

*Caviar AC160/AC2120*

*Technical Reference*

*Manual*

 WESTERN DIGITAL

Copyright © 1993 Western Digital Corporation  
All Rights Reserved

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at any time without notice.

Western Digital, AutoSwitch, and Paradise are registered trademarks and CacheFlow, Caviar, FIT Lab, Hyperseek, Interarchitecture, PinScan, Piranha, SAM, Tidbit, and TrueShade are trademarks of Western Digital Corporation.

Other marks may be mentioned herein that belong to other companies.

**Western Digital Corporation**

Western Digital Plaza, 8105 Irvine Center Drive, Irvine, CA 92718

**For Service and Literature, call:**

(714) 932-4900

---

# CONTENTS

1.0	DESCRIPTIONS AND FEATURES	1
1.1	GENERAL DESCRIPTION	1
1.2	ADVANCED PRODUCT FEATURES	2
2.0	SPECIFICATIONS	5
2.1	PERFORMANCE SPECIFICATIONS	5
2.2	PHYSICAL SPECIFICATIONS	6
2.2.1	Physical Dimensions	7
2.2.2	Weight	7
2.2.3	Mechanical Specifications	8
2.3	ELECTRICAL SPECIFICATIONS	9
2.3.1	Typical Current And Power Dissipation	9
2.3.2	Power Management - Drive Spinning	9
2.3.3	Power Management - Drive Not Spinning	10
2.3.4	Ripple	10
2.3.5	Power Connectors and Cables	11
2.4	ENVIRONMENTAL SPECIFICATIONS	12
2.4.1	Shock and Vibration	12
2.4.2	Temperature and Humidity	12
2.4.3	Atmospheric Pressure	12
2.4.4	Acoustics	13
2.5	AGENCY APPROVALS	13
2.6	RELIABILITY SPECIFICATION	13
3.0	PRINCIPLES OF OPERATION	15
3.1	DRIVE ELECTRONICS	15
3.1.1	WD42C22 Winchester Disk Controller	15
3.1.2	Buffer RAM	15
3.1.3	WD60C11 Servo Controller	16
3.1.4	WD10C23 Data Separator	16
3.1.5	Microprocessor ROM and RAM	16
3.1.6	Pulse Detector	16
3.1.7	Spindle Motor Driver	17
3.1.8	Actuator Driver	17
3.1.9	Gate Array Fusion II	17
3.1.10	Frequency Synthesizer	17

3.2	HEAD DISK ASSEMBLY (HDA)	20
3.2.1	Base/Cover Assembly	20
3.2.2	Spindle Motor	20
3.2.3	Disk Stack Assembly	21
3.2.4	Headstack Assembly	21
3.2.5	Voice Coil Assembly	21
3.2.6	Air Filtration System	22
4.0	ADVANCED PRODUCT FEATURES	23
4.1	CACHEFLOW	23
4.1.1	Purpose of CacheFlow	23
4.1.2	Benefits of CacheFlow	23
4.1.3	CacheFlow Operation	24
4.1.4	Sequential Mode	24
4.1.5	Repetitive Mode	24
4.2	DEFECT MANAGEMENT AND FORMAT CHARACTERISTICS	26
4.2.1	Defect Management	26
4.2.2	Format Characteristics	26
4.3	ERROR RECOVERY	27
4.4	TRANSLATION	28
4.5	DUAL DRIVE OPTION	28
4.6	POWER CONSERVATION	29
4.7	DMA COMPATIBILITY	30
4.8	BLOCK MODE	30
4.9	ZONED RECORDING	30
5.0	HOST INTERFACE AND AT COMMAND SET	31
5.1	J2 PIN ASSIGNMENTS	31
5.2	HOST INTERFACE REGISTERS	34
5.2.1	Register Address Map	34
5.2.2	Data Register	34
5.2.3	Error Register	35
5.2.4	Write Precompensation Register	37
5.2.5	Sector Count Register	37
5.2.6	Sector Number Register	37
5.2.7	Cylinder Low And Cylinder High Registers	38
5.2.8	SDH Register	39
5.2.9	Status Register	40
5.2.10	Command Register	41
5.2.11	Alternate Status Register	41
5.2.12	Fixed Disk Control Register	41
5.2.13	Digital Input Register	42
5.3	CAVIAR AC160/AC2120 COMMANDS	43

---

5.3.1	Recalibrate (1XH)	44
5.3.2	Seek (70H)	45
5.3.3	Read Sector (2XH)	46
5.3.4	Write Sector (30H)	47
5.3.5	Format Track (50H)	48
5.3.6	Read Verify (40H)	49
5.3.7	Execute Diagnostics (90H)	50
5.3.8	Set Drive Parameters (91H)	51
5.3.9	Write DMA (CAH)	52
5.3.10	Read DMA (C8H)	53
5.3.11	Read Multiple (C4H)	54
5.3.12	Write Multiple (C5H)	55
5.3.13	Set Multiple (C6H)	56
5.3.14	Standby Immediate (EOH)	57
5.3.15	Idle Immediate (E1H)	58
5.3.16	Standby (E2)	59
5.3.17	Idle (E3H)	60
5.3.18	Read Buffer (E4H)	61
5.3.19	Check Power Mode (E5)	62
5.3.20	Sleep (E6)	63
5.3.21	Write Buffer (E8H)	64
5.3.22	Identify Drive (ECH)	65
5.3.23	Set Buffer Mode (EFH)	67
5.4	HOST INTERFACE READ TIMING	68
5.5	HOST INTERFACE WRITE TIMING	69
5.6	ERROR REPORTING	70
6.0	INSTALLATION AND SETUP PROCEDURES	71
6.1	UNPACKING	71
6.1.1	Handling Precautions	71
6.1.2	Inspection of Shipping Container	71
6.1.3	Removal From Shipping Container	71
6.1.4	Removal From Antistatic Bag	72
6.1.5	Moving Precautions	72
6.2	MOUNTING RESTRICTIONS	72
6.2.1	Orientation	72
6.2.2	Screw Size Limitations	72
6.3	INSTALLATION CONFIGURATION	73
6.3.1	Determining Your Configuration	73
6.3.2	Dual Installations	73
6.3.3	Jumper Settings	73
6.4	INSTALLING THE CAVIAR DRIVE	75
6.4.1	Mounting the Drive	75
6.4.2	Cabling and Installation Steps	75

6.5	INSTALLING THE ADAPTER CARD . . . . .	79
6.6	SETUP PROCEDURES . . . . .	79
6.6.1	Preparing the Caviar Drive for Use . . . . .	79
6.6.2	Selecting Drive Tables . . . . .	80
6.6.3	Partitioning the Drive For Use Under DOS . . . . .	81
6.6.4	High-level DOS Formatting . . . . .	81
6.6.5	Booting the System . . . . .	82
6.6.6	Preparing the Caviar Drive for a Novell Network . . . . .	82
7.0	MAINTENANCE . . . . .	83
8.0	WESTERN DIGITAL DRIVE UTILITY . . . . .	85
9.0	TROUBLESHOOTING . . . . .	87
10.0	GLOSSARY . . . . .	89

## **FIGURES**

Figure 2-1.	Caviar AC160/AC2120 Mounting Dimensions . . . . .	8
Figure 2-2.	+12V Current Draw During Spin Up (Master Mode) . . . . .	10
Figure 3-1.	Caviar Block Diagram . . . . .	18
Figure 3-2.	Mechanical Exploded View AC2120 . . . . .	19
Figure 4-1.	CacheFlow . . . . .	25
Figure 5-1.	Standard Factory Connectors . . . . .	31
Figure 5-2.	Host Interface Read Timing . . . . .	68
Figure 5-3.	Host Interface Write Timing . . . . .	69
Figure 6-1.	Jumper Settings . . . . .	74
Figure 6-2.	Standard Factory Connectors . . . . .	76
Figure 6-3.	Caviar Connector Locations . . . . .	77
Figure 6-4.	Y-Adapter Cabling . . . . .	78

## **TABLES**

Table 5-1.	J2 Pin Description . . . . .	32
Table 5-2.	Task File Map . . . . .	34
Table 5-3.	Standard Command Opcodes . . . . .	43
Table 5-4.	Identify Drive Command . . . . .	66
Table 5-5.	Error Reporting . . . . .	70
Table 6-1.	Drive Table Parameters . . . . .	80

---

***Radio Frequency Interference Statement***

This Western Digital product has been verified to comply with the limits for a Class B computing device pursuant to Part 15, subpart B, of FCC rules. This does not guarantee that interference will not occur in individual installations.

Western Digital is not responsible for any television, radio, or other interference caused by unauthorized modifications of this product.

If interference problems do occur, please consult the system equipment owner's manual for suggestions. Some of these suggestions include the relocation of the computer system away from the television or radio, or placing the computer AC power connection on a different circuit or outlet.

This digital apparatus does not exceed the Class B limits for radio noise for digital apparatus set out in the Radio Interference Regulations of the Canadian Department of Communications.





## **1.0 DESCRIPTIONS AND FEATURES**

### **1.1 GENERAL DESCRIPTION**

The Caviar series of Western Digital intelligent drives provides 62/125 megabytes of formatted storage in a 3.5-inch form factor and low profile 1-inch height. Designed for use in AT-compatible systems, Caviar is the premier storage solution that achieves unsurpassed reliability and optimum performance.

Caviar features CacheFlow, Western Digital's exclusive multi-segmented adaptive disk caching system, which dynamically partitions the 32-KByte buffer and adapts during disk operations to the optimum caching mode to dramatically enhance read performance. To meet the demands of high performance 80386, 80386SX, 80486 and 80486SX systems, Caviar has an average seek time of less than 15 milliseconds.

Caviar drives are preformatted (low-level) and defects are mapped out before shipment. Additional Caviar features include:

- Linear logical/physical address translation
- Automatic head parking
- Embedded servo control data on each track
- DMA and Block Mode data transfers
- Cache Flow
- Power Conservation
- 56-bit error correction code

Western Digital offers reliable, cost-effective storage solutions by integrating design and manufacturing into a process known as interarchitecture. Critical computer functions, including storage, intelligent drive control, core logic, video and communication functions are integrated into a variety of platform-specific solutions. Designers in each arena work closely with each other, developing solutions with a first-hand knowledge of all the components that interact in the platform. This interaction between component designers means Western Digital can guarantee compatibility and build in exclusive functionality.

## **1.2 ADVANCED PRODUCT FEATURES**

### ***CacheFlow***

Designed exclusively by Western Digital to minimize disk-seeking operations and rotational latency delays, CacheFlow is the industry's first adaptive, multi-segmented disk caching system. CacheFlow constantly evaluates not only the size of the data request but the type of data request, that is, whether the application is sequential, random, or repetitive. CacheFlow then dynamically partitions the Caviar's 32-KByte (optional 64-KByte) RAM buffer into equal-sized segments and selects the appropriate caching mode for optimum system performance.

### ***Power Conservation***

The Caviar supports the ATA Power management command set. This command set allows the host to reduce the power consumption of the drive by issuing a variety of power management commands. In addition the Caviar provides a vendor-unique power saving feature which results in a substantial saving of average power consumption while the drive is spinning at its rated speed.

### ***DMA***

ATA compatible DMA Read and DMA Write commands are supported in systems implementing EISA type B DMA. DMA data transfers provide significant improvements in data transfer rates and CPU bandwidth over conventional PIO data transfers. The system CPU is freed up allowing it to accomplish other tasks while the Caviar drive transfers data directly with the system memory.

### ***Zoned Recording***

The AC160/AC2120 drives employ Zoned Recording to increase the data density on the outer tracks of the drive. The outermost tracks contain 20% more sectors than the innermost tracks, thereby increasing the total capacity of the drive.

### ***Block Mode***

ATA compatible Read Multiple and Write Multiple commands are supported. The maximum blocking factor for the Caviar drive with 32 KB of CacheFlow buffer is eight sectors. Block mode increases overall data transfer rates by transferring more data between system interrupts.

### ***Automatic Head Parking***

Head parking is automatic with the Caviar series of intelligent drives. On power down, the heads retract to a safe, non-data landing zone and lock into position, improving data integrity and resistance to shock.

### ***Advanced Defect Management***

The Caviar is preformatted (low level) at the factory and comes with a full complement of defect management functions. Extensively tested during the manufacturing process, media defects found during intelligent burn in are mapped out with Western Digital's high performance defect management technique. No modifications are required before installation.

### ***Embedded Sector Servo Control***

The Caviar features an embedded sector servo as the means of providing feedback information to the head position servo system. The embedded information precedes each data sector and provides position updates on a sector by sector basis. This high sampling rate supports the servo bandwidth required for fast access times as well as highly accurate head positioning.

The Caviar records servo data on every sector for precise head positioning.

### ***Dual Drive Operation***

The Caviar supports dual drive operation by a means of a "daisy chain" cable assembly and configuration options for master or slave drive designation.

### ***Intelligent Drive***

The Caviar does not require a slot-mounted controller card. The hard disk has the controller circuitry and 40-pin ATA IDE connector attached directly to the drive.

### ***Universal Data Translation***

The Caviar provides a linear disk address translator to convert logical sector addresses to physical sector addresses which provides for easy installation and compatibility with numerous drive types.

### ***Error Recovery***

Caviar uses a 56-bit Error Correction Code (ECC) for automatic detection and correction of errors in the data field.

***Guaranteed Compatibility***

Western Digital performs extensive testing in its Functional Integrity Testing Labs (FIT Lab.) to ensure compatibility with AT-compatible computers and standard operating systems.

## 2.0 SPECIFICATIONS

### 2.1 PERFORMANCE SPECIFICATIONS

Average Seek *	Sub-15 Milliseconds
Track-to-Track Seek	6 Milliseconds
Maximum Seek	28 Milliseconds
Index Pulse Period	16.67 Milliseconds
Average Latency	8.34 Milliseconds
Rotational Speed	3605 Revolutions/min.
Controller Overhead	0.3 Milliseconds average
Data Transfer Rate	
- Buffer to Disk	Zone 1 = 15.375 Mbits/second Zone 2 = 12.5 Mbits/second
- Buffer to Host **	6.0 MBytes/second
Interleave	1:1
Buffer Size	32-KByte Static RAM (64-KByte optional)
Error Rate - Recoverable	<1 in $10^{10}$ bits read
Error Rate - Unrecoverable	<1 in $10^{12}$ bits read
Spindle Start Time	5 seconds typical, 15 seconds maximum
Spindle Stop Time	6 seconds
Start/Stop Cycles	10,000 cycles minimum

- \* "Average Seek" is determined by dividing the total time required to seek between all possible ordered pairs of track addresses by the total number of all ordered pairs.
- \*\* "Data Transfer Rate from the Buffer to the Host" is based on the sustained transfer of buffered data in MBytes per second.

## 2.2 PHYSICAL SPECIFICATIONS

<b>Physical Specifications</b>	<b>Caviar AC160</b>	<b>Caviar AC2120</b>
Recommended Setup Parameters *	1024 x 7 x 17 (Cyl x Hd x SPT)	872 x 8 x 35 (Cyl x Hd x SPT)
Formatted Capacity	62.4 MBytes	125 MBytes
Interface	40-pin PC/AT IDE	40-pin PC/AT IDE
Actuator Type	Rotary Voice Coil	Rotary Voice Coil
Number of Disks	1	2
Data Surfaces	2	4
Number of Heads (Hd)	2	4
Number of Cylinders (Cyl)	Zone 1 = 970 Zone 2 = 379	Zone 1 = 970 Zone 2 = 379
Average Track Density	1712 TPI	1712 TPI
Formatted Cylinder Capacity (Bytes)	Zone 1 = 48,640 Zone 2 = 40,448	Z1 = 97,280 Z2 = 80,896
Bytes per Sector	512	512
User Sectors per Drive	122,091	244,182
Physical Sectors per Track (SPT)	Z1 = 48 Z2 = 40	Z1 = 48 Z2 = 40
User Sectors per Cylinder	Z1 = (2 x 48) - 1 = 95 Z2 = (2 x 40) - 1 = 79	(4 x 48) - 2 = 190 (4 x 40) - 2 = 158
Servo Type	Embedded	Embedded
Recording Method	2,7 RLL	2,7 RLL
Recording Density	33,666 BPI	33,666 BPI
Flux Density	22,444 FCI	22,444 FCI
ECC	56 bit	56 bit
Head Park**	Automatic Head Parking	Automatic Head Parking
BPI - Bits Per Inch FCI - Flux Changes Per Inch IDE - Integrated Drive Electronics		RLL - Run Length Limited SPT - Sectors Per Track TPI - Tracks Per Inch

- \* Do not exceed the maximum sector capacity (122,091 sectors for Caviar AC160 and 244,182 sectors for Caviar AC2120) when specifying the number of cylinders, heads and sectors per track. Exceeding the specified limits results in the drive parking, spinning down and the disk controller returning an ID NOT FOUND error to the host.
  
- \*\* Seeking to a sector greater than or equal to maximum cylinder, parks the read/write heads and spins down the drive. Turning the system power off causes the Caviar to perform an automatic head park operation.

**2.2.1 Physical Dimensions**

Height	1.00 inch (+0.02)
Length	5.75 inches (+0.02)
Width	4.00 inches (+0.02)

**2.2.2 Weight**

Weight	1.12 Pounds (.508 grams)
--------	--------------------------

### 2.2.3 Mechanical Specifications

Figure 2-1 shows the mounting dimensions and locations of the screw holes for the Caviar intelligent drive.




Figure 2-1. Caviar AC160/AC2120 Mounting Dimensions



## 2.3 ELECTRICAL SPECIFICATIONS

### 2.3.1 Nominal Current Requirements and Power Dissipation

Operating Mode	Current, Average		Power, Average
	12 VDC $\pm$ 5%	5 VDC $\pm$ 5%	
Read	.24 A	.30 A	4.38 W
Write	.24 A	.30 A	4.38 W
Random Seek	.28 A	.30 A	4.86 W
Spin up	.60 A .80 A Max.	.30 A .35 A Max.	8.70 W


### 2.3.2 Power Management - Drive Spinning

(No media access/no active command)

Operating Mode	Current, Average		Power, Average
	12 VDC $\pm$ 5%	5 VDC $\pm$ 5%	
Idle	.18 A	.14 A	2.86 W

**NOTE:** *IDLE - Power saving mode entered after expiration of the inactivity timer. The contribution due to this power saving mode is dependent on the inactivity time interval which can be user specified via the drive configuration data. No power saving can occur if the period(s) of command inactivity do not exceed the length of the inactivity timer interval. The percentage of time in this mode varies depending on the specific usage of the drive.*

Please refer to Section 4.6 for details on the Idle mode operation in a power management context.



*Figure 2-2. Typical +12V Current Draw During Spin Up (Master Mode)*

### 2.3.3 Power Management - Drive Not Spinning

Operating Mode	Current Average		Power, Typical
	12 VDC	5 VDC	
Standby	.04 A	.16 A	1.28 W
Sleep	.04 A	.16 A	1.28 W

### 2.3.4 Ripple

Ripple	Maximum	Frequency
12 VDC	200 mV (peak-to-peak)	0-20 MHz
5 VDC	100 mV (peak-to-peak)	0-20 MHz

**2.3.5 Power Connectors and Cables**

Power Connector	4-pin MOLEX (P/N 15-24-4041 or equivalent)
Mating Connector	Body (AMP 1-480424-0 or equivalent) Pins (AMP 60619-4 or equivalent)
Power Cable Wire Gauge	18 AWG

## 2.4 ENVIRONMENTAL SPECIFICATIONS

### 2.4.1 Shock and Vibration

<b>Shock</b>	
Operating	10Gs
Non-operating	75Gs
<i>Note: Half-sine wave of 11 ms duration, two half-sine waves per second maximum, with no non-recoverable errors.</i>	
<b>Vibration</b>	
Operating	5-17 Hz, 0.034* (double amplitude) 17-400 Hz, 0.75G (Peak)
Non-Operating	5-20 Hz, 0.195* (double amplitude) 20-500 Hz, 4G (Peak)
Sweep Rate	Half-octave/minute

### 2.4.2 Temperature and Humidity

<b>Temperature</b>	
Operating	5°C to 50°C 10°C/hour Max. Thermal Gradient
Non-Operating	-40°C to 60°C 20°C/hour Max. Thermal Gradient
<i>Note: The system environment must allow sufficient air flow to maintain the casting temperature at or below 55°C.</i>	
<b>Relative Humidity</b>	
Operating	8% to 80% RH non-condensing
Maximum Wet Bulb	26°C
Non-operating	5% to 95% RH non-condensing
Maximum Wet Bulb	26°C

### 2.4.3 Atmospheric Pressure

Altitude - Operating	-1000 to 10,000 feet
Altitude - Non-Operating	-1000 to 40,000 feet

### **2.4.4 Acoustics**

Max. sound power level per ISO 7779.5 *	
Idle Mode	40 dBA at 1 meter
Seek Mode	43 dBA at 1 meter

\* The maximum difference between adjacent octave bands is 12 db (no pure tones).

## **2.5 AGENCY APPROVALS**

The Caviar meets the standards of the following regulatory agencies:

### **Underwriters Laboratories**

UL-Standard 1950, Standard for Safety, Information Processing and Business Equipment; File Number - E101559

### **Federal Communication Commission**

Verified to comply with FCC Rules for Radiated and Conducted Emission, Part 15, Subpart B, for Class B Equipment

### **Canadian Standards Association**

CSA-Standard C22.2, No.950 - M89 Information Processing and Business Equipment; File Number LR 68850

### **TUV Essen Laboratories**

IEC 950 (EN 60 950) Safety of Information Technology Equipment Including Electrical Business Equipment

## **2.6 RELIABILITY SPECIFICATION**

MTBF	100,000 Predicted Hours
MTTR	10 Minutes typical
Component Design Life	Five Years
Warranty Period	Two Years



## **3.0 PRINCIPLES OF OPERATION**

This section describes the principles of operation of the Caviar from the following viewpoints:

- Drive Electronics
- Head Disk Assembly (HDA)

### **3.1 DRIVE ELECTRONICS**

Caviar's intelligence resides in the specialized electronic components mounted on the four-layer printed circuit board assembly. The Caviar consists of the following drive electronic components:

- WD42C22C Winchester Disk Controller
- Buffer RAM
- WD60C11 Servo Controller
- WD10C23 Data Separator
- Microprocessor ROM and RAM
- Pulse detector
- Spindle Motor Driver
- Actuator Driver
- Gate Array Fusion II
- Frequency Synthesizer

#### **3.1.1 WD42C22C Winchester Disk Controller**

The WD42C22C integrates a high performance, low cost Winchester formatter/controller, CRC/ECC generator/checker, host interface and buffer manager into a single, 84-pin QFP device. The controller/formatter encodes and decodes data to and from the WD10C23 data separator. The CRC/ECC generator/checker calculates ECC for the data field. The host interface directly connects to the host system bus via internal 12 mA drivers. The buffer manager controls the buffer RAM and handles the arbitration between the host interface and drive controller.

#### **3.1.2 Buffer RAM**

A 32-KByte (optional 64-KByte) static RAM buffer enhances data throughput by buffering sector data between the Caviar and the AT system bus. The RAM only buffers read/write data and ECC information. The buffer is accessed by two

channels, each having a separate 15-bit address and byte-count register. The channels operate simultaneously, accepting read and write operations from two data paths.

### **3.1.3 WD60C11 Servo Controller**

The WD60C11 provides servo discrimination, track address capture and measures servo burst amplitudes. A servo burst is a momentary servo pattern used in embedded servo control implementations, usually positioned between sectors. The WD60C11 also provides spindle motor control.

### **3.1.4 WD10C23 Data Separator**

The WD10C23 handles the sensitive read/write signals between the WD42C22C and the read channel circuitry at a rate of 15 megabits-per-second for Zone 1 and 12 megabits-per-second for Zone 2. Read data refers to previously written data, with phase, frequency and write splice noise. The WD10C23 removes the noise and sends clean digital read signals to the WD42C22C. The WD10C23 conditions write data to be recorded on the drive. Data to and from the WD42C22C is precisely clocked to the WD10C23.

### **3.1.5 Microprocessor ROM and RAM**

A 16-bit microprocessor controls and coordinates the activity of the HDA and the WD42C22C. The microprocessor receives and sends command or status information over an internal multiplexed address/data bus. The microprocessor monitors spindle and actuator activity until the WD42C22C asserts the microprocessor's interrupt line. The WD42C22C asserts the interrupt when the host writes to the Command Register or at the end of either a host or disk transfer. The microprocessor uses 64 KBytes of external ROM and 2/8 KBytes of external static RAM. Firmware controlling all these functions, including the adaptive multi-segmented cache, resides in the microprocessor ROM.

### **3.1.6 Pulse Detector**

The pulse detector amplifies and qualifies the RLL-encoded signals from the preamplifier on the flex circuit. Pulse qualification in read mode is accomplished using level qualifications of differentiated input zero crossings. An AGC amplifier compensates for variations in head preamp output levels, presenting a constant input level to the pulse qualification circuitry.



In write mode, the circuitry is disabled. The AGC gain stage input impedance switches to a lower level to allow fast settling of the input coupling capacitors during a write-to-read transition.

### **3.1.7 Spindle Motor Driver**

A three-phase spindle motor driver is employed. The driver is controlled by the WD60C11 Servo Controller.

### **3.1.8 Actuator Driver**

The actuator driver provides precision placement of the read/write heads by means of the voice coil motor. A digital-to-analog converter in the WD60C11 controls this H-bridge driver.

### **3.1.9 Gate Array Fusion II**

This IC performs the memory and I/O decode functions necessary for interface of the VSLI devices to the microprocessor. This device also provides for control of "expanded I/O" devices. The design uses a 74LS387 latch in the expanded I/O address space to provide additional output ports. The gate array also divides a 48MHz oscillator to provide 40/60% duty cycle 12 MHz and 16 MHz clocks which are provided as the sole clock source for the drive. The DMA and IOCS16 control are provided by this device as well.

### **3.1.10 Frequency Synthesizer**

The AV9104-14 Frequency Synthesizer uses the 12 MHz clock output from the Fusion IC to generate the clock for the data separator. The Caviar drive uses two zones, one at 12.5 MHz and the other at 15.375 MHz. The firmware selects the output clock frequency to maintain a fairly uniform bit density across the media.






Figure 3-2. Mechanical Exploded View AC2120

## **3.2 HEAD DISK ASSEMBLY (HDA)**

The functional parts of the HDA are mounted to a die-cast housing with a sealed cover. The assembly provides exact mechanical relationships between the spindle, headstack and voice coil through precise machined dimensions on the housing. A clean environment is also maintained within the HDA enclosure.

The HDA consists of the following mechanical subassemblies:

- Base/Cover assembly
- Spindle motor
- Disk stack assembly
- Headstack assembly
- Voice coil assembly
- Air filtration system

### **3.2.1 Base/Cover Assembly**

The single-piece cast base provides a mounting platform for the components of the assembly. The base/cover assembly has machined mounting surfaces for the spindle motor, voice coil and pivot. To ensure a Class 100 environment within the HDA, a tape seal is wrapped around the base and cover castings.

### **3.2.2 Spindle Motor**

The spindle motor assembly consists of a brushless three-phase motor, spindle bearing assembly, disk mounting hub and a ferrofluid magnetic seal. The entire spindle motor assembly is completely enclosed in the HDA and bolted to the base casting. The motor rotates the spindle shaft at approximately 3600 RPM.

Proprietary spindle electronics sense motor speed and angular position by monitoring the spindle motor's back electromotive force (BEMF). Using BEMF sensing, instead of the Conventional Hall effect or inductive motor position sensors, lowers the power consumption and increases reliability. Motor driver circuits dynamically brake the spindle during motor spin down.

### **3.2.3 Disk Stack Assembly**

The disk stack assembly consists of disks, disk spacers and a disk clamp. In the Caviar AC2120, two disks and one spacer are placed on the hub and clamped into place. The Caviar AC160 has one disk and a spacer.

The platters of the Caviar drives are thin inflexible aluminum disks. Each disk is plated with a layer of nickel, followed by the magnetic media coating. A thin film of carbon overcoat protects the magnetic material against wear and abrasion from the read/write heads. The final lubricant layer provides additional protection between the read/write heads and media during take-offs and landings.

### **3.2.4 Headstack Assembly**

The headstack assembly consists of the following mechanical subassemblies:

- Read/write heads
- Actuator arm
- Flex Circuit

#### ***Read/Write Heads***

Read/Write heads consist of thin film slider mounted on a Whitney class suspension system. The Caviar actuator is statically balanced above the pivot center.

#### ***Actuator Arm Assembly***

This assembly is servo-controlled and derives position information from the sector servo data embedded in all disk tracks.

#### ***Flex Circuit***

The head conductors are flex cables routed through the flex circuit assembly inside the HDA. The flex circuit assembly transfers signals between the read/write heads and the voice coil actuator motor. A preamplifier IC, located on the flex circuit, maximizes the read/write heads' signal strength while minimizing noise.

### **3.2.5 Voice Coil Assembly**

The voice coil assembly consists of an upper and lower magnetic plate, a flat rotary coil, a bidirectional crash stop and a pivot bearing.

The pivot assembly fits in the actuator block bore.

### **3.2.6 Air Filtration System**

It is absolutely essential that air circulating within the drive be free of particles. The HDA is assembled in a Class 100 purified air environment, then sealed with tape. To retain this clean environment, the Caviar is equipped with two filters. One filter, the recirculating filter, cleans air within the HDA. The recirculating filter traps any particles which may be generated during head landings or take-offs. Mounting the recirculating filter next to the disk places the filter in the direction of the air flow. This strategic placement of the filter allows the rotating disks to act as an air pump forcing air through the recirculating filter. A second filter, the breather filter, cleans any external air entering the HDA. The breather filter also equalizes the internal and external air pressure. The breather filter is located on the bottom of the HDA.

## **4.0 ADVANCED PRODUCT FEATURES**

Western Digital's Caviar series of intelligent drives provides a choice of data storage capacities for the AT and compatibles with a full complement of advanced product features. This section describes the following Caviar advanced product features:

- CacheFlow
- Defect management and format characteristics
- Error recovery process
- Translation
- Dual drive option
- Power Conservation
- DMA Capability
- Zoned Recording
- Block Mode

### **4.1 CACHEFLOW**

CacheFlow is the industry's first adaptive multi-segmented disk caching system.

#### **4.1.1 Purpose of CacheFlow**

CacheFlow was designed by Western Digital to minimize disk seeking operations and the overhead due to rotational latency delays. CacheFlow constantly evaluates not only the size of the data request but the type of data request, that is, whether the application is sequential, random or repetitive. CacheFlow then dynamically partitions the Caviar's 32-KByte (optional 64-KByte) RAM buffer into segments and selects the appropriate caching mode for optimum system performance.

#### **4.1.2 Benefits of CacheFlow**

In a typical application, most host requests are for sequential data. CacheFlow's adaptive design enables the Caviar to eliminate unnecessary disk seeking operations by immediately implementing the Sequential mode once the data has been analyzed. Applications such as Core Test or other benchmark utilities, on the other hand, request the same data over and over again. CacheFlow provides a similar performance edge by switching to the Repetitive mode of operation.

### **4.1.3 CacheFlow Operation**

Sequential mode is the default mode of operation for CacheFlow. The Caviar initially partitions the 32-KByte (optional 64-KByte) cache buffer into four caching segments. As seeking operations begin, CacheFlow monitors the data's logical sector address and sector count parameters. CacheFlow then uses a simple hit score algorithm to either increase or decrease the segment size for optimal performance.

CacheFlow switches from Sequential Mode to Repetitive Mode during read operations if the same block is accessed twice. Both modes read ahead after the host-requested data has been read. By storing read-ahead data in the sector buffers, the cache hit score can be significantly improved.

CacheFlow transfers host write data immediately to the sector buffer. A write operation does not affect the buffer's cache segments since write data is not cached. Only the sectors that are written are purged from the cache buffer.

### **4.1.4 Sequential Mode**

The Sequential Caching Mode is the standard read-ahead cache. After reading all of the host-requested data into the segment(s), CacheFlow continues to read ahead until the cache is full. After the host reads the requested data from the cache, a new cache beginning is established following the last sector buffer returned to the host. Based on the hit score algorithm, sequential mode adapts the number and size of segments to optimize segment performance.

The default mode of four cache segments provides optimum cache performance. A larger number of segments may limit cache effectiveness because the segment may not store enough sequential sectors. A smaller number of segments may limit effectiveness for random reads.

### **4.1.5 Repetitive Mode**

The Repetitive Caching Mode resembles a static buffer. If the same blocks are accessed twice, the Repetitive Mode is selected. Repetitive Mode also reads ahead and can override the number of segments to build one large segment with the maximum hit score. Unlike Sequential Mode, however, the sector buffer containing the host-requested data remains valid after the host reads the data.






Figure 4-1. CacheFlow Algorithm

## **4.2 DEFECT MANAGEMENT AND FORMAT CHARACTERISTICS**

### **4.2.1 Defect Management**

Every Caviar undergoes factory-level intelligent burn in, which thoroughly tests for and maps out defective sectors on the media before the drive leaves the manufacturing facility. Following the factory tests, a primary defect list is created. The list contains the cylinder, head and sector numbers for all defects. The purpose of the spare sector/track map is to manage the reallocation of spare sectors and tracks after they have been assigned.

### **4.2.2 Format Characteristics**

The Caviar is shipped from the factory preformatted (low level) with all defects mapped out.

In order to be compatible with existing industry standard defect management utility programs, the Caviar supports logical format. When the host issues the Format Track command, the Caviar performs a logical version of this command in response to the host's interleave table request for good and bad sector marking or assign/unassign the sector to/from an alternate sector.

If the host issues the Format Track Command during normal operating modes, the data fields of the specified track are filled with a data pattern of all zeros. The interleave table identifies any bad sectors on a given track. The interleave table must contain an appropriate number of data bytes. There are two bytes per sector for each entry in the interleave table. The first byte marks the sector as good or bad. The first byte is set to 00H to indicate a good sector or to 80H to indicate a bad sector or to 20H to unassign the alternate sector or to 40H to assign the sector to an alternate location. The second byte designates the logical sector ID number.

### **4.3 ERROR RECOVERY**

The Caviar has two means of error recovery:

- Read/Write Retry Procedure
- Extended Read Retry Procedure

The Caviar's retry procedures are implemented for the following errors:

- ID Not Found (IDNF)
- Data Address Mark Not Found (DAMNF)
- Error Correction Code (ECC)

The host may explicitly enable/disable retries in the Read, Write and Read Verify Commands. All other commands and the controller's internal disk read and write operations are always performed with retries enabled. If retries are disabled, the Caviar will not perform any disk controller retry operations and will immediately set the appropriate bit in the Error Register.

The Read/Write Retry Procedure will perform up to ten basic retry operations to succeed in reading or writing a specified sector. If recovery is achieved, the Caviar continues executing the command. For a write operation, if these retries fail to validate the ID fields on a specified track, then an IDNF error is reported to the Caviar's Error Register and the command is terminated.

For a read operation, the Caviar will perform the Extended Read Retry Procedure to recover the data. The Extended Read Retry Procedure employs up to sixteen combinations of early/late window shifts and positive/negative track offsets to recover read data. This procedure is used for the IDNF, DAMNF and ECC errors. If the retry operation is successful, the Caviar clears any existing window shift or track offset before continuing with the command. If the retry operation failed, the Caviar reports the appropriate error to the Error Register, with the exception of an ECC error. In the case of an ECC error, the drive performs up to eight retries to obtain two consecutive matching syndromes. If matching syndromes are found, and the error spans eleven bits or less, the data is corrected, the CORR bit is set in the host's status register and the command continues. If two consecutive matching syndromes are not found, or if the error spans more than eleven bits, the Caviar reports an ECC (uncorrectable) error to the Error Register.

## **4.4 TRANSLATION**

The Caviar implements linear address translation. The translation mode and translated drive configurations are selected by using the Set Drive Parameters command to issue head and sector/track counts to the translator. Caviar supports universal translation, therefore, any valid combination of cylinder, head and SPT can be assigned to the drive, as long as the total number of sectors is not greater than the physical limits. The product of the cylinder, head and sectors/track counts must be equal to or less than the maximum number of sectors available to the user. The maximum number of sectors per drive for the Caviar AC160 and the AC2120 are 122,091 and 244,182 respectively. Each sector consists of 512 bytes.

The minimum value for any translation parameter is one. The maximum value for any translation parameter is as follows:

Sectors/Track	255
Heads	16
Cylinders/drive	2048

The values in the Sector Count Register and the SDH Register determine the Sectors Per Track (SPT) and heads. Regardless of the values of the SPT and the heads, Caviar will always be in the translation mode. Refer to section 2.2 for the recommended setup parameters.

## **4.5 DUAL DRIVE OPTION**

The Caviar supports ATA dual drive operations by means of configuration options for master or slave drive designation. A jumper must be placed in the drive's option area for both master and slave configurations. Connection to the host is implemented by means of a daisy-chain cable assembly. These configurations are described in section 6.

The SDH Register contains the master/slave select bit for the Caviar. The  $\overline{\text{DASP}}$  signal is a time-multiplexed indicator of Drive Active or Slave Present on the Caviar's I/O interface. At reset, this signal is an output from the slave drive and an input to the master drive, showing that a slave drive is present. For all times other than reset,  $\overline{\text{DASP}}$  is asserted at the beginning of command processing and released upon completion of the command. If the master drive option has been configured, the Caviar will not respond to commands or show drive status on the interface when the slave bit is selected in the SDH Register.

## **4.6 POWER CONSERVATION**

Power saving takes two forms. One is Automatic Power Reduction (APR) that occurs when the drive is idle. The idle state is entered automatically whenever the drive completes command execution and another command is not received from the host computer. The other form is host computer controlled power saving that is realized by commanding the drive to park the heads and stop the spindle. The drive command set includes the industry standard ATA command set power save commands that are used to initiate the park and spin down functions.

Idle mode is entered upon an inactivity timer time out. The inactivity timer interval is specified in the drive configuration sector. The timer is typically set to two seconds and specifies the elapsed time (in seconds) from the completion of the last command until the Idle mode becomes active. Entry to APR Idle mode may be disabled by modifying configuration sector control parameters. Recovery from the Idle state requires a time about equal to one long seek time to allow the drive to regain servo control.

## **4.7 DMA**

By engaging ATA compatible EISA type B DMA, the system's performance level is increased in two ways. First, throughput is increased through use of the system's high speed DMA channel. Second, the CPU bandwidth is increased because the peripheral data transfer burden is off-loaded to the system's DMA controller.

With the exception of DMA data transfers, which are limited to a single Read DMA and Write DMA command, all commands, including Read Long and Write Long, must be performed using PIO.

DMA or PIO data transfer mode selection is performed on a command-by-command basis.

## **4.8 BLOCK MODE**

Block mode data transfers are faster than standard Programmable Input Output (PIO) transfers because multiple sectors of data are transferred with the occurrence of only one hardware interrupt. Standard PIO transfers generate an interrupt for every sector of data. The reduced system overhead translates into faster data throughput between the host and the Caviar drive for applications requiring the transfer of multiple sectors of data.

Before the first block mode Read Multiple (C4H) or Write Multiple (C5H) command can be issued to the drive, the Set Multiple (C6H) command must be issued to set the number of sectors per block that are to be transferred during future Read Multiple and Write Multiple commands. A maximum of eight sectors per block can be set for a Caviar drive with 32 KBytes of buffer RAM and 16 sectors per block for a Caviar with 64 KBytes of buffer RAM.

## **4.9 ZONED RECORDING**

Zoned Recording is a mechanism for increasing the capacity of the drive by increasing the number of data sectors written on the longer outer tracks of the drive. Track capacity (number of sectors) is consistent within groups of tracks or zones and is increased when the tracks are sufficiently long to accommodate a significant number of new sectors. This incremental increase in track capacity moving outward on the disk surface creates a series of concentric zones with different data densities.

The AC160 and AC2120 drives have two zones containing 48 and 40 sectors per track.



Pin Number	Mnemonic	Signal Name	I/O	Function
1	$\overline{\text{RST}}$	$\overline{\text{Reset}}$	I	Initializes the Caviar when asserted.
3, 5, 7, 9, 11, 13, 15, 17	HD7-0	Host Data Bus Bits 7-0	I/O	The tristate, 8 bit, bidirectional bus for transferring status and control information between the host and the Caviar.
4, 6, 8, 10, 12, 14, 16, 18	HD8-15	Host Data	I	The upper data bus is used Bus Bits during data transfer only 8-15 (16-bit data transfer).
2, 19, 22, 24, 26, 30, 40	GND	Ground		
20				Key-Not connected.
21	DMARQ	DMA Request	O	Drive DMA signal Request to host.
27	RESERVED		I	
29	DMACK	DMA Acknowledge	I	Host DMA Acknowledge signal to drive. (ATA DMA Mode)
23	$\overline{\text{IOW}}$	$\overline{\text{I/O Write}}$	I	The host controller asserts $\overline{\text{IOW}}$ when a data or control byte is written to the Caviar.
25	$\overline{\text{IOR}}$	$\overline{\text{I/O Read}}$	I	The host controller asserts $\overline{\text{IOR}}$ when a data or status byte is read from the Caviar.

*Table 5-1. J2 Pin Descriptions*



## HOST INTERFACE AND AT COMMAND SET

Pin Number	Mnemonic	Signal Name	I/O	Function
31	INTRO	Interrupt Request	0	The Caviar asserts INTRO to request interrupt service from the host.
32	$\overline{\text{I/OCS16}}$	$\overline{\text{I/O Channel Select 16}}$	0	Identifies data transfers to or from the host as 16 bits wide.
35, 33, 36	HA0-2	Host Address Bus	I	A0, A1 and A2 address I/O ports 0 through 7.
34	PDIAG	Passed Diagnostics	I/O	Output from slave drive when it has passed its diagnostics. Input to master drive.
37	$\overline{\text{HCS0}}$	$\overline{\text{Host Chip Select 0}}$	I	The host asserts $\overline{\text{CS0}}$ to address and communicate with the Caviar on the I/O channel.
38	$\overline{\text{HCS1}}$	$\overline{\text{Host Chip Select 1}}$	I	The host asserts $\overline{\text{CS1}}$ to address and communicate with the Caviar auxiliary registers.
39	$\overline{\text{DASP}}$	$\overline{\text{Drive Act/Slave Present}}$	I/O	This open collector output is a time multiplexed signal indicating drive active or slave present. At reset, this signal is an output from the slave drive and an input to the master drive, showing that a slave drive is present. For all times other than reset DASP should be asserted by the master and slave drives during command execution.

Table 5-1. J2 Pin Descriptions (cont.)

## 5.2 HOST INTERFACE REGISTERS

### 5.2.1 Register Address Map

This Task File occupies the address space shown in table 5-2. The Task File's ten registers pass command, status and data information between the host and the Caviar. All registers are eight bits wide, except for the Data Register which is 16 bits wide. These registers are accessed via control lines HA0- 2, CS0 active. The Alternate Status Register is always accessible with CS1 active.

CS0	CS1	HA2	HA1	HA0	Registers	
					Read Function	Write Function
0	1	0	0	0	Data	Data
0	1	0	0	1	Error	
0	1	0	1	0	Sector Count	Sector Count
0	1	0	1	1	Sector Number	Sector Number
0	1	1	0	0	Cylinder Low	CylinderLow
0	1	1	0	1	Cylinder High	CylinderHigh
0	1	1	1	0	SDH	SDH
0	1	1	1	1	Status	Command
1	0	1	1	0	AlternateStatus	Fixed DiskControl
1	0	1	1	1	Digital Input	

*Table 5-2. Task File Map*

### 5.2.2 Data Register

The Data Register holds all the data to be transferred to or from the host on read and write commands. All data transfers are high speed and 16 bits wide, except for the ECC bytes transferred during read long or write long commands which are 8 bits wide.

### **5.2.3 Error Register**

The Error Register contains an error code that indicates a particular type of failure. The register contains a valid error code only if the Status Register error bit 0 is set. The only exceptions are power-up and issuance of a diagnostic command. In these cases the Error Register contents are valid regardless of the condition of the Status Register's error bit. These two exceptions cause the following error values:

- 01 = No error
- 02 = Not applicable
- 03 = Buffer RAM error
- 04 = WD42C22C register error
- 05 = Microprocessor internal RAM error or ROM checksum error
- 8X = Slave drive failed

If a slave drive is present and has failed its diagnostic, 80H is ORed with the master drive's status bits. To read the slave's error code, the host should select the D bit in the SHD Register. In all other cases the Error Register bits are defined as follows when asserted.

Bit Positions							
7	6	5	4	3	2	1	0
BBD	ECC	0	IDNF	0	AC	TKO	DAMNF
BBD	Bad Block Detected						
ECC	Error Correction Code (uncorrectable error detected)						
IDNF	ID Not Found (target sector could not be found)						
AC	Aborted Command						
TKO	Track 0 (unable to find a valid track 0)						
DAMNF	Data Address Mark Not Found						

**Error Register Bit 7 (BBD)**

If bit 7 is asserted, it indicates that the Caviar detected a Bad Block Mark in the sector ID field while attempting a read or write.

**Error Register Bit 6 (ECC)**

If bit 6 is asserted, it indicated that the Caviar detected an uncorrectable data error while reading a target sector.

**Error Register Bit 5**

Not used.

**Error Register Bit 4 (IDNF)**

If bit 4 is asserted, it indicates that the Caviar was unable to locate a valid ID field for the specified logical address.

**Error Register Bit 3**

Not used.

**Error Register Bit 2 (AC)**

If bit 2 is asserted, it indicates that the Caviar has terminated the current command. This is due to the following:

- Illegal write current condition (write fault)
- No seek complete
- Drive not ready condition
- Invalid command code

**Error Register Bit 1 (TK0)**

If bit 1 is asserted, it indicates that the Caviar was unable to locate a valid track 0 indication. This bit is only valid after a Recalibrate command.

**Error Register Bit 0 (DAMNF)**

If bit 0 is asserted, it indicates that the Caviar was unable to locate a valid Data Address Mark (DAM) within a given number of byte times after the ID field.

### **5.2.4 Write Precompensation Register**

The Write Precompensation Register is ignored during normal write operations since the Caviar automatically determines the proper write precompensation. The contents of this register are only used by the Set Buffer Mode Command.

### **5.2.5 Sector Count Register**

The Sector Count Register indicates the number of sectors to be transferred during a read, write or verify operation (A value of zero indicates a count of 256 sectors). During a format operation, this register contains the number of sectors per track (SPT) and must correspond with the values indicated by the Set Drive Parameters command. When read by the host, this register indicates the number of sectors, if any, that were not read or written during the previous command. The Sector Count Register contents are used by the following commands:

- Read Sector
- Standby Power Mode
- Write Sector
- Idle Power Mode
- Format Track
- Read Verify
- Set Drive Parameters
- Read Multiple
- Write Multiple
- Set Multiple
- Read DMA Write DMA

### **5.2.6 Sector Number Register**

The Sector Number Register defines the target sector for the current operation when written to by the host. The contents of this register are used by the following commands:

- Read Sector
- Write Sector
- Read Verify
- Read Multiple
- Write Multiple
- Read DMA
- Write DMA

### **5.2.7 Cylinder Low And Cylinder High Registers**

The Cylinder Low and Cylinder High Registers contain the logical cylinder address for commands that require an address. These registers also serve a 16-bit command register for extended commands (extended commands are beyond the scope of this document). The Cylinder Low Register contains the eight low-order bits of the starting cylinder number. The Cylinder High Register contains the three high-order bits of the starting cylinder number.

Bit Positions							
7	6	5	4	3	2	1	0
LSB	LSB	LSB	LSB	LSB	LSB	LSB	LSB
0	0	0	0	0	MSB	MSB	MSB

The contents of the Cylinder Low and Cylinder High Registers are used by the following commands:

- Seek
- Read Sector
- Write Sector
- Format Track
- Read Verify
- Read Multiple
- Write Multiple
- Read DMA
- Write DMA

### **5.2.8 SDH Register**

The SDH Register selects the drive and head number for a particular operation. The bit assignments are as follows:

Bit Positions							
7	6	5	4	3	2	1	0
1	SS1	SS0	D	HS3	HS2	HS1	HS0
SS1-SS0 Sector Size (512 byte) = 01							
D Drive Select Bit							
HS3-HS0 Logical Head Select Bits							

SS1 and SS0 (sector size) are set to 0 and 1, respectively. This setting fixes the sector size at 512 bytes per sector. When the D bit is set, the slave drive is selected. When the D bit is reset, the master drive is selected. HS3-HS0 specify the desired logical head number. The contents of this register are used by the following commands:

- |                      |                 |
|----------------------|-----------------|
| Recalibrate          | Read Multiple   |
| Seek                 | Write Multiple  |
| Read Sector          | Set Multiple    |
| Write Sector         | Read Buffer     |
| Format Track         | Write Buffer    |
| Read Verify          | Set Buffer Mode |
| Set Drive Parameters | Read DMA        |
| Identify Drive       | Write DMA       |

### 5.2.9 Status Register

The Status Register contains the drive's status following a command. Reading the Status Register resets any pending interrupt. These are the bit assignments:

Bit Positions							
7	6	5	4	3	2	1	0
BSY	RDY	WF	SC	DRQ	CORR	IDX	ERR
BSY	Busy, indicates state of controller						
RDY	Ready, indicates state of target drive						
WF	Write Fault, indicates hazardous condition and aborts the requested command						
SC	Seek Complete						
DRQ	Data Request						
CORR	Data Was Corrected						
IDX	Index, index pulse of target drive						
ERR	Unrecoverable error						

#### **Status Bit 7 (BSY)**

This bit reflects the state of the controller. It is activated with a command request, and it is deactivated at command completion. An attempt by the host to read any task file register other than the Status Register while BSY = 1 results in the host receiving the contents of the Status Register.

#### **Status Bit 6 (RDY)**

This bit reflects the state of the target drive. Any command requested while RDY = 0 is not honored. If a command request is executed and, if RDY becomes inactive, the command is aborted.

#### **Status Bit 5 (WF)**

This bit indicates the occurrence of a write fault at the target drive. The presence of a write fault condition causes the current command request to abort. Subsequent command requests are not honored until the condition clears.

#### **Status Bit 4 (SC)**

When set, this bit indicates the last requested seek has been completed.

#### **Status Bit 3 (DRQ)**

This bit is high when data is to be transmitted between the host and target controller.



**Status Bit 2 (CORR)**

When this bit is set, it indicates that one or more of the sectors sent to the host had a correctable error in the data field which was corrected via the ECC algorithm.

**Status Bit 1 (DX)**

This bit reflects the target drive's index pulse.

**Status Bit 0 (ERR)**

When this bit is set, it indicates that an unrecoverable error has occurred. The host may ascertain the type of error by reading the Error Register.

**5.2.10 Command Register**

The host requests a controller/drive function by writing a function code in the Command Register. The write action sets the BSY bit in the Status Register.

**5.2.11 Alternate Status Register**

The Alternate Status Register provides the same information, without resetting a pending interrupt, as the Status Register at a different address.

**5.2.12 Fixed Disk Control Register**

The Fixed Disk Control Register allows for a programmable controller reset and provides the ability to enable or disable control of the fixed disk priority interrupt.

Bit Positions							
7	6	5	4	3	2	1	0
0	0	0	0	0	RST	IDS	0

**Bit 2 (RST)**

The software-controlled reset bit (RST) maintains the fixed disk in a reset condition as long as it is active (high). This bit must be turned on for a minimum of 5.0 microseconds, then off, to complete the reset function.

In dual drive configurations, the slave drive negates PDIAG upon receiving the reset signal and asserts PDIAG after completing its reset routines. The master drive, after completing its reset routines and before negating BSY, waits up to 100 milliseconds for the slave drive to assert PDIAG.

**Bit 1 (IDS)**

The interrupt disable control bit (IDS) is used to disable (high) or enable (low) controller interrupts. Disabling an interrupt does not clear a pending interrupt. Disabling interrupts also tristates the INTRQ line. A pending interrupt executes once interrupts are re-enabled. Interrupts are disabled following a system master reset.

**5.2.13 Digital Input Register**

The Digital Input Register reflects the current state of the floppy change flag and the fixed disk drive's select, head select and write gate signals. If the floppy disk option on the adapter board is not installed, bit 7 remains tristated.

Bit Positions							
7	6	5	4	3	2	1	0
DCG	$\overline{WTG}$	$\overline{HS3}$	$\overline{HS2}$	$\overline{HS1}$	$\overline{HS0}$	$\overline{DS2}$	$\overline{DS1}$
$\overline{DCG}$ Diskette Change Flag $\overline{WTG}$ Write Gate On $\overline{HS3} - \overline{HS0}$ Drive Head Select (binary) $\overline{DS2} - \overline{DS1}$ Drive Select							

### 5.3 CAVIAR AC160/AC2120 COMMANDS

Table 5-3 lists the binary and hexadecimal codes specific to each command supported by Western Digital's Caviar intelligent drives.

Command	Hex Opcode	Binary Opcode							
		7	6	5	4	3	2	1	0
Recalibrate	1X	0	0	0	1	X	X	X	X
Seek	7X	0	1	1	1	X	X	X	X
Read	2X	0	0	1	0	0	0	L	R
Write	3X	0	0	1	1	0	0	L	R
Format Track	50	0	1	0	1	0	0	0	0
Read Verify	4X	0	1	0	0	0	0	0	R
Execute Diagnostic	90	1	0	0	1	0	0	0	0
Set Drive Parameters	91	1	0	0	1	0	0	0	1
Write DMA	CA	1	1	0	0	1	0	1	0
Read DMA	C8	1	1	0	0	1	0	0	0
Read Multiple	C4	1	1	0	0	0	1	0	0
Write Multiple	C5	1	1	0	0	0	1	0	1
Set Multiple	C6	1	1	0	0	0	1	1	0
Standby Immediate	E0	1	1	1	0	0	0	0	0
Idle Immediate	E1	1	1	1	0	0	0	0	1
Standby	E2	1	1	1	0	0	0	1	0
Idle	E3	1	1	1	0	0	0	1	0
Read Buffer	E4	1	1	1	0	0	1	0	0
Check Power Mode	E5	1	1	1	0	0	1	0	1
Sleep	E6	1	1	1	0	0	1	1	0
Write Buffer	E8	1	1	1	0	1	0	0	0
Identify Drive	EC	1	1	1	0	1	1	0	0
Set Buffer Mode	EF	1	1	1	0	1	1	1	1
L - Long Mode bit	0 = Normal mode, normal ECC functions 1 = Long mode								
R - Retry bit	0 = Error retries and ECC enabled 1 = Error retries disabled								
X = Don't care									

*Table 5-3. Standard Command Opcodes*

To initiate a controller operation, the host first transfers the pertinent information to the task file and writes the command to the Command Register. The controller validates the contents of the task file registers and then performs the desired function. The Caviar commands are briefly defined in the following subsections.

### **5.3.1 Recalibrate (1XH)**

The Recalibrate Command causes the Caviar to move the read/write heads from anywhere on the disk to cylinder zero. Upon receipt of the command, the intelligent drive asserts BSY and issues a seek to cylinder zero. The intelligent drive waits for assertion of SEEK COMPLETE before updating the Status Register, clearing BSY and setting INTRO. If the read/write heads cannot reach cylinder zero, the ERR bit and TKO bit are asserted in the Status and Error Registers, respectively.

The Recalibrate Command does not invalidate any cache segments, but ensures that any segment associated with the new physical cylinder number becomes the current read/cache segment.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	0	0	0	1	X	X	X	X
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit    X = Don't Care								

### 5.3.2 Seek (70H)

The Seek Command positions the read/write heads over the cylinder specified in the task file's cylinder number registers. When the command is received, the Caviar asserts BSY in the Status Register, starts the seek operation and sets INTRQ. The seek is not completed before the Caviar returns the interrupt. If BSY is cleared before SEEK COMPLETE is asserted, the Caviar can receive another command. SEEK COMPLETE is asserted when the heads reach the specified cylinder.

Seek does not invalidate any cache segments, but ensures that any segment associated with the new physical cylinder number becomes the current read/cache segment.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
<b>Command</b>	0	1	1	1	X	X	X	X
SDH	Drive and Head							
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Starting Cylinder LSB							
Cylinder High	Starting Cylinder MSB							
<b>X = Don't Care</b>								

### 5.3.3 Read Sector (2XH)

For a Read Sector Command, the task file's registers determine the number and location of the sectors transferred to the host. The host can request a maximum of 256 sectors, but only single-sector reads are allowed in long mode. A sector count of zero specifies 256 sectors. If the drive is not positioned at the specified cylinder, an implied seek occurs. If the long mode bit is set, four ECC bytes are transferred along with the data. Single burst errors of up to 11 bits are corrected if retries are enabled and the long mode is not selected. An interrupt occurs before the data read from each sector is transferred to the host.

With CacheFlow, the requested sector address and sector count parameters are monitored to perform segment partitioning and sequential/repetitive switching. If partitioning changes are not required, the currently active segment and other segments are checked for data. If there is no cache hit, the least used segment will be used to read data from disk and to store read-ahead data after the last sector.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	0	0	1	0	0	0	L	R
SDH	Sector Size, Drive and Head							
Write Precomp	Don't Care							
Sector Count	1-256 Sectors to be Read							
Sector Number	Starting Sector Number							
Cylinder Low	Starting Cylinder LSB							
Cylinder High	Starting Cylinder MSB							
L = Long Mode Bit								
R = Retry Bit								

**5.3.4 Write Sector (30H)**

For a Write Sector Command, the host transfers a number of sectors (1-256) to the drive, starting at the logical address specified by the task file registers. Only single-sector writes are allowed in long mode. An implied seek occurs if the drive is not positioned at the specified address. If the long mode bit is set, then the host will transfer four ECC bytes along with the data.

An interrupt is generated as the data for each sector is required, except the first. The first data buffer contents are sent after the host has issued the command and the data request status bit is "on".

DRQ must be set before the host write buffers begin transferring to the base segment. The base segment is reserved for write operations. Other caching segments remain valid. Caching segments that contain sectors that were referenced by the disk write operation become invalid before the write is completed.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	0	0	1	1	0	0	L	R
SDH Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Sector Size, Drive and Head Don't Care 1-256 Sectors to be Written Starting Sector Number Starting Cylinder LSB Starting Cylinder MSB							
L = Long Mode Bit R = Retry Bit								

### 5.3.5 Format Track (50H)

The track specified by the task file is formatted with ID and data fields in accordance with the interleave table transferred to the sector buffer. The buffer contains the Sectors-Per-Track (SPT) entries, 1 through SPT for the track's ID files. These SPT values are totally dependent upon the translation mode selected. The buffer must contain descriptors for the current translation SPT value. If these entries are not present, then no operation is executed on that sector. The data fields are initialized to zeros. The interleave table identifies any bad sectors on a given track and must contain 512 bytes of data. This table is comprised of two bytes per sector as follows:

- The first byte is set to "00H" to indicate a good sector or to "80H" to indicate a bad sector or to "20H" to unassign the alternate location for this sector or to "40H" to assign this sector to an alternate sector.
- The second byte designates the logical sector ID number (1-SPT).

Unused bytes may be uninitialized. The SPT and Sector-Size values are specified in the Sector Count and SDH Registers, respectively. Only 512 bytes per sector are allowed. The Sectors-Per-Track value in the Sector Count Register must correspond with the value indicated by the Set Drive Parameters Command. An interrupt is generated upon completion of the command.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	0	1	0	1	0	0	0	0
SDH	Sector Size, Drive and Head							
Write Precomp	Don't Care							
Sector Count	Number of Sectors per Track							
Sector Number	Don't Care							
Cylinder Low	Cylinder Address LSB							
Cylinder High	Cylinder Address MSB							



### 5.3.6 Read Verify (40H)

The Read Verify Command is the same as a Read Command except that the requested sectors are not transferred to the host.

With CacheFlow, the requested sector address and sector count parameters are monitored to perform segment partitioning and sequential/repetitive switching. If partitioning changes are not required, the currently active segment is checked for data. If the physical cylinder is valid, but no data is present, a read disk operation begins. If the physical cylinder is invalid, other active cache segments are checked for data before the seeking operation begins.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	0	1	0	0	0	0	0	R
SDH	Sector Size, Drive and Head							
Write Precomp	Don't Care							
Sector Count	1-256 Sectors to Verify							
Sector Number	Starting Sector Number							
Cylinder Low	Starting Cylinder LSB							
Cylinder High	Starting Cylinder MSB							
R = Retry Bit								

### 5.3.7 Execute Diagnostics (90H)

The Execute Diagnostics Command causes the Caviar to execute its self-diagnostics and to report a result code in the Error Register as follows:

- 01 = No Error
- 02 = Not Applicable
- 03 = Buffer RAM error
- 04 = WD42C22C register error
- 05 = Microprocessor Internal RAM error or ROM checksum error
- 8X = Slave drive failed

The following tests are performed:

- ROM checksum test
- RAM test. Tests 2 KBytes of the microprocessor and the 64-KByte buffer RAM. An incremental pattern is written to both internal and external RAM and then read back.
- A register test of the WD42C22C is performed.

If the Caviar is configured as a master drive, it monitors the PDIAG (passed diagnostics) line. A slave drive pulls this line active low once it has successfully performed its diagnostics.

If the Execute Diagnostics Command is issued with the slave drive selected, both drives execute the command just as if the command has been issued to the master drive. The master drive's task file drives the bus and it waits up to five seconds for the slave drive to assert PDIAG. The Drive Designation Bit (bit 4 of the SDH Register) is always returned as zero to the host following the Execute Diagnostics Command.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	0	0	1	0	0	0	0
SDH Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Drive Don't Care Don't Care Don't Care Don't Care Don't Care							

### **5.3.8 Set Drive Parameters (91H)**

The Set Drive Parameters Command configures the Caviar for a specific number of logical Sectors Per Track (SPT) and heads. The values in the Sector Count Register and the SDH Register determine SPT and heads, respectively. Regardless of the values for SPT and heads, the Caviar is always in translation mode. A value of 17-SPT and seven heads for the Caviar AC160, and 35-SPT and eight heads for the Caviar AC2120 are recommended.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	0	0	1	0	0	0	1
SDH	Drive and Heads							
Write Precomp	Don't Care							
Sector Count	1-255 Sectors per Track							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							

### 5.3.9 Write DMA (CAH)

For a Write DMA Command, the host transfers a number of sectors (1-256) to the drive, starting at the logical address specified by the task file registers. An implied seek occurs if the drive is not positioned at the specified address.

An interrupt is generated when all the data has been transferred and written to the media. The first data buffer contents are sent after the host has issued the command and the data request bit is "on".

DRQ must be received before the host write buffers begin transferring to the base segment. The base segment is reserved for write operations. Other caching segments remain valid. Caching segments that contain sectors that were referenced by the disk write operation become invalid before the write is completed.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	0	0	1	0	1	R
SDH Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Sector Size, Drive and Head Don't Care 1-256 Sectors to be Written Starting Sector Number Starting Cylinder LSB Starting Cylinder MSB							
R = Retry Bit								

**5.3.10 Read DMA (C8H)**

For a Read DMA Command, the task file's registers determine the number and location of the sectors transferred to the host. The host can request a maximum of 256 sectors. A sector count of zero specifies 256 sectors. If the drive is not positioned at the specified cylinder, an implied seek occurs. Single burst errors of up to 11 bits are corrected if retries are enabled. An interrupt occurs when all data has been transferred to the host and status is available.

For this command, the caching operation is the same as in Read-Sector Command (20H).

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	0	0	1	0	0	R
SDH Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Sector Size, Drive and Head Don't Care 1-256 Sectors to be Read Starting Sector Number Starting Cylinder LSB Starting Cylinder MSB							
R = Retry Bit								

### **5.3.11 Read Multiple (C4H)**

The Read Multiple Command operates similarly to the Read Sectors Command except for the following conditions:

- Data transfers occur in multiple sector blocks
- Long bit is invalid
- Retries are always performed.

Interrupts and DRQs occur once per block of multiple sectors. The number of sectors per block is set using the Set Multiple Command. When the Read Multiple Command is issued, the Sector Count value sets the total number of sectors to be transferred (not blocks or block count). Sector count need only be a multiple of the block. Partial block transfers are completed when the remaining sectors are ready for transfer. The Caviar must be in multiple mode for this command to operate correctly. Otherwise, the command aborts.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	0	0	0	1	0	0
SDH Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Sector Size, Drive and Head Don't Care 1 - 256 Sectors to be Read Starting Sector Number Starting Cylinder LSB Starting Cylinder MSB							
Long Mode Bit invalid for this command. Retries always allowed.								

### 5.3.12 Write Multiple (C5H)

The Write Multiple Command operates similarly to the Write Sectors Command except for the following conditions:

- Data transfers occur in multiple sector blocks.
- Long bit is invalid.
- Retries are always performed.

Interrupts and DRQs occur once per block of multiple sectors. The Number of Sectors-per-Block value is set using the Set Multiple Command. When the Write Multiple Command is issued, the Sector Count value sets the total number of sectors to be transferred (not blocks or block count). Sector count need not be a multiple of the block. Partial block transfers are completed when the remaining sectors are ready for transfer. The Caviar must be in multiple mode for this command to operate correctly. Otherwise, the command aborts.

DRQ must be received before the host write buffers begin transferring to the base segment. The base segment is reserved for write operations. Other caching segments remain valid. Caching segments that contain sectors that were referenced by the disk write operation become invalid before the write is completed.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	0	0	0	1	0	1
SDH Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Sector Size, Drive and Head Don't Care 1 - 256 Sectors to be Written Starting Sector Number Starting Cylinder LSB Starting Cylinder MSB							
Long Mode Bit invalid for this command. Retries always allowed.								

### **5.3.13 Set Multiple (C6H)**

The Set Multiple Command sets the number of sectors per block to be transferred between the host and the Caviar for the Read and Write Multiple Commands. The Number of Sectors-per-Block value is loaded into the Sector Count Register. The maximum number of sectors per block for a 64 KByte buffer is 16, for a 32 KByte buffer it is eight. A value beyond the limit causes termination. A value of one is considered valid. A value of zero disables multiple mode.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	0	0	0	1	1	0
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	1 - 16 Sectors Per Block							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								



### 5.3.14 Standby Immediate (EOH)

The Standby Immediate Command causes the drive to set BSY, enter the Standby Power Mode, then clear BSY and generate an interrupt. The drive interface is active and is capable of accepting all the supported AT commands. However, the drive may take as long as 10 seconds to respond to a media access command because the media is not immediately accessible due to a spindown condition. The Drive Ready (DRDY) signal is not a power condition. The drive will post Ready at the interface even though the media is not accessible.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	0	0	0
SDH	X	X	X	D	X	X	X	X
Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	Don't Care Don't Care Don't Care Don't Care Don't Care							
D = Drive Designation Bit X = Don't Care								

**5.3.15 Idle Immediate (E1H)**

The Idle Immediate Command causes the drive to set BSY, enter the Idle Power Mode, clear BSY and generate an interrupt. During Idle Mode, non-essential electronics are turned off. In the Idle Mode the drive will respond immediately to any media access commands.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	0	0	1
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

### 5.3.16 Standby With Timer (E2H)

The Standby Command causes the drive to set BSY, enter the Standby Power Mode, clear BSY and generate an interrupt. The drive interface is active and is capable of supporting all the supported AT commands. However, the drive may take as long as 10 seconds to respond to a media access command, because the media is not immediately accessible due to a spindown condition. The Drive Ready (DRDY) signal is not a power condition. The drive will post Ready at the interface even though the media is not accessible.

The drive will automatically re-enter this Power Mode upon the expiration of a prescribed time following the execution of the last command. This time interval is specified using the Sector Count Register when issuing the Standby Command (E2). If the register is non-zero then the automatic power down sequence is enabled and a timer will begin counting down upon completion of the last command which left the drive in the Idle Power Mode. If the register is zero then the automatic power down sequence is disabled and the drive will remain in the Idle Power Mode. Each unit of time specified in the Sector Count Register corresponds to a five second interval; the minimum timer period applicable is 60 seconds and the maximum period is 1000 seconds (16.6 minutes).

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	0	1	0
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Count of five second, units							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

**5.3.17 Idle With Timer (E3H)**

The Idle Command causes the drive to set BSY, enter the Idle Power Mode, then clear BSY and generate an interrupt. In the Idle mode the drive will respond immediately to any media access commands.

The drive will automatically transition to the Standby Power Mode upon expiration of a prescribed time following the execution of the Idle (E3) command or any other command. This time interval is specified using the Sector Count Register and the Idle (E3) Command. If the register is non-zero then the automatic power down sequence is enabled and a timer will begin counting down upon completion of the last command which left the drive in the Idle Power Mode. If the register is zero then the automatic power down sequence is disabled. Each unit of time specified in the Sector Count Register corresponds to a five second interval; the minimum timer applicable is 60 seconds and the maximum period is 1000 seconds (16.6 minutes).

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	0	1	1
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Count of five second, units							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

### 5.3.18 Read Buffer (E4H)

The Read Buffer Command allows the host to read Buffer 0 of the Caviar 64-KByte RAM cache, for example, the 512 bytes of the first sector buffer in the base cache segment.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	1	0	0
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

### **5.3.19 Check Power Mode (E5H)**

The Check Power Mode Command allows the host to determine the current power mode, and programmed value for the spin down timer.

If the drive is in or transitioning to the Standby Power Mode, the drive will set BSY, set the Sector Count Register to 00H, then clear BSY and generate an interrupt.

If the drive is in the Idle Power Mode, it will set BSY, set the Sector Count Register to FFH, then clear BSY and generate an interrupt.

In the Cylinder Low Register, the currently programmed value for the spin down timer is returned. A value of 00H means that the timer is disabled.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	1	0	1
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

### 5.3.20 Sleep (E6H)

The Sleep Command causes the drive to enter the Sleep Power Mode and is the only vehicle to cause the drive to enter this power mode. The drive interface is in active and is capable of accepting only a Soft Reset. A Soft Reset, an AT Bus Reset or a Power On Reset are the only means for recovery from this power mode. A soft reset or AT bus reset when in the Sleep Mode returns the drive to the Standby Mode. A cycling of power returns the drive to its default ready mode. Upon entry to the Sleep Power Mode the drive motor is stopped, BSY is cleared, an interrupt is generated and the interface becomes inactive.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	0	1	1	0
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

**5.3.21 Write Buffer (E8H)**

The Write Buffer Command functions identically to the Read Buffer Command except that 512 bytes of data are transferred from the host to the Caviar RAM cache.

*Note: The Read and Write Buffer Commands only affect the first 512 bytes of the Caviar RAM cache.*

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	1	0	0	0
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								



**5.3.22 Identify Drive (ECH)**

The Identify Drive Command transfers 512 bytes of data that specify the drive's parameters. The host is required to read the parameters out of the sector buffer when the Caviar sets DRQ and IRQ. Table 5-4 lists the parameters read by the host.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	1	1	0	0
SDH	X	X	X	D	X	X	X	X
Write Precomp	Don't Care							
Sector Count	Don't Care							
Sector Number	Don't Care							
Cylinder Low	Don't Care							
Cylinder High	Don't Care							
D = Drive Designation Bit X = Don't Care								

<b>Word</b>	<b>Description *</b>
0	General configuration (427A)
1	Number of fixed cylinders (AC160 = 1024, AC2120 = 872)
2	Number of removable cylinders (00)
3	Number of heads (AC160 = 7, AC2120 = 8)
4	Unformatted bytes per track (Z1 = 27,264, Z2 = 22,720)
5	Unformatted bytes per sector (568)
6	Sectors per track (AC160 = 17, AC2120 = 35)
7	Minimum size of ISG in bytes (7)
8	Reserved
9	Minimum PLO bytes (14)
10-19	Serial number (ASCII characters, WDnnnnnn)
20	Controller type (3)
21	Controller buffer size in 512 byte increments
22	Number ECC bytes transferred on long operations
23-26	Firmware Rev. (ASCII characters, XX.XX.XX)
27-46	Controller model number (ASCII characters, WDC AC2120)
47	Number of Sectors/interrupt R/W multiples (8010H)
48	Double word I/O (0)
49	DMA capabilities (0100H)
50	Reserved
51	PIO data transfer cycle timing (0)
52	DMA data transfer cycle timing (0)
53-255	Reserved

*\* Note: The data structure for the Identify Drive Command contains 512 bytes of information.*


*Table 5-4. Identify Drive Command*

**5.3.23 Set Buffer Mode (EFH)**

The Set Buffer Mode Command enables or disables CacheFlow. If the Precompensation Register is set to AAH, then CacheFlow is enabled. If the Precompensation Register is set to 55H, then CacheFlow is disabled. To modify the default number of cache segments, the Precompensation Register is set to A1H-A5H to enable caching with one to five segments.

Register	Binary Opcode							
	7	6	5	4	3	2	1	0
Command	1	1	1	0	1	1	1	0
SDH	X	X	X	D	X	X	X	X
Write Precomp Sector Count Sector Number Cylinder Low Cylinder High	AAH or 55H, A1H-A5H Don't Care Don't Care Don't Care Don't Care							
D = Drive Designation Bit X = Don't Care								

### 5.4 HOST INTERFACE READ TIMING




SYMBOL	DESCRIPTION	MIN	MAX
$t_{ASU1}$	Address setup time	30	
$t_{CS01}$	Chip select setup time	22	
$t_{MRIRA}$	I/O read active - Port 0	75	
	I/O read active - other ports	100	
$t_{AH1}$	Chip select/Address hold time	10	
$t_{DV1}$	Data valid time - Port 0		60
	Data valid time - other ports		100
$t_{DH1}$	Data hold time	5	50
$t_{RDR}$	Chip select/Read recovery time	20	
$t_{CICSV}$	IOCS16 valid from CS0		20
$t_{AICSV}$	IOCS16 valid from HA0		20
$t_{CICSI}$	IOCS16 inactive from CS0		20
$t_{AICSI}$	IOCS16 inactive from HA0		20
$t_{RCY}$	Read cycle time - Port 0	330	
	Read cycle time - other ports	150	

Note: All units of measurement are in nanoseconds, unless otherwise noted.  
All values based on a maximum load capacitance of 50 pf.

Figure 5-2. Host Interface Read Timing

5.5 HOST INTERFACE WRITE TIMING



SYMBOL	DESCRIPTION	MIN	MAX
$t_{ASU2}$	Address setup time	30	
$t_{CS02}$	Chip select setup time	22	
$t_{IWA}$	I/O read active - Port 0	75	
	I/O read active - other ports	100	
$t_{AH2}$	Address hold time	20	
$t_{DV2}$	Data setup - Port 0	50	
	Data setup - other ports	50	
$t_{DH4}$	Data hold time	15	
$t_{CHW}$	Chip select hold time	10	
$t_{CICSV}$	IOCS16 valid from CS0		20
$t_{AICSV}$	IOCS16 valid from HAO		20
$t_{CICSI}$	IOCS16 inactive form CS0		20
$t_{AICSI}$	IOCS16 inactive form HAO		20
$t_{WCY}$	Write cycle time - Port 0	330	
	Write cycle time - other ports	150	
$t_{WER}$	Write recovery time	20	

Note: All units of measurement are in nanoseconds, unless otherwise noted. All values based on a maximum load capacitance of 50 pf.

Figure 5-3. Host Interface Write Timing

## 5.6 ERROR REPORTING

Table 5-5 lists all the valid error conditions which can occur for a given command. The Caviar drive checks the Command Register at the start of a command to determine if any condition exists which could result in a terminated command. The command is then attempted. Any subsequent error terminates the command at the point where it is encountered.

Command	Error Message								
	BBD	UNC	IDNF	AC	DRDY	DWF	DSC	CORR	ERR
Recalibrate *				V	V		V		V
Seek				V	V		V		V
Read/DMA **	V	V	V	V	V		V	V	V
Read Long **	V		V	V	V		V		V
Write/DMA	V		V	V	V	V	V		V
Write Long	V		V	V	V	V	V		V
Format Track				V	V	V	V		V
Read Verify **	V	V	V	V		V		V	
Execute Diag									V
Set Drive Parameters									
Read Multiple**		V	V	V	V	V		V	V
Write Multiple	V		V	V	V	V	V		V
Set Multiple				V					V
Read Buffer									
Write Buffer									
Identify Drive				V	V		V		V
Set Buffer Mode				V					V
Invalid Command				V					V
BBD - Bad Block Detected                      DWF - Drive Write Fault UNC - Uncorrectable Data Error              DSC - Drive Seek Complete Error IDNF - ID Not Found                              CORR - Data was Corrected AC - Abort Command Error                      ERR - Error Bit in Status Register DRDY - Drive Not Ready Error                V - Valid Error for Command									
* Also sets TK0 in Error Register if no track zero is found. ** Also sets DAMNF in Error Register if data address mark not found.									

Table 5-5. Error Reporting

## 6.0 INSTALLATION AND SETUP PROCEDURES

### 6.1 UNPACKING

#### 6.1.1 Handling Precautions

Western Digital products are designed to withstand normal handling when unpacking and installing the drive. Care must be taken to avoid excessive mechanical shock or electrostatic discharge that can permanently damage the Caviar and void the warranty. When the Caviar is not in its shipping container or installed in its proper host enclosure, it must be placed on an antistatic surface. To prevent damage, do not unpack your Caviar until you are ready to install it.

#### 6.1.2 Inspection of Shipping Container

Carefully examine the container for obvious shipping damage, for example: holes, signs of crushing, or stains. Notify the carrier and your Western Digital representative if you observe any shipment damage. Always move the shipping container in the upright position indicated by the arrows on the container.

#### 6.1.3 Removal From Shipping Container

Remove the Caviar from the shipping container only for inspection or installation. Carefully open the box. The Caviar is always shipped in a foam-insert package. When removing the Caviar from the foam insert, grasp the drive at the sides, behind the bezel (if the Caviar has been shipped with a bezel). Gently place the Caviar in its antistatic bag on a clean, level, grounded work station. Do not stack drives or stand the Caviar on edge.

**Caution:** *Never drop the Caviar from any height when removing it from the shipping container. Dropping the Caviar can severely damage the head disk assembly or printed circuit board.*

Handle the Caviar only by holding the metal cover of the head disk assembly. Do not touch circuit board components. Do not attempt to open its sealed compartment. Failure to observe these restrictions will void the warranty.

### **6.1.4 Removal From Antistatic Bag**

Before removing the Caviar from its antistatic bag:

- Make sure that your work station is properly grounded.
- Wear a properly grounded wrist strap with good skin contact.
- Avoid contact with any component on the printed circuit board.

After attaching your wrist strap, gently remove the Caviar from the antistatic bag. Handle the Caviar only by the base casting areas. Never lift the Caviar by the printed circuit board or the bezel. Handle the Caviar with the printed circuit board facing downward during installation.

### **6.1.5 Moving Precautions**

If it becomes necessary to move your computer system, turn off the power to automatically park the heads. Parking moves the heads to a safe, non-data landing zone where they are locked into place. This helps protect the media and the heads from accidental damage due to vibration, moving or shipping.

## **6.2 MOUNTING RESTRICTIONS**

### **6.2.1 Orientation**

The Caviar can be mounted in many different ways depending upon the physical design of your system. Figure 2-1 shows the Caviar AC160/AC2120 mounting dimensions and location of the screw holes.

### **6.2.2 Screw Size Limitations**

The Caviar is mounted to the chassis using four 6-32 screws.

**CAUTION:** *Screws which are too long will damage board components. The screw must engage no more than six threads (3/16 inch).*



## **6.3 INSTALLATION CONFIGURATION**

### **6.3.1 Determining Your Configuration**

You can configure the Caviar in one of two ways:

- The drive is cabled directly to a 40-pin connector on the motherboard.
- The drive is cabled to an adapter card mounted in one of the expansion slots in the computer.

Both configurations use a 40-pin host interface cable.

If you are using the Caviar drive as one of two hard disk drives in the computer (dual installation), you may use either configuration. In dual installations, you must use a 40-pin host interface cable with three connectors and daisy-chain the two drives to the motherboard or adapter card.

### **6.3.2 Dual Installations**

Dual installations require a master/slave drive configuration, where one drive is designated as the primary (master) drive and the other is designated as the secondary (slave) drive. The Caviar drive is compatible in dual installations with other intelligent drives that support a master/slave configuration. The Caviar drive is not compatible with ST-506 drives.

If your installation requires the use of an adapter card, it is useful to know that you may also be able to connect your floppy drive(s) to the adapter card.

### **6.3.3 Jumper Settings**


The Caviar drive has a jumper block (J8) located next to the 40-pin connector on the drive. If you are installing the Caviar drive as the only intelligent drive in the system, you do not need to install jumpers on the J8 connector. This is considered a standard single drive installation, and no jumpers are required.

*Note: Even with no jumper installed, the Caviar checks the DRIVE ACTIVE/SLAVE PRESENT (DASP) signal to determine if a slave intelligent drive is present.*

If you have a dual installation (two intelligent drives), you must designate one of the drives as the master and the other as the slave drive. The jumper pins on the J8 connector need to be configured for the dual installation.

To designate the intelligent drive as the master, place a jumper shunt on pins 5-6. With the Caviar configured as the master drive, the Caviar assumes that a slave drive is present. The jumper on pins 5-6 is optional if the slave drive follows the same protocol as the Caviar (Common Access Method AT Bus Attachment).

To designate the intelligent drive as the slave, place a jumper shunt on pins 3-4. When the Caviar is configured as the slave drive, the Caviar delays spin up for three seconds after power up reset. This feature prevents overloading of the power supply during power up.



*Figure 6-1. Jumper Settings*

## 6.4 INSTALLING THE CAVIAR DRIVE

### 6.4.1 Mounting the Drive

For dual installations, it is usually easier to completely install one intelligent drive in the lower position first. The order of intelligent drives is unimportant if you are using two Western Digital drives. As explained previously, one must be jumpered as the master drive and the other as the slave drive. When installation is complete, the drives are daisy-chained together.


### 6.4.2 Cabling and Installation Steps

Make sure your interface cable is no longer than 18 inches to minimize the noise which is induced on the data and control buses. Also, if you are connecting two drives together, you need a daisy-chain cable that has three 40-pin connectors.

**Caution:** *You may damage the Caviar drive if the interface cable is not connected properly. To prevent incorrect connection, use a cable that has keyed connectors at both the drive and host ends. Refer to the following diagram which shows pin 20 as the key. This pin has been removed from the J2 connector. The female connector on the interface cable should have a plug in position 20 to prevent incorrect connection.*


**Make sure that pin 1 on the cable is connected to Pin 1 on the connectors**





*Figure 6-3. Caviar Connector Locations*

4. Connect the power supply cable to the 4-pin power connector J3 on the Caviar drive (see Figure 6-2). Dual drive installations: If you do not have two internal power connectors, you will require a Y-adaptor to provide power to both units as shown in Figure 6-4.
5. Attach the other end of the power cable to the power supply in your computer.
6. Completely insert the drive into your system drive bay.



*Figure 6-4. Y-Adapter Cabling*

7. Mount the Caviar drive to the drive bay using four 6-32 screws. Be sure to use the correct size screws. Do not install the screws past six threads (3/16 inch). Screws that are too long will damage the Caviar drive.

**Caution:** *Screws which are too long will damage board components. The screw must engage no more than six threads (3/16 inch.)*

8. Connect the interface cable from the intelligent drive to the host as follows:
  - If you have a 40-pin connector on the motherboard, connect the other end of the interface cable to the motherboard connector.
  - If your installation requires an adapter card, as explained previously, install the adapter card as described in the following section titled Installing the Adapter Card.
  - If you do not need to install the adapter card, close the computer case according to the instructions provided in your system manual and proceed to section 6.6.

## **6.5 INSTALLING THE ADAPTER CARD**

If you are installing the Western Digital adapter card, configuration will probably be unnecessary. You only need to change the default jumper settings if you want to disable the floppy drive controller or set an alternate address at 370-377.

If you need to change the adapter card configuration, do so before attaching any cables or installing the card into the slot.

*Note: Remove or disable any existing floppy controller which is being replaced by the adapter card/floppy controller.*

## **6.6 SETUP PROCEDURES**

### **6.6.1 Preparing the Caviar Drive for Use**

The Caviar is preformatted (low level) at the factory and comes equipped with a full complement of defect management characteristics. No modifications are required before installation. If at some later time you need to perform defect management, contact Western Digital Technical Support for information on the WDAT\_IDE utility.

Your computer operating system provides an initial setup utility which is either ROM-based or on floppy diskettes. The system setup procedures vary from system to system, but each setup procedure allows you to tell the system what type of hardware you are using. Follow the setup instructions in your operating system manual (MS-DOS or other operating system).

### 6.6.2 Selecting Drive Tables

One step in your computer system setup utility procedure asks you to specify the type of drive used in your system. Use the following procedure to specify your drive type :

- If you are installing the 60 MByte drive in your system, select drive type 19 from the drive tables displayed during the setup utility procedure. Type 19 typically defines a drive with 1024 cylinders, 7 heads and 17 sectors per track.
- There are no specific standards for the 120 MByte drive. However, the Caviar uses a universal translation scheme that provides complete compatibility with any drive setup parameters you select. Choose the 120 MByte drive table from the drive tables displayed during the setup utility procedure. Make sure that the total drive capacity does not exceed the total number of sectors available on the drive (numbers of cylinders multiplied by the number of heads multiplied by the number of sectors per track). For example: 122,091 for the Caviar AC160 and 244,182 for the Caviar AC2120.

<b>Caviar AC160</b>			
Cylinders	Heads	Sectors/Track	Sectors/Drive
1024 ☆	7	17	121,856

<b>Caviar AC2120</b>			
Cylinders	Heads	Sectors/Track	Sectors/Drive
872 ☆	8	35	244,160 (125.0 MB)
763	10	32	244,160 (125.0 MB)
842	10	29	244,180 (125.0 MB)
1024	14	17	243,712 (124.8 MB)

☆ Default value

*Table 6-1. Drive Table Parameters*



### **6.6.3 Partitioning the Drive For Use Under DOS**

You need to partition your drive(s) to meet certain DOS version requirements. Partitioning divides your disk into one or more partitions that function as separate disk drives. Use the DOS FDISK Command to display a series of menus that help you partition the hard disk for MS-DOS.

Your version of DOS determines how you can partition your disk(s):

- If you have a DOS version earlier than 3.3, you can only address 32 MBytes maximum on your drive. You cannot partition the drive(s) without second-party software. We recommend that you upgrade to DOS 3.3 or above.
- If you have DOS version 3.3 or above (less than version 4.0), DOS allows you to partition larger drives into logical disk drives with a maximum of 32 MBytes per partition.
- If you are working with DOS version 4.0 or higher, you can partition the disk drive(s) into one or more logical drives. You are not limited to 32 MBytes per partition.

FDISK automatically assigns drive IDs to the partitions. Refer to your system manual for more information on partitioning drives.

### **6.6.4 High-level DOS Formatting**

High-level format the first logical drive (the C drive) by entering `FORMAT C:/S` at the A prompt.

If you designated other drives or partitions during the FDISK routine, you need to high level format those drives or partitions as well.

### **6.6.5 Booting the System**

After you have formatted your drive(s) and installed the operating system on your intelligent drive, re-boot your system.

If your system will not boot, or if you are unable to make the new drive the current drive, refer to your operating system documentation to be sure that you ran the system utility correctly, specified the drive tables and that you partitioned and formatted your hard disk(s) correctly. If your system still won't boot, you may have improperly installed or connected your hard drive. Re-read the installation instructions provided in this manual to be sure that you installed and connected everything properly.

### **6.6.6 Preparing the Caviar Drive for a Novell Network**

If you are installing Novell, you must COMPSURF the Caviar drive using the following parameters:

Format the disk?	No
Maintain the current media defect list?	No
Enter media defects?	No
Number of sequential passes?	Default
Number of I/O random test	Default
Are parameters correct?	Yes

After running COMPSURF on the Caviar drive, enter NETGEN. Refer to your Novell installation manual for more information on COMPSURF and NETGEN.

## **7.0 MAINTENANCE**

The Caviar requires no preventive maintenance and contains no user-serviceable parts. The service and repair of the Caviar can only be performed at a Western Digital Service Center. Please Contact your Western Digital representative for warranty information and service/return procedures.

Observe the following precautions to prolong the life of the drive:

- Do not attempt to open the sealed compartment of the Caviar as this will void the warranty.
- Do not lift the Caviar by the bezel or the printed circuit board.
- Avoid static discharge when handling the Caviar.
- Avoid harsh shocks or vibrations.
- Do not touch the components on the printed circuit board.
- Observe the environmental limits specified for this product.
- If it becomes necessary to move your computer system, turn off the power to automatically park the heads. Parking the heads moves them to a safe, non-data landing zone and locks them into place. This helps protect the media and the heads from accidental damage due to vibration while moving or shipping.
- To protect your data, back it up regularly. Western Digital assumes no responsibility for loss of data. For information about back-up and restore procedures, consult your DOS manual. There are also a number of utility programs available that you can use to back up your data.



## **8.0 WESTERN DIGITAL DRIVE UTILITY**

All Caviar intelligent drives are shipped defect-free and low level formatted at the factory. After prolonged use, any drive, including Caviar, may develop defects. If you continue receiving data errors in any given file at the DOS level, you can use the defect management utility WDAT\_IDE to recover, relocate and rewrite the user data to the nearest spare sector and maintain a secondary defect list. WDAT\_IDE does not format the entire drive, it only re-formats the defective sector or track. The Caviar has spare sectors per cylinder. An entire track is not relocated unless the track contains three bad sectors or multiple non-recoverable errors.

### ***Technical Support Bulletin Board***

You may download Western Digital's diagnostic utility, WDAT\_IDE, from the Technical Support Bulletin Board if you have a modem.

To access the bulletin board, you require:

- A Hayes-compatible modem
- 1200 or 2400 Baud rate
- Format: 8 data bits, 1 stop bit, no parity

The Bulletin Board numbers are (714) 753-1234 with a Hayes-compatible modem of 1200 or 2400 baud rate, or (714) 753-1068 with a Hayes-compatible modem of 9600 baud rate. The Bulletin Board will ask preliminary questions about your modem set-up and the type of system you are calling from before sending the main menu. Refer to your modem manual for instructions on proper modem setup.

To gain access to the main menu, follow these general steps:

- Select <S> for software
- Select "Storage"
- Select "Utilities"
- Specify WDAT\_IDE for the Caviar
- To receive the software program, select <D> and then the transfer protocol. Respond to the prompts for transfer protocol, file name, etc.

On screen Help (H) is available if you have any problems. If you need additional assistance, contact Technical Support at (714) 932-4900.

## **9.0 TROUBLESHOOTING**

The following tips and procedures may help determine the cause of a problem:

- If you have a problem with your Caviar, first re-read the installation instructions to be sure that you followed them correctly. It is important to enter information exactly as instructed.
- Verify that you have correctly followed the setup procedures for your system.
- Verify that you have properly formatted and partitioned the Caviar with DOS FDISK and FORMAT (or an equivalent utility).
- Check the physical installation:
  - Jumper selections on the Caviar
  - Correct cabling
  - Adapter card - properly seated and configured
  - System power supply
  - Controller conflicts
- Observe the environmental limits specified for this product.

If you are unable to resolve your problem, contact your Western Digital representative. If you are unable to contact your Western Digital representative, please contact Western Digital Technical Support at (714) 932-4900





## 10.0 GLOSSARY

**AT Bus Attachment (ATA)** = The interface defined by International Business Machines for the original AT disk controller. Western Digital designed the Caviar drives to be fully ATA compatible.

**Auto Park** = Turning off the intelligent drive's power causes the Caviar AC160/AC2120 to move the read/write heads to a safe non-data landing zone and locks them in place.

**Average Access Time** = The average access time indicates how long it takes the drive to find a block of data on the disk. Average access time is determined by dividing the total time required to seek between all ordered address pairs by the total number of these ordered pairs.

**Block** = A group of bytes handled, stored and accessed as a logical data unit, such as an individual file record.

**Buffer** = A temporary data storage area that compensates for a difference in data transfer rates and/or data processing rates between sender and receiver.

**Class 100** = A clean room standard specified by a U.S. Federal standard. Essentially, the standard limits the number of particles per cubic foot to no more than 100 particles. No particle can exceed 0.5 micron.

**Correctable Error** = An error that can be overcome by the use of Error Detection and Correction schemes.

**Data Separator** = The data separator (WD10C23) removes phase, frequency and write splice noise from the read data and presents clean digital read signals to the controller. It also conditions write data to be recorded on the drive. Data to be written is precisely clocked from the controller to the WD10C23.

**Data Synchronizer** = An electronic circuit that produces a clock signal that is synchronous with the incoming data stream. The clock signal is then used to decode the data using the appropriate recording code.

**Data Transfer Rate** = The rate that digital data is transferred from one point to another, expressed in bits per second or bytes per second.

- "Data Transfer Rate to Disk" is the internal disk transfer rate in Mbits per second.
- "Data Transfer Rate from the Buffer to the Host" is based on the sustained transfer of buffered data in Mbytes per second.

**Dedicated Landing Zone** = A designated radial zone on the disk chosen to avoid contact with the data cylinders, where contact starting and stopping occur by design.

**Defect Free** = A term used to describe recording surfaces which have no detectable defects.

**Defect Management** = A general methodology of eliminating data errors on a recording surface by mapping out known bad areas of the media. Defective sectors are retried and data is written in alternate locations.

**Error Correction Code** = A mathematical algorithm that can detect and correct errors in a data field by adding check bits to the original data.

**Error Rate** = The number of errors of a given type that occur when reading a specified number of bits.

**Formatted Capacity** = The actual capacity available to store data in a mass storage device. The formatted capacity is the gross capacity minus the capacity taken up by the overhead data required for formatting the media.

**Hard Error** = An error that cannot be overcome by repeated readings and repositioning of the head.

**Hard Sectoring** = A technique which uses a digital signal to indicate the beginning of a sector on a track. In contrast, soft sectoring allows the controller to determine the beginning of a sector by reading the format information from the disk.

**Index Pulse Signal** = A digital pulse signal indicating the beginning of a disk revolution. An embedded servo pattern or other prerecorded information is present on the disk following Index.

**Landing Zone** = The heads move to this location on the inner cylinders following a Park command. User data is not stored at this location.

**Latency** = The period of time that the read/write heads wait for data to rotate in an accessible position. For a disk rotating at 3558 RPM, the average latency is 8.45 milliseconds.

**Logical Address** = A storage location address that may or may not relate directly to a physical location. The logical address is usually used when requesting information from a controller. The controller performs a logical-to-physical address conversion and retrieves the data from a physical location in the storage device.

**MTBF** = Mean Time Between Failures

**MTTR** = Mean Time to Repair

**Recoverable Error** = A read error, transient or otherwise, that can be corrected by ECC recovery or by rereading the data.

**Rotational Latency** = The amount of delay in obtaining information from a disk drive that can be attributed to the rotation of the disk.

**Servo Burst** = A momentary servo pattern used in embedded servo control implementations, usually positioned between sectors or at the end of a track.

**Soft Error** = A data error which can be overcome by rereading the data or repositioning the head.

**Uncorrectable Error** = An error that cannot be overcome with Error Detection and Correction.

**Unrecoverable Error** = A read error which cannot be overcome by an ECC scheme or by rereading the data.





WESTERN DIGITAL CORPORATION 8105 IRVINE CENTER DRIVE  
IRVINE, CALIFORNIA 92718 TELEPHONE: 714.932.5000  
FOR SERVICE AND LITERATURE, CALL: 714.932.4900



COVER PRINTED ON 100% RECYCLED PAPER

S0477 2/92