

# 70 SERIES OPTION BOARD OPERATION AND SERVICE MANUAL

98A 9906 054

**FEBRUARY 1978** 

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

© 1978 SPERRY RAND CORPORATION

Sperry Univac is a division of Sperry Rand Corporation

#### CHANGE RECORD

Page Number	Issue Date	Change Description	
Various	1/78	Deleted all references to Varian.	
		·	
		·	
-			

## Change Procedure:

When changes occur to this manual, updated pages are issued to replace the obsolete pages. On each updated page, a vertical line is drawn in the margin to flag each change and a letter is added to the page number. When the manual is revised and completely reprinted, the vertical line and page-number letter are removed.

# LIST OF EFFECTIVE PAGES

Dave Namber Change in Effect		
Page Number	Change in Effect	
A11	Complete revision	
	j	
%A0731-0008		

### TABLE OF CONTENTS

### **SECTION 1 GENERAL DESCRIPTION**

1.1 FUNCTIONAL DESCRIPTION	1-1	
1.1.1 Teletype Controller		
1.1.2 Power Failure/Restart		
1.1.3 Real-Time Clock		
1.1.4 Memory Protection		
1.1.5 Memory Parity		
1.1.6 Priority Memory Access		
1.2 SPECIFICATIONS		
1.3 RELATED PUBLICATIONS		
1.3 RELATED TODEIOATIONS	1-0	
SECTION 2 INSTALLATION		
2.1 INSPECTION	2-1	
2.2 PHYSICAL DESCRIPTION		
2.3 INTERCONNECTION		
2.5 11121001112011011		
SECTION 3 OPERATION	3-1	
SECTION 4 THEORY OF OPERATION		
4.1 TELETYPE CONTROLLER		
4.1.1 Signal Interfaces		
4.1.1.1 Teletype Interface		
4.1.1.2 PIM Interface		
4.1.2 Circuit Description		
4.1.2.1 Initial Condition		
4.1.2.2 TC/Common-Logic Interface		
4.1.2.3 TC Output (Write)		
4.1.2.4 Loading the Output Buffer and MOS Transmitter		
4.1.2.5 Output to the TTY		
4.1.2.6 TC Input (Read)	4-10	
4.1.3 Programming		
4.2 POWER FAILURE/RESTART		
4.2.1 Timing	4-14	
4.2.2 Circuit Description	4-14	
4.2.3 Programming		
4.3 REAL-TIME CLOCK		
4.3.1 Timing	4-20	
4.3.2 Circuit Description	4-20	
4.3.2.1 Instruction Decoder and Control Logic	4-21	
4.3.2.2 Free-Running Counter	4-22	
4.3.2.3 Clock Control Logic	4-22	
4.3.2.4 Input Timing Source		
4.3.2.5 Variable Interval Logic		
4.3.2.6 Memory Overflow Detection Logic		
4.3.2.7 Interrupt Control Logic		
4.3.3 Programming		
4.4 MEMORY PROTECTION		
4.4.1 Error Sequences	4-31	

### CONTENTS

4.4.2 Circuit Description	4-33
4.4.3 Programming	4-34
4.5 MEMORY PARITY	
4.5.1 Circuit Description	
4.5.2 Programming	
4.6 PRIORITY MEMORY ACCESS	
4.6.1 PMA Option/Controller Interface	
4.6.2 Timing	
4.6.3 Circuit Description	
4.6.4 Programming	
SECTION 5 MAINTENANCE	
5.1 TELETYPE CONTROLLER	5-1
5.1.1 Equipment	
5.1.2 Test Programs	
5.1.3 TC/TTY Troubleshooting	
5.2 POWER FAILURE/RESTART	
5.2.1 Equipment	
5.2.2 Test Program	
5.2.3 Troubleshooting	
5.3 REAL-TIME-CLOCK	
5.3.1 Equipment	
5.3.2 Test Program	
5.3.3 Troubleshooting	
5.4 MEMORY PROTECTION	
5.4.1 Equipment	
5.4.2 Test Program	
5.4.3 Troubleshooting	
5.5 PARITY	
5.6 PRIORITY MEMORY ACCESS	
5.6.1 Equipment	
5.6.2 Troubleshooting	
0.02	- •
SECTION 6 MNEMONICS	
6.1 TELETYPE CONTROLLER	61
6.2 POWER FAILURE/RESTART	
6.3 REAL-TIME CLOCK	
6.4 MEMORY PROTECTION	
6.5 MEMORY PARITY	
6.6 PRIORITY MEMORY ACCESS	6.5
LIGT OF HUMATRATIONS	
LIST OF ILLUSTRATIONS	
Figure 1-1. Option Board Block Diagram	1-2
Figure 1-2. PMA Interfacing	
Figure 1-3. Memory Access	
Figure 2-1. The Option Board Installed	
Figure 4-1. Common-Logic Timing for Data-Transfer-In	
Figure 4-2. TC Block Diagram	
Figure 4-3 TC Clock Jumpers for Various Transfer Rates	

	Figure 4-4. Optical Coupler Isolation for TC/TTY Interface	
	Figure 4-5. Typical TTY Character	
	Figure 4-6. Input Character Sampling	
	Figure 4-7. Maladjusted Input Clock	
	Figure 4-8. TC Software Initialization Timing	
	Figure 4-9. Processor-to-TC Output Timing	
	Figure 4-10. TC Data-Transfer-Out Timing	
	Figure 4-11. Input Timing TTY to TC	
	Figure 4-12. TC Data-Transfer-In Timing	
	Figure 4-13. PF/R Functional Block Diagram	
	Figure 4-14. Power-Up Timing at the Power Supply-PF/R Interface	
	Figure 4-15. Power-Up Timing at the PF/R-Processor Interface	
	Figure 4-16. Power-Down Timing at the Power Supply-PF/R Interface	
	Figure 4-17. Power-Down Timing at the PF/R-Processor Interface	4-15
	Figure 4-18. Control Logic Sequence	
	Figure 4-19. Typical PF/R Service Routine	4-18
	Figure 4-20. RTC Block Diagram	4-19
	Figure 4-21. Timing Source Selection	4-19
	Figure 4-22. Variable Interval Counter and Load Buffer Timing	4-23
	Figure 4-23. Variable-Interval Interrupt Timing	, 4-24
	Figure 4-24. Typical RTC Service Routine	4-27
	Figure 4-25. MP Block Diagram	4-28
	Figure 4-26. Mask Register Bit Assignment	4-29
	Figure 4-27. Memory Assignment Example	4-30
	Figure 4-28. Parity Option	4-36
	Figure 4-29. Typical PMA Control-Line-Out	4-38
	Figure 4-30. Typical PMA Bidirectional-Bus Line	4-39
	Figure 4-31. Typical Address-or Control-Line-In	4-40
	Figure 4-32. PMA Output (Reading)	4-41
	Figure 4-33, PMA Input (Writing)	4-42
	Figure 4-34. PMA Option Block Diagram	4-44
	Figure 5-1. Basic Input/Output Test Program	5-1
	LIST OF TABLES	
	Table 1-1. Option Board Configurations	1.1
	Table 1-2. Option Board Specifications	
	Table 1-3. TC Specifications	
	Table 1-4. PF/R Specifications	
	Table 1-5. RTC Specifications	
•	Table 1-6. MP Specifications	
	Table 1-7. PARITY Specifications	
	Table 1-8. PMA Specifications	
	Table 4-1. TC and TTY Instructions	
	Table 4-2. ASCII TTY Codes	
	Table 4-3. Major RTC Functions	
	Table 4-4. RTC Instructions	4.25
	Table 4-5. MP Error Conditions Possible During Single-	4.50
	Word Instructions in Unprotected Area	4-32
	Table 4-6. MP Error Conditions Possible During Double-	
	Word Instructions in Unprotected Area	
	Table 4-7. Interrupt Addresses for MP Errors	
	Table 4-8. MP I/O Instructions	
	Table 5-1 Parity Check Pattern	5.5

#### SECTION 1

#### GENERAL DESCRIPTION

This manual contains the specifications, installation information, mnemonics lists, maintenance data, and theory of operation for the option board. Depending on the system configuration, the option board contains some or all of the following features:

- · Common logic
- I/O Control logic
- Teletype controller (TC)
- · Keyboard/display terminal controller
- · Power failure/restart (PF/R)
- · Real-time clock (RTC)
- · Memory protection (MP)
- · Memory parity logic
- · Priority memory access (PMA) (see note)

Note: PMA cannot be added in the field.

#### 1.1 FUNCTIONAL DESCRIPTION

The V70 Series option board contains mainframe features for the SPERRY UNIVAC V70 Series Computer Systems. Table 1-1 lists the nine available option board configurations together with current requirements for each +5V dc operating voltage. The current requirements for the -12V dc and +24V dc operating voltages are listed in table 1-2 and are the same for all configurations.

Figure 1-1 is a block diagram of the option board and its interfaces. Communication between the option board and the processor board is through the common logic. Buffer repowering in the common logic reduces the load on the processor I/O bus and also reduces the numbers of integrated circuits (IC) required for the options. The processor I/O control section, which is located on the option board, is discussed in the V70 Series Processor Manual.

#### 1.1.1 Teletype Controller

The **Teletype controller (TC)** is a control and interface device for data transfers between the processor board and a Model 33 or 35 Teletype. Data is transferred between the processor board and the TC in 8-bit bytes over the I/O bus under either interrupt or sense control. Data is transferred between the TC and the Teletype over a serial, asynchronous, full duplex interface.

Note: The keyboard/display terminal (CRT) uses the same controller (with minor modification) as the Teletype. Throughout this manual, all references to Teletype (TTY) also pertain to CRT.

Table 1-1. Option Board Configurations

	Configurations	Current
1	I/O control logic	2.5 amps
2	Common logic, I/O control logic, Memory parity logic*	3.3 amps
3	Common logic, I/O control logic, RTC, TC/CRT, PF/R	5.5 amps
4	Common logic, I/O control logic, Memory parity logic*, RTC, TC/CRT, PF/R	5.9 amps
5	Common logic, I/O control logic, Memory parity logic*, RTC, TC/CRT, PF/R, MP	7.9 amps
6	Common logic, I/O control logic, Memory parity logic*, RTC, CRT (only), PF/R, MP	7.9 amps
7	Common logic, I/O control logic, Memory parity logic*, RTC, TC/CRT, PF/R, PMA	10.0 amps
8	Common logic, I/O control logic, Memory parity logic*, RTC, TC/CRT, PF/R, MP, PMA	12.0 amps
9	Common logic, I/O control logic, Memory parity logic*, RTC, CRT (only), PF/R, MP. PMA	12.0 amps

<sup>\*</sup>The memory parity logic is functional only when the entire system memory is comprised of optional parity core and/or parity semiconductor memory modules (18 bit).

#### 1.1.2 Power Failure/Restart

The power failure/restart (PF/R) protects, during loss or reduction of ac prime power, the program in progress and the contents of computer memory and registers. Upon restoration of power, the PF/R automatically restarts the computer and causes it to reenter the interrupted program at the point of interruption.

Power reduction, failure, or turn-off initiates a power-down cycle during which the PF/R completes execution of the current instruction and then interrupts the processor, directing it to the address of the SAVE subroutine. This service subroutine loads the contents of the volatile registers (A, B, X, P, and overflow) into preselected addresses in memory. After the execution of SAVE, the PF/R disables the processor and memory until power is restored.

When power is restored so that all power-up conditions are satisfied, the PF/R enables the processor and memory, initiates the system-start signal, and directs the processor to the address of the RESTORE subroutine. This service subroutine reloads the registers with the saved data, and contains a jump instruction that directs the processor to reenter the program at the point of interruption and continue execution.

#### 1.1.3 Real-Time Clock

The real-time clock (RTC) provides the following real-time functions:


- · Variable-interval interrupt
- · Memory-overflow interrupt
- · Readable free-running counter

The variable-interval interrupt has three preselectable hardware timing sources: (1) a 10 kHz signal (standard unless otherwise specified), (2) line frequency from the power supply, or (3) a user-supplied external source. The

software-selectable interval can be anywhere in the range one to 4,095.

The memory-overflow interrupt, which operates in conjunction with the Variable-Interval Interrupt (VII), is implemented by loading an increment-memory-and-replace instruction into the VII address. This is monitored by the overflow-detection logic, which triggers the memory-overflow interrupt when the contents of the variable-interval-interrupt are incremented to 040001.

The 16-bit readable free-running counter is continually updated and read under program control. Counter timing is based on the 10kHz-clock, the variable-interval interrupt rate, the line frequency, or a user-supplied external source.



VTI1-1560 A

Figure 1-1. Option Board Block Diagram

#### 1.1.4 Memory Protection

**Memory protection (MP)** prevents unauthorized or unintentional program access to, or modification of, protected areas of memory.

Memory is divided into 512-word segments, each of which can be either protected or unprotected. Segments not designated as protected are, by definition, unprotected. The protected/unprotected status of each segment is stored in the MP in four 16-bit mask registers that are loaded by I/O instructions from the processor. These mask registers can store the status of up to 64 memory segments.

The MP monitors the address of the instruction being processed, the address specified by the next instruction in sequence, and the address specified by the effective address. Using this information and the status of the stored segment, the MP determines and operates on errors.

When a program is executed in unprotected memory, any of the following operations constitutes an error:

- · Overflowing into a protected segment
- · Writing into a protected segment
- · Jumping into a protected segment
- Executing an I/O instruction in an unprotected segment
- Executing a halt instruction in an unprotected segment

When the MP detects an error, execution of the current instruction is completed. However, if the instruction specifies writing or I/O operations, the contents of the A, B, and X registers and memory are not modified. Processor program processing is then interrupted and directed to one of five preassigned memory addresses. From this address, the program is directed to a user-written service subroutine for error analysis and correction.

**NOTE:** By definition, an error cannot exist during the execution of a protected instruction even when it indirectly references an unprotected address.

When the memory map option is installed, memory protection is disabled.

#### 1.1.5 Memory Parity Logic

The **memory parity logic** generates and checks parity for all memory access. The parity check/generator generates parity on memory writing operations, and checks it on reading operations. The parity control generates an interrupt request when a parity error is detected. The parity logic is functional only when the entire system memory is comprised of optional parity core memory and/or parity semiconductor memory modules (18 bit).

#### 1.1.6 Priority Memory Access

The **priority memory access** (**PMA**) is the interface (figure 1-2) between memory and the four data-transfer channels. The channels have hardware-fixed priorities. All signals transmitted on these channels are controlled by an interlock scheme that makes the interface independent of circuit and cable speed. This permits processing of data using a wide variety of transfer rates and circuit speeds.

The PMA continuously scans the four channels and generates acknowledgments as required. The order of priority for memory access on the B port is:

- PMA
- · Direct memory access (DMA)
- 620 compatible direct memory access
- Processor

In dual port systems in which the processor is configured on port A, requests to separate memory modules will cause both requests to be serviced at the same time (figure 1-3).


After receiving an acknowledgment, the PMA controller clears the request unless consecutive memory cycles are required, in which case the line remains set. The controller then enables the 20-bit address bus, gates the data onto the 16/18-bit bidirectional bus, and, if a reading operation was requested, enables the read line. When the buses are stable, the data transfer begins. When the PMA detects the memory-data-ready signal from memory, it gates the data to the PMA bus and clears the acknowledgment. For reading operations, the controller uses the trailing edge of the acknowledgment signal to clock the data.


Up to eight controllers can share the PMA option. Where several controllers are connected to a given channel, only one can be active at a time.

The memory access logic scans the PMA and DMA request lines at the main system clock rate. If the lines are not enabled, the processor controls all memory cycles. If the PMA, DMA, or 620 compatible DMA request lines are enabled, the processor is locked out of memory after a request is recognized, and no other unit has access to memory as long as a PMA request is enabled. PMA requests thus take priority over those from the DMA. PMA requests are, however, ignored in case of power failure.

#### 1.2 SPECIFICATIONS

Tables 1-2 through 1-8 contain the physical, electrical, and operational specifications for the option board and each of the options.





Note: The processor, parity, and PMA are all connected to port B on a V72 system.

VT11-1562A

Figure 1-3. Memory Access

Table 1-2. Option Board Specifications

Parameter	Description
Organization	Contains circuits for the common logic, I/O control logic, TC, PF/R, RTC, MP, memory parity logic, and PMA on a 15.6-by-19-inch (39.6-by-48.3-cm) circuit board
Logic Levels	High: +2.4 to +5.5V dc Low: 0.0 to +0.5V dc
Interconnection	Plugs into the backplane of the computer mainframe, interface signals are routed via card-edge connectors, PMA bus and TC signals pass through separate connectors at the rear of the board
Power requirements	- 12V dc at 10 milliamperes 24V ac at 10 milliamperes + 5V dc at 12 amperes (maximum)
Operational Environment	0 to 50 degrees C; 0 to 90 percent relative humidity without condensation

Table 1-3. TC Specifications

Parameter	Description
Organization	Contains input and output registers, timing control circuitry for simultaneous two-way transmission, and processor/TTY interface logic
Peripheral Device	Sperry Univac modified Model 33 ASR 35 ASR, or 35 KSR Teletype unit
Transmission Speed	Controlled by TTY: ten characters per second (100 milliseconds per character) at either random or sustained rate
Modes of Operation	Input: from TTY keyboard or paper-tape reader
	Output: to TTY printer or paper-tape punch
Device Address	001
Memory Access	Controlled by the processor
Interrupts	Write ready and read ready available to PIM

Table 1-4. PF/R Specifications

Parameter	Description
Organization	Contains sequencer logic, power-up/power- down logic, start-processor logic, and interrupt logic
Priority Assignment	Second only to MP on I/O bus
Interrupt Addresses	Power-down SAVE subroutine at 040 and 041; power-up RESTORE subroutine at 042 and 043
Service Subroutines	When power fails, SAVE stores volatile register contents, then halts the processor
	When power is restored, RESTORE reloads volatile registers, then enables program resumption

Table 1-5. RTC Specifications

Parameter	Description
Modes of Operation	Variable-interval interrupt, memory overflow interrupt, interval accumulation, time-of-day accumulation, and event accumulation
FRC Capability	Counts up to 0177777 with three hardware-selectable timing sources
I/O Capability	Seven external control and two data transfer instructions
Timing Sources	10 kHz ± 1 percent, squarewave; variable- interval interrupt range: 100 microseconds to 409.5 milliseconds (in 100-microsecond increments)
	Line frequency, derived from 24V rms sinewave; variable-interval interrupt range (nominal): 16.7 milliseconds to 68.3 seconds (in 16.7-millisecond increments) at 60 Hz, and 20.0 milliseconds to 81.9 seconds (in 20.0-millisecond increments) at 50 Hz
	External timing (user-supplied): minimum positive duration, 5.0 microseconds; minimum negative duration, 5.0 microseconds
Interrupt Priority	Determined by position on the priority chain

Table 1-6. MP Specifications

Parameter	Description
Protection capacity	Up to 64 segments (512-word) of memory
Modes of Operation	Detects halt, overflow, 1/O, writing, and jump errors
Interrupt Priority	Highest on the I/O bus priority chain
1/O Capability	Six external-control and eight data-transfer

Table 1-7. PARITY Specifications

Parameter	Description
Mode of Operation	Interrupt logic issues interrupt request upon detection of a parity error
Interrupt Priority	Follows PF/R and MP on the I/O bus
1/0	I/O interface via the interval I/O bus logic
Bus	Generates and checks parity on either the A or B bus, but not both. The hardware-selectable bus is the same as that used by the processor.

Table 1-8. PMA Specifications

Parameter	Description
Number of Channels	Four, with hardware-assigned priority
Maximum Number of Controllers per PMA	Eight, variously distributed among the four channels (only one active controller per channel at a given time)
Maximum Cable Length	20 feet (6 meters)
Latency (Typical for 10-foot cable assuming 60 nanosecond user controller delay)	530 nanoseconds (min) 1190 nanoseconds (max)
Maximum transfer rate (Typical for 10-foot cable assuming 60 nano- second user-controller delay)	Semiconductor memory 1.10 MHz (write) 1.01 MHz (read) Core memory 1.01 MHz (write) 0.93 MHz (read)
Control Signals	Interlocked responses to all signals allow true asynchronous operation
Priority	Second only to PF/R

#### 1.3 RELATED DOCUMENTATION

Documents such as logic diagrams, schematics and parts lists are supplied in a system documentation package. This manual is assembled when the equipment is shipped, and reflects the configuration of a specific system.

The following list contains the part numbers of other manuals pertinent to the V70 series computers (the x at the end of each document number is the revision number and can be any digit 0 through 9):

Title	Manual Number
V70 Architecture Reference Manual	98A 9906 00x
V70 Processor Manual	98A 9906 02x
V70 Semiconductor Memory Manual	98A 9906 04x
V76 System Reference Manual	98A 9906 23x
V77-600 System Reference Manual	98A 9906 40x
MAINTAIN III Manual	98A 9952 07x

# SECTION 2 INSTALLATION

This section describes the steps to be taken during the unpacking and installation of the option board, gives a physical description of the board, and lists the pin assignments.

The integrated circuits (ICs) on the option board are dualin-line, plastic-encased chips. Under certain circumstances, some ceramic ICs are used.

#### 2.1 INSPECTION

The option board has been inspected and packed to ensure its arrival in good working order. To prevent damaging the board, take reasonable care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If any is found:

- Notify the transportation company
- · Notify Sperry Univac
- · Save all packing material

#### 2.2 PHYSICAL DESCRIPTION


The option board is a 15.6-by-19-inch (39.6-by-48.3-cm) printed circuit (PC) board that mounts in any mainframe chassis slot (figure 2-1).

#### 2.3 INTERCONNECTION

The option board interfaces with other system components through card-edge connectors plus connectors mounted at the rear of the board. These connectors carry all signals indicated by the block diagram (figure 1–1) as interfacing with the rest of the system. TC and PMA-bus signals pass through the connectors at the rear of the board to special cables leading to the Teletype and PMA controller (respectively). The memory bus provides the interface between memory and the option board (MP, PARITY, and PMA). Except for the PMA, which does not use the I/O bus, all I/O signals between the CPU and the option board are repowered in the option board common logic and distributed via the option bus within the board.

Option-board pin assignments are listed as part of the logic diagram (91B0401) in the system documentation package. The signal mnemonics are defined in section 6.

#### MAINFRAME - FRONT VIEW



VT11-2083A

Figure 2-1. Typical Option Board Installation

# SECTION 3 OPERATION

The option board has no operating controls or indicators. Computer operations that affect the option board are explained in the V70 Series Processor Manual.

#### **SECTION 4**

#### THEORY OF OPERATION

Option-board logic (logic diagram 91B0401) may consist of one or more of the circuit blocks shown in the option board block diagram (figure 1-1). Signal mnemonics for the option board are defined in section 6. As shown in figure 1-1, all option board features (except PMA) are interconnected by the option bus. This bus is the interface between the individual sections and the option board common logic. The common logic in turn is the interface between the option board and the bidirectional I/O bus which carries data and control signals to and from the rest of the system.

The PMA has its own PMA bus. The three options that deal directly with memory (MP, PARITY, and PMA) are also connected to the memory bus.

The common logic circuits consist of buffered system control lines (IUJX-I to OIUJX+, DRYX-I to ODRYX+, FRYX-I to OFRYX+, SYRT-I to OSYRT+, IUAX-I to OIUAX+, IUCX-I to OIUCX+, and OIURX- via OIURX+ to IURX-I) and a set of mutually exclusive drivers and gates that either transfer data from the option bus (OB00-through OB15-) to the bidirectional I/O bus (EB00-I through EB15-I) or vice versa. Thus, for a data-transfer-in (timing figure 4-1), receivers are disabled by OBOUTA- and OBOUTB- while the drivers are enabled by OBOUT+ and OBOUTB+. On data-transfer-out, the reverse is true. LK82+ creates the 12.1212 MHz internal option-board clock.

#### **4.1 TELETYPE CONTROLLER**

The **Teletype controller (TC)** (figure 4–2) consists of the following functional blocks: instruction decoding and control logic, MOS transmitter/receiver, TC clock, data-transfer-out buffer register, and the TTY interface logic.

The instruction decoding and control logic responds to processor data-transmission requests and supplies interrupt signals for priority interrupt module (PIM) control. The TC

decodes the device address (01) from the low-order six bits of the option bus (OB00— through OB05—) producing TDA + after ANDing with not interrupt acknowledge (OIAUX—). If an address is on the option bus, it is recognized when OIUAX + is false. The I/O-TC interface provides for TC initialization and storage for processor-TC data transfers in a two-word format. The control logic generates signals to control other TC logic blocks, including the MOS transmitter-receiver. It also provides logic for external control instructions and initialization.

The MOS transmitter/receiver is a single 40-pin chip. It monitors all data transfers between the TC and the TTY, including parallel-to-serial data conversion and transmission to the TTY, serial-to-parallel data conversion for transfer from the TTY to the processor, and data flags to the instruction decoding and control logic.


The *TC clock* supplies timing signals to the MOS transmitter/receiver and the control logic by counting-down a 24.2424 MHz signal from the processor internal crystal-controlled oscillator. The counter can be programmed using jumpers to vary the transfer rate (figure 4-3).

The data-transfer-out buffer register provides the necessary buffering for data transmission.

The TTY interface logic provides a three-line interface from the TC to the TTY. The interface lines are isolated from the TC by optical couplers to control possible high voltages in the TTY interface (up to 140V ac during power surges).


#### 4.1.1 Signal Interfaces

The TC interfaces with the basic computer and a factory-modified TTY. No other options are required; however, the TC can interface with a PIM to provide character-ready interrupts.



VTI1-1563

Figure 4-1. Common-Logic Timing for Data-Transfer-In



BAUD RATE	E42 TO E43	E40 TO E41	TO	E36 TO E37	то	TO		TO	E26 TO E27	TO	E22 TO E23	E20 TO E21
110 bps *	Х	Х	Х	Х		Х	Х	Х		Х		Х
150 bps	Х		Х	Х	Х	Х		Х	Х	Х	Х	
300 bps		Х	Χ		X	X	X	Х				
1200 bps			Х	Х			Х	Х	Х	Х		Х

X = INSTALL JUMPER

\* = 110bps IS STANDARD

VTII-1565A

Figure 4-3. TC Clock Jumpers for Various Transfer Rates

#### 4.1.1.1 Teletype Interface

The TC interfaces a model 33 or 35 TTY via the option board TTY connector. The TTYs are modified at the factory prior to delivery to the customer. To modify the 33 ASR TTY:

- a. Set the TTY for 20 mA operation. This includes the addition of a wire that enables the TTY to supply "battery" for the send and receive data loops to the clock card (the TTY is the current source for the TC optical couplers).
- b. Set the TTY for full-duplex operation.
- c. Disable the WRU contacts.
- d. Disable parity on the keyboard.
- e. Modify the answer-back drum.
- f. Install the 180801 function lever.

The model 35 is similarly modified. Model 33 and 35 TTYs are electrically interfaced and cabled to the TC in almost the same manner, even though they are physically quite different in appearance and in their internal operation.

The cable used for the TC/TTY interface for the 33 ASR runs from S connector plug P2 in the TTY to option board TC connector J8 at the rear of the CPU. The S connector is located at the right rear, top row second connector from the right. The TTY cable is normally 20 feet long with nine leads, three of which are used with standard Teletypes.

The TTY end of the cable (P2) includes two other wires. Pins 7, 4, and 5 are interconnected. These connections tie together internal TTY leads brought into the S connector plug as part of the wiring. Note that both ends of the cable are keyed to ensure proper mating.

#### NOTE

The TTY cable is normally installed at the TTY by Sperry Univac before customer delivery. The model 33 TTY requires about 3 amperes of ac power, and the model 35 TTY about 6 amperes.

TTY DESIGN: The 33 ASR is primarily designed for light to medium use. Normally, it is the basic computer input/output device and is the most widely used unit. Its full-duplex operating mode allows simultaneous input and output.

The 35 ASR performs the same function as the 33 ASR, but it is designed for heavy sustained use.

The 35 KSR is used for keyboard send/receive only and lacks the paper tape punch (PTP) and paper tape reader (PTR) capability of the ASR models. The operating characteristics are similar to model 33 keyboard operation. This unit is also designed for heavy, sustained use.

TTY INPUT METHODS: TTY input can be via the keyboard or the PTR. At the keyboard, the operator types at a random rate not greater than 10 characters per second (cps), the maximum rate for TTY input. Standard eightlevel paper tapes are read by the PTR at a rate of 10 cps.

TTY OUTPUT METHODS: TTY output is either printed (typed) or punched on paper tape. For the printer or the PTP, the TC sends control codes or data at a random rate or at the maximum output rate of 10 cps. Data are printed, or control functions, such as line feed or carriage return, are performed on the printer. Similarly, control codes regulate the operation of the PTP, and data are punched into eight-level paper tape.

TTY SWITCHES: The ON/OFF switch controls the motor. The power supply and battery for TC relay drivers remain on, independent of this switch.

The line switch controls the TC/TTY interface. In the ON-LINE position, the interface is complete, and the TTY is under CPU control. In the OFF-LINE position, the TTY is independent of the TC, and can be used for printing or preparing tapes.

The following switches control the tape and are not on the 35 KSR. The START/STOP/FREE switch on the PTR causes the tape to move in START, to stop in STOP, and to be released from the sprocket drive wheel in FREE. Pressing BSP on the PTP backspaces the tape one character. Pressing REL removes pressure from the tape. Pressing LOCK ON locks the punch on (prevents change of punch status). Pressing UNLOCK unlocks the punch and enables punch status change by the TC or from the keyboard.

The 35 ASR mode switch mechanism enables the following operating modes.

Position	Keyboard	Reader	Printer	Punch
K	On line On line Off line Off line Off line	Disabled	On line	Off Line
KT		On line	On line	On line
T		On line	On line	Off line
TTS		On line	Disabled	Off line
TTR		Disabled	Disabled	On line

TTY FUNCTION CODES: The TTY receives the following control codes from the TC that cause it to perform specific functions. An enabling code must follow a disabling code. (Codes R, T, Q, and S are not applicable to the 35 KSR.)

Code	Bit Format	Function
Control A	10000001	Enable printer
Control D	10000011	Disable printer
Control R	10010010	Enable punch
Control T	10010100	Disable punch
Control Q	10010001	Enable reader
Control S	10010011	Disable reader

**OPTICAL COUPLER ISOLATION:** Optical couplers (figure 4-4) in the TC comprise the actual interface between the TC and the TTY. The couplers physically and electrically isolate

the two units. The receiving coupler, is driven by the TTY. The sending coupler, is driven by the TC. The couplers switch approximately 20 milliamperes of current on or off the line. This method of interfacing is called "make/ break". Each coupler can be said to drive or be driven by a current loop. When there is current flowing through a coupler, the current loop is closed. The line is then in the make condition (also referred to as the mark condition). When no current is flowing through the coupler, the current loop is open. The line is then in the break condition (also referred to as the space condition). The steady state of the loops is the mark condition when both the computer and TTY power supplies are on, and both couplers are active. When computer power is off the current loop is maintained on the transmitter via the coupler and is kept in the mark condition. When the TTY power is off, the steady state of the current loop is in the break condition, and neither is active.

Except for the difference in switching control location, the input and output loops have identical functions. The factory-modified system is full-duplex to provide simultaneous transmission of data in both directions.

The current source for the two loops originates in the TTY and is sometimes referred to as "battery." The TC uses no loop source current, since it is isolated by the optical couplers. Typical current in a factory-modified TTY interface loop is 20 mA.


The coupler-controlled current-loop interface method enables the processor-TC and the TTY to be placed far apart without noise interference, ground loops, etc., affecting the system. Normally, the TTY cable is 20 feet long.

When either the TTY or the TC sends data, the optical couplers operate (make or break) to conform to the character pattern being sent. Characters are sent or received serially by the current loop.

TTY CHARACTER BIT FORMAT: Each Teletype character or command is serial and is divided into 11 periods or bits consisting of one start bit, eight data bits, and two stop bits (see figure 4-5).

The bit pattern for the character shown in figure 4-5 is 10101011. The bit length is 9.1 milliseconds and the bit rate is 110 bits per second (bps). The character length is 100 milliseconds, and the character rate is 10 cps. The start bit is always a space = zero bit = no current in loop = loop open. Data bits are either mark or space. A mark = one bit = current in loop = loop closed.


The eighth data bit is always mark. It can be used by the TTY as an even parity bit (optional). The stop bits in the character bracket the data bits. This simplifies the design and operation of the TC input circuitry.



NOTE: Equivalent, not actual, circuit with two independent current loops for full-duplex operation. The current loops may have a single common current source and return wire. Isolation is achieved by optical couplers.

VTI1-1567

Figure 4-4. Optical Coupler Isolation for TC/TTY Interface




VT11-1568

Figure 4-5. Typical TTY Character

#### NOTE

The expression, the TTY is running open, means the send loop to the TTY lacks current = steady spacing condition. This occurs if coupler K2 remains open, if the loop current source fails, or if the send loop opens at any point.

TTY INPUT CHARACTER: The receiving circuitry synchronizes at start-bit time. The bit pattern is sampled and shifted in the center of the start bit and continues at the center of each data bit through to the eighth data bit (figure 4.6). When the last data bit has been sampled and shifted, the character is ready for transfer to permanent storage (e.g., the computer). The TC enables transfer to the CPU at the end of the first stop bit. The stop bit period is used for the transfer of the character to the processor; therefore, these bits are not sampled.



VT11-0559

Figure 4-6. Input Character Sampling


To keep the receiving unit synchronized with the sending TTY, the receiving oscillator or equivalent timing circuit must be allowed to stop and restart when the start bit for the next character occurs. If the sending device outputs a new start bit before the receiving oscillator has time to stop and recover, the two units are out of synchronization and erroneous data result. The next new character start bit may occur immediately after the stop bit or may not occur for an indefinite time interval. This is typical of asynchronous transmission. The receiving unit must be able to receive and synchronize to new data at any time.

TTY OUTPUT CHARACTER: The TTY is assumed ready to receive data at any time. The TC output sequence begins when a character is loaded in the MOS transmitter. A continuously running oscillator circuit is synchronized when ready to send a start bit. All bit times (start and data) are equal, and each bit takes 16 oscillator periods.

When the last data bit is sent, the TC obtains a new character from the CPU in preparation for the next character transmission. The oscillator in the TC continues to run during the stop bit. Typically, the TC obtains a new character during the last stop bit. If there are no more output characters, the TC oscillator continues running and places a steady one-bit level on the output line. The TTY can then await a new start bit which occurs on the next output character.

**ASYNCHRONOUS TRANSMISSION:** The previous paragraphs detailed basic TTY input and output. Several points should be stressed:

- a. The sending unit transmits at a full or random rate at any time.
- b. The receiving unit must be able to accept data at any time, at a full or random rate.
- The receiving unit must resynchronize with each new start bit (every character) to maintain proper synchronization.
- d. The length of the output character must be carefully maintained. The receiving circuit can normally tolerate some distortion (less than 1/2 bit per total character). The waveforms of figure 4-7 illustrate an example of proper output character length but maladjusted input timing.



VT11-0558

Figure 4-7. Maladjusted Input Clock

#### 4.1.1.2 PIM Interface


The TC provides two interrupt line outputs; one (IUBB-I) indicates that the input buffer is ready, a second (IUAA-I) indicates that the transmitter is ready for another byte of data. These lines must be wired to PIM interrupt line inputs when it is desired to operate the TTY under interrupt control rather than sense control. The computer system must, of course, contain a PIM to operate under interrupt control.

#### 4.1.2 Circuit Description


The TC operating theory described herein is a sequential series of functional operations that exercise the TC circuits. To better understand the functional operation of the circuits themselves, refer to logic diagram 91B0401 (system documentation package), timing diagrams (figures 4.8 through 4-12), mnemonics (section 6), and interface data (section 4.1.1).

#### 4.1.2.1 Initial Condition

When computer power is first turned on, the TC and the processor circuitry are in an undefined state. Pressing the RESET switch on the control panel initializes the TC (and the processor) to properly perform various functions under program control. This enables the TC to monitor the TTY for input characters and to accept output characters from the processor to the TTY. When initialized, the TC also



#### SENSE INSTRUCTION TIMING



VT11-1569

Figure 4-8. TC Control Timing

transmits a steady mark to the TTY by keeping the transmitting optical coupler active. The TC can also be initialized under program control but the instruction cannot be issued while the TC is in communication with the TTY. Figure 4-8 shows the software initialization timing.

#### NOTE

An initialization instruction performs the same function as pressing the RESET switch.

#### 4.1.2.2 TC/Common-Logic Interface

The processor controls the TC with external control and data transfer instructions via the option bus. When such an instruction is issued, the following device sequence occurs: TDA + is high if the proper address (01) is put

on the option bus and OIUAX + is low (no interrupt or DMA). TDA + high enables the instruction-generation gates.

The functions of the option bus signals are: OB00- through OB05- enable the device address signal TDA+. OB06-enables the output-ready sense response TTS+. OB07-enables the input-ready sense response TRS+. In addition, the bidirectional signals OB00- through OB07- enable the data-transfer-out buffer register. OB11- enables the software reset one-shot, OB12- enables sense response SERX-I, OB13- enables the input sequence, and OB14-enables the output sequence.

OIUAX + inhibits TC selection when the processor has an interrupt or direct memory access (DMA) in process. The processor can issue any of several instructions. All of the following instructions issue a device address and OFRYX + (FRYX—I) and several issue ODRYX + (DRYX—I).

- a. Sense output ready (OB06-): OFRYX + only
- b. Sense input ready (OB07-): OFRYX + only
- c. Execute (initialize) (OB11-): OFRYX + only
- d. Output (load transmit buffer register) (OB14-): OFRYX + and ODRYX +
- e. Input (read input buffer register) (OB13—): OFRYX + and ODRYX +

Figures 4-8, 4-9, and 4-12 contain the timing diagrams for these instructions.

If a sense condition is met, SERX—I goes low. Under sense control a sense instruction is normally issued before input or output. SERX—I low is enabled by either TTBREA + or TRS+, the latter being the AND of TOE— and TDRA+.


TTBREA + and TRS + signify respectively that the TC has an input character or is ready to accept an output character.

When initialized, the TC is set to enable immediate output under processor control. TRS+ is not true until the TTY has loaded a complete character into the receiving half of the receiver/transmitter.

When the processor issues an output instruction, an OFRYX + /ODRYX + sequence sets and resets flip-flop TDTO +. When the processor issues an input instruction, an OFRYX + /ODRYX + sequence sets and resets flip-flop TDTI +.


#### 4.1.2.3 TC Output (Write)

During a TC output operation, portions of the TC/common-logic interface, output timing control, the MOS trans-




VT11-1570

Figure 4-9. Processor-to-TC Output Timing



NOTE 1: The MOS transmitter is double -buffered to permit loading of a second character at any time during the transmission of the first character except when TTBREA+ is low.



Start time, the negative transition of TTROA+ for the start bit, is on the first negative transition of TCLK+ following the negative, asynchronous TBRL- pulse.

VTI1-1571

Figure 4-10. TC Data-Transfer-Out Timing

mitter/receiver, and portions of the TC/TTY interface are used. Circuit elements are control flip-flops, a group of gates enabled by the option-bus signals, a programmable free-running clock that is synchronized with the processor, the transmitting half of the MOS transmitter/receiver, and an output coupler to the TTY with associated drivers. The data and control output waveforms illustrate the loading of the output from the processor to the TC and thence to the device (figures 4–9 and 4–10). For these waveforms, as-

sume that the TC has been initialized, the transfer rate is 110 bps, the data is in 11-bit format, the processor has sensed write ready and has issued an output instruction, and the output character is 10101010 binary. Data are output from the processor in a two-word format: the first contains the device address (01) and tee function, and the second is character data. The device address is sampled on the trailing edge of FRYX—I, and data are sampled on the trailing edge of DRYX—I.

# 4.1.2.4 Loading the Output Buffer and MOS Transmitter


Loading of the output buffer register occurs from the leading to the trailing edge of DRYX-I. The data present on the buffer register inputs at the trailing edge of DRYX-I are latched into the buffer and presented to the MOS transmitter via TTDB0+ through TTDB7+. The trailing edge of DRYX-I also enables the TBRL- loading signal to the MOS transmitter. The character to be transmitted is loaded into the MOS transmitter on the trailing edge of TBRL-.

#### 4.1.2.5 Output to the TTY

When the character to be transmitted has been loaded into the MOS transmitter buffer register, automatic datatransmission begins. The MOS device generates the startbit, eight data bits, and two stop-bits without the intervention or supervision by the TC. The MOS transmitter serial-output signal TTRO+ goes low to signal, via the optical coupler, the beginning of transmission.

#### 4.1.2.6 TC Input (Read)


During a TC input operation, portions of the TC/TTY or TC/Infoton interface, input timing control, the MOS transmitter/receiver, and portions of the TC/common-logic interface are used. Circuit elements are control flip-flops, a group of gates to enable the option bus, and an input optical coupler from the TTY. The data and control waveforms illustrate the loading of the input from the device to the TC and thence to the processor (figures 4–11 and 4–12). For these waveforms, assume that the TC has been ini-



NOTE 1: At a continuous transfer rate, the processor has approximately one "character time" to respond and read the character out of the MOS receiver. If an input instruction is not issued during this period, data are lost.

VTII-1572

Figure 4-11. Input Timing TTY to TC



VTI1-1573

Figure 4-12. TC Data-Transfer-In Timing

tialized, the device has just begun to transmit a character, and the input optical coupler is deactivated. Character reading is initiated by the negative transition of TRIsignaling the start-bit. From this transition to the positive transition of the data-ready signal TDR+ all operations are under control of the MOS transmitter. The positive transition of TDR+ indicates that the character has been received and loaded into the MOS device. About 500 nanoseconds later the data appear at the MOS device outputs TRR00 + through TRR07 +. The processor has approximately one "character time" to execute a datatransister-in instruction before data are lost. During the execution of this instruction, the common-logic drivers are enabled by OBOUT- low. TDRR- clears the TDR flip-flop within the MOS device, and prepares the next character. Data are transferred to the processor on the trailing edge of DRYX-I.

#### 4.1.3 Programming

The TC can be programmed directly under processor control (with or without interrupts).

The TC can supply interrupts (input ready and output ready) to the PIM when this option is included in the computer system, thus saving computing time and simplifying software since programmed delay and sense loops can be avoided. With this feature, the program running in the processor is interrupted at the proper time.

The software initializes the TC (as does pressing the RESET switch on the control panel). The TC is then ready to accept output from the processor and is also capable of accepting an input character from the TTY. The software normally issues a sense instruction and, if a sense-ready condition exists, follows it with a reading (input) or loading (output) instruction to enable the data transfer of one character between the TC and the processor.

Except for interrupts, the TC operates, for TTY operations, within the following general timing restrictions.

**Output:** Maximum data transfer rate is 10 characters per second. There is no minimum rate. The processor can output a single character, discontinue output for an indefinite period of time (longer than 100 milliseconds), and then output another character without loss of data or synchronization.

Input: Maximum data transfer rate is 10 characters per second (100 milliseconds per character). The processor must read the input character transferred from the TTY by the TC during the last (second) 9.1-millisecond stop-bit period. If the processor fails to read the character input during this time and before the TTY inputs again, the character is lost.

The TC and the TTY respond to the instructions listed in table 4-1 and the standard TTY codes in table 4-2. The initializing instruction performs the same function as the RESET switch on the computer console. The TC is prepared to accept processor output and to monitor TTY input. This instruction can not be issued while the TC is communicating with the device.

The sensing instructions are the sense ready-to-read and the sense ready-to-write instructions, which enable the processor to determine TC status. If the sense condition is met, a data transfer can proceed. If the sense condition is not met, the processor must wait to perform data transfer. A sense instruction can be issued at any time and normally precedes any data transfer instruction.

The data transfer instructions are, the read (input) and load (output) instructions, which transfer data between the processor and the TC through the read and write registers. Issuing a reading or loading instruction at the wrong time results in incorrect data transfer.

Table 4-1. TC and TTY Instructions

Mnemonic	Octal Code	Functional Description
	External Control	
EXC 0401	100401	Initialize
	Transfer	
OAR 01	103101	Transfer the A register to the transmit buffer register
OBR 01	103201	Transfer the B register to the transmit buffer register
OME 01	103001	Transfer the memory address to the transmit buffer register

(continued)

Table 4-1. TC and TTY Instructions (continued)

Mnemonic	Octal Code	Functional Description
INA 01	102101	Transfer the input buffer register to the A register
INB 01	102201	Transfer the input buffer register to the B register
IME 01	102001	Transfer the input buffer register to the memory register
CIA 01	102501	Transfer the input buffer register to the cleared A register
CIB 01	102601	Transfer the input buffer register to the cleared B register
	Sense	
SEN 0101	101101	Transmit buffer register ready
SEN 0201	101201	Input buffer register ready

#### TTY Instruction Codes

Function	Symbol	Code	Typed As
Print Enable	SOM	201	Control and A
Print Suppress	ЕОТ	204	Control and D
Reader On	XON	221	Control and Q
Punch On	TAPE	222	Control and R
Reader Off	XOFF	223	Control and S
Punch Off	TAPE OFF	224	Control and T

#### Table 4-2. ASCII TTY Codes

@	300	Χ	330
Ā	301	Υ	331
В	302	Z	332
С	303	[	333
D	304	`	334
E	305	]	335
F	306	Ť	336
G	307	-	337
Н	310	Blank	240
1	311	!	241
J	312	**	242
K	313	#	243
L	314	\$	244
М	315	%	245
N	316	&	246
0	317	•	247
P	320	(	250
Q	321	)	251
Ŕ	322	**	252

(continued)

4-12

Table 4-2. ASCII TTY Codes (continued)


Teletype Symbol	ASCII Code	Teletype Symbol	ASCII Code
S	323	+	253
Т	324	,	254
U	325	-	255
٧	326	•	256
W	327	/	257

#### 4.2 POWER FAILURE/RESTART

The operation of the **power failure/restart (PF/R)** (figure 4-13) includes:

- PF/R power supply interaction
- PF/R processor interaction
- · PF/R internal functions

NOTE: The PF/R is operative only when the computer is in RUN mode. If the computer is in STEP mode when power is lost, the PF/R interrupt is not acknowledged and the contents of the volatile registers are lost.



VTI1-1574

Figure 4-13. PF/R Functional Block Diagram

In the **PF/R-power supply interaction**, the computer power supply generates a low power-failure signal at the start of a power-up sequence. When all dc voltages are within their operating ranges and the line voltage is 105V ac or higher, the power-failure signal goes high. This positive transition triggers the PF/R power-up sequence.

When power is lost or below minimum requirements for computer operation, the power failure signal goes low. The PF/R then generates an interrupt request, causing the processor to execute the SAVE subroutine if the computer is in run mode. In halt mode, the processor does not acknowledge the request. In this case, the memory and processor are immediately disabled, and the contents of the volatile registers are lost.

During a power loss, the PF/R interrupt request is not acknowledged until the instruction in process completes execution. If the instruction requires multilevel addressing, this acknowledgment can be delayed up to five memory cycles, depending on the number of addressing levels (one machine cycle per level). DMA memory activity can also delay the interrupt processing up to one DMA cycle.

SAVE includes operations such as storing the contents of the volatile registers so that the interrupted program can complete execution when power is restored. The power supply causes the system-reset signal to remain low from turn-on to 100 microseconds before the positive transition of the power-failure signal, thus disabling the processor. When the power-failure signal goes high, system reset is removed and the interrupt clock is enabled. Approximately 900 nanoseconds later, the PF/R simultaneously places the processor in run mode and requests an interrupt. The processor acknowledges the request by jumping to address 042 as specified by the PF/R. The processor then executes the PF/R RESTORE subroutine, during which all other interrupts are disabled. At the completion of RESTORE, the processor jumps back (under program control) to the program being executed when power was lost and reenables all other interrupts.

During a power-down sequence, the power-failure signal remains low as long as power failure conditions exist. Following the negative transition of the power-failure signal, the PF/R interrupt request logic is enabled. The processor then, after executing the current instruction, acknowledges the request by jumping to interrupt address 040 and executing the PF/R SAVE subroutine, during which all other interrupts except memory protection are disabled.

Approximately one millisecond after SPFA- goes low, the power supply generates SRST-, which disables the processor and memory.

The usual SAVE and RESTORE subroutines use a halt/run flag to indicate whether a power failure occurred while the processor was in HALT mode. If so, the flag is unchanged, since SAVE was not executed. Upon restoration of power, RESTORE examines the flag to determine whether the previous data can be restored in the volatile registers or a HALT is required.

The **PF/R internal logic** consists of three functional blocks: sequencer, system start, and interrupt request.

The sequencer logic sends control signals to the other PF/R logic sections to generate the required output signals.

The system start logic produces a short pulse for starting the system when state 01 is true.

The interrupt request logic generates signals to request an interrupt cycle and to define the memory address of the interrupt. The interrupt priority logic generates a signal that disables lower-priority options and peripheral controllers when the PF/R is executing a power-up RESTORE subroutine or a power-down SAVE subroutine.

#### 4.2.1 Timing


Figures 4-14 and 4-15 show the PF/R power-up timing on the power-supply and processor interfaces, respectively. Figures 4-16 and 4-17 show the PF/R power-down timing on the interfaces. Figure 4-18 shows the sequence of events in the PF/R control logic.

The significance of the timing considerations in the operation of the PF/R is discussed in the descriptions of the circuits (section 4.2.2).

#### 4.2.2 Circuit Description


To better understand the functional operation of the PF/R circuits in this section, refer to logic diagram 91B0401 (system documentation package), timing diagrams (section 4.2.1), and mnemonics (section 6).

A **power-up** condition exists when the power-supply dc voltages are all within their operating ranges and the line




VTI1-1575

Figure 4-14. Power-Up Timing at the Power Supply-PF/R Interface




VTI1-1576

Figure 4-15. Power-Up Timing at the PF/R-Processor Interface




VT11-1577

Figure 4-16. Power-Down Timing at the Power Supply-PF/R Interface



VT11-1579

Figure 4-17. Power-Down Timing at the PF/R-Processor Interface



VTI1-1580

Figure 4-18. Control Logic Sequence

voltage is 105V ac or greater. A **power-down** condition exists when one or more of the power-up requirements is not fulfilled.

Prior to the beginning of a **power-up sequence**, SPFA— and SRST— are low. The sequence begins when the power supply forces SRST— high. Approximately 100 microseconds later, SPFA— goes high. The initializing flip-flop set-output FCX1 + goes high on the clock transition with the control logic going to state 01. This sets the one-shot and generates system-start pulses OPSTRT— and OINT—. Thus, the positive transition of SPFA— causes the PF/R to enable the interrupts and the CPU to begin execution of the resetore subroutine within 500 to 1000 nanoseconds.

The interrupt request to the CPU for the RESTORE subroutine is generated when the control flip-flop is reset (FC1X- high) and control state 01 signal FCS1- goes low, enabling, when BINT- is high, OIURX- low.

After a request, the CPU activates the interrupt-acknowledgment signal OIUAX+ high, and this is gated with BINTE- and FCS12+. If either control state 01 or 10 is active (FCS12+ high) and the memory-protection interrupt is disabled (BINT- high), the interrupt-address flip-flop set output FIOD+ goes high on the positive transition of clock FRYX+. Acknowledgment of the interrupt during power-up causes the control logic to enter state 11, the power-quiescent state. Internal interrupt signals FCS12+ and FIOAK+ generate the interrupt address (OB05- and OB01-) and output it to the I/O bus with I/O-transfer control signal OBOUT-.

When an interrupt address is accepted (FIOD + high) in control state 01 (FCS1 + high), the control flip-flop set output FC1X + goes high. The flip-flop clears when FRSTA-goes low.

RESTORE reloads the volatile CPU registers with the same data as they held before power loss, and a jump instruction at the end of RESTORE reenters the interrupted program.

All lower priority options including all interrupts except memory protect are disabled during this time by a low PF/R-active signal FINTE—, generated by either the initialization or control flip-flop. The initialization flip-flop is cleared by a low system-reset signal FRSTA—. Upon completion of restore, FINTE— returns to the high state, allowing the I/O priority chain to become active again.

The system-start logic produces the short pulse OINT- low when the one-shot is set and the PF/R is in control state 01, thus starting the system.

Upon power failure, the **power-down sequence** begins with SPFA— going low, where it remains as long as there is a power-down condition. The negative transition enables the PF/R interrupt-request signals IUCX— and IURX—. When SPFA— goes low and the one-shot expires, the initializing flip-flop output FCX1— goes high on the next negative

transition of clock OIUCX + with the control logic going to state 10. The control flip-flop set output FC1X + is high, and is reset when FCS2 + goes high. If the memory-protection interrupt is disabled (BINT- high), OIURX-goes low to enable the PF/R interrupt request to the CPU and cause the CPU to execute the SAVE subroutine.

Memory protection interrupts, if enabled, will be acknowledged first. Acknowledgment of the interrupt after the processor completes the instruction in progress is analogous to the acknowledgment during power-up, except that the control logic enters state 00 on power-down.

The request generates the interrupt address 040 specified by the PF/R, and executes the SAVE subroutine. During this sequence of events, all other interrupts and options except memory protection are disabled.

**NOTE:** If the processor is in a multiprocessor system and does not have the highest-priority memory port, it may not get port access in time to process the SAVE subroutine after power loss. PMA requests are ignored when the PF/R is active.

#### 4.2.3 Programming

Although the standard Sperry Univac programs do not contain PF/R service routines for saving and restoring contents of the volatile registers and sense switches, the PF/R circuitry provides capability for handling such routines. To utilize this capability, the user can write a SAVE and RESTORE service routine like the one shown in figure 4-19.

During a power-down condition, interrupt addresses 040 and 041 must contain a jump-and-mark to the SAVE routine; during a power-up condition, interrupt addresses 042 and 043 must contain a jump to the RESTORE routine.

If the computer is in the halt mode during a power loss, the PF/R interrupt request is not acknowledged, the memory and CPU are immediately disabled, and the contents of the volatile registers and sense switches are lost.

If a multilevel addressing instruction is in process when power is lost, the CPU acknowledgment of the PF/R interrupt request can be delayed up to five memory cycles. An active DMA request at the time of power loss (SPFAgoing low) could delay acknowledgment up to one DMA cycle.

A halt instruction must be located at the end of the SAVE routine. This stops memory activity before SRST— is forced low by the power supply.

The service routine should contain a halt/run flag. This indicates whether a power failure occurred while the processor was in RUN or HALT mode, so that either the volatile registers can be restored or a HALT executed.

The RESTORE routine execution time must not exceed 400 microseconds, and the SAVE routine, 300 microseconds.

Label	Mnemonic	Operand	Comment
PWRII	EOU	*	POWER UP ENTRY
• • • •	LDA	HLTF	GET HALT IN RUN FLAG
	JAZ	HLTF	JUMP IF POWER FAIL NOT IN PUN
	TZA		
	S.T.A.	HLTF	RESET HALT IN RUN FLAG
	LDA	SAVS	GET SENSE SWITCH FLAGS
	FXC	077	
	DAR	077	RESET SENSE SWITCHES
	LDA	SAVO	GET OVERFLOW FLAG
	JAZ	RSRG	JUMP IF FLAG NOT SET
	SOF		RESET OVERFLOW
RSRG	IDA	SAVA	RESET A REGISTER
	LDB	SAVB	RESET B REGISTER
	LDX	SAVX	PESET X REGISTER
	JMP	0	RETURN TO INTERRUPTED LOCATION
PWDN	EQU	*-1	POWER DOWN ENTRY
	STA	SAVA	SAVE A REGISTER
	STB	SAVB	SAVE B REGISTER
	STX	SAVX	SAVE X REGISTER
	ZERO	07	ZERO A,B,X REGISTERS
	ADEA		ADD OVERFLOW TO A REGISTER
	STA	SAVO	SAVE OVERFLOW
	LDBI	2	
	XS1	SETB	SAVE SS1 FLAG
	LRLB	1	
	X82	SETB	SAVE SS2 FLAG
	LRLB	•	
	X83	SETB	SAVE SS3 FLAG
	STX	SAVS	SAVE SENSE SWITCH PLAGS
	INR	ዛፎፕኖ	SET HALT IN RUN FLAG
HLTF		0	HALT IN PUN FLAG
SAVA	ASS	1	SAVE A REG BUFFER
SAVB		1	SAVE B REG BUFFER
SAVY	B S S	5.	SAVE X REG BUFFER
SAVO	BSS	1	SAVE OVERFLOW BUFFER
SAVS	BSS	1	SAVE SENSE SWITCHES BUFFER
SET9	MERG END	064	MERG B & X AND SAVE IN X

Figure 4-19. Typical PF/R Service Routine

#### 4.3 REAL-TIME CLOCK

The real-time clock (RTC) option comprises seven functional blocks: clock-control logic, timing source input logic, free-running counter, variable-interval logic, overflow detection logic, interrupt control logic, and instruction decoding and control logic (figure 4-20). Inputs to the RTC include the internal I/O bus, a 24.2424 MHz signal from the processor, an external timing source, and a power supply line frequency.

The clock-control logic produces the 10 kHz clocking signal. Its input is the squarewave signal from the option board's 12.1212 MHz, crystal-controlled I/O clock.

The **timing source input logic** consists of a pulse-shaper for the line frequency sinewave input and the specially wired timing source selection plugboard (figure 4-21).

The free-running counter (FRC) provides real-time and event accumulation. Timing is hardware-selectable (figure 4–21) and can be either the line frequency source, an external source, or the variable-interval interrupt rate. The counter is factory-wired to the line frequency unless otherwise specified by the user. It runs continuously, and, if it is wired to the variable-interval logic's zero-detection output, is incremented at the variable-interval interrupt rate even if the interrupt is masked. Only the clear-FRC instruction (EXC 047) resets the counter, which continues to count even while the processor is in step mode.





Figure 4-20. RTC Block Diagram



\_\_\_\_\_ STANDARD WIRING
\_ \_ \_ \_ OPTIONAL USER-SPECIFIED WIRING

VTI1-1581

Figure 4-21. Timing Source Selection

The variable-interval logic consists of a 12-bit interval selection register, variable-interval counter, and zero detection logic. Timing for the variable interval counter is hardware-selectable and can be a crystal-controlled 10 kHz source, an external source, or the line frequency (figure 4-21). The standard source is the 10 kHz signal (unless otherwise specified). Thus, the variable-interval interrupt rate is normally 1 kHz because the interval selection register is loaded with 000012 during initialization of the RTC. The interval selection register is loaded, under programmed I/O control, with a binary number that is proportional to the desired timing interval. The register contents are then transferred to the 12-bit variable-interval counter. The counter is decremented to zero under hardware control and, if the variable-interval interrupt is not masked, the CPU is interrupted. When the variableinterval counter is decremented to zero, it is again loaded from the interval-selection register and again decremented. The variable-interval interrupt occurs continuously at a rate determined by the count in the interval selection register until the interval is changed by the program or until the RTC is reinitialized by the EXC 0447 instruction or when the RESET switch on the computer control panel is pressed.

When the RTC is initialized, the interval selection register is set to 0012. However, if the register count is set, by the program, to zero, the RTC hardware reacts as if the count has been set to 04096.

The **overflow detection logic** requests interrupts of the computer when a specified address in memory is incremented beyond a preselected count and overflow results. When the memory-overflow interrupt is expected, the variable-interval interrupt address (044) *Always* contains an increment memory and replace instruction. The address to be incremented is the next sequential location (045). The overflow detection logic monitors the most significant bit of the processor R register (R14) after a variable-interval interrupt and during the execution of the increment memory and replace instruction. If bit 14 of the memory word is one, this logic generates a memory-overflow interrupt request; i.e., when the incremented address count reaches 040000, the next variable-interval interrupt represents overflow. Thus, the incremented address contains 040001 when

the memory overflow interrupt occurs, assuming that the address was initialized to a value under 040000. The interrupt could be set to occur at any value that enables bit 14.

The interrupt control logic processes RTC interrupts. When both RTC interrupts (variable-interval and memory overflow) are pending, the variable-interval interrupt has priority. If either or both of the interrupts are masked, this section stores interrupt requests and transfers them to the processor when the interrupts are enabled. The interrupt control logic can store one of each type of interrupt. Subsequent interrupt requests when the interrupts are masked are lost.

The instruction decoder and control logic decodes instructions from the processor and generates control signals to enable data transfers, mask or unmask interrupts, and initialize or clear the RTC functions.

#### **4.3.1 Timing**

The external timing source supplied by the user must be a positive-going pulse with a minimum pulsewidth of 5 microseconds and a minimum cycle time of 10 microseconds (the negative-level minimum duration is 5 microseconds).

The line frequency source is a 24V ac power supply output. It is shaped by a TTL Schmitt trigger on the RTC circuit board.

#### 4.3.2 Circuit Description

To better understand the function of the RTC circuits shown in figure 4-20, refer to the mnemonics (section 6) and to logic diagram 91B0401 (System Maintenance Manual).

The following subsections describe the seven functional sections of the RTC: the instruction decoder and control logic, free-running counter, clock counter logic, timing source logic, variable interval logic, memory overflow detect logic, and interrupt control logic. Table 4–3 lists the RTC functions in relation to the timing and ranges of the variable-interval interrupt and the free-running counter.

Table 4-3. Major RTC Functions

	Variable-Ir	nterval			
	Interrupt	Interrupt		ng Counter	
Function	Source	Range	Source	Range	
High-rate interval interrupt and interrupt accumulation	10 kHz	100 micro- seconds to 409.5 milli- seconds in 100-micro- seconds in- crements	Variable- interval interrupt rate	6.5 seconds to 7.46 hours depending on in- terrupt rate	
High-rate interval interrupt and event accumulation	10 kHz	Same as above	External	Up to 65,536 events	(continued)

Table 4-3. Major RTC Functions (continued)

	Variable-Int	erval	Funa Dunmin	- Cauntan
Function	Interrupt Source	Range	Free-Runnin Source	Range
High-rate interval interrupt and time-of-day accumulation	10 kHz	Same as above	Line frequency	Up to 18.2 minutes
High-rate interval interrupt and high- rate interval ac- cumulation	10 kHz	Same as above	10 kHz	6.5 seconds in 100-microsecond increments
Low-rate interrupt and interrupt ac- cumulation	Line frequency	16.7 milli- seconds to 68.3 seconds in 16.7-milli- second in- crements	Variable- interval interrupt rate	18.2 minutes to 51.8 days, de- pending on in- terrupt rate
Low-rate interrupt and event accumulation	Line frequency	Same as above	External	Up to 65,536 events
Low-rate interrupt and time-of-day accumulation	Line frequency	Same as above	Line frequency	Up to 18.2 minutes
Low-rate interrupt and time-of-day accumulation	Line frequency	Same as above	10 kHz	6.5 seconds in 100-microsecond increments
Event count inter- rupt and interrupt accumulation	External	One to 4,095 events	Variable- interval interrupt rate	65,536 to 268 million events depending on interrupt rate
Event count inter- rupt and event accumulation	External	Same as above	External	Up to 65,536 events
Event count inter- rupt and time-of- day accumulation	External	Same as above	Line frequency	Up to 18.2 minutes
Event count inter- rupt and time-of- day accumulation	External	Same as above	10 kHz	6.5 seconds in 100-microsecond increments

## 4.3.2.1 Instruction Decoder and Control Logic

The instruction decoder and control logic consists of receivers and drivers, flip-flops, inverters, logic gates, and an instruction decoder. These logic components decode instructions from the CPU and generate the control signals to enable data transfers, mask or unmask interrupts, and initialize or clear the RTC.

The 16-bit bidirectional internal option bus interfaces the RTC and the processor (OB00- through OB15-). Instruc-

tions or data are accepted by the receivers and data are transmitted by the drivers. RB01+, RB02+, and RB05+ assert the RTC interrupt addresses on the option bus.

The instruction decoder is a 3-to-8-line decoder that decodes OB06, OB07, and OB08 into one of the states, REX00- through REX07- (REX05- not used). These signals enable or disable logic functions in the RTC circuits. The instruction decoder is enabled by RFRY+, OB11, and RDA47.

Memory overflow enabling flip-flop RMOE activates the memory overflow detection logic. RMOE is preset by REX01- to enable the RTC. The memory overflow detection logic is disabled by clearing the flip-flop with REX02-, REX03-, or RRST-. The same logic deciphering is true for the set and reset conditions of variable interrupt-enabling flip-flop RVIE. This signal activates the interrupt control logic.

Data-transfer-in and data-transfer-out instructions with OFRYX + and RDA47, are decoded to RDTI and RDTO, respectively. RPDTO- presets flip-flop RDTO, indicating that the RTC is accepting register selection data from the processor. RDTI and RDTO are clocked by RKFRY- and RDRY-.

The RTC device address is 047 (RDA47). The states of OB00— through OB05— are decoded by a NAND gate and inverter in the absence of the interrupt acknowledgment signal to generate RDA47.

Processor signals OIUCX+, OIUAX+, OFRYX+, and ODRYX+ feed various functional circuits. RPRM+ is a priority signal from a higher-priority device. RRST $\pm$  is a system reset or initialize-RTC signal.

# 4.3.2.2 Free-Running Counter

The free-running counter (FRC) consists of 16 flip-flops and can be read under program control. One application of the FRC is to indicate to the processor the elapsed time. By subtracting a previous count from the current count, the processor determines the number of events in a given period of time, the time of day, or the elapsed time. The FRC is controlled by flip-flop RKFCL and gating circuits.

RKFCL is clocked by RFRCK + . The output of RKFCL is the conditioned clock input to the 16-bit FRC flip-flops. The direct clock input sets RKFCL, thereby clocking the FRC. RFREN + presets RKFCL. This gate prevents RFRCK + from clearing the flip-flop during a data transfer in (RDTI-

REX00- is output by the instruction decoder. It goes low during an EXC 047 instruction, clearing the FRC. REX00-goes to the FRC as well as to the reset input of RKFCL. When an EXC 047 instruction is executed, RKFCL is initialized high and other FRC flip-flops, to zero. This provides a point of reference for the program in computing elapsed time and time of day. The FRC outputs (RFR00-15+) are routed to the option bus.

## 4.3.2.3 Clock Counter Logic

The clock counter logic (CCL) adjusts the 12.1212 MHz option board squarewave clock to generate a 10 kHz timing source, R10KH + . This source can be selected as an input to the variable-interval interrupt logic and/or to the freerunning counter as desired by the user. The CCL consists of flip-flops, counters, and gating logic. The 12.1212 MHz signal TR82 + feeds a series of counters that reduces the frequency to 20 kHz. Flip-flop R20KH enables the clock

to the 10 kHz flip-flop R10KH. The counters can be cleared by RTRST— by any one of the following: RRST— from the SYSTEM RESET switch on the computer front panel, RDTO— during the execution of a data-transfer-out instruction, or REX06— enabled by a software reset.

#### 4.3.2.4 Timing Source Logic

The timing source logic permits user selection of a timing source as an input to the variable-interval interrupt logic (input RVICK+) and to the free-running counter (input RFRCK+).

Four timing sources are available for selection:

- 1. Output of the clock counter logic (10 kHz)
- 2. External timing source (see table 1-4)
- 3. Output of the variable-interval interrupt logic
- 4. Line frequency (50 or 60 Hz as available. See table 1-4)

Timing source selection is accomplished by means of jumpers between "E"-points as shown in figure 4–21. Both standard and optional interconnection are indicated. Note that jumpering the variable-interval interrupt logic output (E16) to its input (E18) is not a useful connection.

The timing source logic derives the line frequency signal at logic levels by passing the 24V ac rms through a voltage divider/rectifier/filter circuit followed by a Schmitt trigger. The 24V ac rms is the power-turn-on relay control voltage from the mainframe power supply.


The timing source logic buffers the external timing source signal (ETR+) by means of a pair of inverters in series. ETR+ must be standard TTL compatible with durations as specified in table 1-4.


## 4.3.2.5 Variable Interval Logic

The variable interval logic generates an output at the variable-interval interrupt rate. This output (RVII+) is sent to the interrupt control logic to generate the OIURX+ interrupt request signal. Figures 4–22 and 4–23 show the variable-interval timing.

The variable interval logic can be divided into two functional subcircuits.

The first circuit consists of a 12-bit buffer register that can be programmed via the instruction decoder and control logic. The register consists of 12 D-type flip-flops loaded from the option bus (OB00— through OB11—) with a binary number proportional to the desired time interval. All 12 flip-flops are clocked by RDTO+ on the trailing edge of data ready (ODRYX+) during a data-transfer-out. The flip-flop outputs (RIR00— through RIR11—) are transferred to the 12-bit counter. The 12-bit register can be cleared by RRSTA—.





- NOTE 1: THIS TIME FRAME IS VARIABLE DEPENDING ON WHEN THE REQUEST IS ACKNOWLEDGED.
- NOTE 2: INTERRUPT ADDRESS
- NOTE 3: IF THE VARIABLE INTERVAL INTERRUPT ENABLING FLIP/FLOP IS SET AND A MEMORY OVERFLOW INTERRUPT IS NOT PENDING RVII+ GOES HIGH.

VT11-1583

Figure 4-23. Variable-Interval Interrupt Timing

The second circuit consists of logic gates, flip-flops, and a 12-bit counter. RIR00- through RIR11- are transferred into the counter. The loading of the counter is sychronized with RVICK+ so that the counter does not attempt to load and increment at the same time.

Note that if the 12-bit selection register is set to zero, the counter reacts as if the count were 4,096. When the counter reaches zero, it is again loaded and incremented.

The variable-interval interrupt continues to occur at a rate determined by the frequency source and the buffer register, until the contents of the buffer register are changed under program control.

The interrupt process is initiated by RISTB— setting RVIL every time the counter cycles, indicating a variable-interval interrupt is in process. RVII is then set, generating the variable-interval interrupt request when the variable-interval interrupt is enabled and the memory-overflow interrupt is not in process. RVIL can be cleared by OSYRT+, when the processor is transferring data out, or when the counter is initialized.

## 4.3.2.6 Memory Overflow Detection Logic

If an increment-memory-replace instruction is located at the variable-interval interrupt address (044), the memory overflow detection logic interrupts the processor when the contents of the incremented memory address overflow. Prior to incrementation, the contents of the memory address specified by the INR instruction in address 044 (typically address 045) are placed in the memory-input latch MILxx and the RTC memory overflow detection logic checks the 15th bit during the execution of an increment-memory-and-replace (INR) instruction. If this bit is set, indicating a count of 040000 or more, the RTC records an overflow condition

The memory overflow detection logic consists of gates and flip-flops for generating the memory overflow interrupt request signal RMFI+. Flip-flop REMT sets while a variable-interval interrupt is being executed. The processor INR instruction signal CCS3D+, AK165+, and REMT+ combine to set test flip-flop RMTFF if the memory input latch bit 14 (MIL14A—) is set when overflow occurs. RMTFF—sets memory-overflow latch flip-flop RMFL. Memory-overflow interrupt flip-flop RMFI sets on the trailing edge of interrupt clock (OIUCX+) when RMFL is set and there is no variable-interval interrupt. RMFI+ is sent to the interrupt control logic to generate an overflow interrupt.

## 4.3.2.7 Interrupt Control Logic

The interrupt control logic consists of the gates and flipflops required to generate OIURX— and interrupt addresses, and to ensure RTC priority.

The priority output signal PRRTCO— is sent to lower-priority I/O devices to indicate that the RTC has seized interrupt priority, OIURX— is sent to the processor, along with DCPRM. RINT— low indicates that the interrupt request flip-flop is set and no higher-priority interrupt request is active. Either a variable-interval interrupt or memory-overflow interrupt request signal can then request the processor to execute an instruction.

Either the interrupt address 044 or 046 or the contents of the FRC counter may be placed on the option bus. When reading the FRC counter the contents of the counter are placed on the option bus. When an interrupt is being processed the interrupt address is placed on the option bus.

## 4.3.3 Programming

The user writes the RTC service routines using the RTC instructions in table 4-4. The RTC device address is 047. Interrupt addresses 044 and 045 process variable interval (increment) interrupts, and addresses 046 and 047 process overflow interrupts.

If the memory-overflow interrupt is used, 044 must be loaded with an increment-memory-and-replace instruction (i.e., INR, INRI, or INRE). If the memory-overflow interrupt is enabled, but not used, and address locations 044 and 045 do not contain an increment-memory-and-replace instruction, an erroneous memory-overflow interrupt may occur. Normally a jump-and-mark instruction to a suitable processing subroutine is loaded in the memory-overflow interrupt locations 046 and 047. However, if the overflow interrupt capability is not used and is masked, the variable-interval interrupt locations 044 and 045 should contain a jump-and-mark instruction.

Figure 4-24 shows a typical RTC service routine.

The RTC service routine concludes with enabling instructions for other internal computer options (e.g., priority interrupt modules) whose interrupt requests have been inhibited.

Table 4-4. RTC Instructions

Mnemonic	Code	Description
External Control		
EXC 047	0100047	Clear FRC (the FRC cannot otherwise be reset)
EXC 0147	0100147	Enable RTC interrupts (pending RTC interrupts are immediately processed)
EXC 0247	0100247	Inhibit memory overflow interrupts (inhibits only overflow interrupts)
EXC 0347	0100347	Enable variable interval interrupts (inhibits overflow interrupts)
EXC 0447	0100447	Initialize RTC (inhibits all interrupts and resets the interrupt control logic and clock control logic)
EXC 0647	0100647	Initialize variable interval counter (loads the contents of the interval selection register in the interval counter and resets the clock control)
EXC 0747	0100747	Inhibit variable interval interrupt
Transfer		
OAR 047	0103147	Output A register to interval selection register
OBR 047	0103247	Output B register to interval selection register
OME 047*	0103047	Output memory to interval selection register
INA 047	0102147	Input FRC contents to A register
INB 047	0102247	Input FRC contents to B register
IME 047	0102047	Input FRC contents to memory
CIA 047	0102547	Clear and input FRC contents to A register
CIB 047	0102647	Clear and input FRC contents to B register

#### \*\*\*RTC INITIALIZATION CODING \*\*\*

SET INTV = 1000 (interrupts to occur once each second)
SET INSC = 10 (variable interval interrupts, 1 per million)

 INTV
 EQU
 1000

 ORG
 044
 INITIALIZE ADDRESSES 044-047

 INR
 PERIOD

 PERIOD
 DATA
 040001—INTV

 JMPM
 TIMUP

\*\*\*INITIALIZE RTC\*\*\*

ORG 0500 INSK DATA INSC INTERVAL SELECT COUNT EXC 0447 INITIALIZE RTC **BFGIN EXC** 047 Clear FRC LDA INSK OAR OUTPUT INT SEL COUNT 047 **EXC** 0147 **ENABLE RTC** 

(USER'S PROGRAM)

#### \*\*\*INTERRUPT PROCESSOR\*\*\*

	ORG	01000	
TIMUP	ENTR		PROGRAM COUNTER STORED
	EXC	0247	INHIBIT MOI
	STA	SAVEA	SAVE A REGISTER CONTENTS
	LDAI	040001-INTV	REINITIALIZE RTC COUNTER
	STA	PERIOD	

(Other instructions can be inserted here)

	LDAI	0	RESTORE A REG
SAVEA	BES	0	
	EXC	0147	ENABLE MOI
	JMP*	TIMUP	RETURN TO INTERRUPT
	END		

Figure 4-24. Typical RTC Service Routine (in symbolic coding form)

## 4.4 MEMORY PROTECTION

The **memory protection (MP)** option consists of the sections shown in the block diagram (figure 4–25) and described below.

The address sequencer checks for program entry into non-protected memory segments, controls loading of the instruction address register, checks for jumps and overflow from non-protected to protected memory segments, and checks for write to protected memory segments from a program originating in non-protected segments.

The **instruction sequencer** checks for loading of the program counter for a possible jump error and checks for input/output and halt instructions originating in a program residing in a non-protected memory segment.

The mask register section (figures 4-26 and 4-27) stores the protected/unprotected status of each 512-word segment of core memory. If a given flip-flop in the mask register is set, the corresponding segment of core memory is protected. If the flip-flop is reset, that memory segment is unprotected. The mask register section consists of eight 16-bit mask registers. To load a register, the register is





Figure 4-25. MP Block Diagram

selected by an EXC instruction and a data-transfer-out instruction is issued to transfer 16 bits of data to the selected register via the I/O bus. During error detection, the outputs of the correct mask register are selected by the upper three bits of the address and are gated out to the segment address status section.

The segment-address status section decodes bits 09 through 12 of the address and ANDs the result with corresponding status outputs of the mask register to determine whether or not the addressed segment is protected. The status of the addressed segment is then gated out to the address sequencer as the status of the current word.


The instruction address register stores the contents of the processor program counter at the beginning of each instruction-fetch memory cycle. The register is updated on each such cycle until an MP error is detected. It is then disabled by the resulting error interrupt. Further updating is thus inhibited until the MP is reenabled by an I/O instruction during the error subroutine.

The interrupt sequencer raises an interrupt request to the processor when any MP error condition is detected. The interrupt sequencer disables all lower-priority devices until its interrupt request is raised. During an interrupt, the interrupt sequencer aborts any I/O commands just started, restarts the CPU in the event of an unprotected halt instruction, and forces the CPU to wait for the pending I/O interrupt.



VT11-0237B

Figure 4-26. Mask Register Bit Assignment



The input/output section decodes the device address, and controls data transfers to the mask register and from the instruction address register. The I/O section also gates the interrupt address on the I/O bus.

## 4.4.1 Error Sequences

The MP prevents: (1) modification of the contents of protected areas of memory by instructions in unprotected areas, (2) program entry into protected areas of memory while executing programs in unprotected areas, and (3) loss of computer control by protected-area programs to unprotected-area programs. Any attempt to accomplish one or more of these conditions is detected as an MP error condition. Tables 4–5 and 4–6 show the MP error conditions possible under various circumstances.

An instruction is a **protected instruction**, if the first (or only) word is in a protected area of memory. By definition, no MP error conditions can exist during the execution of such an instruction, nor can they exist during the execution of an instruction in a protected area that indirectly references an unprotected address.

Since the application of pipelining techniques makes it impossible to associate directly the address status with the instruction being decoded, two flip-flops (BANPT, and BINPT) keep track of address status for later use in error-checking. BANPT sets when an instruction from an unprotected memory address is placed in the instruction register. BINPT sets when an instruction is decoded while BANPT is set.

HALT ERROR: This condition exists when a HLT instruction is attempted from an unprotected area, or when a HLT is attempted from any area via an execution instruction located in an unprotected area. (However, an execution instruction in a protected area can execute a HLT located in any area.) Upon detection of a halt error, the HLT completes, the CPU is interrupted to 020, and halts after fetching the instruction at this address. The error detection causes the MP to hold its start signal (OINT—) true until completion of the interrupt. Thus, the CPU immediately reenters RUN mode after halting. NOTE: A manual halt using the STEP switch on the control panel cannot be detected by the MP.

**OVERFLOW ERROR:** This condition exists when a single word instruction, or either word of a two word instruction, is in the last location of an unprotected area and the first word of the next instruction lies in sequence in the next area, which is protected. (Note that, when the last location of an unprotected area contains the second word of a jump, indexed jump, jump-and-mark, jump-and-set return, or bittest instruction for which the jump condition is met, an overflow error condition does not exist. When an overflow error is detected, the last instruction in the unprotected area completes, the next instruction in sequence is not executed, and the processor is interrupted to 030.

I/O ERROR: This condition exists when a single-word I/O instruction, or the first word of a double-word I/O instruction, is in an unprotected area, or if execution of an I/O instruction located in any area is attempted via an execution instruction located in unprotected area. (However, an execution instruction in a protected area can execute an I/O instruction located in any area). When an I/O error is detected, the I/O instruction in process completes. However, in all such cases I/O control commands and data transfers between the processor and peripheral controllers are inhibited. Thus, the contents of memory and of registers A, B, and X remain unmodified by the I/O instruction. This is accomplished by holding OINT—true. Upon completion of the instruction the processor is interrupted to 022.

WRITING ERROR: This condition applies only to instructions that write into memory (operand storage instructions) and is defined as existing when an instruction attempts to write into a protected area, and either the single word instruction, or the first word of a double word instruction, is in an unprotected area, or the instruction attempting to write is being executed as a result of an execution instruction in an unprotected area. (However, an execution instruction in a protected area can execute a writing instruction in any area.)

For an immediate instruction a writing error exists only when the first word is in an unprotected area, and the second word is in a protected area.

All operand store instructions end with an operand-storage cycle, during which writing errors can be detected. All memory cycles addressing protected memory from unprotected memory will be changed unconditionally to reading cycles. To change a writing cycle to a reading cycle, the read/write (MWLY- MWRY-) inputs to the memory are pulled down to nearly 0V.

When a write error is detected, the instruction in process completes. However, the writing cycle is changed to a reading cycle to prevent modification of memory. The contents of registers A, B, and X remain unaffected. Upon completion of the instruction the processor is interrupted to 024.

JUMP ERROR: This condition applies only to a jump, indexed-jump, jump-and-mark, jump-and-set return, bittest, or skip-on-register-equal instructions, and exists when an attempt is made to jump or skip to a protected area and the first word of the instruction lies in an unprotected area.

The jump, indexed-jump, jump-and-set-return, and bit-test instructions each ends in an addressing cycle, and the skip-on-registers-equal (SRE) instruction ends in a special skip cycle. The final (effective) address is not available until the final address is on the memory bus during the first memory cycle following the jump address cycle.

For the conditional jump instructions in the case where the jump condition is not met, a jump error cannot occur. However, an overflow error may still occur for this case.

When a jump error is detected, the instruction in process completes. However, in the case of a jump-and-mark instruction, the writing cycle is changed to a reading cycle to prevent modification of memory. The contents of registers A, B, and X remain unaffected. The processor is interrupted to 026. Upon completion of the instruction.

Table 4-5. MP Error Conditions Possible During Single Word Instructions in Unprotected Area

Error Conditions Possible If:

Instruction is in unprotected area but not in last unprotected address.

Instruction is in last address of unprotected area. Next segment is protected.

Second word

is in the last

Single-Word Instruction	Always possible	Under certain conditions	Always possible	Under certain conditions
Halt (HLT)	Н		н	
1/0	1		I,O	
Other Non-ad- dressing			0	
Addressing (Read)			0	
Addressing (Write or INR)	**	W	0	W

H = Halt error

Table 4-6. MP Error Conditions Possible During Double Word Instructions in Unprotected Area

Error Conditions Possible If:

Both words are in

unprotected area

	but neith the last	ner is in	of an unprotected area and the next area is protected		address of an unprotected area and the next area is unprotected.	
Double-Word Instruction	Always possible	Under certain condi- tions	Always possible	Under certain condi- tions	Always possible	Under certain condi- tions
1/0	1		I,O	••	1,0	
Extended (Read)			0		0	
Extended (Write or INRE)		W	0	W	Ö	W

First word is in

the last address

(continued)

O = Overflow error

W = Writing error

I = I/O error

<sup>-- =</sup> None

Table 4-6. MP Error Conditions Possible During Double Word Instructions in Unprotected Area (continued)

Double-Word Instruction	Always possible	Under certain condi- tions	Always possible	Under certain condi- tions	Always possible	Under certain conditions
Immediate (Read)			0		0	
Immediate (Write or INRI)			O,W		0	
Execution (condition met)		H,I (not simul- tane- ously)	0			H or O,I
Execution (condition mot met)			0		• О	
Jump, Jump-and- Mark, Indexed Jump, Jump-and- Set-Return, or Bit Test (con- dition met)		J	0	J		J
Jump, Jump-and- Mark, or Bit Test (condition not met)	• <del>•</del> •		0		0	
Skip on Registers Equal (condition met)	<del>.</del> .	J	J,O		J	
Skip on Registers Equal (condition not met)			0		Ο .	
H = Halt error O = Overflow error L = 1/O error						

I = I/O error

W = Writing error

## 4.4.2 Circuit Description

To better understand the function of the MP circuits described in this section, refer to the error sequences (section 4.4.1), programming considerations (section 4.4.3), mnemonics (section 6), and logic diagram 91B0401 (system documentation package).

The mask register flip-flops store the protected/unprotected status of each 512-word segment of memory. If a flip-flop is set, the corresponding memory segment is

protected. A memory segment is unprotected when the corresponding mask-register flip-flop is reset (figures 4-26 and 4-27).

There are four 16-bit mask registers. An external control instruction selects the register to be loaded. A data-transfer-out instruction then transfers 16 bits of data to the selected register via the option bus (OB00 through OB15). NOTE: The mask register cannot be read back to the processor.

The segment-address status logic decodes memory address bus bits 9 through 12 (MYA09X—through MYA12X—), and then ANDs the result with the mask-register outputs (BMR00+ through BMR15+) selected in the mask register by the highest-order three bits (MYA13X— through MYA15X—) of the address. The ANDing results in BSPRO ±, which, if true, indicates that the selected memory segment is protected. BSPRO ± goes to the address sequencer.

The instruction-address register stores the memory-address bus bits (MYA00+ through MYA15+) on the negative transition of the address-not-protected signal (BKIAR-) and outputs the result (BIA00+ through BIA15+) to the I/O bus drivers.

## 4.4.3 Programming

Use of the MP presumes the existence of a protected-area executive program to control the assignment of memory areas. The interrupt addresses and error subroutines also reside in protected areas. Thus, the first segment of the main memory (000 through 777) is normally protected, since it contains the address specified by the interrupts.

All interrupt, DMA, and PMA operations are independent of the program. Therefore, none of these operations have originated directly from a protected or an unprotected memory area. However, all I/O operations are initiated by the executive program, which resides in a protected area. For this reason, interrupt, DMA, and PMA operations originate from a protected area and are not restricted by the MP. The executive program ensures that the memory access from these three sources is to the proper address.

Detection of a jump error is inhibited during an interrupt operation. This allows a jump to a subroutine in a protected area when an interrupt occurs while executing a program in an unprotected area.

**INTERRUPT INHIBITION:** The standard computer without MP does not recognize interrupts following the execution of any:

- a. Halt
- b. Shift instruction
- c. I/O instruction
- d. Double-word instruction
- e. Multiplication instruction
- f. Division instruction
- g. Instruction executed in STEP mode

With MP, interrupts are recognized immediately following all instructions except:

- a. Halt (HLT)
- b. Any external control (EXC) I/O instruction
- c. Any execution instruction (i.e. interrupts will not be recognized between an execution instruction and the instruction executed by that instruction if the condition is met, nor between the execute instruction and the instruction following in sequence if the condition is not met).
- d. Any instruction executed in STEP mode.

NOTE: Error interrupts from the MP are not inhibited by any of the above.

**STEP MODE:** The MP can detect any error condition while the program is being stepped through by the operator from the control panel. If an error interrupt occurs during one manual step the resulting interrupt subroutine will be entered during the following manual step.

MEMORY WRAP-AROUND: The computer has a wrap-around capability to address zero when the memory size is 4K, 8K, 16K or 32K. (For other memory sizes, the CPU attempts to read from non-existent memory when the memory size is exceeded). The MP does not have this wrap around capability. However, it is not normally desirable to attempt to jump to or write into locations in non-existent memory. Therefore, all memory segments whose addresses exceed the existing memory size should be designated as protected. In this way, any jump, overflow, or store from unprotected area to non-existent memory is detected as an error. It is assumed that programs in protected area are totally debugged, and thus that no attempt to enter or write into non-existent memory will be made from a protected area.

PRIORITY: The MP has the highest priority position in the external-device priority chain of the system. Thus, when the MP is present, the power failure/restart (PF/R) (if also present) has second priority. This covers the case where MP error interrupt request and a PF/R request occur simultaneously. With the MP having highest priority, the processor is interrupted first to the MP error subroutine only to be immediately interrupted out to the power-down subroutine. No further testing of subroutines can occur since the PF/R retains priority throughout the power-down subroutine. When power is restored, the processor returns to the MP error subroutine after execution of the power-up subroutine. Had the priorities of the two options been reversed, the MP error subroutine would not have been entered, and the CPU would have no valid location to which to return since during power-up the error interrupt would be lost and the program being executed contains an " error"

**ERROR INTERRUPT ADDRESSES:** The interrupt addresses assigned to MP error interrupts are listed in table 4-7

Table 4-7. Interrupt Addresses for MP Errors

Error	Interrupt Address
HALT	020
OVERFLOW	030
1/0	022
WRITING	024
JUMP	026

**OPERATION IN PROTECTED AREA:** When leaving a protected area to enter an unprotected area, the next-to-last location (i.e. the one preceding the jump-type instruction) of the exit subroutine must be an enable-MP instruction. If the unprotected area is entered by "overflowing" from the protected area, the last instruction in the protected area must be an enable-MP instruction.

I/O INSTRUCTIONS: The I/O instructions for programmed communication between the MP and the CPU are listed in table 4-8.

I/O FUNCTIONS: To load one of the four 16-bit mask registers, first select the register using the proper select-mask-register external-control instruction. Any one of the three available data-transfer-out instructions can then be issued to load the mask register. NOTE: The MP need not be enabled to load a mask register.

MP error detection is enabled by the enable-MP external-control instruction. Detection is disabled by the disable-MP instruction, by CPU acknowledgment of an MP error interrupt, or a true system-reset signal from the control panel or power supply.

The enabled status of the MP is lost when power fails. When power is restored the MP is automatically disabled by system reset from the power supply. The contents of the mask registers are reinstated prior to reenabling the MP.

The address (plus 1) of the instruction during which the error was detected can be transferred to the processor

using any one of the five data-transfer instructions. This capability is provided for use during the error subroutines.

One means of returning to the executive program in a protected area upon completion of the program being executed in an unprotected area is to program a jump to a previously assigned address in the protected area. This creates an MP-error condition. The jump error subroutine then allows the jump to occur upon recognition of the special jump address.

#### 4.5 MEMORY PARITY

The three main blocks of the memory parity option (PARITY) are the parity generator/checker, control logic, and interrupt logic (figure 4-28). Inputs to PARITY include the memory data bus, memory writing-control lines, memory-completed line, and I/O bus signals.

#### 4.5.1 Circuit Description

To better understand the memory parity circuits described in this section, refer to the block diagram in figure 4-28, logic diagram 91B0401 (system documentation package, and the mnemonics list (section 6).

The parity generator/checker checks odd parity in an output (read) sequence and generates odd parity in an input (write) sequence. During input, MWRY + and MWLY + are high. The ninth bits, (EINR+, EINL+) into the parity generator/checkers are high, and if all of the memory bus data bits (MYD00- through MYD15-) are high, there are high outputs EWRPR + and EWLPR+. These high outputs generate parity for right and left bytes to memory on lines MYD16- (low) and MYD17- (low), respectively. During output, MWRY+ and MWLY+ are low. Either EINR+ or EINL+ can be high or low, depending upon the previous states of MYYD16- and MYD17-. If MYD16- produces an even number of lows on the parity generator/checker input, then EWRPR+ is high and there is no output parity error on the right byte.

Table 4-8. MP I/O Instructions

Instruction Type	Octal Code	Function	
External Control	100045	Select mask register 0	
	100145	Select mask register 1	
	100245	Select mask register 2	
	100345	Select mask register 3	
	100645	Enable memory protection	
	100745	Disable memory protection	
Data Transfer	102545	Clear and input to A register	From Instruction
	102645	Clear and input to B register	Address Register
	102145	Input to A register	J
	102245	Input to B register	
	102045	Input to memory	
	103145	Output from A register	To
	103245	Output from B register	Mask
	103045	Output from memory	Register
Sense		None	




Figure 4-28. Parity Option

Analogous arguments apply to a parity check of the left byte. In either case, if there is an odd number of lows on the parity generator/checker input, EWRPR + and/or EWLPR + goes low, depending on the byte, to produce an output parity error.

The control logic contains the parity-enabling flip-flop and controls error detection. If there is a parity error on either the right byte (EWRPR + low) or left byte (EWLPR + low), the parity-error flip-flop set input goes high. The high-to-low transition of the delayed clock pulse (EKRDD-) sets the parity error flip-flop signal ERER + high to flag the parity error. There is a delay line between EKRD- and EKRDD-to permit parity ripple through the parity tree. The clockenabling pulse is generated when there is no PMA operation (MAKO- high). A check on the left and right bytes is activated (ERDR + and ERDL + high), and memory acknowledgment (YDNME +) is high. Then, when the memory pulse YDNME + goes low, EKRD- goes low to clock the parity-error flip-flop. A direct reset of the parity-error flip-flop is activated by ERERR- going low.

The interrupt logic controls the interrupt cycle and activates the device and interrupt address logic. When a parity error is generated (ERER + high), the parity-interrupt flipflop set output signal EINT + goes high on the high-tolow transition of the interrupt clock (OIUCX + ). If both the higher-priority interrupts (PF/R and memory protection) are inactive (FINTE- and BINTE- high), a parity-interrupt request (OIURX- low) is gated onto the option bus. When the processor returns the interrupt acknowledgment signal OIUAX + high, the parity-interrupt address (EAD03through EAD07-) is gated out through the option bus and then onto the I/O bus to the processor (the particular interrupt address is predetermined by jumpers. At this same time, set-input signal EIODS + goes high to enable the last part of the interrupt cycle on the positive edge of interrupt-address clock signal OFRYX + . When clocked, reset output EIOD- goes low to reset the parity-error flip-flop

(ERERR- low) and turn off the parity-interrupt request (OIURX- high). Set output EIOD + resets the parity-interrupt flip-flop. With the return of the high-to-low transition of interrupt clock OIUCX+, EINT+ goes low to DC reset the EIOD flip-flop. The memory-parity priority is established 500 microseconds after the power-up sequence is completed (FOS-- high), provided EINB + is high (no PF/R or memory protection active), the parity interrupt flip-flop is not set (EINT- high). This makes PRNE- low, which signals priority to the processor via the I/O bus. PRNE— can be jumpered to any one of the priority lines PR1X-I through PR9X-I. The memory-parity device address is decoded from BFAD+, OB08-, OB11-, and OB07- to produce parity-enabling interrupt clock EKENB + . When OB06- is high, the positive edge of EKENB + clocks the reset output (EENB+) of the decoding flip-flop low, and this resets the parity-error flip-flop. PARITY can be hardware-disabled by tying E39 to E40 with a soldered wire jumper for easy maintenance.

**NOTE:** Parity is generated and checked *only* on the bus connected to the processor. It is not possible to perform this function on both buses.

## 4.5.2 Programming

The device address for PARITY is 045. There are two external control instructions that enable (0445) and disable (0545) parity. Parity is generated and checked, but an interrupt is not generated if PARITY is disabled.

The interrupt address is patch-selectable over the range 00000 through 00370, modulo 010.

## **4.6 PRIORITY MEMORY ACCESS**

The PMA is divided into functional circuits: control, priority, data transfer, data drivers, input data receivers, and address receivers. It operates in a 620-compatible mode.

The control logic determines priority for the four input channels, provides enabling signals to the other functional blocks, full-interlock control of the four input channels, and control signal interface with the memory access logic.

The priority logic assigns priority to the four PMA channels on a hardware basis and controls the channel-acknowledgment lines. Channel one has the highest priority and channel four the lowest. The priority logic constantly monitors the four channels. When a request is received, priority is established and the proper acknowledgment line is enabled. The priority logic checks priority when ACKEN+ is received from the data transfer logic. This allows a higher priority channel request between each PMA memory cycle even if a lower priority channel is requesting consecutive memory cycles. If a higher priority channel are locked out.

The data transfer logic controls the flow of data through the PMA.

The eighteen data drivers and eighteen input data receivers provide the gating and interface between the data buffer (DBxx) and the PMA 16-bit bidirectional data bus (PDxx + ).

The eighteen address buffers (ABxx) provide gating and interface between the memory address bus (MYAxx) and the PMA address bus (PAxx). The most significant and least significant bits of the PMA data and address buses correspond to the most significant and least significant bits of the memory data and address buses, respectively.

#### 4.6.1 PMA Option/Controller Interface

The four PMA option channels share the 20-bit address bus, 18-bit bidirectional data bus, and the READ, SYRT—P, PMRS, and GO lines. Each channel has its own request (REQx—) and acknowledgment (ACKx—) lines.

The PMA controller provides interfacing synchronization between the I/O device and the PMA. The controller provides buffering to prevent memory rate reduction. If program-initiated block data-transfers are desired, the PMA controller can also interface with the external I/O bus. In this instance, the PMA controller is sent an initial address and block length via the I/O bus. The controller interrupts the program when the block transfer is completed.

Figure 4-29 shows typical control-line-out circuitry, 4-30 bidirectional bus circuitry, and 4-31 address-or control-line-in circuitry.

No more than eight controllers can tie onto the PMA option. They can be distributed among the four channels in any manner.

Maximum cable length is 20 feet (6 meters). The cable typically is a pair of 40-conductor flat ribbon cables. Termination resistors are mounted on the PMA option board. On the last controller there is a termination shoe at the end of the cable.

## 4.6.2 **Timing**

The timing for PMA output (reading) and input (writing) is explained in this section.

**PMA output (Reading):** In a reading operation (figure 4–32), when a request (REQx—) from a controller is received, priority is first established. The PMA can operate with the exclusive use of a memory port, in which case memory priority is absolute and immediate. This mode is hardwired in by a jumper from E89 to E90 that grounds ACKJ—. The PMA can also share a memory port, in which case PMA sends ORQM+ to the processor requesting memory access. When the acknowledgment (MAKO+) is received, the port will be free for the PMA on the following cycle.

The PMA then sets the proper PMA acknowledgment (ACKx-) and sends a PMA memory-request (ORQM-). The PMA controller gates the memory address (PAxx + ) onto the PMA address bus, and makes READ- true and enables GO-. The PMA waits for GO- and the memory access logic to respond with the memory acknowledgment signal. Then the read flip-flop (AREAD), memory-address buffer (MYABxx+), and memory-port request (MRQY-) are put on the memory bus to await the memory-complete (YDNM-). YDNM- resets ACKx-, removes the PMA address from the memory bus, and resets the PMA memoryrequest if there are no other requests. Then YDNM- gates the memory output data to the PMA buffer (DBxx) and sends the data in the data buffer to the PMA data bus (PDxx +). The trailing edge of ACKx- tells the PMA controller that the data on the PMA bidirectional bus (PDxx + ) are stable for at least 75 nanoseconds. Except when using the continuous-request (HOG) line, the controller removes all signals from the PMA option interface (including GO-) when ACKx- goes false.

**PMA Input (Writing):** A PMA writing operation (figure 4-33) is similar to reading. However, the PMA option output data is not gated to the PMA bus (PDxx) and READ- remains false. Input data to memory are gated onto the PMA bidirectional bus (PDxx-) when the address is gated onto the PMA address bus (MYABxx+). The PMA, in turn, gates the data into the data buffer (DBxx) when the memory address is gated into the address buffer (ABxx). The return of YDNM+ from memory completes the operation.

PMA Continuous-Request (HOG) Line: When a PMA controller is requesting consecutive memory cycles, its request line (REQx—) remains true. The basic sequence remains unchanged, including the determination of priority preceding each cycle. After the previous acknowledgment has cleared, the PMA responds in 165 nanoseconds with another ACKx— if the request line remains true and no higher priority device is active. By delaying GO— after ACKx— is received, the memory cycling is synchronized to controller demand. Normally, during the delay between ACKx— and GO—, the determination of PMA channel priority requests is suspended. The controller can force memory to appear busy on port A by activating the continuous-request line (HOG—). Priority now stays with port B even if it is idle. This reduces PMA latency times.






Figure 4-29. Typical PMA Control-Line-Out




VTII-1595 A

Figure 4-30. Typical PMA Bidirectional-Bus Line



VTI1-1596 A

Figure 4-31. Typical Address-or Control-Line-In



Note 1. Il = Delay for controller to return GO,  $0 < T1 < \infty$ 

Note 2. T2 = Delay for previous memory cycle to complete

Case 1: Clip (E89-E90) Installed PMA accessing different 8K of memory than CPU. T2 = 0

Case 2: Clip installed. PMA accessing same 8K of memory as CPU.

Case 3: Clip not installed.


T2 is the same as in case 2 above.

Note 3. T3 = Delay for controller to remove GO.  $0 < T3 < \infty$ 

Note 4. The PMA request (REQx-) may be removed as early as the leading edge of PMA acknowledge (ACKx-). It must be removed no later than 400 ns after the leading edge of PMA acknowledge if subsequent cycles are to be avoided.

4.42





Note 1. II = Delay for controller to return GO.  $0 < T1 < \infty$ 

Note 2. T2 = Delay for previous memory cycle to complete

Case 1: Clip (E89-E90) Installed PMA accessing different 8K of memory than CPU. T2 = 0

Case 2: Clip installed. PMA accessing same 8K of memory as CPU.

IC Memory Core Memory 330 ns maximum 660 ns maximum 0 ns minimum T2 = 0 ns minimum 165 ns average 330 ns average Case 3: Clip not installed.

T2 is the same as in case 2 above.

Note 3. T3 = Delay for controller to remove GO. 0 < T3 < ∞

Note 4. The PMA request (REQx-) may be removed as early as the leading edge of PMA acknowledge (ACKx-). It must be removed no later than 320 ns after the leading edge of PMA acknowledge if subsequent cycles are to be avoided.

#### 4.6.3 Circuit Description

This section describes the circuits indicated in the PMA block diagram (figure 4-34) and logic diagram 91B0401 (system documentation package).

**REQUEST AND ACKNOWLEDGMENT:** The request and acknowledgment logic consists of four channels that have hardware-assigned priorities in the sequence channel 1 through channel 4.

Channel priority is determined by gating the output of the four channel flip-flops ARQ1 through ARQ4. These are set by the request signals REQ1— through REQ4—, respectively, on the 82-nanosecond clock AK82—. If more than one request signal is true, the parity gating determines which one of these signals is to be next copied onto one of the acknowledgment flip-flops ACK1 through ACK4, thus producing one of the acknowledgment signals ACK1—through ACK4— inverted from the flip-flop set outputs ACK1 + through ACK4 + .

CONTROL AND CLOCK LOGIC: The control and clock logic has four non-inverting receivers that accept control signals HOG-, PMRS-, GO-, and READ-.

HOG- true gates the memory-port override signal MHGY- or MHMY- from PMA to memory if there is no power failure (FINTE- high).

A controller resets the PMA by enabling PMRS-, which gates reset signal ARST- low to reset the request, memory, and data sequencer flip-flops.

The PMA option receives the controller acknowledgment (GO-), activating the request and memory sequencer logic.

The PMA bus control signal READ- gates READA- and sets the memory access mode (read/write) for a given transfer.

The three free-running common-logic clocks MOCLK-, LK82+, and MFCO+ produce clock signals AK41+, AK82±, and AK165+ respectively. The numbers in the clock-signal mnemonics indicate noanoseconds. AK165+, derived from the processor clock, is constantly being phased by processor memory control and is synchronous with all processor operations. AK41+ and AK82+ have no phase relation to AK165+.

**REQUEST SEQUENCER:** The three-stage request sequencer is composed of flip-flops that are triggered on the high-to-low transition of the free-running 82-nanosecond clock (AK82 + ).

The request-sequencer set output (ARF1+) goes high when: (1) a request is present (ARQ+ high), (2) there is no power failure (FINTE- high), (3) the request-sequencer decoder is idle (ARDCl+ high), and (4) a PMA controller acknowledgment is not active (AGO- high).

 $\mbox{ARF2} + \mbox{goes high when memory-sequencer signal AM1S} + \mbox{is high.}$ 

The request-sequencer set output (ARF3-) goes low at the same time as flip-flop 2. It is used only in the write mode. In read mode the set is blocked by READA+ high. The request sequencer flip-flops are reset by ARIR+ being high when a clock pulse AK82+ is present.

The memory priority request delay flip-flop set output (AROQ+) is enabled when AR1S+ goes high. It is clocked by AK82+. AROQ- low (or AR1S- low) then makes the 165-nanosecond request flip-flop set output (ORQM+) high on the high-to-low transition of clock AK165+. ORQM- low is the memory-priority request.

All request-sequencer flip-flops are cleared by ARST- (reset PMA).

**MEMORY SEQUENCER:** The three stage flip-flop memory sequencer is clocked on the free-running 41-nanosecond clock (AK41 +). This Johnson counter progresses through six states during each memory sequence.

The memory-port request (MRQY-) is output when the first memory-sequencer flip-flop set output (AMF1+) is made high by AM1S+. AM1S+ goes high when: (1) the PMA has memory-port priority (AACKA+ high); (2) the PMA GO signal (AGQ+) is high, and (3) memory-sequencer flip-flops 2 and 3 are off (AMF2- and AMF3- high). The first flip-flop is reset by AMDC7+ when all three flip-flops are set (AMF1+, AMF2+, and AMF3+ high) and AK82+ is high.

The memory-sequencer flip-flop 2 set output (AMF2+) goes high when flip-flop 1 is set (AMF1+ high) and flip-flops 2 and 3 are both off (AMF2- and AMF3- high). At the same time, the memory-sequencer signal AMDC1- is activated. Flip-flop 2 resets at the next clock pulse after flip-flop 1 is reset.

The flip-flop 3 set output (AMF3 +) goes high when the first two flip-flops are set (AMF1 + and AMF2 + high), AMF3-is high, and the memory-sequence complete signal (ADDN +) is high. It is reset on the next clock pulse after flip-flop 2 is reset.

The memory-sequencer-idle and PMA address and databuffer- clock signals are activated when the memory sequencer goes off (AMF1-, AMF2-, and AMF3- high).

The enable PMA memory-port signal (AACKA+) is active when the memory priority request flip-flops (AROQ+ and ORQM+), and the memory-priority-acknowledgment signal (MAKO+) are all high. ACKJ- (jumpered to ground) enables AACKA+ if no other user is one the memory port.

The low PMA bus output-received signal (READ-) is clocked by the low-to-high transition of AMF2+ to produce set output (AREAD-) low, inhibiting AMDEN+. The high reset output (AREAD+) enables the memory bus signals for input when AACKA+ is high. These signals are low for output (read) operations.

The PMA controller acknowledgment-received signal GOA + is delayed 30-nanoseconds (GOAD +) to set the PMA GO




Figure 4-34. PMA Option Block Diagram

flip-flop set output pulse AGO+ high. The flip-flop is clocked on the high to low transition of AK41+. When AMF1+ is high, AGOL+ goes high to reset the AGO+ flip-flop. The AGOL+ flip-flop is reset when there is no PMA controller acknowledgment received (GOA- high) and the first memory sequencer flip-flop is reset (AMF1- high). This dual flip-flop latching circuitry ensures that only one GO signal occurs for every PMA request.

DATA SEQUENCER: The three-stage data sequencer flip-flops are clocked by the free-running 41-nanosecond clock (AK41±) and the 82-nanosecond clock (AK82+). The data sequencer starts when the memory-sequencer signal AMDC7+ is high and AREAD+ is received. This produces data-sequencer signal AD1S+ high, which sets flip-flop ADF1. At the same time, reset output ADF1- low gates PMA data-bus enabling signal APDEN+.

The second flip-flop set output signal ADF2+ goes high when ADF1+ and ADDN- (memory sequence incomplete) are high. This resets the first flip-flop and sets the third flip-flop (ADF3- low). ADF3- low enables the PMA data bus. The second flip-flop is reset by AD25+ low and AK41- going high. The first two flip-flops can also be cleared by the low reset PMA signal (ARST-).

The memory data buffer clock (AKMD+) is active when a memory sequence is incomplete (ADDN+ high) and ADF1+ is high. The memory-sequence complete signal is YDNM-.

ADDRESS BUFFER: The inputs to the address buffer consist of the PMA address-bus signals (PA00 + through PA19 + ) from the selected controller. These 20 signals go through separate non-inverting receivers to three six-bit latches. When the PMA address clock (AMDCI—) goes low, the latches are set by the incoming signals.

The memory-address signals (MYAB00+ through MYAB08+, MYPM09+ through MYPM15+, and MYK16+ through MYK19+) are then gated out to the memory bus when the PMA has memory-port priority (AACKA+ high).

**DATA BUFFER:** The data buffer has 18 data drivers and 18 data receivers that provide an interface between the memory bus and the 18-bit bidirectional data bus.

During writing, data signals PD00+ through PD17+ enter the data buffer from the active controller. Each of the 18 signals goes through a separate, non-inverting receiver to set one of the 18 flip-flops on the low-to-high transition of AMDC1-.

Data signals MYDB00- through MYDB17- are then gated out to the memory bus when the memory data bus enable (AMDEN +) goes high.

During reading, data signals MYDB00- through MYDB17-enter the data buffer from the memory bus. These 18 data signals set the three six-bit latches when the memory-data buffer clock (AKMD+) goes low. The inverted signals AD00L+ through AD17L+ are reinverted and then gated onto the bidirectional data bus when the PMA enable data bus signal (APDEN+) goes high.

#### 4.6.4 Programming

Program control of devices that utilize PMA memory cycles occurs exclusively between the processor and the individual device controllers attached to the PMA channels. This control is through the I/O bus.

## **SECTION 5**

## **MAINTENANCE**

The option board common-logic is exercised by testing the individual options and has no maintenance procedures of its own.

## **5.1 TELETYPE CONTROLLER**

TC maintenance consists of running test programs, troubleshooting, and making repairs if required. The test executive program and TTY test program, described in the MAINTAIN III manual, in conjunction with the V70 Series processor maintenance manual, help isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the TC and use of the logic diagram. This section provides troubleshooting data, program tests, and a list of reference documents to be used as maintenance aids.

## 5.1.1 Equipment

The following is a list of recommended test equipment for maintaining the TC.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplett type 630

## 5.1.2 Test Programs

The condition of the TTY unit should be periodically checked using program tests. These tests for TC and TTY are provided as part of the regular troubleshooting package.

#### NOTE

One section of the TTY test program for ASR models includes a print suppression test. The 33 ASR does not perform this function, so this test program should be bypassed when testing the 33 ASR (refer to the MAINTAIN III manual).

The TTY test program is a good diagnostic aid because the data being sent are printed out and can be analyzed. Also, known input patterns can be generated (via keyboard or paper tape) and data can be analyzed in the computer or returned to the TTY for printed analysis. If for some reason, such as PTR failure, the test program tapes cannot be read, a simple input/output program for verification and troubleshooting of the TTY-TC operation can be entered

through the computer control panel. This program (figure 5-1) tests keyboard input and printer output:

- a. Enter the program through the control panel.
- b. Turn the TTY to ON-LINE.
- c. Program starts at address 000000.
- d. Any character input from the TTY is transferred back to the TTY as an output from the processor TC almost immediately. Various character patterns and functions of the TTY can be checked by this echo method.

Location ·	Command	Description
00000	101201	Sense read ready.
00001	000004	If yes, jump to 00004.
00002	001000	Jump back to 00000.
00003	000000	
00004	102501	Clear and input TTY character
		to A register.
00005	101101	Sense write ready.
00006	000011	If yes, jump to 00011.
00007	001000	
00010	000005	
00011	103101	Output A register (to TC).
00012	001000	Jump back to 00000.
00013	000000	

Figure 5-1. Basic Input/Output Test Program

## 5.1.3 TC/TTY Troubleshooting

The TTY units are normally trouble-free and require little attention; however, if operation is faulty, the following troubleshooting procedures are suggested. Visually inspect for broken belts, loose cams or components, loose or poorly seated connectors, blown fuses, or burned-out components.

#### NOTE

The TTY casework is cast and, therefore, somewhat fragile. Exercise care when removing and reinstalling it.

**GARBLING:** The following are possible sources of intermittent character change (printing or sending wrong characters).

TTY	Incorrect power supply output
TTY	Incorrect motor speed
TTY	Incorrect range adjustment
TC	Incorrect TC frequency
TTY-TC	Incorrect loop current (too low or too high)

MOTOR SPEED CHECK: The TTY character output rate must be 100 milliseconds per character. The motor speed, which is not adjustable, can be checked as follows.

- a. Check TRRA + with an oscilloscope. Set oscilloscope SYNC to positive internal and set scope time to 10 or 20 msec/cm.
- b. Hold down the RUBOUT and REPEAT keys on the TTY keyboard. Adjust oscilloscope to observe the TTRA + waveform. TTRA + should set on every stop bit 1 and remain set until a data-transfer-in is completed. The time from set to set should be 100 milliseconds. Switch the oscilloscope to observe that 10 characters occur each second. If single character time is off by more than 2 milliseconds, the TTY motor may require change, overhaul, readjustment, or other maintenance.

**TROUBLESHOOTING CHECK LIST:** If the TC and TTY are not operating:

- a. Check voltages.
- b. Check cable connections and board seating.
- c. Check that the TC clock (TCLK+) has a 570microsecond period.
- d. Check that both optical couplers are active in normal static nonoperating condition. If not, the source of the problem may be the TTY, the coupler loop supply, or the optical coupler.

If the TC and TTY have intermittent problems:

- a. Check voltages.
- b. Check cable connections and board seating.
- c. Remove and inspect the option board for loose components, poor solder connections, and wrong-value components.
- d. Check clock timing.
- e. Check signals across the optical couplers.

#### 5.2 POWER FAILURE/RESTART

PF/R maintenance consists of running the PF/R test program, troubleshooting, and making repairs, if required. The PF/R test program, described in the MAINTAIN III manual (98 A 9952 07x), in conjunction with the Varian 70 Series maintenance manual, helps isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the PF/R and use of the logic diagram.

## 5.2.1 Equipment

The following is a list of recommended test equipment for maintaining the PF/R.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplett type 630
- c. Squarewave generator
- d. Autotransformer, Variac or equivalent

### 5.2.2 Test Program

The PF/R test program is an integral part of the MAINTAIN II test program system. It is provided as part of the regular troubleshooting package.

PF/R operation should be periodically checked using the PF/R test program, under the control of the test executive program (92A0107-001). This test verifies that volatile registers and memory are not modified by a loss of power. Malfunctions are reported in the form of error messages and/or codes.

The PF/R test program is described in detail in the 620 test programs manual.

#### 5.2.3 Troubleshooting

Troubleshooting the PF/R comprises verification of input power, signal and performance test parameters and marginal ac power.

**INPUT POWER:** Verify +5V dc  $\pm 5$  percent and common (ground).

SIGNAL TEST: Load the PF/R test program, following the directions given in the 620 test programs manual. The program responds to power-down and power-up sequences initiated by the test operator.

PERFORMANCE TEST: Verifying the performance of the PF/R in the computer system requires use of the PF/R test program. The 620 test programs manual describes loading and operating procedures, expected results, and error conditions. In this test, power-down/power-up sequences are initiated by turning power off and on from the computer.

MARGINAL ac POWER TEST: To verify that the PF/R properly initiates a power-down sequence when ac power is below threshold, plug the ac power line into a heavy-duty autotransformer, and run the performance test, leaving the control panel power switch ON. Adjust the autotransformer for 110V ac and slowly change the voltage to 104V ac. A power-down sequence should be initiated when input goes below threshold.

#### 5.3 REAL-TIME CLOCK

RTC maintenance consists of running the RTC test program, troubleshooting, and making repairs, if required. The RTC test program described in the MAINTAIN III manual (document number 98A 9952 07x), in conjunction with the V70 Series processor maintenance manual, helps isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the RTC and use of the logic diagram.

## 5.3.1 Equipment

The following is a list of recommended test equipment for maintaining the RTC.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplett type 630

#### 5.3.2 Test Program

The RTC test program is an integral part of the MAINTAIN II test program system. It is provided as part of the regular troubleshooting package.

RTC operation should be periodically checked with the RTC test program, under the control of the test executive program (part number 92A0107-001). The variable interval and memory overflow interrupts and the free-running counter are software-timed and tested. Malfunctions are reported in the form of error messages and/or codes.

The RTC test program is described in detail in the MAINTAIN III manual (document number 98 A 9952 07x).

#### 5.3.3 Troubleshooting

Troubleshooting the RTC comprises verification of critical input power and timing parameters.

**INPUT POWER:** Verify +5V dc  $\pm 5$  percent and common (ground).

SCHMITT-TRIGGER CIRCUIT: Verify 24V rms, 50- or 60-Hz  $\pm$  5 percent sinewave input at P01-A05 and 50- or 60-Hz  $\pm$  5 percent squarewave output at E3. Check that the output signal follows the input signal.

**EXTERNAL TIMING SOURCE:** If a user-supplied external timing source (TP1) is jumpered to either pin E18 (free-running counter) or pin E14 (variable interval counter):

- a. Apply  $+5 \pm 0.5$ V dc to TP1. Measure  $+5 \pm 0.5$ V dc at
- b. Apply 0.0 ± 0.5V dc to TP1. Measure 0.0 ± 0.5V dc at E15.

## 5.4 MEMORY PROTECTION

MP maintenance consists of running the MP test program, troubleshooting, and making repairs, if required. The MP test program, described in the MAINTAIN III manual, in conjunction with the V70 Series processor manual, helps isolate an error condition. Troubleshooting is facilitated by familiarization with the operation of the MP and use of the logic diagram.

## 5.4.1 Equipment

The following is the recommended test equipment for maintaining the MP.

- a. Oscilloscope, Tektronix type 547
- b. Multimeter, Triplett type 630

## 5.4.2 Test Program

The MP test program is an integral part of the MAINTAIN II test program system. It is provided as part of the regular troubleshooting package.

MP operation should be checked with the MP test program (92A0105-002), under the control of the test executive program (92A0107-001). MP malfunctions are reported in the form of error messages and/or codes.

The MP test program is described in detail in the MAINTAIN III manual (98 A 9952 07x).

## 5.4.3 Troubleshooting

Turn the computer off, open the front panel on its hinges, connect the option board in the top slot, turn the computer on, and make the following checks.

**INPUT POWER:** Verify +5V dc  $\pm 5$  percent and common (ground).

MANUAL TESTS: Performing the following manual tests, in conjunction with the MP test program, ensures a thorough test of the operation of the MP. Before executing the test subroutines described below, press RESET and set run mode.

MASK REGISTER ADDRESSING: Select a mask register and verify that its contents are not altered by data-transfer-out operations.

Address	Instruction	Mnemonic	Decription
000100	100045	EXC	Select mask register 0
000101	010113	LDA	
000102	103145	OAR	Load mask register
000103	010114	LDA	
			(continued)

Address	Instruction	Mnemonic	Description
000104	103105	OAR	Addressing test 1
000105	103165	OAR	Addressing test 2
000106	103155	OAR	Addressing test 3
000107	103141	OAR	Addressing test 4
000110	103147	OAR	Addressing test 5
000111	103144	OAR	Addressing test 6
000112	000077	HLT	
000113	052525	DATA	
000114	125252	DATA	

Begin at address 000100. After execution of the HLT instruction, verify that the contents of mask register 0 are 052525.

I/O INTERRUPT CONTROL: Using the sample subroutine described below, verify that:

- a. MP normal performance of the I/O sequence.
- b. Acknowledgment of an MP interrupt request disables MP until reenabled by an I/O instruction.
- c. No interrupts occur when the MP is disabled, even when programs containing known errors are executed; in this case, change the contents of address 000124 to 005000 (NOP) for this step only.
- d. BINTE- is held false to lock out lower-priority external device controllers during an MP-generated interrupt.

Address	Instruction	Mnemonic	Description
000022	001000	JMP	I/O error interrupt address
000023	000124		
000120	100045	EXC	Select mask register 0
000121	006010	LDAI	Set up mask
000122	000001		
000123	103145	OAR	Load mask register
000124	100645	EXC	Enable MP
000125	001000	JMP	
000126	001100		
001100	005000	NOP	
001101	100045	EXC	I/O instruction unpro tected
001102	000007	HLT	

INTERRUPT CONTROL: Verify that the CPU can be interrupted from a program operating in an unprotected area to a subroutine in a protected area by a non-MP-generated interrupt request. Verify that no errors are detected and that the MP does not generate an error interrupt request.

Address	Instruction	Mnemonic	Description
000000 000001	001000 000010	JMP	Control panel interrupt address
000010 000011 000012	005000 000077 001000	NOP HLT JMP	Halt after successful test Return to unprotected area

Address 000013	Instruction 001140	Mnemonic	Description
000026 000027		JMP	
000040	000777	HLT	Halt on test failure
000150 000151 000152	006020		Select mask register 0 Set up mask
000153 000154 000155	103245 100645 001000	EXC	Load mask register Enable MP Jump to unprotected area
000156 001140 001141		JMP	Loop in unprotected area

Start execution of the subroutine at address 000151. During the unprotected-area loop, issue a control panel interrupt by pressing INT. The program should halt with 000077 in the I register. To reenter the loop in the unprotected area, press START.

UNINTERRUPTABLE INSTRUCTIONS: Verify that non-MP-generated interrupt requests are not recognized by the CPU immediately following the execution of noninterruptable instructions.

Address	Instruction	Mnemonic	Description
000000	001000	JMP	Control panel interrupt
000001	000162		address
000160	006010	LDAI	Load A register positive
000161	000077		
000162	100045	EXC	External control instruction
000163	003004	XAN	Execute, condition not met
000164	000077		Loop
000165	001000	JMP	
000166	000162		

Start execution of the subroutine at address 000160. Ground IURX— on the option board and, in run mode, verify with an oscilloscope that OINT— is inhibited during HLTD and the execution of the EXC and XEC instructions.

STEP MODE OPERATION: Verify that non-MP-generated interrupt requests are not recognized by the CPU immediately following the execution of a non-HLT, non-EXC, and non-XEC instruction in step mode.

Address	Instruction	Mnemonic	Description
000000	001000	JMP	Interrupt address
000001	000002		
000002	000007	HLT	
000166	001000	JMP	Loop at 000166
000167	000166		

Ground IURX- on the option board and step through the loop at 000166. Verify that no interrupts occur.

#### 5.5 PARITY

PARITY maintenance consists of troubleshooting and making repairs as required. Troubleshooting with the oscilloscope and multimeter is facilitated by familiarization with the operation of the PARITY and use of the logic diagram.

#### Test PARITY as follows:

- a. Use a functioning V70 series computer system.
- b. Enable PARITY interrupts.
- c. Output the bit patterns in table 5-1 from processor to memory in consecutive locations. Check that the parity bits are in the correct logical states at the time that YDNM— samples the memory bus, that memory bus timing requirements are met and that no interrupts occur.
- d. Input the table from memory and check that no interrupts occur.
- e. Remove jumper clip from bits 16 and 17 of the memory word on the option board so that on read-from-memory operations the parity bits to the parity circuits will be zero at all times.
- f. Input the table again as in (d) and check that a parity interrupt occurs for each word input except 8 and 16. With an oscilloscope check that both EWRPR + and EWLPR + are low at the high-to-low transition of EKRDD-
- g. Repeat the above tests with interrupts disabled by grounding ENTR1- and check that no interrupts occur.

- Repeat the above tests (c) through (f) with interrupts disabled by grounding ENTR1- and check that no interrupts occur.
- Repeat the above tests (c) through (f) with interrupts disabled by the system reset on the front panel and check that no interrupts occur.
- Repeat the above tests (c) through (f) and individually force FINTE- and BINTE- low and check that PRNE- is high.
- k. With computer in step, perform system reset and check that PRNE- is high when FOS- is low and that PRNEgoes low when FOS- goes high.

If any of the above tests fail, repair the cause of the failure by tracing backwords through the logic, finding the cause, and replacing the defective component.

#### 5.6 PRIORITY MEMORY ACCESS

PMA maintenance consists of running test programs, troubleshooting, and making repairs, if required. Troubleshooting is facilitated by familiarization with the operation of the PMA and controllers, and with their respective logic diagrams.

The PMA test and associated hardware tests are not part of this manual as they are designed for in-house testing only. This section of the manual is intended for field-service troubleshooting.

Table 5-1. Parity Check Pattern

Byte					Left	Byte	:							Rig	ht				
Memory Bits		15	14	13	12	11	10	9	8	7	7	6	5	4	3	2	1	0	16
	1	1	1	0	0	0	0	0	0	1	 0	0	0	0	0	0	0	0	1 ر
	2	0	1	1	0	0	0	0	0	1					$\overline{}$				1
Word No.	3	0	0	1	1	0	0	0	0	1					i				1
	4	0	0	0	1	1	0	0	0	1					i				1
	5	0	0	0	0	1	1	0	0	1					i				1
	6	0	0	0	0	0	.1	1	0	1					ــنــ				_ 1
	7	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	`1
	8	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	.9	,0	0	0	0	0	0	0	Ο,	1	1	1	0	0	0	0	0	0	1
	10	_								1	0	1	1	0	0	0	0	0	1
	11					!				1	0	0	1	1	0	0	0	0	1
	12					ļ .				1	0	0	0	1	1	0	0	0	1
	13					1				1	0	0	0	0	1	1	0	0	1
	14					1				1	0	0	0	0	0	1	1	0	1
	15	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1
	16	1	Ō	Ō	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

## 5.6.1 Equipment

The following is a list of recommended test equipment for maintaining the PMA.

- a. Oscilloscope, Tektronix 547 (or equivalent)
- b. Multimeter, Triplett type 630 (or equivalent)

### 5.6.2 Troubleshooting

If an error condition exists, make the following checks on the PMA and controller boards before attempting dynamic tests

- a. Check voltage levels to ensure that the 5.0V dc power supply is correctly adjusted.
- b. Check cable connections and board seating.
- Remove the boards and inspect for loose components, poor solder connections, incorrect IC locations, and incorrect component values.
- d. Check jumpers for correct connections for the mode under test.

Once these checks have been completed and the boards are replaced, perform the following dynamic checks.

a. After loading the test program and while the PMA is continually accessing memory at location 0777777, verify that memory address lines MYA00 + through MYA17 + are stable 40 nanoseconds after AACKA goes true, and remain stable until AACKA goes false (make measurements at the 1.5V level). The PMA should send read transfers continuously from the above location (if the PAxx + lines are left open) when the following jumpers are connected:

> READ- to ground REQ1- to ground ACK1- to GO-

- b. Verify that the PMA can address all 32K of memory. Use the test setup in step a and ground each PAxx + line to ensure that the respective MYDxx + lines go false.
- c. Verify that the PMA logic is initialized and the PMA system reset signal SYRT-P goes true when the reset switch on the console is pressed. SYRT-P remains low during the time the reset switch is pressed.
- d. Verify that the PMA logic is also initialized by PMA reset signal PMRS-. To do so, ground PMRS- and check that ARST- goes low (true).

If an error condition still exists after these checks, replace the PMA and send the malfunctioning one back to the Sperry Univac test laboratory. The PMA laboratory tester, in conjunction with the computer and PMA test program, will make the following dynamic tests:

- a. The Input Block Test checks the ability of the PMA option to transfer accurately a 256-word block of data into memory through each of the four PMA channels.
- b. The Output Block Test checks the ability of the PMA to transfer accurately a 256-word block of data from memory through each of the four PMA channels.
- c. The Read Word/Write Word Test checks the ability of the PMA to transfer accurately a block of data from memory and to replace it in memory at the maximum data transfer rate. All four channels are tested sequentially.
- d. The Priority Test verifies the following:
  - The PMA priority logic correctly assigns priority to requests for data transfer.
  - 2. The PMA control logic functions correctly.
  - The memory cycle rate is successfully synchronized to a rate less than the maximum by reserving a memory cycle and delaying the memory start signal.

# **SECTION 6**

OB09±

# **MNEMONICS**

This section contains lists of option-board signal mnemonics. Immediately below are the mnemonics for the common logic, followed in the subsequent subsections by lists for the individual options.

Mnemonic	Description
DRYX-I	I/O bus data ready
EB00-I	I/O bus bit 00
EB01-I	I/O bus bit 01
EB02-I	I/O bus bit 02
EB03-I	1/O bus bit 03
EB04-I	I/O bus bit 04
EB05-I	I/O bus bit 05
EB06-I	I/O bus bit 06
EB07-I	I/O bus bit 07
EB08-I	I/O bus bit 08
EB09-I	1/0 bus bit 09
EB10-I	I/O bus bit 10
EB11-I	I/O bus bit 11
EB12-I	I/O bus bit 12
EB13-I	I/O bus bit 13
EB14∙I	I/O bus bit 14
EB15-I	I/O bus bit 15
FRYX-I	I/O bus function ready
IUAX-I	I/O bus interrupt acknowledgment
IUCX-I	I/O bus interrupt clock
IUJX-I	I/O bus interrupt jump
IURX-I	I/O bus interrupt request neg.
LK82 +	Free-running 82-nanosecond clock
LK82-	Free-running 82-nanosecond clock neg.
MFC-	165-nanoseconds full clock
MFCO +	Memory free-running clock
MFHCO+	165 management half starts
MHC-	165-nanoseconds half clock
MHCO+	Oution board common logic clock
MOCLK±	Option board common logic clock
MTRC-	Option board common logic clock input for RTC and TTY
OBOUTA-	Option board common logic receiver
OBOUTA-	disabler A
OBOUTB +	Option board common logic driver enabler B
OBOUTB-	Option board common logic receiver
080018-	disabler B
OBOUT +	Option board common logic driver enabler A
OBOUT-	Option board common logic output driver
00001-	enabler
OB00-	Option board common logic bit 00
OB01±	Option board common logic bit 01
OB02±	Option board common logic bit 02
OB03±	Option board common logic bit 03
OB04±	Option board common logic bit 04
OB05±	Option board common logic bit 05
OB05 <u>±</u> OB06±	Option board common logic bit 05
OB00± OB07±	Option board common logic bit 07
OB07 <u>±</u> OB08±	Option board common logic bit 07
OB09±	Option board common logic bit 09
0000	option board common logic bit 03

OB10±	Option board common logic bit 10
OB11±	Option board common logic bit 11
OB12±	Option board common logic bit 12
OB13±	Option board common logic bit 13
OB14±	Option board common logic bit 14
OB15±	Option board common logic bit 15
ODRYX+	Option board common logic data ready
OFRYX+	Option board common logic function ready
OIUAX +	Option board common logic-interrupt ack.
OIUCX +	Option board common logic-interrupt clock
OIUJX +	Option board common logic-interrupt jump
OIURX±	Option board common logic interrupt
	request
OSYRT +	Option board common logic system reset
SYRT-I	I/O bus system reset
TR82 +	82.5-nanosecond clock to RTC and TTY

Description

# **6.1 TELETYPE CONTROLLER**

Mnemonic

Mnemonic	Description
IUAA-I	Output (write) interrupt line to PIM
IUBB-I	Input (read) interrupt line to PIM
OBOUT-	Option board common I/O logic output
	driver enable R
OB00-	Option board common I/O logic bit 00
OB01-	Option board common I/O logic bit 01
OB02-	Option board common I/O logic bit 02
OB03-	Option board common 1/O logic bit 03
OB04-	Option board common I/O logic bit 04
OB05-	Option board common I/O logic bit 05
OB06-	Option board common I/O logic bit 06
OB07-	Option board common I/O logic bit 07
OB11-	Option board common I/O logic bit 11
OB12-	Option board common I/O logic bit 12
OB13-	Option board common I/O logic bit 13
OB14-	Option board common I/O logic bit 14
ODRYX+	Option board common I/O logic data ready
OFRYX +	Option board common I/O logic function ready
OIUAX+	Option board common I/O logic-interrupt ack.
OSYRT +	Option board common I/O logic system reset
SERX-I	Sense response
TAQD +	Output of first 4-bit counter
TBQD +	Output of second 4-bit counter
TBREA +	TC input character ready
TBRL-	MOS transmitter load buffer
TB00-	Internal I/O bus bit 00
TB05-	Internal I/O bus bit 05
TCCLK +	Internal 82-nanosecond clock
TCLK +	MOS transmitter/receiver clock pos.
TCLK-	MOS transmitter/receiver clock neg.
TCQB +	QB output of third 4-bit counter
TCQC+	QC output of third 4-bit counter
TCQD+	QD output of third 4-bit counter

Mnemonic	Description	6.2 POW	ER FAILURE/RESTART
TDA +	Device address 01 detected	Mnemonic	Description
TDA +	Lower five bits of device address 01		
TDRA +	MOS receiver data ready flag repowered	E0040 :	
TDRIO +	AND of ODRYX +, TDTIO +	FCS12 +	Sequence state 01 or 10 decoded
TDRR-	•	FCS1 +	Sequence state 01 decoded
TDR +	Reset data ready flag MOS receiver data ready flag	FCS2 +	Sequence state 10 decoded
TDTIO +	Data-transfer flip-flop (in or out) set	FCX1R+	Reset FCX1 +
TDTI+	Data-transfer-in flip-flop pos.	FCX1 +	Least-significant sequencer flip-flop
TDTI-	Data-transfer-in flip-flop neg.	FC1XR+	Reset FC1 X +
TDTO +	Data-transfer-out flip-flop pos.	FC1 XS +	Set FC1 X +
TDTO-	Data-transfer-out flip-flop neg.	FC1X+	Most-significant sequencer flip-flop
TDTWR +		FINTE-	Interrupt priority output
TEXC-	Internal reset enabler	FIOAK + FIOD +	PF/R interrupt priority
TFRDA +	AND of TDA +, OFRYX +	and the second s	Interrupt response flag PF/R one-shot
TFRDA-	Inversion of TFRDA	FOS- FRST-	Reset PF/R sequencer
TINZA +	Internal initializer pos. repowered	OBOUT-	Common logic output
TINZA-	Internal initializer neg. repowered	OBOUT-	E-bus bit 1 for interrupt address
TINZ +	Internal initializer pos.	OB01- OB05-	E-bus bit 5 for interrupt address
TINZ-	Internal initializer neg.	OINT-	Internal interrupt output
TIUAX-	Internal interrupt line	OIURX-	Interrupt request
TJDTI +	J-input to data-transfer-in flip-flop	OPSTRT-	Start
TJDTO +	J-input to data-transfer-out flip-flop	SPFA-	PF/R alarm from power supply
TKIO+	Clock to data transfer in and out flip-flops	J	Trivial and the policy outpris
TLOBF +	Data-transfer-out load buffer	63 RFAI	L-TIME CLOCK
TODRR-	Neg. output of data-ready reset one-shot	U.S INEAL	E-THINE GEOOR
TOE +	MOS receiver overrun error flag pos.	Mnemonic	Description
TOE-	MOS receiver overrun error flag neg.	Willemonic	Description
TRI-	MOS receiver input	AK165 +	165-nanosecond clock from the memory-
TRR00 +	MOS receiver data bit 00		protection logic
TRR01 +	MOS receiver data bit 01	CCS3D +	Increment-and-replace instruction from proc. pos.
TRR02 +	MOS receiver data bit 02	ETR +	External timing source
TRR03 +	MOS receiver data bit 03	ETR-	External timing source return
TRR04 +	MOS receiver data bit 04	LFRFC+	24V ac output from the computer power supply
TRR05 +	MOS receiver data bit 05	LFRFC-	24V ac return from the computer power
TRR06 +	MOS receiver data bit 06		supply
TRR07 + TRS +	MOS receiver data bit 07 TC receiver ready	MIL14A-	Memory input latch bit-14 from processor
TR82 +	82.5-nanosecond clock from common logic		neg.
TSYST-	Internal system reset from front panel	OBOUT-	Enable I/O common-logic output
TTBRE +	MOS transmitter buffer register empty flag	OB00-	Option board common I/O logic bit 00
TTBREA +		OB01-	Option board common I/O logic bit 01
TTDB0 +	Data-transfer-out buffer register bit 0	OB02-	Option board common I/O logic bit 02
TTDB1 +	Data-transfer-out buffer register bit 1	OB03-	Option board common I/O logic bit 03
TTDB2 +	Data-transfer-out buffer register bit 2	OB04-	Option board common I/O logic bit 04
TTDB3 +	Data-transfer-out buffer register bit 3	OB05- OB06-	Option board common I/O logic bit 05 Option board common I/O logic bit 06
TTDB4 +	Data-transfer-out buffer register bit 4	OB07-	Option board common I/O logic bit 06
TTDB5 +	Data-transfer-out buffer register bit 5	OB07-	Option board common I/O logic bit 08
TTDB6 +	Data-transfer-out buffer register bit 6	OB09-	Option board common I/O logic bit 09
TTDB7 +	Data-transfer-out buffer register bit 7	OB10-	Option board common I/O logic bit 10
TTROA +	MOS transmitter output pos. repowered	OB11-	Option board common I/O logic bit 11
TTRO +	MOS transmitter serial output pos.	OB12-	Option board common I/O logic bit 12
TTRO-	MOS transmitter output neg.	OB12-	Option board common I/O logic bit 13
TTR +	Transmitter or receiver ready sense line	OB14-	Option board common I/O logic bit 14
TTS +	Output ready sense response	OB15-	Option board common I/O logic bit 15
TTWR +	2XMOS transmitter/receiver clock	ODRYX+	Option board common I/O logic data ready
TTYR +	Teletype interface in pos.	OFRYX+	Option board common I/O logic function ready
TTYR-	Teletype interface in neg.	OIUAX +	Option board common I/O logic interrupt ack.
TTYT +	Teletype interface out pos.	OIUCX +	Option board common I/O logic interrupt clock
TTYT-	Teletype interface out neg.	OIUJX +	Option board common I/O logic interrupt jump
TYCLR-	Teletype interface current-loop return	OIURX-	Common logic interrupt request neg.

Mnemonic	Description	Mnemonic	Description
OSYRT +	Option board common I/O logic system reset	RFR08 +	Free-running counter output bit 08 pos.
PRRTCI-	Priority-in input from a higher-priority	RFR09 +	Free-running counter output bit 09 pos.
	controller	RFR10 +	Free-running counter output bit 10 pos.
PRRTCO-	Priority-out to a lower-priority controller	RFR11 +	Free-running counter output bit 11 pos.
RBS03	Inverted source of OB03-	RFR12 +	Free-running counter output bit 12 pos.
RBS04-	Inverted source of OB04-	RFR13+	Free-running counter output bit 13 pos.
RBT14 +	Interval memory input-latch bit 14 pos.	RFR14+	Free-running counter output bit 14 pos.
RB01 +	Interrupt address or free-running counter bit 1 pos.	RFR15+	Free-running counter output bit 15 pos.
RB02 +	Interrupt address or free-running counter bit 2 pos.	RICCL-	Output flip-flop following variable clock
RB <b>0</b> 5 +	Interrupt address of free-running counter bit 5 pos.	KICCL-	source neg.
RCA +	Output of first stage of the variable-interval counter	RINT-	5
TR82 +	82.5-nanosecond clock from common logic	RIROO-	RTC executing interrupt neg. Interval-selection register output bit 00 neg.
RCB +	Output of second stage of the variable-interval counter	RIR01-	Interval-selection register output bit 00 neg.
RCC +	Output of third stage of the variable-interval counter	RIR02-	Interval-selection register output bit 01 neg.
RCLK +	Internal 12 MHz clock	RIR03-	Interval-selection register output bit 02 neg.
RC08 +	Output of first-programmed counter	RIR04-	Interval-selection register output bit 03 neg.
RC128 +	Output of second programmed counter	RIR05-	Interval-selection register output bit 04 neg.
RDA47 +	Device address 047 decoded pos.	RIR06	Interval-selection register output bit 05 neg.
RDA47-	Device address 047 decoded neg.	RIR07-	Interval-selection register output bit 07 neg.
RDDTI +	Data-transfer-in flip-flop input	RIR08-	Interval-selection register output bit 08 neg.
RDHT	RDTI flip-flop preset	RIR09-	Interval-selection register output bit 09 neg.
RDRY-	Inversion of ODRYX	RIR10-	Interval-selection register output bit 10 neg.
RDTIA +	Data-transfer-in flip-flop pos. repowered	RISTB-	Variable interval interrupt to interrupt-
RDTI +	Data-transfer-in flip-flop pos.		generation logic
RDTI-	Data-transfer-in flip-flop neg.	RIUA +	Internal RTC interrupt acknowledgment pos.
RDTO +	Data-transfer-out flip-flop pos.	RIUA-	Internal RTC interrupt acknowledgment neg.
RDTO-	Data-transfer-out flip-flop neg.	RRIUC+	Internal RTC interrupt clock
REDS-	Preset memory overflow test enabler	RIUJ+	Internal RTC interrupt jump
DEMT	flip-flop neg.	RJM +	Enable internal RTC interrupt jump
REMT + RETR +	Memory overflow test flip-flop enabler pos. Internal/external timing source pos.	RJ <b>M</b> -	Internal RTC interrupt jump jumper
RETR-	- · · · · · · · · · · · · · · · · · · ·	RKFCL+	Free-running counter clock
REXCE-	Internal/external timing source neg. Enable EXC instruction decoder	RKFRY-	Clock data-transfer flip-flops
REXOO-	EXC instruction decoder - 0	RKMFI+	K-input to memory overflow interrupt flip-flop
REX01-	EXC instruction decoder - 0	RKVIC+	Variable-interval-counter clock
REX02-	EXC instruction decoder - 2	RKVII +	Variable-interval-interrupt flip-flop clock
REX03-	EXC instruction decoder - 3	RK10K +	Clock 10 KHz flip-flop
REX04-	EXC instruction decoder - 4	RK660 +	660-nanosecond free-running clock pos.
REX05-	EXC instruction decoder - 5	RK660-	660-nanosecond free-running clock neg.
REX06-	EXC instruction decoder - 6	RLF+	Internal line frequency source pos.
RFIP+	Clock RMFL flip-flop	RLF-	Internal line frequency source neg.
RFMN-	Execute memory-overflow interrupt neg.	RLVIC-	Load variable-interval counter neg. true to load
RFRCK +	Free-running counter clock	RMFI+	Memory-overflow-interrupt flip-flop pos.
RFRCK +	Input to free-running counter from frequency	RMFI-	Memory-overflow-interrupt flip-flop neg.
	selection circuit	RMFL+	Memory overflow latch flip-flop pos.
RFRCK-	Input to free-running counter from	RMFL-	Memory overflow latch flip-flop pos.
	frequency selection circuit neg.	RMOE +	Memory overflow enabling flip-flop
RFREN +	Preset term to RKFCL flip-flop	RMTFF+	Memory overflow test flip-flop pos.
RFRY+	Internal RTC function-ready pos.	ROUT +	Output data to 1/O common logic pos.
RFRY-	Internal RTC function-ready neg.	RPDTO-	Preset data-transfer-out flip-flop
RFR00 +	Free-running counter output bit 00 pos.	RPRM+	Internal RTC priority-in line
RFR01 +	Free-running counter output bit 01 pos.	RPVIE-	Preset varible-interval-interrupt flip-flop
RFR01-	Free-running counter output bit 01 neg.	RRME-	Reset memory-overflow-enabler flip-flop
RFR02+	Free-running counter output bit 02 pos.	RRRMT-	RMTFF flip flop reset
RFR02-	Free-running counter output bit 02 neg.	RRST +	Reset RTC pos.
RFR03+	Free-running counter output bit 03 pos.	RRST	Reset RTC neg.
RFR04 +	Free-running counter output bit 04 pos.	RRVIE-	Reset varible-interval-interrupt flip-flop
RFR05+	Free-running counter output bit 05 pos.	RSYRT-	Inversion of OSYRT
RFR05-	Free-running counter output bit 05 neg.	RTC-	REMT and RMTFF flip-flops clock
RFR06+	Free-running counter output bit 06 pos.	RTINT +	Enable interrupt request pos.
RFR07 +	Free-running counter output bit 07 pos.	RTINT-	Enable interrupt request neg.

Mnemonic	Description	Mnemomic	Description
RTRST-	Reset clock-control logic	BKIAR-	Instruction address register clock
RTRSTB-	Reset control logic neg.	BKIA-	BANPT
RVC00 +	Output of variable-interval counter bit 00 pos.	BKIER-	Addressing-error flag clock
RVC00-	Output of variable-interval counter bit 00 neg.	BKISA-	BIER
RVC01 +	Output of variable-interval counter bit 01 pos.	BKISB +	Memory-protection clock
RVC02 +	Output of variable-interval counter bit 02 pos.	BKLDL+	BPMA + clock
RVC03 +	Output of variable-interval counter bit 03 pos.	BKMWA +	BMWAB- and BMWAA- clock
RVC04 +	Output of variable-interval counter bit 04 pos.	BKMWE +	BDIEN + clock
RVC05 +	Output of variable-interval counter bit 05 pos.	BMPEN +	Memory protection enabled flip-flop
RVC06 +	Output of variable-interval counter bit 06 pos.	BMRNN +	Memory mask register
RVC07 +	Output of variable-interval counter bit 07 pos.	BMRQY-	Memory request
RVC08 +	Output of variable-interval counter bit 08 pos.	BMWAA-	Mask register write address bit A
RVC09 +	Output of variable-interval counter bit 09 pos.	BMWAB-	Mask register write address bit B
RVC10 +	Output of variable-interval counter bit 10 pos.	BMWEL-	Enable mask register lower addresses for
RVC11 +	Output of variable-interval counter bit 11 pos.		writing
RVICK +	Variable-interval-counter clock	BMWEN +	Enable I/O for writing
RVICK +	Variable-interval-clock source	BMWEU-	Enable mask register upper addresses for
RVICLE +	Enable variable-interval load flip-flop pos.		writing
RVICLE-	Enable variable-interval load flip-flop neg.	BMWL +	Select lower mask register addresses for writing
RVIC1 +	AND of RCA + RCB + RCC +	BNPTR-	Address-error flag reset
RVIE +	Enable variable-interval-interrupt flip-flop	BPMA +	Memory transfer to instruction register 1 flag
RVII-	Variable-interval-interrupt flip-flop interrupt	BRST-	Reset memory protection
	request neg.	BSPRO +	Memory segment protected
RVIL+	Variable-interval-interrupt latch flip-flop pos.	CACIDE +	Enable instruction decoder
RVIL-	Variable-interval-interrupt latch flip-flop neg.	CIDHLT +	Decode halt instruction
RVI+	Variable-interval-interrupt flip-flop interrupt	CIDIO +	Decode I/O instruction
D10KII I	request pos.	CIDJMK +	Decode jump and mark instruction
R10KH+	10 KHz flip-flop pos.	CINMPC-	Execution instruction flag
R10KH-	10 KHz flip-flop neg.	DJUMP +	Processor jump instruction execution
R20KH +	20 KHz flip-flop pos,	IUAX + MCRB +	Interrupt acknowledgment
R20KH-	20 KHz flip-flop neg.	MFCO +	Processor memory request
		MIMC1 +	Memory free-running clock
6.4 MEM	ORY PROTECTION	MRSIA-	Processor write-into-memory status flag Memory strobe complete
Mnemonic	Description	MTM1I+	•
	5 5 5 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5 1 5	MWLY +	Enable memory transfer to instruction register 1 Write into memory left byte
BADJ-	Jump error flag	MYANN+	Memory address bus
BADDF +	Overflow error flag	OBNN-	Common logic E-bus
BADWT <del>-</del> BAER-	Write error flag	OBOUT-	Enable common logic E-bus output
BAFST +	Jump, write, or overflow error	OINT-	Memory protection internal interrupt
BAF51 +	Processor memory request flip-flop First clock period of processor memory cycle	OIURX-	Memory protection interrupt request
BARTT	Address error flag	WWRY+	Write into memory right byte
BARST-	Memory protection reset		The state of the s
BDIEN +	Enable memory protection onto E-bus		

	memory protection recet		
BDIEN+	Enable memory protection onto E-bus	6.5 MEMORY PARITY	
BDIENA +	Repowered BDIEN +		
BENWP +	Address error flag	Mnemonic	Description
BFAD+	Memory protection I/O address decoder		· · · · · · · · · · · · · · · ·
BIANN +	Memory protection memory address register	BFAD +	Device address decoder
BIERS +	Set term for BIER	BINTE +	Memory protection interrupt active
BIER +	I/O or halt instruction error flag	BRST-	System reset repowered
BINIO-	I/O instruction error flag	EADxx-	Parity-interrupt address drivers
BINPT	Delayed addressing error flag	EENB+	Enable parity-interrupt flip-flop
BINRS +	Interrupt response flag	EINL+	Ninth bit into parity checker/generator
BINTA +	Enable common logic E-bus interrupt response		(left byte)
	output	EINR+	Ninth bit into parity checker/generator
BINTE-	Memory protect interrupt priority output		(right byte)
BIOS +	Set term for BINIO-	EINTR-	Enable parity-interrupt sequencer
BIWENS +	Jump-and-mark flag set	EINT +	Parity-interrupt flip-flop
BIWENS-	Jump-and-mark flag reset	EINB +	Enable parity-priority out
BIWEN-	Jump-and-mark flag	EIODS +	Parity interrupt cycle
BKDIE +	BMWEN + clock	EIOD +	Parity-error interrupt flip-flop
			· · · · · · · · · · · · · · · · · · ·

Mnemonic	Description	Mnemonic	Description
EIUX1 +	Enable parity interrupt	AMDCI	Memory-sequencer idle
EKENB	Enable parity interrupt flip-flop clock	AMDCx	Memory-sequencer state x
EKRDD-	Delayed parity-error flip-flop clock	AMDEN	Memory data-bus enabled
EKRD-	Parity-error flip-flop clock	AMFx	Memory-sequencer bit-x flip-flop
ENTR1-	Parity option disabled by jumper	AM1A1	Memory-sequencer bit 1 OR set
ERDL+	Parity check (left byte)	AM1A2	Memory-sequencer bit 1 OR set
ERDR +	Parity check (right byte)	AM1E1	Memory-sequencer bit 1 AND set
EREAD +	Enable parity-error flip-flop clock	AM1E2	Memory-sequencer bit 1 AND set
ERERR-	Parity-error flip-flop direct reset	AM1S	Memory-sequencer bit 1 set
ERER +	Parity-error flip-flop	APDEN	PMA data-bus enabled
ERERS +	Parity-error flip-flop set	APRIX	Bit-x priority gate
EWLPR +	Parity error left byte	ARDCI	Request-sequencer decoder idle
EWRPR +	Parity error right byte	AREAD	Memory-sequencer output flip-flop
EWTL +	Input parity left byte .	ARFx	Request-sequencer bit x
EWTR+	Input parity right byte	AROQ	82-nanosecond request flip-flop
FINTE-	Power failure active	AROQS	82-nanosecond request flip-flop set
FOS-	Power-failure one-shot	ARQ	Request present
MAKO+	Memory cycle for PMA	ARQA	Request flip-flop AND reset
MWLY +	Memory left byte input	ARQR	82-nanosecond request flip-flop reset
MWRY +	Memory right byte input	ARQx	Request bit-x flip-flop
MYDxx	Memory data-bus bits	ARQxS	Request bit-x (receiver output)
OBOUT-	Option board common I/O logic output	ARST	PMA reset
	driver enabler	ARSTA	PMA reset (receiver output)
OBxx-	I/O bus bit	ART1S	Countdown-counter bit 1 set
OFRYX +	Interrupt address clock	ARTx	Countdown-counter bit x
OIUAX +	Interrupt cycle	AR123R-	Request-sequencer bits 1, 2, and 3 OR reset
OIUCX +	Interrupt clock	ARxR	Request-sequencer bit-x flip-flop reset
OIURX-	Parity interrupt request	ARxS	Request-sequencer bit-x flip-flop set
PRNE-	Parity priority out	ASTRT +	Start flip-flop (not used)
YDNM +	Memory acknowledgment	ATGO	Countdown completed
		CPMAST	Start PMA controllers (not used)
6.6 PRIC	RITY MEMORY ACCESS	DBxx	Data-buffer bit xx
		FINTE	Power-failure/restart active
Mnemonic	Description	GO	PMA controller acknowledgment
		GOA	PMA controller acknowledgment (receiver
AAxx-	PMA address-buffer bit xx		output)
ABxxS +	PMA address-buffer bit xx (receiver output).	GOAD	GOA + delayed 30 nanoseconds
ACK	PMA OR gate	HOG	PMA continuous request to memory
ACKEN	Acknowledgment clock enabled	HOGA +	PMA continuous request inverted
ACKJ	PMA jumper	HOGA	PMA continuous-request (receiver output)
ACKx	Channel x acknowledgment	LK82 +	Common logic 82-nanosecond clock
ACKXS	Channel x acknowledgment set	MAKO	Memory-priority acknowledgment
ACOMP	Compatible mode selected	MFCO-	Memory free-running clock
ADDN	Memory cycle completed repowered	MHGY	PMA to HOG memory if PF/R inactive
ADFx	Data-sequencer bit x	MOCLK-	Common logic free-running clock
ADxS	Data-sequencer bit x set	MRQY	Memory-port priority request
ADxx	PMA data-buffer bit xx	MWLY	Memory-bus read/write left byte
ADxxL+	PMA data-buffer bit xx	MWRY	Memory-bus read/write right byte
ADxxL-	PMA data-buffer bit xx repowered	MYABxx	Memory address bit xx
ADxxS	Memory data-buffer bit xx (receiver output)	MYDBxx	Memory data-bus bit xx
AGO	PMA-bus GO delayed and converted	NHCO +	Common-logic 165-nanosecond clock
AGOL	GO-latch flip-flop	ORQM	165-nanosecond request flip-flop
AGOLS	GO-latch flip-flop set	PAxx	PMA-bus address bit xx
AGOS	GO pulse set	PDxx	PMA controller to reset PMA
AHSM	Not used	PMRS	PMA-controller to reset PMA
AKEND	Acknowledgment enabled	READ	PMA bus output (receiver output)
AKENR	Acknowledgment enabled reset	READA	PMA-bus output (receiver output)
AKMD	Memory data-buffer clock Free-running 165-nanosecond clock	REQ× START	PMA hus start (not used)
AK165		- · · · · ·	PMA bus reset (controller cleared)
AK41	Free-running 41-nanosecond clock	SYRT-P	PMA-bus reset (controller cleared)
AK82	Free-running 82-nanosecond clock	YDNM	Memory cycle completed

SOURCE PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. J .W .D PL 81/12/28 777 W0101332 16 1 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC | PCD | COMM CODE PCC SIZE CLASS TYPE OPTION BOARD OPTION EΑ PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG FIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. ZD28 95039 i-01 PL REV AF. PIC REV AE. RANGE OO - OB EIR RELEASED 81/12/11 7027 94796 -02 PL REV AE. PIC REV AE. RANGE DD - DB EIR RELEASED 81/05/12 \*\*\*\* \*\*\*\*\*\*\* | \*\*\* | \*\* | \* \* 14 EA W8600015 i-00 LABEL, IDENTIFICATION BLK LTR WHT BKGD R001 6601891 -00 CABLE INSTL - 7 IN CHASSIS RDD 2 6601890 1-00 CABLE INSTL - 14 IN CHASSIS 5001 SW01163!-00 X MARKING.MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION S002 W9800887 I-00 V7D SER MICRO WD FLOW CHARTS \*\*\*\* \*\*\*\* \*\*\* SEE TABULATION ON DRAWING VAR DATA PART - DO \*\*\*\*\* EA 6603052 -00 PC ASSEMBLY & OPTION BD 1 | \*\*\*\*\* \*\*\*\* \*\*\*\* SEE TABULATION ON DRAWING VAR DATA PART - D1 \*\*\*\*\*\* ΕA 1 6603052 1-00 PC ASSEMBLY & OPTION BD \*\*\*\* \*\*\*\*\* \*\*\*\*\*\*\* A TABULATION ON DRAWING VAR DATA PART - 32 \*\*\*\*\*\*\* 3 1 EA 6603053 -00 PC ASSEMBLY - OPTION BD A 6 EA W53007201-72 1 CABLE ASSEMBLY, PMA. 72 IN LONG 7 FA W5700260 |-05 CONN. PRINTED CIRCUIT. ELEC SCR MTD 65 FIXED SOCKETS \*\*\*\* \*\*\*\* \* \*\*\*\* SEE TABULATION ON DRAWING VAR DATA PART - D3 \*\*\*\*\* EA W5300720 -72 6 1 1 CABLE ASSEMBLY, PMA 72 IN LONG W5700260 |-05 7 EA CONN. PRINTED CIRCUIT, ELEC MTD 65 FIXED SCR SOCKETS EΑ PC ASSEMBLY - OPTION BD 11 6603053 !-00 \*\*\*\* \*\*\*\* \*\*\*\*\*\*\* | \*\*\* | SEE TABULATION ON DRAWING VAR DATA PART - 04 \*\*\*\*\*\* 1 EA 6603052 1-00 PC ASSEMBLY - OPTION BD \* ++++++++ | SEE TABULATION ON DRAWING \*\*\*\* \*\*\*\* VAR DATA PART - 05 \*\*\*\*\*\* ΕA W5300720 !-72 6 1 | CABLE ASSEMBLY. PMA 72 IN LONG EA W5700260 1-05 CONN, PRINTED CIRCUIT, ELEC 1 SCR MID 65 FIXED SOCKETS

E NO.: 465 MAINT. C 18:43:594 80 UNIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. J ,W ,D PL 81/12/28 W 777 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION W0101332 16 2 \* TITLE ADC PCD COMM CODE SIZE CLASS OPTION BOARD OPTION ΞA A M PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. EA PC ASSEMBLY - OPTION BD 10 1 6603053 1-00 \* \*\*\*\*\*\*\* '\*\*\* SEE TABULATION ON DRAWING \*\*\*\* VAR DATA PART - 36 \*\*\*\*\*\* 11 EA 6603052 -00 PC ASSEMBLY & OPTION BD \*\*\*\*\*\* I\*\*\* ISEE TABULATION ON DRAWING \*\*\*\*\* \*\*\*\*\* \*\*\* VAR DATA PART - 07 \*\*\*\*\*\*\* 1 12 EA 6603052 -00 PC ASSEMBLY - OPTION BD \*\*\*\* | \*\*\*\*\*\* ON DRAWING VAR DATA PART - 38 \*\*\*\*\*\*\* 6603052 -00 PC ASSEMBLY - OPTION BD 13 EA UD1-1517B SHEET 2 OF

	,	1 29		REVISIONS		
	REV	EN	CHG CODE	DESCRIPTIONS	DR	APPD
2	Z	87093		REV "STANDARD CONFIGURATION" SHEET 9 WAS E59-E109	RM	
0133	AA	87195		SHT 14 ADDED TOP AND PIN 1A TO CONNECTOR	RM.	00
<b>W</b> 01	AB	87224		ADDED -001 DASH NUMBER CONFIG. TO SHT'S 11 AND 12	RM	8.3.78
DWG NO.	AD	W945	41-01	UPDATED FORMAT, DOC NO. WAS OIA 1332	DV	10
04	AE	W9479	26.02	REVISED PER EIR.	R.B.	RLW

PART NO. 5EE TAB

NEXT	ASSEMBLY		MODEL NO.		s	PERZY	AC
DR CHK	G. R. Luther	19/17/72	CODE IDENT NO.	21101	TITLE		
nsgN	Duston G. R. Luther	19/19/72	THIS DOCUMENT PROPRIETARY IN SUCH INFORMAT	FORMATION AND		OPTION BOARD OPTION	ig on wo
₩ NGR	110 (11120000000	19/19/72	DISCLOSED TO O' PURPOSE OR USE	THERS FOR ANY D TO PRODUCE	SIZE	DWG NO.	RE∨
APPD	A. Whitcomb	19/19/72	THE ARTICLE OR OUT PERMISSION UNIVAC		A	W 01 <b>0</b> 1332	AE
APPD					SHEET	1 OF 16	

## DASH NUMBER CHART

PART NUMBER	REMARKS (OPTIONS INCLUDED)
W0101332-00	Common Logic, I/O, RTC, TTY/CRT, PFR
W0101332-01	Common Logic, I/O, RTC, TTY/CRT, PFR, MEM PARITY, MEM PROTECT
W 0101332—02	Common Logic, I/O, RTC, TTY/CRT, PFR, MEM PARITY, MEM PROTECT, PMA
W 0101332-03	Common Logic, I/O RTC, TTY/CRT, PFR, MEM PARITY, PMA
₩ 0101332-:04	Common Logic, I/O, RTC, CRT, PFR, MEM PARITY, MEM PROTECT
W0101332-05	Common Logic, I/O, RTC, CRT, PFR, MEM PARITY, MEM PROTECT, PMA
W0101332-06	I/O Only
₩ 0101332—07	Common Logic, I/O MEM PARITY
V./0101332-08	Common Logic, I/O, RTC, TTY/CRT, PFR, MEM PARITY

CODE IDENT NO. **21101** 

W0101332

SH 2 OF 6

A E REV

## NOTES: UNLESS OTHERWISE SPECIFIED

1.0 This drawing provides for an option board (DM357) to be used in the 5.U... V70 series.



Identify per 5001

(REFERENCE FIG. 1,2, 43).

Table I lists all of the discretionary wiring features of the option board along with the standard configuration as manufactured and tested by 5U. In the Table, the column headings are defined as follows:

DASH NO. -

The dash number(s) of the board assembly on

which the feature exists.

FUNCTION -

The name of the feature under consideration.

LOCATION -

Name of the discretionary wiring location as

specified on the board assembly drawing W4400619.

TYP -

Type of component or electrical connection to

be installed or removed.

STD. CONFIG'S, -

The way the feature will be wired by SU at

completion of unit test.

ALT. CONFIG'S. -

The way the feature may be wired on completion

of system test. This wiring is specified by the

50 systems engineer.

- 4.0 For installation of WDIDI332-00 and -01, -04 and -08, see Figure 1.
- 5.0 For installation of NOID1332-02, -03 and -05, see Figure 2.
- 6.0 For installation of WOID1332-06 AND 07, SEE FIGURE 3.
- 7.0 For DM357 Revision T Board, modify all points calling for jumpers or clips to "A24" to read "B50". Second, modify all points calling for jumpers to "B50" to read "A24". NOTE: This paragraph only applies to DM357 Revision T Boards.
- 8.0 In V74 systems, configure option board for operation on B-Port with Memory Map (reference Table 1).

CODE IDENT NO.	W 01 <i>0</i> 1332	AE
21101	SH 3 OF 16	REV

- 9.0 All systems using parity must have the option board built on DM357 Rev. "BC" and prior, reworked per EN #84708 and EN #84709.
- 10.0 Jumper El09 to El10 should be removed if a floating point processor is installed.
- 11.0 FOR SYSTEM CONFIGURATION OF 7"CHASSIS, SEE (ROOI).
  - 12.0 FOR SYSTEM CONFIGURATION OF 14"CHASSIS, SEE (ROO2)

CODE IDENT NO. **21101** 

W0101332

SH 4 OF 16

REV

AE

												TA	BLE I.	·	
			i	DA	SH	N	J٨	BE	R			WIRING DESCRIPTION	· 	STANDARD	
		8	ĮQ.	-02	8	9	9	25	3 5	8	FUNCTION	LOCATION	TYPE	STANDARD CONFIGURATION	ALTERNATE CONFIGURATIONS
		×	X	X	Х	x	X			Х	PFR Enable/Disable	E7-E8 E9-E10	Clip	Enabled (No jumpers)	Add jumper to E7-E8 and E9-E10 to disable PFR logic.
						×				x	RTC Interval Interrupt Clock	E14	W/W or Clip	10 KHz Clock Clip E13-E14	Delete E13-E14 Clip 1. For line frequency add Wire E17-E14.  2. For external clock add Wire E15-E14.
Ì	CODE DENT NO. <b>21101</b>	×	×	X	х	x	X			X	RTC Free Running Counter Clock Enable	E102-E103	Clip	Install clip to enable free running counter:	Remove clip for test only
		×	×	x	х	X	×			X	RTC Free Running Counter Clock	E18	w/y	IO KHz Clock EB-EI8 Jumper	Delete El3-El8 Jumper. I. For line frequency add clip El7-El8. 2. For Interval Interrupt Rate add Wire El6-El8. 3. For external clock add Wire El5-El8.
		×	×	х	x	×	<b>&gt;</b>			×	RTC – Disable Interrupts on JMRK Instruction	E11-E12	Clip	Do not disable RTC interrupts on JMRK instruction. (No jumper installed)	Install jumper clip at E11–E12 for systems that requires RTC interrupts to be disabled on execution of a JMRK instruction. Required for Vortex.
	ž į	X	X	х	х	×	х	X	×	X	Interrupt Clock Rate	E2, E3, E4, E5	Clip	990 nanosecond period (slow rate) Jumper E2–E3 and E4–E5.	For 660 nanosecond period (fast rate) delete E2–E3 and E4–E5. Add E1–E2, E5–E6.
	W0101332	×	х	х	Х	×	х			х	TTY/CRT Controlle Enable/Disable	E96-E97	Clip	Enable (No Jumper)	Add jumper to disable TTY/CRT controller option.
7	32 AT REV		x	×	X	X	X	X	X	X	Memory Time Out Logic	A24, A25, B49, B50, B51, C25	<b>Glip</b> or W/W	Clip B25 to B49, A25 to B25, A24 to B51	See Sheet 16

E107 to .

E108

Clip

Installed

TTY/CRT Clock

Enable

XXXXXX

REV

	ALTI	ERNA			VFIG		ATIO	NS 🤈
	Rate (Bits per Sec)	to E43	to	to	E36 to E37	to	to	to -
*	*110	Х	X.	Х	Х		Х	Х
	150	X		X	X	X	X	
	300		X	X		Х	X	Х
	1200			X	X			X
	2400			Х		X		
A	Rate (Bits per Sec)		to	to		to		ipheral nnected
	*110	Х		Х		X	Т	TY
	150	X X	Х	X	X	-		• • • • • • • • • • • • • • • • • • • •
	300	X						
	1200	Х	Х	Х		X		
	2400	X	メ	X				RT
	·							
	Remo	ove c	only	for A	bet	Test	ing	


PE V


96A0039-000B


8	,,,												TADLE	<del></del>		
96 A0039-000B					D	ASF	1 1	IU	MBE	ER			TABLE WIRING DESCRIPTIO		:.	
000R	: 5 \$	V	8	101	707	3 T	1	3	90,	70,-	<b>€</b> 08	FUNCTION	LOCATION.	TYPE	STANDARD CONFIGURATION	ALTERNATE CONFIGURATIONS
			X	×	×	X)	-		,		x	TTY/CRT Output Circuit Bias Resistor	E113, E114, E115	Clip	E114–E115 Installed: R50 (51K) Selected (Applies only to DM357 AU Rev Boards and on)	E113-E115 Installed: R91 (10K) Selected (Applies Only to DM357 'AU' Rev Boards and on).
	21101	CODE IDENT NO.	X	×	X	X					x	TTY/CRT Current Source Bias Resistor	E118, E119, E120	Çlip	E118-E119 Installed: R53 (470 Ω) Selected (Applies only to DM357 AU Rev Boards and on)	E119-E120 Installed: R94(330 1) Selected (Applies only to DM357 'AU' Rev. Boards and on.)
			Х	X	X	Х	X	X			×	CRT Output Voltage Select	SI	Toggle	H2V position to be used with CRT option model no. T2838-44 T2838-01, and T2838-02 (applies	
													, .		only to DM357 BP Rev boards and on)	
										i		•				
	Ø HS	1010M										•			·	
	OF /6 REV	01332 AE										·				

												TABLE			
		D/	\SF	1 1	1U/	MB	ER					WIRING DESCRIPTION	N	CTANIDA A	
		8	<u>0</u>	-02	-303	\$	-05	90	100	80	FUNCTION	LOCATION	TYPE	STANDARD CONFIGURATION	ALTERNATE CONFIGURATIONS
			X	X	X	X	X		X	1	Parity Enable/ Disable	E61-E62	Clip	Disabled (Jumper installed at E61-E62)	To enable option remove jumper located at E61-E62.
21101	CODE		×	x	X	×	X		X	ŧ	Parity Interrupt Address	E63-E64(Bi+03) E65-E66(Bi+04) E67-E68(Bi+05) E69-E70(Bi+06) E71-E72(Bi+07)	Clip Clip	Interrupt to (370) <sub>8</sub> (All jumpers installed)	Any address (XX0)8 ending in zero is possible. XX = (00)8 through (37)8. A jumper installed causes a logical "I" to occur in the corresponding bit position of the interrupt address. Note: For Vortex, Use address (10)8, i.e. only E63-E64 installed.
			X	X	X	x	X		X	ı	Parity Memory Bus Selection	An Bn Cn o o o n = 26 and 28 thru 47	Clip	Memory Bus B selected An to Bn Jumpers installed at An-Bn (n = 26 and 28 thru 47)	Bus Amay be selected by connecting as shown An Bn Cn (n= 26 and 28 thru 47) o o o  Memory Protect and parity must both select same bus.
			X	X		×	X	. 2			Memory Protect Enable (MP)	E98 E100 G G E99 E101	Clip	Jumpers installed E98 to E99 E100 to E101	Remove clips when Memory Map installed in system.
W0101332			X	X		X	X				Memory Protect (MP) Memory Bus Selection	An Bn Cn o o o (n=1 thru 10, 12, 14, 16, 18, 20, 22, 24, 28, 29)	Clip	Memory bus B selected by jumpering An to Bn, except for 24 (see location for "N" numbers to be jumpered). Jumper 24 installed between B24 to C24.	Bus Amay be selected by connectina as shown An Bn Cn except for o o jumper 24 (see location for "N" numbers). Install jumper 24 between A24-B24, Note: MP and parity must both be on the same memory bus.  Note: A24-B24 jumper may be second jumper on Pin A24 (Ref. "Memory Time Out Logic", Sheet 4.) Remove jumper clip 24 when map is installed in system.

0440	, f		Piloni (										TA	BLE I		
96 400 30_000B			D/	\SH	N	ΙUΛ	ΛBE	R	7				WIRING DESCRIPTION	١.		
JOB ROCK	•.		00	7	-02	-03	7	5	9	10	87	FUNCTION	LOCATION	TYPE	STANDARD CONFIGURATION	ALTERNATE CONFIGURATIONS
	21101	CODE			X	×		×			sl h	PMA and processor hared port (PMA nigher priority han processor)	E89-E90	Clip	Port B may be shared between PMA and a processor. (No jumper installed). With this configuration do not install jumper between E89-E90.	For dual port applications (processor on Port A and P.M.A. on Port B) add the jumper to E89–E90. What available on V72 or V74.
	<b>-</b>	Ď	×	×	X	×				×		PMA address bits Pthru 15	An Bn Cn o o o n = 11, 13, 15, 17, 19, 21, 23	Clip	Memory Bus "B" selected by jumpering Bn to Cn	For systems with memory map on "Port B" select by jumpering An to Bn.
	SH /2 OF/6	W01 <b>©</b> 1332														
	REV	ĀE														<b>.</b>







## Memory Time-Out

1. No Map in system

A24 (MRQYA) to B51 (MRQPTA) C25 (MRQYB) to B49 (MRQPTB) B25 (MRQY) to C25 (MRQYB)

2. With 256K Map on A Port

B50 (MRMYA) to B5I (MRQPTA) C25 (MRQYB) to B49 (MRQPTB)

3. With MAC, Mega Map, and Cache

A24 (MRQYA) to B51 (MRQPTA) B50 (MRMYA) to B49 (MRQPTB)

4. Mega Map and Cache

A24 to B51 A25 to B25 B25 to B49 B50 (MRMYA) to B49 (MRQPTB)

CODE IDENT NO. 21101

WO/01332

SH 16 OF 16

REV

AE

MAINT. CYCLE NO.: 465 42 SPERCY LINIVAC PARTS MFG CODE SHEET ISSUE DATE CONTROL DOC NO. PL 81/12/28 777 6603052 1 1 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION IADC PCD COMM CODE TITLE SIZE CLASS U/M TYPE PC ASSEMBLY - OPTION BD ΞA AP PART OR IDENT NO FIND NO QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH 2000 95039 i-01 PL REV -. PIC REV -. RANGE DO - OO EIR RELEASED 81/12/11 \* \*\*\*\* \*\*\*\* \*\*\*\*\*\*\*\*\*\* VAR DATA PART - DO \*\*\*\*\* W4000528 1-00 EA 1 1 PC BOARD - OPTION DM357 1 \* EA T 5036516 1-00 INTEGRATED CIRCUIT DIGITAL TTLS 74510 \* GT NAND 3IN å 5036506 |-00 3 61 EAI INTEGRATED CIRCUIT DIGITAL TTLS 74511 \* GT AND 3IN EΑ 1 2892079 1-00 4 1 INTEGRATED CIRCUIT DIGITAL TTLS 74520 \* GT NAND 4IN \* EA I 2892081 -00 6 1 INTEGRATED CIRCUIT DIGITAL TTLS 74564 \* GT AOT \* 9004323 -01 EA I INTEGRATED CIRCUIT DIGITAL TTL 8 11 74H103 FF JK DUAL ם 10 2 EA Ι 2899583 i-00 INTEGRATED CIRCUIT DIGITAL TTL 74157 \* MUX 2INPUT \* 2 1 EΑ 4916220 -00 14 OPTOELECTRONIC COUPLER INFRARED LED & SIL NPN TSTR 故 INTEGRATED CIRCUIT DIGITAL W4900348 -00 15 1 1 EA CMOS 6402 UART 16 EA W4900182 I-D0 INTEGRATED CIRCUIT DIGITAL TILS 745113 FF DUAL JK ET 17 EA T 3008182 1-00 INTEGRATED CIRCUIT DIGITAL TTL 7402 1 | \* GT NOR 2IN \* 18 EA 8000041 -00 INTEGRATED CIRCUIT -IC181 TTL 74198 \* REG SHF 8BT 19 EA 4 2899587 -00 INTEGRATED CIRCUIT DIGITAL TTL 74175 \* FF D DUAD 22 EΑ W4900175 I-D0 2 INTEGRATED CIRCUIT. DIGITAL TILS 82562 93T PARTY GEN 23 1 EAI 9001407 |-01 INTEGRATED CIRCUIT DIGITAL TIL 4006 DECO BIN 10F8 25 EAI 5036515 |-00 INTEGRATED CIRCUIT DIGITAL TILH 101 74H00 **\* GT NAND 2IN** \* EA I 2899571 |-00 INTEGRATED CIRCUIT DIGITAL 26 TTLS 74500 \* GT NAND ZIN 27 6 EA. I 3013354 1-00 INTEGRATED CIRCUIT DIGITAL TTLH 74HD1 \* GT NAND 2IN EAI 2899412 -00 28 7 1 INTEGRATED CIRCUIT LINEAR TTL 7403 \* GT NAND 2IN 30 EA **44900139** |-00 INTEGRATED CIRCUIT DIGITAL TTLH 74HD5 GATE HEX INV \* 33 1 EA W4900554 (-01 INTEGRATED CIRCUIT DIGITAL TTLH 74H10 GT NAND 3IN \* 34 EAII 2899573 -00 INTEGRATED CIRCUIT DIGITAL 9 TTLH 74H11 \* GT AND 3IN \* 35 EAI 3008089 -00 INTEGRATED CIRCUIT TTL 1 : 7413 I \* GT NAND 4IN \* UD1-1517B

MAINT. E NO.: 465

SPERCY UNIVAC PARTS MEG CODE

81/12/28 W 777
PCC | ADC | PCD | COMM CODE

CONTROL

ISSUE DATE

PL 6603052

AAP

DOC NO.

1 2 +

D

PC ASSEMBLY - OPTION BD

UD1-1517B

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

														l			
FIND NO.	QUANTITY REQUIR	RED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. I DASH		EIR AND PART DESCR	RIPTION INFOR	MATION					ECC	ST	CHG
					DOCUMENT NO.	I DASH									+-1	<del>                                     </del>	-
36	1		EA	1	3008187	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	7420	*	GT NAN	D 41	N		I	*
37	1		EA	I	3013355	¦-00	INTEGRATED CIRCUIT D	IGITAL	TTLH	74H21	*	GT AND	4 I N			ı	*
38	1 !		EA		3013468	i-00	INTEGRATED CIRCUIT D	IGITAL	TTLH	74H30	*	GT NAN	D 81	N		I	*
39	16		ΕA		W4900128	-01	INTEGRATED CIRCUIT,	DIGITAL	TTL	7438		ST NAN	) 2I	SEL		I	*
40	1 !		EA	1	5036517	-00	INTEGRATED CIRCUIT D	IGITAL	TTLH	74H4D	*	GT NAN	D BU	FF		1	*
41	1		EA	I	3008190	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	7442	*	DCDR 4	-10L	N		I	*
42	3		EA		W4900093	-01	INTEGRATED CIRCUIT,	DIGITAL	TTLH	74H5D		GT AOI	EXP			A	*
43	1		EA	1	5036519	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	74H51		AND-OR	-INV	TR		I	*
45	2		EA	I	3013357	-00	INTEGRATED CIRCUIT D	IGITAL	TTLH	74H54	*	ST AOI				I	*
46	10		EA	I	3008194	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	7474	*	FF D D	JAL			1	*
47	11		E A	1	5036157	00-	INTEGRATED CIRCUIT D	IGITAL	TTL	74H74		DUAL D	FF			A	*
48	2		EA	1	3008195	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	7475	*	REG LA	TCH	4 B T		I	*
49	4		EA	I	3006204	-00	INTEGRATED CIRCUIT -	IC7	TTL	7493	*	CNTR 4	3 T			5	*
50	3		EA	I	9004321	-01	INTEGRATED CIRCUIT D	IGITAL	TTL	74H108		FF JK	DUAL		0	I	*
51	2	-	EA	I	3007952	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	74123	*	MVB DU	AL RI	6 T		I	*
52	1		EA	I	4915632	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	74150		MLPX 1	OF .	16		I	*
53	8		EA		2899585	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	74170	*	REG FI	LE 4	X 4		A	*
54	3 [		E A	I	3007845	-30	INTEGRATED CIRCUIT D	IGITAL	TTL	74193	*	CNTR 4	BT U	/ D		1	*
55	6		E A		2510193	-00	INTEGRATED CIRCUIT, D	IGITAL	TTL	74197		HS MON	0 00	UNT		I	*
56	2		ΕA	I	3008031	-00	INTEGRATED CIRCUIT D	IGITAL	TTL	74122	*	MVB RG	T W/	С		I	*
57	3		EA		W4900010	1-00	INTEGRATED CIRCUIT,	DIGITAL	DTL	844/944		SELECT	ED I	С		A	*
58	14		ΕA	I	5036505	-00	INTEGRATED CIRCUIT D	IGITAL	TTLH	74H08	*	GT AND	2 I N			I	*
59	3		EA	I	5036522	-00	INTEGRATED CIRCUIT D	IGITAL	TIL	3003	*	GT OR	2 I N			I	*
61	1		E A		.W8001000	-04	DELAY LINE		30.00	INSEC TD	31	ERM	390	онм		A	*
	!				REF DES	( 1)	DL1,										
UD4 4517B					<del></del>	i	L		L								,

NO.	QUANTITY REQUIRED	U/M F	CC PART OR IDENT	NO.	FIR AND DART DESC	RIPTION INFORMATION					ECC	QT.	Ţ
	1		DOCUMENT NO.	DASH	LITTAGE FAIT DESCRI	T					-	<del>-</del>	+
63	18	EA	W6502500	362	RES,FXD,COMPOSITION,1/4W,5%	3600 OHMS						A	ŀ
	1 1		REF DES	( 1)	R1-R18,								
64	4	EA	W6502500	121	RES,FXD,COMPOSITION,1/4W,5%	120 OHMS						A	
	· 1		REF DES	( 1)	R19-R21,R86,								
67	4	EA	W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL	50V +80 - 20%		1	UF			A	
	i i		REF DES	( 1)	C1,C2,C8,C9,							1	
68	2	EA	W6502500	123	RES,FXD,COMPOSITION,1/4W,5%	12K						A	
	l 		REF DES	( 1)	R31,R56,								
69	28	EA	W6502500	471	RES, FXD, COMPOSITION, 1/4W, 5%	470 OHMS						A	
	!		REF DES	( 1)	R22,R23,R34,R27-R30, ( 21 R39)	,R62-R78,R57,R58,	1						
	İ		REF DES	( 3)	RBD,								
79	2	EA	W6502503	752	RES, FXD, COMPOSITION, 1/4W, 5%	7500 OHMS						A	
	į		REF DES	( 1)	R25,R26,								
72	1	EA	W6502500	182	RES,FXD,COMPOSITION,1/4W,5%	18DD OHMS						A	
	į		REF DES	( 1)	R37,								
73	23	EA	W6502500	102	RES,FXD,COMPOSITION,1/4W,5%	1000 OHMS						A	
	 		REF DES	( 1)	R24,R33,R35,R36,R38, (2) R41	,R43,R45,R47,Ř48,	,						
	į		REF DES	( 3)	R60,R61,R83,R87-R90, ( 4) R95	R96,R98-R101,							
74	1	EA	W6502500	303	RES, FXD, COMPOSITION, 1/4W, 5%	30K						A	
	} a		REF DES	( 1)	R42,								
75	1	EA	W6502500	223	RES,FXD,COMPOSITION,1/4W,5%	22K						A	
	l 1		REF DES	į( 1)	R44,								
76	1	EA	W650250D	203	RES, FXD, COMPOSITION, 1/4W, 5%	20K						A	
			REF DES	( 1)	R46,								
77	2	EA	W6502500	151	RES,FXD,COMPOSITION,1/4W,5%	150 OHMS				ŧ		A	

MAINT. CO E NO.: 465 18:43:594 45 UNIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 81/12/28 W 777 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION 6603052 1 TITLE IADC IPCD COMM CODE SIZE CLASS TYPE PC ASSEMBLY - OPTION BD ΞA A AP n PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC **EIR AND PART DESCRIPTION INFORMATION** ECC ST CHG DOCUMENT NO. REF DES ( 1) R32.R49. W6502500 513 78 EA RES, FXD, COMPOSITION, 1/4W.5% 51K \* REF DES ( 1) R50. 79 RES, FXD, COMPOSITION, 1/4W, 5% 1 EΑ W650250D I512 5100 OHMS Δ \* REF DES ( 1) R92. W6502010 1202 RESISTOR, FIXED, COMPOSITION 80 2 EA 2 K 5% 21 \* REF DES ( 1) R51,R55. W6501010 471 RESISTOR, FIXED, COMPOSITION 81 1 EA 470 OHMS 1 2 5% \* REF DES ( 1) R53. 82 1 1 EA W6501010 101 RESISTOR, FIXED, COMPOSITION 100 OHMS 14 A \* REF DES ( 1) R52, 84 1 EA W6502500 391 RES.FXD.COMPOSITION.1/4W.5% 390 OHMS \* REF DES ( 1) R59. 4916657 -06 CAP FXD CER DIEL 85 1 EAC 50V +80 - 20% 100K PF \* REF DES ( 1) C4. 86 1 EA W7103352 154 CAPACITOR, FIXED, TANT DIEL 35 V 102 150K PF REF DES ( 1) C3. 87 1 EA W6901500 221 CAPACITOR, FIXED, MICA DIEL 500 V 5% 220 PF REF DES | ( 1) | C5. W6901500 151 CAPACITOR, RIXED, MICA DIEL 88 1 EA 500V 5% 150 PF REF DES ( 1) C6. 89 1 W6901500 330 CAPACITOR, FIXED, MICA DIEL EA 500V 5% 33 PF REF DES ( 1) C7. 6630012 -05 CAPACITOR, FIXED, CERAMIC DIEL 50V +80 - 20% 65 90 EA 1DK PF \*

REF DES ( 1) C12, C15, C16, C19, C21, ( 2) C23, C25-C27, C29, C31,

UD1-1517B

STEERY LINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 777 81/12/28 6603052 1 5 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE TADC TPCD COMM CODE SIZE CLASS TYPE PC ASSEMBLY - OPTION BD ΞA AP n Δ PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH REF DES | ( 3) | C32.C34-C36.C40.C43- ( 4) C45.C47.C49.C51.C53. REF DES ( 5) C55,C57,C59, G63,C64, ( 6) C66,C67,C70,C71,C75, REF DES ( 7) C76-C8D.C83-C85,C87. ( 8) C91-C93,C95,C98,C101-REF DES | ( 9) | C104.C106.C109-C111. (10) C113.C114.C116.C117. REF DES (11) C119, C122, C124-C126, (12) C128, 92 EΑ W7701017 |-00 2 1 SEMICONDUCTOR DEVICE. DIODE 200MA REF DES ( 1) CR1.CR2. SEMICONDUCTOR DEVICE DIODE PWR IO 1 A VR+ 200V SR 2857-00 93 2 EAD 2899056 -00 REF DES | 1 | CR3.CR4 94 1 FΔ ₩7600019 !-00 TRANSTSTOR PNP VCBO 150V 5.6MW BETA20 \* REF DES ( 1) 01. 96 EA 4916806 1-02 RESISTOR NETWORK FIXED 28ELEMT 3 🔛 2% 200AND 300 \* 97 FA W4900078 I-00 INTEGRATED CIRCUIT. DIGITAL 1 | TTLH 74H55 GT ADI EXP 4IN 98 EA W4900195 -00 INTEGRATED CIRCUIT 24 DIL - PLASTIC DR CERAMIC \* 99 EA W4900195 -01 1 INTEGRATED CIRCUIT 24 DIL - PLASTIC OR CERAMIC 100 EA 5036504 1-00 T INTEGRATED CIRCUIT DIGITAL TTLS 74504 \* GT HEX INVERT 3007755 1-00 101 20 EΑ INTEGRATED CIRCUIT DIGITAL TTLH 74H04 \* GT HEX INVERT \* 3008186 |-00 102 2 EA 1 INTEGRATED CIRCUIT DIGITAL TIL 7410 \* GT NAND 3IN 103 3 EA 5036146 -00 I INTEGRATED CIRCUIT DIGITAL \* FF DUAL D TTLS 74574 1 | EA 9004633 1-01 104 INTEGRATED CIRCUIT DIGITAL TTLS 745112 \* FF DUAL JK 105 2 EA **44900127 '-00** INTEGRATED CIRCUIT DIGITAL TTL 74161 CNTR 4BT BIN 106 EA W2200105 1-03 SPACER .25/.38 DIA X .406 4-40 THD 107 1 EA W2200105 |-00 SPACER DIA X .120 2491 EA 6630081 |-01 108 CONTACT, ELECTRICAL, WIRE WRAP PC BD W WRAP BRZ SOLD 110 EA W5700296 -00 CONNECTOR RECTANGULAR ELEC 1 1 9 FIXED SOCKETS RECP UD1-1517B

47 UNIVAC PARTS MFG CODE ISSUE DATE CONTROL DOC NO. SHEET PL 81/12/28 ₩ 777 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION 6603052 6 TITLE PCC ADC PCD COMM CODE SIZE CLASS TYPE PC ASSEMBLY - OPTION BD ΞA AP PART OR IDENT NO. FIND NO QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH REF DES ( 1) JB. 111 FA W0400709 -00 BOARD STIFFENER FRONT \* 112 EA MD400796 1-00 1 1 STIFFENER REAR A \* 113 EA CLIP, RETAINING 71 W2600038 I-00 .006 THK. BERYLLIUM COPPER \* 114 1 1 EA W7800108 -00 SWITCH, TOGGLE, LEVER 2 POSITION REF DESIG 1) S1. W5803189 -00 115 1 EA CONNECTOR. COAXIAL, ELECTRICAL 1000 VOLTS, 50 OHMS Δ REF DES ( 1) TP1. 2 | W5700296 -02 116 EA CONNECTOR RECTANGULAR ELEC BRACKET 119 AR I W5400001 124 IN INSULATION SLEEVING, ELEC SIZE 24 BLACK .D22 ID EA 120 W2100062 -01 21 SCREW MACHINE PAN HEAD SST PASS XREC 2-56 -188 121 EΑ ₩2202560 I=01 WASHER, FLAT SST PASS-025THK .J89ID .2190D \* 122 21 EA ¥2202561 |-02 WASHER, LOCK, FLAT NO. 2 \* W6502500 103 126 EA RES, FXD, COMPOSITION, 1/4W, 5% 10K REF DES ( 1) R91, 127 EA W6501010 |331 RESISTOR, FIXED, COMPOSITION 1 330 OHMS 51 14 REF DES ( 1) | R94, 132 N5800195 -05 SOCKET INTEGRATED CIRCUIT 2 EA 24TERM 2 INLINE PC BOARD TIN 134 EA INTEGRATED CIRCUIT, DIGITAL W4900169 |-01 TTLS 74574 \* FF D SELECTED W8600053 |-D2 135 1 1 EA LABEL, IDENTIFICATION TTY CRT 700 RED LTR WHT BKGD 136 W5 300 333 1-90 WIRE ELECTRICAL ARI IN 30SLD 300V PVD WHT ¥7800114 I-00 137 EA SWITCH ASSY 1 TOGGLE ROCKER 4SPOT 3DV F 001 W9100401 |-02 LOGIC DIAG. OPTION BD DM357 S 00 1 SW01163 -00 MARKING, MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION S 00 2 X SW00536 |-00 THREADED FASTENERS SPECS DSGN-SELECTION-INSTALLATION UD1-1517B SHEET 6 OF

18:43:59

MAINT. CM

E NO.: 465

WINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 81/12/28 777 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION 6603053 1 TITLE TADC TPCD COMM CODE SIZE CLASS U/M TYPE PC ASSEMBLY - OPTION BD ΞA AP A n PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION FCC ST CHG DOCUMENT NO. DASH Z 00 0 95039 1-01 PL REV -. PIC REV -. RANGE DO - DO EIR RELEASED 81/12/11 \*\*\*\* \*\*\*\* \*\*\*\*\* \*\*\* VAR DATA PART - DO \*\*\*\*\*\* A 1 1 1 EΑ W4000528 1-00 PC BOARD - OPTION DM357 A \* EAI 2 5036516 1-00 INTEGRATED CIRCUIT DIGITAL TTLS 74510 \* GI NAND 31N 3 10 EAI 5036506 :-00 INTEGRATED CIRCUIT DIGITAL TTLS 74511 \* GT AND 3IN 4 3 EA 1 2892079 1-00 INTEGRATED CIRCUIT DIGITAL TTLS 74520 \* GT NAND 4IN A \* 2892081 -00 2 EA 6 I INTEGRATED CIRCUIT DIGITAL TTLS 74564 \* GT AOI A 9004323 -01 8 13 EAI INTEGRATED CIRCUIT DIGITAL TTL 74H103 FF JK DUAL 0 3 1 Q EA W4900171 |-00 INTEGRATED CIRCUIT DIGITAL TTLS 745114 FF JK DUAL ET A 10 2 EA Ι 2899583 :-00 INTEGRATED CIRCUIT DIGITAL TTL 74157 \* MUX 2INPUT \* 12 1 EA W4900151 -00 INTEGRATED CIRCUIT. DIGITAL TTLH 93H72 REG SHF 4BT 7 13 EA 5036524 1-00 INTEGRATED CIRCUIT DIGITAL TTL 3404 \* FF LATCH 6BT I ÉÀ 14 2 1 4915220 1-00 OPTOELECTRONIC COUPLER INFRARED LED & SIL NPN TSTR A 15 EA **44900348** -00 INTEGRATED CIRCUIT DIGITAL CMOS 6402 UART 16 1 | FA W4900182 -00 INTEGRATED CIRCUIT DIGITAL TTLS 745113 FF DUAL JK ET 17 ΕA 3008182 (-00 T INTEGRATED CIRCUIT DIGITAL TTL 7402 \* GT NOR 2IN I 18 EA 8000041 -00 INTEGRATED CIRCUIT -IC181 TTL 74198 \* REG SHF BBT 19 4 | EA 1 2899587 -00 INTEGRATED CIRCUIT DIGITAL TTL . 74175 \* FF D QUAD 21 16 EA W4900176 -00 INTEGRATED CIRCUIT, DIGITAL TTL 8 T 1 4 LINE RCVR 22 2 | ¥4903175 |-30 EA INTEGRATED CIRCUIT, DIGITAL TTLS 82562 93T PARTY GEN 23 1 9001407 -01 EA I INTEGRATED CIRCUIT DIGITAL TIL 4006 DECO BIN 10F8 0 I \* 25 12 EA I 5036515 |-00 INTEGRATED CIRCUIT DIGITAL TTLH 74HDD \* GI NAND 2IN Ż. 10 26 EA 1 2899571 i-00 INTEGRATED CIRCUIT DIGITAL TTLS 74500 \* GT NAND 2IN \* 3013354 |-00 27 EAI 6 INTEGRATED CIRCUIT DIGITAL TTLH 79HD1 \* GT NAND 2IN 28 7 EAI 2899412 -00 INTEGRATED CIRCUIT LINEAR TTL 7403 \* GT NAND 2IN UD1-1517B

MAINT. C' 5 NO.: 465 18:40:59 49 **PARTS** ISSUE DATE CONTROL SHEET DOC NO. LIST PL 81/12/28 777 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION 6603053 1 2 TITLE ADC PCD COMM CODE PCC SIZE CLASS U/M TYPE PC ASSEMBLY - OPTION BD ΞA A AP n ٨ \* PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC **EIR AND PART DESCRIPTION INFORMATION** ECC ST CHG DOCUMENT NO DASH 30 EA W4900139 i-00 INTEGRATED CIRCUIT DIGITAL TTLH 74H05 GATE HEX INV I \* W4900554 -01 33 1 EA INTEGRATED CIRCUIT DIGITAL TTLH 74H10 GT NAND 3IN A \* 34 91 EA Ι 2899573 1-00 INTEGRATED CIRCUIT DIGITAL TTLH 74H11 \* GT AND 3IN 1 \* 35 ΕA 3008089 1-80 1 1 INTEGRATED CIRCUIT TTL 7413 \* GT NAND 4IN I \* 36 1 | EA 1 3008187 !-00 INTEGRATED CIRCUIT DIGITAL TTL 7420 \* GT NAND 4IN 1 \* 37 8 ı EA I 3013355 1-00 INTEGRATED CIRCUIT DIGITAL TTLH 74H21 \* GT AND 4IN 1 \* 3013468 -00 38 1 EA INTEGRATED CIRCUIT DIGITAL TTLH 74H30 \* GT NAND 8IN \* 39 W4900128 -01 TTL 34 EA INTEGRATED CIRCUIT. DIGITAL 7438 GT NAND 21 SEL I \* 5036517 i-00 40 1 ΕA I INTEGRATED CIRCUIT DIGITAL TTLH 74H4D \* GT NAND BUFF 1 \* 41 1 | EA 1 3008190 !-00 INTEGRATED CIRCUIT DIGITAL TTL 7442 \* DCDR 4-10LN \* 42 3 1 W4900093 |-01 EA INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 GT AOI EXP 1 | 43 EA 50365191-00 I INTEGRATED CIRCUIT DIGITAL TTL 74H51 AND-OR-INVTR Ι \* ΕA 44 1 1 I 9004329 1-01 INTEGRATED CIRCUIT DIGITAL TTL 74H53 **GT AOI 2223IN** I \* 45 2 EA 3013357 -00 INTEGRATED CIRCUIT DIGITAL Ι TTLH 74H54 \* GT AOI I \* 46 101 EA 1 3008194 -00 INTEGRATED CIRCUIT DIGITAL TTL 7474 \* FF D DUAL \* 47 11 EA 1 5036157 1-00 INTEGRATED CIRCUIT DIGITAL TIL 74H74 DUAL D FF \* 48 2 3008195 -00 EA 1 INTEGRATED CIRCUIT DIGITAL TTL 7475 \* REG LATCH 4BT I \* 3006204 |-00 49 4 1 EA INTEGRATED CIRCUIT - 107 1 TTL 7493 \* CNTR 4BT \*

INTEGRATED CIRCUIT DIGITAL

INTEGRATED CIRCUIT, DIGITAL

INTEGRATED CIRCUIT DIGITAL

TIL

TTL

TIL

TTL

TTL

TTL

TTL

74H108

74123

74150

74170

74193

74197

74122

FF JK DUAL

\* MVB DUAL RGT

\* REG FILE 4X4

\* CNTR 4BT U/D

\* MVB RGT W/C

HS MONO COUNT

MLPX 1 DF 16

o I

I \*

I \*

I #

I \*

\*

\*

\*

UD1-1517B

50

51

52

53

54

55

56

EAI

EAI

EAI

EA

EA

EA

EAI

1

21

1

8

3 1

6

2

9004321 1-01

3007952 -00

4915632 -00

2899585 1-00

3007845 |-00

2510193 :-00

3008031 -00

TRY LINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 81/12/28 777 6603053 3 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE TADC TPCD COMM CODE SIZE CLASS TYPE PC ASSEMBLY - OPTION BD ΞΑ AP A PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG **EIR AND PART DESCRIPTION INFORMATION** DOCUMENT NO. DASH 57 ΕA W4900010 i-00 INTEGRATED CIRCUIT, DIGITAL DTL 844/944 SELECTED IC 16 FAIT 5036505 -00 5.8 INTEGRATED CIRCUIT DIGITAL TTLH 74408 \* GT AND 2IN I 59 3 1 EAI 5036522 1-00 INTEGRATED CIRCUIT DIGITAL TIL 3003 \* GT OR 2IN EAI 60 3 2899586 1-00 INTEGRATED CIRCUIT DIGITAL TTL 74174 \* FF HEX D 61 2 1 FA W8001000 !-04 DELAY LINE 30-DONSEC TO 3TERM 390 OHM REF DES ( 1) DL1.DL2 W6502500 362 RES, FXD, COMPOSITION, 1/4W, 5% 63 18 FΔ 3600 OHMS \* REF DES ( 1) R1-R18. EA W6502500 1121 RES.FXD.COMPOSITION.1/4W.5% 64 4 120 OHMS REF DES ( 1) R19-R21.R86. W7100004 101 CAPACITOR, FIXED, CERANIC DIEL 50V +80 - 20% 67 EA 1 UF REF DES ( 1) C1.C2.C8.C9. 2 | EA M6502500 |123 68 RES.FXD.COMPOSITION.1/4W.5% 12K REF DES ( 1) R31, R56, 69 301 EΑ W6502500 471 | RES, FXD, COMPOSITION, 1/4W, 5% 470 OHMS REF DES ( 1) R22, R23, R34, R27-R30, (2) R39, R62, R63-R81, R57, REF DES ( 3) R58. 70 2 1 EA W6502500 752 RES.FXD.COMPOSITION.1/4W.5% 7500 OHMS REF DES | { 1 } | R25 • R26 • `1 | 72 EA W6502500 182 RES.FXD.COMPOSITION.1/4W.5% 1800 OHMS REF DES ( 1) R37. 24 73 EA W6502500 102 | RES.FXD.COMPOSITION.1/4W.5% 1000 OHMS REF DES (6 1) R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48, REF DES ( 3) R60, R61, R83, R87-R90, ( 4) R95-R101, 74 EA W6502500 303 RES, FXD, COMPOSITION, 1/4W, 5% 1 3DK UD1-1517B

MAINT. C F NO.: 465

SOURCE PARTS MEG CODE

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/12/28 W 777 PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

PL 6603053

DOC NO.

CLASS SIZE

PC ASSEMBLY - OPTION BD

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT N		FIR AND PART DES	SCRIPTION INFORMATION			<u> </u>	FC	C ST	T 6
	!	-		DOCUMENT NO.	DASH	LIT AND FAIT DES	T TOWN THE CHIEF TOWN				EUC	151	+
	1			REF DES	( 1)	R42,							
75	1	EA		W6502500	223	RES,FXD,COMPOSITION,1/4W,5%	22K					A	*
	!			REF DES	( 1)	R###							
76	1	EA		,		RES,FXD,COMPOSITION,1/4W,5%	20K					A	.
	1			REF DES	( 1)	R46,							
77	2	EA				RES,FXD,COMPOSITION,1/4W,5%	150 OHMS					A	
						R32,R49,							
78	1	EA		i		RES,FXD,COMPOSITION,1/4W,5%	51K					A	.
	l I	8 2 5		REF DES	( 1)	R50,	•						
79	1   -	EA		J		RES,FXD,COMPOSITION,1/4W,5%	5100 OHMS					A	
	ļ			REF DES	( 1)	R92,							
80	2	EA		W6502010	202	RESISTOR, FIXED, COMPOSITION	2 K 5	<b>x</b>	21			A	
	1			REF DES	( 1)	R51,R55,							
81	1	EA		W6501013	471	RESISTOR, FIXED, COMPOSITION	470 OHMS 5	z	18			A	
				REF DES	( 1)	R53,							
82	1	EA		W6501010	101	RESISTOR, FIXED, COMPOSITION	100 OHMS 5	X	18			A	.
				REF DES	( 1)	R52,							
84	2	EA		W6502500	391	RES,FXD,COMPOSITION,1/4W,5%	390 OHMS					A	
	1			REF DES!	( 1)	R59,R82							
85	1	EA	C	4916657	-06	CAP FXD CER DIEL	50V +80 -	20%	100K	PF		A	.
	į			REF DES					•				
86	1	EA		W7100352	154	CAPACITOR, FIXED, TANT DIEL	35 V	10%	150K	PF		A	
	1			REF DES	( 1)	C3,							
87	1	EA		W6901500	221	CAPACITOR, FIXED, MICA DIEL	500 <b>v</b>	5%	220	PF		A	
	1			REF DES	( 1)	C5.							

UD1-1517B

MAINT. CYCLE NO.: 465 18:43:59 \* 52 STEERLY LINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 777 81/12/28 6603053 5 \* SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION COMM CODE TITLE ADC PCD CLASS EA AAP PC ASSEMBLY - OPTION BD n PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH 88 1 EA W6901500 151 CAPACITOR. FIXED. MICA DIEL 500V 5.3 150 PF REF DES ( 1) C6, W6901500 330 CAPACITOR. FIXED. MICA DIEL 89 1 | EA SDOV 5% 33 PF REF DES IL 11 C7. 90 65 1 EA 6630012 -05 CAPACITOR, FIXED, CERAMIC DIEL 50V +80 - 20% 1 DK PF REF DES ( 1) C12, C15, C16, C19, C21, ( 2) C23, C25-C27, C29, C31, REF DES ( 3) C32.C34-C36.C40.C43- ( 4) C45.C47.C49.C51.C53. REF DES ( 5) C55, C57, C59, C63, C64, ( 6) C66, C67, C70, C71, C75-REF DES ( 7) C90 C83-C35.C87.C91- ( 8) C93.C95.C98.C101-REF DES ( 9) C104,C106,C109-C111, (10) C113,C114,C116,C117, REF DES (111) C119,C122,C124-C126, (12) C128, EA 92 W7701017 1-00 | SEMICONDUCTOR DEVICE, DIODE 200MA A \* REF DES ( 1) CR1.CR2. EAD 2899056 -00 93 SEMICONDUCTOR DEVICE DIODE PWR IO 1 A VR+ 200V SR 2857-00 \* REF DES ( 1) CR3.CR4 94 1 EA W7600019 1-00 TRANSISTOR PNP VCBO 150V 5.6MW BETA20 REF DES ( 1) 01. 96 5 EA 4916806 -02 RESISTOR NETWORK FIXED 28ELEMT 3 W 2% 200AND 300 Δ EA W4900078 |-00 INTEGRATED CIRCUIT, DIGITAL 97 TTLH 74H55 GT AOI EXP 4IN 1 EA W4900195 |-00 INTEGRATED CIRCUIT 98 24 DIL - PLASTIC OR CERAMIC ¥4900195 -01 99 1 1 EA INTEGRATED CIRCUIT 24 DIL - PLASTIC OR CERAMIC 100 EAI 5036504 1-00 INTEGRATED CIRCUIT DIGITAL TTLS 74504 \* GT HEX INVERT 3007755 1-00 101 24 EAI INTEGRATED CIRCUIT DIGITAL TTLH 74404 \* GT HEX INVERT 3008186 -00 INTEGRATED CIRCUIT DIGITAL TIL EAI 7410 102 2 \* GT NAND 3TN \* 103 EAI 5036146 -00 INTEGRATED CIRCUIT DIGITAL TTLS 74574 \* FF DUAL D 6 :

CONNECTOR RECTANGULAR ELEC

INSULATION SLEEVING. ELEC

RES, FXD, COMPOSITION, 1/4W, 5%

RESISTOR, FIXED, COMPOSITION

SCREW MACHINE PAN HEAD

WASHER, LOCK, FLAT

WASHER. FLAT

BRACKET

NO. 2

330 OHMS

10K

SST PASS XREC

SIZE 24 BLACK .D22 ID

5%

SST PASS.D25THK .D89ID .2190D

2-56 .188

UD1-1517B

116

119

120

121

122

126

127

2

ARI

2 |

2

1

1 1

EA

IN

EA

EA

EA

EA

EA

W5700296 |-02

W5400001 124

W2100062 |-01

W2202560 |-01

₩2202561 -02

W6502500 1103

W6501010 331

REF DES ( 1) R91.

REF DES ( 1) R94.

MAINT. CYCLE NO.: 465 18:43:59 . 54 CIPETRY LINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 81/12/28 ¥ 777 6603053 1 7 SPERBY UNIVAC IS A DIVISION OF SPERBY CORPORATION TITLE ADC PCD COMM CODE CLASS SIZE PC ASSEMBLY - OPTION BD ΞA AAP D PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH 2 i W5800195 |-05 SOCKET INTEGRATED CIRCUIT 132 EA 24TERM 2 INLINE PC BOARD TIN A W4900169 -01 INTEGRATED CIRCUIT, DIGITAL 134 EA TTLS 74574 \* FF D SELECTED 135 1 | EA W8600053 !-D2 LABEL, IDENTIFICATION TTY CRT 700 RED LTR WHI BKGD WIRE ELECTRICAL W5300333 1-90 136 AR IN 30SLD 300V PVD WHT W7800114 -00 137 EA SWITCH ASSY TOGGLE ROCKER 4SPOT 3DV ± W9100401 |-02 LOGIC DIAG, OPTION BD DM357 F001 SW01163 -00 S 00 1 MARKING. MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION SW00536 1-00 5002 THREADED FASTENERS SPECS DSGN-SELECTION-INSTALLATION

UD1-1517B

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

TITLE
PC ASSEMBLY - DPTION BD DM357

PL DOC NO.
W4400619

8 1

CA U/M ST TYPE CLASS CLASS C A

FIND NO.	QUANTITY REQU	JIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESCRIPTION INFORMATION
7099	1				W 94240	-02	PL REV DK, PIC REV DK, RANGE 00 - 08 EIR RELEASED 81/01/05
098	1				w 94240		PL REV DJ, PIC REV DH, RANGE 00 - 08 EIR RELEASED 80/11/24
	1				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_ <b>V                                  </b>	I THE DOT IT HE HELDING ON THE HELDING CONTINES
***	******	***	**	*	*****	***	**************************************
1	1		E٩		w4000528	-00	PC BUARD - OPTION DM357
10	5 ¦		EA		w4900160	-00	INTEGRATED CIRCUIT, DIGITAL TIL 74157 MUX QUAD 2-IN
18	5 ¦		EA		8000041	-00	INTEGRATED CIRCUIT -IC181 TIL 74198 * REG SHF 88T
33	1		EA		H4900554	-01	INTEGRATED CIRCUIT, DIGITAL TILH 74H10 GT NAND 3IN
40	1		EA	I	5036517	<b>=00</b>	INTEGRATED CIRCUIT TILH 74H40 * GT NAND BUFF
41	1		EΑ	I	3008190	-00	INTEGRATED CIRCUIT TTL 7442 * DCDR 4-10LN
45	2		EA	1	3013357	-00	INTEGRATED CIRCUIT=IC194 TTLH 74H54 * GT A01
70	z ¦		EA		W6502500	752	RES,FXD,COMPOSITION,1/4W,5% 7500 OHMS
į	· ;				REF DES	(1)	R25,R26,
97	1		ΕA		W4900078	-00	INTEGRATED CIRCUIT, DIGITAL TILH 74H55 EXP 4-IN AOI
98	1 1		EA		W4900195	-00	INTEGRATED CIRCUIT 24 DIL - PLASTIC OR CERAMIC
99	1		EΑ		W4900195	-01	INTEGRATED CIRCUIT 24 DIL - PLASTIC OR CERAMIC
105	2		EA		w4900127	-00	INTEGRATED CIRCUIT, DIGITAL TTL 74161 CHTR 48T BIN
106	1		EA		w2200105	-03	SPACER .25/.38 DIA X .406 4-40 THD
107	1		EA		W2200105	-00	SPACER .38 DIA X .120
111	1 !		EA		W0400709	-00	BOARD STIFFENER, FRONT
112	1		EA		W0400796	-00	STIFFENER REAR
132	2		EA		W5800195	-05	IC SOCKET 24 PIN SOCKET
137	1		EA		w7800114	-00	SWITCH, TOGGLE, RUCKER DPDT ON NONE DFF50MA 30VDC
F001	. !		X		W9100401	-01	LOGIC DIAG, OPTION BD DM357
5001	]		X		SW01163	-00	MARKING, MECHANICAL SPECS DSGN+F/GENERAL IDENTIFICATION

MAINT. C. E NU.: 220 00100100. 67 NS FILL UNIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. J W LIST PL 81/01/06 W 777 W4400619 2 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE TADC PCD COMM CODE CLASS PC ASSEMBLY - OPTION BD DM357 EA A C PART OR IDENT NO. FIND NO QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO DASH 5002 SW00536 -00 THREADED FASTENERS SPECS DSGN=SELECTION=INSTALLATION \*\*\*\*\*\*\* TABULATION ON DRAWING \*\*\*\* \*\*\*\*\* \* VAR DATA PART - 00 \*\*\*\*\* 5 EAI 5036516 1=00 2 1 INTEGRATED CIRCUIT DIGITAL 74510 TTLS \* GT NAND 3IN 3 1 5036506 -00 3 EALI INTEGRATED CIRCUIT TTLS 74811 \* GT AND 3IN ٨ 2892079 -00 4 EAI INTEGRATED CIRCUIT DIGITAL TILS 74820 \* GT NAND 4IN 00-11805985 6 EALI INTEGRATED CIRCUIT DIGITAL TTLS 74864 \* GT AOI 5 1 9004323 -01 8 EALI INTEGRATED CIRCUIT DIGITAL TIL FF 2 JK ET HT 0 I 2! 14 EA W48000051-00 OPDELECTRONIC COUPLER PLASTIC W4900348 -00 15 EA INTEGRATED CIRCUIT, DIGITAL CMOS UART 6402 INTEGRATED CIRCUIT, DIGITAL 16 EA W4900182 =00 1 i TILS 748113 FF DUAL JK ET 17 EALI 30081821-00 INTEGRATED CIRCUIT TTL 7402 \* GT NOR ZIN 1 9001407 -01 23 1 | EALI INTEGRATED CIRCUIT DIGITAL TTL DEC BIN 1 OF 8 BT 0 1 5036515 -00 25 10 EA I INTEGRATED CIRCUIT TILH 74H00 \* GT NAND 2IN I 5 1 2899571 -00 26 EAI INTEGRATED CIRCUIT DIGITAL TILS 74500 \* GT NAND 2IN 27 EΑ Ī 3013354 = 00 INTEGRATED CIRCUIT TTLH 74H01 \* GT NAND ZIN 1 2899412 -00 28 EA I INTEGRATED CIRCUIT LINEAR 7403 TTL \* GT NAND ZIN 6558675 -00 30 2 EA INTEGRATED CIRCUIT 34 2899573 1-00 EAI INTEGRATED CIRCUIT DIGITAL TTLH 74H11 \* GT AND 3IN 35 30080891=00 EALI INTEGRATED CIRCUIT TIL 7413 \* GT NAND 4IN . | I 36 3008187 -00 EA I INTEGRATED CIRCUIT TIL 7420 \* GT NAND 4IN I INTEGRATED CIRCUIT-IC192 37 3013355 1-00 EALI TTLH 74H21 \* GT AND 4IN I 3013468 = 00 1 38 EA INTEGRATED CIRCUIT - IC204 TILH 74H30 \* GT NAND BIN Ī 39 141 EA W4900128 -01 INTEGRATED CIRCUIT, DIGITAL TTL 7438 GNAN NIS GAUD I 42 M4900093 -01 3 EA INTEGRATED CIRCUIT, DIGITAL TILH 74H50 A 46 10 EAI 3008194 |= 00 INTEGRATED CIRCUIT TTL 7474 \* FF D DUAL

UD1-1517B

SUPPLIES MEG CODE

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06

PCC ADC PCD COMM CODE

ISSUE DATE

CONTROL

PL W 777

SHEET W4400619 3 CLASS

PC ASSEMBLY + OPTION BD DM357

ND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO DOCUMENT NO.	DASH	EIR AND PART DESCR	RIPTION INFORMA	TION						ECC	3
47	6	EA	ı	5036157	00	INTEGRATED CIRCUIT DIGITAL	DUAL D	TYPE E	DGE	TRI	G.	F=F			
48	2	EA	I	3008195	00	INTEGRATED CIRCUIT	TTL 7	475	*	REG	LAT	CH 4	18T		
49	4	EΑ	I	3006204	00	INTEGRATED CIRCUIT - IC7	TTL 7	493	*	CHTR	48	T			
50	3	EA	1	9004321 -	0.1	INTEGRATED CIRCUIT DIGITAL	TTL FF	2 JK	ET				вт	0	
51	ΐs	EA	I	3007952	00	INTEGRATED CIRCUIT	TTL 7	4123	*	MVB	DUA	L RE	<b>3</b> T		
54	3	EA	I	3007845	00	INTEGRATED CIRCUIT	TTL 7	4193	*	CNTR	4B	T U/	/b		
55	6	EA		2510193 -	00	INTEGRATED CIRCUIT, DIGITAL									
56	2	EA	I	3008031  -	00	INTEGRATED CIRCUIT	TTL 7	4122	*	мув	RGT	W/C	;		
57	3	EA		W4900010 -	00	INTEGRATED CIRCUIT, DIGITAL	DTL 8	44	* 1	GT 2	IN	NANC	)		
58	11	EA	I	5036505 -	00	INTEGRATED CIRCUIT	TTLH 7	4408	*	GT A	ND ,	NIS			
59	z¦	EA	I	5036522  =	00	INTEGRATED CIRCUIT DIGITAL	TTL 3	003	*	GT O	R 2	IN			
63	18	EA		w6502500 3	62	RES, FXD, COMPOSITION, 1/4W, 5%	3600 OF	IMS							
	1			REF DES (	1)	R1=R18,									
64	4 [	EA		W6502500 1	21	RES, FXD, COMPOSITION, 1/4W, 5%	120 OHM	IS							
	ļ			REF DES (	1)	R19-R21,R86,									
67	4	EA		W7100004 1	01	CAPACITOR, FIXED, CERAMIC DIEL	1.0 UF	+80%,	-20	X.					
	!			REF DES (	1)	C1,C2,C8,C9,									
68	2	E.A		W6502500 1	23	RES, FXD, COMPOSITION, 1/4W, 5%	12K								
	! !			REF DES (		•									
69	14	EA		ı			470 OHM	•							
	1			l l		R22,R23,R34,R27=R30, ( 2) R39,	R62,R75	-R78,R	80,						
72	1	EA		W6502500 1		•	1800 OF	IMS							
	1			REF DES		· ·									
73	55	EA		W6502500 1		RES, FXD, COMPUSITION, 1/4W, 5%		•							
	 			REF DES (	1)	R24,R33,R35,R36,R38, ( 2) R41,	R43, R45	,R47,R	48,					1	

SHEET

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 W 777
PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

PL DOC NO. W4400619

U/M ST

8 4

C

PC ASSEMBLY - OPTION BD DM357

		T	PART OR IDENT	100							
FIND NO.	QUANTITY REQUIRED	U/M PC	DOCUMENT NO.	DASH	EIR AND PART DES	CRIPTION INFORMATION			ECC	ST	СН
			REF DES	(3)	R60,R61,R87=R90,R83, ( 4) R95	,R96,R99=R101,					
74	1	EA	W6502500	303	RES, FXD, COMPOSITION, 1/4W, 5X	30K				A	
	1		REF DES	(1)	R42,						
75	1	EA	M6502500	223	RES, FXD, COMPOSITION, 1/4W, 5%	22K				A	
	1		REF DES	(1)	R44,						
76	1	EA	W6502500	203	RES,FXD,COMPOSITION,1/4W,5%	20K				A	
			REF DES	(1)	R46,						
77	2	EA	W6502500	151	RES, FXD, COMPOSITION, 1/4W, 5%	150 OHMS				A	
			REF DES	(1)	R32,R49,						
78	1	EA	W6502500	513	RES, FXD, COMPOSITION, 1/4W, 5%	51K				A	
	!		REF DES	(1)	R50,						
79	1 !	EA	W6502500	512	RES, FXD, COMPOSITION, 1/4W, 5%	5100 OHMS				A	
			REF DES	(1)	R92,						
80	z ļ	EA	W6502010	202	RESISTOR, FIXED, COMPOSITION	2 K 5%	24			A	
			REF DES	( 1)	R51,R55,						
81	1	EA	W6501010	471	RESISTOR, FIXED, COMPOSITION	470 OHMS 5%	1 W			A	
	į		REF DES	(1)	R53,						
88	1	EA	w6501010	101	RESISTOR, FIXED, COMPOSITION	100 OHM8 5%	1 W			A	
	1		REF DES	(1)	R52,						
85	1 1	EAC	4916657	-06	CAP FXD CER DIEL	50V +80 - 2	0% 100	K PF		A	
			REF DES	(1)	C4,						
86	1	EA	W7100352	154	CAPACITUR, FIXED, TANT DIEL	35V 1	0% 15	0 PF		A	
	i		REF DES	(1)	C3,						
87	1	EA	W6901500	152	CAPACITOR, FIXED, MICA DIEL	500V	5% 22	0 PF		A	
			REF DES	( 1)	C5,						
JD1-1517B				! !							

00100100

UNIVAC PARTS MEG CODE

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06

PCC ADC PCD COMM CODE

ISSUE DATE

M 777

CONTROL

DOC NO. PL **#4400619** 

SHEET 5 CA U/M ST TYPE SIZE CLASS

TITLE	
	-

NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DES	SCRIPTION INFORMATION		ECC
88	1	EA		W6901500	151	CAPACITOR, FIXED, MICA DIEL	500V	5% 150 PF	
	1			REF DES	!		-		
89	1	EA		W6901500	l	CAPACITUR, FIXED, MICA DIEL	500V	5% 33 PF	
	!			REF DES	(1)	C7,			
90	65	EA		6630012	-05	CAPACITOR, FIXED, CERAMIC DIE	L .010 UF,50VC	)C,+80%,=20%	
	.			REF DES	(1)	C12,C15,C16,C19,C21, ( 2) C2	3,025=027,029,0	31,	
	į			REF DES	(3)	C32,C34=C36,C40,C43= ( 4) C45	5,047,049,051,0	53,	
				REF DES	  ( 5)	C55,C57,C59,C63,C64, ( 6) C66	6,067,070,071,0	75-	
	1			REF DES	(7)	C80,C83=C85,C87,C91= ( 8) C9	3,095,098,0101	•	
	 			REF DES	(9)	C104,C106,C109-C111, (10) C1:	13,0114,0116,01	117,	
				REF DES	(11)	C119,C122,C124=C126, (12) C12	28,		
92	1 5	EA		W7701017	-00	SEMICONDUCTOR DEVICE, DIODE	ZOOMA		
				REF DES	(1)	CR1,CR2,			
93	2	EA	[b]	2899056	-00	SEMICONDUCTOR DEVICE DIODE	SILICON POWER	R 1N4003	
	. 1			REF DES	(1)	CR3, CR4,			
94	1	EA		₩7600019	-00	TRANSISTOR	PNP VCBO 150	OV 5.6MW BETAZO	
				REF DES	(1)	Q1,			
96	. 1	EA		W4800007	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 W	2% 200AND 300	
100	3	EA	1	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74804	* GT HEX INVERT	
101	19	EA	1	<b>3</b> 007755	-00	INTEGRATED CIRCUIT	TTLH 74H04	* GT HEX INVERT	
102	1	EA	I	3008186	-00	INTEGRATED CIRCUIT	TTL 7410	* GT NAND 3IN	
103	3	EA	1	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74574	* FF DUAL D	
104	1 į	EA	1	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112	* FF DUAL JK	
108	229	EA		W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD	)	
110	1	EA		W5700296	-00	CONNECTOR, RECTANGULAR, ELEC	9 FIXED SO	OCKETS RECP	

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 | % 777

CONTROL

ISSUE DATE

PL

DOC NO.

W4400619

8 7

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

TITLE

PCC ASSEMBLY - UPTION BD DM357

PC ASSEMBLY - UPTION BD DM357

CA U/M ST TYPE CLASS C A

00:00:00

-		1		PART OR IDENT	NO.								<del></del>	
FIND NO.	QUANTITY REQUIRED	U/M	PCC	DOCUMENT NO.	DASH	EIR AND PAR	T DESCRIPTION INFORMATION						ECC	ST C
. 15	1	EA		W4900348	-00	INTEGRATED CIRCUIT, DIGITAL	CM05 6402	•	UAF	₹ <b>T</b>				A
16	1	EA		W4900182	-00	INTEGRATED CIRCUIT, DIGITAL	TTLS 748113		FF	DUAL	JK	ET		A
17	1	EA	1	3008182	<del>-</del> 00	INTEGRATED CIRCUIT	TTL 7402	*	GT	NOR	211			I
19	4	EA	1	2899587	-00	INTEGRATED CIRCUIT DIGITAL	TTL 74175	*	FF	D 9U	AD			A
2.2	2	EA		W4900175	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 82862		981	PAR	TY	SEN		A
23	1	EA	I	9001407	-01	INTEGRATED CIRCUIT DIGITAL	TTL DEC BIN	1	OF 8	3		вт	0	I
25	10	EA	I	5036515	-00	INTEGRATED CIRCUIT	TTLH 74H00	*	GT	NAND	211	1		I
26	7	EA	1	2899571	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74500	*	GT	NAND	SI	1		A
2.7	6	EA	1	3013354	-00	INTEGRATED CIRCUIT	TTLH 74H01	*	GT	NAND	21	1		ı
28	7	EA	I	2899412	<b>-00</b>	INTEGRATED CIRCUIT LINEAR	TTL 7403	*	GT	NAND	SI	ų.		A
30	4	EA		6558675	-00	INTEGRATED CIRCUIT								A
34	9	EA	I	2899573	-00	INTEGRATED CIRCUIT DIGITAL	TTLH 74H11	*	GT	AND	31N			I
35	1	EA	I	3008089	<b>-</b> 00	INTEGRATED CIRCUIT	TTL 7413	*	GT	NAND	411	J.		I
36	1	EA	I	3008187	<del></del> 0 0	INTEGRATED CIRCUIT	TTL 7420	*	GT	NAND	411	4		I
37	7	EA	I	3013355	-00	INTEGRATED CIRCUIT-IC192	TTLH 74H21	*	GT	AND	41N			1
38	1	EA		3013468	-00	INTEGRATED CIRCUIT - IC204	TTLH 74H30	*	GT	NAND	81	ų.		1
39	16	EA		W4900128	-01	INTEGRATED CIRCUIT, DIGITAL	TTL 7438		QUA	15 0	N N	ND		1
42	3	EA		W4900093	-01	INTEGRATED CIRCUIT, DIGITAL	TTLH 74H50							A
43	1	EA	1	5036519	-00	INTEGRATED CIRCUIT DIGITAL	S, SMIDE SIN	PUT	AND	/UR	INVE	ERT		I
46	10	EA	I	3008194	-00	INTEGRATED CIRCUIT	TTL 7474	*	FF	D DU	AL			ı
47	11	EA	I	5036157	<b>=</b> 0 0	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE	EDG	E TF	RIG.	F=F			A
48	2	EA	1	3008195	-00	INTEGRATED CIRCUIT	TTL 7475	*	REG	LAT	CH (	IBT		I
49	4	EA	I	3006204	-00	INTEGRATED CIRCUIT - IC7	TTL 7493	*	CN1	R 48	Т			1
50	3	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 J	KE	Ţ			вт	0	ı
51	<b>a</b>	EA	I	3007952	-00	INTEGRATED CIRCUIT	TTL 74123	*	MVE	. DUA	L R	3 T		1
UD1-1517B		<u> </u>						ا				·		

- UNIVAC PARTS MEG CODE

81/01/06

PCC ADC PCD COMM CODE

ISSUE DATE

W 777

PL

CONTROL

DOC NO. N4400619

CLASS

PC ASSEMBLY - OPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

FIND NO.	QUANTITY REQUI	RED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESCI	RIPTION INFORMATION	ECC	S1
					REF DES	(1)	J8,			
113	191		ΕA		W2600038	-00	CLIP, RETAINING	.006 THK, BERYLLIUM COPPER		A
114	1		EΑ		w7800108	-00	SWITCH, TOGGLE, LEVER	2 POSITION		A
	1				REF DES	(1)	81,			
115	1		EA		W5800189	-00	CONNECTOR, CUAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS		A
				,	REF DES	(1)	TP1,			
116	5 ¦		EA		W5700296	-02	CONNECTOR, RECTANGULAR, ELEC	BRACKET		A
119	AR		IN		W5400001	124	INSULATION SLEEVING, ELEC	SIZE 24 BLACK .022 ID		A
120	2		EA		W2100062	-01	SCREW, MACH, PAN HEAD	STL PASS XREC 2=56 .180		1
121	2		EA		W2202560	-01	WASHER, FLAT	SST PASS,025THK .089ID .2190D		1
122	5		EA		W2202561	-02	WASHER, LOCK, FLAT	NO. 5		1
126	1		EA		W6502500	103	RES, FXD, COMPUSITION, 1/4W, 5%	10K		1
					REF DES	(1)	R91,			
127	1		EA		W6501010	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W		1
					REF DES	(1)	R94,			
134	1		EA		W4900169	=01	INTEGRATED CIRCUIT, DIGITAL	TTLS 74874 * FF D SELECTED	ļ	1
135	1		EA		W8600053	-02	LABEL, IDENTIFICATION	TTY CRT 700 RED LTR WHT BKGD		1
136	AR		IN		w5300333	-90	wire, elec	30SLD 300V PVD WHT		1
***	******	***		*	*****	***	SEE TABULATION ON DRAWING	VAR DATA PART = 01 *******		1
5	2		EÀ	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74\$10 * GT NAND 31N		1
3	6		EA	1	5036506	-00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 3IN		1
4	1		EA	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74820 * GT NAND 41N		1
6	1		EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74864 * GT AOI		1
8	11		EA	1	9004323	+01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	0	
14	s		EA		W4800005	-00	OPOELECTRONIC COUPLER	PLASTIC		1

SHEET

MAINT. THE NU.: 220

WEG CODE

LIST

J, W

81/01/06 W 777 PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

PL W4400619

DOC NO.

8 CLASS

TITLE					
PC	ASSEMBLY	-	OPTION	BD	DM357

-		_		0.01.00.05117	L		<u></u>						
FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESC	RIPTION INFO	RMATION				E	сс вт сн
52	1	EA	I	4915632	-00	INTEGRATED CIRCUIT	TTL	74150	ML	PX 1	OF 16	6	1
53	8 !	EA		2899585	-00	INTEGRATED CIRCUIT DIGITAL	TTL	74170	* RE	G FIL	E 4X	4	A
54	3	EA	I	3007845	-00	INTEGRATED CIRCUIT	TTL	74193	* CN	TR 48	T U/1	0	I
55	6	EA		2510193	-00	INTEGRATED CIRCUIT, DIGITAL							1
56	2 i	EA	I	3008031	-00	INTEGRATED CIRCUIT	TTL	74122	* MV	B RGT	W/C		I
57	3	EA		W4900010	   <b>=</b> 00	INTEGRATED CIRCUIT, DIGITAL	DTL	844	* GT	ZIN	NAND		A
58	14	ΕA	1	5036505	-00	INTEGRATED CIRCUIT	TTLH	74H08	* GT	AND	SIN		1
59	3	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL	3003	* GT	OR 2	IN		I
61	1	EA	,	W8001000	-04	DELAY LINE	30.0	ONSEC TO	STER	м 3	90 0	нн	Δ
	1			REF DES	(1)	DL1,							
63	18	EA		W6502500	362	RES, FXD, COMPOSITION, 1/4W, 5%	3600	OHMS					A
				REF DES	(1)	R1=R18,							
64	4	EA		W6502500	121	RES, FXD, COMPOSITION, 1/4W, 5%	120 0	ниѕ					A
	1			REF DES	(1)	R19=R21,R86,							
67	4	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL	1.0 U	F +80%,	-20x				A
	1			REF DES	(1)	C1,C2,C8,C9,							
, 68	2 į	EA		W6502500	123	RES, FXD, COMPOSITION, 1/4W, 5%	12K						A
	} 			REF DES	(1)	R31,R56,							
69	28	EA		W6502500	471	RES, FXD, COMPOSITION, 1/4w, 5%	470 0	HMS				į	Δ
	! \$			REF DES	(1)	R22,R23,R34,R27=R30, (2) R39	,R62-R	78,R57,R	58,				
	<b>!</b>			REF DES	( 3)	R80,							
72	1	EA		w6502500	182	RES, FXD, COMPOSITION, 1/4W, 5%	1800	ониѕ					Δ
	[			REF DES		l .							
73	23	EA		W6502500	102	RES, FXD, COMPOSITION, 1/4w, 5%	1000	онмѕ					Α
	†				l	R24,R33,R35,R36,R38, ( 2) R41,			48,				
	j				<u> </u>		1.5		•				
JD1-1517B													

00100100

UNIVAC PARTS MFG CODE

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 W 777

PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

PL W4400619

DOC NO.

AC SHEET

8 C

SIZE CLASS

ND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DES	CRIPTION INFORMATION					ECC	ST
	1			REF DES	( 3)	R60,R61,R87=R90,R83, ( 4) R95	,R96,R98=R	101,					
74	1 1	EA		<b>%6502500</b>	303	RES, FXD, COMPOSITION, 1/4W, 5%	30K						Δ
	i			REF DES	(1)	R42,							ĺ
75	1	EA		W6502500	223	RES, FXD, COMPOSITION, 1/4W, 5%	25K						A
	İ			REF DES	(1)	R44,	•						
76	1 ¦	EA		w6502500	203	RES, FXD, COMPOSITION, 1/4w, 5%	50K						A
	 			REF DES	(1)	R46,			,	•			l
77	2 ¦	EA		W65025U0	151	RES, FXD, COMPOSITION, 1/4w, 5%	150 OHMS						A
	. 1			REF DES	(1)	R32,R49,					ļ		
78	1	EA		W6502500	513	RES, FXD, COMPOSITION, 1/4W, 5%	51K						A
	1			REF DES									
79	1	EA		w6502500	512	RES, FXD, COMPOSITION, 1/4W, 5%	5100 DHMS						A
	İ			REF DES	(1)	R92,	٠						
80	2	EA		W6502010	202	RESISTOR, FIXED, COMPOSITION	2 K	5%	2 W				A
	į			REF DES	(1)	R51,R55,							
81	1	EA				RESISTOR, FIXED, COMPOSITION	470 DHMS	5%	1 W				A
				REF DES									
82	1 j	EA					100 OHMS	5%	1 W				A
				REF DES									
84	1	EA		W6502500		RES, FXD, COMPOSITION, 1/4w, 5%	390 OHMS						A
				REF DES	1	· ·							
85	1	EA	C		-	CAP FXD CER DIEL	50V +80	- 20%	100K	PF			A
	.			REF DES	i								
86	1	EA			ļ	CAPACITOR, FIXED, TANT DIEL	35 V	10%	150	PF			A
	 			REF DES	(1)	C3,							

MAINT, LE NO.1 220
LINIVAC PARTS MEG CODE LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 PCC ADC PCD

ISSUE DATE

w 777

CONTROL

COMM CODE

PL W4400619

U/M ST TYPE

DOC NO.

10

SHEET

CLASS

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT	VO.	FIR AND OADS DECORPORED IN TRANSPORT			
	TOARTH REGULARD	U/M		DOCUMENT NO.	DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	ST	CH
87	1	EA		₩6901500		CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF		A	
	1			REF DES	(1)	C5,	1		
88	1 :	EA		1		CAPACITOR, FIXED, MICA DIEL 500V 5% 150 PF		A	
	1			REF DES	(1)	C6,			
89	1	EA		N6901500	330	CAPACITOR, FIXED, MICA DIEL 500V 5% 33 PF		A	
	1			REF DES	(1)	C7,			
90	65	EA		6630012	-05	CAPACITOR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20%		A	
	 			REF DESI	(1)	C12,C15,C16,C19,C21, (2) C23,C25-C27,C29,C31,			
	; !			REF DES	(3)	C32,C34-C36,C40,C43- ( 4) C45,C47,C49,C51,C53,			
	1			REF DES	( 5)	C55,C57,C59,C63,C64, ( 6) C66,C67,C70,C71,C75,			
	1			REF DES	(7)	C76-C80,C83-C85,C87, ( 8) C91-C93,C95,C98,C101-			
	1			REF DES	(9)	C104,C106,C109-C111, (10) C113,C114,C116,C117,			
	i [			REF DES	(11)	C119,C122,C124=C126, (12) C128,		ļ	
92	<b>s</b>	EA		W7701017	-00	SEMICONDUCTOR DEVICE, DIODE 200MA		A	
	1			PEF DES	(1)	CR1,CR2,			
93	<b>s</b> [	EA	D	2899056	-00	SEMICONDUCTUR DEVICE DIDDE SILICON POWER 1N4003		A	
	į			REF DES	(1)	CR3,CR4,			
94	1	EA		₩ <b>7</b> 600019	-00	TRANSISTUR . PNP VCBO 150V 5.6MW BETA20		A	
	1			REF DES	(1)	01,			
96	1	EA		₩480000 <b>7</b>	-00	RESISTOR NETWORK, FIXED 28ELEMT1.5 W 2% 200AND 300		A	
100	4	E.A	Ĭ	5036504	-00	INTEGRATED CIRCUIT DIGITAL TILS 74804 * GT HEX INVERT		A	
101	20	EA	I	- 3007755	-00	INTEGRATED CIRCUIT TILH 74H04 * GT HEX INVERT	۱ ۱	I	
102	2	EA	1	3008186	<b>=</b> 00	INTEGRATED CIRCUIT TTL 7410 * GT NAND 3IN		1	
103	3	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL TILS 74874 * FF DUAL D		A	
104	1	EA	I	9004633	-01	INTEGRATED CIRCUIT DIGITAL TILS 748112 * FF DUAL JK		A	
		<u></u>							
01-1517B									

UNIVAC PARTS LIST J , W
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06

ISSUE DATE

O1/06 W 777

ADC PCD COMM CODE

CALLED DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

DOC NO.

AC SHEET
W44()0619 B 11

TITLE

FIND NO.	QUANTITY REQU	JIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESC	RIPTION INFORMATION	ECC	ST
108	250		EA		W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD		A
110	1	1	EA		W5700296		CONNECTOR, RECTANGULAR, ELEC			A
		 			REF DES	  ( 1)	Je,			
113	71	<b> </b>	EA		W2600038	  =00	CLIP, RETAINING	.006 THK, BERYLLIUM COPPER		A
114	1 1	 	EA		W7800108	-00	SWITCH, TOGGLE, LEVER	2 POSITION		A
		 			REF DES	(1)	\$1,			
115	1	ļ ļ	EA		W5800189	-00	CONNECTUR, COAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS		A
		! !			REF DES	(1)	TP1,			
116	2	] 	EA		w5700296	-02	CONNECTOR, RECTANGULAR, ELEC	BRACKET		A
119	AR		IN		W5400001	124	INSULATION SLEEVING, ELEC	SIZE 24 BLACK .022 ID		4
120	2		E٩		W2100062	-01	SCREW, MACH, PAN HEAD	STL PASS XREC 2-56 .180		1
121	5		EΑ		W2202560	-01	WASHER, FLAT	SST PASS.025THK .089ID .2190D		1
155	2		EA		W2202561	-02	WASHER, LOCK, FLAT	NO. 5		1
126	1	1	ĒΑ		W6502500	103	RES, FXD, COMPOSITION, 1/4w, 5%	10K		1
	! 				REF DES	(1)	R91,			
127	1		EA		W6501010	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W		1
	į				REF DES	(1)	R94,			
134	1		EA		W4900169	-01	INTEGRATED CIRCUIT, DIGITAL	TTLS 74874 * FF D SELECTED		1
135	1		ΕA		W8600053	-02	LABEL, IDENTIFICATION	TTY CRT 700 RED LTR WHT BKGD		1
136	AR	  -	IN		W5300333	-90	WIRE, ELEC	30SLD 300V PVD WHT		4
****	*****	***		*	******	**** 	SEE TABULATION ON DRAWING	VAR DATA PART - 02 *******		1
S	4	İ	EA		5036516	i	INTEGRATED CIRCUIT DIGITAL	TTLS 74510 * GT NAND 3IN		A
3	10	 	EA		5036506	i	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 3IN		A
4	3	'   	EA		2892079	i	INTEGRATED CIRCUIT DIGITAL	TILS 74820 * GT NAND 4IN		4
6	5	 	EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74864 * GT AOI		A

SHEET

UNIVAC PARTS MEG CODE

81/01/06 W 777
PCC | ADC | PCD | COMM CODE

CONTROL

ISSUE DATE

PL W4400619

W440U619 8 12

TITLE
#

PC ASSEMBLY - OPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PÀRT OR IDENT NO.	IO. DASH	EIR AND PART DESC	CRIPTION INFORMATION	<u>1</u>	-		·		ECC	ST
8	13	EA	1	9004323		INTEGRATED CIRCUIT DIGITAL	TIL FF 2 JK	· ET	····			8 <b>T</b>	┼	1
9	3 l	EA	*	W4900171		INTEGRATED CIRCUIT DIGITAL	TTLS 745114			tk N	UAL			A
12	1 1	EA		w4900151		INTEGRATED CIRCUIT, DIGITAL	TTL 93H72				481			A
13	7	EA		5036524		INTEGRATED CIRCUIT DIGITAL	TTL 3404				H 6E			1
14	2	EA		W4800005		OPOELECTRONIC COUPLER	PLASTIC	-	, ,	PHIC	1: QL	<i>,</i> 1		A
15	1	EA		W4900348		INTEGRATED CIRCUIT, DIGITAL	CM08 6402	í	UAR	T				A
16	1	EA		W4900182		INTEGRATED CIRCUIT, DIGITAL	TTLS 745113				JK	E T		A
17	1 !	EA	ı	30081821		INTEGRATED CIRCUIT	T1L 7402			NOR		<b>⊢</b> !		ı l
19	-   4	EA		2899587		INTEGRATED CIRCUIT DIGITAL	TTL 74175			D GU				A
21	16	EA		.w4900176		INTEGRATED CIRCUIT, DIGITAL	TTL 75122				IVEF	,		A
. 55	2 .	EA		W4900175		INTEGRATED CIRCUIT, DIGITAL	TTL 82862				TY			A
23	1	EA	il	9001407		INTEGRATED CIRCUIT DIGITAL	TTL DEC BIN				,,,	BT	İ	$\begin{vmatrix} \mathbf{r} \\ \mathbf{I} \end{vmatrix}$
25	15	EA		5036515		INTEGRATED CIRCUIT	TILH 74H00				AIS.			ı
26	10	EA		2899571		INTEGRATED CIRCUIT DIGITAL	11LS 74500				SIP		1	A
27	6	EA		3013354		INTEGRATED CIRCUIT	TTLH 74H01				511			ı
28	7	EA		2899412		INTEGRATED CIRCUIT LINEAR	TTL 7403				115			A
30	4 1	EA	-	6558675		INTEGRATED CIRCUIT	110 1403	- 1	•	'1m11V	Er Ti	•		A
34	9	EA	ı	2899573		INTEGRATED CIRCUIT DIGITAL	TTLH 74H11	* (	G T	AND	<b>3 T</b> N			ı
35	1	EA		3008089 <sub> </sub>		INTEGRATED CIRCUIT	TTL 7413				410	j	İ	1
36	1	EA		3008187		INTEGRATED CIRCUIT	TTL 7420				41			$\begin{vmatrix} 1 \\ 1 \end{vmatrix}$
37	8	EA	1 1	3013355		INTEGRATED CIRCUIT-IC192	TILH 74H21			AND		•		ı
38	1	EA		3013468		INTEGRATED CIRCUIT - IC204	TTLH 74H30				418 418	1		I
39	341	EA		W4900128		INTEGRATED CIRCUIT, DIGITAL	TTL 7438				N NA			T
42	3	EA		w4900093		INTEGRATED CIRCUIT, DIGITAL	TTLH 74H50	·	- <b>U</b>		18 188	11412		A
43	1	EA	$ _{\mathbf{I}} $	5036519		INTEGRATED CIRCUIT DIGITAL	S' SMIDE SIND	Hi <b>T</b>	ты Д	AU N	TNVE	ro t		I
-	- I				, .	a came common warraway caca egyat (Miss	we = 11 # 37 to 6: # 1911	9.2 [	n:11/	, sylv	TiaA	.11		1

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

TITLE

PC ASSEMBLY - UPTION 8D DM357

SIZE CLASS C A

FIND NO.	QUANTITY REQUIRED	U/M	PGC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESCI	RIPTION INFORMATION	E	cc s	ST
44	1	EA	I	9004329	-01	INTEGRATED CIRCUIT DIGITAL	TIL GT 2-2-2 AUXI	0	) ]	Ţ
46	10	EA	I	3008194	-00	INTEGRATED CIRCUIT	TTL 7474 * FF D DUAL		1	1
47	11	EA	I	5036157	-00	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE EDGE TRIG. F=F		A	A
48	2 ¦	EA	I	3008195	-00	INTEGRATED CIRCUIT	TTL 7475 * REG LATCH 48		J	I
49	4	EA	1	3006204	-00	INTEGRATED CIRCUIT - IC7	TTL 7493 * CNTR 48T		1	I
50	6	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET B	r c	,   1	I
51	ا <b>ع</b>	EA	I	3007952	-00	INTEGRATED CIRCUIT	TTL 74123 * MVB DUAL RGT		]	I
52	1	EA	I	4915632	-00	INTEGRATED CIRCUIT	TTL 74150 MLPX 1 OF 16		]	Ţ
53	8	EA		2899585	-00	INTEGRATED CIRCUIT DIGITAL	TTL 74170 * REG FILE 4X4		1	A
54	3	EA	1	3007845	-00	INTEGRATED CIRCUIT	TTL 74193 * CNTR 4BT U/D		J	I
55	6 ¦	EA		2510193	·   <b>-</b> 0 0	INTEGRATED CIRCUIT, DIGITAL			]	I
56	2	EA	I	3008031	-00	INTEGRATED CIRCUIT	TIL 74122 * MVB RGT W/C		1	1
57	3	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL	DTL 844 * GT ZIN NAND		4	A
58	16	EA	I	5036505	-00	INTEGRATED CIRCUIT	TILH 74H08 * GT AND 2IN		1	1
59	3	EA	I	5036522	   <b>-</b> 00	INTEGRATED CIRCUIT DIGITAL	TTL 3003 * GT OR 2IN		1	I
60	3	EA	I	2899586	-00	INTEGRATED CIRCUIT DIGITAL	TTL 74174 * FF HEX D		1	Ą
61	اٰج	EA		w8001000	-04	DELAY LINE	30.00NSEC TD 3TERM 390 OH	4	1	A
	 			REF DES	(1)	DL1.DL2.				
63	18	EA		W6502500	!  362	RES,FXD,COMPOSITION,1/4W,5%	3600 OHMS		1	A
	i I			REF DES	( 1)	R1=R18,				
64	4	EA		<b>%6502500</b>	121	RES, FXD, COMPOSITION, 1/4W, 5%	120 OHMS		1	Д
	į			REF DES	(1)	R19=R21,R86,				
67	4	EA		<b>%71</b> 00004	101	CAPACITUR, FIXED, CERAMIC DIEL	1.0 UF +80%, -20%		1	A
	<b>!</b> !			REF DES	(1)	C1,C2,C8,C9,				
68	2	EA		W6502500	1	RES, FXD, COMPUSITION, 1/4W, 5%	12K			Δ

UD1-1517B

UNIVAC PARTS MFG CODE LIST J , ₩

81/01/06

ADC PCD

ISSUE DATE

W 777

CONTROL

COMM CODE

PL W4400619

EA

TYPE

C

DOC NO.

8 14

SHFET

PC ASSEMBLY - OPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

PART OR IDENT NO. QUANTITY REQUIRED FIND NO. U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. DASH REF DES ( 1) R31, R56, 69 301 EA W6502500 471 RES.FXD.COMPOSITION.1/4W.5% 470 OHMS REF DESI( 1) R22,R23,R34,R27+R30, ( 2) R39,R62,R63-R81,R57, REF DES ( 3) R58. W6502500 182 RES.FXD.COMPOSITION, 1/4W,5% 72 FA 1 1 1800 OHMS REF DES ( 1) R37, 24 W6502500 102 73 EΑ RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS REF DESI( 1) R24,R33,R35,R36,R38, ( 2) R41,R43,R45,R47,R48, REF DES ( 3) R60,R61,R87-R90,R83, ( 4) R95-R101, 74 EA RES, FXD, COMPUSITION, 1/4W, 5X M6502500 303 1 1 30K REF DESIG 1) R42. W6502500 223 RES.FXD.COMPOSITION, 1/4W, 5% 75 FA 1 | 25K REF DES ( 1) R44, FA W6502500 203 RES.FXD.COMPOSITION, 1/4W, 5% 76 20K REF DESIG 1) R46. W6502500 151 RES, FXD, COMPOSITION, 1/4W, 5% 77 2 FA 150 OHMS REF DES ( 1) R32,R49, W6502500 1513 RES, FXD, COMPOSITION, 1/4W, 5% 78 EA 51K REF DES ( 1) R50, W6502500 512 79 EA RES, FXD, COMPOSITION, 1/4W, 5% 1 1 5100 OHMS REF DESIG 1) R92. w6502010 202 | RESISTOR, FIXED, COMPOSITION 80 EA K 5% 2 W REF DES ( 1) R51,R55, #6501010 471 RESISTOR, FIXED, COMPOSITION E٨ 81 470 OHMS 5% 1 W A REF DES ( 1) R53,

MAINT. CYCLE NO.: 220 00100100 80 LINIVAC PARTS MEG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 81/01/06 W 777 W4400619 15 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC PCD COMM CODE SIZE CLASS TYPE PC ASSEMBLY - OPTION BD DM357 EA PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH 1 82 FA RESISTOR, FIXED, COMPOSITION ₩6501010 101 100 OHMS 5 % 1 W REF DES ( 1) R52. 84 2 1 EA #6502500 I391 RES, FXD, COMPOSITION, 1/4W, 5% 390 OHMS REF DES ( 1) R59, R82, 4916657 -06 CAP FXD CER DIEL 85 1 1 FAC 50V +80 - 20% 100k PF REF DES ( 1) C4, 1 W7100352 154 86 FΔ CAPACITUR, FIXED, TANT DIEL 35V 10% 150 PF REF DESI( 1) | C3. M6901500 221 CAPACITOR, FIXED, MICA DIEL 87 1 EA 500V 5% 220 PF REF DES ( 1) | C5.

W6901500 1151 CAPACITOR, FIXED, MICA DIEL 88 1 EA 500V 5% 150 PF REF DES ( 1) C6. W6901500 330 CAPACITOR, FIXED, MICA DIEL 89 1 EA 500V 5% 33 PF REF DES ( 1) | C7, 65 6630012 |-05 | CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20% 90 EA REF DES ( 1) C12, C15, C16, C19, C21, ( 2) C23, C25 = C27, C29, C31, REF DES ( 3) | C32, C34-C36, C40, C43- ( 4) C45, C47, C49, C51, C53, REF DES ( 5) C55,C57,C59,C63,C64, ( 6) C66,C67,C70,C71,C75-REF DES ( 7) C80, C83-C85, C87, C91- ( 8) C93, C95, C98, C101-REF DES ( 9) C104, C106, C109-C111, (10) C113, C114, C116, C117, REF DESI(11) C119, C122, C124-C126, (12) C128, N7701017 -00 | SEMICONDUCTOR DEVICE, DIODE 2 | 92 EA AMOOS REF DES ( 1) CRI, CR2. 93 2 FAID 2899056 -00 | SEMICONDUCTOR DEVICE DIODE | SILICON POWER 1N4003 REF DES ( 1) CR3, CR4, UD1-1517B

MAINT, C E NO.: 220

NIVAC PARTS MEG CODE LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 W 777

ISSUE DATE

PL

DOC NO.

W4400619

16

SHEET

PC ASSEMBLY - OPTION BD DM357

PCC ADC PCD COMM CODE

CONTROL

CLASS U/M ST TYPE SIZE C

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESC	RIPTION INFORMATION	ECC ST
94	1	EA		W7600019	-00	TRANSISTOR	PNP VCBO 150V 5.6MW BETAZO	Δ
	Ì			REF DES	CD	01,		
96	5 ¦	EA		<b>44800007</b>	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 W 2% 200AND 300	A
100	5 !	EA	I	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74804 * GT HEX INVERT	A
101	24	EA	1	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04 * GT HEX INVERT	1
102	2 ¦	EA	1	3008186	-00	INTEGRATED CIRCUIT	TTL 7410 * GT NAND 3IN	I
103	6	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TILS 74874 * FF DUAL D	A
104	2	EA	I	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TILS 745112 * FF DUAL JK	A
108	267	EA		w5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD	A
109	<b>a</b>	EA		¥5700295	-00	CONN, PRINTED CIRCUIT, ELEC	SLDR MTD 40 FIXED PINS	A
	 			REF DES	(1)	J7A, J78,		
110	1 1	EA		W5700296	-00	CONNECTOR, RECTANGULAR, ELEC	9 FIXED SOCKETS RECP	A
	! 			REF DES	(1)	J8, ·		
113	76	EA		MS600038	-00	CLIP, RETAINING	.006 THK, BERYLLIUM COPPER	Δ
114	1	EA		w7800108	-00	SWITCH, TOGGLE, LEVER	2 POSITION	A
	1			REF DES	(1)	\$1,		
115	1	EA		W5800189	-00	CONNECTOR, COAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS	A
	! 			REF DES	(1)	TP1,		
116	5	EA		W5700296	-05	CONNECTOR, RECTANGULAR, ELEC	BRACKET	A
119	AR	IN		M5400001	124	INSULATION SLEEVING, ELEC	SIZE 24 BLACK .022 ID	A
120	2 ¦	EA		W2100062	-01	SCREW, MACH, PAN HEAD		A
121	z į	EA		W2202560			SST PASS.025THK .08910 .21900	A
155	<b>2</b>	EA		W2202561	-02	WASHER, LOCK, FLAT	NO. 2	A
126	<b>1</b> ]	EA		6502500	103	RES, FXD, COMPOSITION, 1/4W, 5%	10K	А
	ļ			REF DES	'   <b>(1)</b>	R91.		

PARTS MEG CODE

81/01/06

ISSUE DATE

พ 777

CONTROL

DOC NO. PL W4400619

SHEET 17 CLASS

PC ASSEMBLY - UPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

PCC ADC PCD COMM CODE

FIND NO.	QUANTITY REQUIRE	ED U/I	M PCC	DOCUMENT NO.	DASH	EIR AND PART DES	SCRIPTION INFORMATION	EC	cc s
127	1	E	4	W6501010	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W		1
	1			REF DES	(1)	R94,			
134	1	E	4	K4900169	-01	INTEGRATED CIRCUIT, DIGITAL	TTLS 74874 * FF D SELECTED		]
135	1	E	<b>A</b>	W8600053	-02	LABEL, IDENTIFICATION	TTY CRT 700 RED LTR WHT BKGD		1
136	AR	1,	1	W5300333	-90	WIRE, ELEC	30SLD 300V PVD WHT		/
****	*****	**	*	*****	  ****	SEE TABULATION ON DRAWING	VAR DATA PART = 03 ******	•	,
2	4	E	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74510 * GT NAND 3IN		1
3	9	E	I	5036506	<b>=</b> 00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 3IN		
4	3	E	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74820 * GT NAND 4IN		
6	2	E	1	2892081	i <b>-</b> 0 0	INTEGRATED CIRCUIT DIGITAL	TTLS 74864 * GT AOI		
8	8	Ε	1	9004323	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2- JK ET BT	0	,
9	3 !	E	<b>A</b>	W4900171	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 748114 FF JK DUAL ET		
12	1	E	۸	·₩4900151	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 93H72 REG SHF 4BT		
13	7 !	E	<b>A</b>	5036524	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3404 * FF LATCH 6BT		
14	5	E	<b>A</b>	W4800005	-00	OPOELECTRONIC COUPLER	PLASTIC		
15	1	E	1	W4900348	-00	INTEGRATED CIRCUIT, DIGITAL	CMUS 6402 UART		
16	1	E	<b>A</b>	w4900182	-00	INTEGRATED CIRCUIT, DIGITAL	TTLS 748113 FF DUAL JK ET	.	
17	1	E	1 /	3008182	-00	INTEGRATED CIRCUIT	TTL 7402 * GT NOR 2IN		
15	16	E	4	w4900176	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 75122 LN RECEIVER		
22	5	E	<b>A</b>	W4900175	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 82862 9BT PARTY GEN		
23	1	E	1	9001407	-01	INTEGRATED CIRCUIT DIGITAL	TTL DEC BIN 1 OF 8 BT	0	,
25	12	E	1	5036515	-00	INTEGRATED CIRCUIT	TTLH 74H00 * GT NAND ZIN		
56	9	E	1 4	2899571	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74500 + GT NAND 2IN		
27	6	E	I	3013354	l = Q 0	INTEGRATED CIRCUIT	TTLH 74H01 * GT NAND 2IN		
28	1	E	I	2899412	-00	INTEGRATED CIRCUIT LINEAR	TTL 7403 * GT NAND 2IN		

UD1-1517B

SHEET

00:00:00

CONTROL 81/01/06 W 777 PCC ADC PCD COMM CODE

ISSUE DATE

DOC NO. PL W4400619

8 18 SIZE CLASS

C

		<del></del>			<u> </u>			
FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO.	EIR AND PART D	DESCRIPTION INFORMATION ECC	ST CHG
30	4	EA		6558675	-00	INTEGRATED CIRCUIT		A
34	8	EA	I	2899573	-00	INTEGRATED CIRCUIT DIGITAL	TTLH 74H11 * GT AND 3IN	1
35	1	EA	I	3008089	-00	INTEGRATED CIRCUIT	TTL 7413 * GT NAND 4IN	I
36	1	EA	I	3008187	-00	INTEGRATED CIRCUIT	TTL 7420 * GT NAND 4IN	I
37	7	EA	1	3013355	=00	INTEGRATED CIRCUIT-10192	TTLH 74H21 * GT AND 4IN	I
38	1	EA		3013468	-0.0	INTEGRATED CIRCUIT - 10204	TTLH 74H30 + GT NAND BIN	I
39	33	EA		W4900128	-01	INTEGRATED CIRCUIT, DIGITAL	TTL 7438 QUAD ZIN NAND	I
42	3	EA		w490009 <b>3</b>	-01	INTEGRATED CIRCUIT, DIGITAL	TTLH 74H50	A
44	1	EA	I	9004329	=01	INTEGRATED CIRCUIT DIGITAL	TTL GT 2-2-2-3 AOXI	1
46	10	EA	1	3008194	-00	INTEGRATED CIRCUIT	TTL 7474 * FF D DUAL	I
47	. 7	EA	I	5036157	-00	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE EDGE TRIG. F-F	A
48	5	EA	I	3008195	-00	INTEGRATED CIRCUIT	TTL 7475 * REG LATCH 4BT	I
49	. 4	EA	1	3006204	-00	INTEGRATED CIRCUIT - 107	TTL 7493 * CNTR 48T	1
50	6	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT 0	1
51	2	EA	I	3007952	-00	INTEGRATED CIRCUIT	TTL 74123 * MVB DUAL RGT	I
54	3	EA	1	3007845	-00	INTEGRATED CIRCUIT	TTL 74193 * CNTR 48T U/D	1
55	6	EA		2510193	=00	INTEGRATED CIRCUIT, DIGITAL		I
56	2 ¦	EA	1	3008031	-00	INTEGRATED CIRCUIT	TTL 74122 * MVB RGT W/C	I
57	3	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL	DTL 844 * GT 2IN NAND	A
58	15 i	EA	I	5036505	-00	INTEGRATED CIRCUIT	TTLH 74H08 * GT AND 2IN	I
59	3	EA	1	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003 * GT OR 21N	1
60	3	EA	1	2899586	-00	INTEGRATED CIRCUIT DIGITAL	11L - 74174 * FF HEX D	A
61	2	EA		W8001000	-04	DELAY LINE	30.00NSEC TO STERM 390 OHM	A
	1			REF DES	(1)	DL1,DL2,		
63	18	EΑ		W6502500	362	RES, FXD, COMPOSITION, 1/4W, 5%	3600 OHMS	A
				L.,	4	<u> </u>		1

UNIVAC PARTS MFG CODE

81/01/06

ISSUE DATE

N 777

CONTROL

PL W4400619 SHEET 19

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

ND NO.	QUANTITY REQUIRE	ED U/M	PCC-	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	ST
	1			REF DES				
64	4	EA			1	RES, FXD, COMPOSITION, 1/4W, 5% 120 DHMS		A
	1			_	1	R19=R21,R86,		
67	4	EA			:	CAPACITOR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20%		A
	1					C1,C2,C8,C9,		
68	s ¦	EA		W6502500	123	RES, FXD, COMPOSITION, 1/4W, 5% 12K		A
		٠   .		REF DES	(1)	R31,R56,		
69	14	EA		W6502500	1471	RES, FXD, COMPOSITION, 1/4W, 5% 470 OHMS		A
	į			REF DES	(1)	R22,R23,R34,R27=R30, ( 2) R39,R57,R58,R62,R79=		
				REF DES	(3)	R81, R57 R58		
72	1	EA		W6502500	182	RES,FXD,COMPOSITION,1/4W,5% 1800 OHMS		A
	!			REF DES	(1)	R37,		
73	21	EA		№650 <b>25</b> 00	102	RES,FXD,COMPOSITION,1/4W,5% 1000 OHMS		A
				REF DES	(1)	R24,R33,R35,R36,R38, ( 2) R41,R43,R45,R47,R48,		
	!			REF DES	(3)	R83,R87=R90,R95=R97, ( 4) R99=R101,		
74	1	EA		W6502500	303	RES, FXD, COMPOSITION, 1/4W, 5% 30K		A
				REF DES	(1)	R42,		
75	1	EA		W6502500	223	RES, FXD, COMPOSITION, 1/4W, 5% 22K		A
	İ			REF DES	   <b>( 1)</b>	R44,		
76	1 1	EA		W6502500	203	RES, FXD, COMPOSITION, 1/4W, 5% 20K		A
	1			REF DES	(1)	R46,		
77	2	EA		W6502500	151	RES, FXD, COMPOSITION, 1/4H, 5% 150 OHMS		A
						R32,R49,		
78	1	EA		W6502500	1	RES, FXD, COMPOSITION, 1/4W, 5% 51K		A
				REF DES	1			

81/01/06

ISSUE DATE

W 777

CONTROL

PL W4400619

DOC NO.

20 CLASS

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE

PC ASSEMBLY -	OPTION	8D DM357
---------------	--------	----------

ID NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO.	EIR AND PART DESCRIPTION INFORMATION	ECC	ST
79	1!	EA		•	ļ	RES, FXD, COMPOSITION, 1/4W, 5% 5100 OHMS		
, ,	1 1	E A		REF DES				A
80	2	EA			l	RESISTOR, FIXED, COMPOSITION 2 K 5% 2W		
0.0	<del></del>	-			I	R51,R55,	ŀ	A
81	1 1	EA			•	RESISTOR, FIXED, COMPOSITION 470 OHMS 5% 1W		A
				REF DES				~
82	<u> </u>	EA			•	RESISTOR, FIXED, COMPOSITION 100 OHMS 5% 1W		A
	- I - I			REF DES	1			
84	5 i	EA				RES,FXD,COMPOSITION,1/4W,5% 390 OHMS		A
	- I I				•	R59,R82,		
85	1	EA	c			CAP FXD CER DIEL 50V +80 = 20% 100K PF		A
				REF DES				
86	1	EA			•	CAPACITUR, FIXED, TANT DIEL 35V 10% 150 PF		A
	i			REF DES				
87	1   1	EA		w6901500	221	CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF		A
	İ			REF DES		•		
88	1	EA			,	CAPACITOR, FIXED, MICA DIEL 500V 5% 150 PF		A
	.			REF DES	)			
89	1	EA		H6901500	330	CAPACITOR, FIXED, MICA DIEL 500V 5% 33 PF		A
				REF DES				
90	65	EA		6630012	l=05	CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20%		A
					•	C12,C15,C16,C19,C21, ( 2) C23,C25=C27,C29,C31,		
						C32,C34=C36,C40,C43= ( 4) C45,C47,C49,C51,C53,		
				REF DES	(5)	C55,C57,C59,C63,C64, ( 6) C66,C67,C70,C71,C75=		
	ļ 1				ļ	C80,C83-C85,C87-C91- ( 8) C93,C95,C98,C101-		

00:00:00

UD1-1517B

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION MFG CODE

J, N

81/01/06 W 777
PCC | ADC | PCD | COMM CODE

CONTROL

ISSUE DATE

PL w4400619

8 21

SHEET

IND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO.	NO. DASH	EIR AND PART DESCI	RIPTION INFORMATION	EC	3
	! ! !			REF DES	(9)	C104,C106,C110,C111, (10) C111	3,0114,0116,0117,		
	į			REF DES	(11)	C119,C122,C124-C126, (12) C128	8,0109,		
92	2	EA		W7701017	-00	SEMICONDUCTOR DEVICE, DIODE	AM00S		
	 			REF DES	(1)	CR1,CR2,			
93	2 i	EA	D	2899056	-00	SEMICONDUCTOR DEVICE DIODE	SILICON POWER 1N4003		
	 			REF DES	(1)	CR3,CR4,			
94	1	EΑ		W7600019	-00	TRANSISTUR	PNP VCBO 150V 5.6MW BETA20		
	i			REF DES	( 1)	Q1 .			
96	5	EA		W4800007	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 W 2% 200AND 300		
100	5	EA	I	5036504	<b>-</b> 00	INTEGRATED CIRCUIT DIGITAL	TTLS 74804 * GT HEX INVERT		
101	23	EA	I	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04 * GT HEX INVERT		
102	1	EA	I	3008186	-00	INTEGRATED CIRCUIT	TTL 7410 * GT NAND 31N		
103	6 ¦	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74874 * FF DUAL D		
104	2	EA	I	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112 * FF DUAL JK		
108	259	EA		W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD		
109	2	EA		W5700295	-00	CONN, PRINTED CIRCUIT, ELEC	SLDR MTD 40 FIXED PINS		
	į			REF DES	(1)	J7A, J7B,			
110	. 1	EA		#5700296	<b>-</b> 00	CONNECTOR, RECTANGULAR, ELEC	9 FIXED SOCKETS RECP		
	1			REF DES	(1)	Je,	•		
113	47	EA		W2600038	-00	CLIP, RETAINING	.006 THK, BERYLLIUM COPPER		
114	1	EA		W7800108	-00	SWITCH, TOGGLE, LEVER	S bosition		
	 			REF DES	(1)	S1,			
115	1	EA		W5800189	-00	CONNECTOR, CUAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS		
				REF DES	(1)	TP1,			
116	s ¦	EA		W5700296	-02	CONNECTOR, RECTANGULAR, ELEC	BRACKET		

MAINT. C. E NO.: 220 00:00:00 87 UNIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. J , W LIST PL 81/01/06 N 777 W4400619 8 22 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC PCD COMM CODE CLASS TYPE PC ASSEMBLY - OPTION 8D DM357 FA C PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. AR 119 IN W5400001 124 INSULATION SLEEVING, ELEC SIZE 24 BLACK .022 ID 120 21 MS100005 -01 SCREW, MACH, PAN HEAD EA STL PASS XREC 2=56 .180 121 W2202560 I=01 2. EA WASHER, FLAT SST PASS.025THK .08910 .21900 21 42202561 -02 122 EΑ WASHER, LOCK, FLAT NO. 2 W6502500 103 RES, FXD, COMPOSITION, 1/4W, 5% 126 11 ĒΑ 10K REF DES ( 1) R91, w6501010 331 127 EA RESISTOR, FIXED, COMPOSITION 330 UHMS 5% 1 1 REF DESI( 1) R94. W5300003 -06 131 ARI IN WIRE, ELECTRICAL 20 AWG 134 EA W4900169 = 01INTEGRATED CIRCUIT, DIGITAL 1 1 TTLS 74874 \* FF D SELECTED 135 W8600053 j=02 EA LABEL, IDENTIFICATION TTY CRT 700 RED LTR WHT BKGD W5300333 -90 WIRE, ELEC 136 ARI IN 30SLD 300V PVD WHT . \*\*\*\*\* SEE TABULATION ON DRAWING \*\*\* \* VAR DATA PART - 04 \*\*\*\*\*\*\* 2 2 EA 1 5036516 -00 INTEGRATED CIRCUIT DIGITAL TTLS 74810 \* GT NAND 3IN 5036506 |-00 EA Ι INTEGRATED CIRCUIT TTLS 74511 \* GT AND 3IN 2892079 -00 INTEGRATED CIRCUIT DIGITAL EA I TTLS 74520 \* GT NAND 4IN 2892081 -00 EA 1 1 INTEGRATED CIRCUIT DIGITAL 6 TTLS 74864 \* GT AUI 8 EA 1 9004323 -01 11 INTEGRATED CIRCUIT DIGITAL TTL FF 2 JK ET BT. 0 w48000051=00 14 EA OPOELECTRONIC COUPLER PLASTIC M4900348 -00 15 EA INTEGRATED CIRCUIT, DIGITAL 1 CMOS 6402 UART w49001821-00 INTEGRATED CIRCUIT, DIGITAL 16 EA TILS 748113 FF DUAL JK ET 3008182 -00 17 EA I INTEGRATED CIRCUIT TTL 7402 \* GT NOR 2IN 2899587 -00 19 EA INTEGRATED CIRCUIT DIGITAL 4 I TTL 74175 \* FF D QUAD 22 W4900175 -00 INTEGRATED CIRCUIT, DIGITAL 2 EA TIL 82862 98T PARTY GEN EAL INTEGRATED CIRCUIT DIGITAL 23 9001407 |-01 TTL DEC BIN 1 DF 8 BT 0 I

UD1-1517B

HANDEL PARTS MEG CODE ISSUE DATE CONTROL SHEET DOC NO. PL 81/01/06 H 777 W4400619 23 8 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE CLASS PC ASSEMBLY - OPTION BO OMIST

ND NO.	QUANTITY REQUIR	RED L	/ <b>M</b>	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH		EIR AND PAR	IT DESCRIPTION INFO	RMATION						ECC	S
25	10	6	Α	1	5036515	-00	INTEGRATED CI	RCUIT	TTLH	74H00	*	GT	NAND	SIN			ī
26	7	6	A	1	2899571	-00	INTEGRATED CI	RCUIT DIGITAL	TTLS	74500	*	GT	NAND	SIN			A
27	6	E	Α	I	3013354	-00	INTEGRATED CI	RCUIT	TTLH	74H01	*	GT	NAND	SIN			1
28	7 !	E	Α	I	2899412	-00	INTEGRATED CI	RCUIT LINEAR	TTL	7403	*	GT	NAND	SIN			A
30	4	8	Α		6558675	-00	INTEGRATED CI	RCUIT									A
34	9	₹	Α	1	2899573	-00	INTEGRATED CI	RCUIT DIGITAL	TTLH	74H11	*	GT	AND	31N			1
35	1	E	Α	Ì	3008089	-00	INTEGRATED CI	RCUIT	TTL	7413	*	GT	NAND	410			1
36	1	E	Α	1	3008187	-00	INTEGRATED CI	RCUIT	TTL	7420	*	GT	NAND	41N			1
37	7	E	A	I	3013355	-00	INTEGRATED CI	RCUIT=IC192	TTLH	74H21	*	GT	AND	41N			]
38	1	E	Α		3013468	-00	INTEGRATED CI	RCUIT - IC204	TTLH	74H30	*	GT	NAND	81N			]
39	16	E	Α		W4900128	-01	INTEGRATED CI	RCUIT, DIGITAL	TTL	7438		QUA	15 04	N NA	4D		
42	3	E	Α		W4900093	-01	INTEGRATED CI	RCUIT, DIGITAL	TTLH	74H50							1
43	1	E	Α	I	5036519	-00	INTEGRATED CI	RCUIT DIGITAL	2, 2W	IDE SINF	UT	AND	)/0R	INVE	<b>२</b> ⊺	ļ	
46	10	E	Α	I	3008194	-00	INTEGRATED CI	RCUIT	TTL	7474	*	FF	D DU	A L			
47	11	E	Α.	I	5036157	-00	INTEGRATED CI	RCUIT DIGITAL	DUAL	D TYPE E	DGE	E TF	RIG.	F=F			1
48	<b>2</b>	E	A	I	3008195	=00	INTEGRATED CI	RCUIT	TTL	7475	*	REG	LAT	CH 4	ат		1
49	4	E	Α	1	3006204	-00	INTEGRATED CI	RCUIT - IC7	TTL	7493	*	CN1	r 48	7			]
50	3	E	Α	1	9004321	-01	INTEGRATED CI	RCUIT DIGITAL	TTL F	F 2 JK	E	ſ		ŧ	вт	0	]
51	5	E	Α	1	3007952	-00	INTEGRATED CI	RCUIT	TTL	74123	*	MVE	3 DUA	L RG	r		]
52	1	E	Α	1	4915632	-00	INTEGRATED CI	RCUIT	TTL	74150		MLF	X 1	OF 1	5		]
53	8	E	A		2899585	-00	INTEGRATED CI	RCUIT DIGITAL	TTL	74170	*	REG	FIL	E 4X	4		1
54	3	E	Δ	I	3007845	-00	INTEGRATED CI	RCUIT	TTL	74193	*	CNI	TR 48	T UZ	ا ر		
55	6	E	Å		2510193	-00	INTEGRATED CI	RCUIT, DIGITAL									
56	5	E	Α	I	3008031	-00	INTEGRATED CI	RCUIT	TIL	74122	*	MVE	RGT	W/C			
57	3	E	Д		<b>М4900010</b>	-00	INTEGRATED CI	RCUIT, DIGITAL	DTL	844	*	GT	SIN	DNAND	ļ		

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 PCC ADC PCD COMM CODE

ISSUE DATE

W 777

CONTROL

DOC NO. PL W4400619

24

ND NO.	QUANTITY REQUIRED	U/M PCC	PART OR IDENT NO.  DOCUMENT NO. DASH	EIR AND PART DESCRIPTION INFORMATION	ECC S
58	14	EA I	5036505 -00	INTEGRATED CIRCUIT TILH 74H08 * GT AND 2IN	I
59	3	EAI	5036522 -00	INTEGRATED CIRCUIT DIGITAL TTL 3003 * GT OR 21N	
61	1	EA	W8001000  -04	DELAY LINE 30.00NSEC TO STERM 390 OHM	A
	·		REF DES ( 1)	DL1,	
63	181	EA	W6502500 362	RES, FXD, COMPOSITION, 1/4w, 5% 3600 OHMS	A
	 		REF DES ( 1)	R1=R18,	
64	4	EA	M6502500 121	RES,FXD,COMPUSITION,1/4W,5% 120 OHMS	A
	i I		REF DESIC 1)	R19-R21,R86,	
67	4	EA	W7100004 101	CAPACITOR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20%	A
	İ		REF DES ( 1)	C1,C2,C8,C9,	
68	s ¦	EA	#6502500 123	RES, FXD, COMPOSITION, 1/4W, 5% 12K	A
	!		REF DES ( 1)	R31,R56,	
69	8S	EA	W6502500 471	RES, FXD, COMPOSITION, 1/4W, 5% 470 OHMS	A
			REF DES ( 1)	R22,R23,R27=R30,R34, ( 2) R39,R62,R75=R78,R80,	
	İ		REF DES ( 3)	R57,R58,R63=R74,	
72	1	EA	W6502500 182	RES,FXD,COMPOSITION,1/4W,5% 1800 OHMS	A
	į		REF DES ( 1)	R37,	
73	23	EA	M6502500 102	RES,FXD,COMPOSITION,1/4W,5% 1000 OHMS	A
	1		REF DES ( 1)	R24,R33,R35,R36,R38, ( 2) R41,R43,R45,R47,R48,	
	į		REF DES ( 3)	R60,R61,R83,R87=R90, ( 4) R95,R96,R98=R101,	
74	1	EA	W6502500 303	RES, FXD, COMPOSITION, 1/4w, 5% 30K	A
	 		REF DES (1)	R42,	
75	1	EA	W6502500 223	RES, FXD, COMPOSITION, 1/4W, 5% 22K	A
			REF DES ( 1)	R44,	
76	1	EA	W6502500 203	RES, FXD, COMPOSITION, 1/4W, 5% 20K	A

MAINT, CYCLE NO.: 220

WIND PARTS MEG CODE

LIST

J.W.

81/01/06

ISSUE DATE

₩ 777 PL

CONTROL

DOC NO.

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION	1011	0 4 7 1	v <b>U</b>	" ( '		yn edy sa	, O D G	1 7	''	23	l
PC ASSEMBLY - OPTION BD DM357	PCC	ADC	PCD	COMM CODE	CA	U/M E A	ST A	TYPE M	SIZE C	CLASS A	

REF DES ( 1) RA6,  REF DES ( 1) RES,FXD,COMPUSITION,1/4W,5X 150 OHMS  REF DES ( 1) RES,FXD,COMPUSITION,1/4W,5X 51K  REF DES ( 1) RES,FXD,COMPUSITION,1/4W,5X 51K  REF DES ( 1) RES,FXD,COMPUSITION,1/4W,5X 5100 OHMS  REF DES ( 1) RES,FXD,COMPOSITION,1/4W,5X 5100 OHMS  REF DES ( 1) RES,FXD,COMPOSITION 2 K 5X 2W  REF DES ( 1) RESISTOR, FIXED, COMPOSITION 470 OHMS 5X 1W  REF DES ( 1) RESISTOR, FIXED, COMPOSITION 100 OHMS 5X 1W  REF DES ( 1) RESISTOR, FIXED, COMPOSITION 100 OHMS 5X 1W  REF DES ( 1) RES,FXD,COMPOSITION,1/4W,5X 390 OHMS  REF DES ( 1) RS9,  REF DES ( 1) RS9,  REF DES ( 1) RS9,  REF DES ( 1) RS9,  REF DES ( 1) C4,  REF DES ( 1) C4,  REF DES ( 1) C3,  REF DES ( 1) C3,  REF DES ( 1) C5,	ND NO.	QUANTITY REQUIRED	U/M PC	DOCUMENT NO.	DASH	EIR AND PART DES	CRIPTION INFORMATION				ECC S
77 2 EA						R46.					
REF DES ( 1) R32,R49,  REF DES ( 1) R32,R49,  REF DES ( 1) R50,  REF DES ( 1) R50,  REF DES ( 1) R92,  REF DES ( 1) R92,  REF DES ( 1) R92,  REF DES ( 1) R51,R55,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R59,  REF DES ( 1) R59,  REF DES ( 1) R59,  REF DES ( 1) C4,  REF DES ( 1) C3,  REF DES ( 1) C3,  REF DES ( 1) C5,  REF DES ( 1) C5,	77	2	EA	!			150 OHMS				A
REF DES ( 1) R50,  W6502500   512 RES,FXD,COMPOSITION,1/4w,5% 5100 DHMS  REF DES ( 1) R92,  REF DES ( 1) R51,R55,  REF DES ( 1) R51,R55,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R52,  RESISTOR, FIXED, COMPOSITION 470 DHMS 5% 1w  REF DES ( 1) R53,  RESISTOR, FIXED, COMPOSITION 100 DHMS 5% 1w  REF DES ( 1) R52,  RES,FXD,COMPOSITION,1/4w,5% 390 DHMS  REF DES ( 1) R59,  RES,FXD,COMPOSITION,1/4w,5% 390 DHMS  REF DES ( 1) C4,  REF DES ( 1) C4,  REF DES ( 1) C3,  REF DES ( 1) C3,  REF DES ( 1) C5,		1		1							
79	78	1 !	EA	W6502500	513	RES, FXD, COMPOSITION, 1/4W, 5%	51K				A
REF DES ( 1) R92,  REF DES ( 1) R92,  REF DES ( 1) R51,R55,  REF DES ( 1) R51,R55,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R59,  REF DES ( 1) R59,  REF DES ( 1) R59,  REF DES ( 1) C4,  REF DES ( 1) C4,  REF DES ( 1) C3,  REF DES ( 1) C3,  REF DES ( 1) C5,		1		REF DES	(1)	R50,					
80	79	1	EA	W6502500	512	RES, FXD, COMPOSITION, 1/4 w, 5%	5100 OHMS				A
REF DES ( 1) R51,R55,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R53,  REF DES ( 1) R52,  REF DES ( 1) R52,  REF DES ( 1) R59,  REF DES ( 1) R59,  REF DES ( 1) C4,  REF DES ( 1) C3,  REF DES ( 1) C3,  REF DES ( 1) C3,  REF DES ( 1) C5,		† 		PEF DES	(1)	R92,					
81	80	2	EA	W6502010	202	RESISTOR, FIXED, CUMPOSITION	з к	5%	2W		A
REF DES ( 1) R53,  82		1		REF DES	(1)	R51,R55,					
82 1 EA	81	1	EA	м6501010-	471	RESISTOR, FIXED, COMPOSITION	470 OHMS	5%	1 W		A
REF DES ( 1) R52,  84 1 EA		1		1							
84 1 EA	82	1	EA	! !			100 OHMS	5%	1 W		Δ
REF DES ( 1) R59,  1 EA C 4916657 -06 CAP FXD CER DIEL 50V +80 - 20% 100K PF  REF DES ( 1) C4,  H7100352 154 CAPACITOR, FIXED, TANT DIEL 35V 10% 150 PF  REF DES ( 1) C3,  1 EA H6901500 221 CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF  REF DES ( 1) C5,		į		1							
85 1 EA C 4916657 -06 CAP FXD CER DIEL 50V +80 - 20% 100K PF  REF DES (1) C4,  REF DES (1) C3,  REF DES (1) C3,  REF DES (1) C5,	84	1 !	EA	1			390 OHMS				Δ
REF DES ( 1) C4,  86 1 EA W7100352 154 CAPACITOR, FIXED, TANT DIEL 35V 10X 150 PF  REF DES ( 1) C3,  CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF  REF DES ( 1) C5,		1									
86 1 EA W7100352 154 CAPACITOR, FIXED, TANT DIEL 35V 10% 150 PF REF DES ( 1) C3, CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF REF DES ( 1) C5,	85	1	EAC	!			50V +80	- 20%	100K	PF	A
REF DES ( 1) C3, 1 EA - M6901500 221 CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF REF DES ( 1) C5,	0.4		-	1			<b></b>				
87 1 EA - M6901500 221 CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF REF DES (1) C5,	86	1	EA	1		- """	357	10%	150	PF	A
REF DES ( 1) C5,	9.77	į	EA	1 :			FAAV	P* 0.2	~ ~	ris ani	
	67	‡	E *	j			2004	5%	220	PF	A
	88	1 1	EA	l i			500V	2.4	150	90	
REF DES ( 1) C6,	50	* !		1 :			J ( ( V	5%	150	PF	
89 1 EA W6901500 330 CAPACITUR, FIXED, MICA DIEL 500V 5% 33 PF	89	1	EA	}			500V	59	77	PE	
REF DES (C 1) C7,				Į I			# V Y ₹	JA	,,	t. i.	

UD1-1517B

UNIVAC PARTS MFG CODE LIST J W

81/01/06

ISSUE DATE

W 777

CONTROL

ADC PCD COMM CODE

PL w4400619

EA

DOC NO.

8 26

Ľ

SHEET

CLASS

PC ASSEMBLY - OPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION ECC ST CHG DOCUMENT NO. DASH 6630012 -05 CAPACITOR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20% 90 65 EA REF DES ( 1) 012,015,016,019,021, ( 2) 023,025-027,029,031, REF DESI( 3) C32, C34-C36, C40, C43- ( 4) C45, C47, C49, C51, C53, REF DES ( 5) C55,C57,C59,C63,C64, ( 6) C66,C67,C70,C71,C75-REF DES (7) C80, C83-C85, C87, C91- (8) C93, C95, C98, C101-REF DES ( 9) 0104,0106,0109,0110, (10) 0111,0113,0114,0116, REF DES (11) C117, C119, C122, C124- (12) C126, C128, 92 ËΑ M77010171-00 | SEMICONDUCTOR DEVICE, DIODE AMOUS REF DES ( 1) CRI, CR2, 2899056 -00 93 EAD SEMICONDUCTOR DEVICE DIODE SILICON POWER 1N4003 REF DESI( 1) CR3,CR4. ₩7600019 -00 94 TRANSISTOR ĒΑ PNP VCBO 150V 5.6MW BETA20 REF DES ( 1) Q1. W4800007 =00 96 EA RESISTOR NETWORK, FIXED 28ELEMT1.5 W 2% 200AND 300 50365041#00 100 EALI INTEGRATED CIRCUIT DIGITAL TTLS 74504 \* GT HEX INVERT 3007755 -00 20 101 EAII INTEGRATED CIRCUIT TTLH 74H04 \* GT HEX INVERT 2 | 3008186 -00 102 EAL INTEGRATED CIRCUIT TTL 7410 \* GT NAND 3IN 3 103 EAI 5036146 -00 INTEGRATED CIRCUIT DIGITAL TTLS 74874 \* FF QUAL D 104 9004633 |=01 EA 1 INTEGRATED CIRCUIT DIGITAL TTLS 748112 \* FF DUAL JK 108 250 1 W5800062 -09 CONTACT ELECTRICAL, WIRE WARP PLATING, GOLD EA CONNECTOR, RECTANGULAR, ELEC 110 EA M5700296 1-00 9 FIXED SOCKETS RECP REF DES ( 1) J8, W2600038 -00 CLIP, RETAINING 113 71 EA .006 THK, BERYLLIUM COPPER EA SWITCH, TOGGLE, LEVER 114 1 W7800108 -00 2 POSITION REF DES ( 1) | S1,

UNIVAC PARTS MFG CODE

CONTROL . 81/01/06 W 777 ADC PCD COMM CODE

ISSUE DATE

SHEET DOC NO. PL W4400619

27 CLASS

PC ASSEMBLY - OPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESC	RIPTION INFORMATION	ECO	c s
115	1	EA		W5800189	-00	CONNECTOR, CUAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS		,
				REF DES	(1)	TP1,			
116	z i	EA		W5700296	-02	CONNECTOR, RECTANGULAR, ELEC	BRACKET		
119	AR	IN		W5400001	124	INSULATION SLEEVING, ELEC	SIZE 24 BLACK .022 ID		
120	a i	EA		W2100062	-01	SCREW, MACH, PAN HEAD	STL PASS XREC 2-56 .180		-
121	2	EA		W2202560	-01	WASHER, FLAT	SST PASS.025THK .089ID .2190D		
122	2	EA		W2202561	-02	WASHER, LOCK, FLAT	S • GN		
126	1	EA		W6502500	103	RES, FXD, COMPOSITION, 1/4W, 5%	10K		
•				REF DES	(1)	R91,			
127	1	EA		W6501010	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W		
				REF DES	(1)	R94,			
130	1	EA		W0101653	-00	OPTION BD - MOD KIT			
134	1	EA		W4900169	-01	INTEGRATED CIRCUIT, DIGITAL	TTLS 74874 * FF D SELECTED		
136	AR	IN		w5300333	=90	WIRE, ELEC	30SLD 300V PVD WHT		
***	*****	,	*	******	***	SEE TABULATION ON DRAWING	VAR DATA PART = 05 *******		
2	4	EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74810 * GT NAND 3IN		
3	10	EA	1	5036506	<del>-</del> 00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 3IN		
4	3	EA	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74520 * GT NAND 4IN		
6	2	EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74864 * GT AUI		
8	13	EA	I	9004323	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	0	,
9	3	EA		W4900171	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 748114 FF JK DUAL ET		
12	1	EA		W4900151	<b>=</b> 00	INTEGRATED CIRCUIT, DIGITAL	TTL 93H72 REG SHF 4BT		
13	7	EA		5036524	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3404 * FF LATCH 6BT		
14	2	EA		W4800005	l = 0 0	OPOELECTRONIC COUPLER	PLASTIC		
15	1	EA		W4900346	<b>-00</b>	INTEGRATED CIRCUIT, DIGITAL	CMOS 6402 UART		

UD1-1517B

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 PCC ADC PCD COMM CODE

ISSUE DATE

W 777

CONTROL

PL w4400619

DOC NO.

28

CLASS

SHEET

PC AS	QUANTITY REQUIRED	T I O	1 1	D DM357	O.	PCC ADC PCD	CA U/M ST TYPE SIZE C	A	ASS
IND NO.	QUANTITY REQUIRED	U/M	PCC	DOCUMENT NO.	DASH	EIR AND PART DESCR	IPTION INFORMATION	ECC	STC
16	1	EA		W4900182	-00	INTEGRATED CIRCUIT, DIGITAL	TTLS 745113 FF DUAL JK ET		A
17	1 !	EA	1	3008182	-00	INTEGRATED CIRCUIT	TTL 7402 * GT NOR 21N		I
19	4	EA	1	2899587	-00	INTEGRATED CIRCUIT DIGITAL	TTL 74175 * FF D QUAD		A
21	16	EA		W4900176	<del>-</del> 0 0	INTEGRATED CIRCUIT, DIGITAL	TTL 75122 LN RECEIVER		A
2.2	S į	EA		W4900175	<b>+</b> 00	INTEGRATED CIRCUIT, DIGITAL	TTL 82862 9BT PARTY GEN		A
23	1 [	EA	1	9001407	-01	INTEGRATED CIRCUIT DIGITAL	TTL DEC BIN 1 OF 8 BT	o	I
25	12	EA	1	5036515	-00	INTEGRATED CIRCUIT	TTLH 74H00 * GT NAND ZIN		I
26	10	EA	I	2899571	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74800 * GT NAND 21N		A
27	6	EA	1	3013354	-00	INTEGRATED CIRCUIT	TTLH 74H01 * GT NAND 2IN		I
28	7	EA	1	2899412	<b>-</b> 00	INTEGRATED CIRCUIT LINEAR	TTL 7403 * GT NAND 21N		A
30	4	EA		6558675	-00	INTEGRATED CIRCUIT			A
34	9	EA	I	2899573	<b>-</b> 00	INTEGRATED CIRCUIT DIGITAL	TTLH 74H11 * GT AND 3IN		I
35	1 1	EA	I	3008089	<b>-</b> 00	INTEGRATED CIRCUIT	TTL 7413 * GT NAND 41N		I
36	1	EA	I	3008187	-00	INTEGRATED CIRCUIT	TTL 7420 * GT NAND 4IN		I
37	8	EA	I	3013355	-00	INTEGRATED CIRCUIT-IC192	TTLH 74H21 * GT AND 4IN		I
38	<b>1</b>	EA		3013468	-00	INTEGRATED CIRCUIT - 10204	TTLH 74H30 * GT NAND 8IN		I
39	34	EA		W4900128	<b>-01</b>	INTEGRATED CIRCUIT, DIGITAL	TTL 7438 GUAD ZIN NAND		1
42	3	EA		W4900093	-01	INTEGRATED CIRCUIT, DIGITAL	TTLH 74H50		A
43	1	EA	I	5036519	<del>-</del> 0 0	INTEGRATED CIRCUIT DIGITAL	2, 2WIDE ZIMPUT AND/OR INVERT		1
44	1	EA	I	9004329	-01	INTEGRATED CIRCUIT DIGITAL	TTL GT 2-2-2-3 AOXI	0	1
46	10	EA	I	3008194	<del>-</del> 0 0	INTEGRATED CIRCUIT	TTL 7474 * FF D DUAL		ı
47	11	EA	I	5036157	-00	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE EDGE TRIG. F=F		A
48	2	EA	I	3008195	-00	INTEGRATED CIRCUIT	TTL 7475 * REG LATCH 48T		1
49	4	EA	I	3006204	-00	INTEGRATED CIRCUIT - IC7	TTL 7493 * CNTR 4BT		ı
50	6	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	O.	

UNIVAC PARTS MEG CODE

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06

DOC NO. PL W4400619 W 777

CONTROL

30

TITLE PCC ADC PCD COMM CODE CLASS PC ASSEMBLY - OPTION BD 0M357

ISSUE DATE

ND NO.	QUANTITY REQUIRED	U/M I	PCC-	PART OR IDENT N	DASH	EIR AND PART DESCRIPTION I	INFORMATION				EC	cs
73	24	EA		W6502500	201	RES, FXD, COMPOSITION, 1/4W, 5% 100	0 OHMS	T				A
	i			REF DES	(1)	R24,R33,R35,R36,R38, (2) R41,R43	,R45,R47	, R48	,			
ĺ	1 			REF DES	(3)	R60,R61,R83,R87=R90, (4) R95=R10	1,					
74	1 1	EA		M6502500	303	RES, FXD, COMPOSITION, 1/4w, 5% 30K						1
į	i			REF DES	(1)	R42,						
75	1 1	EA		%6502500	223	RES, FXD, COMPOSITION, 1/4W, 5% 22K						1
Ī	 			REF DES	(1)	R44,						
76	1	EA		W6502500 I	203	RES, FXD, COMPOSITION, 1/4W, 5% 20K						1
	1			REF DES	(1)	R46,						
77	sļ	EA		W6502500	151	RES, FXD, COMPOSITION, 1/4W, 5% 150	OHMS					
	1			REF DES	(1)	R32,R49,						1
78	1	EA		M6502500	513	RES, FXD, COMPOSITION, 1/4W, 5% 51K						1
	1			REF DES	(1)	R50,						
79	1	EA		W6502500	512	RES, FXD, COMPUSITION, 1/4w, 5% 510	O OHMS					1
	į			REF DES	(1)	R92,						
80	2	EA		w6502010	202	RESISTOR, FIXED, COMPOSITION 2	K !	5%	SM			1
				REF DES								
81	ti	EA		1			OHMS	5 <b>%</b>	1 W			1
ļ	1			REF DES								
82	1	EA		₩6501010			OHMS !	5%	1 W			1
	İ			REF DES		•						
84	2	EA		,		RES, FXD, COMPUSITION, 1/4w, 5% 390	OHMS					/
				REF DES								
85	<b>1</b> j	EA	C	Į.		•	# 08+ V0	20%	1-00K	PF		4
	i İ			REF DES	(1)	C4,						

94

2899586 1-00 60 31 EAI INTEGRATED CIRCUIT DIGITAL TTL 74174 \* FF HEX D 2 EA W8001000 |-04 DELAY LINE 61 30.00NSEC TD 3TERM 390 OHM REF DES ( 1) DL1.DL2. 18 W6502500 362 63 EA RES, FXD, COMPOSITION, 1/4W, 5% 3600 OHMS REF DES ( 1) R1-R18, W6502500 1121 RES, FXD, COMPOSITION, 1/4W, 5% 64 EA 120 OHMS REF DES ( 1) R19-R21, R86, W7100004 101 67 4 EA CAPACITOR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20% REF DES ( 1) C1,C2,C8,C9, EA RES, FXD, COMPOSITION, 1/4W, 5% 68 W6502500 |123 12K REF DES ( 1) R31, R56, 30 69 FA w6502500 1471 RES, FXD, COMPOSITION, 1/4W, 5% 470 OHMS REF DES ( 1) R22,R23,R27=R30,R34, ( 2) R39,R62,R75=R81,R63= REF DES ( 3) R74,R57,R58, W6502500 1182 RES, FXD, COMPOSITION, 1/4W, 5% 72 EA 1800 OHMS REF DES ( 1) R37, UD1-1517B

PARTS MEG CODE

81/01/06

ISSUE DATE

PCC

w 777

CONTROL

TADC TPCD COMM CODE

DOC NO. PL W4400619

32

SHEET

CLASS

TITLE PC ASSEMBLY - OPTION BD DM357

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

EA C PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. DASH 6 5036146 = 00 103 EAI INTEGRATED CIRCUIT DIGITAL TTLS 74874 \* FF DUAL D 21 9004633 -01 104 EAI TILS 748112 \* FF DUAL JK INTEGRATED CIRCUIT DIGITAL 108 282 EA W58000621-09 CONTACT ELECTRICAL, WIRE WARP PLATING, GOLD M5700295 -00 109 2 | FA CONN, PRINTED CIRCUIT, ELEC SLDR MTD 40 FIXED PINS CONNECTOR, RECTANGULAR, ELEC H5700296 -00 110 EA 9 FIXED SOCKETS RECP 1 | REF DES ( 1) J8. W2600038 -00 113 76 EA CLIP, RETAINING .006 THK, BERYLLIUM COPPER 114 1 EA ₩78001081-00 SWITCH, TOGGLE, LEVER 2 POSITION REF DES ( 1) S1, 115 EA CONNECTOR, COAXIAL, ELECTRICAL 1000 VOLTS, 50 OHMS W5800189 -00 1 1 REF DESIG 1) TP1. W5700296 -02 CONNECTOR, RECTANGULAR, ELEC 5 | EA 116 BRACKET AR 119 IN w5400001 124 INSULATION SLEEVING, ELEC SIZE 24 BLACK .022 ID 120 2 EA W2100062 -01 SCREW, MACH, PAN HEAD STL PASS XREC 2-56 .180 W2202560 i=01 121 2 EΑ WASHER, FLAT SST PASS.025THK .089ID .2190D W2202561 #02 155 FA WASHER, LOCK, FLAT NU. 2 126 w6502500 103 EA 1 RES, FXD, COMPOSITION, 1/4W, 5% 10K REF DES ( 1) R91. 127 1 RESISTOR, FIXED, COMPOSITION EA w6501010 | 331 330 OHMS 5% 1 W REF DES ( 1) R94, 130 EA W01016531=00 OPTION BD - HOD KIT 134 EA W4900169 -01 INTEGRATED CIRCUIT, DIGITAL 1 TILS 74874 \* FF D SELECTED 1 w5300333 -90 136 ARI IN WIRE, ELEC 30SLD 300V PVD WHT \*\*\*\*\*\*\* TABULATION ON DRAWING \*\*\*\* VAR DATA PART - 06 \*\*\*\*\*\*\* 2 EAI 50365161-00 INTEGRATED CIRCUIT DIGITAL 2 TTLS 74510 \* GT NAND 3IN UD1-1517B

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06

ISSUE DATE

W 777

CONTROL

DOC NO. PL W4400619

SHEET 8 31

TITLE		
. "		

	SEMBLY - OP	7	1 1	PART OR IDENT	NO.					U/M ST	M	С	A
D NO.	QUANTITY REQUIRED	U/M	PCC-	DOCUMENT NO.	DASH	EIR AND	PART (	DESCRIPTION INFORMATION	•			E	СС
86	1	EA		M7100352	154	CAPACITOR, FIXED, TANT DI	EL	<b>3</b> 5V	10%	150	) PF		
	 			REF DES	(1)	C3,							
87	1	EA		W6901500	155	CAPACITOR, FIXED, MICA DI	EL	500V	5%	220	PF		
				REF DES	(1)	C5.							
88	1	EA		W6901500	151	CAPACITOR, FIXED, MICA DI	EL	500V	5 <b>x</b>	150	) PF		
	! !			REF DES	(1)	C6,							
89	1	EA		W6901500	330	CAPACITOR, FIXED, MICA DI	EL	500V	5%	33	) PF		
	i			REF DES	(1)	C7,							
90	65	EA		6630012	-05	CAPACITUR, FIXED, CERAMIC	011	EL .010 UF.50	OVDC.+	80%,-2	20%		
	į. I			REF DES		012,015,016,019,021, (2							-
	1			i		C32,C34=C36,C40,C43= ( 4							
	i					C55,C57,C59,C63,C64, ( 6							
	1					C76-C80,C83-C85,C87, (8							
	İ			•		C104,C106,C109-C111, (10							
	1			l l		C119,C122,C124-C126, (12			, , , , ,				
92	<b>a</b> !	EA				SEMICONDUCTOR DEVICE, DIO		200MA					
-				REF DES			17 C	EVVIIA					
93	2	EA	n	- 1		SEMICONDUCTOR DEVICE DIOD	E	STLICAN DO	JE 0 1	N/1007			
, ,	-			REF DES			L-	STETCOM FO	uck 1	144003			
94	1 1	EA		W7600019		TRANSISTOR		BAB VERO	( # a v	<b>₽</b>	000.4		
77	Ťi	CA		REF DES				PNP VCBO	1204	D.OHW	DETAC	0	]'
96	e	E A		1		· ·		30F1 F144 F	.: •				
1	5	EA				RESISTOR NETWORK, FIXED		28ELEMT1.5				1	1
100	5   24			5036504		INTEGRATED CIRCUIT DIGITA	L	TTLS 74804		GT HEX		ı	1
191	24	EA	1 1	3007755		INTEGRATED CIRCUIT		TTLH 74H0		GT HEX		1	
102	2	EA	1	3008186	<b>-</b> 00	INTEGRATED CIRCUIT		TTL 7410	*	GT NA	ND 31	Fil	]

UD1-1517B

400619	8 33
A M (	C A
	ECC ST CHO
AND 3IN	A
NAND 4IN	A
YOI	Α
81	TOI
NIS DHAN	
NIS DHAN	A
AND 3IN	l I
AND 4IN	1
D ZIN NANI	o II
	A
IG. F-F	A
DUAL RGT	
AND ZIN	
OR ZIN	
	<b>A</b>
	<b>A</b>
	A
	A
DOM	
• <b>- C</b> ∪ <b>X</b>	A
_	,-20%

MAINT. C. E. NO. 1 220

LIST J.W LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 PCC ADC PCD COMM CODE

ISSUE DATE

M 777

CONTROL

DOC NO. PL **₩4400619** 

34 CLASS

SHEET

ND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO.	EIR AND PART DESC	RIPTION INFORMATION EG	cc :
				REF DES	(5)	C109,		1
96	1	EA		W4800007	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 N 2% 200AND 300	1
100	s i	EA	I	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74804 * GT HEX INVERT	1
101	7 !	EA	I	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04 * GT HEX INVERT	
103	3	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74874 * FF DUAL D	
104	1	EA	1	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112 * FF DUAL JK	
108	15	EA		- W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD	1
113	3	EA		M2600038	-00	CLIP, RETAINING	.006 THK, BERYLLIUM COPPER	,
133	AR	IN		₩530°0701	-00	WIRE, ELEC	30SLD UL V TEFLON GRN	
**	****		*	*****	***	SEE TABULATION ON DRAWING	VAR DATA PART = 07 *******	
2	z¦	EA	1	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TILS 74S10 * GT NAND 3IN	
3	21	EA	I	5036506	-00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 31N	
4	1	EA	I	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74520 * GT NAND 41N	
6	1 !	EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	TILS 74564 * GT AOI	
8	4	EA	1	9004323	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT 0	0
22	2	EA		w4900175	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 82862 9BT PARTY GEN	
25	6	EA	I	5036515	-00	INTEGRATED CIRCUIT	TTLH 74H00 * GT NAND ZIN	
26	6	EA	I	2899571	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74800 * GT NAND ZIN	
30	3 !	EA		6558675	-00	INTEGRATED CIRCUIT	· -	
34	2	EA	I	2899573	-00	INTEGRATED CIRCUIT DIGITAL	TTLH 74H11 * GT AND 3IN	
37	3	EA	1	3013355	-00	INTEGRATED CIRCUIT-IC192	TTLH 74H21 * GT AND 4IN	
39	12	EA		w4900128	   = 0 1	INTEGRATED CIRCUIT, DIGITAL	TTL 7438 QUAD ZIN NAND	
42	1	EA		w4900093	•	INTEGRATED CIRCUIT, DIGITAL	TTLH 74H50	
47	5	EA	I	5036157	!	INTEGRATED CIRCUIT DIGITAL		
51	1	EA		3007952	 	INTEGRATED CIRCUIT	TTL 74123 * MVB DUAL RGT	

SPERRY UNIVAC PARTS INFG CODE

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

B1/01/06 W 777

PL W4400619 8 35

TITLE
PCC ASSEMBLY - UPTION BD DM357

CA U/M ST TYPE SIZE CLASS C A

IND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESC	RIPTION INFORMATION		ECC ST
58	5	EA	1	5036505	-00	INTEGRATED CIRCUIT	TTLH 74H08	* GT AND ZIN	I
59	1	EA	1	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003	* GT OR ZIN	
61	1	EA		W8001000	1=04	DELAY LINE	30.00NSEC TD	3TERM 390 OHM	A
	!			REF DES	(1)	DL1			
63	14	EA		w6502500	362	RES, FXD, COMPOSITION, 1/4W, 5%	3600 OHMS		A
	<u> </u>			REF DES	( 1)	R1=R12,R17,R18,			
64	3 !	EA		W6502500	121	RES,FXD,COMPOSITION,1/4W,5%	120 OHMS		A
1					1	R19=R21,			
67	2	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL	1.0 UF +80%,	-20%	A
	 			REF DES	•				
69	5	EA		W6502500	471	RES, FXD, COMPOSITION, 1/4W, 5%	470 OHMS		A
	i			REF DES	(1)	R22,R23,R29,R57,R58,			
73	8	EA		W6502500	102	RES, FXD, COMPOSITION, 1/4W, 5%	1000 OHMS	•	Δ
	!			REF DES	(1)	R24,R60,R61,R87,R95, ( 2) R96	,R100,R101,		
84	<b>1</b>	EA		W6502500	391	RES, FXD, COMPOSITION, 1/4W, 5%	390 OHMS		A
				REF DES	(1)	R59,			
90	30	EA		6630012	-05	CAPACITOR, FIXED, CERAMIC DIEL	.010 UF,50VD	C,+80%,-20%	A
	i I			REF DES	(1)	C12,C19,C26,C27,C35, ( 2) C36	,C40,C43-C45,C	47,	
	1			REF DES	( 3)	C49,C51,C53,C59,C63, '( 4) C64	,C70,C75-C80,C	83,	
	ļ			REF DES	(5)	C84,C87,C95,C103, (6) C10	9,		
96	1	EA		W4800007	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 W	2% 200AND 300	Δ
100	4 1	EA	1	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74504	* GT HEX INVERT	. A
101	12	EA	I	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04	* GT HEX INVERT	1
103	3	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74574	* FF DUAL D	Δ
104	<b>1</b>	EA	I	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112	* FF DUAL JK	Ä

81/01/06

PCC ADC PCD COMM CODE

ISSUE DATE

W 777.

CONTROL

DOC NO. PL W4400619

36

SHEET

CLASS U/M ST TYPE C

TITLE					
PC	ASSEMBLY	-	OPTION	BD	DM357

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT I	NO. DASH	EIR AND PART DESC	CRIPTION INFORMATION	EC	C ST
108	117	EA		W5800062		CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD	-	+
113	31	EA		W2600038		CLIP, RETAINING			A
	1			1			.006 THK, BERYLLIUM COPPER		A
133	AR	IN	1	W5300701		WIRE, ELEC	30SLD UL V 1EFLON GRN		A
136	AR	IN		<b>#5300333</b>		WIRE, ELEC	30SLD 300V PVD WHT		A
***	*****	1	*	******		SEE TABULATION ON DRAWING	VAR DATA PART = U8 ******		A
5	2	EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74S10 * GT NAND 3IN		A
3	3 ¦	EA	I	5036506	-00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 31N		A
4	1	EA	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TILS 74520 * GT NAND 4IN		A
6	1	EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74864 * GT AUI		A
Я	61	EA	I	9004323	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	0	1
14	2	EA		W4800005	-00	OPOELECTRONIC COUPLER	PLASTIC		A
15	1	EA		W4900348	-00	INTEGRATED CIRCUIT, DIGITAL	CMOS 6402 UART		4
16	1	EA		W4900182	-00	INTEGRATED CIRCUIT, DIGITAL	TTLS 748113 FF DUAL JK ET		1
17	1	EA	I	3008182	-00	INTEGRATED CIRCUIT	TTL 7402 * GT NOR ZIN		ı
22	z¦	EA		W4900175	<b>-</b> 00	INTEGRATED CIRCUIT, DIGITAL	TTL 82562 98T PARTY GEN		A
23	1	EA	I	9001407	-01	INTEGRATED CIRCUIT DIGITAL	TTL DEC BIN 1 OF 8 BT	0	I
25	10	EA	I	5036515	_	INTEGRATED CIRCUIT	TTLH 74H00 * GT NAND ZIN	ľ	I
26	6	EA	I	2899571		INTEGRATED CIRCUIT DIGITAL	TTLS 74800 * GT NAND ZIN		A
27	6	EA		3013354		INTEGRATED CIRCUIT	TTLH 74H01 * GT NAND 2IN		
28	1 1	EA		2899412		INTEGRATED CIRCUIT LINEAR	TTL 7403 * GT NAND 21N		I
30	4	EA		6558675		INTEGRATED CIRCUIT	TIE 1403 * GI MANU ZIN		A
34	g l	EA		2899573			7711) 741111		A
	1				,	INTEGRATED CIRCUIT DIGITAL	TTLH 74H11 * GT AND 3IN		1
35	1	EA		3008089		INTEGRATED CIRCUIT	TTL 7413 * GT NAND 4IN		I
36	1	EA		<b>3</b> 008187		INTEGRATED CIRCUIT	TTL 7420 * GT NAND #IN		I
37	6	EA	1	3013355	=00	INTEGRATED CIRCUIT-10192	TTLH 74H21 * GT AND 4IN		I

00:00:00

UNIVAC PARTS MFG CODE

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01

IND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT I	NO. DASH	EIR AND PART DESC	RIPTION INFORMATION	EC	c s
38	1	EA		3013468	-00	INTEGRATED CIRCUIT - IC204	TTLH 74H30 * GT NAND 8IN		I
39	15	EA		W4900128	-01	INTEGRATED CIRCUIT, DIGITAL	TTL 7438 QUAD ZIN NAND		1
42	3	EA		W4900093	-01	INTEGRATED CIRCUIT, DIGITAL	TTLH 74H50		A
46	10	EA	1	3008194	-00	INTEGRATED CIRCUIT	TTL 7474 * FF D DUAL		I
47	<b>7</b> j	EA	1	5036157	-00	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE EDGE TRIG. F=F		A
48	2 ¦	EA	I	3008195	-00	INTEGRATED CIRCUIT	TTL 7475 * REG LATCH 4BT		1
49	4	EA	1	3006204	-00	INTEGRATED CIRCUIT - IC7	TTL 7493 * CNTR 48T		1
50	3	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	O	I
51	2 į	EA	I	3007952	-00	INTEGRATED CIRCUIT	TTL 74123 * MVB DUAL RGT		1
54	3	EA	I	3007845	-00	INTEGRATED CIRCUIT	TTL 74193 * CNTR 48T U/D		I
55	6	EA		2510193	-00	INTEGRATED CIRCUIT, DIGITAL			1
56	s i	EA	1	3008031	-00	INTEGRATED CIRCUIT	TTL 74122 * MVB RGT W/C		I
57	3	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL	DTL 844 * GT ZIN NAND		A
58	12	EA	I	5036505	-00	INTEGRATED CIRCUIT	TTLH 74H08 * GT AND 2IN		I
59	2	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003 * GT OR 21N		I
61	1	EA		W8001000	-04	DELAY LINE	30.00NSEC TD 3TERM 390 OHM		Α
	į			REF DES	(1)	DL1,			
63	18	EA		H6502500	362	RES, FXD, COMPOSITION, 1/4W, 5%	3600 OHMS		A
	1			REF DES	(1)	R1=R18,			
64	4	EA		W6502500	121	RES, FXD, COMPOSITION, 1/4W, 5%	120 DHMS		A
	<b>1</b> 1			REF DES	(1)	R19-R21,R86,			
67	4	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL	1.0 UF +80%, -20%		A
	!			REF DES	(1)	C1,C2,C8,C9,			
68	<b>2</b>	EA		₩ <b>65</b> 02500	123	RES,FXD,COMPOSITION,1/4W,5%	12K		A
	!			REF DES	(1)	R31,R56,			1

MAINT. CE NU.: 220

SPECIAL UNIVAC PARTS MEG CODE

LIST J , W

81/01/06

ISSUE DATE

H 777

CONTROL

PL W4400619

DOC NO.

38

SHEET

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION PCC ADC PCD COMM CODE CLASS CA U/M ST TYPE EA A M PC ASSEMBLY - OPTION BD DM357 C

IND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT I	DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	c st
69	11	EA		W6502500	471	RES, FXD, COMPOSITION, 1/4W, 5% 470 DHMS		A
	į			REF DES	(1)	R22,R23,R34,R27=R30, ( 2) R39,K57,R58,R62,		
72	1	EA		M6502500	182	RES,FXD,COMPOSITION,1/4W,5% 1800 OHMS		A
	!			REF DES	(1)	R37,		
73	21	EA		W6502500	102	RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS		A
	1 1			REF DES	(1)	R24,R33,R35,R36,R38, ( 2) R41,R43,R45,R47,R48,		
	1			REF DES	( 3)	R60,R61,R83,R87,R89, ( 4) R90,R95,R96,R99=R101,		
74	1	ΕA		* W6502500	303	RES,FXD,COMPOSITION,1/4W,5% 30K		A
				REF DES	( 1)	R42,		
75	1	EA		₩6502500	223	RES, FXD, COMPOSITION, 1/4W, 5% 22K		A
				REF DES	(1)	R44,		
76	1 !	EA		W6502500	203	RES,FXD,COMPOSITION,1/4W,5% 20K		A
				REF DES	(1)	R46,		
77	اع	EA		W6502500	151	RES,FXD,COMPOSITION,1/4W,5% 150 DHMS		A
	1			REF DES	(1)	R32,R49,		
78	1	EA		W6502500	513	RES, FXD, COMPOSITION, 1/4W, 5% 51K		À
				REF DES	(1)	R50,		
79	1	EA		₩6502500	512	RES, FXD, COMPUSITION, 1/4W, 5% 5100 OHMS		Δ
				REF DES	(1)	R92,		
80	z i	EA		W6502010	202	RESISTOR, FIXED, COMPUSITION 2 K 5% 2W		A
	<b> </b> 			REF DES	(1)	R51,R55,		
81	1	EA		W6501010	471	RESISTOR, FIXED, COMPOSITION 470 OHMS 5% 1W		A
	į			REF DES	(1)	R53,		
82	1	EA		W6501010	101	RESISTOR, FIXED, COMPOSITION 100 DHMS 5% 1W		A
				REF DES	(1)	R52,		

SHEET

UNIVAC PARTS MEG CODE J , H

81/01/06 W 777

CONTROL

ISSUE DATE

PL W4400619

39

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION PCC ADC PCD COMM CODE TITLE CA U/M ST TYPE SIZE CLASS

ID NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT N DOCUMENT NO.	DASH	EIR AND PART DESCR	RIPTION INFORMATION				ECC	C ST
84	1	EA		W6502500	391	RES, FXD, COMPOSITION, 1/4W, 5%	390 OHMS					Λ
	į			REF DES	(1)	R59,						
85	1	EA	c	4916657	<b>-</b> 06	CAP FXD CER DIEL	50V +80 - 2	0% 100	K I	> F		A
	 			REF DES	(1)	C4,						
86	1	EA		W7100352	154	CAPACITOR, FIXED, TANT DIEL	35V 1	0% 15	0 1	PF		A
	! 1			REF DES	(1)	C3,						
87	1 1	EA		W6901500	221	CAPACITOR, FIXED, MICA DIEL	500V	5% 22	0 1	PF.		A
	1 			REF DES	(1)	Ç5,						
88	1	EA		W6901500	151	CAPACITOR, FIXED, MICA DIEL	500V	5% 15	0 1	PF		A
	į			REF DES	(1)	C6,						
89	1	EA				CAPACITUR, FIXED, MICA DIEL	500V	5% 3	3 (	o F		A
	ļ 1			REF DES		•						
90	49	EA				CAPACITOR, FIXED, CERAMIC DIEL			20%			A
	1			1		012,015,019,021,026, (2) 027,						
	1					C40,C43=C45,C47,C49, (4) C51,						
				:		C64,C70,C75=C80,C83, ( 6) C84,						
	1			1		C103,C106,C109,C111, (8) C113		17,				
			1	1		C119,C122,C124=C126, (10) C126	•					
92	2	EA		i			200MA					A
				REF DES								
93	2	EA	0	1		SEMICONDUCTOR DEVICE DIODE	SILICON POWER	1 N 4 0 0 3	•			A
	į			PEF DES		·	Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Maria Ma		<b>.</b>		į	
94	<b>1</b>	EA		ı			PNP VCBU 150	v >.6MV	HE'	TAZO		A
96	1	EA		REF DES		RESISTOR NETWORK, FIXED	The second secon					A

MAINT . C. E NO .: 220

UNIVAC PARTS LIST J , W SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 W 777

PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

PL DOC NO. W4400619

U/M ST TYPE

8 40

TITLE


PC ASSEMBLY - OPTION BD DM357


FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESCI	RIPTION INFORMATION	ECC S	ST
100	4	EA	1	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74804 * GT HEX INVERT	A	ß.
101	19	EA	1	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04 * GT HEX INVERT	1	L
102	11	EA	I	3008186	-00	INTEGRATED CIRCUIT	1TL 7410 * GT NAND 3IN	1	l
103	3	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TILS 74874 * FF DUAL D	A	Ą
104	1	EA	ı	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112 * FF DUAL JK	A	Ą
108	229	EA		W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD	A	Ą
110	1	EA		W5700296	-00	CONNECTOR, RECTANGULAR, ELEC	9 FIXED SUCKETS RECP	A	4
	į			REF DES	(1)	J8,			
113	45	EA		W2600038	-00	CLIP, RETAINING	.006 THK, BERYLLIUM CUPPER	A	A
114	1	EA		W7800108	-00	SWITCH, TOGGLE, LEVER	2 POSITION	A	A
	1			REF DES	(1)	\$1,			
115	1 !	EA		W5800189	<b>=</b> 00	CONNECTOR, COAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS	A	À
	1			REF DES	(1)	TP1,			
116	s	EA		W5700296	-02	CONNECTOR, RECTANGULAR, ELEC	BRACKET	A	4
119	AR	IN		w5400001	124	INSULATION SLEEVING, ELEC	SIZE 24 BLACK .022 ID	A	4
120	2 ¦	EA		W2100062	-01	SCREW, MACH, PAN HEAD	STL PASS XREC 2=56 .180	A	Ą
121	2	EA		W2202560	-01	WASHER, FLAT	SST PASS.025THK .089ID .2190D	A	Ą
122	2	EA		w2202561	-02	WASHER, LOCK, FLAT	NO. 2	A	A
126	1	EA		w6502500	103	RES, FXD, COMPOSITION, 1/4W, 5%	10K	A	Ą
	į			REF DES	(1)	R91,			
127	1	EA		W6501010	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W	A	A
	1			REF DES	(1)	R94,			
133	AR	IN		W5300701	-00	WIRE, ELEC	30SLD UL V TEFLON GRN	A	ă,
134	1	EA		W4900169	-01	INTEGRATED CIRCUIT, DIGITAL	TTLS 74874 * FF D SELECTED	I	I
135	1	EA		w86000 <b>53</b>	-02	LABEL, IDENTIFICATION	TTY CRT 700 RED LTR WHT BKGD	A	Ą

00:00:00

				-			_	-			-				
WIRE LIST															
IDENTIFICATION			TERMINA	τιć	Ž	TERMINATION		WIRE							
NO.	SIC	NAL	FROM	F/	7	10	F/	'n	COFOR	A۱	٧G	F/	'n		
1	JUM	PER	E91	10	8	E52	10	8	WHT	3	0	13	36	1/4	1
2			E 92	4		E53			A	1		4		7	Γ
3			£95			E110							,		
4			E 54			E 109	1					-		1	ŀ
5			E 110	10	Ø	E109	10	8				2	6	1	2
6			A7-4	S	C.	A7-7	S	C.		L		13	13	Z	Σ
7			S5-6	-		55-7				L				4	1
8			\$5-7			55-B					L				•
9			T5-7			T5-8	L		Ш	L	L			H	
10	١		Z4-7	1	L	Z4-8	1	L	1	Ľ		L		1	1
-11	JUN	APER	F6-7	5.	C.	F6-11	S	.c.	WHT	3	0	13	3	1/2	
12	JUI	MPER	E-13	lic	8	E-18.	10	8	WHI	13	0	13	36	1	7
13	JUN	MPER	A-24	ΙC	8	B51	10	8	WHT	3	0	13	36	1/3	7

			REVISIONS	-	
Ļ.,	Fhi.	CHGT			
REV	EN/EIR	3000	DESCRIPTION	~DR	APPD
ΑY	85481	1	REVISED AND REDRAWN	MT	-
ΑZ	85659	2	REVISED LOC. OF JUMPER CLIPS _ ADDED W/L	MT	1
ВА	85694	2	REVISED	МТ	-
вв	87214		SHT I, ADDED NOTE 9. ADDED TO W/L NO'S 12 \$13. REV TAB. BLOCK SHT 3 F/N 108 WAS 245 PLC'S SHT 3 \$4 REV LOC OF JUMPER CLIPS.	Rm	9.3.7
ВС	87799 -05	C	ADDED SWITCH TO LOCATION TO ON SH'S 2.0 THRU B.O.	ΤN	
	BC N87957-02 RELEASED TO API		TN	-	
DH	W9423	5 -01	REVISED SOCKET AT ZN A.2 ON SH'S 2.0 THRU 5.0 & BO UPDATED FORMAT, DOCUMENT NO. WAS: 44COG19	TN	N.





TYPICAL JUMPER CLIP CONFIGURATION

10. FIND NUMBERS FOR PARTS, IDENTIFIED BY REFERENCE DESIGNATIONS, APPEAR IN PART LIST

FOR W4400619 -00 THRU -05 & -08

8. S.C. - SOLDER CONNECTION

FOR W4400619- 07 ONLY

6 FOR W4400619 - 00 THRU - 05, - 07 \$- 08

FOR W4400619- 04 AND - 05 MODIFY W4400619-01 AND - 02 PER OPTION BOARD MOD KITWOIDI653) F/N 130.

HARDWARE SUPPLIED WITH F/N 110

- 3. DASH NO. IN I.C.'S INDICATE FIND NO. IN PARTS LIST.
- 2. INSTALL HARDWARE IN ACCORDANCE WITH SOE

I DENTIFY PER (501)

NOTE: UNLESS OTHERWISE SPECIFIED

		TABUL AT ION BLOCK
	PART NO.	REMARKS (OPTIONS INCLUDED)
	W4400619- 00	COMMON LOGIC, I/O, RTC, TTY/CRT, PFR
	W4400619- 01	COMMON LOGIC, I/O, RTC, TTY/CRT, PFR, MEM PARITY, MEM PROTECT
٠.	W4400619- 02	COMMON LOGIC, I/O, RTC , TTY/CRT , PFR , MEM PARITY, MEM PROTECT, PMA
	W4400619- 03	COMMON LOGIC, I/O, RTC, TTY/CRT, PFR, MEM PARITY, PMA
豸	W440061904	COMMON LOGIC, I/O, RTC , CRT , PFR , MEM PARITY , MEM PROTECT
<u> </u>	W4400619- 05	COMMON LOGIC, I/O, RTC, CRT, PFR, MEM PARITY, MEM PROTECT, PMA
	W4400619- 06	I/O ONLY
	W4400619- 07	COMMON LOGIC, I/O, MEM PARITY
	W4400619- 08	COMMON LOGIC, 1/O, RTC, TTY/CRT, PFR, MEM PARITY,

REFERENCE DRAWINGS P.W. BOARD


W4400619


LOGIC DIAGRAM W9100401 W9700759 ARTWORK W9700760 SILKSCREEN W9700764 SOLDER MASK


PART NUMBER , SEE TABULATION


FOR MATL REQUIREMENTS SEE PL PL REV LETTER CONTROLS DOCUMENT.


MODEL NO. V 73	DIMENSIONS ARE IN INCHES AND		SPERRY LINIVAC
NEVT ASSV	AFTER FINISHING	снк В.В. 7.2	2672 SIERRY PUINIVAC
NEXT ASSYWOIO1332	TOLERANCES  QUALESS OTHERWISE	DSGN W. Q. 7.2	25.72 TITLE
MATERIAL	SPECIFIED)	ENGR A.WHITCOMB B.2	
	X = 73	APPD A. WHITCOMB 8.2	1.72
	XXX ± 010 ANGLES ± 0.5*	APPO	TOPTION BD DM 357
	BREAK ALL SHARP EDGES	THIS DOCUMENT MAY CONT PROPRIETARY INFORMATIO	
FINISH	010 R APPROX	AND SUCH INFORMATION M NOT BE DISCLOSED TO OTH	MAY DATA CE MA ACCIO
		FOR ANY PURPOSE OR USE TO PRODUCE THE ARTICLE	
	DO NOT SCALE DRAWING	OR SUBJECT, WITHOUT WRI	SCALE - SHEET   OF 8

















## NOTES: (UNLESS OTHERWISE SPECIFIED)

POWER AND GND DISTRIBUTION FOR IC'S:

VOLTAGE: PIN 14 FOR 14 PIN IC'S

EXCEPTIONS: PIN 4 AT LOCATIONS 84, 88, C6, C7,

D8, D9, F10, H2, H8, J2, J13, K8 AND Q6.

PIN 5 AT LOCATIONS U2, VI, V2, AND WI.

PIN 16 FOR 16 PIN IC'S PIN 24 FOR 24 PIN IC'S

PIN I FOR 40 PIN IC AT LOCATION XI3

GND:

PIN 7 FOR 14 PIN 6C'S EXCEPTIONS: PIN II AT LOCATIONS 84, 88, C6, C7, D8, D9 FIO, H2, H8, J2, J13, K8 AND G6. PIN 12 AT LOCATIONS UZ, VI, V2 AND WI.

PIN 8 FOR 16 PIN IC'S

PIN 8 FOR 16 PIN IC'S PIN 12 FOR 24 PIN IC'S PIN 3 FOR 40 PIN IC AT LOCATION X13

ALL RESISTOR VALUES ARE IN OHMS, 1/4W, ± 5%

SYMBOL T -

+5V ¶ #15 thru #28 = 200

## TABLE OF CONTENTS

<del></del>	
DESCRIPTION	SHEET
COVER, TABLE OF CONTENTS	1.0
IC LOCATION CHART	2.0, 2.1
CONNECTORS	3.0, 3.1
POWER, GROUND AND DECOUPLING	4.0
OPTION BOARD COMMON LOGIC	5.0 thru 5.2
1/0	6.0 thru 6.5
PFR	7.0
REAL TIME CLOCK	8.0 thru 8.6
TELETYPE/CRT	9.0 thru 9.3
PARITY .	10.0 , 10.1
MEMORY PROTECT	11.0 thru 11.5
PMA	12.0 thru 12.10

	REVISIONS									
ZONE	LTR	EIR	DESCRIPTION - FOR DETAILS SEE	CHK	DATE	APPROVED				
MT	BS	85694	REVISED PER EN		10-21-78	GRL				
AS	вт	87033	REVISED SHT'552,62\$63	L		,w				
B	BU	87038	REVISED SHT'S 3.1, 6.5, 10.1			ww				
13	B∨	87043	revised sht 6.4			my,				
13	В₩	87799	ADDED SWITCHTS TO SHTID. I		5/18/9	Frank				
TN	ВW	WB7474-03	RELEASED TO API							
TΝ	BY	₩94240 -02	REVISED SH'S 2.0, 7.0 . UPDATED FORMAT, DOC NO. WAS : 9100401 INACTIVATED -00 RELEASED -01			12				
VC	රු	W95039 -01	INACTIVATED -01, REVISED SH 11.3, RELEASED -02	PJW	10/A/81					

## **MULTISTATUS DWG**

· SEE PL FOR PART NUMBER STATUS

\* REF. DES. NOT USED:

C10,11,13,14,17,18,20,22,24,28,33,37 38,39,41,42,46,48,50,52,54,56,58 60,61,62,65,68,69,12,73,74,81,82,86 88,89,90,94,96,97,99,100,405,107,108

51	
TPI	
E 126	E19,E94
CR4	
C128	* SEE ABOVE
RIOI	R40,54,84,85,86,93
G.	
18	
HIGHEST	NOT USED
	REFERENCE DESIGNATIONS

COMPANY CONFIDENTIAL INFORMATION

COMPANY CONFIDENTIAL INFORMATION

THIS DOCUMENT CONTAINS CONFIDENTIAL
INFORMATION OF THE SPERRY RAND CORPORATION. IN CONSIDERATION OF THE
RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE. COPY,
USE OR TRANSMIT THIS DOCUMENT AND/OR
THE INFORMATION THEREIN CONTAINED IN
WHOLE OR IN PART, OR TO SUFFER SUCH
ACTION BY OTHERS, FOR ANY PURPOSE, EXCEPT WITH THE WRITTEN PERMISSION, FIRST
OBTAINED; OF SPERRY RAND CORPORATION,
AND FURTHER AGREES TO SURRENDER SAME
TO SPERRY RAND CORPORATION WHEN THE
REASON FOR ITS RECEIPT HAS TERMINATED.

		ASSEMBLY NO.	IDENT NO.W9100401-02
DWG.	SHEET REV		CLASS A SPERRY-LINIVAC
7	ET 12.412.512.612.712.812.912.0 V BY BY BY BY BY BY BY	DRAFTSMAN 8/1/12	TITLE
J.	-HEET 10.4 (2.5   8.6   9.0   9.1   9.2   9.3   10. 910.   11. 0   11. 11. 2   11. 3   11. 4   11. 5   12. 912. 1   12. 2   12.3	CHECKER 5/1/72	LOGIC DIAGRAM
0401	REV BY BY BY BY BY BY BY BY BY BY BY BZ BY BY BY BY BY BY BY BY BY BY BY BY BY	A.WHITCOMB	OPTION BOARD DM 357
	REV BZBYBYBYBYBYBYBYBYBYBYBYBYBYBYBYBYBYBYB	APPROVAL BY	SIZE CODE IDENT DWG NO. REV
	REVISION LTR. ON FIRST SHEET WILL APPLY TO ALL SHEETS.		SHEET1.0 OF

1							·
LOC	CHIP TYPE	İ		WHE	RE USE	D	
Al	74H40	6.0	6.2			$\supset$	$\overline{}$
A2	74H04	6.2	6.2	6.4	6.4	6.4	
						<del>"</del>	
A3	74H00	6.4	6.4	4.4	4.4	$\sim$	۷
_64_	74H74	لىف	6.3	$\leq$		$\angle$	$\leq$
_45_	74511	6.1	6.2	6.4			
A6	7403	7.0	7.0	7,0	7.0		
A7	7438	11.2	11.3	11.3			
8A	74500	11.1		11.3	11.4		$\sim$
-	<del></del>			<del>                                      </del>	<del> '''•</del>		<u> </u>
A9	74H2I	11.3	11.3	$\leq$	<b>/</b>		4
AIO	7410	11.0	11.0	11.0	$\angle$		$\angle$
All	74170	11.5					
AI2	74170	11.5					
AI3				1			
~13	74130	11.4	_	<u> </u>			_
81	74H00	6.0	6.4	6.4	6.4		
82	74H74	6.3	6,3				
				۲>			
В3	74574	6.3	6.4	<del>-</del>	K-		<b>/</b>
B4	74H103	6,3	6.3	<u>_</u>			$ \leftarrow$
85	74504	6.2	6.2	6.2	6.3		
86	74HII	7.0	7.0	7.0			
87	74511	11.2	11.2	11.3			
88	74HI03	11.3					<del>(</del> )
			11.3	<u> </u>	/	<u> </u>	Κ,
89	74511	11.3	11.3	11.3	<u> </u>		$\leq$
810	74H51	11.0	11.0				
811	74170	11.5					
812	74170	11.5					
		_		<del>-</del>	<u> </u>		
			<u> </u>		-		
CI	74H54	6.2					
C2	7438	6.4	6.4	6.4	6.4		
					1 3.7		
C3	7438	6.4	6.4	6.4	-		<u> </u>
C4	3001	6.2	6.3	6.3	7.0		
C5	74H21	6.2	6.3	$\angle$			
C6	74HI03	7.0	7.0				
Ü	74HI03	11.2	11.2				
C8	7402	11.2	11.3	11.3	_		
C?					<del></del>		
	74HII	11.3	11.3	11.3		/_,	<u> </u>
CIO	74H74	11.0	11.0	1	$\angle$	$\leq$	
CII	74170	11.5					
CI2	74170	11.5					
C13	74170			-			
		11.5	-	1		1	<del>-</del>
C14	74170	11.5			$\vdash$		
<b> </b>		<u> </u>		<u> </u>	<u> </u>	<u> </u>	
DI	74500	6.2	6.5	6.5	6.5		
D2	74564	6.2					
D3	74HII	6.1	6.3	6.4			
					111 2	5	1
. 104	74400						<u>_</u>
D4	74H00	6.2	6.2	7.0	11.3		
D4 D5	74H04	6.1	6.2	6.3	6.4	6.4	6.5
						5.4	6.5
D5	74H04	6.1	6.2	6.3	6.4	6.4	6.5
D5 D6 D7	74H04 300I 7±03	6.1 7.0 II.I	6.2 7.0 II.2	6.3 7.0	6.4	5.4	6.5
D5 D6 D7 D8	74H04 3001 7403 74H103	6.1 7.0 11.1 11.3	6.2 7.0 II.2	6.3 7.0	6.4	5.4	6.5
D5 D6 D7 D8 D9	74H04 3001 7±03 74H103 74H103	6.1 7.0 II.1 II.3	6.2 7.0 11.2 11.3	6.3 7.0	6.4		
D5 D6 D7 D8 D9 D10	74H04 3001 7403 74H103 74H103 74H04	6.1 7.0 11.1 11.3 11.2	6.2 7.0 11.2 11.3 11.3	6.3 7.0	6.4	5.4	11.5
D5 D6 D7 D8 D9 D10	74H04 3001 7±03 74H103 74H103	6.1 7.0 II.1 II.3	6.2 7.0 11.2 11.3	6.3 7.0	6.4		
D5 D6 D7 D8 D9 D10	74H04 3001 7403 74H103 74H103 74H04	6.1 7.0 11.1 11.3 11.2 11.0	6.2 7.0 11.2 11.3 11.3 11.0	6.3 7.0	6.4 II.1		
D5 D6 D7 D8 D9 D10 D11 D12	74H04 3001 7403 74H103 74H103 74H04 74H21	6.1 7.0 11.1 11.3 11.2 11.0 11.0	6.2 7.0 11.2 11.3 11.3 11.0 11.0	6.3 7.0 II.0	11.0		
D5 D6 D7 D8 D9 D10 D11 D12 D13	74H04 3001 7403 74H103 74H103 74H04 74H21 7403	6.1 7.0 11.1 11.3 11.2 11.0 11.0	6.2 7.0 11.2 11.3 11.3 11.0 11.0	6.3 7.0 11.0	6.4 II.1 II.0		
D5 D6 D7 D8 D9 D10 D11 D12 D13	74H04 3001 7403 74H103 74H103 74H04 74H21	6.1 7.0 11.1 11.3 11.2 11.0 11.0	6.2 7.0 11.2 11.3 11.3 11.0 11.0	6.3 7.0 11.0	11.0		
D5 D6 D7 D8 D9 D10 D11 D12 D13	74H04 3001 7403 74H103 74H103 74H04 74H21 7403	6.1 7.0 11.1 11.3 11.2 11.0 11.0	6.2 7.0 11.2 11.3 11.3 11.0 11.0	6.3 7.0 11.0	6.4 II.1 II.0		
D5 D6 D7 D8 D9 D10 D11 D12 D13 D14	74H04 3001 7403 74H103 74H103 74H04 74H21 7403 74H05	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1	11.0 11.1 11.1 11.0	6.4 II.1 II.0 II.1 II.1		
D5 D6 D7 D8 D9 D10 D11 D12 D13	74H04 3001 7403 74H103 74H103 74H04 74H21 7403	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1 11.0	11.0 11.1 11.0 6.4	6.4 II.1 II.0 II.1 II.1 II.0	11.0	11.5
D5 D6 D7 D8 D9 D10 D11 D12 D13 D14	74H04 3001 7403 74H103 74H103 74H04 74H21 7403 74H05	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1	11.0 11.1 11.1 11.0	6.4 II.1 II.0 II.1 II.1		11.5
D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 E1	74H04 3001 7403 74H103 74H103 74H04 74H21 7403 7403 74H05	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1 11.0	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1 11.1 6.4	11.0 11.1 11.0 6.4	6.4 II.1 II.0 II.1 II.1 II.0	11.0	11.5
D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 E1	74H04 3001 7403 74H103 74H103 74H04 74H21 7403 74H05 48A0007-000	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.0 6.4 6.4	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1 11.1 6.4 6.5	6.3 7.0 11.0 11.1 11.1 11.0 6.4 6.4	6.4 II.1 II.0 III.1 III.0 6.4	11.0	11.5
D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 E1	74H04 3001 7403 74H103 74H103 74H04 74H21 7403 7403 74H05	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1 11.0	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1 11.1 6.4 6.5	11.0 11.1 11.0 6.4	6.4 II.1 II.0 II.1 II.1 II.0	11.0	11.5
D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 E1	74H04 3001 7403 74H103 74H103 74H04 74H21 7403 74H05 48A0007-000	6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.0 6.4 6.4	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.1 11.0 6.4 6.5 6.5	6.3 7.0 11.0 11.1 11.1 11.0 6.4 6.4	6.4 II.1 II.0 III.1 III.0 6.4	11.0	11.5

E6         74H04         7.0 <th>1 11.2</th>	1 11.2
E7 74574 6.4 7.0   E8 3001	
E8   300    11,2   11,3   11,3   11,3   12,9	1 112
E9         3001         II.2         II.3         II.3         II.2         II.3         II.3         II.2         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.0         II.1         III.2         III	1 11.2
FIO   74H74   11.0   11.0   11.1	1 112
EII 74H74 II.0 II.0 II.1 II.1 II.1 EII 74H74 6.5 6.5 6.5	1 11.2
EI3 74I75 II.4	1 11-2
EI3 74I75 II.4	1 11.2
FI 74H54 6.1 6.1 6.4 74H00 6.1 6.1 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4	1 11.2
FI 74H54 6.1 6.1 6.4 74H00 6.1 6.1 6.4 74H00 6.1 6.1 6.2 6.3 6.3 75 74H00 6.1 6.1 6.2 6.3 6.3 75 74H00 6.1 6.2 6.3 6.3 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0	1 11.2
F2 74HIO 6.1 6.1 6.4 74500 6.0 6.0 6.1 6.1 74HOA 6.0 6.1 6.1 11.2 11.2 11.2 11.2 11.2 11.2 1	1 11.2
F3 74500 6.0 6.0 6.1 6.1 F4 74H00 6.1 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4	1 11.2
F3 74500 6.0 6.0 6.1 6.1 F4 74H00 6.1 6.2 6.3 6.3 6.3 F5 74H04 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.4 6.	1 11.2
F4	1 11.2
F5         74H04         6, 2         7         0         7         0         7         0         7         0         7         0         7         0         7         0         7         0         7         0         7         0         7         0         7         0         7         0         1 <t< td=""><td>1 11.2</td></t<>	1 11.2
F6         7438         7.0 <td></td>	
F7 3404   12,2   12,2	
F8         3001         II.2         II.2         II.2         II.2         II.2         II.2         II.2         II.2         II.2         II.2         II.2         II.2         II.3         II.2         II.3         II.2         II.3         II.2         II.3         II.2         II.3         II.1         III.2         II	
F9 3003	
FIO 74HI03 II.2 II.2	
F12 7403     .1   .1   .1     .1   .1   .1     .1	1/
FI3	
FI4	
HI 745II2 6.0 6.1	
H2 74HI03 6.0 6.1	4
H2 74HI03 6.0 6.1	۰
H3 3001 6.0 6.1 6.1 II.2  H4 74H04 6.0 6.1 6.1 6.2 6.  H5 74H04 6.3 6.4 6.4 6.4 6.4  H6 74I 22 7.0  H7 8TI4 12.2 12.2  H8 74H103 II.2 II.2  H9 74H74 III.2 II.3  H10 74H00 7.0 II.1 II.1 II.2  H11 74I75 II.4  H12 74I75 II.4  H13 74H04 II.4 II.4 II.4 II.4 II.4  H14 7438 6.5 6.5 I2.2 I2.2  J1 74H03 6.0 6.0 6.0  J2 74H103 6.0 6.0  J3 3003 6.2 6.3 6.4 6.4  J4 7442 6.2  J5 74HII 6.1 I2.10 I2.10  J7 74H108 I2.10 I2.10  J8 745I14 I2.9 I2.10  J9 7438 I2.2 I2.2  J10 7438 I2.2 I2.2	+
H4 74H04 6.0 6.1 6.1 6.2 6. H5 74H04 6.3 6.4 6.4 6.4 6.4 H6 74I 22 7.0 H7 8TI4 12.2 12.2 H8 74H03 II.2 II.2 H9 74H74 III.2 II.3 H10 74H00 7.0 II.1 II.1 II.2 H11 74I75 II.4 H12 74I75 II.4 H13 74H04 II.4 II.4 II.4 II.4 H14 7438 6.5 6.5 I2.2 I2.2  J1 74H04 6.0 6.0 6.0 J2 74H103 6.0 6.0 J2 74H103 6.0 6.0 J3 3003 6.2 6.3 6.4 6.4 J4 7442 6.2 J5 74HII 6.1 I2.10 I2.10 J7 74H108 I2.10 I2.10 J8 74SII4 I2.9 I2.10 J9 7438 I2.2 I2.2 J10 7438 I2.2 I2.2	4
H5 74H04 6.3 6.4 6.4 6.4 6.4 6.4 H6 74I 22 7.0	
H6	2 6.2
H7 8TI4 12.2 12.2   H8 74H103   H1.2   H1.2   H.2   H9 74H74   H1.2   H1.3   H1.4   H1	4 6.4
H8	
H9	+
HIO 74H00 7.0 II.1 II.1 II.2 HII.2 HII 74I75 II.4 II.4 II.4 III.4 III.2 FIII 74I75 III.4 I	-
HII   74175   11.4	-
HI2 74175 II.4	+
HI3 74H04 III.4 II	*
H14 7438 6.5 6.5 12.2 12.2  J1 74H04 6.0 6.0 6.0 6.0  J2 74H103 6.0 6.0  J3 3003 6.2 6.3 6.4 6.4  J4 7442 6.2  J5 74H11 6.1 12.10 12.10  J6 74510 12.9 12.10  J7 74H108 12.10 12.10  J8 745114 12.9 12.10  J9 7438 12.2 12.2  J10 7438 12.0 12.0 12.0	4 11.4
J2         74H103         6.0         6.0           J3         3003         6.2         6.3         6.4         6.4           J4         7442         6.2	
J2         74H103         6.0         6.0           J3         3003         6.2         6.3         6.4         6.4           J4         7442         6.2	
J3     3003     6.2     6.3     6.4     6.4       J4     7442     6.2          J5     74HII     6.1     12.10     12,10     12,10       J6     74SI0     12.9     12.10     12.10       J7     74HI08     12.10     12.10       J8     74SI14     12.9     12.10       J9     7438     12.2     12.2       J10     7438     12.0     12.0     12.0       J2.0     12.0     12.0     12.0	
J4     7442     6,2       J5     74HII     6.1     12,10     12,10       J6     74SI0     12.9     12.10     12.10       J7     74HI08     12.10     12.10       J8     74SII4     12.9     12.10       J9     7438     12.2     12.2       J10     7438     12.0     12.0     12.0	
J5   74HII   6.1   12.10   12.10   12.10	
J5   74HII   6.1   12,10   12,10	
J7     74H108     12.10     12.10       J8     745H4     12.9     12.10       J9     7438     12.2     12.2       J10     7438     12.0     12.0     12.0	
J8     745114     12.9     12.10       J9     7438     12.2     12.2       J10     7438     12.0     12.0     12.0	
J9     7438     12.2     12.2       J10     7438     12.0     12.0     12.0     12.0	
J10 7438   12.0   12.0   12.0   12.0	
JII 7438   12.1   12.1   12.1   12.1	44
JI2 7438   12.2   12.2   12.2   12.2	/1 7
JI3 74HI03 10.0 10.1	4
J14 74H74 10.0 10.0	
KI 74H50 6.1 6.2	
K2 74500 6.5 6.5 6.5 6.5 K3 74198 6.0	
K3 74198 6.0 K4 74198 6.0	
K5 74574 6.3 6.4	
K6   74504   6.5   6.5   12.6   12.6   12.	
K7 74500   12.10   12.10   12.10   12.10	8 12 1
K8 74HI03 12.9 12.9	8 12.1
K9 7438   12.0   12.0   12.1   12.1	8 12.11
KIO 3404   12.0	8 12.11
KII 3404   12.1   12.1   12.1   12.1   12.1   12.1	
KI2 3404   12.2   12.2   12.2   12.2   12.2   12.	0 12,0

roc	CHIP TYPE		W	HERE U	SEO		
K13	3001	10.0	10.0	10.0	10.0		
K14	74H2!	10.0	10.0		$\overline{}$		
LI.	74161	6.0					
L2	74161	6.0					
ا گا	74H55	6.3					
L6	3001	12.9	12.10	12.10	12.10		
U	74H74	6.1	12.10		$\leq$	$\leq$	$\leq$
L8	74H2!	12.6	12.9			$\leq$	4
L9	74510	12.9	12.9		$\leq$	$\leq$	4
LI0	8T14	12.0	12.0	12.0	$\leq$	$\leq$	4
LII	8T14	12.1	12.1	12.1	$ \langle                                   $	$\leq$	4
LI2	8T14	12.2	12.2	12.2	$\leq$		
LI3	74504	10.1	10.1	10.1	10.1	10.1	10.1
LI4	74511	10.0	10.1	10.1	$\leq$	_	_
		-				_	_
MI	74157	6.0			$\leftarrow$		<del>-</del>
M2	74157	6.0	$\leftarrow$				<del> </del>
M3_	8204	6.0					4
M4 M5	8204 3001	5.0	11.2	11.3	11.3		<del>-</del>
Mó	300! 7438	12.8	12.10	11.3	11.3		
M7	7438	12.10					
MB	74520	12.9	12.9		$\overline{}$		
M9	74H00	12.6	12.7	12.9	_		
MIO	8T14	12.0	12.0	12.0		1	
MH	8114	12.1	12.1	12.1			
MIZ	8T14	12.2	12.2	12.2			
MI3	7438	10.0	10.0	10.1	10.1		
MI4	74500	10.0	10.1	10.1	10.1		
		1					
Z	74504 .	5.2	1	6.3	5.2		_
	/ 30	1 3.2	5.2	5.2	2.4	I	
N2	7438	5.2	3.2	3.2	3.2		
		-	6.4	6.4			
N2	7438	5.2	6.4	6.4	6.4	5.2	5.2
N2 N3	7438 7438	5.2			6.4	5.2	5.2
N2 N3 N4 N6	7438 7438 74H04 74H108	5.2	6.4	6.4	6.4	5.2	5.2
N2 N3 N4 N6 N7	7438 7438 74H04 74HI08 74SI0	5.2 6.4 5.2 12.6 6.4	5.2	5.2	5.2	5.2	5.2
N2 N3 N4 N6 N7 N8	7438 7438 74H04 74H108 74S10 74S00	5.2 6.4 5.2 12.6 6.4 12.9	12.10	5.2	5.2	5.2	5.2
N3 N4 N6 N7 N8 N8 N8	7438 7438 74H04 74H08 74S10 74S00 74S11	5.2 6.4 5.2 12.6 6.4 12.9 12.7	5.2	5.2	5.2	5.2	5.2
N2 N3 Z4 N6 N7 N8 N9 N10	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9	12.10	5.2	5.2		5.2
23 24 26 27 28 29 21 21 21 21 21 21 21 21 21 21 21 21 21	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9	12.10	12.9	5.2		
23 24 26 27 28 29 20 21 21 21 21 21 21 21	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 12.9	12.10	5.2	5.2	5.2	
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1	12.10	12.9	5.2		
23 24 26 27 28 29 20 21 21 21 21 21 21 21	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 12.9	12.10	12.9	5.2		
Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	7438 7438 74H04 74H108 74H108 74S10 74S00 74S11 74S20 74S11 74H05 82562 82562	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1	12.10	12.9	12.9	10.0	10,0
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62	5.2 6.4 5,2 12.6 6.4 12.9 12.7 12.9 10.0 10.1	6.4   5.2   12.10   12.9   12.9   10.0   5.0	12.9 12.10 10.0	5.2		
Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	7438 7438 74H04 74H108 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0	12.10 12.9 12.9 12.9 10.0	12.9 12.10 10.0 5.0	12.9	10.0	10.0
N	7438 7438 74H04 74H108 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74S00	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.0	12.9 12.10 10.0 5.0 5.2	6.4 5.2 112.9 10.0	5.0	5.0
N2 N3 N4 . N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74S00 74H04	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0	12.10 12.9 12.9 12.9 10.0	12.9 12.10 10.0 5.0	12.9	10.0	10.0
N2 N3 N4 . N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74S00 74H04	5, 2 6, 4 5, 2 12, 6 6, 4 12, 9 12, 7 12, 9 10, 0 10, 1 10, 1 5, 0 5, 2 5, 1	6.4   5.2   12.10   12.9   12.9   10.0   5.0   5.2   5.1	6.4 5.2 12.9 12.10 5.0 5.2 5.1	5.2 12.9 10.0 5.0 5.1	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4	7438 7438 74H04 74H08 74S10 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74H04 74H04	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.0	12.9 12.10 10.0 5.0 5.2	12.9 10.0 15.1 12.6	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4	7438 7438 74404 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74H04 74H04	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 10.1 10.1 11.6 10.1 10.1	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.1   5.1	12.9 12.9 12.10 10.0 5.0 5.2 5.1 5.2	12.9 10.0 15.1 12.6 12.10	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7	7438 7438 74404 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74H04 74H04 74H00 3001 74S04	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0	6.4   5.2   12.10   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10	6.4 5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2	5.2 12.9 10.0 5.0 5.1 5.2 12.6 12.10	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 P1 P2 P3 P4 P6 P7 P8	7438 7438 74404 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74H04 74H04 74H04 3001	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 12.6 12.6 12.10 12.7 12.6	6.4   5.2   12.10   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 12.6 12.10 12.9	5.2 12.9 10.0 5.0 5.1 5.2	5.0	5.0
N2 N3 N4	7438 7438 74404 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62 74H04 74H04 74H04 74H04 74H04 74H04 74S00 74S01 74S00 74S01 74S00 74S01 74S00 74S01 74S00 74S01 74S00 74S01	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 12.6 12.10 12.7 12.6 12.10	6.4   5.2   12.10.0   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7   12.9	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 12.6 12.10 12.9	5.2 12.9 10.0 5.0 5.1 5.2 12.6 12.10	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11	7438 7438 74404 744108 74510 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74400 3001 74504 74500 745112	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 12.6 12.10 12.7 12.6 12.10 12.7	6.4   5.2   12.10.0   12.9   12.9   10.0   5.0   5.1   12.6   12.10   12.8   12.7   12.9   12.9	5.2 12.9 12.10 10.0 5.0 5.2 5.1 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74400 3001 74504 74500 745112 745114 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 12.10 12.7 12.6 12.10 12.7	6.4   5.2   12.10.0   12.9   12.9   10.0   5.0   5.1   12.6   12.10   12.8   12.7   12.9   12.9   12.9	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9 12.9	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74404 74404 74500 74511 74500 74511 74504 74500 74511 74504 74504 74504 74508	5.2 6.4 5.2 12.6 6.4 12.9 10.0 10.1 10.1 5.0 5.0 5.1 12.6 12.7 12.9 12.9 12.9 12.6 12.7 12.7 12.8	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7   12.9   12.	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 5.1 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9 12.9 12.5 12.4	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74400 3001 74504 74500 745112 745114 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 12.10 12.7 12.6 12.10 12.7	6.4   5.2   12.10.0   12.9   12.9   10.0   5.0   5.1   12.6   12.10   12.8   12.7   12.9   12.9   12.9	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 12.6 12.10 12.9 12.8	12.9 10.0 15.0 12.9 12.6 12.10 12.9 12.9 12.9	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74404 74404 74500 74511 74500 74511 74504 74500 74511 74504 74504 74504 74508	5.2 6.4 5.2 12.6 6.4 12.9 10.0 10.1 10.1 5.0 5.0 5.1 12.6 12.7 12.9 12.9 12.9 12.6 12.7 12.7 12.8	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7   12.9   12.	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 5.1 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9 12.9 12.5 12.4	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74404 74404 74500 74511 74500 74511 74504 74500 74511 74504 74504 74504 74508	5.2 6.4 5.2 12.6 6.4 12.9 10.0 10.1 10.1 5.0 5.0 5.1 12.6 12.7 12.9 12.9 12.9 12.6 12.7 12.7 12.8	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7   12.9   12.	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 5.1 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9 12.9 12.5 12.4	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74404 74404 74500 74511 74500 74511 74504 74500 74511 74504 74504 74504 74508	5.2 6.4 5.2 12.6 6.4 12.9 10.0 10.1 10.1 5.0 5.0 5.1 12.6 12.7 12.9 12.9 12.9 12.6 12.7 12.7 12.8	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7   12.9   12.	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 5.1 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9 12.9 12.5 12.4	5.0	5.0
N2 N3 N4 N6 N7 N8 N9 N10 N11 N12 N13 N14 P1 P2 P3 P4 P6 P7 P8 P9 P10 P11 P12	7438 7438 74404 744108 74510 74500 74511 74520 745114 74105 82562 82562 744104 74404 74404 74404 74404 74500 74511 74500 74511 74504 74500 74511 74504 74504 74504 74508	5.2 6.4 5.2 12.6 6.4 12.9 10.0 10.1 10.1 5.0 5.0 5.1 12.6 12.7 12.9 12.9 12.9 12.6 12.7 12.7 12.8	6.4   5.2   12.10   12.9   12.9   12.9   10.0   5.0   5.1   5.1   12.6   12.10   12.8   12.7   12.9   12.	5.2 12.9 12.10 10.0 5.0 5.2 5.1 5.2 5.1 12.6 12.10 12.9 12.8	5.2 12.9 10.0 5.1 5.2 12.6 12.10 12.9 12.9 12.5 12.4	5.0	5.0

CODE IDENT NO.	5:1	ena no	REV
21101	C	W9100401	BY
SCALE		SHEET 2.0	C.F

	LOC	CHIP TYPE	<u> </u>		WHE	RE USE	D	
1		7438	5.0 5.0		5.0 5.0			
	'	7438	5.0	5.0	5.0	5.1		
	03	7438	5.1	5.1	5.1	5,1		
1	Q4	7438	5,1	5,1	5,2	5.2		
	Q5							
1	06	74HI03	12.6	12.8	$\leq$	$\angle$		
١	Q7	74HI08	12.10	12.10	$\leq$	4		
١	Q8	8T14	12.8	12.8	12.8	$\leq$		
ļ	Q9	7438	12.7	12.7	12.7	12.7		$\angle$
	~~		12.6	12.6	12.6	12.6	12.7	
1	<b>CHO</b>	48A0007-900		12.7	12.8	12.8	12.8	12.8
ŀ	OII	7438	12.8	12.2	12.2	<u> </u>		
1	QII		12.3		12.3	12.3		$\leq$
+	QI2	3404	12.5	12.5	12.5	12.5	12.5	12.5
1	Q14	3404	12.4	12.4	12.3	12.3	12.4	12.4
ŀ	414	3404	12.3	12.3	12.3	12.3	12.3	12.3
	RI	7438	5.0	5.0	5.0	5.0		
1	R2	7438	5.0	5.0	5.0	5.1		
ł	11:3	7438	5.1	5.1	5.1	5.1		
ł	R4	7438	5.1	5.1	5.2	5.2		
İ	R5	745113	5.2	5.2		7		
f	R6	SPARE		PIN )		·		_
t	107	74500		12.10	12.10	12.10		
İ	RB	74H04	12.7		12.8	12.8	12.8	12.10
	R9	74H53	12.7			$\angle$		
	R10	8T14	12.6	12.6	12.8			
١	RII	7438	12.5	12.5	12.5	12.5		
ļ	RI2	74H04	12.5	12.5	12.5	12.5	12.5	12.5
ŀ	RI3	74H04	12.4	12.4	12.4	12.4	12.4	12.4
ł	RI4	74H04	12.3	12.3	12.3	12.3	12.3	12.3
Į.					L I			
		741401		ا م ه ا	В О	0.0		
	<i>j</i>	74H01	8.0	8.0	8.0	8.0		\
_	53	74H04	8.0	8.0	8.0	8.3	8.3	8.3
	53 54	74H04 7474	8.0	8.0 8.4	8.3	8.3	$\geq$	
	54	74H04	8.0	8.0			8.3	8.3
		74H04 7474 74H05	8.0 8.4 8.0	8.0 8.4 8.0	8.3	8.3	$\geq$	
	54 55	74H04 7474 74H05 74H50	8.0 8.4 8.0 8.6	8.0 8.4 8.0 8.6	8.3	8.3	$\geq$	
	54 55 56	74H04 7474 74H05 74H50 74H74	8.0 8.4 8.0 8.6 8.1	8.0 8.4 8.0 8.6 8.1	8.3	8.3	$\geq$	
	54 55 56 57	74H04 7474 74H05 74H50 74H74 74S74	8.0 8.4 8.0 8.6 8.1 8.3	8.0 8.4 8.0 8.6 8.1 12.6	8.3	8.3	$\geq$	
	\$4 \$5 \$6 \$7 \$8 \$9 \$10	74H04 7474 74H05 74H50 74H74 74S74 7438	8.0 8.4 8.6 8.1 8.3 12.8 12.7	8.0 8.4 8.0 8.6 8.1 12.6 12.8	8.3	8.3	$\geq$	
	\$4 \$5 \$6 \$7 \$8 \$9 \$10	74H04 7474 74H05 74H50 74H50 74H74 74574 7438 74564 74574 7438	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4	8.3 8.0 12.8	8.3	8,6	
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11	74H04 7474 74H05 74H05 74H50 74H74 74574 7438 74564 74574 7438 74174	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.5	8.3 8.0 12.8 12.5	8.3 8.1 12.8 12.5 12.5	8,6	9 125
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12	74H04 7474 74H05 74H05 74H50 74H74 74574 7438 74564 74574 7438 74174	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5	8.3 8.0 12.8 12.5 12.5	8.3 8.1 12.8 12.5 12.5 12.4	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11	74H04 7474 74H05 74H05 74H50 74H74 74574 7438 74564 74574 7438 74174	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.5	8.3 8.0 12.8 12.5	8.3 8.1 12.8 12.5 12.5	8,6	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13	74H04 7474 74H05 74H50 74H50 74H74 74574 7438 74564 74574 7438 74174 74174	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.2 12.4 12.5 12.4	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14	74H04 7474 74H05 74H05 74H50 74H74 74574 7438 74564 74574 7438 74I74 74I74 74I74	8.0 8.4 5.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5	8.3 8.0 12.8 12.5 12.5	8.3 8.1 12.8 12.5 12.5 12.4	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14 T1	74H04 7474 74H05 74H50 74H70 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74H01 4006	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4 12.3 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.6 12.4 12.5 12.4 12.3	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14 \$11 \$12 \$13	74H04 7474 74H05 74H50 74H70 74H74 74S74 74S64 74S64 74S74 7438 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.0 8.0 8.1	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.2 12.4 12.5 12.4	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14 T1	74H04 7474 74H05 74H50 74H70 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74H01 4006	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4 12.3 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.6 12.4 12.5 12.4 12.3	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$4 \$55 \$6 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14 \$1 \$7 \$1	74H04 7474 7474 74H50 74H50 74H74 74S74 74S8 74S64 74S74 7438 74I74 74I74 74I74 74I74 74H01 4006 7474 74H30	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.3 8.0	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$55 \$55 \$56 \$57 \$58 \$59 \$10 \$11 \$12 \$13 \$514 \$71 \$72 \$73 \$74 \$75	74H04 7474 7474 74H50 74H50 74H74 74S74 74S8 74S64 74S74 7438 74174 74174 74174 74174 74174 74174 74H01 4006 7474 74H30 74H50	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.3 8.0 8.4	8,3 8,0 12.8 12.5 12.5 12.4 12.3 8,0	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$55 \$55 \$56 \$57 \$58 \$59 \$10 \$11 \$12 \$13 \$514 \$71 \$72 \$73 \$74 \$75 \$76	74H04 7474 7474 74H50 74H50 74H74 74S74 74S74 74S64 74S74 7438 74174 74174 74174 74174 74H01 4006 7474 74H50 74H50 74H11	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.4 8.0 8.6 8.1	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5 12.4 12.3 8.0 8.4 8.6 8.1	8,3 8,0 12.8 12.5 12.5 12.4 12.3 8,0	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$55 \$55 \$56 \$57 \$88 \$59 \$10 \$11 \$12 \$13 \$514 \$71 \$72 \$73 \$74 \$75 \$76 \$77	74H04 7474 7474 74H05 74H70 74H74 74S74 74S8 74S64 74S74 74J8 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H50 74H10 74H50 74H11	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.5 12.4 12.5 8.0 8.0 8.0 8.6 8.1 12.8	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5 12.4 12.3 8.0 8.4 8.6 8.1 12.6	8.3 8.0 12.8 12.5 12.5 12.4 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$55 \$56 \$7 \$8 \$9 \$10 \$11 \$12 \$13 \$14 \$17 \$15 \$16 \$17 \$18 \$19 \$10 \$11 \$12 \$13 \$14 \$15 \$16 \$17 \$17 \$17 \$17 \$17 \$17 \$17 \$17 \$17 \$17	74H04 7474 7474 74H05 74H70 74H74 74574 7438 74564 74574 7438 74174 74174 74174 74174 74H01 4006 7474 74H30 74H50 74H50 74H11 7420 74SII	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.6 8.1 12.3 12.3 12.3 12.3 12.3 12.3 12.3 12.3 12.3 12.3 12.3 12.3 12.4 12.5 12.	8.0 8.4 8.0 8.6 8.1 12.6 12.2 12.5 12.4 12.3 8.0 8.1 8.6 8.1 8.6 8.1 8.6 12.8	8.3 12.8 12.5 12.5 12.6 12.6	8.3 8.1 12.8 12.5 12.5 12.3 8.0	12.5	12.5
	\$55 \$56 \$57 \$58 \$59 \$10 \$11 \$12 \$13 \$14 \$17 \$17 \$16 \$17 \$18 \$19 \$10 \$11 \$11 \$11 \$11 \$11 \$11 \$11 \$11 \$11	74H04 7474 74H05 74H70 74H70 74H70 74H77 74S74 74S64 74S74 74S8 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H50 74H10 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.0 8.0 8.1 8.3 12.8 12.4 12.3 12.4 12.3 12.4 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.2 12.4 12.3 8.0 8.4 12.3 8.6 12.8 8.6 12.8 12.4 12.3	8.3 12.8 12.5 12.5 12.4 12.3 8.0 12.6 12.8	8.3 8.1 12.8 12.5 12.5 12.4 12.3	12.5	12.5
	\$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{10}\$ \$\frac{5}{514}\$ \$\frac{7}{11}\$ \$\frac{7}{12}\$ \$\frac{7}{18}\$ \$\frac{7}{110}\$ \$\frac{7}{111}\$ \$\frac{7}{112}\$	74H04 7474 74H05 74H70 74H70 74H70 74H77 74S74 74S64 74S74 74S8 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H50 74H10 7420 74H11 7420 74S11 7438 81I4	8.0 8.4 8.0 8.6 8.1 12.8 12.6 12.4 12.3 8.0 8.0 8.0 8.0 8.1 12.8 8.0 12.4 12.3 12.4 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.2 12.4 12.3 8.0 8.4 12.3 8.0 12.4 12.3	8.3 8.0 12.8 12.5 12.5 12.6 12.6 12.6 12.5 12.5	8.3 8.1 12.8 12.5 12.5 12.3 8.0	12.5	12.5
	\$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{10}\$ \$\frac{5}{512}\$ \$\frac{5}{513}\$ \$\frac{5}{11}\$ \$\frac{7}{11}\$ \$\frac{7}{12}\$ \$\frac{7}{18}\$ \$\frac{7}{110}\$ \$\frac{7}{111}\$ \$\frac{7}{112}\$ \$\frac{7}{113}\$	74H04 7474 74H05 74H70 74H70 74H70 74H77 74S7 74S8 74S64 74S74 74H74 74H74 74H74 74H70 4006 7474 74H30 74H30 74H30 74H30 74H30 74H30 74H31 7420 74S11 7438 81H4 81H4	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.0 8.1 8.0 8.1 12.8 12.4 12.3 12.4 12.3 12.4 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.2 12.4 12.3 8.0 8.1 8.6 8.1 8.6 12.8 8.1 12.4 12.3	8.3 8.0 12.8 12.5 12.4 12.3 8.0 12.6 12.5 12.5 12.4	8.3 8.1 12.8 12.5 12.5 12.3 8.0	12.5	12.5
	\$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{5}\$ \$\frac{5}{10}\$ \$\frac{5}{514}\$ \$\frac{7}{11}\$ \$\frac{7}{12}\$ \$\frac{7}{18}\$ \$\frac{7}{110}\$ \$\frac{7}{111}\$ \$\frac{7}{112}\$	74H04 7474 74H05 74H705 74H706 74H77 74H77 74H77 74H70 74H71 74H70 4006 7474 74H30	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.0 8.1 8.0 8.1 12.8 12.4 12.3 12.4 12.3 12.4 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.2 12.4 12.3 8.0 8.4 12.3 8.0 12.4 12.3	8.3 8.0 12.8 12.5 12.5 12.6 12.6 12.6 12.5 12.5	8.3 8.1 12.8 12.5 12.5 12.3 8.0	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$12 \$13 \$14 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7	74H04 7474 74H05 74H50 74H50 74H74 74S74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H11 7420 74S11 7438 8T14 8T14	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.6 8.1 12.8 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.5 12.4 12.5 12.4 12.5 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.7 12.8 12.7 12.8 12.	8.0 8.4 8.0 8.6 8.1 12.6 12.2 12.4 12.3 8.6 8.1 8.6 8.1 12.4 12.3	8.3 8.0 12.8 12.5 12.4 12.3 8.0 12.6 12.5 12.5 12.1 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3 8.0	12.5	12.5
	\$4 \$5 \$5 \$6 \$7 \$8 \$10 \$12 \$13 \$14 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7	74H04 7474 74H05 74H50 74H50 74H50 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H11 7420 74S11 7438 8T14 8T14 8T14	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.0 8.1 8.0 8.1 12.8 8.0 8.1 8.0 8.0 8.1 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.6 12.4 12.3 8.6 8.1 12.5 12.4 12.3 8.6 8.1 12.3 8.6 8.1 8.6 8.1 8.6 8.1 8.6 12.4 12.5 12.4 12.5 12.4 12.3 8.6 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.6	8.3 8.0 12.8 12.5 12.4 12.3 8.0 12.6 12.5 12.8 12.8 12.8 12.8 12.8 12.8 12.8	8.3 8.1 12.8 12.5 12.5 12.4 12.3 8.0	12.5	12.5
	\$4 \$5 \$6 \$7 \$8 \$9 \$10 \$12 \$13 \$14 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7	74H04 7474 74H05 74H50 74H50 74H50 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H11 7420 74S11 7438 8T14 8T14 8T14 74H01 7493	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.3 8.0 8.0 8.4 8.0 8.1 12.8 12.8 12.4 12.3 8.0 8.0 8.1 8.0 8.0 8.1 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.6 12.4 12.3 8.6 8.1 12.5 12.4 12.3 8.6 8.1 12.4 12.3 8.6 8.1 8.6 8.1 8.6 8.1 8.6 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.5 12.6	8.3 8.0 12.8 12.5 12.4 12.3 8.0 12.6 12.5 12.5 12.1 12.3	8.3 8.1 12.8 12.5 12.5 12.4 12.3 8.0	12.5	12.5
	\$4 \$5 \$5 \$6 \$7 \$8 \$10 \$12 \$13 \$14 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7	74H04 7474 74H05 74H50 74H50 74H50 74H74 74S74 74S8 74S64 74S74 7438 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H11 7420 74S11 7438 8T14 8T14 8T14 74H01 7493 7474	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.0 8.4 8.0 8.1 12.8	8.0 8.4 8.0 8.6 8.1 12.6 12.6 12.4 12.3 8.6 8.1 12.5 12.4 12.3 8.6 8.1 12.3 8.6 8.1 8.6 8.1 8.6 8.1 8.6 12.4 12.5 12.4 12.5 12.4 12.3 8.6 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.6	8.3 8.0 12.8 12.5 12.4 12.3 8.0 12.6 12.5 12.8 12.8 12.8 12.8 12.8 12.8 12.8	8.3 8.1 12.8 12.5 12.5 12.4 12.3 8.0	12.5	12.5
	\$4 \$5 \$5 \$6 \$7 \$8 \$10 \$12 \$13 \$14 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7 \$7	74H04 7474 74H05 74H50 74H50 74H50 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H11 7420 74S11 7438 8T14 8T14 8T14 74H01 7493	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.3 8.0 8.0 8.4 8.0 8.1 12.8 12.8 12.4 12.3 8.0 8.0 8.1 8.0 8.0 8.1 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.6 12.4 12.3 8.6 8.1 12.5 12.4 12.3 8.6 8.1 12.4 12.3 8.6 8.1 8.6 8.1 8.6 8.1 8.6 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.5 12.6	8.3 8.0 12.8 12.5 12.4 12.3 8.0 12.6 12.5 12.8 12.8 12.8 12.8 12.8 12.8 12.8	8.3 8.1 12.8 12.5 12.5 12.4 12.3 8.0	12.5	12.5

roc	CHIP TYPE		·V	HERE	USED		
U6	74H00	6.1	8.0	8.1	8.6		
U7	74H108	8.5	8.6				
U8	74511	11.3	12.8	12.10			
UP			-				
	93H72	12.7					
UIO	74574	12.6	12.6			$\leftarrow$	K
-111	_7438	12.3			12-3	4	<u> </u>
U12	8T14	12.5	12.5	12.5	_	/_	/
UI3	8T14	12.4	12.4	12.4			$\leq$
UI4	8T14	12.3	12.3	12.3			
V	7493	8.3	8.3	8.3	8,3		
V2	7493	8.3	8.3	8.3	8.3		
V2 V3	7474	8.4	8.4	***	- 8:3		
			V. 7	_			<del></del>
V4	74193	8.5		_		4	<u> </u>
∨5	74H2f	8.5	8,5				
V6	74H04	8.1	8.3	8.4	8.5	8.1	
V7	74HII	8,5	8.6	12.9	/		
V8	74511	12.7	12.8	12.10			
V9	74511	12.7		12.7			/
VI0				<del></del>	1		1
	8T14	12.6	12.6	<del></del>	<del></del>		1
ΛII	7438	12,4	12.4	12.4	12.4		/
ļ		12,0	12,0	12,0	12,0	12.0	12.1
V12	48A0007-000	12.1	12.5	12.5	12.5	12.5	12.5
		12.5					
		12.1	12,1	12.1	12.1	12.2	12.2
VI3	48A0007-000	12.4	12.4	12.4	12.4	12.4	12.4
1							
		12.0	12.2	12.2	12.2	12.2	12.2
VI4	48A0007-000	12.2	12.3	12.3			
*17	+0.000/-000		1	14:3	12.3	12.3	12.3
		12.3	12.8		/	_	-
wı	7493	8,3	8.3	8.3	8.3	-	
W2	7474	8,4	8.4				
wa	7474	8.4	8.4	/			
W4	74193	8.5					
W5	74H2I	8.5	8.5				
W6	6006	8.0	8.6				
W7	74H108	8.5	8.6				
w8	74H05	9.0	9.0	9.0	9.0	9.0	9.0
w9	74197		-	-	-	-	
		9.1	<u> </u>	<u> </u>		$\leftarrow$	<del>/_</del> -
WIO	3001	9.0	9.0	9.0	9,1	<u> </u>	<u> </u>
WII	7475	9.1	9.1	9.1	9.1		
			L	L_			
. –							
	i		· ·				
<del>,,</del>	74401	0.0					
XI_	74H01	8.0	<del>                                     </del>	-			1
X2	74HII	8.1	8.1	8.2		<del></del>	<u> </u>
X3	3001	8.0	8.0	8.2	8.2	<del>/_</del>	/
X4	74H74	8,1	8.1				_
×5	74H00	8.5	8.5	8.5	8.5	/	
X6	7410	8.0	8.1	8.6			
X7	7474	8.6	8.6				
X8	74H04	8.6	9.0	9.0	9.0	9.0	9.1
X9	74197	9.1			7.		
				/			1
XIO	74HI08	9.0	9.0	$\vdash$		<del></del>	<del>/_</del>
XII.	7475	9.1	9.1	2.1	9.1	<u> </u>	/
		<u> </u>	<u> </u>	<b> </b>			ــــــ
XI3	IM6402	9.2	$ \angle $				
			L			L	
ΥI	74197	8.2					
Y2	7474	8.2	8.2				1
				-	<u>_</u>	<u>-</u>	K
Y3	74H04	8.0	8.0	8.0	8.0	8.1	8.2
Y4	3001	8.0	8.1	8.1	8.5		
							1 /
Y5	7474	8.5	8.5			_	-

	······						
ιoc	CHIP TYPE		W	HERE U	SED		- 1
Y7	74400						$\sim$
_	74H00	8.6					
Y8	74HI1	9.0	9.0	9.1	$\sim$	$\leq$	
Y9	74197	9.1					
YIQ	74122	9.0					
			•	•	-		
YII	3003	9.0		9.0	9.0		
YI2	74H0l	9,2	9,2	9.2	9,2	$\leftarrow$	$\leftarrow$
Y12.5	74H01	9.2	9.2	9.2	9.2	$\leq$	$\leq$
						i	1
ZI	74197	8.2					
Z2				<b>-</b>	<del></del>		
	74197	8.2	$\sim$	_		$\leq$	$\leftarrow$
Z3							
Z4	74H04	8.1	8.2	8.2	8.2	8.6	8.6
Z.5	7413	8.2					
Z6	74HII	8.6	8.6	8.6			
Z7			- <del>0.0</del>	حتا			
_	74H2I	8.5		_			$\leftarrow$
Z8	74H04	9.0	9.0	9,1	9,2	9.2	9.3
Z9	7474	9.1	9.1				
Z10	74123	9.0	9.1				
ZII	3001	9.0	9.0	9.0	9.1		
					<del></del>	4	ビー
Z12	3001	8.6		2.2	-	<del></del>	۲J
Z12.5		0.0	9.3		4	۲,	$\prec$
ZI3	6006	9.0	9.0	<			
Z13.5	48A0005-000	9.3					
Z14	48A0005-000	9.3					
			_	_			
	<del> </del>				-	-	-
<u> </u>	ļ						
<u> </u>							
		-	<del> </del>	_	_		
├──			<del> </del>				1
<u> </u>	ļ		<del> </del>				1
L	1	<u> </u>	i		<u> </u>	<u> </u>	
·	1						
		<del>                                     </del>	1	_			
_		-	<del>                                     </del>	_	-	<del> </del> -	
	<del></del>		├		-	<del>                                     </del>	
	ļ		-			-	
			<u> </u>				
		1			<u> </u>	<u> </u>	
					T.	Γ	
				1	1		1
<del> </del>	<del> </del>	-	1	<del> </del>		<b></b>	
-	<del> </del>		-	<del> </del>	├		<del> </del>
	ļ	-		<u> </u>	1-	<u> </u>	<u> </u>
			L		1		
L		1		<u></u>		L	
	1				Ī	$\overline{}$	T
	<del> </del>	1	1	<del>                                     </del>	<del>                                     </del>	1	1
_		-	1-		-	-	<del>                                     </del>
<u></u>	ļ		<del> </del>		ļ		<del> </del>
	<u> </u>	<b></b>	<u> </u>	<u> </u>	-	ļ	<b> </b>
		F					
	1	T	T	1			T
-	<del> </del>	<del>                                     </del>	+	<del>                                     </del>	1	$\vdash$	<del>                                     </del>
	<del> </del>	<del> </del>		<del> </del>	-	-	
	<b>]</b>						1-
	l		1		1	L_	<u> </u>
1					1		1
	1	1	1		1		T
-	<del> </del>	<del>                                     </del>	+-	-	1	1	1
1		-	-		-	-	<del> </del>
		1		<u> </u>	<u> </u>	<del> </del>	1
	<u> </u>				1		1
			-	├	<b>-</b>	-	-
			-				

21101 C W 9100401 BY

-----

122 CONNECTOR		AECTOR J4 CONNECTOR				-	15 CONNECTOR		J6 CONNECTOR		
Pin	Function	Sheet	Pin	Function	Sheet	Pin	Function	Sheet	Pin	Function	Sheet
1	GND	4.0	1	GND	4.0	, t	GND	4.0	1	GND	4.0
2	GND	4.0	2	CBTSO+	6.0	2	EB00-1	5.0	2	CESK+	N/U
3	1U88-1	9.0	3	ICD3+	6.5	3	EBOI-1	5.0	3	CPMAST+	N/U
4	GND	4.0	4	CBTSI+	6.0	4	EB02-1	5.0	4	CIDXX5+	N/U
5	IUAA-I	9.0	5	1CD2+	6.5	5	EB03-1	5.0	5	NSTP-	N/U
6	GND	4.0	6	CBTS2+	6.0	6	EB04-1	5.0	6	ØINT-	N/U
7	SPFA-	7.0	7	ICDI+	6.0	7	E305-1	5.0	7	NSS3-	N/U
8	GND	4.0	8	CBTS3+	6.0	8	EB06-1	5.0	8	NSSĮ-	N/U
9	PRIX-I	10.0	9	ICD4A+	6.0	9	EB07-1	5.1	9	NSS2-	N/U
10	GND	4.0	10	CINTF+	6.3	10	EBOR-I	5.1	10	CIDXX3+	NΛ
11	PR2X-I	10.0	!1	IRQ M-	6.0	11	EB09-1	5.1	H	PRJX-I	10.0
12	GND	4.0	12	PRIX-I	10.0	12	EB10-1	5.1	12	PEXMS13+	N/U
13	PR3X-I	t0.0	13	ICDO+	6.4	13	E311-1	5.1	13	MFC-	5.2
14	GND	4.0	14	DJUMP+	11.3	14	EB12-1	5.1	14	GND	4.0
15	PR4X-I	10.0	15	MILTAA-	8.6	15	E813-1	5.1	15	1RØ1 5+	6.0
16	GND	4.0	16	CBABO+	6.4	16	EB14-1	5.2	16	1RØ14+	6.0
17	PR5X-1	10.0	17	ISRD+	6.3	17	E915-1	5.2	17	IRØ13+	6.0
18	GND	4.0	18	CBABI+	6.0	18	GND	4.0	18	1RØ12+	6.0
19	PR6X-I	10.0	19	CINMPC-	11.3	19	NSS2-	N/U	19	IRØ11+	6.0
20	GND	4.0	20	HAO+	6.4	20	N\$\$1-	N/U	20	1RØ10-	6.0
21	PR7X-I	10.0	21	ØINT-	11.2	21	NSS3-	N/U	21	1RØ094	6.0
22	GND	4.0	22	MTRC-	5.2	22	GND	4.0	22	1RØ08+	6.0
23	PRSX-I	10.0	23	IRQC-	6.4	23	fEIDLA+	6.0	23	1RØ07-	6.0
24	GND	4.0	24	CACIDE+	11.2 •	24	GND	4.0	24	1RØ06+	6.0
25	PR9X-I	10.0	25	MHC-	5.2	25	NSTP-	N/U	25	19⊘05÷	6.0
26	GND	4.0	26	11A3+	N/U	26	GND	4.0	26	1RØ04+	6.0
27	BT MES-1	N/U	27	CBMT+	6.0	27	ØPSTRT-	, <b>7.0</b>	27	1RØ03∸	6.0
28	GND	4.0	28	IIA2+	6.4	28	GND	4.0	28	1RØ02+	6.0
29	HØK1−1	N/U	29	CIDIØ+	11.2	29	PRIOX-I	10.0	29	IROOI+	6.0
30	1ØK2-1	N/U	30	IIA1+	6.4	30	GND	4.0	30	1RØ00+	6.0
31	1ØK3−1	N/U	31	MIMCI+	11.3	31	SERX-I	9.0	31	GND	4.0
32	1ØK4-1	N/U	32	MØCLK+	5.2	32	GND	4.0	32	19A07+	6.0
33	GND	N/U	33	IWRMC+	6.2	33	IURX-I	5.2	33	IRAD6-	6.0
34	BIMES-I	N/U	34	HIMTM+	11.3	34	GND	4.0	34	IRAOI+	6.0
35	GND	N/U	35	IWLMC-	6.2	35	TPØX −I	6.4	35	IRAO4+	6.0
36	(SPARE)	N/U	36	CBMR+	6.0	36	GND	4.0	36	1RA03+	6.0
37	(SPARE)	N/U	37	MAKIØ+	6.2	37	TPIX-I	6.4	37	IRAO5+	6.0
· 38	GND	4.0	38	MFC-	5.2	38	GND	4.0	39	1RA02-	6.0
39	TPØF-I	6.4	39	MRS2A-	11.3	39	IUAX-I	5.2	39	18A00+	6.0
40	GND	4.0	40	CPMAST+	12.8	40	GND	4.0	40	GND	4.0
41	TPIF-I	6.4	41	O ROM-	12.9	41	FRYX-I	5.2	41	XIOCE-	6.0
42	GND	4.0	42	CC23D+	8.6	42	GND	4.0	42	C1200+	V/U
43	IUCF-I	6.4	43	MAKØ+	10.1	43	IUCX-I	5.2	43	C121Q+	11.2
,44	GND	4.0	44	IAKCI-	6.3	44	GND	4.0	44	IINHC-	6.2
45	FRYF-I	6.4	45	CIDHLT+	11.2	45	SYRT-I	5.2	45	SINTE-	11.2
46	GND	4.0	46	CRQ IØ+	6.1	46	GND	4.0	46	AREAD-	12.10
. 47	IUAF-I	6.4	47	CIDJMK+	11.2	47	DRYX-I	5.2	47	BINIO-	11.2
48	GND	4.0	48	IDNC-	6.2	48	GND	4.0	48	MIRA9+	N/U
49	DRYF-I	6.4	49	MCRB+	11.3	49	I-XLUI	5.2	49	MIMCD+	N/U

21101 C W9100401 BY

SCALE SHEET 3.0 CF

GND

CODE IDENT NO.	SIZE	DWG NO	REV
21101	С	W9100401	BY
SCALE		SHEET 3.1	CF .

GND

MY DA12-

MYDAI3-

MY DAIS-

MY DAIS-

MY DAI7-

- MY DAI4-

A60

A61

A62

A63

A64

A65

A66

12.5

12.5

12.5

12.5

12.5

12.5

4.0

R60

861

862

863

864 865 MYDBI2-

MY D813-

MY DB14-

MY DBI5-

MY D816-

MY D817-

GND

12.5

12.5


12.5


12.5


12.5

12.5

N/U







(74HO4)

OPTION BOARD, COMMON LOGIC


CODE IDENT NO. SIZE DWG NO


21101 C W9100401 BY


SCALE SHEET 5.1 OF


NOTE. 1. (X.X) = SOURCE SHEET


ØBØUT +


















































NOTE: 1. (X.X) - SOURCE SHEET


TTY
MØS - TRANSMITTER /RECEIVER LØGIC


CODE IDENT NO.	SIZE	DWG NO					
21101	C	w9100401	3Y				
SCALE		SHEET 9. 2. OF					






























































EFFECTIVITY	MODEL NO.	EN NO. 8779	9-05		
4	PAGE I OF 9				
44P0619-XXX	ISSUE DATE 6-5-79				
M-DAY 9- LEZITY	CHANGE CODE C - X 1				
-BI-SAME AS ABOVE -03 SAME A	5-02	OUTSTANDING CODE 2			
-02 SEE REISSUE BLOCK		<del>ENS-</del>			
REASON, TO ENABLE THE PARITY OP					
TO FUNCTION WITH THE EXISTING M		PARTS DISPOSITION			
AND THE ERROR CORRECTING ME		USE AS IS REWORK			
		NOT APPLICABLE	SCRAP		
ACTION,	-	YES COST REVIEW	SHT. NO		
		REFERENCE DOCU			
97E0759 A/W-OPTION BD. DM	357	RECO*0849	<b>5</b> 5		
I. REVISE TO CONFORM WITH CH	-				
TO 9120401. CAUTION PINS	7414	DOCUMENTS	REV		
MUST BE REMOVED FROM POWER	2 ¢ GND	AFFECTED	IS WAS		
LAYERS AT LOCATION TO.	<b>-</b>	44 POG19 *	DF DE		
97E07645/M-OPTION BD. DM 97E07605/5-OPTION BD. DM.		4400619	BC BE		
I. REVISE TO CONFORM WITH CHA		40E05ZS	CABE		
TO 97E0759.		9100401 *	BW BV		
		97E0759	BW EV		
40E0528 PWB OPTION BD. DM	357	97E0760	AA Z		
LUPDATE REVILTE OF ARTWOR		97E0764	BN BIT		
MASTERS REQUIRED P/NS 9	7E0764,	0A1332	AC AB		
97E0760 \$ 97E0759 PER THIS	-	01A1953	ED		
'		01P1332	AA Z		
	•	01P1953 *	ED		
44POGISP/L-OPTION BOARD DM3	57	*UPDATED VELLU	15		
1. SHT 11 ADD F/N 137 P/N 78A01	14-000.	ISSUED WITH TH	SEV		
DESCRIPTION 5 SWITCH, ADD	QTYI				
FOR DASH LUMBERS 000 THRU	008.	A PPROVALS	DATE		
2. UPDATE REVLTR OF REF DWG	5	DR Paul Cryper			
4400619 \$ 9120401 \$ F/N 140E05ZE-C		CHK Lycan	1 72./9		
THIS EN. TOBSHTBRENORK REVISED THIS EN. TOBSHTBRENORK REVISED TO THE WAY DE MENTERS		ENG	6 8/ 27		
REISSUE OI ADDED OIPIBBZ & CIPIBBE TO		MGRS / Lange	s/asing		
6-11-79 15 70702 CHANGE CODE FROM C	-2 TO C-1	MGR 5- 5//	1/1h		
6-14-79 LLL 6-27-79 EXCEPT E/O 73004,	73096, 70237, O AND 70241	CRB LANGE			

SEE PAGE 2 FOR REISSUE -048 -05

Down 1/2 Printed in U.S.



-05, PG G, REVISED REV LTR OF DM 357 REISSUE. -04 87799-05 EN NO. PAGE 6, ADDED REV LTR "BA & ABOVE" TO DM357. PAGE Z OF 9.11.79 9100401 LOSIC DIAGRAM OPTION BD. DM 357 1. SHT 10.1 ZONE CB, (82562) 12.5MYD17-(74,500) (7438)TO MI4-009 (82562) G EWLPR+ 12.5 MYD17-74<del>5</del>00) (7438) 70 MIA-009 2. SHT 10.1 ADD NOTE AS FOLLOWS:

2. SHT 10.1 ADD MOTE AS FOLLOWS: SWITCH T9 SHOWN IN MON ERROR CORRECT FOSITION.

EN NO. 800 PAGE 3 OF 9100401 CONT 3. SHT 10.1 ZONE CI, (82562) 12.5 MYDIG- 9 (7438) TO M14-010 (BZS62) 12.5 MYDIG-745001 TO M14-010 44COG19 OPTION BOARD ASSY DM 357 1. ON SHT'S 2 THRU 8 ADD SWITCH TO LOCATION TO AS SHOWN: 137

EN NO.	8:7	99-05
PAGE 4	OF_	9

#### OIA1953 MEMORY ACCESS CONTROLLER OPTION

I. SHT 2 MOTE 8.0 ADD THE FOLLOWING:

THE 44P09A-XXX REPLACES THE 44P0769-XXX 64K MEMORY BOARD. WHEN THE 128K ERROR CORRECT MEMORY BOARD (44P0925) IS USED WITH THIS OPTION, THE MEMORY PARITY SWITCH MUST BE ON. ALSO THE OPTION BOARD 44P0619-XXX MUST BE AT REVISION DF OR LATER.

2. SHT3 TABLE I, SWITCH LOCATION NUMBER
MZ-5, STD CONFIGURATION & ALTN CONFIGURATION

	STD CONFIGURATION	ALTH CONFIGURATION
M2-5	NON-ERROR CORRECT MEMORY WITHOUT PARITY OR ERROR CORRECT MEMORY	NON-ERROR CORRECT MEMORY WITH PARITY

## 15:

	, STD CONFIGURATION	ALTH CONFIGURATION
M2-5	SYSTEMS WITHOUT PARITY	SYSTEMS WITH PARITY

#### WAS:

## OIAIBBR OPTION BOARD OPTION

1. SHT IZ, ADD FUNCTION' PARITY MEMORY SELECTION' TO TABLE I AS FOLLOWS.

EN NO. 87799-05 PAGE 5 OF 9

#### OIAIBBZ CONT

TABLE I															
D/	45	н	٧U	MB	ER					WIRING DESCRITTIO	N.				
3	8	-005	٤	38	9	8	2	3 8	FUNCTION	LOCATION	TYPE	STANDARD CONFIGURATION	ALTERNATE CONFIGURATIONS		
	×	×	×	X	×		X	×	PARITY MEMORY SELECTION	Т9	241164	MEMORY PARITY	POSITION "B" SELECTS ERROR CORRECT MEMORY PARITY		
									·						
											·				
				1				1					. 6		

Z. SHT 10, TABLE I FUNCTION

Υ	Γ	
 PARITY MEMORY BUS SELECTION SEE SHT 12 FOR PARITY MEMORY SELECTION	FARITY MEMORY BUS SELECTION	
<u>15:</u>	 WAS:	

# OIPIBBZ P/L OPTION BOARD OPTION

". UPDATE REVITE OF REF DWG OIAI332"
PER THIS EN.

# OIP1953 P/L MEMORY ACCESS CONTROLLER OPTION

Z. UPDATE REV LTR OF REF DWG OIA1953



#### REWORK INSTRUCTIONS

EN NO. 87799-05 PAGE 6 OF 9

Reidentify the following revision letters by stamping an "X" over the old revision letter and restamping the new revision letter next to the "X".


**REVISION IS:** 

**REVISION WAS:** 

44P0619-000THRU-008 DF 44P0619-000THRU-008 DE

44POCIS-000THRU-008 OPTION BOARD (DM357 BA' ABOVE)

I. AT LOCATION TO, DRILL OUT PADS 7 \$ 14 AND ADD SWITCH P/N 78A0114-000 \$ STAMP POSA \$ POSB AS SHOWN:



Z. ADD THE FOLLOWING WIRES USING 53A0701-000 SOLID CONDUCTOR, 30 AWG, GRN. WIRES ADDED TO SOLDER SIDE MUST BE ROUTED. 100 MIN AWAY FROM IC PADS AND GLUED TO BOARD WITH A MAX HEIGHT OF. 100.

M13-006 100 - ET SOLDER SIDE T9-014 M13-005 M14-009 MIB-005 - COMP SIDE M13-006 T9-002 T9-003 T9-014 M13-013 010- RT SOLDER SIDE T9-007 T9-010 T9-006 N14-006 M13-011 79-005  $\tau$ 0 RETEST REQUIRED


YES ☑ 🎉




## REWORKINSTRUCTIONS

EN NO. 57794-05
PAGE 7 OF 9


3. OH SOLDER SIDE CUTETCH AT LOCATION MIA PINIAS SHOWN:



4. ON SOLDER SIDE CUT ETCH AT FEEDTHRU ABOVE IC MA PIN II AS SHOWN:




5. ADD WIRE P/N 53A0701-000 FROM T9-009 TO FEED THRU ON SOLDER SIDE.




EN NO		87	2	9	4-05
PAGE	8	_	_	9	

6. ADD WRE P/N 53A0701-000 FROM T9-013
TO FEED THRU ON SOLDER SIDE.




SOLDER
7. ON COMP SIDE CUT ETCH ATTERD THRUE
ET NIG-006.



EN NO. 87799-05 PAGE 9 OF 9

B. ON COMP SIDE CUT ETCH BELOW MIA PINS 6\$7 AS SHOWN:



S. CUT ETCH ATM 13-005 ON COMP SIDE.