UNIVAC SOLID-STATE 90

...

0

.

•••

•

...

•

•

•

.

a

Instruction Codes



•

0

.

.

•

•

.

.

0

•

•

•

•

....

•

1 on ton

CONTENTS

INSTRUCTION CODES AND EXAMPLES	1
General	1
Instruction Cycle	1
Transfer Instructions	3
Addressing Registers	4
Arithmetic Instructions	4
Overflow	б
Logical Instructions	б
Translate Instructions	9
Input-Output Instructions (Read-Punch Unit)	11
Input Instructions (High-Speed Reader)	12
Printing Instructions (High-Speed Printer)	13
Address Modification	14
MINIMUM LATENCY CODING	15
General	15
Drum Layout	15
Basic Instruction Cycles	16
Reference To Memory	16
Reference To A Buffer	17
Reference To A Register	17
OVERCAPACITY PUNCHING;	18
General	18
Editing An Input Overcapacity Punch	18
Editing An Output Overcapacity Punch	19
SAMPLE INVENTORY PROBLEM	21
General	21
Explanation Of Files	22
Input-Output Routines	27
Memory Allocations	30
Coding	31



GENERAL

The UNIVAC Solid-State 90 employs a 1½-address instruction code system, with one instruction per computer word. The sign digit is not used in defining instructions. The format of an instruction word is illustrated below:



The "m" address is usually the address of a word in storage. The "operation code" tells the computer what to do with this word; and the "c" address is the storage location of the next instruction word. These fields may have difderent significance for some special instructions, as noted in the instruction definitions.

When a word is transferred from a storage location or register, the contents of the storage location or register from which the word was transferred remain unchanged.

When a word is transferred into a storage location or register, the previous contents of the storage location or register are erased, except in the 20 and 35 instructions.

INSTRUCTION CYCLE

A three or four step cycle is associated with each instruction, depending upon whether an operand is required from drum storage. If setting-up the instruction is considered the starting point, the instruction cycle is:

Staticize the	Search for	Execute the	Search for the
Instruction	the Operand	Instruction	next Instruction
(1)	(2)	(3)	

(1) STATICIZE THE INSTRUCTION:

The instruction located by the previous search (4) is transferred from the drum location to the Static Register (operation code only) and register C (the entire word). This step requires one word time which is 17 microseconds.

(2) SEARCH FOR THE OPERAND:

If the first address part of the instruction does not refer to a drum storage location or a register, this step is ignored and no time is required. If it does refer to drum storage, the address of the next available storage location on the drum is compared with the first address part of the contents of rC every word time until a match is obtained. Register C contains the entire instruction. If an operand is required from storage, this step requires a minimum of one word time and a maximum of 200 word times.

(3) EXECUTE THE INSTRUCTION:

(4) SEARCH FOR THE NEXT INSTRUCTION:

The operation indicated in the instruction is performed. The time required depends upon the type of operation to be performed.

Every word time the address of the next available storage location on the drum is compared with the second address part of the contents of rC until a match is obtained. This step requires a minimum of one word time (when minimum latency coding is used) and a maximum of 200 word times.

In describing the 39 instructions used with the UNIVAC Solid-State 90, the following conventions are used:

- m represents a storage location or register.
- c represents the address of the next instruction.
- (m) represents the contents of a storage location or register.
- rA represents register A
- rL represents register L
- rC represents register C
- rX represents register X

The timing for each instruction is shown in the right-hand column following the description of the instruction. Timing is shown as the number of word times required to execute the entire instruction cycle in minimum latency. Timing in milliseconds can be obtained by multiplying the word times given by 0.017.

TRANSFER INSTRUCTIONS

Word Time

25	m	С	Transfer (m) to rA.	4
60	m	c	Transfer (rA) to m.	4
05	m	с	Transfer (m) to rX.	4
65	m	с	Transfer (rX) to m.	4
30	m	с	Transfer (m) to rL.	4
50	m	с	Transfer (rL) to m.	4
77	m	c	Transfer (rA) to rL. Ignore m.	3
06	m	c	Clear rX to zero and set its sign storage to plus. Ignore c. Next instruction at m.	3
31	m	C	Clear rL to zero and set its sign storage to plus. Ignore c. Next instruction at m.	3
26	m	c	Clear rA to zero and set its sign storage to plus. Ignore c. Next instruction at m.	3
36	m	C	Clear rA to zero and leave its sign unchanged. Ignore c. Next instruction at m.	3
86	m	c	Clear rA and rX to zero. Set the signs of rA and ' rX to that of rL. Ignore m. Next instruction at c.	14
23	m	c	Transfer (rC) to rA. Next instruction at m.	2

Examples:

1. Place the contents of 4309 into registers A and L. Next instruction is at 378. Begin in line 350.

Solution:	0350	25	4309	0361	(4309) ≻ rA
	0361	77	0000	0378	$(rA) \longrightarrow rL$

2. Clear memory location 3172 to all zeros. Leave registers A and X undisturbed. Next instruction at 174.

Solution:
0167
31
0000
0170
 \emptyset 's
rL

0170
50
3172
0174
(rL) 3172

ADDRESSING REGISTERS

Often, operands or instructions needed in a program are available in registers A, X or L. In such instances these words can be obtained directly from the registers. The addresses of the three registers are as follows:

000K	(1101)	refers	to	rA	
000T	(1111)	refers	to	rX	
000Y	(0110)	refers	to	rL	

When a register address is given in the "m" portion of an instruction, the operand to be obtained is in the register specified. If a register address is given in the "c" portion of an instruction, it indicates that the next instruction to be executed is in the register designated.

One restriction is placed on the use of register addressing. A register address may <u>not</u> be used with a 60, 50 or 65 instruction.

Examples:

1. Starting in memory location 1301, place the contents of 4511 in registers A, X and L.

Solution:	1301	25	4511	1313	(4511) → rA
	1313	05	000K	1317	$(rA) \longrightarrow rX$
	1317	30	000T	1321	(rX)→rL

2. Place the contents of rL in rA. Next instruction is in rX. Start at 0021.

Solution:	0021	25	000Y	000T	(rL)→rA, next in-
	•				struction is in rX.

ARITHMETIC INSTRUCTIONS

- 70 m c Add algebraically (m) to (rA) and place the sum in rA.
- 75 m c Subtract algebraically (m) from (rA) and store the difference in rA.
- 85 m c Multiply (rL) by (m) and store the 10 most significant digits of the product in rA and the 10 least significant digits in rX. Both rA and rX will have the sign of the product. Multiplication can be shortened for multipliers having less than 10 significant digits by placing a sentinel* just to

5 plus the number of digits in the multiplier plus the sum of these digits

5

5

Word Time

* Code 0101 or 1101 (- or K)

85 m c (Con't)

the left of the most significant digit of the multiplier, m. This sentinel stops the multiplication after the last significant multiplier digit is used.

55 m c Divide (m) by (rL) and put the unrounded 10 digits of the quotient with sign in rA and the remainder in rX. The remainder has the sign of the dividend. If the divisor is zero, less than or equal to the dividend, overflow occurs. 20 plus the sum of the odd digits of the quotient plus the sum of the tens complements of the even digits.

Examples:

1. Add the contents of 1511 and 4115. Place the sum in 4441.

Solution:	0009	25	1511	0013	(1511) rA
	0013	70	4115	0018	$(4115)+(rA) \longrightarrow rA$
	0018	60	4441	0043	(rA) → 4441

2. Reduce the contents of memory locations 4591 and 4691 by 1. Place the results in 4600 and 4700.

2085	30	2087	2089	000000001 ≻ rL
[2087	00	0000	0001	
2089	25	4591	2093	(4591) → rA
2093	75	000Y	2098	$(rA) - (rL) \longrightarrow rA$
2098	60	4600	2102	(rA) → 4600
2102	25	4691	2143	(4691) → rA
2143	75	000Y	2148	$(rA) - (rL) \longrightarrow rA$
2148	60	4700		(rA) → 4700
	2085 [2087 2089 2093 2098 2102 2143 2143	208530[208700208925209375209860210225214375214860	2085302087[20870000002089254591209375000Y20986046002102254691214375000Y2148604700	20853020872089[2087000000000120892545912093209375000Y20982098604600210221022546912143214375000Y21482148604700

3. Multiply the contents of 4391 by the contents of 4100. Place the 10 most significant digits of the product in 4720, and the 10 least significant digits in 4730.

Solution:	0191	30	4391	0193
	0193	85	4100	0253
	0253	60	4720	0272
	0272	65	4730	

OVERFLOW

Two types of overflow can occur in the computer. The first is an arithmetic overflow, indicating that the result of an arithmetic operation does not fall within the range $-l \not\leq x \not\leq + l$. The second is an overflow signifying an abnormal condition in an input or output unit (e.g., printer out of paper, a card jam in the HSR or RPU, etc.) In both cases the computer continues to operate. However, when such a condition does occur, the next instruction is not found at c but at c + l.

It should be noted that c and c + 1 must be in the same band on the drum. If the c address is the last location in any band (e.g., 0199, 0399, etc.,) the c + 1 address is the first word of the same band (e.g., 0000, 0200, etc.) When the address of the next instruction is a register address, proceed to that register whether or not overflow occurs.

Example:

Add (3178) to (3182). Place the sum in 3210. If overflow occurs place 0000000001 in 3200 and (rA) in 3210. In both cases, the next instruction (following storage of the sum) is in 0271.

Solution:	0176	25	3178	0180	(3178) → rA
	0180	70	3182	0185	$(3182) + (rA) \longrightarrow rA$
	0185	60	3210	0271	$(rA) \longrightarrow 3210$
	0186	05	0188	0190	0000000001 −−−−− rX
	0188	00	0000	0001	
	0190	65	3200	0185	(rX) → 3200

LOGICAL INSTRUCTIONS

Word Time

4

20 m c Superimpose the 1 bits of (m) onto (rA) and leave the result in rA. The sign of rA is undisturbed.

Examples:

- 1. Superimpose m = 0020406080 on rA = 0103050709 Result in rA = 0123456789
- 2. Superimpose m = 0000093800 on rA = 9873100000 Result in rA = 9873193800

Note:

This superimposition is performed on a bit by bit basis on each digit individually. Many combinations are possible using this instruction. For example, superimposing a 4 (0100) on a 1 (0001) produces a minus (0101), or an 8 (1011) and a 2 (0010) produce an 8 (1011).

Word Time

4

35 m c Superimpose the O bits of (m) onto (rA) and leave the result in rA. The sign of rA is undisturbed.

Examples:

- 1. Superimpose m =OTTTTTTTTT on rA =1111122222 Result in rA =0111122222
- 2. Superimpose m =00TTT000TT on rA =1234567896 Result in rA =0034500096

Note:

This instruction is like the 20 m c since it also operates on a bit by bit basis. A zero (0000) in m will erase a whole digit in rA; a T (1111) will retain it.

- 32 m c Shift (rA) to the right n places into rX which also is shifting to the right into rA. The sign positions are not involved in this shift. n can vary between 0 and 10, and is a single digit inserted in the next to most significant digit position of m.*
- 37 m c Shift (rA) to the left n places losing the most significant digits and bringing in zeros in the least significant digit positions on the right. n can vary from 0 to 10 and is a single digit inserted in the next to most significant digit position of m. The sign of rA is not distrubed.*

3 + n

3 + n

* The special character K (1101) is used to represent 10.

In any of the shift orders, if n is represented by an undigit combination, the following shifts will occur:

0110		2
0111	-	3
0101	-	5
1110	-	7
1111		8
1101	-	10

Word Time

00 m c	Skip to next instruction at address m. Ignore c.	2
87 m c	If (rA) is algebraically greater than (rL), the next instruction is in m; if not, the next in- struction is in c.	3
82 m c	If (rA) equals (rL), then the next instruction is in m: if not, the next instruction is in c.	3

Examples:

1. 4392 contains the value "A" 4400 contains the value "B". Place the smaller in rX.

Solution:	0290	25	4392	0294	A → r A
	0294	30	4400	0302	B→→rL
	0302	87	0305	0306	test A against B
(A>B)	0305	05	000Y		B → rX
(A <b)< td=""><td>0306</td><td>05</td><td>000K</td><td></td><td>$A \longrightarrow rX$</td></b)<>	0306	05	000K		$A \longrightarrow rX$

2. 0900 contains X 0910 contains y

If X = y, add the 2 numbers and store the sum in 4230. If X > y, subtract y from X and store the difference in 4235. If X < y, merely store X in 4230 and y in 4235.

Solution:



Solution: (Con't)

	0098	25	0900	0102	(900) — rA
	0102	30	0910	0112	$(910) \longrightarrow rL$
	0112	82	0116	0115	rA:rL for equality
	0115	87	0119	0118	rA:rL for magnitude
X< y	0118	60	4230	0132	X → 4230
	0132	50	4235		Y≻4235
X=y	0116	70	000Y	0121	$X + y \longrightarrow s um$
	0121	60	4230		s um → 4230
X>y	0119	75	000Y	0124	X-y
	0124	60	4235		difference \rightarrow 4235

67 m c Stop the computer. The computer stops with the stop instruction in rC, but before the search for the next instruction is started. Normally, when the computer is restarted, the first step will be to search for the next instruction specified by the c address. In this case the m digits are ignored and may be used as a code to indicate the reason for stopping. However, if desired, the m address may be used as an alternate restart location by depressing the "m" button on the control panel.

TRANSLATE INSTRUCTIONS

Data enters the computer from punched cards in Remington Rand code. It may be moved from place to place within the computer in this code by instructions. Data must be in Remington Rand code to be correctly punched in output cards or printed. However, the arithmetic operations 70 m c, 75 m c, 85 m c, and 55 m c and the logical operation 87 m c will not give correct results unless the data is in machine code.

The following translate instructions permit the translation of data from one code to the other:

Word Time

3

3

- 12 m c Send (rA) and (rX) through the Remington Rand codeto-Machine code translator and deposit result in rA and clear rX to zeros. The sign of rA and rX remain unchanged. rA must contain the unprimed word of the card image and rX the primed word. m is ignored.
- 17 m c Send (rA) through the Machine code-to-Remington Rand code translator and deposit the two results in rA and rX. The signs of both results are positive. rA will contain the unprimed word and rX the primed word. All Machine code zeros are translated to Remington Rand code punching zeros. m is ignored.

The results of either the 12 m c or 17 m c instruction are listed in Table 1 on page 10.

UNIVAC SOLID-STATE 90 (Print Code is Same as Card Code)

.

Card	Code to Mac	chine C	ode	Machin	e Code	to Card Co	de
	<u>C</u> a <u>r</u> d_C <u>c</u>	od <u>e</u>	<u>Machine</u> <u>Code</u>	<u>Machine</u>	<u>Code</u>	<u>C</u> a <u>r</u> d_ <u>C</u>	ode
	Unprime	Prime		Bit.	Combo.	Unprime	Prime
Character	5310	XX97				5310	XX97
0	0001	0000	0000	0000	(0)	0001	0000
ĩ	0010	0000	0001	0001	(1)	0010	0000
2	0010	0010	0010	0010	(2)	0010	0010
3	0100	0000	0011	0011	(3)	0100	0000
4	0100	0010	0100	0100	(4)	0100	0010
5	1000	0000	1000	1000	(5)	1000	0000
6	1000	0010	1001	1001	(6)	1000	0010
7	0000	0001	1010	1010	(7)	0000	0001
8	0000	0011	1011	1011	(8)	0000	0011
9	0000	0010	1100	1100	(9)	0000	0010
Α	1010	0010	1011	0101		0110	0010
В	1010	0000	1001	0110		0110	0010
С	0001	0001	1010	0111		0100	0010
D	1101	0000	1011	1101		0000	0010
E	0101	0000	0011	1110		0000	0011
F	0010	0011	1011	1111		0000	0011
G	1000	0001	1010				
H T	1100	0001	1011				
I T	1110		1011				
K	1100	0000	1101				
L.	0001	0010	1101				
M	1001	0000	1000				
N	1001	0010	1001				
0	0110	0000	0011				
Ρ	0110	0001	1011				
Q	1100	0001	1011				
R	0010	0001	1011				
S	1010	0001	1011				
T	0100	0011	1111				
U	1001	0001	1010				
V	0101	0010	0100				
W V	0101	0001	1011				
A V	0110	0011	0110				
7.	1000	0010	1011				
Snace	0000	0000	0000				
:	0110	0011	1111				
•	1101	0010	1101				
\$	1111	0010	1111				
-	1101	0001	1011				
#	1011	0001	1011				
*	0011	0000	0001				
%	1011	0000	1001				
1,	1110	0011	1111				
/	1100	0011	1111				
+	1010	0011	1011			t	
•	1110	0010					
G I			1011				
(1001	0011	1011	<u>.</u>			
)	1110	0011	1011	•			
,	1110	0001	1011				

10

Table 1. Code Translation Table

INPUT OUTPUT INSTRUCTIONS (READ-PUNCH UNIT)

Four instructions direct the operation of the Read-Punch Unit. They are:

Word Time

203

81 m c Transfer the output card images (in the output interlace pattern) from the m band to the Punch Buffer. When the transfer is completed, the computer is free to operate on other instructions. The Read-Punch Unit will then punch the data from the Punch Buffer area into the card in the punch station. It then reads the cards now in both read stations, storing their images in the Read-Punch Input Buffer in the read interlace pattern. Finally, all cards are advanced one card station to the right in the Read-Punch Unit. m must be a multiple of 200 (i.e., 000, 0200, 0400, etc.) For minimum latency this instruction should be in storage location 0198 + 201n.

Note:

If an abnormal condition exists (card jam, empty input hopper, etc.) overflow occurs and the next instruction is found in c+1.

- 46 m c Wait until the Read-Punch Input Buffer is loaded, 203 then transfer the input card images to band m. (m must be a multiple of 200.) For minimum latency, this instruction should be in storage location 0198 + 201n.
- 22 m c This instruction permits the program to test the status of the Read-Punch Input Buffer. If the buffer is loaded, (rC) is transferred to rA and the next instruction is found at m. If the buffer is not loaded the next instruction is found at c. rA is not altered in this case.
- 57 m c Select output stacker #1 (Sort). m is ignored. This instruction must be given within 116 ms after the Read-Punch Input Buffer is loaded if it is to operate on the card at the second read station. Otherwise stacker #0 is automatically selected.

3 if c address taken, otherwise 4

INPUT INSTRUCTIONS (HIGH-SPEED READER)

Four instructions direct the operation of the High-Speed Reader:

Word Time

72 m c Pull a card into the continuously moving rollers of the feed. The card will be read at each station. in turn. and the data stored in the buffer band. The computer is free to operate on other instructions during the moving and reading of the cards. If the HSR is interlocked, the contents of rC are sent to rA and the next instruction is at m.

3 if c address taken. otherwise 4

3 if c

address

otherwise

3

taken.

4

Note:

If an abnormal condition exists (full output stacker, empty input hopper, etc.) overflow occurs and the next instruction is found in c+l.

96 m c Wait until the High-Speed Reader Buffer is loaded, 203 then transfer this data from the buffer to the memory band m (m must be a multiple of 200).

> For minimum latency this instruction should be placed in cell 0198 + 201n.

- 42 m c This instruction permits the programmer to test the status of the High-Speed Reader Buffer. If the buffer is loaded (rC) is transferred to rA and the next instruction is found at m. If the buffer is not loaded, the next instruction is found at c. rA is not altered in this case.
- Select output stacker designated by m. If m = 47 m c 0000 the #0 stacker is selected, if m = 0100 the #1 stacker is selected, and if m = 0200 the #2 stacker is selected. To operate on the card at the second read station, this instruction must be given within 120.8 ms after the image is available in the buffer. If not, the card will enter the previously selected stacker.

Note:

If a 96 instruction is given with only one card present in either read station, the buffer interlace locations of the station not occupied will read all binary l's.

PRINTING INSTRUCTIONS (HIGH-SPEED PRINTER)

The following instructions govern the printing operation:

Word Time

592

4

11 m c Wait until the previous printer operation is completed, then advance the paper "y" lines. While the paper advance is taking place, transfer the data from the m band print interlace to the print buffer band. The line is printed upon completion of the paper advance. The computer is released for other operations as soon as the buffer band is loaded. The contents of rA and rX will be altered during the transfer of data to the buffer band.

The two most significant digits of m specify the print interlace band. The two least significant digits of m specify y. Normally $00 \le y \le 49$. However, it is possible to advance the paper as many as 79 lines in the following manner:

Ку	where	у	=	0	to	9	-	moves	paper	50-59	lines
Yy	where	у	=	0	to	9		moves	paper	60-69	lines
Ту	where	y	=	0	to	9	-	moves	paper	70-79	lines

For minimum latency, the ll instruction should be in location $0198 + 789n_{\odot}$

16 m c Wait until the previous printer operation is completed then advance the paper y lines. Once paper movement is started the computer is free for other operations. y is the same as defined in the ll instruction above.

Note:

Overflow can occur on either the ll m c or 16 m c instructions if an abnormal condition exists in the High-Speed Printer (out of paper, paper jam, etc.)

27 m c T	his instruction tests the status of the printer.	3 if c
I	f a print or paper advance is in process the	address is
n	ext instruction is selected from c, otherwise the	taken,
n	ext instruction is at m and (rC) are transferred	otherwise
t	o rA. /S	4

Word Time

4

62 m c This is the zero suppression instruction. It is used to suppress printing (or punching) of non-significant zeros or commas. Zero suppression is done to the words in the print (or punch) interlace before the print (or punch) instruction is given. The instruction works as follows: The primed word of the pair must be in rX and the unprimed word in rA. Each of the following digit combinations,

Unprime	0001	1101
Prime	0000	0010
	(zero)	(comma)

found to the left of the first non zero or comma digit is replaced by binary zero. This is a non-printing and non-punching code. m is ignored.

ADDRESS MODIFICATION

If an m or c address exceeds 4999, the computer will recognize the address as follows:

- 1. The <u>band</u> addressed can be calculated by subtracting 5000 from the address. Thus, a reference to 6800 would pertain to a word in the 1800 band.
- 2. The word addressed can be <u>one of four</u> within the specified band. The interval between words is 50 (i.e. A reference to 8247 would refer to 3247, 3297, 3347 or 3397. All these words are in the 3200 band, 50 words apart.)
- 3. The <u>particular word</u> that would be affected is the first one to appear on the drum, relative to the instruction address.

The following examples indicate this procedure:

in lin	e 0098	25	7952	(2902)> rA
in lin	e 0198	25	7952	(2802) → rA
in lin	e 0077	60	6101	(rA) → 1101
in lin	e 0329	60	6101	(rA) → 1151

The memory locations falling within the 9000 through 9999 range will be interpreted as fast access bands. The actual band interpreted can be computed by subtracting 5000 from the address. Fast access characteristics prevail with these bands.

GENERAL

"Minimum Latency Coding" is a technique by which addresses for instructions and data are assigned in a manner which minimizes memory reference time. The extent to which these techniques are applied depends on the application being coded.

DRUM LAYOUT

The drum provides for the storage of 5000 10-digit "words" and their signs, in 25 bands of 200 words each.

- 1. The location of each word on the drum is uniquely determined by a four digit address, from 0000 to 4999.
- 2. All addresses from 0000 to 3999 refer to <u>fast access</u>. All addresses from 4000 to 4999 refer to high-speed access.
- 3. In fast access, there is one reading head per band. Addresses differing by an exact multiple of 200 word times are equivalent (i.e., have the same <u>angular position</u> with respect to the reading heads) and may be used interchangeably in coding without affecting instruction execution time.

Since:	0254 - 0054 = 200	Then:	0054 and 0254 access times	have	equivalent
	1236 - 0436 = 800 = 4 x	200	0436 and 1236 access times	have (equivalent
But:	0186 - 0045 = 141 $3473 - 1836 = 163^{\circ}$ $2379 - 2229 = 150^{\circ}$	Then: 7	0045 and 0186 1836 and 3473 2229 and 2379	are no are no are no	ot equivalent ot equivalent ot equivalent

In high-speed access there are <u>four</u> reading heads per band. Addresses differing by an exact multiple of 50 are equivalent and may be used interchangeably without affecting instruction execution.

Since:	$\frac{4294}{4344} - \frac{4244}{4244} = 50$ $\frac{4344}{4394} - \frac{4244}{4244} = 100 = 2 \times \frac{50}{3}$	Then: These locations are equiv- alent addresses in the same band (in high-speed access only).
But: and	4736 - 4633 = 103 4814 - 4635 = 179	These are <u>not</u> equivalent.

4. For each memory access in a program, there are a total of 40 possible locations available for minimum latency coding.

Thus:	Fast	Access	s (one	per bai	nd)		1	х	20	=	20
	High-	-Speed	Access	(four	per	band)	4	х	5	=	20
		•			-		TC)TA	L		40

High-speed access is normally used for data storage (input output interlaces, constants, etc.) but may be used for instructions.

BASIC INSTRUCTION CYCLE

There is a three or four step cycle associated with each instruction, depending on whether an operand is required from drum storage. These steps, and the times required are:

1.	Staticize the instruction	-	l word time
2.	Search for operand (if needed)		l to 200 word times
3.	Execute the instruction		variable, depending on operation
4.	Search for next instruction	-	1 to 200 word times

The instructions are divided into three types as follows:

- 1. Instructions requiring one operand from memory.
- 2. Instructions requiring reference to a buffer.
- 3. Instructions requiring neither an operand from memory, nor reference to a buffer.

REFERENCE TO MEMORY

Instructions requiring an operand from memory are: Transfer from memory to a register, transfer from a register to memory, arithmetic, superimpose, and extract instructions.

Remarks:

- a. A minimum of <u>two</u> word times must always be allowed for staticizing the instruction and search for the operand.
- b. If T = total word times for completion of a given instruction of this type, then T 2 word times must be allowed for execution and search for the next instruction phases of the operation.
- c. Additional time needed, either for operand search, or search for next instruction, must be added to the minimum times as determined in a and b.
- d. Maximum time for staticizing the instruction and searching for the operand is 201 word times (See Basic Instruction Cycle, above).

REFERENCE TO A BUFFER

Instructions requiring reference to a buffer are: 46, 96, 81, 11.

Remarks:

- a. Each of these transfers is initiated at the O198 level on the drum. Thus O198 level locations are <u>minimum latency positions</u> for each of these instructions. Placement at any other level adds to execution time.
- b. Total transfer time to or from the card buffers is 203 word times. This means that the next instruction may be located in: 0198 + 203 = 0401 (or any equivalent level location) for minimum latency.
- c. The Advance and Print (11) instruction requires 591 word times so the next instruction would be placed in 0198 + 591 = 0789 (or its equivalent) for minimum latency.

Instructions requiring neither reference to memory or memory include, comparisons, tests, zero suppress, transfer (rA) to rL, shift (right or left), High-Speed Reader card cycle, select stacker.

Remarks:

a. Times given for these instructions are minimum latency <u>total</u> <u>execution times.</u>

REFERENCE TO A REGISTER

Since no drum search is required when the operand or next instruction is in a register, such addressing is automatically in mimimum latency.

The following examples are given as illustrations of mimimum latency coding:

0136	250138	0140	
0136	250138	1940 (4 word times each
0136	254138	1740 🕻	
0136	254088	1740)	Not ••• 4088 1 <u>0</u> 90
1198	814200	1001)	
1198	814200	0401∮	<u>203</u> word times
1286	320400	1293	
1286	320400	0293∫	7 word times
1341	821344	1544	3 word times for <u>both</u> paths
	0136 0136 0136 0136 1198 1198 1286 1286 1341	0136 250138 0136 250138 0136 254138 0136 254088 1198 814200 1198 814200 1286 320400 1341 821344	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

GENERAL

Occassionally, extra digits above and beyond the normal 90 available are needed on a card. When such a condition arises, overcapacity punching may be used.

These punches are placed in the zero punching area of each column. The number of columns (or zero punch positions) required to indicate the digit, is dependent upon its potential range of values.

For example, assume that a one-digit code is to be punched in the zero area as an addition to the normal 90 columns. If the range of this code is from zero to one, only one punch is required. The presence of a punch would indicate a one. The absence of a punch would indicate a zero. If the range of the code is from zero to nine, more punches are needed. It could be punched in a bi-quinary form covering four punch positions, (a nine punched in four adjacent zero columns would be 1100, an eight 1011, a seven 1010, etc.) It might be punched in six zero positions, each one corresponding to an actual row on the card (i.e., the first position represents the zero row, 2nd = 1, 2 row, 3rd = 3, 4 row, 4th = 5, 6 row, 5th = 7, 8 row, and 6th = the 9 row.) This system facilitates punching as wide a range of values as is available in the normal punching mode.

Any mode of punching is valid as long as the program interprets the overpunches correctly.

The program must interrogate the overpunch in the unprimed portion of an input word before translation. The punches will fall into the zero-bit of a digit. If the program is to produce output overpunches, they must be placed in the zero-bit of each digit of the unprimed word as well.

Since alphabetic punching requires the use of the zero-punch area, the positions chosen for overcapacity punching must contain purely numeric information. If a zero exists among the numerics, it must be a space or non-punching zero.

EDITING AN INPUT OVERCAPACITY PUNCH

An example of editing an input overcapacity punch follows:

<u>Given</u>:

Memory location 4221 contains the unprimed portion of an input word. Overcapacity punches have been placed in the last 4 digit positions of this word. They are in bi-quinary form. The punch in digit 7 represents the 5-bit, digit 8 represents the 4-bit, digit 9 represents the 2-bit and digit 10 the 1-bit.

Problem:

Edit these 4 bits into the Most Significant Digit Position of rA.

LOCAT'N	ΟР.	м	с	
0019	25	4221	0023	
0023	35	0025	0027	Isolate 4 overcapacity punches from unprimed portion of word.
[0025	00	0000	//// [`]]	
0027	70	0079	003Z	Add constant which places bits in 5, 4, 2 and 1 positions if
[0029	00	0000	4310	(appropriate.
0032	35	0034	0036	Erase all but 5, 4, 2 and 1 positions
[0034	00	0000	5421]	
0036	06	0039		
0039	3Z	0100	0043	
00/3	20	0007	0047	
0047	32	0100	0051	
0051	37	0700	0055	
0055	20	000T	0059	
0059	32	0200	0064	Buff all bits into one digit position.
0064	37	0200	0069	
069	70	0007	6073	
0073	32	0300	0079	
0079	37	0300	0086	
0086	20	000T	0090	
0090	35	009z	MAIN PROG	
[009z	ТО	0000	0000]	

EDITING AN OUTPUT OVERCAPACITY PUNCH

An example of editing an output overcapacity punch follows:

<u>Given</u>:

Register X contains a word in the form OOOOOOOOX where X is any number from zero to nine.

Problem:

Edit this for overcapacity bi-quinary punching and place it in the four least significant digits of the word in 4221.

MEMORY Locat'n	ΟΡ.	м	с	ļ								
0120	25	DODT	0124]								
0124	70	0126	DIZ9									
0126	00	0000	0005]									
0129	35	0131	0133	$\left \right\rangle$	Edit	5-bit	into	punching	position			
[0131	00	0000	0010]									
0/33	37	OZOO	0138									
0138	11		0141]/								
0141	Z5	0007	0145	$\left \right $								
0145	35	0147	0149									
0147	00	0000	0004	1								
0149	70	0151	0154									
0151	00	0000	0006]		Edit	4 - bit	into	punching	position			
0154	35	0156	0158]/								
0156	00	0000	0010									
0158	31	0100	0/67									
0162	20	0004	0166									
0166	77		0169]/								
0169	25	0007	0173)								
0173	35	0/75	0177	{	Edit	2 - bit	into	punching	position			
0175	00	0000	0002]])								
0177	70	0179	0182	$ \rangle$								
0179	00	0000	0008]									
0182	35	0184	0186](Edit	2-bit	(con	t.)				
0181	00	0000	0010]](
0186	20	0004	0190									
0190	11		6193	K								
0193	25	0007	0197)								
0197	35	0199	0210		Edit	1- bit	into	punching	position			
0199	00	0000	0001	$\ $								
0201	20	0004	0205	I								
0205	20	4221	0223	() Buff	overc	apaci	ty punche	s into unp	rimed	portion	of word
0223	60	422/	MAIN PLOG.])	J J			.	···· F	1	•	-

•

GENERAL

This is a problem designed to show various techniques used when programming the UNIVAC Solid-State 90. Much of it is concerned with editing input information from the High-Speed Reader and preparing output information for the Read-Punch Unit and the High-Speed Printer. There is a minimum of actual processing involved since this would vary so widely from problem to problem.

The sample itself is a simple one. Master Inventory Cards and Change Cards are read into the computer. Where a Change Card refers to a given Master Card, this charge is applied and a new Master Card is punched. At the same time a listing is kept on the High-Speed Printer of any items which must be reordered to keep a sufficient quantity on hand.



A complete description of the run follows:

EXPLANATION OF FILES

A. INPUT

1. <u>Master Inventory File</u> - The Master Inventory File reflects the current status of a given item of inventory. The file is maintained in ascend-ing sequence by its identifier, which consists of the plant and stock numbers.

Each Master Inventory Card contains the following 12 fields:

<u>Plant</u>	(2 characters): Designates the plant in which the item is stocked.					
Stock Number	(8 characters): Numeric.					
Amount on Hand	(8 characters): Quantity on hand at a given time.					
Description	(22 characters): Alpha-numeric description of the item.					
Reorder Amount	(8 characters): The amount to be reordered when the inventory falls low.					
<u>Reorder Point</u>	(8 characters): Item must be reordered when amount on hand plus the amount on order falls be- low this point.					
Date	(6 characters): This field reflects the date on which the item was last changed. If the item has not been altered, the date here represents the date the item was incorporated into the file. (Mo.,Da., Yr.)					
<u>Unit of Measure</u>	(4 characters): The unit by which an item is ordered, Doz., Each, Gals., etc.					

Lead Time, Days (2 characters): The number of days which an item must be ordered prior to the date on which it is needed. Unit Cost Price (6 characters): The price of a unit when bought or manufactured by the company.

<u>Unit Sale Price</u> (6 characters): The price of a unit when sold by the company.

On Order Amount (8 characters): The amount of items on order.

- <u>Change File</u> The change file consists of cards representing changes to be applied to items of the Master Inventory File. Each change will specify the following:
 - 1. Which item is to be changed.
 - 2. Which field of the card is to be changed.
 - 3. The nature of the change.

A change card reaches the Processor immediately following its corresponding Master Card on the High-Speed Reader.

Each change card contains the following four fields:

Plant: Same as Master Card.

Stock Number: Same as Master Card.

<u>Change Key</u> (4 characters): Specifies which field of the Master Card is to be changed. This key will be represented by one of the following:

- 0004: Change Reorder Amount
- 0005: Change Reorder Point
- 0008: Change Unit Cost.
- 0009: Change Unit Selling Price.

- 0040: Change Unit of Measure.
- 0050: Change Lead Time, Days.
- 0600: Stock received, add to Balance on Hand.
- 0700: Stock sold, to be subtracted from Balance on Hand. (See Error File.)

<u>New Information</u> (8 characters): When a field of the Master Card is to be changed, it will be replaced by the information in this field of the Change Card, and a new Master Card will be punched.

> When a field of the Master Card is to be added to or subtracted from, the amount of the change will appear in this field, and a new Master Card will be punched.

B. OUTPUT

- 1. <u>Updated Master Inventory Card</u>: Represents all changes to the inventory and will be collated into the Master File on the next run.
- 2. <u>Error Card:</u> One Error Card is produced each time one of the following situations occurs:
 - a. If the amount sold results in a negative on-hand amount, the charge is not to be applied.
 - b. If a Change Card is encountered whose identifier does not match any identifier in the Master Inventory File, the change cannot be made.
 - c. If an invalid code number is given, the change cannot be made.

Each Error Card produced will contain the following three fields:

Plant:Same as previously discussed.Stock Number:Same as previously discussed.

<u>Type of Error</u> (10 characters): In the case of error "a", the 10 characters should be:

OVERSOLDss (where s equals spaces)

In the case of error "b", the 10 characters should be:

NOsMASTERs (where s equal spaces)

In the case of error "c", the 10 characters should be:

WRONGsKEYs (where s equal spaces)

3. <u>Stock Reorder Card:</u> Each time a reorder is required a list will be printed on the High-Speed Printer. This happens each time a new on hand amount plus the amount on order, falls below the reorder point.

Each page will contain <u>one</u> Header Line and <u>12</u> Body Lines. The Date will be the current date.

Page Number.
Stock Number.
Plant Number.
Of the item to reorder.
Reorder Amount.
The unit of measure
Lead time, days.

C. PRINTING FORMAT

Header Line:		
DD Mon YEAR	Stock Reorder File	Page XX
Body Item:		
No. SSSSSSSS	Description AAAAAA UUUU	
Plant PP	DD Mon Year LL	

The D, X, S, A, P, and L fields will be zero suppressed.

Listing to be double spaced.

This run is basically an Inventory Updating. A given Master Card may have multiple change, or none.

At the start of the run, the current date is keypunched and added to the rest of the deck. The Date should be put into each updated Master Card being changed.

	PLANT AND STOCK NUMI	AMOI ON I	UNT HAND					DESC	RIPTION			NOT USED	UNIT MEASU	OF RE	
1		10	11		18	19						40	41	42	45
	REORDER AMOUNT]	REORDER POINT		DA	TE	LEAD TIME	UNIT PRIC COST	Ε,	UNIT PRICI SALE	Ξ,	ON C AMC)RDI)UN]	SR C	NOT USED
46	5:	54	·	61	62	67	68 69	70	75	76	81	82		89	90

	PLANT AND STOCK NUMBER	CHANGE CODE	NEW INFORMATION	
1	10	11 14	15 22	

SAMPLE CHANGE CARD

ì

	PLANT AND STOCK NUMBER	TYPE OF ERROR	
1	10	11 20	

SAMPLE ERROR CARD

INPUT-OUTPUT ROUTINES

There are three routines in the memory along with the one on the following pages. These are the High-Speed Reader Routine, the Read-Punch Routine and the High-Speed Printer Routine. They are entered in various portions of the Inventory Run. Their functions are:

- 1. High-Speed Reader Routine.
 - a. Feeds a card.
 - b. Reads a card (i.e., unloads the buffer to an interlace).
 - c. Compares first and second reading of each card.
 - d. Transfers a card image from a Reserve Storage Area to a Working Storage Area.
- 2. Read-Punch Routine.
 - a. Moves an image from Working Storage to an Output Interlace.
 - b. Punches a card.
 - c. Check reads the card punched.
- 3. High-Speed Printer Routine.
 - a. Prints a line.
 - b. Advances the paper.
 - c. Clears the Print Interlace.







MEMORY ALLOCATIONS

The 4200 band

contains the Print Interlace and a Working Storage Area for an input card image. The Print Interlace is positioned in exact accord with the required locations. The input card image begins in 4211 (unprimed) and 4216 (primed) for word O. Each subsequent word is placed in memory location positions with addresses 20 words greater than the address of the last word. (Word 1 is in 4231 and 4236, word 2 is in 4251 and 4256, etc.)

The 4400 band

contains the "M" area. Word O is in 4421 and 4426. Each subsequent word is found memory location positions with addresses 20 words greater than the address of the last word. Word 9 is found in 4401 and 4406.

CODING

				·		
	MEMORY Locat N	ΟР.	м	с		
	8Z.0	00	0633		}	Initialize the High-Speed Reader Routine.
	728	00	0420		}	Initialize the Read-Punch Routine.
	65Z	00	0769		}	Initialize the High-Speed Printer Routine.
	711	06	0914)	
	914	65	4421	0923	{	Place zeroes in the Key Word of the marea.
	973	65	4426	0117		
ⓓ	7/7	68	T AN IMAC	₽E	}	High-Speed Reader Routine obtains next card image.
	533	22	0376	0540	}	Is the RPU buffer loaded?
	540	27	1000	0371	}	Is the Printer free?
	1000	25	4211	1013		INPUT EDITING: translate key word into machine code.
	1013	05	4216	1018	$\left\langle \right\rangle$	
	1018	12		1021)	
	1021	30	1023	1025)	
	[1023	KK	KKKK	KKKK	ł	PROCESSING: test Key Word against the sentinel all K's.
	1025	92	1780	1028)	
	1028	77		1031	}	PROÇESSING: Key Word put in rL.
;	1031	25	4421	1073		
	1073	05	4426	1018	{	INPUT EDITING: translate Key Word in m to machine code.
	1078	12		1081)	
	1081	82	1479	1084	}	PROCESSING: Key Word in m compared to Key in ws.
	1084	25	4291	1093)	
l	1093	05	4296	1098	{	INPUT EDITING: translate ws 19.
	1098	12		1101	Į	
	1101	3/	1104		ļ	PROCESSINC: Is this a Master Card?
	1104	9Z	3507	1107)	
(a)	1107	25	4211	1 3		
	1113	05	4216	1118		
	11/8	60	4421	1123	\rangle	PROCESSING: image in ws sent to m
	1123	65	4426	1128		
	1128	75	4231	133	/	

MEMORY Locat'n	ΟР.	м	с
1133	05	4236	1138
1138	60	4441	1143
143	65	4446	1148
1148	25	4251	1153
153	05	4256	1158
1158	60	4461	1163
1163	65	4466	1168
1168	25	4271	1/73
1173	05	4276	1178
1178	60	4481	1183
183	65	4486	1188
1188	25	4291	1193
1193	05	4296	1198
1198	60	4501	1203
/203	65	4506	1208
12.08	25	4311	1213
1213	05	4316	1218
1218	60	4521	1223
1223	65	4/526	1228
1228	25	4331	/233
/233	05	4336	1238
1238	60	4541	1243
IZ43	65	4546	1248
1748	25	4351	1253
1253	05	4356	1258
1258	60	4561	1263
1763	65	4566	1268
1268	<i></i> 25	4371	1273
1273	05	4376	1278
1278	60	4581	1283

PROCESSING: (cont.): Image in ws: sent to m.

memory Locat'n м с OP. 65 4586 1288 IZ83 25 4391 1293 1288 IZ93 05 4396 1298 60 4401 1298 1303 1303 65 717 4406 1 1479 25 4231 1483 1483 4236 1488 05 1491 1488 IZ INPUT EDITING: translate code and isolate it. 1495 35 1493 1491 1493 TT 1700 0000 30 1497 1499 PROCESSING: test the value of the Code Word. 1495 00 0400 0000 1491 Code: 004 8Z 170Z 150Z 1499 1502 30 1504 1506 00 0500 0000 1504 Code: 0005 1506 82 2709 /509 30 1511 1513 1509 10 0800 0000]5]] Code: 0008 1513 8Z 1916 1516 1516 30 1518 1520 1518 00 0900 0000 Code: 0009 1520 82 2123 1523 1523 30 1525 1529 1525 00 4000 0000 Code: 0040 1527 82 2530 1530 1530 30 1532 1534 1532 00 5000 0000 Code: 0050 534 82 2337 1537 537 30 1539 1541 Code: 0600 06 0000 0000

(2)

MEMORY С OP. м LOCAT'N Code: change 70Z reorder amount /15 176Z 45X I Z5 176Z DOOT 3Z 16Z8 16Z3 63Z 168Z (3)**PROCESSING:** 8Z 168 Z (1) change reorder point 4Z31. Z733 Z733 Z740 Z7√z GOTI oook Z74

Code: 0600 (cont.)

INPUT AND OUTPUT EDITING:

Align new reorder amount with its correct position; erase old reorder amount and replace it with the new. Do this for unprimed and primed portion of the word.

INPUT AND OUTPUT EDITING:

.a2

Align new minimum balance correctly; erase old minimum balance and replace it with the new. Do this for unprimed and primed portion of the word.

MEMORY LOCAT'N	ΟΡ.	м	с
2748	25	4521	2993
2773	35	2775	2777
2775	TT	TTTT	<i>TTU0</i>]
ררדג	20	0004	2781
2781	60	4521	2623
2623	30	000T	Z627
2627	25	4251	2653
2653	32	0400	2660
2660	20	0004	2664
2664	05	000E	2668
2668	25	4/54/1	2693
2693	35	2695	2697
2695	00	0000	TTTT]
2697	Zo	0007	2701
2701	60	4541	2743
27:/3	06	2746	
2746	25	4236.	2788
2788	32	0400	2795
2795	35	2797	z799
2797	00	0000	OOTT
2799	30	000 k	2603
2603	25	4526	2628
2628	35	2630	Z63Z
2630	TT	TTTT	TTOO
2632	20	0004	2636
2636	60	4526	2678
2678	30	0007	2682
<i>2682</i>	25	4256	2708
2708	32	0700	2715
77,0	70	0004	2719

.

Continue editing reorder point.

	MEMORY LOCAT'N	0P.	м	с	
	2719	05	oook	2723	
change	2723	25	4546	27-19	
	2149	35	2751	2753	
	[2751	00	0000	1111]	
	Z753	20 :	0007	2757	
	2757	60	4546	1678	→3
unit cost	1916	25	4231	1933	
cost	1933	35	1935	1937	
	_ 1985	00	0000	1111	· · · ·
	1931	05	4251	1953	
	1953	30	4561	1963	
	1963	32	0800	,1974	
	1914	25	0004	1981	
	1981	35	1983	1985	
	1983	71	7700	0000	
	1985	20	0007	1989	
	1989	60	4561	1813	
	1813	25	4236	1838	
	/838	ठेऽ	1840	1842	
	1840	00	0000	[דדדד	• • •
	/842	05	4256	1858	
	1858	30	4566	1868	
	1868	32	0800	1879	
	1879	25	000Y	1883	
	1883	35	1885	1887	
	1885	11	1700	0000	
	1887	20	0007	1891	
hange	1891	60	4566	1678	-►3
elling	2123	25	4231	2133	
orice	2133	05	4251	2153	

			-		
	MEMORY LOCA T	0P.	м	с	
	2153	32	0400	2160	
	2160	25	4581	2183	
	2183	35	2185	2187	
	[2185	00	0000	1111]	
	2187	20	0007	2191	
	2191	77		2194	
	2194	25	4236	2038	
	2038	05	4256	2058	
	2058	32	0400	2063	
	2065	50	4581	2083	
	2083	25	4586	2088	
	2088	35	2090	2092	
	[2090	00	0000	ттт]	
	2092	20	000T	2096	
change	2096	60	4586	1678	->
unit of	2530	05	4251	2553	
meusur e	2553	25	4231	2583	
	2583	35	2585	2587	
	[2585	00	0000	0077]	
	2587	32	0800	2598	
	2598	65	4501	24/03	
	2403	25	4236	24 38	
	2438	05	4256	2458	
	2458	35	2460	2462	1
	[2460	00	0000	0071	
	2462	32	0800	2473	

chan selli pric

	MEMORY LOCAT'N	OP.	м	с	
change	2473	60	4506	1678	→ <u>③</u>
change lead	<i>Z33</i> 7	26	2340		
time	2340	05	4251	2353	
	7.353	32	0200	2358	
	2358	25	4561	2363	
	2363	35	7365	7367	
-	2365	<i>11</i>	OOTT	1111]	
	2367	20	000T	2371	
	2371	77		2374	
	2374	05	4256	7208	
	Z208	50	4561	2213	
	2213	26	2216		
	2216	3Z	02 <i>0</i> 0	2221	
	2221	25	4566	2268	
	2268	35	2270	2272	
	[2270	ΤΓ	DOTT	TTTT]	
	2272	20	0007	2276	
	2276	60	4566	1678	→ (3)
stock receipt	2944	25	4231	2983	INPUT EDITING: Align charge amount with on-hand amount;
	2983	05	4736	2988	translate it, store ii in r L.
	2988	12		2991	·
	2991	77		2994	
	2994	25	4251	2803	
	7803	05	4256	2808	
	2808	IR		2811	
	2811	05	K	2815	

	MEMORY	0 P .	м	c	Ĩ					
	7815	25	DOOY	2819	:		÷			
	2819	32	0600	2828	•					
	2828	30	0007	2832						
	7832	25	4441	2843	i	INPU	T E	DITING:		translate on hand amount;
	284/3	05	4446	2848						isolate this field.
	2848	12		2851						
	2851	35	2853	2855						
	[2853	<i>TT</i>	TITT	1700]						
	2855	70	0004	2860	1	PROC	ESS	ING: a	ıda	ld on hand amt. and receipt amount.
	2860	17		2863	(OUTP	UT I	EDITINC	; :	translate updated on hand amount
	2863	35	2865	2867						replace it with the new.
	7865	TT	TTTT	TTOO]						
	2867	77		2870						
	2870	25	4441	7883						
	2883	35	2885	2887						· · · · · · · · · · · · · · · · · · ·
	2885	00	0000	0077						
	2887	20	0004	2891						
	2891	60	4441	291/3						
	2943	25	4446	2948						· · · · · · · · · · · · · · · · · · ·
	2948	35	2950	2952						
	2950	00	0000	0011						
	Z95:2	20	0007	2956						
	Z956	60	4446	1678		3				
Stock Sold	3151	25	4541	3193	-	INP	UT .	EDITING	G:	align and translate reorder
	3193	05	4546	3198						point for future testing; store it in 3042.
	3198	12		3001						
	3001	35	3003	3005						
	[<i>3</i> 003	TT	TTTT	0000]						
	3005	77		3008						
	3008	25	4521	3023	i					

MEMORY LOCAT'N	OP.	м	с	
3023	05	4526	3028	
3028	12		3031	
3031	05	0004	3035	
3035	32	0200	3040	
3040	65	3042	3044	
3044	25	4251	3053	
3053	05	4256	3055	
3055	12		3058	
3058	77		3061	
3061	25	4231	3083	
3083	05	4236	3088	
3088	12		3091	
3091	35	3093	3095	
[3093	00	OOTT	TTTT]	
3095	05	0004	3099	
3099	32	0600	3108	
3108	30	000T	3112	
3112	25	4441	3143	
3143	05	4446	3148	
3148	12		3152	
3/52	35	3154	3156	
[3154	11	TTTT	TTOO	
3156	75	0004	3161	
3161	30	3163	3165)
3163	<u>ō0</u>	0000	0000]	$\left\{ \right.$
3165	87	3168	3568	$\left \right\rangle$
3168	60	3170	3172	}
3172	17		3175	
3/75	35	3177	3/80	
[3177	<i>TT</i>	7777	1700]	

INPUT EDITING: Align and translate change amount; store it in rL.

INPUT EDITING: Translate and isolate on hand amount.

PROCESSING: On hand - sales amount = New On Hand (in r A)

New On Hand: - 0000000000

New On Hand \rightarrow T.S. 3170

OUTPUT EDITING: Translate new on hand amount; erase old on hand amount and replace it with the new.

MEMORY LOCAT'N	OP.	м	с	
3180	77		3184	
3184	75	4441	3194	
3194	35	3196	3199	
[3196	00	0000	0077]	
3199	20	0004	3004	
3004	60	4441	301/3	
30/3	25	4446	3018	
3048	35	3050	305Z	
3050	00	0000	0077	
3052	20	0007	305,6	
3056	60	4446	3098	
3098	25	4401	3103	
3/03	05	4406	3109	
3/09	/Z		3113	
3113	37	6100	3117	
3111	77		3/20	
3120	25	4581	<i>3133</i>	i
3/33	05	4586	3138	
3138	12		3141	
3141	31	0600	3150	
3150	20	0004	3/55	
3155	70	3170	3/7/2	
3176	77		3/79	
3179	25	3042	3045	
3045	42	4288	3051	}
3051	87	3054	1678	}
3054	06	3057		ſ
3057	25	3060	306Z	
3060	17	TTTT	1700	
306Z	35	4521	3073	

INPUT EDITING: Align and translate On Order amount.

PROCESSING: New On Hand + On Order \rightarrow rA

H.S.R. buffer test

Test reorder point against New On Hand & On Order

OUTPUT EDITING: Erase old On Order amount; replace it with reorder amount.

	MEMORY LOCAT'N	OP.	м	с	
	3 073	32	0600	3082	
	308z	47		3085	
	3085	25	4581	3134	
	3134	35	3/36	3139	
	[3136	11	1111	0000]	
	3139	20	000Y	3144	
	3144	77		3147	
	.3141	26	3153		
	3153	<u>3</u> 2	0500	3162	
	3162	50	4581	3183	
	3/83	65	4401	3006	
	3006	66	3009		
	3009	75	3011	3013	
	[30]1	TT	ΤΤΤΤ	7700]	
	3013	35	4526	3029	
	3029	32	0600	3038	
	3038	27		3041	
	3041	25	4586	3089	
	3089	35	30,92	3094	
	[3092	TT	TTTT	0000]	
	3094	20	0004	3104	
	3104	77		3107	
	3107	26	3110		
	3110	32	0500	3118	
	3118	50	4586	3140	
	3140	65	4406	3578	
(a2)	3398	06	320/		OUTPUT EDITING: Change the date
	3201	25	3203	3205	
	3203	00	OODD	MMY	Date supplied by programmer.

MEMORY Locat'n	ΟР.	м	с
37.05	32	07.00	3210
37.10	65	3ZIZ	3214
3214	17		37.17
3217	35	3219	3272
[3219	00	0000	TTTT]
3222	77		3725
3225	25	4541	3243
3243	<u>3</u> 5	3,245	3747
3245	π	1777	0000]
3747	20	0004	3251
3251	60	4541	3293
3293	25	4546	32.98
3298	35	3300	330Z
3300	π	TTTT	0000
3302	20	0007	3306
3306	60	4546	3348
3348	25	3212	3215
37.15	17		3218
3218	35	3220	3223
[3220	TT	0000	0000]
3223	77		3226
3ZZ I	25	4561	3263
3263	35	3265	3267
3265	00	TTTT	<i>TTTT</i>]
3267	20	0004	3271
3271	60	4561	3313
33/3	25	4566	3318
3318	35	3320	3322
3320	00	ТТТТ	<i>TTTT</i>]
3322	20	0007	3326

MEMORY LOCAT'N с OP. м Read-Punch routine punches and check. NCH CARD PI reads a card. 397Z · a1 8Z (b_{j}) (a_1) 1/04 · C 2 . b 2 Place 'a' exit (a, or a_2) in register a as the m portion of a skip order. Execute this skip. 1)400 a 000 K דדד Final Stop. Error S.S. for the H.S.R. Next instruction in r l (entrance to "e") ODOY Card Ð 1-·Z7Δ Oversold-word 2 34,38 Erase Word **8** PUNCH A Read punch routine punches and check reads. 3462 57

(E)

MEMORY OP. м с LOCAT'N C 000¥ 6Δ 4-20_ No Master ---- Word, (6)OOZI 30/0 -Z 9-10 Wrong Key --- Word 34/8 ·(6) DZIO // .е₂ (E)Setting entrances into e. The entrance is placed .е_з in r l and at this switching point in the routine, what (E)rL determines the direction of the switch. . e , (E)(7)H.S.R. buffer test. Line count-originally set to zeros. Is the line count equal to zeros? Is the line count equal to 25? PZ Create PRINT EDITING 1st line Third part of description sent to Print Interlace 5 and 5'. Second part of description sent to Print Interlace 4 and 4'. *0*2

MEMORY ΟР. м с LOCAT'N 3920 3922 TTOO 39zo TT TTTT 39Z6 000 Y 99.3 £000 4200 3602 360Z 45ZI 36Z8 367.8 TT 00 TTTT οσογ 32. okoo

Stock number field isolated and zero suppressed; sent to Print Interlace 2 and 2'.

No. sent to Print Interlace 1 and 1'.

Reorder amount isolated and zero suppressed, sent to Print Interlace 7 and 7'.

H.S.R. buffer test.

				•
MEMORY LOCAT'N	0P.	м	с	
3714	30	3716	3718	
[3716	00	0000	0077]	
3718	25	4441	3743	
3743	05	4446	3748	
3748	35	DOOY	372	$\left \right $
3752	32	OKOO	3765	
3765	35	0004	3771	
3771	65	4365	3818	
38/8	60	4370	3773]
3773	25	4501	3803	
3803	05	4506	3810	(
3810	60	4241	3843	
3843	65	42.46	3848	
3848	P	RINT	A T	}
3852	42	4288	3856	}
3856	25	4211	3864	
3864	05	4216	3869	
3869	30	3871	3873	
[3871	00	0000	0077]	
3873	35	0004	3877	
3877	32	OLOO	3890	$\left \right\rangle$
3890	35	0004	3894	
3894	3R	0K 00	3908	
3908	62		3912	
3912	60	4281	3933	
3933	65	4286	3938	

First part of description sent to Print Interlace 3 and 3'.

Unit of measure sent to Print Interlace 8 and 8'.

High Speed Printer routine prints, advances paper, clears interlace.

H.S.R. buffer test.

Plant number isolated and sent to Print Interlace 2 and 2'.

create

2nd

line

MEMORY	<u>,</u> 0P.	м	с	
3938	25	3940	39 <i>4</i> Z	`
[3940	<u></u> 11	7640	0000]	
3942	05	3944	3946	
[3944	12	2230	0000]	
3946	60	47.00	39 <i>5</i> Z	
3952	65	42.05	3957	1
3957	25	4561	3963	
3963	65	4566	3968	
3968	35	3970	397Z	
3970	00	1100	0000	
397z	32	Okoo	3981	
3984	<i>3</i> 5	3986	3989	
3986	00	1700	0000]	
3989	62		3991	
3991	77		3994	
3994	25	3203	3605	
3605	65	4303	3610	1
3610	37	0400	3617	,
3617	17		3620	
3620	6Z		3624	
3624	35	3626	3629	
3626	TT	TTTT	0000]	
3629	32	Okoo	3642	
3642	35	3644	3646	
3644	TT	TTTT	0000]	
3616	50	4308	3662	

Plant sent to Print Interlace 1 and 1'.

Lead time isolated and zero suppressed; sent to Print Interlace 7 and 7'.

Date translated, zero suppressed and sent to Print Interlace 5 and 5'.

	MEMORY	0P.	M	с]		
	21.67	<u> </u>	4.224	2101)		
	2002	60	4339	3686	2	Date (cont.)	
	2686	47	4788	2/96	ł	HSR buffer test	
	2/96	77. تر	RINT	2615 A	9	n.o.n. oujjer test,	
	3017	76	41N	2000			
	2000	60 17-	3707	270	\mathbf{V}		
	5170	70	5700	<i>J.170</i>		Line count $+2 \rightarrow$ line count.	
	2780	00	0000	0002			
line	5.190	60 A	5769 DVANCE	16'18	<i> -</i> 	+(3) High Sneed Drinter Pouting advances range	
count =25	24.14		PAPER	8	ł	to form a margin.	
	3600	06	3660		 	$\phi \longrightarrow line \ counter.$	
create	3660	65	3764	3758)	→ ⑦	
leader	3992	25	3203	3606	$\left \right\rangle$		
	3606	37	0400	3613			
	8613	17		3616			
	3616	62		3621			
	3621	30	3625	3627			
	_3625	TT	TTTT	0000	$ \rangle$, Date translated, zero suppressed and sent to Print Interlace 1 and 1'.	
	3627	35	0004	3631			
	3631	32	okoo	3643			
	3643	35	0004	3647			
	3647	65	4200	3652			
	3652	60	4205	3658			
	3658	25	3661	3663			
	3661	00	0000	0000	}	Page number: initially $\boldsymbol{\phi}$.	
	3663	70	3665	3668			
	3665	00	0100	0000]			
	3668	77		3671		Page number incremented, translated, zero suppressed an	d
	3671	17		3674	(sent to Print Interlace 8 and 8'.	
	3674	62		3678			
	3678	35	3680	3682]/		

c he

MEMORY LOCAT'N OP. м с 13680 00 TTOO 0000 3682 32 0koo 3693 3693 35 3696 3698 3696 00 1700 0000 65 4241 3698 3744 3744 3749 60 4246 3749 25 3751 3753 3751 1-2029 1-00 3757 3753 05 3755 1030 2000 3755 00 3757 60 4334 3786 3786 65 4339 3791 3793 3795 3791 25 3797 47 5-00 0000 3795 05 3797 3799 3795 12 1000 0000 8799 60 4303 3805 4308 3811 3805 65 25 3813 3815 38/1 5813 71 190 2-02 3817 3819 3815 05 3817 13 6120 1001 3819 60 4250 3853 3853 65 4255 5857 3857 50 3661 3870 PRINTA 3870 3781 3880 25 3764 70 3784 3792 3781 3784 1000/ 00 0000 3744 3758 60 3792

Page number (cont.)

Second Part of Title sent to Print Interlace 5 and 5'

Page sent to Print Interlace 7 and 7'

First Part of title sent to Print Interlace 4 and 4'

H.S.P. routine prints, clears interlace, advances paper.

Line count $+1 \rightarrow line$ count



UNIVAC[®] The FIRST Name in Electronic Computing Systems

the second second