

XDS 901746A

SIGMA 5/7
TROUBLESHOOTING HANDBOOK

February 1971

Prepared by
Field Engineering Publications

FOREWORD

This handbook contains troubleshooting information for both the Sigma 5 and the Sigma 7 Computers. Troubleshooting information for the Sigma 5 was formerly issued under publication No. 65-50-xx while the Sigma 7 was issued under publication No. 65-70-xx. This handbook includes the information from both the Sigma 5 and Sigma 7 Handbooks and also contains information not previously covered in either handbook. The handbook is divided into three sections as follows:

Section I - Sigma 5 information

Section II - Sigma 7 information

Section III - Information common to both the Sigma 5 and Sigma 7.

TABLE OF CONTENTS
SECTION I - SIGMA 5

Title	Page
Frame 1 Module Location Chart	1-1
Frame 2 Module Location Chart	1-2
Cabling Layout, Typical	1-3
Clocks, Logic Layout	1-4
Fast Memory Module Layout	1-5
Watchdog Timer Trap	1-9
Store Word/Load Word Timing	1-10
Family Terms-Pins	1-11
Phase Location - Pins	1-12
A Register - Pins	1-13
Adder Pins (PR)	1-14
Adder Pins (G)	1-15
Adder Pins (K)	1-16
B Register Pins	1-17
C Register Pins	1-18
D Register Pins	1-19
KS and KSP Pins	1-20
LR Line Pins	1-21
MB Line Pins	1-22
O Register Pins	1-23
P Register Pins	1-24
R Register Pins	1-25
RR/RW Fast Memory Pins	1-26
S, Sum Bus Pins	1-27
Memory Protect Violation	1-28
Memory Protect Module Layouts	1-29
DIO Logic	1-33
DIO Interface	1-34
Float Module Location Chart	1-35
Float Switch Display	1-36
Float Add Long Example	1-37
Phase Pins (Float)	1-38
A Register Pins (Float)	1-39
Adder Pins (Float), PR	1-40
Adder Pins (Float), G	1-41
Adder Pins (Float), K	1-42
B Register Pins (Float)	1-43
C Register Pins (Float)	1-44
D Register Pins (Float)	1-45
E Register Pins (Float)	1-46

TABLE OF CONTENTS (Cont.)

Title	Page
F Register Pins (Float)	1-47
FP Gates (Float)	1-48
S, Sum Bus (Float)	1-49
Real Time Clock Switches	1-50
Internal Interrupt Service Logic	1-51
Power On/Off Interrupt Module	1-52
Counter 1 and 2 Interrupt Module	1-53
Counter 3 and 4 Interrupt Module	1-54
Memory Parity Interrupt Module	1-55
Counter Equals Zero 1 and 2 Interrupt Module	1-56
Counter Equals Zero 3 and 4 Interrupt Module	1-57
I/O and PCP Interrupt Module	1-58
Interrupt Priority Logic	1-59
IIOP SIO Timing	1-60
IIOP Fast Memory Module Layouts	1-61
MIOP to CPU Interface	1-66

TABLE OF CONTENTS
SECTION II - SIGMA 7

Title	Page
Frame 1 Module Location Chart	2-1
Frame 2 Module Location Chart	2-2
Frame 3 Module Location Chart	2-3
Cable Layout, Typical.....	2-4
Clock Logic Layout	2-5
Fast Memory Clock Timing	2-6
Fast Memory Module Layouts	2-7
Watchdog Timer Trap	2-12
Memory Cycle Control Timing	2-13
Memory Request Logic	2-14
Memory Cycle Control Logic	2-15
Family Terms - Pins	2-16
Phases - Pins	2-17
A Register - Pins	2-18
Adder Pins (PR)	2-19
Adder Pins (G)	2-20
Adder Pins (K)	2-21
B Register - Pins	2-22
C Register - Pins	2-23
CS Register - Pins	2-24
D Register - Pins	2-25
E Register - Pins	2-26
KNC Data Switch - Pins	2-27
KS Data Switch - Pins	2-28
KSP Address Select Switch - Pins	2-29
KUA Unit Address Switch - Pins	2-30
O Register - Pins	2-31
P Register - Pins	2-32
Q Register - Pins	2-33
RR and RW Fast Memory - Pins	2-34
S, Sum Bus - Pins	2-35
X-fer Terms - Pins	2-36
Real Time Clock Switches	2-37
Power On/Off Interrupt Module	2-38
Counter 1 and 2 Interrupt Module	2-39
Counter 3 and 4 Interrupt Module	2-40
Memory Parity Interrupt Module	2-41
Counter Equals Zero 1 and 2 Interrupt Module	2-42
Counter Equals Zero 3 and 4 Interrupt Module	2-43
I/O and PCP Interrupt Module	2-44

TABLE OF CONTENTS
SECTION III - E517

Title	Page
Memory Module Location Chart (8251/8451)	3-1
Memory Modules "E" Row	3-2
Memory Modules "F" Row	3-3
Memory Modules "J" Row	3-4
Bit Location Chart	3-5
Memory Switches	3-6
Memory Cabling	3-7
Memory Typical Drive Logic.....	3-8
Priority Interrupt (8421) Module Location Chart	3-9
Priority Interrupt Switch Module	3-10
Priority Interrupt Service and Priority Logic.....	3-11
Priority Interrupt LT16 Module Layout	3-12
MIOP (8471) Register Layout	3-13
MIOP (8471) Pinned Register Layout	3-14
MIOP (8471) SIO Phase Sequence	3-15
MIOP (8471) TIO, TDV, HIO Phase Sequence	3-16
MIOP (8471) AIO Phase Sequence	3-17
MIOP (8471) Order Out Phase Sequence	3-18
MIOP (8471) Order In Phase Sequence	3-19
MIOP (8471) Data Out Phase Sequence	3-20
MIOP (8471) Data In Phase Sequence	3-21
MIOP (8471) Interface Signals	3-22
MIOP (8471) Fast Memory (FT25) Modules	3-23
MIOP (8471) LT26 Switch Settings	3-28
MIOP (8473) Basic Sequence of Events	3-29
MIOP (8473) Register Layout	3-33
MIOP (8473) SIO Phase Sequence	3-34
MIOP (8473) TIO, TDV, HIO Phase Sequence	3-35
MIOP (8473) AIO Phase Sequence	3-36
MIOP (8473) Order Out Phase Sequence	3-37
MIOP (8473) Order In Phase Sequence	3-38
MIOP (8473) Data Out Phase Sequence	3-39
MIOP (8473) Data In Phase Sequence	3-40
MIOP (8473) Interface Signals	3-41
MIOP (8473) Clocks.....	3-42
MIOP (8473) Buss Sharing Option	3-43
MIOP (8473) Module Location Chart	3-44
MIOP (8473) Fast Memory (FT25) Modules	3-45
MIOP (8473) Switch Settings	3-50
Power Monitor Interface	3-51
Register Extension Unit Switch Module	3-52


TABLE OF CONTENTS (Cont.)


Title	Page
CFE Module Location Chart	3-53
SIOP Module Location Chart	3-54
SIOP Switch Settings	3-55
SIOP Logic Term Index	3-56
SIOP Logic Diagrams	3-60
MIOP with MS Internal Registers	3-93
MIOP/MS Module Location Chart.....	3-94
MIOP Single Phasing	3-95
MIOP with MS Single Phasing and Display Logic	3-96
MIOP with MS Clocks	3-97
MIOP with MS SIO Phase Sequence	3-98
MIOP with MS TIO, TDV and HIO Phase Sequence	3-99
MIOP with MS AIO Phase Sequence	3-100
MIOP with MS Order Out Phase Sequence	3-101
MIOP with MS Order In Phase Sequence	3-102
MIOP with MS Data Out Phase Sequence	3-103
MIOP with MS Data In Phase Sequence	3-104
MIOP with MS Interface Timing	3-105
MIOP with MS Buss Sharing Option Logic	3-106
Decimal Unit Phase Charts Index	3-107
Decimal Unit (8419) Module Location Chart	3-108
Decimal Unit (8419) Registers.....	3-109
Decimal Unit (8419) Load Phase Sequence	3-110
Decimal Unit (8419) Store Phase Sequence	3-114
Decimal Unit (8419) Compare Phase Sequence	3-118
Decimal Unit (8419) Add Phase Sequence	3-123
Decimal Unit (8419) Subtract Phase Sequence	3-129
Decimal Unit (8419) Multiply Phase Sequence.....	3-135
Decimal Unit (8419) Divide Phase Sequence	3-146
Decimal Unit (8419) Shift Arithmetic Phase Sequence	3-158
Decimal Unit (8419) Pack Decimal Digits Phase Sequence	3-165
Decimal Unit (8419) Unpack Decimal Digits Phase Sequence	3-169
Decimal Unit (8419) Edit Byte String Phase Sequence.....	3-173
SIOP Module Location Chart	3-177
SIOP Single Phasing	3-178
SIOP TI Delay Line Logic	3-179
SIOP TM Delay Line Logic	3-180
SIOP Fast Memory (TR) Delay Line Logic	3-181
SIOP Buss Sharing Option Logic.....	3-182
SIOP Display Control Logic	3-183

TABLE OF CONTENTS (Cont.)

Title	Page
SIOP Display Logic	3-184
SIOP Service Call Phase Sequence	3-185
SIOP Order In Phase Sequence	3-186
SIOP Order Out Phase Sequence	3-187
SIOP Data In DX1 Phase Sequence	3-188
SIOP Data In DX4 Phase Sequence	3-190
SIOP Data Out DX1 Phase Sequence	3-193
SIOP Data Out DX4 Phase Sequence	3-195
SIOP SIO Phase Sequence	3-198
SIOP TIO, TDV Phase Sequence	3-199
SIOP HIO Phase Sequence	3-200
SIOP AIO Phase Sequence	3-201
Memory Module Location Chart (8265/8465)	3-202
Memory (8265/8465) Interleave and Address Decode Logic	3-204
Memory (8265/8465) Priority Select Matrix	3-205
Memory (8265/8465) Driver 'A' or 'B' Logic	3-206

Pages 1-01 and 1-02
missing from original






FT25

REGISTER

(9K)





$\Sigma 5$ REGISTER

(9K) BITS 0-7

FT25


REGISTER (19K)




Σ5 REGISTER

(19K) BITS 8-15


Page 10




FT25



{ 5 Register,
(5S) Bits 16-23




FT25



{5 Register.
(9T) Bits 24-31

$\Sigma 5$ WATCHDOG TIMER TRAP (46)


6/1/68
TO 'G' REV.
Cochrane




STW
35CO 0100 & HOLD SW ON

Σ5 TIMING STW & LW

cont'd



LW
32CO 0100 & HOLD SW ON



SIGMA 5 FAMILY TERMS

FABYTE	08B47	FUBAL	03B46
FACAL	08A36	FUBCR	12C01
FACOMP	10B12	FUBCS	03B44
FACOMP/1	08B17	FUBDR	12C45
FACOMP/L	08B45	FUBIR	12035
FADIV	07A36	FUEXU	09B45
FADIVH	04B18	FUINT	03B36
FADW	08B46	FULAD	08A01
FADW/1	08A35	FULAWORDW	14F34
FAFL	03A10	FULRP	04B44
FAHW	08B36	FUMH	04B10
FAILL	04B45	FUMI	17A36
FAILL/1	30C10	FUMMC	03B41
FAIM	08B44	FUMSP	08B11
FAIO	07A02	FUMTHOVER	26N19
FAIO/1	04B47	FUMTSIGN	18B47
FALCF	11A10	FUPLM	08A46
FALCFP	09A01	FUPSW	03B28
FALLOAD	11A28	FUPLW	03B27
FALLOAD/A	08A02	FUS	04B05
FALLOAD/C	04B25	FUSE	04B17
FAMDS	04B15	FUSEF/1	32E18
FAMDST	30D13	FUSIO	28F19
FAMT	03B06	FUMAIT	08A45
FAMUL	07A35	FUXW	03B19
FAMULNH	04B11		
FANIMP	11B46		
FAPRIV	08A13		
FAPSD	08B10		
FARWD	03B35		
FAS10	08B18		
FASLL	08B35		
FASEL	09A13		
FASH	07A01		
FAST-1	07A45		
FAST/A-1	05044		
FAST/C	07A46		
FAST/L	03B25		
FAST/M	10B45		
FST/S	03B26		
FASTORE	08R06		
FASTORE/1	10B01		
FASTORE/3	08A15		
FASUB	07A34		
FAW	07A34		
FAWORDW	09A02		
FUAIO	03B45		
FUANLZ	03B05		
FUAWM	03B47		

SIGMA 5 PHASE LOCATIONS

PCP PHASES

PCP 1	29A02
PCP 2	28A27
PCP 3	28A31
PCP 4	28A30
PCP 5	29A14
PCP 6	28A33

PRE PHASES

PRE 1	31A07
PRE 2	31A27
PRE 3	32A07
PRE 4	31A31

EXECUTION PHASES

PH 1	31A30
PH 2	31A33
PH3	31A02
PH 4	31A04
PH 5	32A27
PH 6	32A31
PH 7	32A30
PH 8	32A33
PH 9	32A02
PH10	32A04

A REGISTER (FF)

<u>A</u>	<u>NA</u>	<u>Set/A</u>	<u>Reset/A</u>	<u>Extra Set gates</u>	<u>Extra Reset gates</u>
0	3L33	3L40	3L36	3L30	2L-5L
1	3L25	3L26	3L31	3L24	2L-5L
2	3L19	3L21	3L20	3L17	2L-5L
3	3L05	3L22	3L12	3L03	2L-5L
4	4L33	4L40	4L36	4L30	2L-5L
5	4L25	4L26	4L31	4L24	2L-5L
6	4L19	4L21	4L20	4L17	2L-5L
7	4L05	4L22	4L12	4L03	2L-5L
8	3M23	3M25	3M12	3M02	2M
9	3M19	3M21	3M28	3M02	2M
10	3M31	3M29	3M27	3M02	2M
11	3M27	3M22	3M35	3M02	2M
12	4M23	4M25	4M12	4M02	2M
13	4M19	4M21	4M28	4M02	2M
14	4M31	4M29	4M37	4M02	2M
15	4M27	4M22	4M35	4M02	2M
16	14P23	14P25	14P12	14P02	16P
17	14P19	14P21	14P28	14P02	16P
18	14P31	14P29	14P37	14P02	16P
19	14P27	14P22	14P35	14P02	16P
20	15P23	15P25	15P12	15P02	16P
21	15P19	15P21	15P28	15P02	16P
22	15P31	15P29	15P37	15P02	16P
23	15P27	15P22	15P35	15P02	16P
24	14Q23	14Q25	14Q12	14Q02	16Q
25	14Q19	14Q21	14Q28	14Q02	16Q
26	14Q31	14Q29	14Q37	14Q02	16Q
27	14Q27	14Q22	14Q35	14Q02	11Q-16Q
28	15Q23	15Q25	15Q12	15Q02	13Q-16Q
29	15Q19	15Q21	15Q28	15Q02	13Q-16Q
30	15Q31	15Q29	15Q37	15Q02	13Q-16Q
31	15Q27	15Q22	15Q35	15Q02	13Q-16Q

ADDER (PR)

	PR
0	25L02
1	25L01
2	26L02
3	26L01
4	27L02
5	27L01
6	28L02
7	28L01
8	25M02
9	25M01
10	26M02
11	26M01
12	27M02
13	27M01
14	28M02
15	28M01
16	2P02
17	2P01
18	3P02
19	3P01
20	4P02
21	4P01
22	5P02
23	5P01
24	2Q02
25	2Q01
26	3Q02
27	3Q01
28	4Q02
29	4Q01
30	5Q02
31	5Q01

ADDER (G)

	<u>G</u>
0	25L06
1	25L04
2	26L06
3	26L04
4	27L06
5	27L04
6	28L06
7	28L04
8	25M06
9	25M04
10	26M06
11	26M04
12	27M06
13	27M04
14	28M06
15	28M04
16	2P06
17	2P04
18	3P06
19	3P04
20	4P06
21	4P04
22	5P06
23	5P04
24	2Q06
25	2Q04
26	3Q06
27	3Q04
28	4Q06
29	4Q04
30	5Q06
31	5Q04

ADDER (K)

	K
0	29K26
1	29K27
2	29K25
3	15N26
4	29K19
5	29K18
6	29K20
7	15N27
8	30K26
9	30K27
10	30K25
11	15N25
12	30K19
13	30K18
14	30K20
15	15N17
16	17N26
17	17N27
18	17N25
19	15N19
20	17N19
21	17N18
22	17N20
23	15N18
24	16N26
25	16N27
26	16N25
27	15N20
28	16N19
29	16N18
30	16N20
31	8P12

B REGISTER (FF).

	<u>B</u>	<u>NB</u>	<u>Set/B</u>	<u>Reset/B</u>	<u>Extra</u> <u>Set terms</u>
0	22L27	22L28	22L50	22L45	21L
1	22L31	22L26	22L46	22L44	21L
2	22L30	22L29	22L41	22L40	21L
3	22L33	22L34	22L39	22L38	21L
4	23L27	23L28	23L50	23L45	21L
5	23L31	23L26	23L46	23L44	21L
6	23L30	23L29	23L41	23L40	21L
7	23L33	23L34	23L39	23L38	21L
8	20M27	20M28	20M50	20M45	19M
9	20M31	20M26	20M46	20M44	19M
10	20M30	20M29	20M41	20M40	19M
11	20M33	20M34	20M39	20M38	19M
12	21M27	21M28	21M50	21M45	19M
13	21M31	21M36	21M46	21M44	19M
14	21M30	21M29	21M41	21M40	19M
15	21M04	21M05	21M03	21M22	19M
16	7P27	7P28	7P50	7P45	9P
17	7P31	7P26	7P46	7P44	9P
18	7P30	7P29	7P41	7P40	9P
19	7P33	7P34	7P39	7P38	9P
20	8P27	8P28	8P50	8P45	9P
21	8P31	8P26	8P46	8P44	9P
22	8P30	8P29	8P41	8P40	9P
23	8P33	8P34	8P39	8P38	9P
24	7Q27	7Q28	7Q50	7Q45	9Q
25	7Q31	7Q26	7Q46	7Q44	9Q
26	7Q30	7Q29	7Q41	7Q40	9Q
27	7Q33	7Q34	7Q39	7Q38	9Q
28	7Q02	7Q21	7Q18	7Q23	9Q
29	7Q04	7Q05	7Q03	7Q22	9Q
30	8Q02	8Q21	8Q18	8Q23	9Q
31	8Q04	8Q05	8Q03	8Q22	9Q

C REGISTER (FB)

	<u>C</u>
0	25L15
1	25L05
2	26L15
3	26L05
4	27L15
5	27L05
6	28L15
7	28L05
8	25M15
9	25M05
10	26M15
11	26M05
12	27M15
13	27M05
14	28M15
15	28M05
16	2P15
17	2P05
18	3P15
19	3P05
20	4P15
21	4P05
22	5P15
23	5P05
24	2Q15
25	2Q05
26	3Q15
27	3Q05
28	4Q15
29	4Q05
30	5Q15
31	5Q05

D REGISTER (FFS)

	<u>D</u>	<u>ND</u>	<u>Set/D</u>	<u>Reset/D</u>
0	25L23	\$	\$	25L07
1	25L28	\$	\$	25L07
2	26L23	\$	\$	26L07
3	26L28	\$	\$	26L07
4	27L23	\$	\$	27L07
5	27L28	\$	\$	27L07
6	28L23	\$	\$	28L07
7	28L28	\$	\$	28L07
8	25M23	\$	\$	25M07
9	25M28	\$	\$	25M07
10	26M23	\$	\$	26M07
11	26M28	\$	\$	26M07
12	27M23	\$	\$	27M07
13	27M28	\$	\$	27M07
14	28M23	\$	\$	28M07
15	28M28	\$	\$	28M07
16	2P23	\$	\$	2P07
17	2P28	\$	\$	2P07
18	3P23	\$	\$	3P07
19	3P28	\$	\$	3P07
20	4P23	\$	\$	4P07
21	4P28	\$	\$	4P07
22	5P23	\$	\$	5P07
23	5P28	\$	\$	5P07
24	2Q23	\$	\$	2Q07
25	2Q28	\$	\$	2Q07
26	3Q23	\$	\$	3Q07
27	3Q28	\$	\$	3Q07
28	4Q23	\$	\$	4Q07
29	4Q28	\$	\$	4Q07
30	5Q23	\$	\$	5Q07
31	5Q28	\$	\$	5Q07

DATA AND ADDRESS SWITCHES

	<u>KS</u>		<u>KSP</u>
0	17L01	15	17M44
1	17L02	16	2R01
2	17L03	17	2R02
3	17L04	18	2R07
4	17L07	19	2R08
5	17L08	20	2R44
6	17L09	21	2R43
7	17L42	22	2R40
8	17M01	23	2R09
9	17M02	24	4R01
10	17M03	25	4R02
11	17M04	26	4R07
12	17M07	27	4R08
13	17M08	28	4R44
14	17M09	29	4R09
15	17M42	30	4R40
16	18P01	31	4R43
17	18P02		
18	18P03		
19	18P04		
20	18P07		
21	18P08		
22	18P09		
23	18P42		
24	18Q01		
25	18Q02		
26	18Q03		
27	18Q04		
28	18Q07		
29	18Q08		
30	18Q09		
31	18Q42		

LR LINES (B)

LR28-0	26P14
LR29-0	16N24
LR30-0	15N24
LR31	26P30

MB LINES (BCR)

	<u>BCR/MB</u>
0	12M04
1	12M06
2	12M08
3	12M10
4	12M13
5	12M18
6	12M20
7	12M22
8	12M27
9	12M34
10	12M36
11	12M38
12	12M40
13	27M01
14	25P04
15	25P06
16	25P08
17	25P10
18	25P13
19	25P18
20	25P20
21	25P22
22	25P27
23	25P34
24	25P36
25	25P38
26	25P40
27	25P42
28	18R04
29	18R06
30	18R08
31	18R10

O REGISTER (FF)

	<u>O</u>	<u>N0</u>	<u>S/O</u>	<u>R/O</u>
1	22L04	22L05	22L03	22L22
2	22L02	22L21	22L18	22L23
3	22L06	22L07	\$	22L09
4	23L02	23L21	23L18	23L23
5	23L04	23L05	23L03	23L22
6	23L14	23L12	23L11	23L15
7	23L06	23L07	\$	23L09

P REGISTER (FF)

	<u>P</u>	<u>NP</u>	<u>Set/P</u>	<u>Reset/P</u>	<u>Extra Set Terms</u>
15	12R33	12R40	12R36	12R30	
16	12R25	12R26	12R31	12R24	
17	12R19	12R21	12R20	12R17	
18	12R05	12R22	12R12	12R03	
19	13R33	13R40	13R36	13R30	
20	13R25	13R26	13R31	13R24	
21	13R19	13R21	13R20	13R17	
22	13R05	13R22	13R12	13R03	
23	14R25	14R26	14R31	14R24	
24	14R19	14R21	14R20	14R17	
25	14R05	14R22	14R12	14R03	17S
26	16R33	16R40	16R36	16R30	
27	16R25	16R26	16R31	16R24	
28	16R19	16R21	16R20	16R17	
29	16R05	16R	16R12	16R03	17S
30	17R33	17R40	17R36	17R30	
31	17R25	17R26	17R31	17R24	
32	17R19	17R21	17R20	17R17	17S
33	17R05	17R22	17R12	17R03	17S

R REGISTER (FF)

	<u>R</u>	<u>NR</u>	<u>Set/R</u>	<u>Reset/R</u>
28	23M33	23M40	23M36	
29	23M25	23M26	23M31	23M24
30	23M19	23M21	23M20	23M17
31	23M05	23M22	23M12	23M03

FAST MEMORY

	<u>RR</u>		<u>RW</u>
0	5K43	0	13L17
1	5K41	1	13L05
2	5K09	2	13L19
3	5K02	3	13L18
4	5K45	4	13L28
5	5K46	5	13L27
6	5K04	6	13L25
7	5K01	7	13L26
8	16K43	8	13L34
9	16K41	9	13L35
10	16K09	10	13L41
11	16K02	11	13L36
12	16K45	12	13L47
13	16K46	13	13L46
14	16K04	14	13L44
15	16K01	15	13L45
16	1S43	16	10S17
17	1S41	17	10S05
18	1S09	18	10S19
19	1S02	19	10S18
20	1S45	20	10S28
21	1S46	21	10S27
22	1S04	22	10S25
23	1S01	23	10S26
24	1T43	24	10S34
25	1T41	25	10S35
26	1T09	26	10S41
27	1T02	27	10S36
28	1T45	28	10S47
29	1T46	29	10S46
30	1T04	30	10S44
31	1T01	31	10S45


SUM BUSS

	<u>S</u>	<u>Extra Gates</u>
0	25L19	30L
1	25L17	
2	26L19	
3	26L17	
4	27L19	
5	27L17	
6	28L19	
7	28L17	
8	25M19	
9	25M17	
10	26M19	
11	26M17	
12	27M19	
13	27M17	
14	28M19	
15	28M17	
16	02P19	
17	2P17	
18	3P19	
19	3P17	
20	4P19	
21	5P17	
22	5P19	
23	5P17	1Q
24	02Q19	
25	2Q17	
26	3Q19	
27	3Q17	
28	4Q19	
29	4Q17	
30	5Q19	
31	5Q17	8N


12/30/70
2/22/68
Cordance

Σ 5

MEMORY PROTET VIOLATION (TRAP TO 40)




FT25 MEMORY PROTECT (IN)




Σ5 MEMORY PROTECT
(IN)

FT25 MEMORY PROTECT (2N)




Σ 5 MEMORY PROTECT
(2N)

FT25 MEMORY PROTECT (3N)




Σ5 MEMORY PROTECT

(3N)



22.2


FT25 MEMORY PROTECT₆ (4N)






$\Sigma 5$ MEMORY PROTECT
(4N)

$\Sigma 5$ DIO LOGIC

4/69
Cochane





Σ5 FLOAT OPTION 8218

CHRANE

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
A	XT 10	IT 17	BT 16		IT 25	BT 11		Y	IT 25			IT 16	XT 10	BT 10	BT 20	LT 20	LT 18	BT 11	IT 16			IT 26	GT 11	FT 22	XT 10		ST 14					
B	ZT 26	FT 42	IT 16	IT 16	BT 16	BT 16	X			IT 16	X	IT 16	XT 10	FT 26	FT 26	FT 26	FT 26	XT 10	IT 16	X	LT 42	LT 42	LT 42	LT 18	LT 42	LT 42	LT 18	LT 42	LT 42			
C	XT 10	FT 41	FT 22	FT 41	GT 12	FT 41			GT 12	BT 10	FT 22	FT 41	GT 12	FT 41	FT 22	IT 16	GT 12	GT 11	FT 18	FT 22	FT 18	GT 12	FT 18	FT 22	XT 10	GT 12	FT 22	GT 12	FT 22			
D	ZT 23	LT 42	LT 42	LT 18		LT 42	LT 42	LT 42	LT 42	LT 18	LT 42	LT 42	LT 10	LT 18	LT 42	LT 42	LT 42	LT 42	XT 10	LT 42	LT 42	LT 42	LT 18	LT 42	LT 10	LT 18	LT 42	LT 42				
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

CLOCK WIRES

```

32D04 -TO- 09A01
↑ 06 —— 05B09
 08 —— 31B01
 10 —— 03C01
 17 —— 06C01
 19 —— 08C01
 21 —— 11C01
 24 —— 17C01
 33 —— 25C01
 36 —— 27C01
 43 —— 18D09
32D47 -TO- 31D09

```


PHASE TEST POINTS

```

PH1-03C06
PH2-21C06
PH3-26C06
PH4-31B27
PH5-09A21
PH6-09A05
PH7-09A12
PH8-09A07
PH9-30C06
PH10-31B06

```


5 FLOAT SWITCH DISPLAY.



Note: To display FLOAT registers on PCP panel with ST14 switch module,
the Register Selection Switch must be on EXT.

EXU.LOC.140

EXU.LOC.19

 $\Sigma 5$ FLOAT BOX DIAG. 32C (ID FAL) NEW 5/7 DIAG. 408 (ID FAL)

Float Add Long Example

SIGMA 5 FLOAT PHASES

<u>PF</u>		<u>NFF</u>		<u>S/FF</u>	<u>R/FF</u>	<u>C/</u>
PH1	3C06	NPH1	3C07	\$	09	01
PH2	21C06	NPH2	21C07	\$	09	01
PH3	21C06	NPH3	26C07	\$	09	01
PH4	31B27	NPH4	31B28	50	45	01
NPH5	9A02	PH5	0A21	18	23	01
NPH6	9A04	PH6	9A05	03	22	01
NPH7	9A14	PH7	9A12	11	15	01
NPH8	9A06	PH8	9A07	\$	09	01
PH9	30C06	NPH9	30C07	\$	09	01
PH10	31B06	NPH10	31B07	\$	09	01

A-REGISTER (FLOAT)

<u>FF</u>	<u>NFF</u>	<u>S/</u>	<u>R/</u>	<u>C/</u>
A0	11C31	26	46	44
1	11C30	29	41	40
2	11C33	34	39	38
3	11C27	28	50	45
4	16C30	29	41	40
5	16C31	26	46	44
6	16C27	28	50	45
7	16C33	34	39	38
8	16C02	21	18	23
9	16C04	05	03	22
10	16C14	12	11	15
11	21C33	34	39	38
12	21C30	29	41	40
13	21C31	26	46	44
14	21C27	28	30	45
15	21C04	05	03	22
16	21C02	21	18	23
17	21C14	12	11	15
18	26C14	12	11	15
19	26C33	34	39	38
20	26C30	29	41	40
21	26C31	26	46	44
22	26C27	28	50	45
23	26C04	05	03	22
24	26C02	21	18	23
25	30C14	12	11	15
26	30C04	05	03	22
27	30C02	21	18	23
28	30C30	29	41	40
29	30C31	26	46	44
30	30C27	28	50	45
A31	30C33	34	39	38
A47	1C06	07	\$	09
48	1C02	21	18	23
49	1C04	05	03	22
50	1C14	12	11	15
51	1C33	34	39	38
52	1C30	29	41	40
53	1C31	26	46	44
54	1C27	28	50	45
55	3C04	05	03	22
56	3C33	34	39	38
57	3C02	21	18	23
58	3C14	12	11	15
59	3C30	29	41	40
60	3C31	26	46	44
61	3C27	28	50	45
62	6C27	28	50	45
63	6C04	05	03	22
64	6C33	34	39	38
65	6C02	21	18	23
66	6C14	12	11	15
67	6C30	29	41	40
68	6C31	26	46	44
69	11C04	05	03	22
70	11C02	21	18	23
A71	11C14	12	11	15

ADDER PR (FLOAT)

PRO	
1	8D01
2	8D02
3	9D01
4	9D02
5	11D01
6	11D02
7	13D01
8	13D02
9	14D01
10	14D02
11	15D01
12	15D02
13	17D01
14	17D02
15	18D01
16	18D02
17	21D01
18	21D02
19	22D01
20	22D02
21	24D01
22	24D02
23	25D01
24	25D02
25	26D01
26	26D02
27	27D01
28	27D02
29	30D01
30	30D02
PR31	31D01
PR46	31D02
47	11B01
48	11B02
49	10B01
50	10B02
51	9B01
52	9B02
53	7B01
54	7B02
55	6B01
56	6B02
57	5B01
58	5B02
59	4B01
60	4B02
61	2B01
62	2B02
63	1B01
64	1B02
65	1D01
66	1D02
67	2D01
68	2D02
69	6D01
70	6D02
71	7D01
	7D02

ADDER G (FLOAT)

G0	8D04
1	8D06
2	9D04
3	9D06
4	11D04
5	11D06
6	13D04
7	13D06
8	14D04
9	14D06
10	15D04
11	15D06
12	17D04
13	17D06
14	18D04
15	18D06
16	21D04
17	21D06
18	22D04
19	22D06
20	24D04
21	24D06
22	25D09
23	25D06
24	26D04
25	26D06
26	27D04
27	27D06
28	30D04
29	30D06
30	31D04
G31	31D06
G46	11B04
G47	11B06
48	10B04
49	10B06
50	9B04
51	9B06
52	7B04
53	7B06
54	6B04
55	6B06
56	5B04
57	5B06
58	4B04
59	4B06
60	2B04
61	2B06
62	1B04
63	1B06
64	1D04
65	1D06
66	2D04
67	2D06
68	6D04
69	6D06
70	7D04
71	7D06

ADDER K (FLOAT)

K0	10D26
1	10D27
2	10D25
3	9D26
4	10D19
5	10D18
6	10D20
7	19D27
8	16D26
9	16D27
10	16D25
11	19D25
12	16D19
13	16D18
14	16D20
15	19D17
16	23D26
17	23D27
18	23D25
19	19D19
20	23D19
21	23D18
22	23D20
23	19D18
24	29D26
25	29D27
26	29D25
27	19D20
28	29D19
29	29D18
30	29D20
K31	27B27
K46	5D28
47	5D26
48	8B26
49	8B27
50	8B25
51	5D27
52	8B19
53	8B18
54	8B20
55	5D25
56	3B26
57	3B27
58	3B23
59	5D19
60	3B19
61	3B18
62	3B20
63	5D18
64	3D26
65	3D27
66	3D23
67	5D20
68	3D19
69	3D18
70	3D20
71	10D22

B-REGISTER (FICAT)

<u>FF</u>	<u>NFF</u>	<u>S/</u>	<u>R/</u>	<u>C/</u>
BO	17C41	43	\$	42
1	17C37	39	\$	42
2	17C33	35	\$	42
3	17C29	31	\$	42
4	17C03	05	\$	09
5	17C07	15	\$	09
6	17C17	19	\$	09
7	17C21	27	\$	09
8	16C06	07	\$	09
9	31C03	05	\$	09
10	31C07	15	\$	09
11	31C17	19	\$	09
12	31C21	27	\$	09
13	29C03	05	\$	09
14	29C07	15	\$	09
15	29C17	19	\$	09
16	29C21	27	\$	09
17	27C03	05	\$	09
18	27C07	15	\$	09
19	27C17	19	\$	09
20	27C21	27	\$	09
21	25C03	05	\$	09
22	25C07	15	\$	09
23	25C17	19	\$	09
24	25C21	27	\$	09
25	20C03	05	\$	09
26	20C07	15	\$	09
27	20C17	19	\$	09
28	20C21	27	\$	09
29	18C03	05	\$	09
30	18C07	15	\$	09
31	18C17	19	\$	09
B48	31C41	43	\$	42
49	31C37	39	\$	42
50	31C33	35	\$	42
51	31C29	31	\$	42
52	29C41	43	\$	42
53	29C37	39	\$	42
54	29C35	35	\$	42
55	29C29	31	\$	42
56	27C41	43	\$	42
57	27C37	39	\$	42
58	23C33	35	\$	42
59	27C29	31	\$	42
60	25C41	43	\$	42
61	25C37	39	\$	42
62	25C33	35	\$	42
63	25C29	31	\$	42
64	20C41	43	\$	42
65	20C37	39	\$	42
66	20C33	35	\$	42
67	20C29	31	\$	42
68	18C41	43	\$	42
69	18C37	39	\$	42
70	18C33	35	\$	42
71	18C29	31	\$	42

C GATES (FLOAT)

CO	8D05
1	8D15
2	9D05
3	9D15
4	11D05
5	11D15
6	13D05
7	13D15
8	14D05
9	14D15
10	15D05
11	15D15
12	17D05
13	17D15
14	18D05
15	18D15
16	a1D05
17	21D15
18	22D05
19	22D15
20	24D05
21	24D15
22	25D05
23	25D15
24	26D05
25	26D15
26	27D05
27	27D15
28	30D05
29	30D15
30	31D05
31	31D15
C46	11B05
47	11B15
48	10B05
49	10B15
50	9B05
51	9B15
52	7B05
53	7B15
54	6B05
55	6B15
56	5B05
57	5B15
58	4B05
59	4B15
60	2B05
61	2B15
62	1B05
63	1B15
64	1D05
65	1D15
66	2D05
67	2D15
68	6D05
69	6D15
70	7D05
71	7D15

D-REGISTER (FLOAT)

<u>FF</u>	<u>NFF</u>	<u>S/</u>	<u>R/</u>	<u>C/</u>
DO	BD28	\$	\$	09
1	8D23	\$	\$	09
2	9D28	\$	\$	09
3	9D23	\$	\$	09
4	11D28	\$	\$	09
5	11D23	\$	\$	09
6	13D28	\$	\$	09
7	13D23	\$	\$	09
8	14D28	\$	\$	09
9	14D23	\$	\$	09
10	15D28	\$	\$	09
11	15D23	\$	\$	09
12	17D28	\$	\$	09
13	17D23	\$	\$	09
14	18D28	\$	\$	09
15	18D23	\$	\$	09
16	21D28	\$	\$	09
17	21D23	\$	\$	09
18	22D28	\$	\$	09
19	22D23	\$	\$	09
20	24D28	\$	\$	09
21	24D23	\$	\$	09
22	25D28	\$	\$	09
23	25D23	\$	\$	09
24	26D28	\$	\$	09
25	26D23	\$	\$	09
26	27D28	\$	\$	09
27	27D23	\$	\$	09
28	30D28	\$	\$	09
29	30D23	\$	\$	09
30	31D28	\$	\$	09
31	31D23	\$	\$	09
D46	11B28	\$	\$	09
D47	11B23	\$	\$	09
48	10B28	\$	\$	09
49	10B25	\$	\$	09
50	9B28	\$	\$	09
51	9B23	\$	\$	09
52	7B28	\$	\$	09
53	7B35	\$	\$	09
54	6B28	\$	\$	09
55	6B23	\$	\$	09
56	5B28	\$	\$	09
57	7b23	\$	\$	09
58	4B28	\$	\$	09
59	4B23	\$	\$	09
60	2B28	\$	\$	09
61	2B23	\$	\$	09
62	1B28	\$	\$	09
63	1B23	\$	\$	09
64	1D28	\$	\$	09
65	1D23	\$	\$	09
66	2D28	\$	\$	09
67	2D23	\$	\$	09
68	6D28	\$	\$	09
69	6D23	\$	\$	09
70	7D28	\$	\$	09
71	7D23	\$	\$	09

E-REGISTER (FLOAT)

<u>FF</u>	<u>NFF</u>	<u>S/</u>	<u>R/</u>	<u>C/</u>
E0	8C33	40	36	30
E1	8C25	26	31	24
E2	8C19	21	20	17
E3	8C05	22	12	03
E4	10C33	40	36	30
E5	10C25	26	31	24
E6	10C19	21	20	17
E7	10C05	22	12	03

F-REGISTER (*FLOAT*)

<u>FF</u>		<u>NFF</u>	<u>S/</u>	<u>R/</u>	<u>C/</u>
F0	TC33	40	36	30	01
F1	TC25	26	31	24	01
F2	7C19	21	20	17	01
F3	7C05	22	12	03	01
F4	12C33	40	36	30	01
F5	12C25	26	31	24	01
F6	12C19	21	20	17	01
F7	12C05	22	12	03	01

FP GATES (FLOAT)


FPO	
1	15B37
2	15B33
3	15B34
4	15B35
5	15B18
6	15B13
7	15B14
8	15B15
9	16B37
10	16B33
11	16B34
12	16B35
13	16B18
14	16B13
15	16B14
16	16B15
17	17B37
18	17B33
19	17B34
20	17B35
21	17B18
22	17B13
23	17B14
24	17B15
25	18B37
26	18B33
27	18B34
28	18B35
29	18B18
30	18B13
FP31	18B14
	18B15

S, BUS (FLOAT)

S0	8D17
1	8D19
2	9D17
3	9D19
4	11D17
5	11D19
6	13D17
7	13D19
8	14D17
9	14D19
10	15D17
11	15D19
12	17D17
13	17D19
14	18D17
15	18D19
16	21D17
17	21D19
18	22D17
19	22D19
20	24D17
21	24D19
22	25D17
23	25D19
24	26D17
25	26D19
26	27D17
27	27D19
28	30D17
29	30D19
30	31D17
S31	31D19
S46	11B17
47	11B19
48	10B17
49	10B19
50	9B17
51	9B19
52	7B17
53	7B19
54	6B17
55	6B19
56	5B17
57	5B19
58	4B17
59	4B19
60	2B17
61	2B19
62	1B17
63	1B19
64	1D17
65	1D19
66	2D17
67	2D19
68	6D17
69	6D19
70	7D17
S71	7D19


$\Sigma 5$

SW. REAL TIME CLOCK MODULE ST14 (3K)



Σ5 CPU INTERRUPT SERVICE LOGIC


TO 3.5 EV.



LT16 INTERRUPT








$\Sigma 5$ (25R)

OVERRIDE GROUP



POWER FAIL SAFE

12/30/70
Circuits



POWER ON
[50]









$\Sigma 5$ (25R)

POWER OFF
[51]

LT16 INTERRUPT Σ5(2GR)

OVERRIDE GROUP

Cochane



COUNTER #1

[52]

Σ5 (2GR)

OPTIONAL

Page 1-53









COUNTER #2

[53]

LT16 INTERRUPT Σ5 (27R)

OVERRIDE GROUP

Address



COUNTER #3

[54]

Σ5 (27R)











COUNTER #4

[55]

LT16 INTERRUPT Σ5 (28R)

OVERRIDE GROUP

Indirect



MEM. PARITY

[56]

Σ5 (28R)

PAGE 1 OF 2









UNASSIGNED

[57]

LT16 INTERRUPT Σ5 (29K)

COUNTER GROUP

Cochrane



[58]


Σ5 (29R)
OPTIONAL

[59]

Page 105

LTI6 INTERRUPT $\Sigma 5$ (30R) (COUNTER GROUP)









Cochrane



LT16 INTERRUPT Σ5 (3IR)

INPUT/OUTPUT GROUP


Cochrane



[5C]

Σ5 (3IR)


INTERRUPT PRI. Y CHAIN Σ5




* NOTE
OVERRIDE GROUP
ALWAYS FIRST PRIORITY

Cochrane

$\Sigma 5$ IIOP SIO TIMING





FT25 INTEGRAL IOP (5K)



FT25

INTEGRAL IOP 23K


 $\Sigma 5$ INTEGRAL IOP

(23K)

NIQFR9 = STATUS


IOFR9 = LSB BYTE ADDR. BIT RR8/RR9 \rightarrow P32 f P33

Page 1-62



INTEGRAL IOP (15)


FT25




Σ5 INTEGRAL IOP

(15) NIOFR9 = BYTE ADDRESS
IOFR9 = BYTE COUNT

Page 103



FT25 INTEGRAL IOP₆ (IT)




SUMMARY OF INTEGRAL TOPICS


I0FR8-NI0FR9= MS BYTE COMMAND DBW ADDR 44 42 40 39 14 8 7 6 5
I0FR8-I0FR9= LS " " " ,


FT25

INTEGRAL IOP (5T)



Σ5 INTEGRAL IOP

(5T) NIOFR9 = BYTE ADDRESS
IOFR9 = BYTE COUNT




NOTE

1. INTEGRAL IOP ONLY.
5F & 7F REMOVE



2. IIOP & MIOP OR SIOP
5F & 7F INSTALLED

3. MIOP ONLY
9F & 7F REMOVE
5F INSTALLED


4. PRIORITY EXAMPLE



IO PRIORITY IS 1st - SIOP
2nd - MIOP
3rd - IIOP



NIOPEX 29 → 25



COCHRANE
4/30/69

FRI Σ7

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
A	BT 18	IT 16	BT 16	GT 11	GT 11	FT 22	XT 10	FT 22	GT 11	GT 11	FT 22	FT 22	FT 22	GT 11	LT 14	LT 14	IT 16	IT 16	IT 26	LT 20	IT 20	XT 10	LT 14	LT 20	IT 24	IT 20	IT 25	IT 25	BT 16	32 K		
B	32 H Y	31 H Y	IT 16	IT 26	LT 14	LT 14	XT 10	LT 14	BT 10	BT 11	LT 14	BT 10	IT 26	BT 11	AT 21	IT 25	ZT 23	LT 21	IT 16	LT 13	IT 25	IT 25	XT 10	IT 16	IT 25	BT 16	IT 11	XT 10	XT 10	32 U L		
C	32 G Y	IT 16	IT 26	LT 21	BT 18	BT 11	LT 14	XT 10	LT 14	IT 20	IT 20	BT 10	IT 20	BT 10	XT 10	IT 20	IT 26	IT 20	IT 26	IT 10	LT 20	IT 26	LT 20	IT 20	LT 14	LT 14	LT 14	LT 14	LT 14	LT 14		
D	IT 16	IT 20	IT 20	IT 20	IT 20	IT 26	LT 20	XT 10	LT 21	IT 16	LT 20	AT 11	IT 16	IT 20	IT 10	IT 20	IT 10	IT 10	LT 14	IT 10	LT 14	IT 25	IT 16	IT 25	IT 25	31 N 32 N	31 N 32 N					
E	AT 21	IT 25	IT 25	BT 11	BT 11	IT 16	XT 10	LT 20	LT 14	IT 26	FT 22	IT 16	ZT 23	XT 10	IT 16	LT 21	LT 13	BT 13	BT 17	IT 11	IT 25	XT 10	BT 11	IT 26	LT 13	FT 22	GT 11	FT 22	LT 13	31 U		
F	IT 16	IT 26	IT 20	IT 20	LT 20	IT 25	LT 13	LT 13	LT 13	LT 14	BT 11	GT 10	IT 22	XT 10	IT 22	GT 11	IT 25	LT 20	IT 25	LT 20	32 Q	32 Q										
G	32 C Y	BT 11	BT 11	IT 16	BT 11	XT 10	IT 16	IT 20	IT 25	BT 11	IT 25	BT 11	IT 16	IT 24	IT 14	LT 21	LT 20	XT 10	IT 25	LT 20	IT 20	IT 16	IT 20	IT 16	LT 21	LT 21	LT 21	LT 21	LT 21			
H	32 B B	IT 25	LT 21	IT 16	LT 21	LT 21	LT 14	IT 25	BT 11	LT 20	IT 16	XT 10	IT 26	IT 20	LT 20	LT 20	IT 20	LT 20	IT 24	LT 20	IT 20	XT 10	IT 20	BT 11	BT 10	BT 16	30 S 31 S 32 S	30 S 31 S 32 S				
J	BT 10	BT 16	BT 11	BT 11	BT 11	BT 11	BT 11	BT 10	BT 11	BT 10	BT 11	BT 10	LT 14	XT 10	IT 16	IT 16	IT 24	LT 20	IT 20	IT 20	LT 20	IT 20	IT 20	IT 20	BT 11	LT 21	32 T	32 T				
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

F = FLOATING POINT 8418
D = DECIMAL ARITHMETIC 8419

8418

FR2 Σ7

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
K	I	A	30 U	AT 11	IT 16	XT 10	IT 26	AT 21	IT 16	FT 22	FT 16	IT 26	XT 10	FT 18	FT 18	FT 22	FT 22	FT 17	FT 17	FT 17	FT 13	LT 18	LT 18	LT 18	LT 16	IT 16	FT 17	FT 22	XT 10	FT 17	FT 17			
L	I	B		IT 16	AT 11	BT 18	BT 16	XT 10	FT 18	GT 11	FT 18	GT 11	FT 22	FT 17	FT 17	XT 10	FT 17	FT 10	FT 17	FT 17	FT 10	FT 17	FT 17	BT 16	XT 10	LT 21	XT 10	FT 25	FT 25	FT 25	FT 25	FT 25	FT 25	
M	32 R		LT 21	AT 21		BT 17		LT 17	LT 17		LT 17	LT 17	IT 16		BT 17	LT 17	LT 10	BT 18	BT 17	BT 17														
N	I	D	2 D		AT 11		AT 11	BT 16		BT 17	XT 10		IT 26	XT 10	IT 16		AT 21	IT 16	LT 21		LT 18	XT 10		LT 18	LT 18	FT 22		GT 11	GT 10	FT 17	FT 17	FT 17		
P	ZT 23		AT 11	BT 16	AT 21	IT 16	XT 10	BT 16	LT 21	LT 20	BT 16	LT 13	LT 21	AT 11	XT 10	DT 16	FT 17	GT 11	FT 17	GT 11	GT 10	FT 17	GT 10	FT 22	XT 10	LT 17	LT 17	LT 17	LT 16	XT 10				
Q	I	F		AT 11	IT 16		AT 11	IT 17	LT 17	IT 17		LT 13	BT 17	XT 10	BT 17		BT 17	IT 16	FT 18		BT 16	IT 16		XT 10	FT 22	FT 22		BT 16	AT 11	FT 25	FT 25	FT 25	FT 25	
R	A 32 M		XT 10	AT 21		LT 17	LT 17	LT 17	LT 17		FT 17	FT 17	GT 11	LT 17		LT 17	LT 17	LT 17		XT 10	IT 16		BT 16	LT 17	LT 17		LT 17	LT 17	FT 17	GT 11	FT 22			
S	I	H	2 H	3 H		IT 16	BT 18	XT 10	AT 21	FT 17	FT 17	AT 11	BT 16	AT 11	FT 17	FT 17	GT 11	FT 22	FT 22	FT 18	FT 18	BT 16	XT 10	BT 16	IT 16	IT 16	BT 16	BT 16	FT 22	FT 17	FT 17	GT 11	FT 17	XT 10
T	I	J		BT 18	FT 22	IT 16	XT 10	FT 17	FT 17	FT 17	FT 17	IT 17	IT 26	LT 18	AT 11	FT 25	FT 25	FT 25	FT 25	IT 26	BT 18	IT 16	IT 26	LT 18	LT 18	XT 10	BT 17	IT 25	AT 11	FT 25	FT 25	FT 25	FT 25	
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		

F = FLOATING POINT 8418

F GISTER EXTENSION 8416

R GISTER EXTENSION INTERFACE

D = DECIMAL UNIT 8419

8-15

400

R3 Σ7

32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1					
RC	RC	RC	AT	ZT	AT	ZT	AT	ZT	AT	ZT	AT	HT	DT	DT	HT	HT	HT	HT	DT	HT	LT	XT	FT	BT	LT	DT	XT									
2	1	31	23	23	23	23	23	23	23	23	23	15	14	15	14	16	15	16	15	14	16	29	10	22	17	14	16	10								
B	E	K	RX	RX																																
AT	AT	LT	BT	AT	BT	FT	AT	IT	IT	IT	IT	BT	FT	BT	XT	BT	AT	DT	HT	LT	IT	BT	LT	LT	LT	IT	LT	LT	XT	V						
10 Q 27	11 J 26 PR3	13 16	13 16	26	12	16	16	24	24	11	22	17	10	11	11	14	15	21	25	11	21	13	13	16	21	25	21	10	V							
AT	BT	ST		AT	BT	AT	XT	ST	LT	LT	LT	LT	BT	IT	LT	LT	LT	LT	16	16	16	13	28	FT	IT	IT	BT	IT	CT	IW	W					
11 P 30	17 17	27		13 17	12	10	14	16	16	16	16	16	16	25	16	16	16	16	13	28	25	25	11	25	10	16	25		Y							
F ¹	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	BT	AT	BT	XT	FT	FT	FT	FT	FT	FT	FT	IT	IT	IT	IT	IT	Y					
25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	10	12	16	10	25	25	25	25	25	25	25	25	24	16	Y						
M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	M	Y						
AT	LT		AT	AT	BT	BT	IT	BT		AT		LT	LT	LT	LT		AT		LT	LT	LT	LT	LT	IT	BT	XT		ST	J							
11	26	13	11	11	17	16	25	17		11		16	16	16	16		11		16	16	16	16	16	16	18	10		14	J							
(PRIORITY INTERRUPT CHASSIS 8421)																																				
AT	FT	LT	IT	LT	IT	FT	FT	FT	FT	FT	FT	FT	XT	10	AT	IT	AT	BT	AT	BT	AT	IT	AT	IT	LT	LT	LT	IT	BT	A						
11	27	13	25	12	16	27	26	26	26	26	26	26	10	11	16	11	11	11	11	12	25	11	25	13	10	24	FT	IT	24	FT						
(MULTIPLEXING IOP 8471)																																				
XT	FT	FT	FT	BT	FT	XT	FT	FT	FT	FT	FT	FT	IT	16	25	11	16	25	11	10	24	FT	24	BT	AT	FT	27	LT	B							
10	23	23	23	11	23	10	24	24	27	27	16	25	11	16	25	11	10															B				
32C	31C	FT	FT	FT	FT	FT	FT	FT	FT	FT	BT	LT	IT	IT	IT	IT	XT	AT	LT	AT	IT	IT	FT	9C	XT	10	FT	24	FT	LT	C					
Y	Y	24	24	24	24	24	24	24	24	24	11	13	25	25	25	25	10	12	26	13	25	24	24	9C	XT	10	FT	24	FT	21	LT	13	16	25	C	
AT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	FT	HT	DT	DT	AT	11		D					
32D	31D	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	25	D
10-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	18-20	8-F	10-17	0-7	OF		D		
EA	EA	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	D		
32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1					

M = MAP 8415 XT19 CL. TERM. NO MAP

MP = MEM. PROTECT 8414

I = IO CHANNEL EXTENSION 8472

C = COUNTER INTERRUPT

P = PWR FAIL SAFE 8413

RX = REGISTER EXTENTION INTERFACE UNIT


RC = RIBBON CABLE

Page 3


1

COCHRANE
5/16/69


SHEET 1 OF 2

 $\Sigma 7$ CLOCKS

P 39 G 5



Σ7 CK GENERATION
FOR FAST MEMORY



T6L-HIGH
MBB, MCC, MDD, MEE - LOW
MRQ/I - LOW

S/HALT 20A50 GND


Q = 25

SEL. ADD. SW'S = ZERO

STORE SEL. ADD. SW DOWN


$\Sigma 7$ REGISTER (OIT)

FG10/FT25





$\Sigma 7$ REGISTER (15T)

FG10/FT25




FT25

OIT





$\Sigma 7$
REGISTER OIT RRO-RR7
Page 2-8



FT25

15T




Σ7

REGISTER 15T RR8-RR15

Page 2-9

FT25 OIL



CK
RWB2
13
31
CLOCK

RW16
35
RW17
34
RW18
19
RW19
12
RW20
33
RW21
28
RW22
17
RW23
11

43 RR16

41 RR17

9 RR18

2 RR19

45 RR20

46 RR21

4 RR22

1 RR23

18 LR31-2


29 LR30-2

30 LR29-2

LR28-2
25
NRP27
27
NRP26
26
NRP23
20
NRP24
21
NRP25
22
NLR28-2
23


REGISTER OIL RR16-RR23

Page 2-10



FT25


OIQ







Σ7


REGISTET (01Q RR24-RR31)







$\Sigma 7$ WATCHDOG TIMER TRAP (46)



{7 MEMORY CYCLE CONTROL







MEMORY CYCLE CONTROL

FAMILY TERMS

<u>SIGNAL NAME</u>	<u>TEST POINT</u>	<u>SIGNAL NAME</u>	<u>TEST POINT</u>
FABC	31J47	FAS4	
FABO	24J45	FAS5	
FABO/1	24J02	FAS6	32J46
FABO/2	24J46	FAS7	23J02
FABOA	24J35	FAS8	23J01
FABOA/1	30H02	FAS9	27H30
FABOA/2	22J01	FAS10	32J01
FABOX	23J47	FAS11	27H14
FABR	30Q15	FAS12	27H22
NFA BRANCH	25H01	FAS13	27J35
FABS	28H44	FAS14	23J03
FABSA	28H25	FAS15	23J44
FACAL	22J02	FAS16	23J45
FACV	22J13	FAS17	23J04
FADE	32J04	FAS18	25H46
FADIO	30H13	FAS19	30J46
FADIV	20J45	FAS21	20J04
FADIVH	6H36	FAS22	29H14
FADIVW	3J33	FAS23	29H30
FADW	32J45	FAS24	29H22
FAFL	25J13	FAS25	
FAFLM	25J46	FAS26	21J13
FAFLMD	25J02	FAST/1	26H30
FAFLAS	25J35	FAST	27J02
FAFRR	27Q17	FASTA	24J01
FAFRR/1	24H35	FATR	28H47
FAILL	28H15	FAW	29H23
FAIM	27J01	FUANLZ	31J41
FAIO	25H31	FUBAL	31J46
FAIO/1	22J35	FUCS	31J36
FAMDSF	16Q27	FUCVS	21J36
FAMDSE/D	20J03	FUEBS	20H11
FAMDSF/M	24H36	FUEBSA	28H28
FAMUL	19J46	FUEBS8	31J18
FAMULH	25J46	FUEBS9	31J19
FAMULI	26J01	FUEBS14	31J05
FAMULNH	26J35	FUEXU	31J45
FAMULW		FULAD	31J25
FANIMP	26H23	FULCD	31J27
FAPRIV	27J13	FULD	31J01
FAPSD	26J02	FULS	31J35
FARWD	28H05	FULRP	27J46
FASH	23H13	FUMMC	31J44
FASHFL	23H46	FUMTH	21J02
FASHFX	23H02	FUSID	31J26
FATR	28H47	FUSTH	21J46
FATRA	28H27	FUSTS	31J34
FATR5	24J13	FUWAIT	21J35
FAS1	30J35	FAFLD	25J45
FAS2	32J03	FUAD	28G46
FAS3	31J28	FUAND	
		FUAWM	28G45

PHASES

Register	FF	NFF	S/FF	R/FF	C/FF	FF/L
PCP1	20A31	26	46	44	1	17B
2	20A30	29	41	40	1	
3	20A33	34	39	38	1	
4	20A02	21	18	23	1	
5	20A04	5	3	22	1	
6	20A14	12	11	15	1	
7	20A06	7	\$	9	1	
PRE1	07F27	28	50	.	1	17B
2	07F31	26	46	.	1	
3	07F30	29	41	.	1	
4	07F33	34	39	.	1	
PH1	27A27	28	50	.	1	17B
2	27A31	26	46	.	1	17B
3	27A30	29	41	.	1	
4	27A33	34	39	.	1	17B
5	27A02	21	18	.	1	
6	27A04	5	3	.	1	
7	27A14	12	11	.	1	
8	27A06	7	\$.	1	17B
9	26A27	28	50	.	1	
10	26A31	26	46	.	1	
11	26A30	29	41	.	1	
12	26A06	7	\$.	1	
13	26A02	21	18	.	1	
14	26A04	5	3	.	1	
15	26A14	12	11	.	1	
PHA	26A33	34	39	38	1	

A- REGISTER

<u>REGISTER</u>	<u>FF</u>	<u>NFF</u>	<u>S/FF</u>	<u>R/FF</u>	<u>C/FF</u>
A0	05S23	25	12		
1	05S19	21	28	2	1
2	05S31	29	37		1
3	05S27	22	35		1
4	06S23	25	12		1
5	06S19	21	28		1
6	06S31	29	37		1
7	06S27	22	35		1
8	19S23	25	12		1
9	19S19	21	28		1
10	19S31	29	37		1
11	19S27	22	35		1
12	20S23	25	12		1
13	20S19	21	28		1
14	20S31	29	37		1
15	12L23	22	35		1
16	12L23	25	12		1
17	12L31	21	28		1
18	12L31	29	37		1
19	12L27	22	35		1
20	13L23	25	12		1
21	13L19	21	28		1
A22	13L31	22	37		1
23	13L27	22	35		1
24	3N23	25	12		1
25	3N19	21	28	2	1
26	3N31	29	37		
27	3N27	22	35		
28	4N23	25	12		
29	4N19	21	28		
30	4N31	29	37		
31	4N27	22	35		
47	8N4	5	3		
48	22T23	25	12		
49	22T19	21	28		
50	22T31	29	37		
51	22T27	22	35		
52	23T23	25	12		
53	23T19	21	28		
54	23T31	29	37		
55	23T27	22	35		
56	12K23	25	12		
57	12K19	21	28		
58	12K31	29	37		
59	12K27	22	35		
A60	13K23	25	12		
61	13K19	21	28		
62	13K31	29	37		
63	13K27	22	35		
64	9L23	25	12		
65	9L19	21	28		
66	9L31	29	37		
67	9L27	22	35		
68	10L23	25	12		
69	10L19	21	28		
70	10L31	29	37		
71	10L27	22	35		

ADDER (PR)

Signal	Test Point	Signal	Test Point
PR0	5R17	PR29	5P31
PR1	5R31	PR30	6P17
PR2	6R17	PR31	6P31
PR3	6R31	PR32	19Q31
PR4	8R17	PR47	25Q31
PR5	8R31	PR48	24R17
PR6	9R17	PR49	24R31
PR7	9R31	PR50	25R17
PR8	15R17	PR51	25R31
PR9	15R31	PR52	26R17
PR10	16R17	PR53	26R31
PR11	16R31	PR54	27R17
PR12	17R17	PR55	27R31
PR13	17R31	PR56	20M17
PR14	19R17	PR57	20M31
PR15	19R31	PR58	21M17
PR16	12M17	PR59	21M31
PR17	12M31	PR60	23M17
PR18	13M17	PR61	23M31
PR19	13M31	PR62	24M17
PR20	15M17	PR63	24M31
PR21	15M31	PR64	5M17
PR22	16M17	PR65	5M31
PR23	16M31	PR66	6M17
PR24	3P17	PR67	6M31
PR25	3P31	PR68	8M17
PR26	4P17	PR69	8M31
PR27	4P31	PR70	9M17
PR28	5P17	PR71	9M31

ADDER (G)

Signal	Test Point	Signal	Test Point	Signal	Test Point
G0	5R19	G22	16M19	G59	21M29
G1	5R29	G23	16M29	G60	23M19
G2	6R19	G24	3P19	G61	23M29
G3	6R29	G25	3P29	G62	24M19
G4	8R19	G26	4P19	G63	24M29
G5	8R29	G27	4P29	G64	5M19
G6	9R19	G28	5P19	G65	5M29
G7	9R29	G29	5P29	G66	6M19
G8	15R19	G30	6P19	G67	6M29
G9	15R29	G31	6P29	G68	8M19
G10	16R19	G47	25Q29	G69	8M29
G11	16R29	G48	24R19	G70	9M19
G12	17R19	G49	24R29	G71	9M29
G13	17R29	G50	25R19		
G14	19R19	G51	25R29		
G15	19R29	G52	26R19		
G16	12M19	G53	26R29		
G17	12M29	G54	27R19		
G18	13M19	G55	27R29		
G19	13M29	G56	20M19		
G20	15M19	G57	20M29		
G21	15M29	G58	21M19		

ADDER (K)

Signal	Test Point	Signal	Test Point	Signal	Test Point
K0	9T26	K21	10K18	K57	9K27
K1	19T27	K22	10K20	K58	9K25
K2	9T25	K23	9N18	K59	13N19
K3	9N26	K24	10N26	K60	9K19
K4	9T19	K25	10N27	K61	9K18
K5	9T18	K26	10N25	K62	9K20
K6	9T20	K27	9N20	K63	13N18
K7	9N27	K28	10N19	K64	8K26
K8	10T26	K29	10N18	K65	8K27
K9	10T27	K30	10N20	K66	8K25
K10	10T25	K31	9N24	K67	13N20
K11	9N25	K47	13N26	K68	8K19
K12	10T19	K48	20T26	K69	8K18
K13	10T18	K49	20T27	K70	8K20
K14	10T20	K50	20T25		
K15	9N17	K51	13N27		
K16	10K26	K52	20T19		
K17	10K27	K53	20T18		
K18	10K25	K54	20T20		
K19	9N19	K55	13N25		
K20	10K19	K56	9K26		

B-REGISTER

<u>REGISTER</u>	<u>FF</u>	<u>NFF</u>	<u>S/FF</u>	<u>R/FF</u>	<u>C/FF</u>
B0	2S23	25	12	2	1
B1	2S19	21	28		
B2	2S31	29	37		
B3	2S27	22	35		
B4	3S23	25	12		
B5	3S19	21	28		
B6	3S31	29	37		
B7	3S27	22	35		
B8	24S23	25	12		
B9	24S19	21	28		
B10	24S31	29	37		
B11	24S27	22	35		
B12	25S23	25	12		
B13	25S19	21	28		
B14	25S31	29	37		
B15	25S27	22	35		
B16	15L23	25	12		
B17	15L19	21	28		
B18	15L31	29	37		
B19	15L27	22	35		
B20	16L23	25	12		
B21	16L19	21	28		
B22	16L31	29	37		
B23	16L37	22	35		
B24	1N23	25	12		
B25	1N19	21	28		
B26	1N31	29	37		
B27	1N27	22	35		
B28	2N23	25	12		
B29	2N19	21	28		
B30	2N31	29	37		
B31	2N27	22	35		
B47	8N14	12	11	15	
B48	24T23	25	12	2	
B49	24T19	21	28		
B50	24T31	29	37		
B51	24T27	22	35		
B52	25T23	25	12		
B53	25T19	21	28		
B54	25T31	29	37		
B55	25T27	22	35		
B56	14K23	25	12		
B57	14K19	21	28		
B58	14K31	29	37	2	1
B59	14K27	22	35		
B60	15K23	25	12		
B61	15K19	21	28		
B62	15K31	29	37		
B63	15K27	22	35		
B64	1K23	25	12		
B65	1K19	21	28		
B66	1K31	29	37		
B67	1K27	22	35		
B68	2K23	25	12		
B69	2K19	21	28		
B70	2K31	29	37		
B71	2K27	22	35		

C-REGISTER

<u>REGISTER</u>	<u>FF</u>	<u>NFF</u>
CO	C	NC
1	5R18	5R10
2	5R28	36
3	6R18	10
4	6R28	36
5	8R18	10
6	8R28	36
7	9R18	10
8	9R28	36
9	15R18	10
10	15R28	36
11	16R18	10
12	16R28	36
13	17R18	10
14	17R28	36
15	19R18	10
16	19R28	36
17	12M18	10
18	12M28	36
19	13M18	10
20	13M28	36
21	15M18	10
22	15M28	36
23	16M18	10
24	16M28	36
25	3P18	10
26	3P28	36
C27	4P18	10
28	4P28	36
29	5P18	10
30	5P28	36
31	6P18	10
	6P28	36

CS-REGISTER

<u>REGISTER</u>	<u>FF</u>	<u>N/FF</u>	<u>S/FF</u>	<u>R/FF</u>
CS0	7S27	28	50	
1	7S31	26	46	
2	7S30	29	41	40
3	7S33	34	39	38
4	7S02	21	18	23
5	7S04	5	3	22
6	7S06	7	\$	9
7	7S14	12	11	15
8	1R27	28	50	45
9	1R31	26	46	44
10	1R30	29	41	40
11	1R33	34	39	38
12	1R02	21	18	23
13	1R04	5	3	22
14	1R06	7	\$	9
15	1R14	12	11	15
16	17K27	28	50	45
17	17K31	26	46	44
18	17K30	29	41	40
19	17K33	34	39	38
20	17K02	21	18	23
21	17K04	5	3	22
22	17K14	12	11	15
23	17K06	7	\$	9
24	9Q27	28	50	45
25	9Q31	26	46	44
26	9Q30	29	41	40
27	9Q33	34	39	38
28	9Q02	21	18	23
CS29	9Q04	5	3	22
30	9A06	7	\$	9
31	9Q14	12	11	15
32	8P02	21	18	23
47	8P06	7	\$	9
48	30T27	28	50	45
49	30T31	26	46	44
50	30T30	29	41	40
51	30T33	34	39	38
52	30T02	21	18	23
53	30T04	5	3	22
54	30T14	12	11	15
55	30T06	7	\$	9
56	15K27	28	50	45
57	16K31	26	46	44
58	16K30	29	41	40
59	16K33	34	39	38
60	16K02	21	18	23
61	16K04	5	3	22
62	16K14	12	11	15
63	16K06	7	\$	9
64	4K27	28	50	45
65	4K31	26	46	44
66	4K30	29	41	40
67	4K33	34	39	38
68	4K02	21	18	23
69	4K04	5	3	22
70	4K14	12	11	15
71	4K06	7	\$	9

D-REGISTER

<u>REGISTER</u>	<u>FF</u>	<u>NFF</u>	<u>S/FF</u>	<u>R/FF</u>	<u>C/FF</u>
D0	3R23	25	12		1
D1	3R19	21	28		
D2	3R31	29	37		
D3	3R27	22	35		
D4	4R23	25	12		
D5	4R19	21	28		
D6	4R31	29	37		
D7	4R27	22	35		
D8	21R23	25	12		
D9	21R19	21	28		
D10	21R31	29	37		
D11	21R27	22	35		
D12	22R23	25	12		
D13	22R19	21	28		
D14	22R31	29	37		
D15	22R27	22	35		
D16	14P23	25	12		
D17	14P19	21	28		
D18	14P31	29	37		
D19	14P27	22	35		
D20	16P23	25	12		
D21	16P19	21	28		
D22	16P31	29	37	2	1
D23	16P27	22	35		
D24	9P23	25	12		
D25	9P19	21	28		
D26	9P31	29	37		
D27	9P27	22	35		
D28	11P23	25	12		
D29	11P19	21	28		
D30	11P31	29	37		
D31	11P27	22	35		
D47	8P31	26	46	44	
D48	26T23	25	12	2	
D49	26T19	21	28		
D50	26T31	29	37		
D51	26T27	22	35		
D52	22T23	25	12		
D53	27T19	21	28		
D54	27T31	29	37		
D55	27T27	22	35		
D56	18L23	25	12		
D57	18L19	21	28		
D58	18L31	29	37		
D59	18L27	22	35		
D60	19L23	25	12		
D61	19L19	21	28		
D62	19L31	29	37		
D63	19L27	22	35		
D64	5K23	25	12		
D65	5K19	21	28		
D66	5K31	29	37		
D67	5K27	22	35		
D68	6K23	25	12		
D69	6K19	21	28		
D70	6K31	22	35		
D71	6K27	22	35		

E-REGISTER

<u>REGISTER</u>	<u>FF</u>	<u>NFF</u>	<u>S/FF</u>	<u>R/FF</u>	<u>C/FF</u>
E0	14S33	40	36	30	1
E1	14S25	26	31	24	
E2	14S19	21	20	17	
E3	14S05	22	12	3	
E4	15S33	40	36	30	
E5	15S25	26	31	24	
E6	15S19	21	20	17	
E7	15S05	22	12	3	

KNC DATA SWITCH

<u>SIGNAL</u>	<u>TEST POINT</u>
KNC0	29R1
KNC1	29R07
KNC2	29R23
KNC3	29R24
KNC4	29R47
KNC5	29R42
KNC6	29R09
KNC7	29R40
KNC8	29R08
KNC9	29R43
KNC10	29R46
KNC11	29R45
KNC12	28P01
KNC13	28P07
KNC14	28P03
KNC15	28P44
KNC16	28P04
KNC17	28P02
KNC18	29P02
KNC19	29R04
KNC20	32L33
KNC21	32L34
KNC22	32L35
KNC23	32L36
KNC24	28P09
KNC25	28P40
KNC26	28P42
KNC27	28P47
KNC28	28P08
KNC29	28P45
KNC30	28P46
KNC31	28P43

KS DATA SWITCH

<u>SIGNAL</u>	<u>TEST POINT</u>
KS0	26S1
KS1	26S01
KS2	26S03
KS3	26S04
KS4	26S07
KS5	26S08
KS6	26S09
KS7	26S40
KS8	26S42
KS9	26S43
KS10	26S44
KS11	26S45
KS12	26S46
KS13	26S47
KS14	26S46
KS15	32L29
KS16	17N40
KS17	17N46
KS18	17N47
KS19	26K43
KS20	26K45
KS21	26K46
KS22	29M02
KS23	29M04
KS24	17N01
KS25	17N02
KS26	17N03
KS27	17N04
KS28	17N07
KS29	17N08
KS30	32L30
KS31	32L31

KSP ADDRESS SELECT SWITCH

<u>SIGNAL</u>	<u>TEST POINT</u>
KSP15	26K01
KSP16	26K03
KSP17	26K07
KSP18	26K09
KSP19	26K40
KSP20	26K42
KSP21	26K44
KSP22	26K47
KSP23	29M01
KSP24	29M03
KSP25	29M07
KSP26	29M09
KSP27	29M40
KSP28	29M42
KSP29	29M44
KSP30	29M47
KSP31	17N44

KUA UNIT ADDRESS SUMMARY

<u>SIGNAL</u>	<u>TEST POINT</u>
KUA21	29M08
KUA22	29M43
KUA23	29M45
KUA24	29M46
KUA25	17M09
KUA26	26K02
KUA27	17N42
KUA28	17N43
KUA29	17N45
KUA30	26K04
KUA31	26K08

O-REGISTER

Register	FF	NFF	S/FF	R/FF	C/FF
O1	8Q02	21	18	23	1
2	8Q27	28	50	45	1
3	8Q31	26	46	44	1
4	8Q30	29	41	40	1
5	8Q04	5	3	22	1
6	8Q33	34	39	38	1
7	8Q06	7	\$	9	1

P-REGISTER

Register	FF	NFF	S/FF	R/FF	C/FF
15	18K33	40	36	30	1
16	18K25	26	31	24	1
17	18K19	21	20	17	1
18	18K05	22	12	3	1
19	19K33	40	36	30	1
20	19K25	26	31	24	1
21	19K19	21	20	17	1
22	19K05	22	12	3	1
23	22L25	26	31	24	1
24	22L19	21	20	17	1
25	22L05	22	12	3	1
26	23L33	40	36	30	1
27	23L25	26	31	24	1
28	23L19	21	20	17	1
29	23L05	22	12	3	1
30	25L33	40	36	30	1
31	25L25	26	31	24	1
32	25L19	21	20	17	1
33	25L05	22	12	3	1

Q-Register Test Point List

Register	FF	NFF	S/FF	R/FF	C/FF	FF/L
Q15	23K27	28	50	45	1	26K
16	23K31	26	46	44	1	26K
17	23K30	29	41	40	1	26K
18	23K33	34	39	38	1	26K
19	23K2	21	18	23	1	26K
20	23K4	5	3	2	1	26K
21	23K14	12	11	15	1	26K
22	23K6	7	\$	9	1	26K
23	24K27	28	50	45	1	26K
24	24K31	26	46	44	1	26K
25	24K30	29	41	40	1	26K
26	24K2	21	18	23	1	26K
27	24K6	7	\$	9	1	26K
28	24K33	34	39	38	1	26K
29	24K4	5	3	2	1	29M
30	24K14	12	11	15	1	
31	20L27	28	50	45	1	

FAST MEMORY

<u>REG.</u>	<u>RR</u>	<u>RW</u>	<u>HSM</u>	<u>HSM</u>	<u>HSM</u>	<u>HSM</u>
0	5T2	8S36	1T43	2T43	3T43	4T43
1	5T22	8S41	1T41	2T41	3T41	4T41
2	5T27	8S36	1T09	2T09	3T09	4T09
3	5T34	8S34	1T02	2T02	3T02	4T02
4	5T36	8S45	1T45	2T45	3T45	4T45
5	5T38	8S44	1T46	2T46	3T46	4T46
6	5T40	8S46	1T04	2T04	3T04	4T04
7	5T42	8S47	1T01	2T01	3T01	4T01
8	19T20	22S19	15T43	16T43	17T43	18T43
9	19T22	22S18	15T41	16T41	17T41	18T41
10	19T27	22S05	15T09	16T09	17T09	18T09
11	19T34	22S17	15T02	16T02	17T02	18T02
12	19T36	22S28	15T45	16T45	17T45	18T45
13	19T38	22S27	15T46	16T46	17T46	18T46
14	19T40	22S25	15T04	16T04	17T04	18T04
15	19T42	22S26	15T01	16T01	17T01	18T01
16	5L20	8L19	1L43	2L43	3L43	4L43
17	5L22	8L18	1L41	2L41	3L41	4L41
18	5L27	8L05	1L09	2L09	3L09	4L09
19	5L34	8L17	1L02	2L02	3L02	4L02
20	5L36	8L28	1L45	2L45	3L45	4L45
21	5L38	8L27	1L46	2L46	3L46	4L46
22	5L40	8L25	1L04	2L04	3L04	4L04
23	5L42	8L26	1L01	2L01	3L01	4L01
24	5Q20	6Q19	1Q43	2Q43	3Q43	4Q43
25	5Q22	6Q18	1Q41	2Q41	3Q41	4Q41
26	5Q27	6Q05	1Q09	2Q09	3Q09	4Q09
27	5Q34	6Q17	1Q02	2Q02	3Q02	4Q02
28	5Q36	6Q28	1Q45	2Q45	3Q45	4Q45
29	5Q38	6Q27	1Q46	2Q46	3Q46	4Q46
30	5Q40	5Q25	1Q04	2Q04	3Q04	4Q04
31	5Q42	6Q26	1Q01	2Q01	3Q01	4Q01


S-BUS

<u>NAME</u>	<u>S</u>
50	5R15
1	5R33
2	6R15
3	6R33
4	8R15
5	8R33
6	9R15
7	9R33
8	15R15
9	15R33
10	16R15
11	16R33
12	17R15
13	17R33
14	19R15
15	19R33
16	12M15
17	12M33
18	13M15
19	13M33
20	15M15
21	15M33
22	16M15
23	16M33
24	3P15
25	3P33
26	4P15
27	4P33
28	5P15
29	5P33
30	6P15
31	6P33
47	25Q33
48	24R15
49	24R33
50	25R15
51	25R33
52	26R15
53	26R33
54	27R15
55	27R33
56	20M15
57	20M33
58	21M15
59	21M33
60	23M15
61	23M33
62	24M15
63	24M33
64	5M15
65	5M33
66	6M15
67	6M33
68	8M15
69	8M33
70	9M15
71	9M33


TRANSFER TERMS

INTERREGISTER


<u>FUNCTION</u>	<u>NAME</u>	<u>FRAME 1</u>	<u>NAME</u>	<u>FRAME 2</u>
$O \rightarrow A$				
$E \rightarrow A$	NAXE	4J25	NAX	31T35
$PRR \rightarrow A$	NAXPRR	6J30		
$R \rightarrow A$			AXR	16N18
$RR \rightarrow A$			AXRR	10S25
$S \rightarrow A$			AXS	22K26
$O's \rightarrow B$			BXB	12T44
$S \rightarrow B$			BXS	9S25
$O's \rightarrow CS$			CSX1	29S06
$O's \rightarrow D$			NDX	28S09
$C \rightarrow D$			DXC	14T07
$K \rightarrow D$			DXK	12T15
$S \rightarrow E$	EXS	2J22		
$S \rightarrow MB$	MBXS	2J23		
$O's \rightarrow O$			OX	21N09
$C \rightarrow O$			OXC	16Q06
$S \rightarrow PSW1$	PSW1XS	22F24		
$D \rightarrow PSW2$	PSW2XD	5H45		
$1's \rightarrow P$	NPX/1	6A02		
$2 \rightarrow P$	NPX/2	3A45		
$20 \rightarrow P$			PX20	13A28
$K \rightarrow P$			PXK	29K35
$Q \rightarrow P$			RRWXS	22S10
$S \rightarrow P$			PXS/1	29K45
$P \rightarrow Q$			QXP-2	25K47
$A \rightarrow S$			SXA	12Q26
$ADD \rightarrow S$	NSXADD	19G15		
$B \rightarrow S$			SXB	29S10
$D \rightarrow S$			SXD	29T41
$P \rightarrow S$			SXP	25K26
$PR \rightarrow S$			SXPR	21T35




*
 1
 ○ UP = 1
 ○ DOWN = 0



REAL TIME CLOCK MODULE (24W) ST14
Σ7






PRIORITY INTERRUPT LT16


15W (OPTIONAL)

$\Sigma 7$



PRIORITY INTERRUPT LT16


16W
Σ 7



PRIORITY INTERRUPT LT16

17W


$\Sigma 7$




PRIORITY INTERRUPT LT16

20W

S7





PRIORITY INTERRUPT LT16

22W

Σ7

SUMMER 1957 MEMORY 825

(8251/7451)

1= 8K
2= 12K
3= 16K
4= OVER 4
5= OVER 8

$6 = 2-3 \text{ PORT EXP.}$ } OPTION
 $7 = 1-2 \text{ PORT EXP.}$ } 8456

VM = 1/2 VD PIN 21 STIL'S
* VD = 21.5 PIN 51 'F' ROW

$V_D = 21.5$ VINST FROM
 $V_C = 24.62$ 2314E

VC = 24.00 27A45

VT = 0.35 TOP POR 7/24/15

VS 3.00 BOSTON PARK 3/23/53

VS = 3.00 BOTTOM ROT 7/24/324

VE = 1 VOLT LESS THAN -B 1J38

-1.7 V = 1318

-1. / V = 1518

* Final VD setting should be mid-point
of the Schmoo.

Y DIRECTION

STACI

COCHRANE

Page 5-2

ST10	ST10	ST10	ST10	ST10	ST10	ST22	ST22	ST22	ST22	ST22	ST22	ST10	ST10	ST10	ST10
← X DRIVES →															
PREDRIVES															
XV	XV	XV	XY	XV	XVI	0 XVO 48	1 XVO 50	2 XVO 47	3 XVO 49	0 XVi 46	1 XVi 45	2 XVi 40	3 XVi 39	0 XCOP 22	1 XCOP 22
10-11	8-9	6-7	4-5	2-3	XPVK 0	XPVK 1	XPVK 2	XPVK 3	XPVK 4	XPCK 0	XPCK 1	XPCK 2	XPCK 3	XPCK 4	XPCK 5
XC	XC	XC	XC	XC	19 XNPK 0	19 XNPK 1	19 XNPK 2	19 XNPK 3	19 XNPK 4	19 XNC 0	19 XNC 1	19 XNC 2	19 XNC 3	19 XNC 4	19 XNC 5
10-11	8-9	6-7	4-5	2-3	20 XNPK 5	20 XNPK 6	20 XNPK 7	20 XNPK 8	20 XNPK 9	20 XNCD 0	20 XNCD 1	20 XNCD 2	20 XNCD 3	20 XNVD 0	20 XNVD 1
					21 XNPK 10	21 XNPK 11	21 XNPK 12	21 XNPK 13	21 XNPK 14	21 XNCD 1	21 XNCD 2	21 XNCD 3	21 XNCD 4	21 XNVD 2	21 XNVD 3
					22 XNPK 15	22 XNPK 16	22 XNPK 17	22 XNPK 18	22 XNPK 19	22 XNCD 5	22 XNCD 6	22 XNCD 7	22 XNCD 8	22 XNVD 4	22 XNVD 5
					23 XNPK 20	23 XNPK 21	23 XNPK 22	23 XNPK 23	23 XNPK 24	23 XNCD 9	23 XNCD 10	23 XNCD 11	23 XNCD 12	23 XNVD 6	23 XNVD 7
					24 XNPK 25	24 XNPK 26	24 XNPK 27	24 XNPK 28	24 XNPK 29	24 XNCD 13	24 XNCD 14	24 XNCD 15	24 XNCD 16	24 XNVD 8	24 XNVD 9
					25 XNPK 30	25 XNPK 31	25 XNPK 32	25 XNPK 33	25 XNPK 34	25 XNCD 17	25 XNCD 18	25 XNCD 19	25 XNCD 20	25 XNVD 10	25 XNVD 11
					26 XNPK 35	26 XNPK 36	26 XNPK 37	26 XNPK 38	26 XNPK 39	26 XNCD 21	26 XNCD 22	26 XNCD 23	26 XNCD 24	26 XNVD 12	26 XNVD 13
					27 XNPK 40	27 XNPK 41	27 XNPK 42	27 XNPK 43	27 XNPK 44	27 XNCD 25	27 XNCD 26	27 XNCD 27	27 XNCD 28	27 XNVD 14	27 XNVD 15
					28 XNPK 45	28 XNPK 46	28 XNPK 47	28 XNPK 48	28 XNPK 49	28 XNCD 29	28 XNCD 30	28 XNCD 31	28 XNCD 32	28 XNVD 16	28 XNVD 17
					29 XNPK 50	29 XNPK 51	29 XNPK 52	29 XNPK 53	29 XNPK 54	29 XNCD 33	29 XNCD 34	29 XNCD 35	29 XNCD 36	29 XNVD 18	29 XNVD 19
					30 XNPK 55	30 XNPK 56	30 XNPK 57	30 XNPK 58	30 XNPK 59	30 XNCD 37	30 XNCD 38	30 XNCD 39	30 XNCD 40	30 XNVD 20	30 XNVD 21
					31 XNPK 60	31 XNPK 61	31 XNPK 62	31 XNPK 63	31 XNPK 64	31 XNCD 41	31 XNCD 42	31 XNCD 43	31 XNCD 44	31 XNVD 22	31 XNVD 23
					32 XNPK 65	32 XNPK 66	32 XNPK 67	32 XNPK 68	32 XNPK 69	32 XNCD 45	32 XNCD 46	32 XNCD 47	32 XNCD 48	32 XNVD 24	32 XNVD 25
					33 XNPK 70	33 XNPK 71	33 XNPK 72	33 XNPK 73	33 XNPK 74	33 XNCD 49	33 XNCD 50	33 XNCD 51	33 XNCD 52	33 XNVD 26	33 XNVD 27
					34 XNPK 75	34 XNPK 76	34 XNPK 77	34 XNPK 78	34 XNPK 79	34 XNCD 53	34 XNCD 54	34 XNCD 55	34 XNCD 56	34 XNVD 28	34 XNVD 29
					35 XNPK 80	35 XNPK 81	35 XNPK 82	35 XNPK 83	35 XNPK 84	35 XNCD 57	35 XNCD 58	35 XNCD 59	35 XNCD 60	35 XNVD 30	35 XNVD 31
					36 XNPK 85	36 XNPK 86	36 XNPK 87	36 XNPK 88	36 XNPK 89	36 XNCD 61	36 XNCD 62	36 XNCD 63	36 XNCD 64	36 XNVD 32	36 XNVD 33
					37 XNPK 90	37 XNPK 91	37 XNPK 92	37 XNPK 93	37 XNPK 94	37 XNCD 65	37 XNCD 66	37 XNCD 67	37 XNCD 68	37 XNVD 34	37 XNVD 35
					38 XNPK 95	38 XNPK 96	38 XNPK 97	38 XNPK 98	38 XNPK 99	38 XNCD 69	38 XNCD 70	38 XNCD 71	38 XNCD 72	38 XNVD 36	38 XNVD 37
					39 XNPK 100	39 XNPK 101	39 XNPK 102	39 XNPK 103	39 XNPK 104	39 XNCD 73	39 XNCD 74	39 XNCD 75	39 XNCD 76	39 XNVD 38	39 XNVD 39
					40 XNPK 105	40 XNPK 106	40 XNPK 107	40 XNPK 108	40 XNPK 109	40 XNCD 77	40 XNCD 78	40 XNCD 79	40 XNCD 80	40 XNVD 40	40 XNVD 41
					41 XNPK 110	41 XNPK 111	41 XNPK 112	41 XNPK 113	41 XNPK 114	41 XNCD 81	41 XNCD 82	41 XNCD 83	41 XNCD 84	41 XNVD 42	41 XNVD 43
					42 XNPK 115	42 XNPK 116	42 XNPK 117	42 XNPK 118	42 XNPK 119	42 XNCD 85	42 XNCD 86	42 XNCD 87	42 XNCD 88	42 XNVD 44	42 XNVD 45
					43 XNPK 120	43 XNPK 121	43 XNPK 122	43 XNPK 123	43 XNPK 124	43 XNCD 89	43 XNCD 90	43 XNCD 91	43 XNCD 92	43 XNVD 46	43 XNVD 47
					44 XNPK 125	44 XNPK 126	44 XNPK 127	44 XNPK 128	44 XNPK 129	44 XNCD 93	44 XNCD 94	44 XNCD 95	44 XNCD 96	44 XNVD 48	44 XNVD 49
					45 XNPK 130	45 XNPK 131	45 XNPK 132	45 XNPK 133	45 XNPK 134	45 XNCD 97	45 XNCD 98	45 XNCD 99	45 XNCD 100	45 XNVD 50	45 XNVD 51
					46 XNPK 135	46 XNPK 136	46 XNPK 137	46 XNPK 138	46 XNPK 139	46 XNCD 101	46 XNCD 102	46 XNCD 103	46 XNCD 104	46 XNVD 52	46 XNVD 53
					47 XNPK 140	47 XNPK 141	47 XNPK 142	47 XNPK 143	47 XNPK 144	47 XNCD 105	47 XNCD 106	47 XNCD 107	47 XNCD 108	47 XNVD 54	47 XNVD 55
					48 XNPK 145	48 XNPK 146	48 XNPK 147	48 XNPK 148	48 XNPK 149	48 XNCD 109	48 XNCD 110	48 XNCD 111	48 XNCD 112	48 XNVD 56	48 XNVD 57
					49 XNPK 150	49 XNPK 151	49 XNPK 152	49 XNPK 153	49 XNPK 154	49 XNCD 113	49 XNCD 114	49 XNCD 115	49 XNCD 116	49 XNVD 58	49 XNVD 59
					50 XNPK 155	50 XNPK 156	50 XNPK 157	50 XNPK 158	50 XNPK 159	50 XNCD 117	50 XNCD 118	50 XNCD 119	50 XNCD 120	50 XNVD 60	50 XNVD 61
					51 XNPK 160	51 XNPK 161	51 XNPK 162	51 XNPK 163	51 XNPK 164	51 XNCD 121	51 XNCD 122	51 XNCD 123	51 XNCD 124	51 XNVD 62	51 XNVD 63

<i>F</i>	<i>STII</i>	<i>Y DRIVES</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>	<i>STII</i>							
	YV+YC 0-1 Bits 0-3	YV+YC 0-1 Bits 4-7	YV+YC 2-3 Bits 0-3	YV+YC 2-3 Bits 4-7	YV+YC 4-5 Bits 0-3	YV+YC 4-5 Bits 4-7	YV+YC 6-7 Bits 0-3	YV+YC 6-7 Bits 4-7	YV+YC 0-1 Bits 8-11	YV+YC 0-1 Bits 12-15	YV+YC 2-3 Bits 8-11	YV+YC 2-3 Bits 12-15	YV+YC 4-5 Bits 8-11	YV+YC 4-5 Bits 12-15	YV+YC 6-7 Bits 8-11	YV+YC 6-7 Bits 12-15		
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17		

<i>F</i>	<i>STII</i>	<i>Y DRIVES</i>	<i>STII</i>	<i>STII</i>															
	YV+YC 0-1 Bits 16-19	YV+YC 0-1 Bits 20-23	YV+YC 2-3 Bits 16-19	YV+YC 2-3 Bits 20-23	YV+YC 4-5 Bits 16-19	YV+YC 4-5 Bits 20-23	YV+YC 6-7 Bits 16-19	YV+YC 6-7 Bits 20-23	YV+YC 0-1 Bits 24-27	YV+YC 0-1 Bits 28-31	YV+YC 2-3 Bits 24-27	YV+YC 2-3 Bits 28-31	YV+YC 4-5 Bits 24-27	YV+YC 4-5 Bits 28-31	YV+YC 6-7 Bits 24-27	YV+YC 6-7 Bits 28-31	28 YV 6 48 29 YV 6 50 30 YV 6 47 31 YV 6 49 28 YC 7 46 29 YC 7 45 30 YV 7 40 31 YV 7 39 28 YC 6 P 22 29 YC 6 P 19 30 YC 6 N 11 30 YC 6 P 12 30 YC 6 N 09 31 YC 6 P 24 31 YC 6 N 08 28 YC 7 P 01 28 YC 7 N 00 29 YC 7 P 34 29 YC 7 N 02 30 YC 7 P 31 30 YC 7 N 04 31 YC 7 P 28 31 YC 7 N 06 VM 21 VD 51		
	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1			

S5/7 MEMORY

HT26	HT26	HT26	HT26	HT26	HT26	HTII	HTII	ST34	HTII	HT26	HT26	HT26	HT26	HT26	HT26	HT26	
4K	12K	8K	16K	4K	12K	BITS	BITS	STROBES	BITS	8K	16K	4K	12K	8K	16K		
BITS	BITS	BITS	BITS	BITS	BITS	0-5	6-10	0-1	12-17	BITS	BITS	BITS	BITS	BITS	BITS	BITS	
0-5	0-5	0-5	0-5	6-11	6-11					6-11	6-11	12-17	12-17	12-17	12-17	12-17	
OUTPUT PINS	INPUT PINS					OUTPUT PINS	OUTPUT PINS	OUTPUT PINS	OUTPUT PINS								
SPA00P	37 45L00P 09	25L04P 21				MDO0	40MD06	40SASTO	29MD12	38							
SPA0CN	36 45L00N 08	25L04N 20				TURNO00	43TURNO06	43SASTI	18TURNO12	39							
SPA01P	35 55L00P 11	35L04P 13				MDO1	38MD07	38VS	24MD13	34							
SPA01N	34 55L00N 10	35L04N 12				TURNO01	39TURNO07	39VT	15TURNO13	33							
SPA02P	41 45L01P 25	25L05P 07				MDO2	34MD08	12	ADM4	12							
SPA02N	40 45L01N 24	25L05N 06				TURNO02	35TURNO08	19 INPUT PINS	TURNO14	14							
SPA03P	39 55L01P 23	35L05P 15				MDO3	12MD09	06NTSSB	17MD15	08							
SPA03N	38 55L01N 22	35L05N 14				TURNO03	14TURNO09	06NTSSB	31TURNO15	06							
SPA04P	43 45L02P 03	PASL2				MDO4	08MD10	04	MD16	04							
SPA04N	42 45L02N 02	PASL3	30			TURNO04	08TURNO10	01	TURNO16	01							
SPA05P	45 55L02P 05	PASL2	33			MDO5	04MD11	34	MD17	40							
SPA05N	44 55L02N 04	PASL3	31			TURNO05	01TURNO11	33	TURNO17	43							
VE	20 45L03P 19					-1.7V	02 -1.7V	02	-1.7V	02							
	45L03N 18					VC	30 VC	30	VC	30							
	55L03P 27																
	55L03N 26																

32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17

Page 3-4

ST15	HT26	HT26	HT26	HT26	HT26	HT26	HTII	HTII	ST34	HTII	HT26	HT26	HT26	HT26	HT26	ST17
PASL	4K	12K	8K	16K	4K	12K	BITS	BITS	STROBES	BITS	8K	16K	4-8K	12-16K	-1.7V	
0-7	BITS	BITS	BITS	BITS	BITS	BITS	18-21	22-26	2-3	27-32	BITS	BITS	BITS	BITS	BITS	VE
	18-23	18-23	18-23	18-23	24-29	24-29					24-29	24-29	30-32	30-32		
OUTPUT PINS							OUTPUT PINS	OUTPUT PINS	OUTPUT PINS	OUTPUT PINS						OUTPUT PINS
PASL0	28						MDO18	34MD22	40SAST2	29MD27	40					-1.7V
PASL1	30						TURNO18	33TURNO22	43SAST3	18TURNO27	43					VE
PASL2	26						MDO19	12MD23	38VS	24MD28	38					38
PASL3	24						TURNO19	14TURNO23	39VT	15TURNO28	39					
PASL4	20						MDO20	08MD24	12	MD29	39					
PASL5	18						TURNO20	06TURNO24	14	TURNO29	33					
PASL6	22						MDO21	C4MD25	08NTSSB	17MD30	12					
PASL7	03						TURNO21	01TURNO25	06NTSSB	31TURNO30	14					

16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Bit Location


TURNOVER = Strobe + Core turnover

To look at coreturnover only ground: 31D17

Strobe loc.	SAST 0	24	J	29
	SAST 1	24	J	18
	SAST 2	07	J	29
	SAST 3	07	J	18

BIT #	TURNOVER	SENSE AMP	OUTPUT	M Reg.	BIT #
0	26 J 43	26 J 40	23 B 45	23 B 37	0
1	26 J 39	26 J 38	23 B 26	23 B 33	1
2	26 J 33	26 J 34	23 B 41	23 B 34	2
3	26 J 14	26 J 12	23 B 42	23 B 35	3
4	26 J 06	26 J 08	23 B 19	23 B 18	4
5	26 J 01	26 J 04	23 B 04	23 B 13	5
6	25 J 43	25 J 40	23 B 07	23 B 14	6
7	25 J 39	25 J 38	23 B 06	23 B 15	7
8	25 J 14	25 J 12	21 B 45	21 B 37	8
9	25 J 06	25 J 08	21 B 26	21 B 33	9
10	25 J 01	25 J 04	21 B 41	21 B 34	10
11	25 J 33	25 J 34	21 B 42	21 B 35	11
12	23 J 39	23 J 38	21 B 19	21 B 18	12
13	23 J 33	23 J 34	21 B 04	21 B 13	13
14	23 J 14	23 J 12	21 B 07	21 B 14	14
15	23 J 06	23 J 08	21 B 06	21 B 15	15
16	23 J 01	23 J 04	16 B 45	16 B 37	16
17	23 J 43	23 J 40	16 B 26	16 B 33	17
18	09 J 33	09 J 34	16 B 41	16 B 34	18
19	09 J 14	09 J 12	16 B 42	16 B 35	19
20	09 J 06	09 J 08	16 B 19	16 B 18	20
21	09 J 01	09 J 04	16 B 04	16 B 13	21
22	08 J 43	08 J 40	16 B 07	16 B 14	22
23	08 J 39	08 J 38	16 B 06	16 B 15	23
24	08 J 14	08 J 12	14 B 45	14 B 37	24
25	08 J 06	08 J 08	14 B 26	14 B 33	25
26	08 J 01	08 J 04	14 B 41	14 B 34	26
27	06 J 43	06 J 40	14 B 42	14 B 35	27
28	06 J 39	06 J 38	14 B 19	14 B 18	28
29	06 J 33	06 J 34	14 B 04	14 B 13	29
30	06 J 14	06 J 12	14 B 07	14 B 14	30
31	06 J 06	06 J 08	14 B 06	14 B 15	31
32	06 J 01	06 J 04	14 A 13	14 A 07	32

L Decode



ST14 (20C)

MQC	5	10	15	0
MQB	4	9	14	
MQA	3	8	13	
AHAEXP	2	7	12	
AHBEXP	1	6	11	50
	PORT 'B'	PORT 'A'		

ST14 (21C)

5	10	15	0
4	9	14	
3	8	13	
	M. FAULT		
2	7	12	
1	6	11	50
M. SIZE	INTERLEAVE	PORT 'C'	

RULES FOR SETTING UP STARTING ADDRESS

1. MUST BE NO GAPS
2. STARTING ADDRESS MUST BE WHOLE MULTIPLE OF MEMORY SIZE
3. 12K MEMORY SIZE START AT MULTIPLES OF 16K (0, 16, 32, 48 ETC.)

0-16K-1 24-28K-1 16-24K-1 28-32K-1 → OK

16K	-4K	8K	4K
-----	-----	----	----

20-28K-1 → NOT OK

STARTING ADD.	SW6	7	8	9	10	20C PORT B	
	SW11	12	13	14	15	(20C PORT A)(21C PORT C)	
OK	0	0	0	0	0		
4K	0	0	0	0	1		
8K	0	0	0	1	0		
12K	0	0	0	1	1		
16K	0	0	1	0	0		
20K	0	0	1	0	1		
24K	0	0	1	1	0		
28K	0	0	1	1	1		
32K	0	1	0	0	0		
48K	0	1	1	0	0		
64K	1	0	0	0	0		
80K	1	0	1	0	0		
96K	1	1	0	0	0		
112K	1	1	1	0	0		
128K	1	1	1	1	1		

4K INCREMENTS

16K INCREMENTS

MEM SIZE	SW1	SW2
4K	0	0
8K	0	1
12K	1	0
16K	1	1

TOTAL M. SIZE	SW6	SW5	SW4	SW3
8K	0	0	0	1
16K	0	0	1	0
32K	0	1	0	0
64K	1	0	0	0

21C

LITE	SW8	SW9	SW10
1	0	0	0
2	0	0	1
3	0	1	0
4	0	1	1
5	1	0	0
6	1	0	1
7	1	1	0
8	1	1	1

MEMORY TIMING MARGINS

21C

SW7	SPEED
0	SLOW
1	FAST

(DOWN)
(UP)

*NOTE ENDING ADDRESS DETERMINED BY MEMORY SIZE SWITCHES

Σ 5/7 MEMORY SWITCHES

PORT EXPANDER CABLING (TYPICAL)

STARTING ADD. SW's

1st PORT EXPANDER


PORT	L15	L16	L17	L18	L19	
1	1	2	3	4	5	24D
2	6	7	8	9	10	
3	1	2	3	4	5	
4	6	7	8	9	10	25D

2d PORT EXPANDER

PORT	L15	L16	L17	L18	L19	
1	1	2	3	4	5	21E
2	6	7	8	9	10	
3	1	2	3	4	5	
4	6	7	8	9	10	22E

* DUAL EXPANDER ONLY


PORT EXPANDER



COCHRANE
5/21/69

Z5/7
MEMORY DRIVE
(TYPICAL FOR ALL
ADDRESS'S)

SHOWN FOR BIT 0
ADDRESS 0 or 100



PRIORITY INTERRUPT CHASSIS
MODEL 8421

32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
AT 11	LT 26	AT 13		AT 11	BT 17	BT 16	IT 25	BT 17		AT 11		LT 16	LT 16	LT 16	LT 16	AT 11		LT 16	IT 25	BT 18	XT 10	FT 10	ST 14								



1 = OPTIONAL NO. OF LEVELS 8422

2 LEVELS PER LT16

LOGIC EQUATION 124470-001

WIRE LIST 124472-001

PIN INDEX 124472-925



0 1 0 1 = GROUP 5

X = SW's NOT USED

LT16	LEVEL	SW
7J	X0 X1	NONE
8J	X2 X3	SW1 SW2
9J	X4 X5	SW3 SW4
10J	X6 X7	SW5 SW6
14J	X8 X9	SW7 SW8
15J	XA XB	SW9 SW10
16J	XC XD	SW11 SW12
17J	XE XF	NONE SW13


SW's TO 1 = UP
POSITION FOR
EACH LT16

LT26

SWITCH MODULE


COCHRANE

30J EXT. PRI. INT.



EXT. INTERRUPT LT26 (30J)
SWITCH SETTING

COCHRANE 8/5/68




H' REV.

**EXTERNAL INTERRUPT CHASSIS 8021
SERVICE & PRIORITY LOGIC**

LT16 INTERRUPT


7.J


EXT. PRI. INT. CHASSIS
Σ 5/7 of 2



7.J

Page 3-12







Note: Every PH#D1/2 (phase term) is reset at T3 time of its delay line.

Every PH#D1/2 (phase term) is set at T3 time of its delay line


and reset at T0 time of its delay line.
Leaving PH2PD2 and PH7PD1 or PH14PD1 high until the next operation.




Location 20 before IOP storage



Location 20 after 1st. Status word is stored.



Location 21 after 2nd. Status word is stored.



CME = IOP memory error

CTE = IOP control error

DME = Memory data error

HLT = IOP halt


IL = Incorrect length

IP = Interrupt pending

MAE = Memory address error

TDE = Transmission data error

Note: Every PH#D1/2 (phaseterm) is reset at T3 time of its delay line.
 Every PH#PD1/2 (phase term) is set at T1 time of its delay line.
 and reset at T0 time of its delay line.
 Leaving PH2PD2 and PH7PD1 or PH14PD1 high until the
 next operation.



Location 20 before IOP storage.

10	7 1 8 1 9 1 1 0	31
Device Address	0 0 0	0

8 true = 2 words of status
9 true = 1 word of status

Location 20 after 1st. Status word is stored.

10	7 1 8 1 9 1 1 0 1 1 1 1 2 1 1 3 1 1 4 1 1 5 1 1 6	31
Command Doubleword Address	0	0


Location 21 after 2nd Status word is stored.

10	7 1 8 1 9 1 1 0 1 1 1 1 2 1 1 3 1 1 4 1 1 5 1 1 6	31
IP Device Status	0 IL TDE DME MAE CME CTC HLT 0	Remaining Byte Count


CME = IOP memory error
 CTE = IOP control error
 DME = Memory data error
 HLT = IOP halt
 IL = Incorrect length
 IP = Interrupt pending
 MAE = Memory address error
 TDE = Transmission data error.

Note: Every PH#D1/2 (Phase term) is reset at T3 time of its delay line.

Every PH#PD1/2 (Phase term) is set at T1 time of its delay line, and is reset at T0 time of its delay line. Leaving PH2PD2 and PH1PD1 or PH14PD1 high until the next operation.



Location 20 after response is stored



CEI = Channel end interrupt

D. = M=0/Device Cont.#, M=1/Unit #

DO = Data overrun

D.C.= Multiunit device cont. #

IL = Incorrect length


M. = 1/Multiunit device, 0/single unit device.

TDE = Transmission data error.

UEI = Unusual end interrupt


ZCI = Zero byte count interrupt.

Note: Every PH#D1/2 (phase term) is reset at T3 time of its delay line.
 Every PH#PD1/2 (phase term) is set at T1 time of its delay line,
 and reset at T0 time of its delay line.
 Leaving PH2 PD2 and PH7PD1 or PH14PD1 true until the next
 operation.



Note : Every PH#DJ/2 (phase term) is reset at T3 time of its delay line.

Every PH#PD1/2 (phase term) is set at T1 time of its delay line,
and reset at T0 time of its delay line.
Leaving PH2PD2 and PH7PDI or PH14PDI true until the next
operation.




Status in I reg.

- I0 = TE = Transmission error
- I1 = IL = Incorrect length
- I2 = CM = Chaining modifier
- I3 = CE = Channel end
- I4 = UEF = Unusual end

Terminal order in Oreg.


$00 = I = \text{Interrupt}$
 $03 = \text{HLT} = \text{IOP error halt.}$



NOTE : Every PH# DI/2 (phase term) is reset at T3 time of its delay line.


Every PH#PD1/2 (phase term) is set at T1 time of its delay line,
and reset at T0 time of its delay line.
Leaving PH2PD2 and PHTPD1 or PH3PD1 true until the next
operation.

DATA IN PHASE SEQUENCE (8bit MIOP) (NDOR, NIOR)



MIOP Interface (8 bit MIOP)


CPU / MIOP



IOPAO (12C08) **FNC0 (12C06)**
IOPA1 (12C13) **FNC1 (12C04)**
IOPA2 (12C18) **FNC2 (12C10)**

NCC1 (23B26)
NCC2 (24B26)

MEMORY / MIOP



W0	W1	W2	W3
14A23	14A25	14A33	14A35

LX register.


15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
12A01	12A02	12A03	12A09	12A12	12A19	12A23	12A25	12A33	12A35	12A37	12A39	12A45	14A12	14A15	14A19	

MX register.

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
21A37	21A33	21A35	21A18	21A13	21A14	21A15	22A37	22A33	22A34	22A35	22A18	22A13	22A14	22A15	23A37	23A33	23A34	23A18	23A13	23A14	23A15	23A37	24A33	24A34	24A35	24A18	24A13	24A14			


DEVICE CONTROLLER / MIOP

SIO, TIO, HIO, TDV




FRO (14B22)
FR1 (14B20)
FR2 (14B18)
FR3 (14B13)
HIO (14C15)
TDV (14C23)
AIO (14C25)
FR5 (14B10)
FR6 (14B04)
FR7 (14B06)

AIO




/DAO (32A23) **DAO (32A22)**
/DA1 (32A19) **DA1 (32A20)**
/DA2 (32A15) **DA2 (32A18)**
/DA3 (32A12) **DA3 (32A13)**
/DA4 (32A03) **DA4 (32A08)**
/DA5 (32A09) **DA5 (32A10)**
/DA6 (32A01) **DA6 (32A04)**
/DA7 (32A02) **DA7 (32A06)**
/DAP (32A25) **DAP (32A27)**

SERVICE CYCLE




SERVICE CONNECTION


ORDER OUT + ORDER IN
Note: Order Out/In always has a terminal order.




DATA OUT
Output 2 bytes



DATA IN
2nd data byte reaches zero
byte count (ZBC)



Note: Terminal Orders (ED, NES) are requested on errors,
zero byte count, order in and order out.





M10P LS2=INTERRUPT STATUS

$\sum 5/7$ NLS2 = LSB of Byte Address 44
11D f some flags Page 3-23

FT25


(8bit) MIOP 15D



NSPA5-1 23



NSPA4-1 20
NSPA3-1 21
NSPA5-1 22MIOP
Σ5/7
15DLSI = FLAGS & STATUS
NLSI = BYTE COUNT

Page 3-24




FT25 (8bit) MIOP

19D




MIOP
25/7
19D

LSI = FLAGS & STATUS
NLSI = BYTE COUNT
Page 3-25



FT25 (8bit) MIO/P 23D




MIO/P

$\Sigma 5/7$


23D

LSO = COMMAND ADDRESS

NLSO = BYTE ADDRESS



FT25^(8bit) MIO/P 27D₆




MIOP
Σ 5/7

LSC=COMMAND ADDRESS
NLSO=BYTE COUNT

LT26

SWITCH MODULE
(8bit) MIOP (13C)

COCHRANE



BASIC (32 BIT) MIOP SEQUENCE OF EVENTS

SIO (START INPUT/OUTPUT)

1. CPU stores $\begin{cases} \text{Device Controller Address (M00} \rightarrow \text{M07)} \\ \text{Command Doubleword Address (M16} \rightarrow \text{M31)} \\ \text{Number of status words to be returned (M08, M09)} \end{cases}$ in loc. 20.
2. CPU sends $\begin{cases} \text{IOP number (IOPAO:R} \rightarrow \text{IOPA2:R)} \\ \text{Command to be executed (FNCO:R} \rightarrow \text{FNC2:R)} \\ \text{and the Control Strobe (CNST:R)} \end{cases}$ to the MIOP.
3. CPU waits for proceed (PR:R) from MIOP.
4. MIOP accesses loc. 20 (see 1.).
5. MIOP sends $\begin{cases} \text{Device Controller Address (M00} \rightarrow \text{M07)} \\ \text{Command (FNDSIO:D)} \\ \text{Function Strobe (FS:D)} \end{cases}$ to Device Controller.
6. Device Controller responds with FSL:R and holds Device Controller status on FR Lines (FR0:R \rightarrow FR7:R).
7. MIOP's 1st status word $\begin{cases} \text{send the old Command Doubleword Address from CA register} \\ \text{to location 20.} \end{cases}$
8. MIOP stores new Command Doubleword Address in CA register.
9. MIOP's 2nd status word $\begin{cases} \text{Status off FR Lines (FR0:R} \rightarrow \text{FR7:R)} \\ \text{Operational status from FS reg. (FS08} \rightarrow 14) \\ \text{Remaining byte count from BC reg.} \end{cases}$ is stored in location 21.
10. MIOP clears FS and OF reg. with successful SIO possible. NCC1.NCC2
11. MIOP sends proceed to CPU.
12. CPU takes status from locations 20 and/or 21 and stores it in its designated registers.

NOTE: If no status is asked for, none is sent.

Service call for Order Out from
Device Controller that received
the SIO.

ORDER OUT

1. MIOP $\begin{cases} \text{Connects for service with Device Controller} \\ \text{Receives Request Strobe (RS:D)} \\ \text{and determines Order Out Service Call (DOR:R, IOR:R)} \end{cases}$

ORDER OUT (CONT'D.)

2. MIOP accesses 1st word of Command Doubleword with Command Doubleword Address in CA reg. (Order and Start Byte Address) or (Transfer In Channel and Command Doubleword Address).
3. MIOP
if not Transfer In Channel [sends order to Device Controller
stores Byte Address (M13 - 28) in BA reg.
and (M29 - 31) the 3 LSB. in OF reg.
(OFF0 → OF02).

if Transfer In Channel [stores new Command Doubleword
Address (M16 - 31) in CA reg.
and goes back to step 2.
4. MIOP [accesses 2nd word of Command Doubleword (Flags and Byte Count)
stores Byte Count in BC reg.
stores Flags in FS reg. (FS00 → FS07)
sets up OF reg. (OF03 - OF06) with Flags and a read reverse order.
5. MIOP [sends Terminal Order to Device Controller
updates operational status and
disconnects service from Device Controller with End Service (ES:D).

Service Call for Data Out from
Device Controller assuming the
order sent during Order Out was
an output order.

DATA OUT

1. MIOP [connects for service with Device Controller
receives Request Strobe (RS:D) and
determines Data Out Service Call from (NDOR:R.IOR:R)
2. MIOP with Byte Address received during Order Out access output data from Memory.
3. MIOP
1 Byte interface [sends 1 Byte at a time to Device Controller for every Request Strobe (RS:R).
4 Byte interface [sends 1 word at a time to Device Controller.
4. MIOP terminates data transfer (ED:D) if:
[all data of accessed word has been transferred or
Device Controller sends End Data (ED:R) to MIOP or
Byte Count reaches zero (ZBC)

DATA OUT (CONT'D.)

5. For each Byte transferred:
1 Byte interface [the Byte Count (BC reg.) is decremented by 1.
the Byte Address is incremented by 1.]
4 Byte interface [the Byte Count (BC reg.) is decremented by 4.
the Byte Address is incremented by 4.]
6. MIOP sends Terminal Order to Device Controller and updates status if:
[an error (EH) was encountered
Zero Byte Count (ZBC) not Data Chaining was reached.]
7. MIOP disconnects service from Device Controller (ES:D).

DATA
OUT

Order
Out
(2)

Not Zero Byte Count and no error
Wait for next Data Out Service Call

Zero Byte Count and Data Chaining
go to step 2 of Order Out

Service Call for Order In from
Device Controller. After a Term-
inal Order for Count Done or an error
was encountered.

ORDER IN

1. MIOP [connects for service with Device Controller
receives Request Strobe (RS:R) and
determines Order In Service Call (DOR:R.NIOR:R).]
2. MIOP accepts order from Device Controller.
3. MIOP updates its status (FS and IS reg.).
4. MIOP sends Terminal Order (TORD) to Device Controller.
5. MIOP disconnects service from Device Controller (ES:D).

Order
Out

NOTE: If Command Chaining (02:D) was sent to the Device Controller
during the Terminal Order, the Device Controller should come
back with a Service Call for Order Out. If not, another SIO
Chaining must be issued by the CPU for any further operation.

DATA IN

1. Data In is equal to Data Out except that data is received by MIOP.

TIO (TEST INPUT/OUTPUT)

1. TIO is the same as SIO except for steps 7 and 11 and no Order Out Service Call is sent in response.

TDV (TEST DEVICE)

1. TDV is the same as TIO except that the status off FR Lines is unique to Device.

HIO (HALT DEVICE)

1. HIO is the same as TIO except the Device must stop all operations.

AIO (ACKNOWLEDGE INPUT/OUTPUT INTERRUPT)

1. CPU sends


command to be executed (FNCO:D - FNC2:D)	to MIOP.
Control Strobe (CNST:R)	
2. CPU waits for Proceed (PR:D).
3. MIOP sends


AIO Command (FNDAIO:D)	to Device Controller.
Function Strobe (FS:D)	
4. Device Controller responds with:

FSL:R	
its address on FR Lines	
status unique to Device on data lines	
5. MIOP takes


Device Address off FR Lines (FRD:R → FR7:R)	and
its own address off its switches (UNO → UN2)	store
status unique to Device off Data Lines	it
interrupt status from IS register (IS00 → IS02)	into
operational status from FS reg. (FS08 - FS09)	loc. 20
6. MIOP sends Proceed to CPU.
7. CPU takes the status from location 20 and stores it in its designated register.

Signal	Description
BKD	Read backward
CC	Command chain
CD	Count done
CEI	Channel end interrupt
CM	Chaining mode
CME	IOP memory error
CTE	IOP control error
DC	Data chain
DME	Memory data error
HLT	IOP halt
HTE	Halt on transmission error
I	Interrupt
ICE	Interrupt on channel end
IL	Incorrect length
ILL	Interrupt on unusual end
I2C	Interrupt on zero byte count
MAE	Memory address error
S	Skip
SIL	Suppress incorrect length
TDE	Transmission data error
TEH	Error halt and not term. order
UEI	Unusual end interrupt
ZCI	Zero byte count interrupt






TIO, TDV, HIO (32 Bit MICP)



Location 20 before IOP storage.



CME = IOP memory error.

CTE = IOP control error

DME = Memory data error


HLT = IOP halt

IL = Incorrect length


MAE = Memory address error

TDE = Transmission data error


Location 20 after first Status word is stored.




Location 21 after 2nd Status word is stored.



Note: Every PH#DI/D2 term is reset at T3 time of its delay line.
Every PH#PD1/D2 term is set at T1 time of its delay line and reset at T0 time of its delay line.



Location 20 after response is stored.



CEI = Channel end interrupt

IL = Incorrect length

TDE = Transmission data error

UEI = Unusual end interrupt.


ZCI = Zero byte count interrupt

D. = if $M_1 = 0$ then D. = device controller number.
if $M_1 = 1$ then D. = unit number.


D.C. = multiunit device controller number.

M. = if 0 means single unit device.
if 1 means multiunit device.

Note: Every PH#DI/D2 term is reset at T3 time of its delay line.
Every PH#DI/D2 term is set at T1 time of its delay line and reset at T0 time of its delay line.



Note: Every PH#DI/D2 is reset at T3 time of its delay line.
Every PH#PD1/D2 is set at T1 time of its delay line and reset at T0 time of its delay line.




Note: Every PH#D1/D2 is reset at T3 time of its delay line.
Every PH#PD1/D2 is set at T1 time of its delay line and reset at T0 time of its delay line.

ORDER


DAO:R = Transmission error
DA1:R = Incorrect length
DA2:R = Chaining modifier
DA3:R = Channel end.
DA4:R = Unusual end.

DATA CUT (32 BIT MIOP)




Note: Every PH#DI/D2 term is reset at T3 time of its delay line.
Every PH#PD1/D2 term is set at T1 time of its delay line and reset at T0 time of its delay line.

DATA IN (32 BIT MIOP)





MIOP Interfaces (32bit)


CPU / MIOP



MEMORY / MIOP




S reg. (memory address register)




M register.

DEVICE CONTROLLER / MIOP


SIO, TIO, HIO, TDV.



AIO



SERVICE CYCLE




SERVICE CONNECTION


DATA OUT	DATA IN
OP:D 32A25	DAP:R 32A27
O0:D 32A23	DAO:R 32A22
O1:D 32A19	DA1:R 32A20
O2:D 32A15	DA2:R 32A18
O3:D 32A12	DA3:R 32A13
O4:D 32A03	DA4:R 32A08
O5:D 32A09	DAS:R 32A10
O6:D 32A01	DA6:R 32A04
O7:D 32A02	DA7:R 32A06
M08 19C02	DB0:R 19C06
M09 19C01	DB1:R 19C09
M10 19C09	DB2:R 19C10
M11 19C03	DB3:R 19CCE
M12 19C12	DB4:R 19C13
M13 19C15	DB5:R 19C18
M14 19C19	DB6:R 19C20
M15 19C23	DB7:R 19C22
M16 19C35	DC0:R 19C34
M17 19C35	DC1:R 19C36
M18 19C37	DC2:R 19C38
M19 19C39	DC3:R 19C40
M20 29A02	DC4:R 29A06
M21 29A01	DC5:R 29AC4
M22 29AC9	DC6:R 29A10
M23 29A03	DC7:R 29AC8
M24 29A15	DD0:R 29A18
M25 29A19	DD1:R 29A20
M26 29A23	DD2:R 29A22
M27 29A25	DD3:R 29A27
M28 29A33	DD4:R 29A34
M29 29A35	DD5:R 29A36
M30 29A37	DD6:R 29A38
M31 29A39	DD7:R 29A40

ORDER OUT + ORDER IN


Note: Order In and Out always has a terminal order.




DATA OUT
Using 4byte interface




DATA IN
Using 1byte interface
2nd data byte reaches zero byte count (ZBC)



32Bit MIOP CLOCK.




32BIT MIOP BUSS SHARING OPTION



32 Bit MIOP (MODULE CHART)

TOP#	S1-1	S2-1	S3-1
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

FOR: LASTONE → S1-2 UP
FOURBYTE → S2-2 UP
AIOP → S3-2 UP




- 1 : 8 Additional Channels
Channel 8 → 15
- 2 : 8 Additional Channels
Channel 16 → 23
- 4B : 4 Byte Option.
- BS : Memory Buss Sharing Option.
- ABS : Buss Sharing Option In AIOP Only.

FT25 (18D)


32-BIT MIOP

8273/8473

CA/BAXC



CO0



CO1



CO2




CO3



CO4



CO5



CO6



CO7



INHIBIT

INHIBIT

SPA5-0

25

27

26

NSPA4

20

NSPA3

21

NSPA5-0

22

23

18 LSO

29 SPA7-0

30 SPAG-0

49 +4V


Σ5/7 32-BIT
MIOP

(CA) - LSO = COMMAND ADDRESS

(BA) - NLSO = BYTE ADDRESS



(18D)

Page 3-45




FT25 (19D)

32-BIT MIOP
8273/8473





$\Sigma 5/7$ 32-BIT
MIOP (CA) - LSO = COMMAND ADDRESS
NSPA4 (BA) - NLSO = BYTE ADDRESS



FT25 (20D)

32 BIT MIOP
8273/8473





(FS) - LSI = FLAGS & STATUS
(BC) - NLSI = BYTE COUNT

$\Sigma 5/8$ 32-BIT
MIOP

FT25 (21D)

32-BIT MIOP

8273/8473




Σ5/3 32-BIT
MIOP
(FS) - LSI = FLAGS & STATUS
(BC) - NLSI = BYTE COUNT

(21D)

P328 3-48

FT25 (22D)

32-BIT MIOP
8273/8473



IS = ZBC INT.
OF = BIT 29 BA

IS = CHAN. END INT.
OF = BIT 30 BA

IS = UNUSUAL END I
OF = BIT 31 BA
LSB

IS = SKIP BIT
OF = NOT USED

IS = READ BACKWARD
OF = DEV. ADD.

IS = HALT TRAN. ER.
INT.
OF = DEV. ADD.


IS = DATA CHAIN
OF = DEV. ADD

IS = ERR. HALT
OF = DEV. ADD

LS2


SPA7-0

SPAG-0



32-BI.
MIOP

(IS) - LS2 = INTERRUPT STATUS
(OF) - NLS2 = LSB OF BYTE ADDRESS
& SOME FLAGS
(22D)



LT26


SWITCH MODULE

COCHRANE


32-BIT MIOP (13C)

8273/8473


UP=HIGH PRIORITY
ON BUS-SHARE



LSB
2





UP=4 BYTE
OPTION



UP=LAST IOP


MSB
0



* NOTE - SW'S SHOWN IN DOWN
POSITION = 0 UP = 1

MSB LSB
0 1 2

0 0 1 = 2nd. IOP





(13C)



32-BIT MIOP

POWER MONITOR INTERFACE Σ7/5

POWER MONITOR #2




POWER MONITOR #1



LT26
Σ5/7

SWITCH MODULE
REGISTER EXTENSION UNIT
(32A)

COCHRANE



Σ5/7 REGISTER EXTENSION UNIT
(32A)

$\Sigma 5/7$ CFE WITH 1 MA SECTION (=2 MA UNITS)

V69
CHRANE

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	ZT 23	AT 23	XT 10	AT 23	ZT 23	AT 23	DT 14	HT 15	DT 14	HT 15	DT 14	LT 29	LT 29	LT 22	GT 11	FT 22	XT 10	LT 26															
B	AT 11 MOO ↓ M13	AT 11 M14 + M27	BT 16	AT 16	AT 11	XT 10	AT 12	FT 22	FT 22		Y	IT 14	IT 14	FT 12	FT 12	FT 12	FT 12	IT 16	LT 13	Y	LT 21	BT 16	FT 26	FT 26	FT 22	Y	FT 22	BT 16					
C	ZT 46 46 31A 1	ZT 22	FT 22	FT 22	PET	PET	XT 10	FT 41	LT 17	LT 17	FT 41	X	LT 18	FT 41	LT 17	LT 17	FT 41	X	FT 39	FT 39	FT 39	X	FT 26	IT 16	FT 26	BT 16	BT 16	X	FT 18	FT 18	XT 10		
D	ZT 23	IT 16	AT 11	FT 22	AT 11	LT 13	FT 41	LT 17	LT 17	FT 41	XT 10	LT 18	FT 41	LT 17	LT 17	FT 41	BT 10	IT 16	BT 16	LT 18	XT 10	GT 11	FT 22	FT 18	LT 18	IT 25	FT 26	LT 18	IT 25	FT 26	XT 10	BT 11	
E			BT 11	AT 11	IT 14	AT 10	BT 16	AT 11	FT 22	XT 10	FT 22	FT 22	IT 16	BT 11		BT 16	IT 16	LT 13	BT 10	XT 10	LT 13	IT 25	IT 25	BT 11	IT 16	IT 25	IT 16	IT 25	IT 16	LT 13	XT 10	FT 22	FT 18
A	X	X	ZT 23		FT 41	LT 17	FT 41	LT 17	XT 10		LT 17	FT 41	LT 18	FT 17	LT 17	FT 41	FT 17	LT 17	XT 10	LT 17	FT 41	FT 17	LT 17	FT 41	LT 18	XT 10	LT 17	FT 41	FT 17	LT 17	FT 41		
B					FT 41	FT 41	BT 16		IT 16	BT 16	BT 16	BT 16	XT 10	IT 16	FT 41	BT 16	FT 41	FT 41	LT 18	XT 10	BT 16	FT 41									XT 10		
C	ZT 46 32A 1	XT 10		FT 41	LT 17	FT 41	LT 17	XT 10		LT 17	FT 41	LT 18	FT 17	LT 17	FT 41	FT 17	LT 17	XT 10	LT 17	FT 41	FT 17	LT 17	FT 41	LT 18	XT 10	LT 17	FT 41	FT 17	LT 17	FT 41			

1 = TO 1ST MULT/ADD FRAME MA2 THRU MA4


2 = TO 2ND MULT/ADD FRAME MA5 THRU MA7

Σ 5/7 SIOP (without MS) 8285/8485

32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
DT 14	HT 15	BT 22	FT 24	IT 26	LT 13	XT 10	BT 10	XT 24	FT 37	IT 13	BT 16	FT 38	FT 38	FT 38	FT 38	AT 16	BT 10	LT 20	IT 16	AT 11	IT 25	LT 21		XT 10	LT 13	LT 13	FT 37	BT 18	BT 15	IT 18			
AT 16	IT 25	IT 24	BT 22	IT 25	LT 21	FT 26	BT 16	IT 16	FT 39	FT 39	FT 27	FT 39	FT 26	FT 39	XT 10	LT 13	IT 16	IT 15	IT 11	IT 11	IT 18	FT 37	XT 10	XT 10	IT 15	FT 37	IT 16	FT 37	LT 13	IT 25			
FT 18	FT 18	LT 13	FT 27	XT 10		IT 15	IT 25	BT 25	XT 10		BT 10	BT 25	IT 16	IT 25		BT 10	BT 10	LT 21	BT 15		BT 18	IT 18	LT 13	XT 10		LT 29	DT 14	HT 15	BT 16		BT 22		
BT 11	FT 18	FT 18	FT 18	FT 18		FT 38	FT 38	FT 38	FT 38		FT 38	AT 11	FT 38	AT 11		FT 38	AT 11	FT 38	AT 11		AT 12	FT 37	FT 37	LT 21		XT 10	DT 11	HT 15	BT 15		BT 22		
GT 11	FT 18	FT 18	BT 11	FT 18	FT 18	FT 18	FT 18	FT 18	XT 10	FT 38	AT 11	FT 37	AT 11	FT 37	AT 11	BT 16	XT 10	AT 10	BT 18	BT 25	AT 12	LT 21	AT 11	LT 21	XT 10		FT 24	FT 37	LT 20	BT 10	LT 21		
		BT 22	BT 16	XT 10	BT 11	BT 15	FT 18	FT 18	GT 11	BT 22	BT 10	FT 22	BT 24	IT 16	LT 65	IT 15	IT 25	BT 18	IT 16	IT 25	BT 16	AT 13	LT 64	LT 26	XT 10	IT 16	IT 25						
32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		

1 = BUSS SHARING OPTION
2 = ATIC USED IN 1ST. STOP ONLY

Cobrane
4/30/69



(8F) SIOP

SIOP LOGIC TERM INDEX

AH.	3-65	BC14T15D	3-72	CSRCMSET/1	3-89
A Reg	3-79	BCCI	3-87	CSRMSET	3-89
/AIO/	3-61	NBCC3	3-88	CYCLE	3-81
AIOP	3-60	BCC4T1	3-86	/DAO-7/	3-90
ANOTHER	3-80	BCNT	3-72	/DAP/	3-90
AR	3-67	BCXM	3-72	DATAERR	3-65
/ASC/	3-61	BKWD	3-66	/DB0-DD1/	3-91
AVO	3-61	CA00-07	3-73	/DD2-DD7/	3-92
AXIO	3-79	CA08-15	3-74	DG	3-76
BA00-09	3-69	CA04T15D	3-73	DI	3-60
BA10-18	3-70	CA04T15U	3-73	(DI·ED)	3-68
BA03T18D	3-69	CA08T15D	3-73	(DI·PC·EVEN)	3-65
BA03T18U	3-69	CA08T15U	3-73	DO	3-60
BA07T15	3-69	CA12T15D	3-74	DOR	3-90
BA07T18D	3-69	CA12T15U	3-74	DPATH1	3-89
BA07T18U	3-69	CACNTD	3-74	DPATH3	3-89
BA11T15	3-70	CACNTU	3-74	DREAD	3-81
BA11T18D	3-70	CAXM	3-74	DREADTSR290	3-68
BA11T18U	3-70	CBC1	3-89	DX1	3-78
BA15T18D	3-70	CBC103	3-70	(DX1·DO)	3-78
BA15T18U	3-70	CBC2	3-89	DX2	3-78
BA17T18D	3-70	CBC203	3-70	(DX2·DO)	3-78
BA17T18U	3-70	CBC3	3-89	DX4	3-78
BA00	3-69	CBC4	3-89	DX4NSHARNZBC	3-72
N(BA00-NEND2)	3-88	NCCI	3-63	ED	3-68
BAA1-3	3-69	NCC2	3-63	EDI	3-68
BAXM	3-70	NCCX1	3-63	/EDX2&4/	3-60
BAXM-1to-5	3-70	CHAIN	3-63	EMPTY	3-82
BC00-07	3-71	CL1	3-60	ENABLE41	3-62
BC08-15	3-72	CM	3-66	END1-3	3-68
BC04T15D	3-71	CNST	3-60	ENDDIO	3-68
NBC08T13	3-71	CNTCK	3-62	ENDFI	3-68
BC08T15D	3-71	/NCOND1&2/	3-63	ES	3-68
NBC0707	3-71	CSRBM	3-89	FAIO	3-61
BC12T15D	3-72	CSRBM	3-89	FAST	3-68
(NBC14·BC15)	3-87	CSRCM	3-89	FGAIO	3-61
NBC14T15	3-88	CSRCMP	3-89	FGSIO	3-61

SIOP, LOGIC TERM INDEX (cont)

<i>FGTDV</i>	3-61	<i>FM12</i>	3-63	<i>NFMXO</i>	3-63
<i>FGTIO</i>	3-61	<i>FM12013A</i>	3-78	<i>FNAIO NCCI</i>	3-63
<i>FHIO</i>	3-61	<i>FM12014A</i>	3-62	<i>FNC0-2</i>	3-61
<i>FI01</i>	3-63	<i>FM13</i>	3-63	<i>FNCAIO</i>	3-61
<i>FI11</i>	3-64	<i>FM13AFNCAJO</i>	3-90	<i>FNCAIO FMOIA</i>	3-67
<i>(FI11B-DI)</i>	3-64	<i>FM14</i>	3-63	<i>FNCASC</i>	3-61
<i>(FI11B-DO)</i>	3-64	<i>FM14ATMA000</i>	3-78	<i>FNCF</i>	3-61
<i>(FI11B-OJ)</i>	3-66	<i>FM212431AS</i>	3-75	<i>FNCFNFNCAIO</i>	3-62
<i>(FI11B-OO)</i>	3-64	<i>FM21</i>	3-64	<i>FNCG</i>	3-61
<i>FI11BIOA00I</i>	3-65	<i>FM21BPLUS</i>	3-65	<i>FNCPIO</i>	3-61
<i>FI11013A</i>	3-78	<i>FM21022A</i>	3-72	<i>NFNCXO</i>	3-61
<i>FI11013B</i>	3-90	<i>FM21022B</i>	3-78	<i>FNCXFG</i>	3-61
<i>NFI1HT160</i>	3-63	<i>FM21022024A</i>	3-67	<i>FR0-7</i>	3-78
<i>FI12</i>	3-64	<i>FM21024B</i>	*	<i>FS</i>	3-67
<i>(FI12B-ED)</i>	3-68	<i>FM22</i>	3-64	<i>FSF</i>	3-61
<i>FI12013B</i>	3-68	<i>FM22BNDX4</i>	3-68	<i>FSIO</i>	3-61
<i>FI13</i>	3-64	<i>FM22024B</i>	*	<i>FSL</i>	3-60
<i>NFI1XO</i>	3-64	<i>NFM243133A</i>	3-76	<i>(FSL+NFNASC)</i>	3-62
<i>FLCC</i>	3-66	<i>FM24</i>	3-64	<i>(FSL+NFS)</i>	3-62
<i>NFLCC05TIOPH</i>	3-63	<i>FM31</i>	3-64	<i>FTDV</i>	3-61
<i>FLCLEAR</i>	3-66	<i>FM32</i>	3-66	<i>FTIO</i>	3-61
<i>FLDC</i>	3-66	<i>FM32A-NMPE</i>	3-74	<i>HA,HB</i>	3-78
<i>FLDCFLIZCNFAST</i>	3-68	<i>(FM32A-OO)</i>	3-90	<i>HC,HD</i>	3-79
<i>FLHTE</i>	3-66	<i>FM32BTRIPB</i>	3-70	<i>HFM21022A</i>	3-68
<i>FLICE</i>	3-66	<i>FM33</i>	3-66	<i>HIOI</i>	3-61
<i>FLIUE</i>	3-66	<i>FM34</i>	3-66	<i>HWRITE</i>	3-81
<i>FLIZC</i>	3-66	<i>FM34AOOTMA000</i>	3-87	<i>NHXO</i>	3-78
<i>FLSIL</i>	3-66	<i>FM41</i>	3-66	<i>HXWB</i>	3-78
<i>FLSKIP</i>	3-66	<i>FMCHAIN</i>	3-63	<i>IA1-3</i>	3-83
<i>FLTRANS</i>	3-66	<i>FMMXLX0</i>	3-77	<i>JACK</i>	3-83
<i>NFLXO</i>	3-66	<i>FMMPE</i>	3-67	<i>IAQAXO</i>	3-83
<i>FLXM</i>	3-66	<i>FMMPR</i>	3-67	<i>IC</i>	3-63
<i>FM01</i>	3-63	<i>FMMRQ2X0</i>	3-67	<i>IOAO-7</i>	3-70
<i>NFM01AFNCF</i>	*	<i>FMMUXO</i>	3-76	<i>IOAEVEN</i>	3-92
<i>FMO1BFNCASC</i>	3-64	<i>FMORDER</i>	3-62	<i>IOAP</i>	3-92
<i>FMO1033B</i>	3-63	<i>FMSHARE</i>	*	<i>IOAPOUT</i>	3-90
<i>EMII</i>	3-63	<i>FMWXO</i>	3-67	<i>IOAXJD</i>	3-90

* BUSS SHARE


PRINTED ON CLEARPRINT 12/10/84


SIDP LOGIC TERM INDEX (CONT)

I0D0-D1	3-71	NKDD	3-87	GAJ-3	3-83
I0D2-D7	3-72	KFTAL	3-86	OACK	3-83
I0RA0-2R	3-60	KX0	3-85	OI	3-60
I0A	3-70	LAST	3-60	OO	3-60
NTXO0	3-70	KAI-3	3-82	(OO-FM33A)	3-81
I0XD	3-70	1LX15-31V	3-75	ORD	3-90
I0XN	3-70H1	MAD-7	3-78	OUT	3-90
I0XM	3-70	MATCH	3-87	PATH0-6	3-87
I0XO	3-70	MAYREAD	3-88	(PC-DXI)	3-65
JR	3-63	MAYWRITE	3-88	PE	3-67
J0XH	3-78	MBO-7	3-76	POK	3-67
JAB-B0	3-78	MCO-MD7	3-77	POKOPE	*
JAXAR	3-78	ME	3-61	VPR/	3-63
JAXIO	3-70	NMLX0	3-77	PRI	3-61
JCD-DB	3-77	MLX0/1	3-77	PR2	3-61
JDXFR	3-77	MLXJ	3-77	PRD	3-63
JFILL	3-83	MNMAD-2	3-60	RA0-B	3-84
NTXO	3-70/77	MODE0-B	3-87	(W/RA0-7)	3-80
JXAC-1//1	3-78	MPE	3-67	(RA0-RB0)	3-87
JXAC-2	3-77	MPEShare	3-67	RAM	3-84
JXCA	3-70	MPR	3-67	RAXJA-D	3-84
JXIO	3-70/77	VMQX/	3-67	RBO-B	3-84
JXM	3-70/77	MR0	3-67	(WRB0-7)	3-80
JXST	3-78	MR0102	3-67	(RB0-RC0)	3-80
NKD	3-67	MU00	3-76	RDM162	3-84
NKB1SET	3-87	MUX0/1	3-76	RBXJBYD	3-84
NKB2SET	3-87	MUXT	3-76	RC0-B	3-84
NBXI	3-87	VMW0-31V	3-67	(RC0-RD0)	3-88
KBD-7	3-65	MW0-B	3-67	RCLOCK	3-81
NKA0	3-67	VMW0-31V	3-76/77	RCM	3-84
(KAB-KD0)	3-67	MKA0	3-76/77	RD0-B	3-84
KAA-D	3-67	MKRR	3-76/77	READ	3-81
KBD-7	3-65	MKM	3-76/77	READRWD	3-81
NKBD	3-67	MKA0/2	3-63	READDTBX4	3-81
KCD-7	3-65/66	MYKUM	3-60	NREADRST	3-81
NKC0	3-67	MY51C	3-61	READTRB120	3-81
KDO-7	3-66	MYTAST	3-61	RESET	3-81


* BUSS SHARE


PRINTED ON CLEARPRINT 1000 H






S10P REV L
Cox Electronics (3)











6


CIOP REV L
Eric Salterman

















SIOP Rev. L
Eric Salomone










STOP REV L
ERIC SALONIUS


15





Paged 3/7















R K-Register Decode


RK0	RK1	RK2	RK3	LOCATIONS FILLED
1	1	1	1	0 (empty)
1	1	1	0	1
1	1	0	1	2
1	1	0	0	3
1	0	1	1	4
1	0	1	0	5
1	0	0	1	6
1	0	0	0	7
0	1	1	1	8 (full)



RKD \Rightarrow write cycle
RKU \Rightarrow Read cycle




STOP RevL
Eric Sabourin



23








25


















SIBP REV L
ERIC SALONIUS

Rev E 3692




STOP Rev L
Eric Salomius

(32)

STOP Rev. L
Eric Selander


(33)

Signal	Description
BKD	Read backward
CC	Command chain
CD	Count done.
CEI	Channel end interrupt
CM	Chaining modifier.
CME	IOP memory error
CTE	IOP control error
DC	Data chain
DME	Memory data error.
HLT	IOP halt
HTE	Halton transmission error
I	Interrupt
ICE	Interrupt on channel end
IL	Incorrect length
IUE	Interrupt on unusual end
I2C	Interrupt on zero byte count
MAE	Memory address error
S	Skip
SIL	Suppress incorrect length
TDE	Transmitter data error
TEH	Error halt and not term.order
UEI	Unusual end interrupt
ZCI	Zero byte count interrupt



MIOPI with MS

INTERNAL REGISTERS



MIOP/MS MODULE LOCATION CHART

1-6 - 5 a 62d

32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
AT56	DT26	AT60	LT89	AT57	LT90	AT83		LT94	LT95	LT26	BT16	AT60	LT71	AT60	FT67	AT11	FT63	AT11	FT63	AT11	FT63	FT63	LT31	BT12	BT31	BT31	BT10	FT66	FT66	FT43	

MIOP Address
(LT26 Loc. 8C)

$S1-1 = Bit\ 21 \rightarrow IOPA0$
 $S2-1 = Bit\ 22 \rightarrow IOPA1$
 $S3-1 = Bit\ 23 \rightarrow IOPA2$

LASTONE = S1-2 UP

FOURBYTE = \$2-2 UP

AIOP = S3-2 UP

MS Address
(LT26 Loc. 21A)

$S1-1 = Bit\ 26 \rightarrow A10$
 $S2-1 = Bit\ 25 \rightarrow A09$
 $S3-1 = Bit\ 24 \rightarrow A08$
 $S4-1 = Bit\ 23 \rightarrow A07$
 $S1-2 = Bit\ 22 \rightarrow A06$
 $S2-2 = Bit\ 21 \rightarrow A05$
 $S3-2 = Bit\ 20 \rightarrow A04$
 $S4-2 = Bit\ 19 \rightarrow A03$

MS off/on Line

$S_1 Up$ = online
 $S_2 Down$ = off line

| Note:

MS Test Model
is not used

S1 Loc. 22A must
be up.


Options

1 = 8 additional channels ($8 \rightarrow 15$)
2 = 8 additional channels ($16 \rightarrow 23$)

$4B = 4\text{Byte Option}$

BS = Memory Buss Sharing Option

ABS = Bus Sharing Option in AIOB only



Single Phasing The MIOP.

Set MIOP to Single Phase Mode

0	7,8	11	16,18,19	26,27	31
6D	R	001	MS address	10000	

where R =

16	0	0	0	2	31
----	---	---	---	---	----

Step to next Phase

0	7,8	11	16,18,19	26,27	31
6D	R	001	MS address	10000	

where R =

16	0	0	0	1	31
----	---	---	---	---	----

Read MIOP signals

0	7,8	11	16,18,19	26,27	31
6C	R	001	MS address	10XXX	

Group 1 → 7

Group 1

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
PH01/D2	PH01/PD2	PH0CDI	PH0CPDI	PH1ODI	PH1OPDI	PH1IDS	PH1SPDI	PH12D1	PH12PD1	PH13DI	PH13PDI	PH14DI	PH14PDI	PR1	PR2

Group 2

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
PH0ODI	PH0OPDI	PH0ID1	PH0PDI	PH02D2	PH02PDI	PH03DI	PH03PDI	PH04DI	PH04PDI	PH05DI	PH05PDI	PH06DI	PH06PDI	PH07DI	PH07PDI

Group 3

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
MAE	MAR	MDR	MPE	MRQ	MS	PRCH	TPE	EH	EHE	D3CYCLE	AIOP	MCFA	MCFA/I	MCFB	MCFB/I

Group 4

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
ORD	OUT	WI	FIN	FP	TORD	TRAI	ZBC	FS:D	FSL:R	RS:R	RSA:D	LASTONE	AVG:R		

Group 5

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
A00	A01	A02	A03	A04	A05	A06	A07	L50	L51	L52	K15	SUB	UNO	UN1	UN2

Group 6

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
H0	H1	H2	H3	H4	H5	H6	H7	CC1	CC2	CMD	IER:D	JR:D	FNC	J1	J2

Group 7

16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
C00	C01	C02	C03	C04	C05	C06	C07	C08	C09	C10	C11	C12	C13	C14	C15

Return MIOP to normal mode


0	7,8	11	16,18,19	26,27	31
6D	R	001	MS address	10000	

where R =


16	0	0	0	4	31
----	---	---	---	---	----


MIOP with MS

SINGLE PHASING and DISPLAY LOGIC




MIOP CLOCKS (with MS)







Location 20 before IOP storage.



Location 20 after 1st Status word is stored,




Location 21 after 2nd Status word is stored.




CME = IOP Memory Error,
CTE = IOP Control Error
DME = Memory Data Error
HLT = IOP Halt
IL = Incorrect Length
IP = Interrupt Pending
MAE = Memory Address Error
TDE = Transmission Data Error.

Note: Every PH#DI/D2 term is reset at T3 of its delay line.
Every PH#PD1/D2 term is set at T1 time of its delay line and reset at T0 time of its delay line.

TIO, TDV, HIO (MIOP with MS)



Location 20 before IOP storage.



CME = IOP memory error.

CTE = IOP control error.

DME = Memory data error.


HLT = IOP halt.

IL = Incorrect length.


MAE = Memory address error.

TDE = Transmission data error.


Location 20 after 1st Status word is stored.



Location 21 after 2nd Status word is stored.



Note: Every PHI DI/D2 term is reset at T3 time of its delay line.
Every PHI DI/D2 term is set at T1 time of its delay line and reset at T0 time of its delay line.



Location 20 after response is stored.

0 ← → 7 8 9 10 11 12 13 ← → 20 21 ← → 23 24 25 ← → 27 28 ← → 31
Status unique to device IL TDE ZCI CEI UEL O → 0 IOP# M D.C. D. E.O. Address

CEI = channel end interrupt

IL = Incorrect length

TDE = Transmission data error

UEI = unusual end interrupt

ZFI = zero byte frame interrupt


D. = if 'M' = 0 then D = device controller number.
if 'M' = 1 then D = unit number.


D.C. = multi-unit device controller number.

$M_1 = 1/2$ means single-unit device

M. - it means single unit device.
M. - it means multiunit device.

Note: Every PH#D1/D2 term is reset at T3 time of its delay line.
Every PH#P01/P2 term is set at T1 time of its delay line and reset at T0 time of its delay line.






Note: Every PH#DI/D2 is reset at T3 time of its delay line.
Every PH#PD1/D2 is set at T1 time of its delay line and reset at T0 time of its delay line.


ORDER

DAO:R	= Transmission error
DA1:R	= Incorrect length
DA2:R	= Chaining modifier
DA3:R	= Channel end
DA4:R	= Unusual end.

DATA OUT (MIOP with MS)



DATA IN (MIOP with MS)




Note: Every PH#DI/D2 term is reset at T3 time of its delay line.
Every PH#DI/D2 term is set at T1 time of its delay line and reset at T0 time of its delay line.


D Revision.

MIOP Interfaces (with MS)

CPU / MIOP



MEMORY / MIOP



IOPAO:R (12C08) FNC0:R (12C06)
 IOPAI:R (12C13) FNC1:R (12C04)
 IOPA2:R (12C18) FNC2:R (12C10)

NCOND1:D (12C25) W0/1:D (14A23)
 NCOND2:D (12C33) W1/1:D (14A25)
 W2/1:D (14A33) W3/1:D (14A35)

S reg. (memory address register)


15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
12A01	12A02	12A03	12A09	12A12	12A15	12A19	12A23	12A25	12A23	12A25	12A26	12A27	12A28	12A29	12A25	14A12

M register.


00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
21A15	21A14	21A15	21A16	21A35	21A35	21A34	21A37	22A13	22A14	22A15	22A35	22A37	22A34	22A13	22A14	22A15	22A16	22A17	22A18	22A19	22A20	22A21	22A22	22A23	22A24	22A25	22A26	22A27	22A28	22A29	22A30	22A31

DEVICE CONTROLLER / MIOP


SIO, TIO, HIO, TDV.



AIO




SERVICE CYCLE




DATA OUT	DATA IN
FNDSIO:D (14C12)	DAP:R 32A27
FNDTIO:D (14C19)	DAO:R 32A22
FNHTDV:D (14C23)	DAI:R 32A20
FNDHIO:D (14C15)	DAZ:R 32A18
FNDAIO:D (14C25)	DA3:R 32A13
	DA4:R 32A08
	DAS:R 32A10
	DA6:R 32A04
	DA7:R 32A06
M08	DB0:R 19C06
M09	DB1:R 19C09
H10	DB2:R 19C10
M11	DB3:R 19C08
M12	DB4:R 19C13
M13	DB5:R 19C18
M14	DB6:R 19C20
M15	DB7:R 19C22
	DCC:R 19C34
	DC1:R 19C36
	DC2:R 19C38
	DC3:R 19C40
	DC4:R 29A06
	DC5:R 29A04
	DC6:R 29A10
	DC7:R 29A08
M24	DD0:K 29A18
M25	DD1:K 29A20
M26	DD2:R 29A22
M27	DD3:R 29A27
M28	DD4:R 29A34
M29	DD5:R 29A36
M30	DD6:R 29A38
M31	DD7:R 29A40

MIOP/MS	
DIS00	32C01
DIS01	32C02
DIS02	32C03
DIS03	32C04
DIS04	32C05
DIS05	32C06
DIS06	32C07
DIS07	32C08
DIS08	32C09
DIS09	32C10
DIS10	32C11
DIS11	32C12
DIS12	32C13
DIS13	32C14
DIS14	32C15
DIS15	32C17
DIO:D829:R	32C31
DIO:D830:R	32C33
DIO:D831:R	32C34
DIO:A13:R	32C39
DIO:A14:R	32C40
DIO:A15:R	32C41
DIO:KWD:R	32C42
DIS:STROBE	32C43
NDIS:PSTOP	32C45
NDIS:ABLE	32C47


ORDER OUT +
ORDER IN
Note: Order In and Out
always has a
terminal order.



DATA OUT
Using 4byte interface




DATA IN
Using 1byte interface
2nd data byte reaches
zero byte count (ZBC)




MIOB with MS - BUSS SHARING OPTION

NAIOP



AIOP



DECIMAL UNIT


PHASE CHARTS

TITLE	PAGE
MODULE LOCATION CHART	1
DECIMAL UNIT REGISTERS	2
DECIMAL LOAD	3
DECIMAL STORE	4
DECIMAL COMPARE	5
DECIMAL ADD	6
DECIMAL SUBTRACT	7
DECIMAL MULTIPLY	8
DECIMAL DIVIDE	9
DECIMAL SHIFT ARITHMETIC	10
PACK DECIMAL DIGITS	11
UNPACK DECIMAL DIGITS	12
EDIT BYTE STRING	13

DECIMAL UNIT MOD. 8419

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
A	LT 21	BT 11	GT 11	FT 22	GT 11	LT 21	FT 21	XT 18	LT 10	21	FT 18	BT 18	LT 21	BT 10	LT 21	LT 21	FT 25	FT 25	BT 10	IT 16	FT 18	LT 21	XT 10	GT 11	FT 22	GT 11	LT 21	BT 18	IT 25			
B	ZT 23	LT 21	LT 21	LT 18	FT 10	LT 21	IT 16	BT 11	FT 10	26	FT 17	LT 17	LT 21	LT 21	LT 21	LT 15	LT 21	BT 18	FT 17	FT 17	BT 18	BT 10	FT 22	GT 11	LT 21	XT 10	BT 11	LT 21	IT 16	LT 21		
C	AT 11	BT 16	LT 12	LT 12	LT 12	LT 18	XT 10	BT 10	IT 16	LT 12	LT 12	LT 18	LT 21	LT 21	LT 20	LT 12	LT 21	BT 11	FT 22	FT 11	BT 22	IT 11	IT 16	IT 25								
	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1

CLOCKS COAX
 $32B01 \rightarrow 25A01$ CL }
 $32B03 \rightarrow 13A13$ CK }
 $32E07 \rightarrow 8A01$ CL }
 $32B10 \rightarrow 21B01$ CL }
 $32B14 \rightarrow 12B01$ CL }
 $32B18 \rightarrow 13C01$ CL }

From 26U
in CPU

TYP. 8 PLACES

34

33

30

50

49

33

DOUT

(MSB)

31C

30

50

49


33

DOUT

(LSB)

31C

DECIMAL UNIT REGISTERS



DECIMAL LOAD (7E)

CPU INTERFACE

DUSTART

DU9

1 CLOCK

CAB09 (32C34)

CAB09 → CLEAR (11A44)
ready Decimal unit for next operation.

DU4

CAB04 (32C13)

DU5

CAB05 (32C18)

DU6

CAB06 (32C20)

DU7

CAB07 (32C22)

DU0

CA300 (32C06)

DU1

CA301 (32C04)

DU2

CA302 (32C10)

DU3

CA303 (32C08)

DU12

CAB12 (32C40)

CAB04-07 ↔ 04-7
opcode to Oreg.CAB00-03 ↔ R28-31
operand length (in bytes)CAB12 ↔ TMASK (13C33)
decimal trap bit.
(CAB09.NCAB07) ↔ P4 (13C02)

DM decimal trap

1 CLOCK

P4 (13C02)

04-7 → OLOPK (10C33)
load or pack instruction.NR28-31 ↔ EDPTO-3
sets up ED pointer.

1 ↔ PHB (13C31)

DUEND
sets SW1

DU10

1 CLOCK

P4B (24B36)

[if EDPTO-3=14] = ET14 (2A36)
operand is 1 byte long.

ET14 → DUEF (18A22)

ET14 → PHA (13C27)

EDCWN (18A30)

EDPTO-3 - 1 → EDPTO-3

PHB ↔ PHC (13C30)

1st
most signif.
data byte
(from Memory)

DU0

1 CLOCK

P4 . PHC . NPHA
(13C02) (13C30) (13C28)

ACAB8 (19B23)

CAB00-07 → ADATO-7

ADATB → ADATA (19B22)

ADATO-7 → AO-7

[if CAB00.CAB01] = ISPO (23B47)

[if CAB00.CAB02] sign in M.S.D.

[if CAB04.CAB05] = ISPI (23B44)

[if CAB04.CAB06] sign in L.S.D.

(ISPO + ISPI) → CCI (6A33)

illegal digit

[if EDPTO-3=12] = ET12 (2A08)

ET12 → DUEF (18A22)

sets SW1 in CPU

ET12 → PHA (13C27)

DUEND
(sets SW1)

DU10


1 CLOCK

EUP (16A23)

EDPTO-3+1 → EDPTO-3

1 → NPNC (13C29)

ET12






P6B

P4.NPHC.PHA


DECIMAL LOAD CONTINUED

Single
data byte.
(from memory)



Condition
code
abort
info.

DUEND



DECIMAL LOAD CONTINUED

E DOWN (18A30)
EDPTO-3 -1 → EDPTO-3

(P6, PHA) → P7 (13C06)
PHA → PHB (13C31)

1st
least signif.
data byte
to R15

1 CLOCK

P7, PHB
 $(13C06)(13C31)$

$S_0 (30C30)$
 $S_1 (30C31)$
 $S_2 (30C33)$
 $S_3 (30C34)$
 $S_4 (28C30)$
 $S_5 (28C31)$
 $S_6 (28C33)$
 $S_7 (28C33)$

$B0-3 \rightarrow S0-3$
 $A4-7 \rightarrow S4-7$

DOUT (23B03)
 $S0-7 \rightarrow DUC-7$

$[NGP1] = ESL (9A30)$
 $EDO-7 \rightarrow BO-7$

$[GP1]: O5 \rightarrow BO-7$
to clear Dec. Accum.

$[if EDPTO-3 = NR28-31] = EDMA (12A46)$

$EDMA \rightarrow GP1 (29A33)$
used to clear rest of Dec. Accum.

E DOWN (18A30)
 $EDPTO-3 -1 \rightarrow EDPTO-3$

Data or O's
to
CPU
fast memory.

14 CLOCKS

P7 (13C06)

$B0-7 \rightarrow S0-7$
DOUT (23B03)
 $S0-7 \rightarrow DUO-7$

$[NGP1] = ESL (9A30)$
 $EDO-7 \rightarrow BO-7$

$[GP1]: O5 \rightarrow BO-7$
to clear Dec. Accum.

$[if EDPTO-3 = NR28-31] = EDMA (12A46)$

$EDMA \rightarrow GP1 (29A33)$
used to clear rest of Dec. Accum.

$[if EDPTO-3 = 15] = ET15 (2A37)$
N.S. Byte in EDreg.

$ET15 \rightarrow PHA (13C27)$

Last
data-byte
to
CPU
fast memory

DUEND
(sets SW1)

ET15

NET15





1 CLOCK

P7, PHA
 $(13C06)(13C27)$

$B0-7 \rightarrow S0-7$
DOUT (23B03)
 $S0-7 \rightarrow DUO-7$
Last byte to CPU

DUEF (18A22)
sets SW1 in CPU

DECIMAL STORE (7F)



Data bytes from CPU fast Memory

DECIMAL STORE CONTINUED

$[CAB00-07 \neq 0] = NCABZ (16B46)$
 data not zero.
 $(NCABZ, GP1) \rightarrow CC2 (6A30)$
 significant data lost
 $[if EDPTO-3 = NR28-31] = EDMA (12A46)$
 $EDMA \rightarrow GP1 (29A33)$

 $[if EDPTO-3 = 0] = ET00 (5B15)$
 $ET00 \rightarrow PHA (13C27)$
 $EDOWN (18A30)$
 $EDPTO-3 - 1 \rightarrow EDPTO-3$
 $DOWN (20A23)$
 $DRO-3 - 1 \rightarrow DRO-3$

ET00 → NET00

last
data byte
from
CPU
last Memory.

DUEND

I CLOCK

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

DU'EF (18A22)

P5A (14C46)
 $DRO-3 \rightarrow DAPTO-3$
 DA reg. pointer.
 $A0-7 \rightarrow SO-7 \rightarrow DAO-7$

 $ACAB (19B23)$
 $CAB00-07 \rightarrow ADATO-7$

ADATA (19B22)
 $ADATO-7 \rightarrow A0-7$
 $[+CAB00, CAB01] = JSPO (23B47)$
 $[+CAB00, CAB02] = sign in M.S.D.$
 $[+CAB04, CAB05] = LSP1 (23B44)$
 $[+CAB04, CAB06] = sign in L.S.D.$
 $(JSPO + LSP1) \rightarrow CC1 (6A33)$
 $[ENG P3]:1 \rightarrow CC2 (6A33)$
 illegal digit
 illegal sign.
 $[if CAB00-07 \neq 0] = NCABZ (16B46)$
 $(NCABZ, GP1) \rightarrow CC2 (6A30)$
 significant data lost

 $DOWN (20A23)$
 $DRO-3 - 1 \rightarrow DRO-3$
 $P5A \rightarrow DUEF (18A22)$

 $PSA \rightarrow P6 (13C14)$
 $PHA \rightarrow PHB (13C31)$

I CLOCK

P6B (14C36)
 $DRO-3 \rightarrow DAPTO-3$
 DA reg. pointer
 $A0-7 \rightarrow SO-7 \rightarrow DAO-7$
 $[CC1]:1 \rightarrow NCC2 (6A29)$
 $DRX (24B45)$
 $NR28-31 \rightarrow DRO-3$
 $PHB \rightarrow PHC (13C27)$

I CLOCK

P6C (14C01)
 $ACC (23B45)$
 $CC1 \rightarrow A0 (20B27)$
 $CC2 \rightarrow A1 (20B31)$
 $(CC1, TMASK) \rightarrow A4 (21B27)$
 $(CC1, NMASK) \rightarrow A5 (21B31)$
 $NCC1 \rightarrow A6 (21B14)$
 $NCC2 \rightarrow A7 (21B23)$

DECIMAL STORE CONTINUED

$[if R28.31=1] = RTO1 (4B15)$
 $[RTO1.NISD]: C_{16} \leftrightarrow I0-3$
 $[RTO1.ISD]: D_{16} \leftrightarrow I0-3$ positive sign
 negative sign
 $PHC \leftrightarrow PHA (13C27)$

Condition
code
@
abort
info.

DUEND

DU0
 DU1
 DU2
 DU3
 DU4
 DU5
 DU6
 DUT

I CLOCK

S0 (30C30)
 S1 (30C31)
 S2 (30C33)
 S3 (30C34)
 S4 (28C30)
 S5 (28C31)
 S6 (28C33)
 S7 (28C34)

P6 (13C14), PHA (13C27)

$A0-7 \rightarrow S0-7$
 $DOUT (23B03)$
 $S0-7 \rightarrow DU0-7$
 $DRO-3 \rightarrow DAPTO-3$
 Dreg. pointer
 $ADA (19B30)$
 $ADA-7 \rightarrow ADATO-7$
 $ADATC \rightarrow ADATA (19B22)$
 $ADATO-7 \rightarrow AC-7$
 $[if DRO-3=14] = DT14 (21A38)$
 $DT14 \rightarrow ADIL (18B22)$
 $I0-3 \leftrightarrow A4-7$
 $[if DRO-3=13] = DT13 (21A37)$
 $[DT13.NISD]: C_{16} \leftrightarrow I0-3$
 $[DT13.ISD]: D_{16} \leftrightarrow I0-3$ positive sign
 negative sign.
 $DUP (26A22)$
 $DRO-3+1 \leftrightarrow DRO-3$
 $PGA \rightarrow DUEF (18A22)$
 $DT14 \leftrightarrow PHA (13C27)$
 $PGA \leftrightarrow PT (13C06)$

DU10

DUEF (18A22)

DT14

NDT14

Most significant
data byte
to
memory

DU0
 DU1
 DU2
 DU3
 DU4
 DU5
 DU6
 DUT

Clks =
length - 1

P7 (13C06)


$A0-7 \rightarrow S0-7$
 $DOUT (23B03)$
 $S0-7 \rightarrow DU0-7$
 $DRO-3 \rightarrow DAPTO-3$
 Dreg. pointer
 $ADA (19B30)$
 $ADA-7 \rightarrow ADATO-7$
 $ADATC \rightarrow ADATA (19B22)$
 $ADATO-7 \rightarrow A0-7$
 $[if DRO-3=14] = DT14 (21A38)$
 $DT14 \rightarrow ADIL (18B22)$
 $I0-3 \leftrightarrow A4-7$
 $[if DRO-3=13] = DT13 (21A37)$
 $[DT13.NISD]: C_{16} \leftrightarrow I0-3$
 $[DT13.ISD]: D_{16} \leftrightarrow I0-3$ positive sign
 negative sign.
 $DT14 \leftrightarrow PHA (13C27)$

DT14


NDT14

P7.PHA


DECIMAL STORE CONTINUED





DECIMAL COMPARE (7D)



DECIMAL COMPARE CONTINUED



ET12



DECIMAL COMPARE CONTINUED

$[+CABCC.CAB01] = ISP0 (23B47)$
 $[+CAB00.CAB02] = ISP1 (23B44)$
 sign in M.S.D.
 $[+CAB04.CAB05] = ISP1 (23B44)$
 sign in L.S.D.
 $(ISP0 + NISPI) \rightarrow CC3 (6A33)$
 illegal digit or sign.

$EUP (16A23)$
 $EDPT0-3 + 1 \rightarrow EDPT0-3$
 $(P4.PHA) \rightarrow PS (13C04)$
 $PHA \rightarrow PHB (13C31)$

1 CLOCK

P5B (14C45)

$A0-7 \rightarrow SO-7 \rightarrow EDO-7$
 last data byte to ED reg. (Loc. M)
 $EDIV (23B04)$
 $14 \rightarrow EDPT0-3$
 $PHB \rightarrow PHC (13C30)$

1 CLOCK

P5C (14C35)

DU0 → CAB00 (32C06)
 DU1 → CAB01 (32C04)
 DU2 → CAB02 (32C10)
 DU3 → CAB03 (32C08)
 DU4 → CAB04 (32C13)
 DU5 → CAB05 (32C18)
 DU6 → CAB06 (32C20)
 DU7 → CAB07 (32C22)

first least signal,
data byte
from R15

$ACAB (19B23)$
 $CAB00-07 \rightarrow ADAT0-7$
 $ADIL (18B32)$
 $ADAT0-3 \rightarrow A0-3$
 $O's \rightarrow A4-7$

$[+CAB00.CAB01] = ISP0 (23B47)$
 $[+CAB00.CAB02] = ISP1 (23B44)$
 sign in M.S.D.
 $[+CAB04.CAB05] = ISP1 (23B44)$
 sign in L.S.D.
 $ISP0 \rightarrow CC3 (6A33)$
 illegal digit
 $ISP1 \rightarrow GP3 (29A31)$
 remembers the sign.


$EDO-7 \rightarrow ESH0-7$
 $ESL (9A30)$
 $ESH0-7 \rightarrow BO-7$
 $[+ EDPT0-3 = NR28-31] = EDMA (12A46)$
 $EDMA \rightarrow GP1 (29A33)$
 end of operand
 $EDOWN (1BA30)$
 $EDPT0-3 - 1 \rightarrow EDPT0-3$
 $DRPRE (1BA23)$
 $14 \rightarrow DRD-3$
 to address DA reg.

14CLOCKS

P5 (13C04)

$[+ISE \neq ISO] = NSUB (7C23)$
 $A0-7 + BO-7 \rightarrow SO-7$
 $[+ISE = ISO] = SUB (23C45)$
 $A0-7 - BO-7 \rightarrow SO-7$
 $SUB \rightarrow GP5 (6A02)$
 remembers subtract
 $SO-7 \rightarrow DAO-7$
 result to DA reg.
 $[+S \neq O] = NSZO (23C06)$
 $NSZO \rightarrow CC3 (6A31)$
 numbers not equal.

DECIMAL COMPARE CONTINUED





ET00 | NET00

Last (most significant) data byte from CPU fast Memory

DUEND

DU10






DECIMAL COMPARE CONTINUED

	<p>[If $S0 \cdot 7 \neq 0$] = NSZO (23C06) $NSZO \rightarrow CC3 (6A31)$ numbers not equal.</p> <p>[If overflow or underflow] = SCOS (3B22) $SCOS \rightarrow SCO (9B04)$ $SCOS \rightarrow CC3 (6A31)$ $PHB \rightarrow PHC (13C30)$</p>
--	---


1 CLOCK	<p>P6C (14C01)</p> <p>$\begin{cases} +ISD.CC3.NGP5 \\ +ISD.CC3.NSCO \\ +NISD.SCC.GP5 \end{cases} = INEG (31B22)$</p> <p>ACC (23B45) $CC1 \rightarrow A0 (20B27)$ $(CC3.NINE6) \rightarrow A2 (20B19)$ $INEG \rightarrow A3 (20B23)$ $(CC1.TMASK) \rightarrow A4 (21B27)$ $(CC1.NMASK) \rightarrow A5 (21B31)$ $NCC1 \rightarrow A6 (21B19)$ $NCC2 \rightarrow A7 (21B23)$</p> <p>$P6C \rightarrow PHA (13C27)$</p>
---------	---

Condition code @ abort information DUO DU1 DU2 DU3 DU4 DU5 DU6 DU7 DUEND	1 CLOCK	<p>P6.PHA (13C14) (13C27)</p> <p>$A0 \cdot 7 \rightarrow S0 \cdot 7$ $DOUT (23B03)$ $S0 \cdot 7 \rightarrow DUO \cdot 7$ $DUEF (18A22)$</p> <p>$DUEF(18A22)$</p>

DECIMAL ADD (79)



ET14



ET12

P4

P4, NPHC, PHA

DECIMAL ADD CONTINUED

data bytes
(from memory)DU0
DU1
DU2
DU3
DU4
DU5
DU6
DU7CLOCK =
length - 2

P4 (13C02)

AO-7 → SO-7 → EDO-7
data to EDreg.ACAB (19B23)
CAB00-07 → ADATO-7ADATB → ADATA (19B22)
ADATO-7 → AO-7[f CAB00, CAB01] = ISPO (23B47)
sign in M.S.D.[f CAB00, CAB02] = ISP1 (23B44)
sign in L.S.D.(ISPO + ISP1) → CC1 (6A33)
illegal digit

[f EDPTO-3 = 12] = ET12 (2A08)

ET12 → DUEF (18A22)
sets SW1 in CPU

ET12 → PHA (13C27)

EUP (16A23)
EDPTO-3 + 1 → EDPTO-3DUEND
(sets SW1)DU0
DU1
DU2
DU3
DU4
DU5
DU6
DU7

1 CLOCK

P4, NPHC, PHA
(13C02)(13C29)(13C27)

AO-7 → SO-7 → EDO-7

ACAB (19B23)
CAB00-07 → ADATO-7ADIL (18B22)
ADATO-3 → AC-3
0's → A4-7[f CAB04-07 = B16 or D16] : 1 → ISE (6A06)
negative sign[f CAB00, CAB01] = ISPO (23B47)
sign in M.S.D.[f CAB00, CAB02] = ISP1 (23B44)
sign in L.S.D.(ISPO + NISP1) → CC1 (6A33)
illegal digit or sign.EUP (16A23)
EDPTO-3 + 1 → EDPTO-3

(P4, PHA) → P5 (13C04)



PHA → PHB (13C31)

last
data byte
(from memory)DU0
DU1
DU2
DU3
DU4
DU5
DU6
DU7



1 CLOCK

P4, PHC, PHA
(13C02)(13C30)(13C27)ACAB (19B23)
CAB00-07 → ADATO-7ADIL (18B22)
ADATO-3 → AC-3
0's → A4-7[f CAB00-07 = B16 or D16] : 1 → ISE (6A06)
negative sign.Single
data byte
(from memory)

DECIMAL ADD CONTINUED



1st
least significant
data byte
from R15



DECIMAL ADD CONTINUED

data
from CPU
fast memory

DU0	CABCC (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

ACAB (19823)
 $[+ CAB00, CAB01] = ISPO (23847)$
 $[+ CAB00, CAB02] = ISPI (23844)$
 $[+ CAB04, CAB05] = ISPI (23844)$
 $[+ CAB04, CAB06] = sign in L.S.D.$
 $(ISPO + ISPI) \rightarrow CC1 (6A33)$
illegal digit

EDO-7 \rightarrow ESH0-7
 $[NGP1] = ESL (9A30)$
 $ESH0-7 \rightarrow BO-7$

[GP1]: 0's \rightarrow BO-7

[if EDPT0-3 = NR28-31] = EDMA (12A46)
 $EDMA \rightarrow GP1 (29A33)$
end of operand
[if EDPTC-3 = 0] = ETOC (5B15)
 $ETOC \rightarrow PHA (13C27)$
 $EDOWN (16A30)$
 $EDPT0-3 - 1 \rightarrow EDPT0-3$
 $DOWN (20A23)$
 $DRO-3 - 1 \rightarrow DRO-3$

ET00 NET00

last,
most signif.
data byte
from
CPU
fast memory

DU0	CABCO (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

P5A (14C46)

[SUB]: AO-7 - BO-7 \rightarrow SO-7
 $[NSUB]: AO-7 + BO-7 \rightarrow SO-7$
 $SO-7 \rightarrow DAO-7$
[if S ≠ 0] = NSZ0 (23C06)
 $NSZ0 \rightarrow CC3 (6A31)$
ACAB (19823)
 $CAB00-C7 \rightarrow ADATO-7$
ADATA (19822)
 $ADATO-7 \rightarrow AO-7$
 $[+ CAB00, CAB01] = ISPO (23847)$
 $[+ CAB00, CAB02] = sign in M.S.D.$
 $[+ CAB04, CAB05] = ISPI (23844)$
 $[+ CAB04, CAB06] = sign in L.S.D.$
 $(ISPO + ISPI) \rightarrow CC1 (6A33)$
illegal digit

EDO-7 \rightarrow ESH0-7
 $[NGP1] = ESL (9A30)$
 $ESH0-7 \rightarrow BO-7$

[GP1]: 0's \rightarrow BO-7

P5A \rightarrow DUEF (18A22)
P5A \rightarrow P6 (13C14)
PHA \rightarrow PHB (13C31)

DUEND

DUI0

DUEF (18A22)

P6B (14C36)

[NSUB]: AO-7 - BO-7 \rightarrow SO-7
 $[SUB]: AO-7 + BO-7 \rightarrow SO-7$
 $SO-7 \rightarrow DAO-7$
store last byte of result

DECIMAL ADD CONTINUED

$[if S0-7 \neq 0] = NSZ0 (23C06)$

$NSZ0 \rightarrow CC3 (6A31)$
result not zero

$[if overflow or underflow] = SCOS (3B22)$

$SCOS \rightarrow SCO (9B04)$
 $SCO \rightarrow GP2 (29A30)$ remembers overflow or underflow
 $(NSUB \cdot SCOS) \rightarrow CC2 (6A30)$ for complementing result if SUB
overflow.

$PHB \rightarrow PHC (13C30)$

1 CLOCK

P6C (14C01)

ACC (23B45)

$CC1 \rightarrow A0 (20B27)$
 $CC2 \rightarrow A1 (20B31)$
 $(CC3, NINEG) \rightarrow A2 (20B19)$
 $INEG \rightarrow A3 (20B23)$
 $(CC1, TMASK) \rightarrow A4 (21B27)$
 $(CC1, NTMASK) \rightarrow A5 (21B31)$
 $NCC1 \rightarrow A6 (21B19)$
 $NCC2 \rightarrow A7 (21B23)$

$[+ISE, ISD, CC3]$
 $[+NSCO, ISD, CC3]$
 $[+GP5, SCO, NSD]$ = INEG (31B22)

$[NINEG]: C_6 \rightarrow I0-3$

$[INEG]: D_{16} \rightarrow I0-3$

DRPRE (18A23)
14 \rightarrow DRO-3

EDIV (23B04)
14 \rightarrow EDPTO-3

P6C \rightarrow PHA (13C27)

1 CLOCK

P6, PHA
(13C14) (13C27)

S0 (30C30)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C30)
S5 (28C31)
S6 (28C33)
S7 (29C34)

A0-7 \rightarrow S0-7
DOUT (23B03)
S0-7 \rightarrow DUO-7
DUEF (18A22)
sets SW1 in CPU
ADJL (18B22)
I0-3 \rightarrow A4-7
sign.

EDA (5B02)
DA0-7 \rightarrow B0-7
DOWN (20A23)
DRO-3-1 \rightarrow DRO-3
EDOWN (18A30)
EDPTO-3-1 \rightarrow EDPTO-3
P6A \rightarrow P7 (13C06)

Condition
code
@
abort
info.

Result
back to
CPU
starting
with
least signif.
byte.

14CLOCKS

P7 (13C06)

$[GP2] = SUB (2836)$
A0-7 - B0-7 \rightarrow S0-7

$[NGP2] = NSUB (17C23)$
A0-7 + B0-7 \rightarrow S0-7

DOUT (23B03)
S0-7 \rightarrow DUO-7

EDA (5B02)
DA0-3 \rightarrow B0-7
05 \rightarrow A0-7


DECIMAL ADD CONTINUED

$[18 \text{ EDPTO-3} = 15] = ET15 (2A37)$
 $ET15 \rightarrow \text{PHA (13C27)}$
 EDOWN (18A30)
 $\text{EDPTO-3} - 1 \rightarrow \text{EDPTO-3}$
 DOWN (20A23)
 $\text{DRO-3} - 1 \rightarrow \text{DRO-3}$






ET15 → NET15

last
most significant
data byte
to
CPU
Fast memory

DUEND
sets SW1




DECIMAL SUBTRACT (78)



DECIMAL SUBTRACT CONTINUED


data from Memory

DUEND
sets SW1


NET12

ET12

Last data byte from Memory, (last significant byte)



single data byte from Memory



DECIMAL SUBTRACT CONTINUED

$[+CAB00.CAB01] = ISPO(23B47)$
 $[+CAB00.CAB02] = ISPL(23B44)$ sign in M.S.D.
 $[+CAB04.CAB05] = ISPL(23B44)$ sign in L.S.D.
 $[+CAB04.CAB06] = ISPL(23B44)$
 $(ISPO + ISPL) \rightarrow CC1(6A33)$ illegal digit or sign.

$EUP(16A23)$
 $EDPTO-3+1 \rightarrow EDPTO-3$
 $(PH, PHA) \rightarrow P5(13C04)$
 $PHA \rightarrow PHB(13C31)$

1 CLOCK

P5B (14C45)

$A0-7 \rightarrow S0-7 \rightarrow EDO-7$ last data byte to ED reg. (Loc. 14)
 $EDIV(23B04)$
 $14 \rightarrow EDPTO-3$
 $PHB \rightarrow PHC(13C30)$

1 CLOCK

P5C (14C35)

$D00 \rightarrow CAB00(32C06)$
 $D01 \rightarrow CAB01(32C04)$
 $D02 \rightarrow CAB02(32C10)$
 $D03 \rightarrow CAB03(32C08)$
 $D04 \rightarrow CAB04(32C13)$
 $D05 \rightarrow CAB05(32C16)$
 $D06 \rightarrow CAB06(32C20)$
 $D07 \rightarrow CAB07(32C22)$
 $ACAB(19823)$
 $CAB00-07 \rightarrow ADATO-7$
 $ADIL(18B22)$
 $ADATO-3 \rightarrow A0-3$
 $05 \rightarrow A4-7$

$[if CAB04-07 = B16 \text{ or } D16] : 1 \rightarrow ISD(6A04)$ negative sign.

$[+CAB00.CAB01] = ISPO(23B47)$
 $[+CAB00.CAB02] = ISPL(23B44)$ sign in M.S.D.
 $[+CAB04.CAB05] = ISPL(23B44)$ sign in L.S.D.
 $[+CAB04.CAB06] = ISPL(23B44)$

$ISPO \rightarrow CC1(6A33)$ illegal digit
 $ISPL \rightarrow GP3(29A31)$ remembers the sign.

$EDO-7 \rightarrow ESH0-7$

$ESL(9A30)$
 $ESH0-7 \rightarrow BO-7$

$[if EDPTO-3 = NR28-31] = EDM(12A46)$

$EDMA \rightarrow GP1(29A33)$ end of operand

$EDOWN(18A30)$
 $EDPTO-3-1 \rightarrow EDPTO-3$

$DRPRE(18A23)$
 $14 \rightarrow DR0-3$ to address DA reg

14CLOCKS

P5 (13C04)

$[if ISE \neq ISD] = NSUB(17C23)$
 $A0-7 + BO-7 \rightarrow S0-7$

$[if ISE = ISD] = SUB(23C45)$
 $A0-7 - BO-7 \rightarrow S0-7$

$SUB \rightarrow GP5(6A02)$ remembers subtract.

$S0-7 \rightarrow DAO-7$ result to DA reg.

$[if S \neq 0] = NSZO(23C06)$

$NSZO \rightarrow CC3(6A31)$ result not zero.

DECIMAL SUBTRACT CONTINUED

data
from CPU
last memory

DU0	CAB00 (32C06)	ACAB (19B23) CAB00-07 → ADATO-7
DU1	CAB01 (32C04)	
DU2	CAB02 (32C10)	
DU3	CAB03 (32C08)	
DU4	CAB04 (32C13)	ADATA (19B22) ADATO-7 → AO-7
DU5	CAB05 (32C18)	
DU6	CAB06 (32C20)	
DU7	CAB07 (32C22)	

$[+ CAB00, CAB01] = ISPO (23B47)$
 $[+ CAB00, CAB02] = ISPO (23B47)$ sign in M.S.D.
 $[+ CAB04, CAB05] = ISP1 (23B44)$
 $[+ CAB04, CAB06] = ISP1 (23B44)$ sign in L.S.D.
 $(ISPO + ISP1) \rightarrow CC1 (6A33)$
 illegal digit

$EDO-7 \rightarrow ESHO-7$
 $[NGP1] = ESL (9A30)$
 $ESHO-7 \rightarrow BO-7$

$[GP1]: 0's \rightarrow BO-7$
 $[if EDPT0-3 = NR28-31] = EDMA (12A46)$
 $EDMA \rightarrow GP1 (29A33)$ end of operand

$[if EDPT0-3 = 0] = ET00 (5B15)$
 $ET00 \rightarrow PHA (13C27)$
 $EDOWN (18A30)$
 $EDPT0-3-1 \rightarrow EDPT0-3$
 $DOWN (20A23)$
 $DRO-3-1 \rightarrow DRO-3$

ET00 NET00

last
(most significant)
data byte
from CPU
last memory

DUE0

DU0
DU1
DU2
DU3
DU4
DU5
DU6
DU7

S CLOCK

CAB00 (32C06)
CAB01 (32C04)
CAB02 (32C10)
CAB03 (32C08)
CAB04 (32C13)
CAB05 (32C18)
CAB06 (32C20)
CAB07 (32C22)

P5A (14C46)

$[SUB]: AO-7 - BO-7 \rightarrow SO-7$
 $[NSUB]: AO-7 + BO-7 \rightarrow SO-7$
 $SO-7 \rightarrow DAO-7$
 $[if SO-7 \neq 0] = NSZ0 (23C06)$
 $NSZ0 \rightarrow CC3 (6A31)$ result not zero

$ACAB (19B23)$
 $CAB00-07 \rightarrow ADATO-7$
 $ADATA (19B22)$
 $ADATO-7 \rightarrow AO-7$

$[+ CAB00, CAB01] = ISPO (23B47)$
 $[+ CAB00, CAB02] = ISPO (23B47)$ sign in M.S.D.
 $[+ CAB04, CAB05] = ISP1 (23B44)$
 $[+ CAB04, CAB06] = ISP1 (23B44)$ sign in L.S.D.
 $(ISPO + ISP1) \rightarrow CC1 (6A33)$
 illegal digit

$EDO-7 \rightarrow ESHO-7$
 $[NGP1] = ESL (9A30)$
 $ESHO-7 \rightarrow BO-7$

$[GP1]: 0's \rightarrow BO-7$
 $P5A \rightarrow DUEF (18A22)$
 $P5A \rightarrow PE (13C14)$
 $PHA \rightarrow PHB (13C31)$

S CLOCK

P6B (14C36)

$[NSUB]: AO-7 + BO-7 \rightarrow SO-7$
 $[SUB]: AO-7 - BO-7 \rightarrow SO-7$
 $SO-7 \rightarrow DAO-7$
 store last byte of result.

DECIMAL SUBTRACT CONTINUED


[if $S0 \cdot 7 \neq 0$] = NSZ0 (23C06)
 $NSZ0 \rightarrow CC3 (6A31)$
 result not zero
 [if overflow or underflow] = SCOS (3B22)
 $SCOS \rightarrow SCO (9B04)$
 remembers overflow or underflow
 $SCOS \rightarrow GP2 (29A30)$
 for complementing result if SUB
 $(NSUB, SCOS) \rightarrow CC2 (6A39)$
 overflow
 $PHB \rightarrow PHC (13C30)$

1 CLOCK	P6C (14C01) $\left[\begin{array}{l} +ISD, CC3, NGPS \\ +ISD, CC3, NSCO \\ +NISD, SCO, GPS \end{array} \right] = INEG (31B22)$ ACC (23B45) $CC1 \rightarrow A0 (20B27)$ $CC2 \rightarrow A1 (20B31)$ $(CC3, NINEG) \rightarrow A2 (20B19)$ $INEG \rightarrow A3 (20B23)$ $(CC1, TMASK) \rightarrow A4 (21B27)$ $(CC1, NTMASK) \rightarrow A5 (21B31)$ $NCCS \rightarrow A6 (21B19)$ $NCC2 \rightarrow A7 (21B23)$ [NINEG]: $C_{16} \rightarrow IO \cdot 3$ [INEG]: $D_{16} \rightarrow IO \cdot 3$ DRPRE (18A23) $14 \rightarrow DRO \cdot 3$ EDIV (23B04) $14 \rightarrow EDPTO \cdot 3$ P6C \rightarrow PHA (13C27)
---------	--

Condition code @ abort information <hr/> <table border="1" style="border-collapse: collapse; width: 100%;"> <tr><td style="padding: 2px;">DU0</td></tr> <tr><td style="padding: 2px;">DU1</td></tr> <tr><td style="padding: 2px;">DU2</td></tr> <tr><td style="padding: 2px;">DU3</td></tr> <tr><td style="padding: 2px;">DU4</td></tr> <tr><td style="padding: 2px;">DU5</td></tr> <tr><td style="padding: 2px;">DU6</td></tr> <tr><td style="padding: 2px;">DU7</td></tr> </table> <hr/>	DU0	DU1	DU2	DU3	DU4	DU5	DU6	DU7	1 CLOCK <hr/> P6 (13C14) . PHA (13C27) $A0 \cdot 7 \rightarrow S0 \cdot 7$ DOUT (23B03) $S0 \cdot 7 \rightarrow DUO \cdot 7$ DUEF (1EA22) sets SW1 in CPU ADIL (18B22) $IO \cdot 3 \rightarrow A4 \cdot 7$ $O_5 \rightarrow A0 \cdot 3$ signs to Areg. EDA (5B02) $DAO \cdot 7 \rightarrow BO \cdot 7$ DOWN (20A23) $DRO \cdot 3 - 1 \rightarrow DRO \cdot 3$ EDOWN (1EA30) $EDPTO \cdot 3 - 1 \rightarrow EDPTO \cdot 3$ P6A \rightarrow P7 (13C06)
DU0									
DU1									
DU2									
DU3									
DU4									
DU5									
DU6									
DU7									

DECIMAL SUBTRACT CONTINUED


Result
back to CPU
starting with
least signif.
byte.







ET15 NET15

last
most signif.
byte of result
to CPU
last memory.

DUEND
sets SW8



DECIMAL MULTIPLY (7B)



DECIMAL MULTIPLY CONTINUED

Multiplicand

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

P4 (13C02)AO-7 → SO-7 → EDC-7
data to ED reg.[if $SO-7 \neq 0$] = NSZ0 (23C06)
NSZ0 → CC4 (6A27)
data not zeroACAB (19823)
CAB00-07 → ADATO-7IDATL (30E30)
ADAT4-7 → JO-3AP4 (17B22)
JO-3 → AO-3
ADATO-3 → AH-7[$\frac{1}{t} CAB00, CAB01 \right] = ISP0 (23B47)
[$\frac{1}{t} CAB00, CAB02 \right] = ISP1 (23B44)
sign in M.S.D.
[$\frac{1}{t} CAB04, CAB05 \right] = ISP1 (23B44)
[$\frac{1}{t} CAB04, CAB06 \right] = sign in L.S.D.$$$$ (ISP0 + ISP1) → CC1 (6A33)
illegal digit[if $EDPT0-3 = 12$] = ET12 (2A08)
ET12 → PHA (13C27)
sets SW1 in CPV

ET12 → DUEF (18A22)

(NEOPT0, NEOPT2) → CC1 (6A33)
illegal L field.EUP (16A23)
EDPT0-3 + 1 → EDPT0-3

NET12

ET12

DUEND
sets SW1

DU10

DUEF (18A22)

1 CLOCK

least significant
byte of multiplicand

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

P4.NPHC.PHA
(13C02)(13C29)(13C27)

AO-7 → SO-7 → EDO-7

[if $SO-7 \neq 0$] = NSZ0 (23C06)
NSZ0 → CC4 (6A27)
data not zeroACAB (19823)
CAB00-07 → ADATO-7IDATL (30E30)
ADAT4-7 → JO-3AP4 (17B22)
JO-3 → AO-3
ADATO-3 → AH-7[$\frac{1}{t} CAB00, CAB01 \right] = ISP0 (23B47)
[$\frac{1}{t} CAB00, CAB02 \right] = ISP1 (23B44)
sign in M.S.D.
[$\frac{1}{t} CAB04, CAB05 \right] = ISP1 (23B44)
[$\frac{1}{t} CAB04, CAB06 \right] = sign in L.S.D.$$$$ (ISP0 + NISP1) → CC1 (6A33)
illegal digit or sign.[if $CAB04-07 = B_{16}$ or D_{16}] : 1 → ISE (6A08)
negative sign.EUP (16A23)
EDPT0-3 + 1 → EDPT0-3



PHA → PHB (13C31.)

(P4.PHA) → P5 (13C04)


P5B

DECIMAL MULTIPLY CONTINUED

Single byte
multiplicand



1st
multiplier
byte,
(least significant
byte from R15)



DECIMAL MULTIPLY CONTINUED

Multiplier.

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

P5 (13C04)

DRO-3 → DAPTO-3 @ DBPTO-3
points to DA @ DB reg.

A0-7 → SO-7 → DAO-7 @ DBO-7

[if SO-7 ≠ 0] = NSZO (23C06)

(CC4.NSZO) → CC3 (6A31)
data not zero.

ACAB (19B23)
CA8C0-07 → ADATO-7

ADATA (9B22)
ADATO-7 → AO-7

[if EDPTO-3 = 0] = ETOO (5B15)

ETO0 → PHA (13C27)

EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3

DOWN (20A23)
DRO-3 - 1 → DRO-3

ETO0 → NETOO

Last
most signif.
byte
of multiplier.

DUEND.

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

S CLOCK

P5A (14C46)

DRO-3 → DAPTO-3 @ DBPTO-3
points to DA @ DB reg.

A0-7 → SO-7 → DAO-7 @ DBO-7

[if SO-7 ≠ 0] = NSZO (23C06)

(CC4.NSZO) → CC3 (6A31)
data not zero

ACAB (19B23)
CA8C0-07 → ADATO-7

ADATA (9B22)
ADATO-7 → AO-7

P5A → DUEF (18A22)

EZERO (3A30)
J → EDPTO-3

DOWN (20A23)
DRO-1 - 1 → DRO-1

P5A → P6 (13C14)

PHA → PHB (13C31)

0's → IO-3

P6B (14C36)

DRO-3 → DAPTO-3 @ DBPTO-3

A0-7 → SO-7 → DAO-7 @ DBO-7



J → NDEL (9B07)
for DRO-3 to DBPTO-3

DCO-3 → DRO-3
(14 to DR)

EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3

P6C

DECIMAL MULTIPLY CONTINUED



DECIMAL MULTIPLY CONTINUED

P6. ET01
(13C14) (5B14)

[DEL]: DWO-3 → DBPTO-3
SO-7 → DBO-7
DB reg. pointer.

[NDEL]: DWO-3 → DAPTO-3
SO-7 → DAO-7
DA reg. pointer.

[if I=0] = IZERO (15B14)

[IZERO]: DEL → NDEL (9B07)
or
NDEL → DEL (9B06)

DCO-3 → DRO-3
for adding multiplicand to proper partial product digit
and for accessing proper multiplier digit.

[if IO-3 = 1]: IO-3 - 1 → IO-3

[if IO-3 = 2 or 3 or 4 or 5]: IO-3 - 2 → IO-3

[if IO-3 = 6 or 7 or 8]: IO-3 + 2 → IO-3

[if IO-3 = 9]: IO-3 + 1 → IO-3

EDOWN (1B130)
EDPTO-3 - 1 → EDPTO-3
gives us ET00

} Store last byte of product

} If previous multiplier digit
was zero, invert DEL

} If Ireg is not 0 or 10
increment or decrement Ireg.

P6. ET00
(13C14) (5B15)

[DEL]: NDRO → DAPTO
DRI-3 → DAPTI-3
address multiplier in DAregr.
ADA (19B30)
DAO-7 → ADATO-7

[NDEL]: NDRO → DBPTO
DRI-3 → DBPTI-3
address multiplier in DBreg
ADB (19B14)
DBO-7 → ADATO-7

[if IO-3 = 0 or 10] = IZERO (15B14)

[IZERO, SEL] = IDATL (30B30)
ADAT4-7 → IO-3

[IZERO, NSEL] = IDATM (31B23)
ADATO-3 → IO-3

} Multiplier digit to Ireg
if IZERO

[IZERO, NSEL] = GNEWBYTE (11B07)

[GNEWBYTE] = DCTO (32A22)
DCO-3 - 1 → DCO-3

} Go to next multiplier byte.

GNEWBYTE → EL1 (9B30)
remembers GNEWBYTE

[if IO-3 = 10]: 1 → GP2 (29A30)
remembers previous subtraction.

IZERO → GP3 (29A31)
remembers IZERO

[IZERO]: SEL → NSEL (4B12)
or
NSEL → SEL (9B14)

} Invert SEL

DEL → NDEL (9B07)
NDEL → DEL (4B06)

} Invert DEL

from PGC
from PGC

P6.ET15.NGPS

P6.ET03

8-9

DECIMAL MULTIPLY CONTINUED

[SEL] = DUP (26A22)
DRO-3+1 → DRO-3

EDOWN (18A3C)
EDPTO-3-1 → EDPTO-3

(NDRO.NDR3) → ELAST (31A46)
last iteration.

14 → DRO-3

[ELAST.NSEL] = ACC (13845)
[(ISD=ISE).CC3] → A2 (20A19)
[(ISD≠ISE).CC3] → A3 (20A25)
NCC1 → A6 (21B19)
NCC2 → A7 (21B23)

[ELAST.NSEL] = EDIV (23B04)
14 → EDPTO-3

[ELAST.NSEL.(if ISD=ISE)] : C₁₆ → IO-3
positive sign.

[ELAST.NSEL.(if ISD≠ISE)] : D₁₆ → IO-3
negative sign.

(ELAST.NSEL) → PHA (13C27)

Supersedes previous logic

ELAST.NSEL

P6.ET15.NGP5
(13C14) (2A37) (6A21)

GP3 → GP5 (6A02)
remembers IZERO

(GP3.ELL) → ELL (9B30)
remembers GNEWBYTE

[GP2]: IO-3+1 → IO-3
increment multiplier digit (multiplicand × 10)
if previous multiplier digit was > 6 and
multiplicand was subtracted.

DRO-3 → DW0-3

[NGP3] = EDOWN (18A30)
EDPTO-3-1 → EDPTO-3

GP3 NGP3

P6.ET15.GP5
(13C14) (2A37) (6A02)

GP5 → GM15/5 (18C14)

[if IO-3=0] = IT00 (4B34)
new multiplier digit is zero

[GM15/5.IT00] = EZERO (3A30)
→ EDPTO-3

[NEZERO] = EDOWN (18A30)
EDPTO-3-1 → EDPTO-3

[NEL1] = DOWN (20A23)
DRO-3-1 → DRO-3

0's → ELO-3

DRO-3 → DW0-3

EZERO

P6 P6

P6.PHA

from P6

DECIMAL MULTIPLY CONTINUED

P6 (13C14)

[DEL]: DRO-3 → DAPTO-3
 ADA (19830) DA reg. pointer
 DAO-7 → ADATO-7

[INDEL]: DRO-3 → DBPTO-3
 ADB (19814) DB reg. pointer.
 DAO-7 → ADATO-7

ADATA (19822)
 ADATO-7 → AO-7

EDO-3 → ELO-3

[SEL]: EDO-7 → ESHO-3
 ELO-3 → ESH4-7

[INSEL]: EDO-7 → ESHO-7

[if IO-3 = 2-8]: ESHO-7 × 2 → BO-7

[if IO-3 = 1 or 9]: ESHO-7 → BO-7

[if IO-3 = <5] = NSUB (17C23)
 AO-7 + BO-7 → SO-7

[if IO-3 = >6] = SUB (2836)
 AO-7 - BO-7 → SO-7

[DEL]: DW0-3 → DBPTO-3
 DB reg. pointer

SO-7 → DBO-7

[INDEL]: DW0-3 → DAPTO-3
 DA reg. pointer

SO-7 → DAO-7

[if EDPTO-3 = NR28-31] = EDMA (12A46)

EDMA → EZERO (3A30)
 1 → EDPTO-3

[NEZERO] = EDOWN (1EA30)
 EDPTO-3 → 1 → EDPTO-3

DOWN (20A23)
 DRO-3 → 1 → DRO-3

DRO-3 → DW0-3

Partial product to Areg.

Multiplicand to Breg.




Add or subtract A and B.

Store result.

NEZERO

EZERO


DECIMAL MULTIPLY CONTINUED



DECIMAL MULTIPLY INTERRUPTED

(differences only)





$\text{INT} \rightarrow \text{DU12} \rightarrow \text{CAB12 (32A40)}$
 (in CPU)
 $(\text{CAB12}, \text{P6}, \text{ETO0}) \rightarrow \text{RSTA (6A14)}$
 wait for next ETO1



MULTIPLY REENTRY AFTER INTERRUPT


(differences only)

Same as regular multiply until P5C



P6, ET00
 same as regular multiply.


DECIMAL DIVIDE (7A)



DECIMAL DIVIDE CONTINUED

Divisor.

DUEND



P4 (13C02)

A0-7 → SO-7 → EDO-7
divisor to EDreg.

[if $SO-7 \neq 0$] = NSZ0 (23C06)
data not zero

NSZ0 → CC4 (6A27)

ACAB (19B23)
CAB00-07 → ADATO-7

IDATL (30B30)
ADAT4-7 → IO-3

AP4 (17B22)
IO-3 → A0-3
ADATO-3 → A4-7

[+ CAB00 . CAB01] = ISPO (23B47)
sign in M.S.D.
[+ CAB00 . CAB02] = ISP1 (23B44)
sign in L.S.D.

(ISPO + ISP1) → CC1 (6A33)
illegal digit

[if EDPT0-3 = 12] = ET12 (2A08)
sets SW1 in CPU


ET12 → PHA (13C27)

ET12 → DUEF (18A22)

(NEDPT0 . NEDPT2) → CC1 (6A33)
illegal L field

EUP (16A23)
EDPT0-3 + 1 → EDPT0-3

NET12

least sign.
byte
of divisor.

S CLOCK

P4. NPHC. PHA
(13C02) (13C39) (13C27)

AO-7 → SO-7 → EDO-7

[if $SO-7 \neq 0$] = NSZ0 (23C06)
data not zero

NSZ0 → CC4 (6A27)

ACAB (19B23)
CAB00-07 → ADATO-7

IDATL (30B30)
ADAT4-7 → IO-3

AP4 (17B22)
IO-3 → A0-3
ADATO-3 → A4-7

[+ CAB00 . CAB01] = ISPO (23B47)
sign in M.S.D.
[+ CAB00 . CAB02] = ISP1 (23B44)
sign in L.S.D.

(ISPO + NISP1) → CC1 (6A33)
illegal digit or sign

[if CAB04.07 = B₁₆ or D₁₆] : 1 → ISE (6A06)
negative sign.

EUP (16A23)
EDPT0-3 + 1 → EDPT0-3

PHA → PHB (13C31)

(P4.PHA) → P5 (13C04)

DECIMAL DIVIDE CONTINUED

Single
byte
divisor.

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

1 CLOCK

P4, PHC, PHA
(13C02) (13C30) (13C27)

ACAB (19B23)
CAB00-07 → ADATO-7

IDATL (30B30)
ADATO-7 → IO-3

AP4 (17B22)
0's → A0-3
ADATO-3 → A4-7

[+ CAB00, CAB01] = ISPO (23B47)
[+ CAB00, CAB02] sign in M.S.D.
[+ CAB04, CAB05] = ISPI (23B44)
[+ CAB04, CAB06] sign in L.S.D.

(ISPO + NISPI) → CC1 (6A33)
illegal digit or sign.

[if CAB04-07 = B₁₆ or D₁₆] : 1 → ISE (6A06)

EUP (16A23)
EDPTO-3 + 1 → EDPTO-3

PHA → PHB (13C31)

(P4, PHA) → PS (13C04)

1 CLOCK

P5B (14C45)

A0-7 → SO-7 → EDO-7

EDIV (23B04)
14 → EDPTO-3

DRPRE (18A23)
14 → DRO-3

PHB → PHC (13C30)

first
dividend
byte
from R15

DU0	CAB00 (32C06)
DU1	CAB01 (32C04)
DU2	CAB02 (32C10)
DU3	CAB03 (32C08)
DU4	CAB04 (32C13)
DU5	CAB05 (32C18)
DU6	CAB06 (32C20)
DU7	CAB07 (32C22)

1 CLOCK

P5C (14C35)

ACAB (19B23)
CAB00-07 → ADATO-7

ADIL (18B22)
ADATO-3 → A0-3
0's → A4-7

[if CAB04-07 = B₁₆ or D₁₆] : 1 → ISD (6A04)
negative sign.

[+ CAB04, CAB05] = ISPI (23B44)
[+ CAB04, CAB06] sign in L.S.D.

ISPI → GP3 (29A31)
remembers the sign

DE14 (23B01)
DRO-3 → DC0-3
(14 to DC0-3)

DRPRE (18A23)
14 → DRO-3

EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3

PS

DECIMAL DIVIDE CONTINUED

Dividend.

D10 CAB00 (32C06)
 D11 CAB01 (32C04)
 D12 CAB02 (32C10)
 D13 CAB03 (32C08)
 D14 CAB04 (32C13)
 D15 CAB05 (32C18)
 D16 CAB06 (32C20)
 D17 CAB07 (32C22)

P5 (13C04)

DRO-3 → DAUTO-3 @ DBPTO-3
points to DA @ DB reg.

AO-7 → SO-7 → DAO-7 @ DBO-7

ACAB (19823)
CAB00-07 → ADATO-7ADATA (19822)
ADATO-7 → AO-7

[if EDPTO-3 = 0] = ETOO (5B15)

ETO0 → PHA (13C27)

EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3DOWN (20A23)
DRO-3 - 1 → DRO-3

ETO0 NETOO

last
most significant
digit
of dividend.

DUEND.

D10 CAB00 (32C06)
 D11 CAB01 (32C04)
 D12 CAB02 (32C10)
 D13 CAB03 (32C08)
 D14 CAB04 (32C13)
 D15 CAB05 (32C18)
 D16 CAB06 (32C20)
 D17 CAB07 (32C22)

1 CLOCK

P5A (14C46)

DRO-3 → DAUTO-3 @ DBPTO-3
points to DA @ DB reg.

AO-7 → SO-7 → DAO-7 @ DBO-7

ACAB (19823)
CAB00-07 → ADATO-7ADATA (19822)
ADATO-7 → AO-7

PSA → DUEFC (18A22)

EDNO (31C06)
1 → EDPT1 (10A25)
1 → EDPT2 (00A19)
EZERO (3A30)
1 → EDPT3
sets ED pointer to 7DOWN (20A23)
DRO-3 - 1 → DRO-3

1 → GPS (29A27)

PSA → P6 (13C14)

PHA → PHB (13C31)

1 CLOCK

P6B (14C36)

DRO-3 → DAUTO-3 @ DBPTO-3
points to DA @ DB reg.

AO-7 → SO-7 → DAO-7 @ DBO-7

[if EDPTO-3 = NR28-31] = EDMA (12A46)

EDMA → GPS (29A33)
ED pointer points to M.S. Byte
of divisor.

CC1 → P6.GABCRT (23A14)

P6.GABORT

DECIMAL DIVIDE CONTINUED

P6.GP4 Normalization

$[C80-7 \neq 0, GP1.NGP3] = BSIGF (11B37)$
1st none zero byte in divisor

$[BSIGF]: I \rightarrow GP3 (29A31)$
stops EDpointer until none zero
dividend byte is detected.

$[BSIGF] = EDOWN (1B130)$
 $EDPTO-3 - I \rightarrow EDPTO-3$
go back to none zero divisor byte.
 $DOWN (20A25)$
 $DRO-3 - I \rightarrow DRO-3$
back up DRO-3 same as EDpointer.

None zero byte
in divisor

$[AO-7 \neq 0, NGP2] = ASIGF (24B14)$
1st none zero byte in dividend

$[ASIGF]: I \rightarrow GP2 (29A30)$
allows the count down of DRO-3 and
EDPTO-3 with GP3 set.

None zero byte
in dividend

$[+ ASIGF, NBSIGF, (AO-3 \neq 3)] = EUP (16A23)$
 $[+ ASIGF, NBSIGF, (BO-3 = 0)] = EDPTO-3 + I \rightarrow EDPTO-3$

$[+ ASIGF, (AO-3 = 0), (BO-3 \neq 0)] : I \rightarrow SEL (9B14)$
 $[+ ASIGF, (AO-3 \neq 0), (BO-3 = 0)]$ shifts divisor
1 digit left

Align M.S.D of divisor
with M.S.D of dividend

$EDO-7 \rightarrow BO-7$
divisor to B reg.

$ADA (19B30)$
 $DAO-7 \rightarrow ADATO-7$

$ADATO-7 \rightarrow AO-7$
dividend to A reg.

$[if EDPTO-3 = NR28-31] = EDMA (12A46)$

$EDMA \rightarrow GP1 (29A33)$
ED pointer now looking at divisor.

$[GP2.NGP3]: I \rightarrow CC2 (6A30)$
overflow, abort the operation.

$[+ (DRO-3 = 15), GP3] = GP4R (27A30)$
 $[+ (EDPTO-3 = 15), GP2]$ normalization finished.

$[GP4R]: I \rightarrow NGP4 (29A28)$
 $I \rightarrow NGP3 (29A26)$
 $I \rightarrow NGP2 (29A29)$
 $EZERO (3A30)$
 $I \rightarrow EDPTO-3$

$[NBSIGF.NGP3] = EUP (16A23)$
 $EDPTO-3 + I \rightarrow EDPTO-3$

$[NGP4R.GP2.GP3] = EUP (16A23)$
 $EDPTO-3 + I \rightarrow EDPTO-3$

$[NGP4R]: DRO-3 \rightarrow DCO-3$
keeps track of difference between
divisor and dividend for proper
subtraction.

$[NASIGF.NBSIGF] = DUP (26A22)$
 $DRO-3 + I \rightarrow DRO-3$

GP4.NCC2

S/C22

EZERO

P6.GABCT

DECIMAL DIVIDE CONTINUED

P6. ET01
(13C14) (5B14)

P6 → SUB (2B36)

A0-7 - B0-7 → S0-7

[DEL]: DWO-3 → DBPTO-3
S0-7 → DAO-7

[NDEL]: DWO-3 → DAPTO-3
S0-7 → DAO-7

} store last byte of new dividend.

DCO-3 → DRO-3

EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3
go to ET00

P6. ET00
(13C14) (5B15)

I3 → GP3 (29A31)
remembers to store quotient digit.

[N13, N10, NSCOS]: I0-3 + 2 → I0-3

[I0, N13, NSCOS]: I0-3 + 1 → I0-3

[SCOS]: I0-3 - 1 → I0-3

} Update quotient digit held in I reg..

(NSCOS, DEL) → NDEL (9B07)
(NSCOS, NDEL) → DEL (9B06)

[NSCOS, (I ≠ 0), (DCO-3 = 6)]: 1 → CC2 (6A30)
overflow

EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3

CC2

P6. ET15
(13C14) (2A37)

[I0-3 ≠ 0]: 1 → CC3 (6A31)
quotient not zero,

[GP3]: 1 → GP2 (29A30)

remembers to store quotient digit

NDR0 → DAPTO + DBPTO
DRI-3 → DAPTI-3 + DBPTI-3

[ADA]: DAO-7 → ADATO-7

[ADB]: DBO-7 → ADAO-7

[GP3, NSEL]: ADIL (1B22)
I0-3 → A4-7

[GP3, SEL]: ADIM (17B23)
I0-3 → A0-3
ADAT4-7 → A4-7

} Put quotient digits in A reg.

[GP3, NSEL]: DCTU (32A30)
DCO-3 + 1 → DCO-3

(GP3, SEL) → NSEL (9B12)

(GP3, NSEL) → SEL (9B14)

[GP3]: 0's → I0-3

[NGP3] = EDOWN (18A30)
EDPTO-3 - 1 → EDPTO-3

NGP3

P6. ET15.6D2

P6. GABORT

P6.ET01

DECIMAL DIVIDE CONTINUED

P6.ET15.GD2
 $(13C14) (2A37) (29A30)$

DCOM (23A22)
 $DRO \rightarrow DAPTO @ DBPTO$
 $DRI-3 \rightarrow DAPTO-3 @ DBPTO-3$
 $A0-7 \rightarrow S0-7 \rightarrow DAO-7 @ DB07$

} Store quotient byte
in both DA and DB reg.

[GP2]:2 \rightarrow I0-3

[SEL.NDT14] = DUP (26A22)
 $DX0-3 + 1 \rightarrow DR0-3$

[NDT14] = EDOWN (18A30)
 $EDPTO-3 - 1 \rightarrow EDPTO-3$

[if $DR0-3 = 14$] = DT14 (21A38)

[DT14] = ACC (23B45)
 $CC3. (ISD = ISE) \rightarrow A2$
 $CC3. (ISD \neq ISE) \rightarrow A3$
 $NCCS \rightarrow A6$
 $NCC2 \rightarrow A7$

[ISD = ISE]: C16 \rightarrow I0-3
 positive sign.

[ISD \neq ISE]: D16 \rightarrow I0-3
 negative sign.

EDIV (23B04)
 $14 \rightarrow EDPTO-3$

DRPRE (18A23)
 $14 \rightarrow DR0-3$

[DT14]: 1 \rightarrow PHA (13C27)

} END of divide iterations.

DT14

P6.ET14
 $(13C14) (2A36)$

[DEL]: $DR0-3 \rightarrow DAPTO-3$
 $ADA \rightarrow DAO-7$

[INDEL]: $DR0-3 \rightarrow DBPTO-3$
 $ADB \rightarrow DB07$

} Dividend to Areg.

ADATA (19B22)
 $ADATO-7 \rightarrow A0-7$

EDO-3 \rightarrow ELO-3

[INSEL]: $EDO-7 \rightarrow ESH0-7$

[SEL]: $ED4-7 \rightarrow ESH0-3$
 $ELO-3 \rightarrow ESH4-7$

} Divisor to Breg.

[NI3]: $ESH0-7 \times 2 \rightarrow B0-7$

[I3]: $ESH0-7 \rightarrow B0-7$

[if $EDPTO-3 = NR28-31$] = EDMA (12A46)

[EDMA] = EZERO (3A30)
 $1 \rightarrow EUPTO-3$

[NEDMA] = EDOWN (16A30)
 $EDPTO-3 - 1 \rightarrow EDPTO-3$

$DR0-3 \rightarrow DW0-3$

DOWN (20A23)
 $DR0-3 - 1 \rightarrow DR0-3$

P6

DECIMAL DIVIDE CONTINUED

P6 (13C14) $P6 \rightarrow SUB (2B36)$ $A0-7 - BO-7 \rightarrow SO-7$ $[DEL]: DWO-3 \rightarrow DBPTO-3$
 $SO-7 \rightarrow DBO-7$ $[INDEL]: DWO-3 \rightarrow DAUTO-3$
 $SO-7 \rightarrow DAO-7$ $[DEL]: DRO-3 \rightarrow DAUTO-3$
 $ADA (14B30)$
 $DAO-7 \rightarrow ADATO-7$ $[INDEL]: DRO-3 \rightarrow DBPTO-3$
 $ADB (19B14)$
 $DBO-7 \rightarrow ADATO-7$ $EDO-3 \rightarrow ELO-3$ $[INSEL]: EDO-7 \rightarrow ESHO-7$ $[SEL]: ED4-7 \rightarrow ESHO-3$
 $ELO-3 \rightarrow ESH4-7$ $[IN3]: ESHO-7 \times 2 \rightarrow BO-7$ $[I3]: ESHO-7 \rightarrow BO-7$ $[if EDPTO-3 = NR28-31] = EDMA (12A46)$ $[EDMA] = EZERO (3A30)$
 $1 \rightarrow EDPTO-3$ $[NEZERO] = EDOWN (1BA30)$
 $EDPTO-3 - 1 \rightarrow EDPTO-3$ $DRO-3 \rightarrow DWO-3$ $DOWN (20A23)$
 $DRO-3 - 1 \rightarrow DRO-3$

NEZERO

EZERO

P6. GABORT
(13C14)


ACC (23B45)

 $CC1 \rightarrow A0 (20B27)$ $CC2 \rightarrow A1 (20B31)$ $[CC3, (ISD=ISE)] \rightarrow A2 (20B19)$ $[CC3, (ISD \neq ISE)] \rightarrow A3 (20B23)$ $(CC1, TMASK) \rightarrow A4 (21B27)$ $(CC1, NMASK) \rightarrow A5 (21B31)$ $NCC1 \rightarrow A6 (21B19)$ $NCC2 \rightarrow A7 (21B23)$ $[ISD = ISE]: C_{16} \rightarrow IO-3$
positive sign. $[ISD \neq ISE]: D_{16} \rightarrow IO-3$
negative sign.EDIV (23B04)
 $14 \rightarrow EDPTO-3$ DRPRE (1BA23)
 $14 \rightarrow DKO-3$ $1 \rightarrow PHA (13C27)$

DECIMAL DIVIDE CONTINUO

Condition
Code
@
abort
information

DUEND



S0 (30C30)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C30)
S5 (28C31)
S6 (28C33)
S7 (28C34)

DUEF (18A22)

1 CLOCK

P6. PHA
(13C14) (13C27)

A0-7 → S0-7
DOUT (23B03)
S0-7 → DU0-7

DUEF (18A22)

[DEL]: NDRO → DAPTO
DR1-3 → DAPTI-3

ADA (19B30)
DAO-7 → ADATO-7

[INDEL]: NDRO → DBPTO
DR1-3 → DBPTI-3

ADB (19B14)
DB0-7 → ADATO-7

ADIL (18B22)
ADATO-3 → A0-3
10-3 → A4-7

DOWN (20A23)
DRO-3-1 → DR0-3


EDOWN (18A30)
EDPTO-3 → EDPTO-3

DCTU (32A30)
DCO-3+1 → DCO-3

(P6.PHA) → P7 (13C06)

PHA → PHB (13C31)

first
quotient
byte
to
least signif
byte in R15.



S0 (30C30)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C30)
S5 (28C31)
S6 (28C33)
S7 (28C34)

1 CLOCK

P7. PHB
(13C06) (13C31)

A0-7 → S0-7
DOUT (23B03)
S0-7 → DU0-7

[DEL]: NDRO → DAPTO
DR1-3 → DAPTI-3

ADA (19B30)
DAO-7 → ADATO-7

[INDEL]: NDRO → DBPTO
DR1-3 → DBPTI-3

AOB (19B14)
DB0-7 → ADATO-7

ADATB → ADATA (19B22)
ADATO-7 → A0-7

DOWN (20A23)
DRO-3-1 → DR0-3


EDOWN (18A30)
EDPTO-3 → EDPTO-3

DCTU (32A30)
DCO-3+1 → DCO-3

P7

DECIMAL DIVIDE CONTINUED.

Quotient
@
remainder
to CPU
last memory.



S0 (30C30)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C30)
S5 (28C31)
S6 (28C33)
S7 (28C34)

P7 (13C06)

A0-7 → S0-7
DOUT (23B03)
S0-7 → DVO-7

[DEL]: DR0 → DAPTO
DR1-3 → DAPTI-3,

ADA (19B30)
DAO-7 → ADATO-7

[INDEL]: NDRO → DBPTO
DR1-3 → DBPTI-3

ADB (19B14)
DB0-7 → ADATO-7

[ISD]: D16 → I0-3 negative sign for remainder

[INISD]: C16 → I0-3 positive sign for remainder.

[if DCO-3 = 6] = DCT6 (21A36)

[INDCT6]: ADATB → ADATA (19B32)
ADATO-7 → A0-7

[DC6]: ADJL (1BB22)
ADATO-3 → A0-3
I0-3 → A4-7

[if EDPTO-3 = 15] = ET15 (2A37)

[ET15]: I → PHA (13C27)

DOWN (20A23)
DRO-3-1 → DRO-3

EDOWN (18A30)
EDPTO-3-1 → EDPTO-3


DCTU (32A30)
DCO-3 + 1 → DCO-3.

ET15

NETIS

Last
most signif.
byte
of remainder.

DUEND



\$ Clock
S0 (30C30)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C30)
S5 (28C31)
S6 (28C33)
S7 (28C34)

DUEF (18A22)

P7, PHA (13C06, 13C27)


A0-7 → S0-7
DOUT (23B03)
S0-7 → DVO-7

DUEF (18A22)

DECIMAL DIVIDE INTERRUPTED

(differences only)


INT → DUL2 → CAB12 (32C40)
 (in CPU) (CAB12.P6.ETO0) → RSTA (6A14)
 wait for next ETO0




DIVIDE REENTRY AFTER INTERRUPT

(differences only)


Same as regular divide until P5C




DECIMAL SHIFT ARITHMETIC (7C)




LEFT SHIFT (NGP2)



least significant byte from CPU fast memory.



Data from CPU fast memory.



LEFT SHIFT (NGP2)

$[if SO-7 \neq 0] = NSZ0 (23C06)$
 $NSZ0 \rightarrow CC3 (6A31)$
 data not zero
 $[if DRO-3 = 0] = DTOO (21A08)$
 $DTOO \rightarrow GP1 (29A33)$
 used to put in 0's where number was shifted out of.
 $[if EDPT0-3 = 0] = ET00 (5815)$
 $ET00 \rightarrow PHA (13C27)$
 $DOWN (20A23)$
 $DRO-3 - 1 \rightarrow DRO-3$
 $EDOWN (1BA30)$
 $EDPT0-3 - 1 \rightarrow EDPT0-3$

ET00 NET00

1 Clock

P5A (14C46)

$DRO-3 \rightarrow DAPTO-3$
 DARE, pointer.
 $A0-7 \rightarrow SO-7 \rightarrow DAO-7$

$[ELO] = ACAB (19B23)$
 $CAB00-07 \rightarrow ADATO-7$

$[NELO]: 0's \rightarrow ADATO-7$

$[NGP1.SEL] = ADATB \rightarrow ADATA (19B22)$
 $ADATO-7 \rightarrow A0-7$

$[NGP1.NSEL] = ASHF (17B14)$
 $ADAT4-7 \rightarrow A0-3$
 $I0-3 \rightarrow A4-7$
 $IDATM (31B23)$
 $ADATO-3 \rightarrow I0-3$

$[GP1]: 0's \rightarrow A0-7$

$[+CAB00.CAB01] = ISPO (23B47)$
 $[+CAB00.CAB02] = ISPI (23B44)$
 $[+CAB04.CAB05] = ISPI (23B44)$
 $[+CAB04.CAB06] = ISPI (23B44)$
 sign in M, S.D.
 sign in L, S.D.

$(ISPO + ISP1 + NGP3) \rightarrow CC1 (6A33)$
 illegal digit or L.S. Byte
 did not have a sign.

$[if CAB00-07 \neq 0] = NCAB2 (16B48)$

$(GP1.NCAB2) \rightarrow CC2 (6A30)$
 significant data lost.

$[if SO-7 \neq 0] = NSZ0 (23C06)$

$NSZ0 \rightarrow CC3 (6A31)$
 data not zero

$DOWN (20A23)$
 $DRO-3 - 1 \rightarrow DRO-3$

$PSA \rightarrow DUEF (1BA22)$

$PSA \rightarrow PG (13C14)$

$PHA \rightarrow PHB (13C31)$

last
most significant
byte
from memory.


DVEND

DU10


DUEF (1BA22)

PGB


RIGHT SHIFT (GP2)



least significant byte from CPU fast memory



Data from CPU fast Memory




RIGHT SHIFT

[if $SO\cdot7 \neq 0$] = NSZO (23C06)
 NSZO \rightarrow CC3 (6A31)
 data not zero.
 [if $DRO\cdot3 = 0$] = DTOO (21A08)
 DTOO \rightarrow NGP1 (29A34)
 allows data storage in DA reg.
 [if $EDPTO\cdot3 = 0$] = ETOO (5B15)
 ETOO \rightarrow PHA (13C27)
 DOWN (20A23)
 $DRO\cdot3 - 1 \rightarrow DRO\cdot3$
 EDOWN (18A30)
 $EDPTO\cdot3 - 1 \rightarrow EDPTO\cdot3$

ETOC

NETOC

last
most signif
data byte
from CPU
Fast Memory.



1 CLOCK

P5A (14C46)

$DRO\cdot3 \rightarrow DAPTO\cdot3$
 DA reg. pointer
 $A0\cdot7 \rightarrow SO\cdot7 \rightarrow DAO\cdot7$
 $[ELO] = ACAB (19B23)$
 $CAB00\cdot07 \rightarrow ADATO\cdot7$
 $[NELO] = 0\$ \rightarrow ADATO\cdot7$
 $[GP1] = 0\$ \rightarrow A0\cdot7$
 $[NGP1.SEL] = ADATB \rightarrow ADATA (19B22)$
 $ADATO\cdot7 \rightarrow A0\cdot7$
 $[NGP1.NSEL] = ASHF (17B14)$
 $ADAT4\cdot7 \rightarrow A0\cdot3$
 $IO\cdot3 \rightarrow A4\cdot7$
 $IDATM (31B23)$
 $ADATO\cdot3 \rightarrow IO\cdot3$
 $[+CAB00, CAB01] = ISPO (23B47)$
 $[+CAB00, CAB02] = ISPI (23B47)$
 $[+CAB04, CAB05] = ISPI (23B44)$
 $[+CAB04, CAB06] = ISPO (23B44)$
 sign in M.S.D.
 sign in L.S.D.
 $(ISPO + ISPI) \rightarrow CC3 (6A33)$
 illegal digit.
 [if $SO\cdot7 \neq 0$]: 1 \rightarrow CC3 (6A31)
 data not zero.
 DOWN (20A23)
 $DRO\cdot3 - 1 \rightarrow DRO\cdot3$
 P5A \rightarrow DUEF (18A22)
 P5A \rightarrow P6 (13C14)
 PHA \rightarrow PHB (13C31)


P6B

DECIMAL SHIFT CONTINUED


S CLOCK	P6B (14C36) DRO-3 → ADPTO-3 DA reg. pointer. AO-7 → SO-7 → DAO-7 $[i_1 SO-7 \neq 0] = NSZ0 (23C06)$ $NSZ0 \rightarrow CC3 (6A31)$ data not zero Right shift only: $[i_1 IO-3 \neq 0] = NIZERO (25B46)$ $(GP2, NIZERO) \rightarrow CC3 (6A31)$ data not zero $IO-3 \rightarrow A4-7$ $CC8 \rightarrow NCC2 (6A29)$ DOWN (20A23) $DRO-3 - i \rightarrow DRO-3$ $PH8 \rightarrow PHC (13C30)$
---------	--

S CLOCK	P6C (14C01) Right shift only: $[EP2]: DRO-3 \rightarrow ADPTO-3$ DA reg. pointer. $AO-7 \rightarrow SO-7 \rightarrow DAO-7$ ACC (23B45) $CC1 \rightarrow A0 (20B27)$ $CC2 \rightarrow A1 (20B31)$ $(CC3, NSD) \rightarrow A2 (20B19)$ $(CC3, ISD) \rightarrow A3 (20B23)$ $(CC1, TMASK) \rightarrow A4 (21B27)$ $(CC1, NMASK) \rightarrow A5 (21B31)$ $NCC8 \rightarrow A6 (21B19)$ $NCC2 \rightarrow A7 (21B23)$ $[NISD]: C_{16} \rightarrow IO-3$ $[ISD]: D_{16} \rightarrow IO-3$ $DRPRE (18A23)$ $i4 \rightarrow DRO-3$ $EDIV (23B04)$ $i4 \rightarrow EDPTO-3$ $P6C \rightarrow PHA (13C27)$
---------	--



<i>Conditions</i> <i>Code</i> \oplus <i>abort</i> <i>info.</i>	S CLOCK	P6. PHA $(13C14) (13C27)$ $AO-7 \rightarrow SO-7$ $DOUT (23B03)$ $SO-7 \rightarrow DU0-7$ $DUEF (18A22)$
	DU0	$S0 (30C30)$
	DU1	$S1 (30C31)$
	DU2	$S2 (30C32)$
	DU3	$S3 (30C33)$
	DU4	$S4 (28C30)$
	DU5	$S5 (28C31)$
	DU6	$S6 (28C32)$
	DU7	$S7 (28C34)$
DUEND	DU0	$DUEF (18A22)$
 		$ADSL (18B22)$
$i0-3 \rightarrow A4-7$		$sign$
$ADA (19B30)$		$DAC-7 \rightarrow ADATO-7$
$ADATC \rightarrow A DATA (19B22)$		$ADATO-3 \rightarrow AO-3$
$DOWN (20A23)$		$DRO-3 - i \rightarrow DRO-3$
$EDOWN (18A30)$		$EDPTO-3 - i \rightarrow EDPTO-3$
$(P6. PHA) \rightarrow P7 (13C06)$		



PACK DECIMAL DIGITS (76)






PACK C CONTINUED



PACK CONTINUED

Single
data byte
from memory



conditions
code
@
abort
info.

DUEND

DU0	S0 (30C3C)
DU1	S1 (30C31)
DU2	S2 (30C33)
DU3	S3 (30C34)
DU4	S4 (28C30)
DU5	S5 (28C31)
DU6	S6 (28C33)
DU7	S7 (28C34)
DUEND	DUEFL (18A22)

P6, PHA (13C14) (13C27)	
A0-7	→ SO-7
DOUT (23B03)	
SO-7	→ DUC-7
DUEFL (18A22)	

PACK CONTINUED

ADIL (18A22)
 $S0-3 \rightarrow A4-7$
 sign to Aregr.

ESL (9A30)
 $E00-7 \rightarrow B0-7$
 L.S. byte of data.

[if $EDPT0-3 = R28-31$] = **EDMA (12A46)**

EDMA $\rightarrow GP1 (29A33)$
 used to clear rest of decimal accumulator.

EDOWN (18A30)
 $EDPT0-3 - 1 \rightarrow EDPT0-3$

(P6.PHA) $\rightarrow P7 (13C06)$

PHA $\rightarrow PHB (13C31)$

first
least sigil
data byte
to R15.

1 CLOCK
P7, PHB
 $(13C06)(13C31)$

$S0 (30C30)$
 $S1 (30C31)$
 $S2 (30C33)$
 $S3 (30C34)$
 $S4 (28C30)$
 $S5 (28C31)$
 $S6 (28C33)$
 $S7 (28C34)$

DOUT (23B03)
 $SO-7 \rightarrow DUO-7$

[NGP1] = **ESL (9A30)**
 $E00-7 \rightarrow B0-7$

[GP1]: 0's $\rightarrow B0-7$
 to clear rest of decimal accumulator.

[if $EDPT0-3 = NR28-31$] = **EDMA (12A42)**

EMMA $\rightarrow GP1 (29A33)$
 used to clear rest of decimal accumulator.

EDOWN (18A30)
 $EDPT0-3 - 1 \rightarrow EDPT0-3$

DATA or 0's
to
CPU
last Memory:

14 CLOCKS
P7 (13C06)

$S0 (30C30)$
 $S1 (30C31)$
 $S2 (30C33)$
 $S3 (30C34)$
 $S4 (28C30)$
 $S5 (28C31)$
 $S6 (28C33)$
 $S7 (28C34)$

$B0-7 \rightarrow SO-7$

DOUT (23B03)
 $SO-7 \rightarrow DUO-7$

[NGP1] = **ESL (9A30)**
 $E00-7 \rightarrow B0-7$

[GP1]: 0's $\rightarrow B0-7$
 to clear decimal accumulator.

[if $EDPT0-3 = NR28-31$] = **EDMA (12A46)**

EDMA $\rightarrow GP1 (29A33)$
 used to clear rest of decimal accumulator.

[if $EDPT0-3 = 15$] = **ET15 (2A37)**
 M.S. byte in ED reg.

ET15 $\rightarrow PHA (13C27)$

ET15 | NET15

last
data or 0's
to
CPU
last memory





DUEND
sets SW1

1 Clock
P7, PHA
 $(13C06)(13C27)$




$S0 (30C30)$
 $S1 (30C31)$
 $S2 (30C33)$
 $S3 (30C34)$
 $S4 (28C30)$
 $S5 (28C31)$
 $S6 (28C33)$
 $S7 (28C34)$

DUEF (16A22)
 sets SW1 in CPU

UNPACK DECIMAL DIGITS (77)



UNPACK CONTINUED



UNPACK CONTINUED

1 CLOCK

P6C (14C08)

ACC (23C45)
 $C_{C1} \rightarrow A_0 (20B27)$
 $C_{C2} \rightarrow A_1 (20B31)$
 $(C_{C3}, TMASK) \rightarrow A_4 (21B27)$
 $(C_{C3}, NMASK) \rightarrow A_5 (21B31)$
 $N_{C1} \rightarrow A_6 (21B19)$
 $N_{C2} \rightarrow A_7 (21B23)$

$[if R2B\cdot31=1] = RTOI (4B15)$

$[RTOI, NISD]: C_{16} \rightarrow 10\cdot3$
 positive sign.

$[RTOI, ISD]: D_{16} \rightarrow 10\cdot3$
 negative sign

$[NRTOI] = IONES (26B30)$
 $I's \rightarrow 10\cdot3$

PHC \rightarrow PHA (13C27)

1 CLOCK

**P6, PHA
(13C14) (13C27)**

Condition
Codes
@
abort
info.

DU0
DU1
DU2
DU3
DU4
DU5
DU6
DU7
S0 (30C30)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C32)
S5 (28C31)
S6 (28C33)
S7 (28C34)

A0-7 \rightarrow S0-7
 DOUT (23B03)
 $S0\cdot7 \rightarrow DU0\cdot7$

ADA (19B30)
 $DA0\cdot7 \rightarrow ADATO\cdot7$

AP4 (17B22)
 $10\cdot3 \rightarrow A0\cdot3$
 $ADATO\cdot3 \rightarrow A4\cdot7$

IONES (26B30)
 $I's \rightarrow 10\cdot3$

EUP (16A23)
 $EDPTC\cdot3+1 \rightarrow EDPTO\cdot3$
 $(P6, PHA) \rightarrow P7 (13C06)$

Data bytes
to
Memory.

DU0
DU1
DU2
DU3
DU4
DU5
DU6
DU7
S0 (30C35)
S1 (30C31)
S2 (30C33)
S3 (30C34)
S4 (28C30)
S5 (28C31)
S6 (28C33)
S7 (28C34)

A0-7 \rightarrow S0-7
 DOUT (23B03)
 $S0\cdot7 \rightarrow DU0\cdot7$

ADA (19B30)
 $DA0\cdot7 \rightarrow ADATO\cdot7$

$[EDPT3] = ADJM (17B23)$
 $10\cdot3 \rightarrow AC\cdot3$
 $ADATO\cdot3 \rightarrow A4\cdot7$

$[EDPT3] = AF4 (17B22)$
 $10\cdot3 \rightarrow A0\cdot3$
 $ADATO\cdot3 \rightarrow A4\cdot7$

$[if D0\cdot3=13] = DT13 (21A37)$

$[DT13, EDPT3] = ISIGN (26B23)$

$[ISIGN, NISD]: C_{16} \rightarrow 10\cdot3$
 positive sign

$[ISIGN, ISD]: D_{16} \rightarrow 10\cdot3$
 negative sign

$[NISIGN] = IONES (26B30)$
 $I's \rightarrow 10\cdot3$

UNPACK CONTINUED

$EUP(16A23)$
 $EDPT0-3+1 \rightarrow EDPT0-3$
 $[EDPT3] = DUP(26A22)$
 $DR0-3+1 \rightarrow DR0-3$
 $[H DR0-3 = 14] = DT14(21A38)$
 $DT14 \rightarrow PHA(13C27)$

OT14

NDT14


least signif.
data byte
to Memory.

DUEND

DU0
 DU1
 DU2
 DU3
 DU4
 DU5
 DU6
 DU7
 DU10

P7: PHA (13C06) (13C27)	
S0 (30C30)	A0-7 → S0-7
S1 (30C31)	DOUT (23B03)
S2 (30C33)	S0-7 → DU0-7
S3 (30C34)	
S4 (28C30)	
S5 (28C31)	DUEF (18A22)
S6 (28C33)	
S7 (28C34)	
	DUEF (18A22)

EDIT BYTE STRING (63)




EDIT BYTE STRING CONTINUED


Editing Pattern

DUCLOCK



DUEND sets DRQ






sets SW4



Packed decimal digit.






EDIT BYTE STRING CONTINUED



P7, PHB

EDIT BYTE STRING CONTINUED



MODULE LOCATION CHART (SIOP)

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	DT14	HT15	BT22	FT24	IT26	LT13	XT10	BT10	XT10	AT24	FT37	IT13	BT16	FT38	FT38	FT38	FT38	AT16	BT10	LT20	IT16	AT11	IT25	LT21	XT10	XT10	LT13	LT13	FT37	BT18	HT15	IT15	IT15
B																			ABS	BS	BS	BS											
C																																	
D																																	
E																																	
F																																	

SIOP

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
A	AT56	DT26	AT60	LT89	AT57	LT90	AT83				LT94	LT95	LT26	BT16	AT60	LT71	AT60	FT82	AT11	FT79	AT11	FT79	AT11	FT79	FT79	IT31	BT12	BT31	BT31	BT10	FT66	FT66	FT43

MS

SIOP SWITCHES
(LT26 Loc. 8F)

ADDRESS

S1-1 = Bit 21 = IOFA0
S2-1 = Bit 22 = IOFA1
S3-1 = Bit 23 = IOFA2

AIOP = S1-2 up

Buss Shared = S2-2 up

LASTONE = S4-1 up.

MS SWITCHES

ADDRESS (LT26 Loc. 21A)



S1-1 = Bit 26 → A10
S2-1 = Bit 25 → A09
S3-1 = Bit 24 → A08
S4-1 = Bit 23 → A07
S1-2 = Bit 22 → A06
S2-2 = Bit 21 → A05
S3-2 = Bit 20 → A04
S4-2 = Bit 19 → A03

ON/OFF LINE (LT94 Loc. 23A)

S1 up = On Line
S1 down = Off Line

Note: S1 Loc. 22A
must be up.

OPTION
BS = Buss Sharing.
ABS = Buss Sharing AIOP only.



Single Phasing The S10P

Set SIOP to single phase mode

0	7,8	11	16	18,19	26,27	31
6D	R		001	MS address	10000	

where $R =$ 

Run TI delay line once

0	7.8	11	16	18,19	26,27	31
6D	R		001	MS address	10000	

$$\text{where } R = \begin{array}{c} 16 \\ \hline \diagup \quad 0 \quad 0 \quad 0 \quad 1 \end{array} \quad 31$$

Run TM delay line twice
(1 TM phase)

0	7 8	11	16 18 19	26 27	31
6D	R		001	MS address	10000

Where $R \equiv$

Read SIOP signals

0	7	8	11	16	18/19	26/27	31
6C	R		001	MS address	1 XXXX X		

Groups $\rightarrow A$,


	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Group 1	F101A	F101B	F101A	F101B	FM11A	FM11B	FM12A	FM12B	FM13A	FM13B	FM14A	FM14B	LAST	MATCH	ZBC1	ZBC2
Group 2	FI11A	FI11B	FI12A	FI12B	FI13A	FI13B	FM21A	FM21B	FM22A	FM22B	FM24A	FM24B	ENDFI	NSERVICES	CRD	CUT
Group 3	FM31A	FM31B	FM32A	FM32B	FM33A	FM33B	FM34A	FM34B	FM41A	FM41B	MWA	MWB	MWC	MWD		S31
Group 4	S15	S16	S17	S18	S19	S20	S21	S22	S23	S24	S25	S26	S27	S28	S29	S30
Group 5	BC00	BC01	BC02	BC03	BC04	BC05	BC06	BC07	BC08	BC09	BC10	BC11	BC12	BC13	BC14	BC15
Group 6	CNSTR	PK1	FS	FSL	AVO	RS	RSA	SC	IC	IR	FNCF	MPE	MPR	MHQ	MRQ1	MNZL
Group 7	STIL	STTDE	STTME	STMAE	STIOPME	STIOPCE	STIOPH	STIOPB1	STC1	STLC1	STZBC1	END1	END2	END3	ENDD10	FLCLEAR
Group 8	RKO	RK1	RK2	RK3	IA1	IA2	IA3	OA1	OA2	OA3	LR1	LR2	LR3	SWRITE	SREAD	LDREAD
Group 9	RAB	RBB	KCB	RDB	KAA	KAB	KAC	KAD	SAA	SAB	SAC	SAD	KAB	KBB	KCB	KDB
Group A	WBA	WBB	WBC	WBD	JAB	JBB	JCB	JDB	NANOOTHER			AJOP	PRQA	PRQB	NEMCYCA/1	NEMCYCB/1
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Return SIOP to normal mode
(RESET)


0	7 8	11	16	18 19	26 27	31
6D	R		001	MS address	10000	

$$\text{where } R = \begin{array}{|c|c|c|c|c|} \hline & 1 & & & \\ \hline 1 & | & 0 & 0 & 0 & 4 \\ \hline \end{array}$$


TI Delay line (S10P)



TM Delay Line (S1OP)




Fast Memory (TR) Delay Line. (SIOP)




BUSS SHARING OPTION


NAIOP



AIO




Display Logic (S1OP)



SERVICE CALL

Service Connection (SIOP)



ORDER IN (SIOP)

FIOJA (13F34)
FMOIA (5839) } SEE SERVICE CONNECTION

FISSA (2E03)

S/TI = RS (14E27)
(5D15)

TIS000/1: NIOXO (16F02)
(4D02) drops to clear J0reg.
[LR.FGA10+FGH10.MYNUM] = ED (21E33)

TIS160: FI11B (4E27)
(4D26) SERVICE1 (13F27)
NFNCASC (6F26)
[ED1] = ED (21E33)
[DOR] = ORD (9F36)
[ORD, NOUT] = OI (4E46)
order in
NIOXO (9C01)
drops to clear J0reg.
IOXD (18F46)
DAOR-4K to IOAO-4

TIS240: JAX10 (9C24)
(4D28) IOAO-4 to J0-4

TIS320: [IOAO] = STTDE (4A27)
(4D29) DATAERR (9A30)
[IOA1] = STIL (4A26)

TIS400: [IOA2] = CM (16C47)
(4D17)

TIS480: [ED] = RSA (11E03)
(4D07) NSERVICE1 (9F32)

TIS560: [STIL, NFLSIL, FLHTE] = STIOPH (4A09)
(4D04) FM41A (5B42)

RS (14E27)
ED8 (21E34)
DOR (21E38)
NIOR
DAOR (21E22)
DA1R (21E20)
DA2R (21E18)
DA3R (21E13)
DA4R (21E08)
ED (21E33)
RSA (11E03)

Device Controller Interface

FM41A (5B42)

S/TM = RS (14E27)
(5C15)

TMA000/1: NIOXO (16F02)
(4C02) drops to clear J0reg.

TMA000-3: ES (11E09)
(23A28)

TMA080 : [DATAERR, FLHTE] = STIOPH (4A09)
(3C36)

TMA160: [FLICE.JA3] = IOAO (21E23)
(23A20) STCE1 (4A01)
[FLIUE.JA4 + STIOPH] = IOAO (21E23)
[FLCC] = IOA2 (21E15) STUE1 (20A47)
[STIOPH] = IOA3 (21E12)

TMA240: [JA3, NFLCC]
(3C35) + STIOPH] = NSTIOPB1 (13F35)
not IOP busy.

TMB120: RSA (11E03)
(3C05)

TMB240: FIOJA (13F34)
(23A01)

RS (14E27)
ES (11E09)
IOAO (21E23)
IOA2 (21E15)
IOA3 (21E12)
RSA (11E03)

Order:

DAOR = data transmission error
DA1R = incorrect length
DA2R = chaining modifier bit
DA3R = channel end
DA4R = unusual end


Terminal Order:

IOAO = interrupt
IOA2 = command chain
IOA3 = IOP error

981-5 order

ORDER OUT

(S10P)



Data In DXI (SIOP)

Preset during Order Out

```

SREADEN (28A17)
MAYRFAD (14B15)
JA reg. to 111 C5
SA reg. to 111 C5
RK reg. to 111 15
EMPT1 (15B17)
S14,F (10A02)
[LVA17.NCA16] = NKA8,NKBB,NKCB,NKDB
[NSA17.UA16] = KAB,NKBB,NKCB,NKDB
[B1A17.NSA16] = KAB,KBB,NKCB,NKDB
[B1A17.BA16] = KAS,KMB,KCB,NKDB

```

**F10IA (13F34) }
FMO1A (5B30) } SEE SERVICE CONNECTION**

Data flow

F11IA (2E03)

S/TI = RS (14E27)
(5D15)

TIS000/1: [IR.FGA10+F6H10.MYNUM1=ED (21E33)
(4D02) NJCXO (16F02)] drops to clear J0 reg.
TIS160: FJ11B (4127)
(4D26) SERVICE1 (13F27)
initializes TIC's and TDV's
NENASC (16F26)
[EDI]= ED (21E33)
[NORD,NOVT]=D1 (4E07)
data in.
NJXO (9C01)
drops to clear Jreg.
IOXD (18F45)
DAOR-TR to J0AO-7

TIS240: JAX10(9C24),JK10(11F05)
(4D28) IOAO-7 to JAC-7
JA8 (26CC1)

TIS320: FM24A (5B27)
(4D29) JFILL (24B15) Jreg is filled.
[NEO]= RSA (11E03)

TIS400: [PC.JOAEVEN]=ST1DE (4A27)
(4D17) DATAERR (9A30)

TIS480: [ED]= RSA (11E03)
(4D07) [FD.RSA]= NSERVICE1 (9F16)

TIS560: NJCXO (16F02)
(4D04) drops to clear J0 reg.
[NED]= FJ13A (1E30)

RS(14E27)
NDOR
NIOR
EDI (21E34)
EDG (1E33)
YC (16E15)
DAOR (21E22)
PALR (21E20)
DA2R (21E15)
DA3R (21E13)
DA4R (21E09)
DA5R (21E10)
DA6R (21E04)
DA7R (21E06)
DAPR (21E27)
RSA (11E03)

Device Controller Interface

WRITE into Fast Memory.

[WA8]= RAXJA (30C47)
JAO-8 to W/R0-8

SWRITE = JFILL, RKO
(32B18) (24B15) (31C33)

S/TR = SWRITE, CYCLE
(32A15) (32B18) (30A35)

TRS030: WRITE (25B26)
(31A34)

TRS060: IA reg. to LR reg.
(31A30) NJFILL(29A22)

TRS120: NEMPTY (18C34)
(31A26) IA reg.+1
RK reg.-1
NJA8 (26B45)

TRL150: W/RAO-8 to RAO-8
(32A21)

TRS250: [ED]= END1 (9B26)
(31A07) remembers ED

READ from Fast Memory.

[NKAB,NKBB,NKCB,NKDB]
SREAD = SREADEN.NKDB.NEMPTY
(32B02).N(KFILL1.NMAYREAD)

S/TR = SREAD.CYCLE
(32A15)(32B02)(30A35)

TRS030: READ (30A01)
(31A34)

TRS060: Careg. to LR reg.
(31A30) [RA8]=SAA (25B45)

TRS120: [NKAB]=KAA (25A46)
(31A26) [SAA.KAA]=PATH0 (26B37)
OA reg+1 RK reg+1

TRL230: [PATH0]=MODE0 (13C17)
RAO-7 to KAO-7
[BCC4T1]=NSREADEN
[PATH0.RA8]=KAB (24B10)

TRS290: [BCC4T1]=KFILL1 (30A21)
(31A05) [EMPTY.END1]=END2 (9B27)

[NBCC4T1.NEMPTY]

[KAB,NKBB,NKCB,NKDB]
SREAD = SREADEN.NKDB.NEMPTY
(32B02).N(KFILL1.NMAYREAD)

S/TR = SREAD.CYCLE
(32A15)(32B02)(30A35)

TRS030: READ (30A01)
(31A34)

TRS060: OA reg. to LR reg.
(31A30) [RA8]=SAA (25B45)

TRS120: [KAB,NKBB]=KAB (25A47)
(31A26) [SAA.KAB]=PATH1 (26B33)
OA reg+1 RK reg+1

TRL230: [PATH1]=MODE1 (10B09)
RAO-7 to KBO-7
[BCC4T1]=NSREADEN (27A01)
[PATH1.RA8]=KBB (24B27)

TRS290: [BCC4T1]=KFILL1 (30A21)
(31A05) [EMPTY.END1]=END2 (9B27)

[NBCC4T1.NEMPTY]

[KAB,KBB,KC8,NKDB]
SREAD = SREADEN.NKDB.NEMPTY
(32B02).N(KFILL1.NMAYREAD)

S/TR = SREAD.CYCLE
(32A15)(32B02)(30A35)

TRS030: READ (30A01)
(31A34)

TRS060: OA reg. to LR reg.
(31A30) [RA8]=SAA (25B45)

TRS120: [KAB,KBB,KC8]=KAC (25A48)
(31A26) [SAA,KAC]=PATH3 (26B35)
OA reg+1 RK reg+1

TRL230: [PATH3]=MODE3 (13C33)
(32A02) RAO-7 to KCO-7
[BCC4T1]=NSREADEN (27A01)
[PATH3.RA8]=KCE (24B11)

TRS290: [BCC4T1]=KFILL1 (30A21)
(31A05) [EMPTY.END1]=END2 (9B27)

[NBCC4T1.NEMPTY]

[KAB,KBB,KC8,NKDB]
SREAD = SREADEN.NKDB.NEMPTY
(32B02).N(KFILL1.NMAYREAD)

S/TR = SREAD.CYCLE
(32A15)(32B02)(30A35)

TRS030: READ (30A01)
(31A34)

TRS060: Careg. to LR reg.
(31A30) [RA8]=SAA (25B45)

TRS120: [KAB,KBB,KC8]=KAD (25A45)
(31A26) [SAA,KAD]=PATH5 (26B34)
OA reg+1 RK reg+1

TRL230: [PATH5]=MODE5 (20A25)
(32A02) RAO-7 to KDO-7
[BCC4T1]=NSREADEN (27A01)
[PATH5.RA8]=KDB (24B25)

TRS290: [KDB]=KFILL1 (30A21)
(31A05) [EMPTY.END1]=END2 (9B27)

FM24A (5B27)

S/TM = NMRO,(KFILL1+END2)

TMA000/1: NWLXC (12A45)
(4C02) drops to clear WBA-D
NSXO (5FC1)
drops to clear Sreg.

TMA000: SXBA (3D18)

BA reg to Sreg.

WBSET (10B25)

sets up WBA-D

[NBA17.NBA18.KA8]=WBA (29C26)

[+NBA17.NBA18.NBCC1.KB8]=WBB (29C27) ←

[+BA17.NBA18.KC8]=WBC (29C12) ←

[+BA17.NBA18.NBCC1.NBCC2.KC8]=WBD (29C14) ←

[+BA17.NBA18.KDB]=WBD (29C14) ←

[+NBA17.NBA18.NBCC1.NBCC2.KDB]=WBD (29C14) ←

[+BCC4T1+END2]=NMAYREAD (14B34)

[+BA17+BA18]=NMAYREAD (14B34)

TMA080: [NMAYREAD.NBA17.NBA18]=NKA8,NKBB,NKCB,NKDB

[NMAYREAD.NBA17.BA18]=KAB,NKBB,NKCB,NKDB

[NMAYREAD.BA17.NBA18]=KAB,KBB,NKCB,NKDB

[NMAYREAD.BA17.BA18]=KAB,KBB,KCB,NKDB

[AR]=NMRO (19C36)

TMS140: NMLXO (12A17),NMUXO (12A18)

dropped to clear Mreg.

[NFLSKTP]=MRQ (13D01)

[N8KWD]=Mar. + # of bytes to be stored.

[BKWD]=BA17-18 + # of bytes to be stored.

BAO-16-8 if BA17-18 are incremented

above account of 8

BC reg. - # of bytes to be stored.

TMA160: FN24B (3B07)

(23A20) [N8KWD]=MXK (16E34)

Kreg. to Mreg.

WBA-D to MWA-D

[BKWD]=MXKB (16E28)

KAO-7 to MDO-7, WBA to MWD

KBO-7 to MC0-7, WBB to MWB

KCD-7 to MBO-7, WBC to MWB

KDD-7 to MAO-7, WBD to MWA

TMS240: [N8KWD]=END2 (9B27)

[N8KOT15]=KFILL1 (30A21)

[N8KOT15]=NMAYREAD (14B15)


[ZBCOT15]=STZBC1 (4A02)

[ZBCOT15.NEND2.NSTMAE]=FM24A (5B27)

[ZBCOT15.FLDC.NSTMAE]=FM31A (5B12)

[ZBCOT15.NFLDC+NSTMAE]=FM41A (5B42)

FM41A FM31A



Data In DX4 (STOP)

Preset during Order Out

```


SREADEN (5BA17)
MAVREAD (5BA18)
JAXIO (14E27)
JAreg. to all Of
RKreg to all Is
EMPTY (15B17)
SPACE (10A02)
[INBAIT, NBA16] = KAB, NKBB, NKCB, NKDB
[INBAIT, BA18] = KAB, NKBB, NKCB, NKDB
[BAIT, NBA18] = KAB, KB8, NKCB, NKDB
[BAIT, BA18] = KAB, KB8, KCB, NKDB

```

F101A (13F34) } SEE SERVICE CONNECTION
FM01A (5B34)

First Dataflow

Device Controller Interface



WRITE into Fast Memory.

JAO-8 to W/RAO-8
 JBO-8 to W/RBO-8

SWRITE = JFILL, RKO (32B18) (24B15) (31C33)

S/TR = SWRITE.CYCLE (32A15) (32B18) (30A35)

TRS030: WRITE (25B26) (31A34)

TRS060: JAreg. to LRreg. (31A30) NJFILL (29A12)

TRS120: NFEMPTY (18C34) (31A26)
JAreg +1
RKreg -1

TRL150: W/RAO-8 to RAO-8 (32A21)
W/RBO-8 to RBO-8
JCO-8 to RCO-8
JDO-8 to RDO-8

TRS250: [ED] = END1 (9B26) (31A07)
remembered ED

First READ from Fast Memory

[KAB, NKBB, NKCB, NKDB]
SREAD = NKDB, NEEMPTY, SREADEN (32B02) . N(KFILL1.NMAYREAD)

S/TR = SREAD.CYCLE (5D15) (32B02) (30A35)

TRS030: READ (30A01) (31A34)

TRS060: CAreg to LRreg. (31A30) [RA8] = SAA (25B45)

TRS120: [KAB] = KAA (25A46) (31A26) [SAA, KAA] = PATH0 (26B37)
OAreg +1
RKreg +1

TRL230: [PATH0] = MODE0 (13C17) (32A02)
RAO-7 to KAO-7
RBO-7 to KBO-7
KCO-7 to KCO-7
KDO-7 to KDO-7

KAB (24B10)

KBB (24B27)

KCB (24B11)

KDB (24B25)

[BCC4T1] = NSREADEN (27A01)

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER] = OAreg -1

[ANOTHER, PATH0] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[EMPTY, END1] = END2 (9B27)

[KAB, NKBB, NKCB, NKDB]
SREAD = NKDB, NEEMPTY, SREADEN (32B02) . N(KFILL1.NMAYREAD)

S/TR = SREAD.CYCLE (5D15) (32B02) (30A35)

TRS030: READ (30A01) (31A34)

TRS060: OAreg to LRreg. (31A30) [RA8] = SAA (25B45)

TRS120: [KAB, NKBB] = KAB (25A47) (31A26) [SAA, KAB] = PATH1 (26B35)

OAreg +1

RKreg +1

[KAB, RDB] = ANOTHER (26C33)

TRL230: [PATH1] = MODE1 (10C04) (32A02)

RAO-7 to KBO-7

RBO-7 to KCO-7

KCO-7 to KDO-7

KDO-7 to KDO-7

KB8 (24B10), KC8 (24B11), KD8 (24B25)

[BCC4T1] = NSREADEN (27A01)

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER] = OAreg -1

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS290: [KDB] = KFILL1 (30A21) (31A05)

[ANOTHER, PATH1] = RAM (22A21)

grounds KAB

RBIM2 (22A09)

grounds KBB

RCM (22A07)

grounds KCB

TRS29

FI13A

FM41A

KFILL1
FM24A

Data In DX4 continued.

FI13A (1E30)

S/TE = RS.NUFILL

T150001: NJXO (1EF02)
(4D02) drops to clear J0 reg.
[IR.FGAIC+FGHIC, MYNUM]= ED (21E33)

T15160: FF13B (4E14)
(4D26) I0XD (15F45)
Data lines to J0 reg.
NJXO (4C01)
drops to clear J0 reg.
[EDI]= ED (21E33)

T15240: JAXIC (4E14), JXIC (1EF05)
(4D28) JCE reg to Jreg.
JAS (26C01), JBY (26C02)
JCE (26C10), JD8 (26C04)
JFILL (24B15)

T15320: [NE.D]= RSA (1E03)
(4D29)

T15450: [ED]= RSA (1E03)
(4D29) [ED,KAA]: NSERVICE (9F1B)

T15560: NJXC (1EF02)
(4U04) drops to clear J0 reg.
[NEL]= FI13A (1E30)

RS (14E27)

ED (21E34)

ED (21E33)

DCCR-DATR

DCCR-DBTR

DCCR-DCTR

DCCR-DDTR

RSA (1E03)

Device Controller Interface

WRITE into Fast Memory

JAO-8 to W/RAO-8

JBO-8 to W/RBO-8

SWRITE = JFILL,
(32B1B) (24B15)S/TR = SWRITE.CYCLE
(32A15) (32B1B) (30A35)TRS030: WRITE (25B26)
(31A34)TRS060: JAreq to LRreq.
(31A30) NJFILL (29A22)TR120: IAreq+1
(31A26) RKreq-1
NEMPTY (1BC34)TKL150: W/RAO-8 to RAO-8
(32A21) W/RBO-8 to RBO-8
JCO-8 to KCO-8
JDC-8 to KDO-8TRS250: [ED]= END1 (4K26)
(31A07) remembers ED

READ from Fast Memory 2nd through n's time

[RAB]= SAA(25B45)

SREAD = NKDB.NEMPTY.SREADEN
(32B02) .N(KFILL1.NMAYREAD)S/TR = SREAD.CYCLE
(32A15) (32B02) (30A35)TRS030: READ (30A01)
(31A34)TRS060: OAreq to LRreq.
(31A30)TRS120: [NKA8]= KAA (25A46)
(31A26) [SAA.KAA]= PATH0 (26B17)
OAreq+1
RKreq+1TRL230: [PATH0]= MODE0 (13C17)
RAO-7 to KAO-7
RBO-7 to KBO-7
KCO-7 to KDO-7
RDD-7 to KDD-7
KAB (24B15)
KCB (24B15)
KDB (24B25)TRS240: KFILL1 (30A21)
(31A05)

[NRA8.NKB8.NRC8.RDA]= SAD (25B47)

SREAD = NKDB.NEMPTY.SREADEN
(32B02) .N(KFILL1.NMAYREAD)S/TR = SREAD.CYCLE
(32A15) (32B02) (30A35)TRS030: READ (30A01)
(31A34)TRS060: OAreq to LRreq.
(31A30) [RAB]= SAA(25B45)TRS120: [NKA8]= KAB (25A47)
(31A26) [SAA.KAB]= PATH1 (26B33)
OAreq+1
RKreq+1
[KAB.KB8]= ANOTHER (26C33)TRL230: [PATH1]= MODE1 (10B09)
RAO-7 to KAO-7
RBO-7 to KBO-7
KCO-7 to KDO-7
KDD-7 to KDD-7
KBB (24B27), KCB (24B11), KDB (24B25)TRS240: [KDB]= KFILL1 (30A21)
(31A05) [ANOTHER]= OAreq-1
RKreq-1
[ANOTHER.PATH1]= RAM (22A21)
grounds KAB
KBM2 (22A09)
grounds RBB
RCM (22A07)
grounds KCB

[NRA8.NKB8.RC8]= SAC (25B46)

SREAD = NKDB.NEMPTY.SREADEN
(32B02) .N(KFILL1.NMAYREAD)S/TR = SREAD.CYCLE
(32A15) (32B02) (30A35)TRS030: READ (30A01)
(31A34)TRS060: OAreq to LRreq.
(31A30)TRS120: [NKA8]= KAA (25A46)
(31A26) [SAC.KAA]= PATH2 (26B16)
OAreq+1
RKreq+1TRL230: [PATH2]= MODE2 (20A34)
(32A02) RDO-7 to KAO-7
RDO-7 to KBO-7
RDO-7 to KDO-7
RDO-7 to KDD-7
KAB (24B10)
KCB (24B27)
[BCC1+BCC2]+KDB (24B25)TRS240: [NANOOTHER]= NRAM
(31A05) [EMPTY.END1]= END2 (4B27)

[NRA8.RB8]= SAB (25B44)

SREAD = NKDB.NEMPTY.SREADEN
(32B02) .N(KFILL1.NMAYREAD)S/TR = SREAD.CYCLE
(32A15) (32B02) (30A35)TRS030: READ (30A01)
(31A34)TRS060: OAreq to LRreq.
(31A30)TRS120: [NKA8]= KAA (25A46)
(31A26) [SAB.KAA]= PATH6 (26B14)
OAreq+1
RKreq+1TRL230: [PATH6]= MODE6 (13C01)
(32A02) RDO-7 to KAO-7
RDO-7 to KBO-7
RDO-7 to KDO-7
RDO-7 to KDD-7
KAB (24B11)
KCB (24B27)
[BCC1+BCC2+BCC3]= KDB (24B25)TRS240: [NANOOTHER]= NRAM
(31A05)

[KDB]= KFILL1 (30A21)

[NKB8.NRC8.RDA]= SREAD (32B02)

S/TR = SREAD.CYCLE
(32A15) (32B02) (30A35)TRS030: READ (30A01)
(31A34)TRS060: OAreq to LRreq.
(31A30) [RAB]= SAA(25B45)TRS120: [KAB.KB8.KCB]= KAD (25A45)
(31A26) [SAA.KAD]= PATH5 (26B34)
OAreq+1
RKreq+1
[KAD.KB8]= ANOTHER (26C33)TRL230: [PATH5]= MODE5 (20A25)
(32A02) RAO-7 to KAO-7
RBO-7 to KBO-7
KCO-7 to KDO-7
KDD-7 to KDD-7
KDB (24B25)TRS240: [KDB]= KFILL1 (30A21)
(31A05) [ANOTHER]= OAreq-1
RKreq-1
[ANOTHER.PATH3]= RAM (22A21)
grounds KAB
KBM1 (22A07)
grounds RBB
RCM (22A07)
grounds KCB

To FM24A

FM31A (5B12)

FM52A (5B07)

FM33A (5B02)

FM34A (5B01)

SEE ORDER OUT

FM41A

Data In DX4 continued

FM41A (5842)

S/TM = RS(14E27)
(5C15)
TMA0001 : NIOXO (16F02)
(4C02) drops to clear IOREG.
TMA0005 : ES (1E09)
(23A28)
TMA160 : FM41B (4A39)
(23A22) [STZBC1] = IOAO (21E23)
[ZBC1.NFLDC] = IOA1 (21E19)
[STIOPH] = IA03 (21E12)
[ZBC1.NFLDC.NEMPTY] = STIL (4A26)
STOP Molt
incorrect length.

TMB040 : [CHAIN.NSTIOPH] = NFLXO (14B33)
(24C33)

TMB120 : RSA (1E03)
(3C05)

TMB160 : [CHAIN.NSTIOPH] = FLXM (20C45)
(3C18)
MA0 → FLDC (9D21)
MA1 → FLIZC (9D46)
MA2 → FLCC (9D09)
MA3 → FLICE (9D07)
MA4 → FLHTE (9U02)
MA5 → FLIE (9U01)
MA6 → FLSIL (9U39)
MA7 → FLSKIP (9D42)

TMB240-3 : FLOIA (13F34)
(23A03)

RS(14E27)

ES (1E09)

IOAO (21E23)

IOA1 (21E19)


IOA3 (21E12)


RSA (1E03)

Device Controller Interface


761-E-282


Data Out. DX1 (SIOP)





Data Out DX4 (SIOP)





Data Out DX4 continued.

FM4IA (5842)

S/TM = RS (14E27)
(5C15)

TMA0001: NIOXO (16F02)
(4C02) drops to clear IOP reg.
[MPET]: STTME (4A46)
transmission memory error.
DATAERR (9A30)
[ZBCOT5, FLIZC] = STZBCI (4E02)

TMA0003: ES (11E09)
(23A28)TMA080: [DATAERR.FLHTE] = STIOPH (4A09)
(3C36)

TMA160: FM4IB (4A34)
(23A22) [STZBCI] = IOAO (21E23),
Interrupt.
[ZBCOT5] = IOA1 (21E19)
count done
[STIOPH] = IOA3 (21E12)
IOP halt.

TMB040: [CHAIN.NSTIOPH] = NFLXO (14B33)
(24C33) drops to clear flags.TMB120: RSA (11E03)
(3C05)TMB160: [CHAIN.NSTIOPH] = FLXM (20C45)
(3C18)

MA0 → FLDC (9D21)
MA1 → FLIZC (9D46)
MA2 → FLCC (9D09)
MA3 → FLICE (9D07)
MA4 → FLHTE (9D02)
MA5 → FLIVE (9D01)
MA6 → FLSIL (9D39)
MA7 → FLSKIP (9D42)

TMB240-3: FI03A (13F34)
(23A03)

RS(14E27)

ES (11E09)

IOAO (21E23)



IOA1 (21E19)

IOA3 (21E12)



RSA (11E03)

D.C. Interface

P350-3-197/3-161



0 0 = no status desired
0 1 = 1 word status desired
1 1 = 2 words status desired.




Operational Status.	
8	STIL = Incorrect length
9	STTDE = Transmission data error
10	STTME = Transmission memory error
11	STMAE = Memory address error
12	STIOPME = IOP memory error
13	STIOPCE = IOP control error
14	STIOPH = IOP half
15	STIOPBL = IOP busy

CPU Interface

TIO, TDV (SIOP)

Device Controller Interface




Location 20 stored by CPU




0 0 = no status desired.
0 1 = 1 word status desired.
1 1 = 2 words status desired.

Location 20 stored by SIOP





Location 21 stored by SIOP




TDV/Status Unique to device Operational Status Remaining Byte Count.

Bit	Operational Status
8	= STIL = Incorrect length
9	= STTDE = Transmission data error
10	= STTME = Transmission memory error
11	= STMAE = Memory address error
12	= STIOPME = IOP memory error
13	= STIOPCE = IOP control error
14	= STIOPH = IOP halt
15	= STIOPBL = IOP busy





Location 20 stored by SIOP.



Operational Status

Bit 8 = STIL : incorrect length
9 = STTDE : transmission data error

Interrupt Status

Bit 10 = STZBCI = zero byte count interrupt
11 = STCEI = channel end interrupt
12 = STUEI = unusual end interrupt.

MEMORY
Σ5/7 or 6 MATRIX 1 & 2

8265/8465

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
A	ZT	ZT	ZT	FT	FT	FT	XT	AT		AT	FT	BT	AT	BT	AT	XT	IT	AT	BT	AT	BT	FT	AT	XT	FT	FT	FT	ZT	ZT	ZT		A		
	46	46	46	79	79	83	10	60		L29	60	83	36	60	36	60	10	16	60	36	60	36	83	60	10	83	77	77	46	46	46			
	TO BANK 'A'			M00A ↓ M07A	M16A ↓ M23A	M22A				M15 ↓ L31			L29 ↓ L31		L29 ↓ L31		M15 ↓ M27	M15 ↓ M27	L29 ↓ L31			M15 ↓ M27			M32B ↓ M23B	M16B ↓ M07B	M00B ↓ M07B	TO BANK 'B'	30A	31A	32A			
B	FT	FT	FT	FT	FT	FT	AT		AT	BT	AT	BT	AT	BT	BT	BT	BT	AT	BT	AT	IT	AT	AT	FT	FT	FT	FT	FT		B				
	79	79	79	79	79	82	60		60	15	60	36	60	36	36	36	36	36	60	16	16	60	60	82	79	79	79	79						
	-L REG. A →			M08A ↓ M15A	M24A ↓ M31A				MQ	M00 ↓ M13		MQ	M00 ↓ M13					MQ			MQ			M24B ↓ M31B	M08B ↓ M15B	-L REG. B →								
C	ZT	ST	ST	LT	LT	AT	LT	AT	AT	LT	AT	LT	ST	ST	ST	LT	LT	AT	AT	AT	LT	LT	ST	ZT	ST					C				
	45	49	49	106	106	10	106	75	75	106	10	106	49	49	49			49	66	49	106	10	106	75	75	106	10	106	49	45	49	X10		
	X10	X10		P4: AHA	L15 ↓ L28	4	P4: AHB	PORT SEL. MATRIX A	PORT SEL. MATRIX B	P3: AHA	L15 ↓ L28	3	P3: AHB	A	B			AH	P2: AHA	L15 ↓ L28	2	P2: AHB	PORT SEL. MATRIX A	PI: AHA	L15 ↓ L28	1	PI: AHB	X10				S1		
D	ZT	ZT	FT	FT	FT	XT	AT		AT	FT	BT	AT	BT	AT	XT	IT	AT	BT	AT	BT	FT	AT	AT	FT	FT	FT	ZT	ZT		S2	A			
	46	46	79	79	83	10	60		60	83	36	60	36	60	10	16	60	36	60	36	83	60	10	83	79	79	*	*	*	*				
E	FT	FT	FT	FT	FT	FT	AT		AT	BT	AT	BT	AT	BT	BT	BT	BT	AT	BT	AT	BT	IT	AT	AT	FT	FT	FT	FT	FT		B			
	79	79	79	79	79	82	60		60	15	60	36	60	36	36	36	36	36	60	16	16	60	60	82	77	77	79	79	*					
F	XT	ST	XT	ST	LT	AT	LT	AT	AT	LT	AT	LT	ST	ST	ST	LT	LT	AT	AT	AT	LT	LT	AT	ST	XT	ST	XT			C				
	10	49	10	49	106	10	106	75	75	106	10	106	49	49	49			49	66	49	106	10	106	75	75	106	10	106	49	10	49	10		
G	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		

1-8 = PORT INTERFACE CABLES

* = REMOVE IF NO 'B' BANK S1 OR S2

1A-8A = STARTING ADD. SW's 'A' BANK

1B-8B = STARTING ADD. SW's 'B' BANK

9 = REMOVE IF RESPECTIVE PORT NOT IMP.

ALSO APPLIES TO S1 MATRIX

ST49	
64K	L15
32K	L16
16K	L17
8K	L18
INHP	PORT DISABLE
BUSS	PORT CAN SEND OR RECEIVE M32
PARITY	ENABLES MF FROM DRIVER TO PE BUSS
CPU	
BUSS	

SHEET 1 of 2

10/20/70
COCHRANE

MEMORY

8265/8465.

 $\sum 5/7 \text{ OR } 6$ DRIVER & BMU'S BANK 'A' OR 'B'GND 10838 TO CHANGE
TO $\Sigma 6$ TIMING

	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1							
A	ZT	ZT	ZT	FT	FT	FT	FT	LT	LT	AT	AT	DT	HT	HT	HT	DT	HT	AT	BT	LT	LT	FT	FT	FT	FT	FT	FT	FT	FT	FT	ZT	ZT	ZT						
	46	46	46	81	81	81	81	96	96	75	75	14	84	15	84	11	84	79	22	96	96	81	81	81	80	80	80	80	82	45	45								
	to S1	to S1	to S1	0-7	8-11	16-23	24-31	0-15	16-31	S1: START	S2: START	P-DLY				M-DLY		FAST NORM	PE/D PE/M	M-PARITY	O-15	16-31	O-7	8-15	16-23	24-31	O-7	8-15	16-23	24-31	TPXC	TNAC	IE	IE					
B	ZT	ZT	49	ST	FT	FT	XG	XG	FT	IT	FT	BT	BT	XT	BT	FT	FT	XG	FT	IT	ET		IT	XT	IT	FT	FT	FT	FT	FT	TPXV	TNYV	IF	ID					
	46	46	2	49	81	66	10	10	66	26	80	18	15	10	15	MFO-7	81	81	10	81	16	66		13	10		25	79	66	79	M32								
	to S2	to S2	2	2	D _{PAR}	D _{L4}			D _G	D32	NWD32	MW0-3				18-21	22-27	15-17	28-31	L-REG	MR HOF					MW032	TPYV	TNYV											
C	FTT13	FTT13	FTT13	FTT13	FTT13	FTT13	FTT13	FTT13	FTT13	FTT13	FTT13	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	WT	VTO		IA								
												T16	T12	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	VSE							
D	BYTE-0											BYTE-1																											
	0-3	0-3	4-7	4-7		8-11			8-11			12-15		12-15																									
E	FTT13	FTT13	FTT13	FTT13	FTT14	FTT14	FTT14	FTT14	FTT14	FTT14	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	WT	VTO		IA							
											T16	T12	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	VSE								
F	BYTE-2											BYTE-3																											
	16-17	16-17	20-23	20-23	24-27	24-27	28-31	28-31	32	32	32																												
G	FTT13	FTT13	FTT13	FTT13	FTT14	FTT14	FTT14	FTT14	FTT14	FTT14	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	WT	VTO		IA							
											T16	T12	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	VSE								
H	BYTE-2											BYTE-3																											
I	16-17	16-17	20-23	20-23	24-27	24-27	28-31	28-31	32	32	32																												
J	FTT13	FTT13	FTT13	FTT13	FTT14	FTT14	FTT14	FTT14	FTT14	FTT14	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	RT	WT	VTO		IA							
K											T16	T12	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	T11	T10	VSE								
L																																							
M	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1							

1 = 8 TO 16K OPTION

2 = S2. MATRIX OPTION

VD-3H01 ≈ 21.5V

VC-3H45 = 24V

VM-3H46 ≈ 1.5V

VT-3H14 = .35V

VS-3H11 ≈ 4V


VE-3H18 = 14.4 ± .3V

5AST-3H22


ADJ. SAST BY VS POT, EACH BMU.
(KNEE OF FALL OF SAST 140 NSEC.
FROM RISE OF TPXC 1J30 OR
TNXC 1J31 DEPENDING ON ADD's.)
FOR READ HALF CYCLEINTERLEAVE
DOOR SELECT
IS DECODED IN
MATRIX* - TPYI = 1, 2, 4, 7
TPYC = 0, 3, 5, 6
TPXC = 1, 3, 4, 6
TNYC = 0, 2, 5, 7} DURING WHC
TNXC = 0, 2, 5, 7REFER TO DWR. # 153726 FOR A
MORE DETAIL OF BMU


0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
YC	PREDRIVE DECODE															


SHEET 2 OF 2
10-16-70
COCHRANE



MATRIX
 $\Sigma 5/7$ MEM. 8265/8465
 INTERLEAVE & ADD. DECODE
 LOGIC PORT I 'A' BANK







SUMMARY

DRIVER 'A' or 'B'



Xerox Data Systems

READER SURVEY

Use this postpaid form to communicate any constructive comments you may have regarding this publication. Please be specific.

PUBLICATION

NUMBER	DATE OF PUBLICATION	TITLE	REV.
--------	---------------------	-------	------

HOW DID YOU USE THIS PUBLICATION

- LEARNING INSTALLING MAINTAINING OPERATING SALES
 OTHER _____

COMMENTS

(15 lines for comments)

YOUR NAME AND RETURN ADDRESS

STAPLE

STAPLE

FOLD

CUT ALONG LINE

FIRST CLASS
PERMIT NO. 229
EL SEGUNDO, CALIF.


BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY

Xerox Data Systems
701 South Aviation Blvd.
El Segundo, California 90245

ATTN: FIELD ENGINEERING PUBLICATIONS



FOLD