





REFERENCE MANUAL



RADIO CORPORATION OF AMERICA

70-35-601 March 1966 The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

First Printing: June, 1965 Revised: March, 1966

CONTENTS

		Page
INTRODUCTION	RCA Model 70/35 Processor	1
	RCA Model 70/45 Processor	1
	RCA Model 70/55 Processor	
	Organization of Data	
	Data Formats	2
	Numbering System	3
SYSTEMS STRUCTURE	Introduction	4
JIJI ZWO JI WOOLOK	Main Memory	$\overline{4}$
	Non-Addressable Main Memory	5
	Scratch-Pad Memory	5
	Program Control and Arithmetic Unit	6
	Input/Output Control	6
	Read-Only Memory	7
INSTRUCTION	RR Format	8
FORMATS	RX Format	8
	RS Format	8
	SI Format	8
	SS Format	8
ADDRESSING		10
ADDRESSING		10
PROGRAM INTERRUPT	Introduction	10
	Processor States	10
	Processing State P ₁	10
	Interrupt Response State P ₂	10
	Interrupt Control State P ₃	11
	Machine Condition State P ₄	11
	Processor State Registers	11
	Program Counter	11
	General Registers	13
	Floating-Point Registers	13
	Interrupt Status Registers	13
	Interrupt Mask Registers	14
	Program Mask Registers	15
	Register Addressing	15
	Interrupt Flag Register	16
	Interrupt Conditions	17
	Interrupt Mechanization	23
	Automatic Interrupt	23
	Program Controlled Interrupt	26
INPUT/OUTPUT	Introduction	30
OPERATION	Input/Output Channels	30
JI EKATION	Selector Channels	30
	Multiplexor Channel	31
	product officers in the state of the st	91

		uge
INPUT/OUTPUT	Input/Output Operational Control	32
OPERATION	Programming Considerations prior to Input/Output Initiation.	32
(Cont'd)	Input/Output Initiation	32
(com a)	Channel Servicing	32
	Channel Address Word	34
	Channel Command Word	34
		38
	Input/Output Channel Registers	
	Channel Address Register, CAR	39
	Channel Command Register-I, CCR-I	39
	Channel Command Register-II, CCR-II	40
	Assembly/Status Register	40
	Input/Output Instructions	41
	Start Device Instruction	41
	Halt Device Instruction	46
	Test Device Instruction	51
	Check Channel Instruction	53
	Input/Output Status Indicators	55
	Condition Code	55
	Channel Status Byte	58
		6 0
	Standard Device Byte	
	Sense Bytes	61
	Channel Servicing	61
	Servicing a Data Transfer	61
	End and Chaining Servicing	67
	Interrupt Servicing	72
MILITI DDOCECCOD	Introduction	76
MULTI-PROCESSOR	Introduction	
INSTALLATION	Operational Characteristics	76
	Direct Control Interface	77
	Static Out Lines	77
	Static In Lines	77
	Signal Out Line	77
	External Signal Line	77
	Power Failure Line (PFND)	77
	Power Failure Inhibit In Line (PFIR)	77
	Dual Processor Complex	78
	Master/Satellite Complex	79
	Maximum Multi-Processor Complex	80
	Operational Procedures	81
	Transmission Procedure	81
	Response Procedure	81
	Response Frocedure	01
PRIVILEGED	Introduction	83
INSTRUCTIONS	Instruction Formats	83
	Interrupt Action	83
	Special Considerations	84
	Load Scratch-Pad (LSP)	86
		87
	Store Scratch-Pad (SSP)	
	Program Control (PC)	88
	Idle (IDL)	90
	Diagnose (DIG)	91

		Page
PRIVILEGED	Start Device (SDV)	92
INSTRUCTIONS	Halt Device (HDV)	
(Cont'd)	Test Device (TDV)	
	Check Channel (CKC)	99
	Insert Storage Key (ISK)	100
	Set Storage Key (SSK)	
	Write Direct (WRD)	
	Read Direct (RDD)	103
PROCESSOR STATE	Introduction	104
CONTROL	Instruction Format	104
INSTRUCTIONS	Condition Code Utilization	104
	Interrupt Action	104
	Supervisor Call (SVC)	105
	Set Program Mask (SPM)	106
	Interesting	107
FIXED-POINT	Introduction	$\frac{107}{107}$
INSTRUCTIONS	Representation of Numbers	107
	Instruction Formats	107
		100
	Condition Code Utilization	110
	Interrupt Action	111
	Load Halfword (LH)	112
	,	113
	Load and Test (LTR)	114
		114
	Load Positive (LPR)	116
	Load Negative (LNR)	117
	Load Multiple (LM)	118
	Add Word (AR) (A)	119
	Add Logical (ALR) (AL)	120
		120
	Subtract Word (SR) (S)	$121 \\ 122$
	Subtract Halfword (SH)	123
	Subtract Logical (SLR) (SL)	$\frac{123}{124}$
	Compare Halfword (CH)	125
	Multiply Word (MR) (M)	126
	Multiply Halfword (MH)	$\frac{120}{127}$
	Divide (DR) (D)	128
	Convert to Binary (CVB)	$\frac{120}{129}$
	Convert to Decimal (CVD)	$\frac{123}{130}$
	Store Word (ST)	131
		$131 \\ 132$
	Store Halfword (STH)	132 133
	Store Multiple (STM)	
	Shift Left Single (SLA)	134
	Shift Left Double (SLDA)	135
	Shift Left Double (SLDA)	136
	Shift Right Double (SRDA)	137

		Page
DECIMAL	Introduction	138
ARITHMETIC	Data Formats	138
INSTRUCTIONS	Representation of Numbers	139
mto mto control	Instruction Format	139
	Condition Code Utilization	140
	Interrupt Action	140
	Add Decimal (AP)	142
	Subtract Decimal (SP)	143
	Zero and Add (ZAP)	144
	Compare Decimal (CP)	145
	Multiply Decimal (MP)	146
	Divide Decimal (DP)	147
	Pack (PACK)	148
	Unpack (UNPK)	149
	Move with Offset (MVO)	150
LOGICAL	Introduction	151
INSTRUCTIONS	Data Format	151
	Instruction Formats	152
	Condition Code Utilization	153
	Interrupt Action	153
	Move (MVI) (MVC)	154
	Move Numerics (MVN)	155
	Move Zones (MVZ)	156
	Compare Logical (CLR) (CL) (CLI) (CLC)	157
	AND (NR) (N) (NI) (NC)	158
	OR (OR) (O) (OI) (OC)	159
	Exclusive OR (XR) (X) (XI) (XC)	160
	Test Under Mask (TM)	161
	Insert Character (IC)	$162 \\ 163$
	Store Character (STC)	
	Load Address (LA)	$\begin{array}{c} 164 \\ 165 \end{array}$
	Translate (TR)	166
	Edit (ED)	167
	Edit (ED) Edit and Mark (EDMK)	170
	Shift Left Single Logical (SLL)	$170 \\ 172$
	Shift Right Single Logical (SRL)	$172 \\ 173$
	Shift Left Double Logical (SLDL)	173
	Shift Right Double Logical (SRDL)	$174 \\ 175$
	Sinit Right Double Bogical (SRDD)	170
BRANCHING	Introduction	176
INSTRUCTIONS	Sequential Execution	176
	Instruction Formats	176
	Interrupt Action	177
	Branch on Condition (BCR) (BC)	178
	Branch and Link (BALR) (BAL)	179
	Branch on Count (BCTR) (BCT)	180
	Branch on Index High (BXH)	181
	Branch on Index Low or Equal (BXLE)	182
	Execute (EX)	183

		9
FLOATING-POINT INSTRUCTIONS	Introduction Data Formats Representation of Numbers Normalization Instruction Formats Condition Code Utilization Interrupt Action Load (LER) (LE) (LDR) (LD) Load and Test (LTER) (LTDR) Load Complement (LCER) (LCDR) Load Positive (LPER) (LPDR) Load Negative (LNER) (LNDR) Add Normalized (AER) (AE) (ADR) (AD) Add Unnormalized (AUR) (AU) (AWR) (AW) Subtract Normalized (SER) (SE) (SDR) (SD) Subtract Unnormalized (SUR) (SU) (SWR) (SW) Compare (CER) (CE) (CDR) (CD) Halve (HER) (HDR) Store (STE) (STD) Multiply (MER) (ME) (MDR) (MD) Divide (DER) (DE) (DDR) (DD)	184 184 185 185 186 187 188 189 190 193 195 196 197 198 200 200 202
OPTIONAL FEATURES	Feature 5001 — Memory Protect Feature 5002 — Elapsed Time Clock Feature 5003 — Direct Control Feature 5015 — Selector Channel Feature 5016 — Selector Channel Feature 5020 — Selector Channel Feature 5022 — Selector Channel Feature 5024 — Selector Channel Feature 5030 — Selector Channel Feature 5031 — Selector Channel Feature 5031 — Selector Channel Emulator Options	203 203 204 204 204 204 204 204 204 204
APPENDICES	A — Summary of Instructions B — Program Interrupts C — Input/Output Service Request D — Extended Binary-Coded-Decimal Interchange Code E — American Standard Code for Information Interchange F — Character Codes G — Powers of Two Table H — Hexadecimal-Decimal Number Conversion I — Scratch-Pad Memory Layout and Register Assignments	208 228 230 231 232 233 238 239 247
LIST OF TABLES	Table 1. Basic Hexadecimal Marking System Table 2. 70/35-45-55 Memory Capacities Table 3. Main Memory Capacity and Multiplexor Sets/Devices Table 4. Use of General Registers Table 5. Processor State Registers Table 6. Instruction Length Codes	4 5 5 9 11

	Page
Table 7. Interrupt State Identifier Codes	13
	13
	15
	16
	18
	34
Table 13. Input/Output Channel Registers	39
Figure 1. Data Formats	2
Figure 2. Functional Logic of Automatic Interrupt	24
Figure 3. Functional Logic of Program Control Instruction	27
Figure 4. Functional Logic of Start Device Instruction	42
Figure 5. Functional Logic of Halt Device Instruction	48
	52
=	54
	62
	68
	74
	78
	79
	80
	Table 8. Program Indicator Codes Table 9. Register Addressing in Processor States Table 10. Interrupt Conditions and Priority Table 11. Interrupt Conditions Table 12. Command Code Operations Table 13. Input/Output Channel Registers Figure 1. Data Formats Figure 2. Functional Logic of Automatic Interrupt Figure 3. Functional Logic of Program Control Instruction Figure 4. Functional Logic of Start Device Instruction Figure 5. Functional Logic of Halt Device Instruction

Privileged Instructions

Processor State Control Instructions

Fixed-Point Instructions

Decimal Arithmetic Instructions

Logical Instructions


Branching Instructions

Floating-Point Instructions

INSTRUCTION INDEX

The index marks at the right edge of this page line up with similar index marks in the text. By merely examining the page edges, the reader can quickly locate a category of instructions.

Appendix A summarizes the instruction set for the 70/45-55 Processors, including timing, formats and condition codes.



Frontispiece

INTRODUCTION

RCA MODEL 70/35 PROCESSOR

♦ The RCA Model 70/35 Processor is the small-scale member of the 70/45, 70/55 product line. It is a powerful, solid-state, general-purpose, digital processor. It is the main element of a system handling small to medium-large data processing applications. This processor is capable of handling commercial, scientific, and communications applications. The internal logic is controlled by microinstructions stored in a read-only control memory.

All instructions, character codes, formats, interrupt facilities, and programming features are functionally the same as corresponding features on the Model 70/45 and 70/55 Processors. Programs may be interchanged between processors provided:

- 1. Systems features are equivalent.
- 2. Programs are written to be independent of strict timing considerations.
- 3. Programs are restricted to specified functions and do not utilize unspecified characteristics peculiar to the hardware of any one of the processors.

The 70/35 is a variable-format processor consisting of main memory, read only control memory, non-addressable memory, program control, and input/output control. Internal logic processes one byte at a time. However, internal transmission paths are two bytes such that addresses and sometimes data are transferred two bytes at a time.


RCA MODEL 70/45 PROCESSOR

♦ The RCA Model 70/45 Processor, a member of the Spectra 70 Series, is a powerful, solid-state, general-purpose, digital processor. It is the main element of a system that handles medium-large data processing applications. Because of its large storage capacity, fast data transmission, computation rates and communications capabilities, this processor is highly efficient as a data processor, a scientific problem solver, or a communications control processor. The internal logic is controlled by microinstructions stored in a read-only control memory.

All instructions, character codes, interrupt facilities, and programming features are functionally the same as corresponding features on the Model 70/35 and 70/55 Processors. Programs can be interchanged between processors provided that:

- 1. Systems features are equivalent.
- 2. Programs are written to be independent of strict timing considerations.
- 3. Programs are restricted to specified functions and do not use unspecified characteristics peculiar to the hardware of either processor.

The 70/45 is a halfword-organized, variable-format processor consisting of main memory, non-addressable main memory, scratch-pad memory, read-only memory, program control and arithmetic unit, and input/output control.



NOTE: Numbers in upper right corners of blocks indicate number of bits used.

Figure 1. Data Formats

RCA MODEL 70/55 PROCESSOR

♦ The RCA Model 70/55 Processor, largest of the open-ended Spectra 70 Series, satisfies the most sophisticated data processing, scientific problem solving, or communications systems requirements. Its order code is implemented by processor logic, resulting in extremely fast data transmission and instruction execution rates.

All instructions, character codes, interrupt facilities, and programming features are functionally the same as corresponding features on the Model 70/35 and 70/45 Processors Programs can be interchanged between the processors provided that:

- 1. Systems features are equivalent.
- 2. Programs are written to be independent of strict timing considerations.
- 3. Programs are restricted to specified functions and do not use unspecified characteristics peculiar to the hardware of either processor.

The 70/55 is a word-organized, variable-format processor consisting of main memory, non-addressable main memory, scratch-pad memory, program control and arithmetic unit, and input/output control.

ORGANIZATION OF DATA

lacktriangle The following definitions describe the various levels of data organization for the 70/35-45-55 Processors:

Bit

♦ A bit is a single binary digit having the value of either zero or one.

Byte

♦ A byte consists of eight information bits. It represents two decimal digits, one alphabetic character, or one special symbol.

Halfword

♦ A halfword consists of two consecutive bytes beginning on a main memory location that is a multiple of two.

Word

♦ A word consists of four consecutive bytes beginning on a main memory location that is a multiple of four.

Doubleword

♦ A doubleword consists of eight consecutive bytes beginning on a main memory location that is a multiple of eight.

Item/Field

♦ An item/field consists of any number of bytes that specify a particular unit of information (numeric field, alphabetic name, street address, stock number, etc.).

Record

♦ A record consists of one or more related items.

DATA FORMATS

lack The basic unit of information in the 70/35, 70/45 and 70/55 Processors is a byte, which is the smallest addressable unit. A byte consists of eight information bits. The parity bit ensures the accuracy of all bytes accessed by the processor. Odd parity is used in all processors.

The internal code representation in the 70/35, 70/45 and 70/55 is either the Extended Binary-Coded-Decimal Interchange Code (EBCDIC) or the American Standard Code for Information Interchange (ASCII) as specified by program. (See Appendices D and E.)

There are eight distinct formats for data in main memory (see figure 1). Further explanation of each format appears in the instruction sections of this manual.

NUMBERING SYSTEM

♦ Since binary addresses are cumbersome to work with, the hexadecimal numbering system has been adopted to represent characters and addresses in the 70/35-45-55 Processors. The hexadecimal system has a base of 16. The first ten marks are represented by decimal numbers zero (0) through nine (9); the last six marks are represented by the letters A through F.

The basic hexadecimal marking system and its binary and decimal equivalent are specified in table 1. (See also Appendix H.)

Hexadecimal (Base 16)	Binary (Base 2)	Decimal (Base 10)	Hexadecimal (Base 16)	Binary (Base 2)	Decimal (Base 10)
0	0000	0	8	1000	8
1	0001	1	9	1001	9
2	0010	2	A	1010	10
3	0011	3	В	1011	11
4	0100	4	C	1100	12
5	0101	5	D	1101	13
6	0110	6	E	1110	14
7	0111	7	F	1111	15
	l				l

Table 1. Basic Hexadecimal Marking System

SYSTEMS STRUCTURE

INTRODUCTION

lacktriangle The RCA 70/35-45-55 Processors consist of main memory, non-addressable main memory, scratch-pad memory, (or equivalent scratch-pad memory in the 70/35), program control and arithmetic unit, and input/output control. In addition, the 70/35-45 Processors contain a read-only memory.

MAIN MEMORY

igspace The main memory of the RCA 70/35-45-55 Processors is central storage for both data to be processed and the controlling instructions. Main memory consists of planes of magnetic cores, with each core representing one binary digit. The smallest addressable unit of information in main memory is one byte (eight bits).

The basic cycle time of these processors is the time required to access and transfer a halfword (70/35-45) or a full word (70/55) from main memory to the memory register and regenerate the information in main memory. For the 70/35-45 Processors, the memory cycle time is 1.44 microseconds; for the 70/55 Processor, the memory cycle time is 0.84 microseconds.

Table 2 indicates the various main memory capacities and corresponding model number for the three Processors.

MAIN MEMORY (Cont'd)

Table 2. 70/35-45-55 Memory Capacities

Model Number	Capacity (in Bytes)	Model Number	Model Number	Capacity (in Bytes)	
70/35C	16,384	70/45D	32,768	70/55E	65,536
70/35D	32,768	70/45E	65,536	$70/55\mathrm{F}$	131,072
70/35E	65,536	70/45F	131,072	70/55G	262,144
70/45C	16,384	70/45G	262,144	$70/55\mathrm{H}$	524,288

The first 128 locations of main memory are reserved for processor use and must not be used by the program.

NON-ADDRESSABLE MAIN MEMORY

♦ A non-addressable main memory, is in addition to main memory and cannot be addressed by programming. It contains the subchannel registers that control the operation of input/output devices on the multiplexor channel. A set of three 32-bit registers services each device on the multiplexor channel. The number of subchannel register sets and the number of devices that can be connected to the multiplexor channel are determined by the capacity of main memory, which is given in table 3.

Table 3. Main Memory Capacity and Multiplexor Sets/Devices

Capacity of Main	N	o. of Multiplexor Subchan Register Sets/Devices	nel
Memory (Bytes)	70/35	70/45	70/55
16,384	64	64	Not Applicable
32,768	192	128	Not Applicable
65,536	192	256	256
131,072	Not Applicable	256	256
262,144	Not Applicable	256	256
524,288	Not Applicable	Not Applicable	256

SCRATCH-PAD MEMORY

♦ The scratch-pad memory is a micromagnetic storage device consisting of 128 four-byte words, the access time of which is 300 nanoseconds. Each word in scratch-pad memory is uniquely addressed.

The following registers are contained in scratch-pad memory. (See also Appendix H.):

- 1. Processor Utility Registers All locations designated as processor utility registers are used by the processor for program control and cannot be used by the program.
- 2. General Registers These locations are the general registers for each processor state. These registers are used by the program for base addressing, for indexing, or for storing operands.

Note: The RCA/35-45-55 Processors have four processor states that pertain to system and program interrupts (see page 9).

3. Interrupt Mask Registers — An Interrupt Mask register for each processor state permits or inhibits 32 interrupt conditions.

SCRATCH-PAD MEMORY (Cont'd)

- 4. Interrupt Status Registers An Interrupt Status register for each processor state stores interrupt identification information and operational control information. This register contains indications of the last state interrupted, the protection key, the decimal mode (ASCII or EBCDIC), the privileged mode bit, and the supervisor call identification.
- 5. Program Counter A Program Counter for each processor state contains the main memory address of the next instruction to be executed, the condition code, the instruction length code, and the program mask.
- 6. Input/Output Channel Registers A set of six registers for each selector channel controls input/output operation. A set of four registers for the multiplexor channel controls initiation and termination of input/output operations on the multiplexor channel.
- 7. Floating-Point Registers Four floating-point registers (each is two words long) are used in floating-point arithmetic.
- 8. Interrupt Flag Register One Interrupt Flag register is provided. When an interrupt condition occurs, a bit associated with this condition is set in the Interrupt Flag register.

Note: On the 70/35, the Scratch-Pad Memory is contained in non-addressable main memory.

PROGRAM CONTROL AND ARITHMETIC UNIT

♦ The program control and arithmetic unit in the Model 70/45 and 70/55 Processors interprets and executes the instructions stored in main memory. Registers and indicators monitor the sequence of operations, perform automatic accuracy checks, and communicate with the RCA standard interface in the control of input/output devices.

INPUT/OUTPUT CONTROL

♦ The RCA 70/35, 70/45 and 70/55 Processors communicate with all input/output devices through the RCA standard interface.

The 70/35 Processor can have up to two selector channels (optional). Each selector channel contains two standard interface trunks. Each standard interface trunk controls one device subsystem (from 1 to 16 devices). All selector channels can operate simultaneously.

The 70/45 Processor can have up to three selector channels (optional). Each selector channel contains two standard interface trunks. Each standard interface trunk controls one device subsystem (from 1 to 16 devices). All selector channels can operate simultaneously.

The 70/55 Processor can have up to six selector channels (optional). Each selector channel contains four standard interface trunks. Each standard interface trunk controls one device subsystem (from 1 to 16 devices). All selector channels can operate simultaneously.

In addition to the selector channels, a multiplexor channel is standard equipment on the 70/35, 70/45 and 70/55 Processors. The multiplexor channel on the 70/35 contains seven standard interface trunks. Each trunk controls one device subsystem. An eighth trunk is provided on the multiplexor for exclusive use of the *Model 70/97 Console.

INPUT/OUTPUT CONTROL (Cont'd)

The multiplexor channel on the 70/45 and 70/55 contains eight standard interface trunks. Each trunk controls one device subsystem. A ninth trunk is provided on the multiplexor for exclusive use of the *Model 70/97 Console. All trunks on the multiplexor channel can operate simultaneously. Also, the multiplexor channel and all selector channels can operate simultaneously.

READ-ONLY MEMORY

♦ Read-Only Memory is a standard feature of both the Spectra 70/35 and 70/45 Processors. The 70/35 ROM consists of 1,024 54-bit words (each containing two microinstructions of 27-bit length); and the 70/45 ROM consists of 2,048 54-bit words (each containing one microinstruction of 53-bit length). In addition both the 70/35 and 70/45 ROM each contain a 12-bit address register and a 54-bit memory register.

The wired-in microprogram logic contained in these read-only memory banks control the elementary operations of the 70/35 and 70/45. The effective cycle time of both ROM banks is 480 nanoseconds with a 54-bit access.

The 70/35 Processor can be ordered with *one* additional ROM bank containing the microinstructions for either the 1401 or the RCA 301 Emulator feature (but not both). The 70/45 Processor can be ordered with two additional ROM banks containing the microinstructions for any combination of the available Emulator features.

Although the Read-Only Memory is a standard feature in the 70/35 and 70/45, it is not accessible by programming and the programmer need not be familiar with the detailed method of operation of the ROM.

INSTRUCTION FORMATS

♦ The five basic instruction formats express, in general terms, the operation to be performed as follows:

RR = register-to-register

RX = register-to-indexed main memory

RS = register-to-main memory

SI = main memory and immediate operand operation

SS = main memory to main memory

The instruction subfields are defined as fellows:

 R_1, R_2, R_3 — four-bit general register designation used for an operand

X₂ — four-bit general register designation used for indexing

 B_1 , B_2 — four-bit general register designation used for base addressing

 D_1 , D_2 — 12-bit displacement

I₂ — eight-bit immediate operand

 L_1, L_2 — four-bit operand length specification

L — eight-bit operand length specification

M — eight-bit mask

^{*} The Model 70/97 Console has been assigned the permanent device address of "0" (zero) as a standard.

RR FORMAT

igoplus The contents of the general register specified by R_1 is the first operand. The contents of the general register specified by R_2 is the second operand. In floating-point operations, R_1 designates the address of the floating-point register that contains the first operand. R_2 designates the floating-point register that contains the second operand. The first and second operands can be the same and are designated by identical R_1 and R_2 addresses.

	Op Code			R_1		R_2
0		7	8	11	12	15

RX FORMAT

igspace The contents of the general register specified by R_1 is the first operand. To obtain the address of the second operand, the contents of the general registers specified by X_2 and B_2 are added to the D_2 field. In floating-point operations, R_1 designates the floating-point register that contains the first operand.

	Op Code			R_1		X_2	B_2		D_2		$\Big]$
0		7	8	11	12	15	16	19	20	31	_

RS FORMAT

♦ The RS format is used by shift instructions, branching instructions, and load/store multiple instructions.

	Op Code			R_1		R_3		B_2		D_2	
0		7	8	11	12	15	16	19	20		31

Shift Instructions

igoplus The contents of the general register specified by R_1 is the first operand. The contents of the general register specified by B_2 are added to the D_2 field. The sum specifies the number of bits of shifting to be done by the shift operation. The R_3 field is ignored.

Branching Instructions

lackloaiset The contents of the general register specified by R_1 is the first operand. The contents of the general register specified by B_2 are added to the D_2 field to obtain the branch address. The contents of the general register specified by R_3 is the third operand.

Load/Store Multiple Instructions

igspace The R_1 and R_3 fields specify the general register boundaries. The contents of the general register specified by B_2 are added to the D_2 field to obtain the main memory address of the second operand.

SI FORMAT

igspace The contents of the general register specified by B_1 are added to the contents of the D_1 field to obtain the address of the first operand. The second operand is the immediate eight-bit byte in the I_2 field of instruction.

	Op Code			I_2			B_1		$\mathrm{D_{1}}$	
0		7	8		15	16	19	20		31

SS FORMAT

igspace The contents of the general register specified by B_1 are added to the contents of the D_1 field to obtain the address of the leftmost byte of the first operand. The L_1 field specifies the number of additional bytes in the operand that are to the right of the first operand address. To obtain the second operand address, the contents of the general register specified by

SS FORMAT (Cont'd)

 B_2 are added to the contents of the D_2 field. The L_2 field specifies the number of additional bytes in the operand that are to the right of the second operand address. The L field specifies the number of additional bytes that are to the right of the first and the second operand address.

	Op Code			L			${f B_1}$		D_1			$ ho_2$			D_2		
1				L_1	I	12		1				_					
_	0		7	8	11	12	15	16	19	20		31	32	35	36		47

Notes

- ♦ 1. A zero appearing in the X₂, B₁ or B₂ fields indicates an absence of the corresponding address or shift-amount component. An instruction can specify the same general register both for address modification and for operand location.
 - 2. Address modification is completed before the execution of an operation.
 - 3. The results replace the first operand (except in Store Character instruction), where the result replaces the second operand.
 - 4. A variable-length result is never stored outside the field specified by the address and length.
 - 5. The contents of all registers and main memory locations not specified by an instruction remain unchanged except for the Edit and Mark instruction and the Translate and Test instructions. These instructions automatically use certain general registers as given in table 4.

Table 4. Use of General Registers

Processor State*	Edit and Mark	Translate and Test
P_1	GR 1	GR 1 and 2
P_2	GR 1	GR 1 and 2
P_3	GR 13	GR 13 and 14
P_4	GR 9	GR 9 and 10

^{*} Processor States are discussed on page 9.

ADDRESSING

igspace Locations in main memory are consecutively numbered starting with zero. In forming an address, the base address (B₁ B₂) and the index (X₂) are treated as unsigned 24-bit positive binary numbers. The displacement (D₁ D₂) is treated as a 12-bit positive binary number. The three are added together as absolute binary numbers and overflow is ignored. The results of these additions is an effective address of up to 24-bits depending on the processor model as follows:

70/35 — yields a 16-bit effective address

70/45 — yields an 18-bit effective address

70/55 — yields a 24-bit effective address

Any address which is within the effective address as shown above, but specifies memory not available in the particular installation, causes an interrupt to occur. Any address which is outside the effective address as shown above is ignored. However, to maintain program compatibility on all processors, all addressing should assume a 24-bit effective address. Negative indexing may be achieved by address wrap-around since overflow bits over the 24-bit address are ignored.

PROGRAM INTERRUPT

INTRODUCTION

♦ Program interrupts occur as a result of errors in data or instruction specifications, input/output operations, external signals, equipment malfunctions or arithmetic errors. The instruction being executed at the time of the interrupt can be completed, suppressed, or terminated depending on the cause of the interrupt.

An interrupt can be inhibited or permitted in any state through programming. If an interrupt occurs and is permitted, conditions existing in the interrupted state are automatically stored. Control is then passed to the Interrupt Control State P_3 or Machine Condition State P_4 , depending on the cause of the interrupt. (See Processor States below.) The priority of the interrupt is established and an analysis is made to determine the proper linkage to the Interrupt Response State P_2 so that the interrupt may be processed. After interrupt processing is completed, control is returned to the state which was last interrupted, and normal processing is resumed.

If several interrupts occur at the same time, the one having the highest priority is processed. The remaining interrupts are processed in turn, depending on their priority.

PROCESSOR STATES

igspace The RCA 70/35, 70/45 and 70/55 Processors have four processor states that provide control of system and program interrupts. Programs can be executed in any one of the states, because each state is completely independent and has its own set of registers. The processor states and their functions are as follows:

Processing State P₁

igoplus The Processing State P_1 interprets and executes the user's program. This processing state is the problem-oriented state.

Interrupt Response State P₂ lackloaiset The Interrupt Response State P_2 performs specific program tasks as dictated by the Interrupt Control State P_3 .

Interrupt Control State P₃

 $lackbox{ }$ The Interrupt Control State P_3 is automatically entered when an interrupt is recognized that is other than one caused by a machine check or power failure. In this state, programming is responsible for performing a detailed analysis of the cause of the interrupt and establishing its priority. After these functions are performed, linkage is provided to the related interrupt processing routine in the Interrupt Response State P_2 .

Machine Condition State P₄

lack The Machine Condition State P_4 is entered whenever a machine check or power failure occurs. In this state, programming analyzes the cause of a machine interrupt and establishes its priority. Control is then transferred to the Interrupt Response State P_2 , so that an indication of the cause of interrupt can be given to the operator.

PROCESSOR STATE REGISTERS

♦ Registers are provided in scratch-pad memory, for each processor state as given in table 5.

Table 5. Processor State Registers

Register	State							
kegister	P ₁	P ₂	P ₃	P ₄				
Program Counter	1	1	1	1				
General Registers	16	16	6	5				
Floating-Point Registers	4	*	*	*				
Interrupt Status Register	1	1	1	1				
Interrupt Mask Register	1	1	1	1				

^{*} Floating-point instructions executed in any of the processor states use the floating-point registers assigned to P₁.

Because each processor state has its own general registers, Interrupt Status Register and Interrupt Mask Register, storing and reloading these registers is not necessary during interrupt processing.

Program Counter

♦ The Program Counter (P counter) is a 32-bit register that is located in scratch-pad memory. A separate P counter is provided for each of the four processor states.

The format of the P counter is as follows:

	IL	С	(CC	Pı	Program Mask		Next Instruction Address	
_	0	1	2	3	4	7	8		31

Bit Positions 0 and 1 contain the instruction length code. When an interrupt occurs and is taken, or a Program Control instruction is executed, the length of the last instruction executed in the terminated state, before the interrupt condition occurred, is stored in bit positions 0 and 1 as given in table 6. The instruction length code is always generated from the operation code of the instruction.

Table 6. Instruction Length Codes

ILC	Length in Bytes
01	Two-byte instruction.
10	Four-byte instruction.
11	Six-byte instruction.

Program Counter (Cont'd)

Notes:

- 1. If the interrupt condition is an operation code trap, the length of the instruction causing the interrupt is generated from the operation code and is stored in bit positions 0 and 1 as given in table 6.
- 2. The instruction length code is unpredictable if the interrupt was caused by one of the following:

Power Failure

Machine Check

Address Error (only if the address error was caused by an invalid instruction address)

Bit Positions 2 and 3 contain the condition code. When an interrupt occurs or a Program Control instruction is executed, the condition code is moved from a machine register, where it is maintained for instruction execution, and stored in this field of the P counter of the state being terminated. The condition code in this field of the P counter of the state being initiated is moved into a machine register where it is maintained for possible future use.

Bit Positions 4 through 7 contain the program mask. When an interrupt occurs or a Program Control instruction is executed, the program mask is moved from the machine register, where it is maintained for instruction execution, and stored in bits 4 through 7 of the P counter of the state being terminated. The program mask in this field of the P counter of the state being initiated is moved into the machine register where it is maintained for possible future use.

Note: On the 70/35 Processor, there is no machine register used to maintain the program mask during instruction execution. The program mask is always maintained in the P counter of each state. Consequently, when an interrupt occurs or a Program Control instruction is executed on the 70/35 the program mask is not affected.

Bit Positions 8 through 31 contain the next instruction address. This field stores the address of the next instruction in main memory to be staticized by the appropriate processor state. Each time an instruction is staticized, the P counter is updated to the next instruction. This field is left intact whenever an interrupt requires switching to a new processor state.

Note: Because the scratch-pad memory on the 70/35 is a portion of non-addressable main memory, a special machine register is incorporated into this processor to speed up staticizing time. This machine register contains the next instruction address and is updated each time an instruction is staticized. When an interrupt occurs or a Program Control instruction is executed, the next instruction address is moved from the machine register where it is maintained and is stored in bits 8 through 31 of the P counter of the state being terminated. The next instruction address in this field of the state being initiated is moved into the machine register where it is maintained for the initiated state.

General Registers

A separate set of general registers is assigned to each processor state. Each general register is 32 bits long. Sixteen general registers are assigned to P₁ and P₂, six general registers are assigned to P₃ and five general registers are assigned to P4. These registers serve as operands, base address registers, or index registers.

Floating-Point Registers

Four floating-point registers are provided. Each floating-point register is 64 bits long (double length). These registers are used only in floatingpoint arithmetic. The floating-point registers can be used by any of the processor states.

Interrupt Status Registers

The Interrupt Status register is a 32-bit register. A separate register is provided for each of the four processor states.

The format of each Interrupt Status register is as follows:

18	SI	00	00	F	·Ι	K	EY	A	E	В	N		00000000			Call	
0	2	3	5	6	7	8	11	12	13	14	15	16		23	24		31

Bit Positions 0 through 2 contain the interrupt state identifier. When an interrupt occurs, the number of the processor state being interrupted is stored in this field of the processor state being initiated as given in table 7.

Table 7. Interrupt State Identifier Codes

ISI	Definition
000	P ₄ was interrupted.
001	P_3 was interrupted.
010	P_2 was interrupted.
011	P ₁ was interrupted.

Bit Positions 3 through 5 are not used and must be zeros.

Bit Positions 6 and 7 contain the program indicators. When an interrupt occurs due to a parity error in Main Memory or Scratch Pad Memory, the program indicators are stored in this field in P₄ as given in Table 8.

Table 8. Program Indicator Codes

Program Indicators	Definition
00	Neither error has occurred.
01	Scratch Pad Memory parity error has occurred.
10	Main Memory parity error has occurred.
11	Scratch Pad Memory parity error and Main Memory parity error have occurred.

Note: On the 70/35 Processor, the program indicators are always zeros since Scratch Pad Memory is a part of non-addressable main memory.

Interrupt Status Registers (Cont'd)

Bit Positions 8 through 11 contain the memory protection key. This field is set by the program to indicate the desired protection key. When an interrupt occurs or a Program Control instruction is executed, the memory protection key is extracted from this field of the processor state being initiated and placed in a machine register where it performs the memory protect function. The four-bit key provides a possible 15 keys ranging from (1)₁₆ to (F)₁₆. Each 2,048-byte block of main memory has its individual machine register for the protection key. When the key related to the current processor state and the key related to the main memory block are equal, or either is zero, the main memory block accepts a data store. Conversely, if the keys do not match, and neither is zero, an address error (protection) interrupt occurs.

Note: If the memory protect feature is not installed, this field must be zero.

Bit Position 12 designates the internal decimal code. When an interrupt occurs or a Program Control instruction is executed, the decimal code (either ASCII or EBCDIC) for the processor state being initiated is established by the setting of this bit. If the bit is 1, ASCII Code is established; if the bit is 0, EBCDIC is established.

Note: The setting of this Decimal Code does not affect any automatic translation of data read into or written from the processor. The Decimal Code is used to determine what zone configuration (ASCII or EBCDIC) is to be established internally when executing the decimal arithmetic instruction set, the Edit instruction, and the Edit and Mask instruction.

Bit Positions 13 and 14 are used when an Emulator feature is included in the system. If an Emulator feature is not installed, this field must be zero or an address error interrupt occurs (for further details, refer to the Emulator Reference Manual).

Bit Position 15 is the non-privileged mode bit. This field is set by the program to indicate the privileged status of the processor state being initiated. If N=0, the initiated processor state runs in the privileged mode, allowing execution of the privileged instructions; if N=1, the processor state runs in the non-privileged mode, inhibiting the execution of the privileged instructions.

Bit Positions 16 through 23 are not used and must be zeros.

Bit Positions 24 through 31 is the call field. This field is set during the execution of a Supervisor Call instruction. The R_1 and R_2 field of this instruction provide a code which is placed into the call field of the Interrupt Status register of the processor state in which the Supervisor Call instruction is issued. This code provides linkage to the program required to accomplish the purpose of the Supervisor Call instruction.

Interrupt Mask Registers

♦ The Interrupt Mask register is a 32-bit register. A separate register is provided for each of the four processor states. Each bit in the Interrupt Mask register is associated with an interrupt condition. A 0 bit in any bit position in this register inhibits the associated interrupt condition; a 1 bit in any bit position in this register permits the associated interrupt condition.

Interrupt Mask Registers (Cont'd)

Important:

- 1. The Power Failure and Machine Check interrupts must be inhibited in the Machine Condition State P_4 . The mask bits in the Interrupt Mask register for these interrupt conditions must always be zero. This is a program restriction.
- 2. The Address Error interrupt must be inhibited in the Interrupt Control State P₃. The mask bit in the Interrupt Mask register for this interrupt condition must always be zero. This is a programming restriction.

Program Mask Registers

♦ In addition to the Interrupt Mask register, a Program Mask register is also provided for each state. The Program Mask register is not contained in main memory or scratch-pad memory. It is a separate machine register which is set by the non-privileged instruction, Set Program Mask, and it applies to the following interrupt conditions:

Significance error. Exponent underflow. Decimal overflow. Fixed-point overflow.

The program mask bit settings have priority over the bit settings in the Interrupt Mask register for the above four program interrupts. A 0 bit in any bit position in this register cancels the interrupt condition if it occurs. A 1 bit in any bit position in this register indicates that the Interrupt Mask register is to be examined. If an interrupt condition occurs and is inhibited by the Interrupt Mask register, it remains pending until it is serviced (permitted).

Register Addressing

♦ Register addressing in each of the processor states is given in table 9.

Table 9. Register Addressing in the Processor States

Register			Processor States			
Number	P ₁	P ₂	P ₃	P ₄		
0	GR	GR	IMR, P ₁ State	Processor Utility		
1	GR	GR	ISR, P ₁ State	Processor Utility		
2	GR	GR	P counter, P ₁ State	Processor Utility		
3	GR	GR	Interrupt Flag Register	Processor Utility		
4	GR	GR	IMR, P ₂ State	Processor Utility		
5	GR	GR	ISR, P ₂ State	Processor Utility		
6	GR	GR	P counter, P ₂ State	Processor Utility		
7	GR	GR	GR	Processor Utility		
8	GR	GR	IMR, P ₃ State	GR		
9	GR	GR	ISR, P ₃ State	GR		
10	GR	GR	P counter, P ₃ State	GR		
11	GR	GR	GR	GR		
12	GR	GR	GR	IMR, P ₄ State		
13	GR	GR	GR	ISR, P ₄ State		
14	GR	GR	GR	P counter, P4 State		
15	GR	GR	GR/Weight	GR/Weight		

GR = General Register

IMR = Interrupt Mask Register

ISR = Interrupt Status Register

Register Addressing (Cont'd)

Notes:

- 1. The P counter, Interrupt Status register, and Interrupt Mask register for processor state P₁, P₂ and P₃ can be addressed by register notation (R₁, R₂ or R₃ field of an instruction) in processor state P₃ only. The P counter, ISR and IMR for processor state P₄ can be addressed by register notation in processor state P₄ only. Because the P counter, the ISR's and the IMR's are contained in scratch-pad memory, they can be addressed in any of the processor states by using the Load Scratch Pad instruction and the Store Scratch Pad instruction. However, these instructions are privileged instructions and the processor state in which they are executed must be running in the privileged mode. (Bit position 15 of the appropriate Interrupt Status register must be set to zero.)
- 2. Floating-Point registers may be addressed by floating-point instructions only, and are addressed as 0, 2, 4 and 6 in all processor states.

Interrupt Flag Register

♦ The Interrupt Flag register is a 32-bit register. There is only one Interrupt Flag register. When an interrupt condition occurs, a bit associated with the specific interrupt is set in the Interrupt Flag register. If the corresponding bit in the Interrupt Mask register for the current state is set, an interrupt occurs.

Note: If the interrupt condition is one of the four program interrupts, the corresponding bit in the Program Mask register must also be set to cause an interrupt.

The Interrupt Flag register is scanned on a priority basis and the highest priority interrupts are serviced first. Each interrupt condition is assigned a specific weight which is put into the rightmost eight bits of General register No. 15 of the initiated state (P_3 or P_4). This weight can be used by the program to enter the proper interrupt routine.

Note: General register No. 15 in P₃ or P₄ is cleared and reloaded each time an interrupt occurs.

Table 10 lists the priority, the Interrupt Flag register position, the program state initiated, and the weight of each of the interrupt conditions.

State Flag Interrupt Condition **Priority** Weight *Bit Initiated 1 Power Failure 2^{0} P_4 0 Machine Check 21 P_4 2 4 2^2 3 External Signal No. 1 P_3 8 External Signal No. 2 23 P_3 12External Signal No. 3 2^{4} P_3 16 5 External Signal No. 4 2^5 P_3 20 6 2^6 7 External Signal No. 5 P_3 24 External Signal No. 6 2^7 P_3 28 8 Not Specified 28 P_3 32 9 Selector Channel No. 1 2^9 10 P_3 36 (Cont.)

Table 10. Interrupt Conditions and Priority

Interrupt Flag Register (Cont'd)

Table 10. Interrupt Conditions and Priority (Cont'd)

Priority	Interrupt Condition	Flag *Bit	State Initiated	Weight
11	Selector Channel No. 2	210	P_3	40
12	Selector Channel No. 3	211	P_3	44
13	Selector Channel No. 4	212	P_3	48
14	Selector Channel No. 5	213	P_3	52
15	Selector Channel No. 6	214	P_3	56
16	Multiplexor Channel	215	P_3	60
17	Elapsed Time Clock	216	P_3	64
18	Console Interrupt Request	217	P_3	68
19	Not Specified	218	P_3	72
20	Not Specified	219	P_3	76
21	Supervisor Call Instruction	220	P_3	80
22	Privileged Operation	2^{21}	P_3	84
23	Op-Code Trap	222	P_3	88
24	Address Error (Protect, Addressing, Specification)	223	P_3	92
25	Data Error	224	P_3	96
26	Exponent Overflow	225	P_3	100
27	Divide Error	226	P_3	104
28	Significant Error**	227	P_3	108
29	Exponent Underflow**	228	P_3	112
30	Decimal Overflow**	229	P_3	116
31	Fixed Point Overflow**	230	P_3	120
32	Test Mode	231	P_3	124

^{*} 2^0 = The rightmost bit in the Interrupt Flag register.

** Note: These interrupt conditions can be masked by two separate masks. The first, the program mask, is a four-bit, non-privileged, program settable mask, that can be used to cancel the interrupt condition when it occurs. The second mask is composed of bits 230 through 227 of the 32-bit Interrupt Mask register associated with the state in which the processor is operating. If the Program Mask prohibits the interrupt it is cancelled. If the Program Mask permits the interrupt, the Interrupt Mask register is scanned. Like all the other interrupt conditions, the masks of the 32-bit Interrupt Mask register leave these four interrupt conditions pending if the associated mask bits are zeros.

INTERRUPT

♦ A description of the individual interrupt conditions is given in table 11. More detailed information concerning the interrupt conditions is given in the instruction descriptions. Some interrupt conditions arise from input/output channel operations, and these conditions are further discussed in the Input/Output Operational Control section.

Note: When an interrupt condition occurs, the current instruction can be suppressed or it can be terminated. When an instruction is suppressed, the condition code setting that existed before the instruction was attempted remains unchanged. Data in main memory and the general registers specified by the instruction also remain unchanged. When an instruction is terminated, the condition code setting and data in the general registers and/or main memory are unpredictable.

Program Interrupt

Table 11. Interrupt Conditions

Priority No.	Condition	Flag Bit	Explanation
1	Power Failure	20	A power failure interrupt occurs when there is a power failure in the processor or main memory caused by a line failfire or by pressing the MASTER pushbutton indicator on the 70/97 Console. Any instruction being executed at the time of interrupt is terminated. It is a program restriction that the mask bit in processor state P ₄ for this interrupt condition must always be zero when this interrupt occurs. This permits the program to operate in processor state P ₄ for the purpose of closing down the machine during a one-millisecond interval between power failure and actual power loss to the system.
2	Machine Check	21	The machine check interrupt occurs when a machine fault or malfunction is detected. Any instruction being executed at the time of interrupt is terminated. It is a program restriction that the mask bit in processor state P_4 for this interrupt condition must always be zero when this interrupt occurs. The following conditions can cause a machine check interrupt to occur:
			Scratch-Pad Memory Parity Error—This error is detectable on the 70/45 and 70/55 Processors only and can occur when data is read from the Scratch-Pad Memory.
			Main Memory or Non-Addressable Main Memory Parity Error—This error is detectable on the 70/35, 70/45 and 70/55 Processors and can occur when data or instructions are read from Main Memory or Non-Addressable Main Memory (70/35 only). If a main memory parity error occurs during an I/O data transfer, this interrupt condition does not occur. A channel interrupt occurs and the program is notified of the condition via the channel status byte.
3 4	External Signal No. 1 External Signal No. 2	2 ² 2 ³	
5	External Signal No. 3	24	The external signal interrupt occurs when a signal is received on an external line (1-6) associated with the Direct Control option. Any instruction being executed at
6	External Signal No. 4	2^5	the time of interrupt goes to completion.
7 8	External Signal No. 5 External Signal No. 6	$\begin{array}{c} 2^6 \\ 2^7 \end{array}$	
9	Not Used	28	
10	Selector Channel No. 1	29	This interrupt provides the means by which the processor can receive and act upon
11	Selector Channel No. 2	210	signals from input/output devices connected to a Selector Channel (1-6) or the
12	Selector Channel No. 3	211	Multiplexor Channel. This interrupt can occur as a result of the termination (normal
13	Selector Channel No. 4	212	or abnormal) of an input/output operation or at the request of an input/output
14 15	Selector Channel No. 5	2^{13} 2^{14}	device. It can also occur as the result of a program controlled interrupt. Any
16 16	Selector Channel No. 6 Multiplexor Channel	214	instruction being executed at the time of interrupt goes to completion. (Selector Channels are optional.)
10	Manuficant Chambi		Note: Selector Channel No. 3 is applicable to the 70/45 and 70/55 only; Selector Channels No. 4, 5, and 6 are applicable to the 70/55 only.

Program Interrupt

Table 11. Interrupt Conditions (Cont'd)

Priority No.	Condition	Flag Bit	Explanation
17	Elapsed Time Clock	216	This interrupt occurs when the Elapsed Time Clock counts downward from positive to negative, indicating that its maximum range has been reached. Any instruction being executed at the time of interrupt goes to completion. (The Elapsed Time Clock is an option.)
18	Console Interrupt Request	217	This interrupt is controlled by the Console Interrupt key on the operator's console. Any instruction being executed at the time of interrupt goes to completion.
19	Not Used	218	
20	Not Used	219	
21	Supervisor Call	220	This interrupt results from the execution of the Supervisor Call instruction. The P counter and the Interrupt Status register of the interrupted state are updated normally. The rightmost eight bits of the Interrupt Status register of the state in which the instruction is executed receives the R ₁ , R ₂ field of the Supervisor Call instruction.
22	Privileged Operation	221	This interrupt occurs when a privileged instruction is attempted and the current processor state is in non-privileged mode. (Bit position 15 of the Interrupt Status register is set.) The instruction is suppressed. The privileged instructions in the 70/35, 70/45 and 70/55 Processors are: Diagnose Start Device Test Device Halt Device Check Channel Program Control Load Scratch Pad Store Scratch Pad Idle Set Storage Key Insert Storage Key Write Direct Read Direct If the Direct Control option is installed.
23	Operation Code Trap	222	This interrupt occurs when an operation code that is either not assigned or not available on the particular processor is attempted. No operation is performed. The length of the instruction upon which the trap occurred is determined by the instruction length code field of the P counter of the terminated state as follows: ILC Length in Bytes

Program Interrupt

Table 11. Interrupt Conditions (Cont'd)

Priority No.	Condition	Flag Bit	Explanation
24	Address Error	223	Three conditions cause an address error interrupt to occur. They are: address error, specification error, and protection error.
			Addressing — An address error (addressing) interrupt occurs when:
			1. An address specifies any part of data, an instruction or control word outside the available main memory for the particular installation. The instruction operation is terminated for an invalid data address, and the results of the instruction are unpredictable. The instruction operation is suppressed for an invalid instruction address.
			2. An Execute instruction specifies another Execute instruction to be performed. The operation is suppressed.
			3. The first operand address field of an instruction designates an odd register address for a pair of general registers that contain a double word operand. The operation is suppressed.
A 14			4. A floating-point instruction addresses a floating-point register other than 0, 2, 4, 6. The operation is suppressed.
			Specification — An address error (specification) interrupt occurs when:
			1. A data, instruction, or control word address does not specify a doubleword, word, halfword, or byte boundary as required by the particular instruction concerned. The operation is suppressed.
			2. The multiplier or divisor in decimal arithmetic exceeds 15 digits and sign. The operation is suppressed.
			3. The first operand field is not longer than the second operand field in decimal division or multiplication. The operation is suppressed.
			4. Bit positions 28 through 31 of the second operand of a Set Storage Key or Insert Storage Key instruction are not zero. The operation is suppressed.
			5. The Memory Protect option is not installed and the protection key in the Interrupt Status register is not zero. The operation is suppressed.
			6. The Program Control instruction specifies an instruction address which is not on a halfword boundary. The operation is suppressed.
	(Cont'd)		Protection — An address error (protection) interrupt occurs when the storage key and the protection key of the result main memory location do not match, and neither is zero. The operation is suppressed if the first main memory location specified that the instruction is in a protected area. The operation is terminated with unpredictable results if the instruction is in progress when the protected area is addressed. (This interrupt can only occur if the Memory Protect option is installed.)

Program Interrupt

Table 11. Interrupt Conditions (Cont'd)

Priority No.	Condition	Flag Bit	Explanation
24	Address Error (Cont'd)	223	Notes:
			1. If an address error type interrupt occurs during an input/output operation (after initiation), an address error interrupt does not occur. Instead, a channel interrupt occurs for the appropriate channel.
			2. It is a program restriction that the mask bit in processor state P ₃ for this interrupt condition must always be zero when this interrupt occurs.
25	Data Error	224	This interrupt occurs when any of the following conditions occur:
			1. The sign or digit codes of operands in decimal arithmetic, editing, or Convert To Binary instructions are incorrect.
			2. Fields overlap incorrectly in decimal arithmetic.
			3. A decimal multiplicand has too many high-order, significant digits.
			The operation is terminated (suppressed if the operation is a Convert To Binary instruction) upon detection of any of the above.
26	Exponent Overflow	225	The exponent overflow interrupt occurs when the result exponent of floating-point addition, subtraction, multiplication, or division is greater than 127. The operation is terminated.
27	Divide Error	226	The divide error interrupt occurs when any of the following occur:
			1. A quotient exceeds the general register size in fixed-point division, including division by zero. The division is suppressed.
			2. The result of a Convert To Binary instruction exceeds one word. The conversion is completed by ignoring information which is outside the general register size.
			3. A quotient exceeds the specified data field size in decimal divide. The division is suppressed.
			4. Floating-point division is attempted with a divisor whose mantissa is zero. The operation is suppressed.
28	Significance Error	227	This interrupt occurs when the result mantissa of a floating-point add or subtract instruction is zero. If the interrupt is permitted (by the program mask and the the interrupt mask) the operation is completed, the exponent is unaltered, and the interrupt is taken. If the interrupt is inhibited by the program mask, the interrupt condition is cancelled and the operation is completed by setting the result to true zero (zero sign, zero exponent and zero mantissa). If the interrupt is permitted by the program mask but inhibited by the interrupt mask, the interrupt remains pending and the operation is completed by setting the result to true zero (zero sign, zero exponent and zero mantissa).

Table 11. Interrupt Conditions (Cont'd)

Priority No.	Condition	Flag Bit	Explanation
29	Exponent Underflow	228	This interrupt occurs when the result exponent of a floating-point addition, subtraction, multiplication, or division is less than zero. The operation is completed by making the result true zero (zero sign, zero exponent, and zero mantissa). If the interrupt is inhibited by the program mask, the interrupt condition is cancelled. If the interrupt is permitted by the program mask, but inhibited by the interrupt mask, the interrupt remains pending.
30	Decimal Overflow	229	This interrupt occurs when the result field is too small to contain the result of a decimal operation. The operation is completed by ignoring the overflow data. If the interrupt is inhibited by the program mask, the interrupt condition is cancelled. If the interrupt is permitted by the program mask, but inhibited by the interrupt mask, the interrupt remains pending.
31	Fixed-Point Overflow	230	This interrupt occurs when a high-order carry occurs or high-order significant bits are lost in fixed-point addition, subtraction, shifting, or sign control operations. The operation is completed by ignoring the overflow data. If the interrupt is inhibited by the program mask, the interrupt condition is cancelled. If the interrupt is permitted by the program mask, but inhibited by the interrupt mask, the interrupt remains pending.
32	Test Mode	231	This interrupt provides program control over the processor during program testing. The program test interrupt flag is set by the Program Control instruction. When the interrupt flag bit and the related interrupt mask bit in the state to be initiated are both set, an interrupt occurs after the first instruction that is executed in the initiated processor state.

INTERRUPT MECHANIZATION

- ♦ There are two ways of causing a change of processor state. They are:
 - 1. Automatic Interrupt: effected when any interrupt condition described in table 11 occurs, and is permitted.
 - 2. Program Controlled Interrupt: effected when a Program Control instruction is executed.

Whenever the processor state is changed, either by automatic interrupt or by the execution of a Program Control instruction, some machine conditions must be stored in the P counter and the Interrupt Status register of the terminated state for possible use when the state is initiated again. In addition, certain machine conditions associated with the state being initiated must be extracted from the P counter and the Interrupt Status register of the new state.

All the storing and extracting required when processor status are changed is accomplished by hardware.

Automatic Interrupt

- ♦ When an automatic interrupt condition occurs, the following events occur: (See figure 2.)
- Block 1
- ♦ A check is made to see if the interrupt condition is one of the following four:

Significance Error

Exponent Underflow

Decimal Overflow

Fixed-Point Overflow

- Block 2
- lacktriangle If the interrupt condition is one of the above, the program mask (machine register) for the current program state is checked to see if the interrupt is permitted. If the program mask indicates that the interrupt is inhibited (mask = 0), the interrupt condition is cancelled and the next instruction in the current processor state is executed.
- Block 3
- igoplus If the interrupt condition is not one of the four program interrupts, or is one of the four program interrupts but the program mask indicates that the interrupt is to be permitted (mask = 1), the specific bit associated with the interrupt condition is set in the Interrupt Flag register.
- Block 4
- ♦ The bit in the Interrupt Flag register is compared with the corresponding bit in the Interrupt Mask register for the current state. If the bit in the Interrupt Mask register is reset (0), the interrupt condition remains pending and the next instruction in the current processor state is executed. The interrupt remains pending until the mask is changed to a permit status and the interrupt is serviced.
- Block 5
- ♦ If the bit in the Interrupt Mask register is set, the interrupt is taken and information (ILC, CC, program mask) is stored in the P counter of the state being terminated.




Figure 2. Functional Logic of Automatic Interrupt




Figure 2. Functional Logic of Automatic Interrupt (Cont'd)

Automatic Interrupt

(Cont'd)

Blocks 6 and 7

- ◆ If the interrupt condition is a power failure or a machine check, the Machine Condition State P₄ is initiated. The flag in the Interrupt Flag register is reset.
- Block 8 If the interrupt is a Machine Check, the Program Indicators are stored in the Interrupt Status register of P₄. (The Program Indicators are applicable only on the 70/45 and 70/55 Processors.)
 - ◆ If the interrupt condition is not a power failure or machine check, the Interrupt Control State P3 is initiated. The flag in the Interrupt Flag register is reset.
- The condition code setting and the program mask are extracted from the P counter of the initiated state and stored in the appropriate hardware registers.
- Block 11 The memory protection key, the decimal code and the privileged mode bits are extracted from the Interrupt Status register of the initiated state and stored in the appropriate registers.
- Block 12 The state being terminated is identified to the state being initiated by setting an interrupted state identifier code in the Interrupt Status register of the initiated state.
 - The weight of the condition causing the interrupt is stored in general register No. 15 of the initiated state $(P_3 \text{ or } P_4)$.
 - lack If the interrupt condition is a Supervisor Call, the R_1 and R_2 fields of the Supervisor Call instruction are stored in the rightmost eight-bits of the Interrupt Status register of the state in which the instruction is executed.
 - The instruction at the address specified in the P counter of the initiated state is staticized and executed.

The Program Control instruction transfers the program from one **Program Controlled** Interrupt processor state to another. This instruction is a privileged operation and can be executed only if the state in which the processor is operating is in the privileged mode (bit position 15 of the Interrupt Status register = 0).

occur. (See Figure 3.)

The address (B_1/D_1) specified in the Program Control instruction is stored in the P counter of the terminated state. The length of the last instruction executed in the terminated state, the condition code setting, and the program mask is stored in the P counter of the terminated state.

When a Program Control instruction is executed, the following events

A check is made to see if the program test bit in the Program Control instruction is set.

- Block 9
- Block 10

- Block 13
- Blocks 14 and 15
 - Block 16

Block 2

Block 1




Figure 3. Functional Logic of Program Control Instruction

Program Controlled Interrupt (Cont'd)

Block 3

♦ If the program test bit is not set, the Interrupt Mask register for the state to be initiated by the Program Control instruction is compared to the Interrupt Flag register. If an interrupt condition has occurred, the events described under automatic interrupt take place (see figure 2, block 3).

Important: If an interrupt is outstanding in the state to be initiated by the Program Control instruction, the number of the *initiated* state specified by the Program Control instruction is stored in the interrupt status identifier field of the Interrupt Status register of the initiated state (P₃ or P₄).

Block 4

♦ If an interrupt condition is not outstanding in the state to be initiated by the Program Control, instruction control is transferred to the state specified by the Program Control instruction (directly or indirectly — See Program Control instruction).

Block 5

♦ The condition code setting and the program mask are extracted from the P counter of the initiated state and stored in the appropriate machine registers.

Block 6

♦ The memory protection key, the decimal code and the privileged mode bits are extracted from the Interrupt Status register of the initiated state and stored in the appropriate machine registers.

Block 7

♦ The instruction at the address specified in the P counter of the initiated state is staticized and executed.

Block &

♦ If the program test bit is set, control is transferred to the state specified by the Program Control instruction (directly or indirectly — see Program Control instruction).

Block 9

♦ The condition code setting and the program mask are extracted from the P counter of the initiated state and stored in the appropriate registers.

Block~10

♦ The memory protection key, the decimal code, and the privileged mode bits are extracted from the Interrupt Status register of the initiated state and stored in the appropriate registers.

Block 11

lack The program test flag bit (2³¹) in the Interrupt Flag register is set.

Block 12

♦ The instruction at the address specified in the P counter of the initiated state is staticized and executed.

Notes:

1. When a Program Control instruction has the program test bit set, the first instruction of the initiated state is always executed before any interrupt is taken.

Program Controlled Interrupt Block 12 (Cont'd)

- 2. If the initiated state permits the program test interrupt (via the Interrupt Mask register), a program test interrupt occurs after the first instruction in the initiated state is executed.
- 3. An interrupt condition can occur while executing the first instruction of the initiated state. If it does, and is permitted, it is serviced before the program test interrupt.

General Notes for Program Interrupt:

1. The decimal mode in the 70/45 and 70/55 Processors is either ASCII or EBCDIC as specified by bit 12 in the Interrupt Status register. When an automatic interrupt occurs or a Program Control instruction is executed, the decimal mode is not stored in the Interrupt Status register of the terminated state. The mode of the state being initiated is determined by the mode bit in its own Interrupt Status register.

Consequently, to change mode, the mode bit of the Interrupt Status register associated with the appropriate state must be altered by the program, and that state must be initiated either by an interrupt condition or a Program Control instruction. This is the method available to the program for changing the mode.

- 2. The interrupt flags are scanned to determine whether or not an interrupt shall occur if the Interrupt Mask register associated with the current state or the Interrupt Flag register are written into by the program.
- 3. Changing the protection key, decimal mode, or privileged mode fields in the Interrupt Status register does not change the protection key, machine mode, or privileged mode bits of the associated processor state. To change the status of the processor, the state concerned must be initiated by an interrupt condition or a Program Control instruction.

INPUT/OUTPUT OPERATION

INTRODUCTION

♦ The RCA Model 70/35-45-55 Processors can control a variety of input/output devices. All the input/output devices function independently of normal processor operation. This simultaneous operation is achieved by processor input/output channels that control input/output operations. The control electronics of each peripheral device is connected to an input/output channel via the RCA Standard Interface. This interface permits all peripheral equipment (with the exception of remote communications and random access devices) to be attached to any channel in the 70/35-45-55 Processors. Remote communication devices must be connected to the multiplexor channel. Random access devices must be connected to a selector channel.

After an input/output operation is initiated by the program, data is transferred, byte-by-byte, between the processor and the peripheral device. This data transfer over the standard interface is controlled by the applicable input/output channel, freeing the processor to continue the program. Each of the channels on the 70/35-45-55 Processors can interrupt normal process or operations.

INPUT/OUTPUT CHANNELS

Selector Channels

- ♦ The 70/35-45-55 Processors have two types of input/output channels, selector channels and a multiplexor channel.
- $lack \$ Up to two selector channels (optional) can be attached to a 70/35 Processor; up to three selector channels (optional) can be attached to a 70/45 Processor; and up to six selector channels (optional) can be attached to a 70/55 Processor. Each selector channel can address up to 256 peripheral devices.

On the 70/35 and 70/45 Processors, each selector channel has two standard interface trunks; on the 70/55 Processor each selector channel has four standard interface trunks. Each standard interface trunk can be connected to the control electronics of an input/output device. A device control electronics controls one device (i.e., card reader, printer), or a number of devices (i.e., tape controller: up to 16 tape stations).

Only one device can operate on a selector channel at one time. However, all selector channels can operate simultaneously with, and independently of, normal processor operation.

The multiplexor channel operates simultaneously with selector channels and independently of normal processor operation.

Control and operation of each input/output device connected to the multiplexor channel is done through a set of subchannel registers contained in non-addressable main memory.

In addition to the subchannel registers, four 32-bit registers, called multiplexor registers, are provided in scratch-pad memory. These registers are used for subchannel initiation and termination. Upon servicing a termination interrupt of a device connected to the multiplexor channel, the information which pertains to the completed operation is transferred from the non-addressable main memory to the scratch-pad memory.

Selector Channels (Cont'd)

The multiplexor registers in scratch-pad memory are called:

Channel Address Register (CAR)
Channel Command Register-II (CCR-II)
Channel Command Register-I (CCR-I)
Assembly/Status Register

Each selector channel is controlled and operated via four 32-bit registers. These registers are located in scratch-pad memory and are called:

Channel Address Register (CAR) Channel Command Register-II (CCR-II) Channel Command Register-I (CCR-I) Assembly/Status Register

All the information that is required to control selector channel operation is contained in these registers. Data is transferred between the selector channel and the peripheral device one byte at a time.

Note: Because the scratch-pad memory is part of non-addressable main memory in the 70/35 Processor, machine registers are used to control selector channel operation and thereby provide a higher throughput rate. The registers in equivalent scratch-pad memory are used only during initiation and termination of input/output operations.

Multiplexor Channel

lacktriangle The multiplexor channel is standard on the 70/35-45-55 Processors, and can address up to 256 devices.

The multiplexor channel has seven standard interface trunks (70/35) or eight standard interface trunks (70/45, 55) each of which can be connected to a device control electronics. This permits the multiplexor channel to operate devices on all seven or eight trunks simultaneously. The limit as to the number of input/output devices that can be connected is determined by the device control electronics. An eighth trunk (70/35) or a ninth trunk (70/45-55) is provided on the multiplexor channel for exclusive use by the Model 70/97 Console.

Although the multiplexor channel can handle slow-speed devices on a time-sharing basis, it can accommodate fast devices through a burst mode. Burst mode operation is specified by the program, and causes a transfer of data to occur between a specific device and main memory without time-sharing the multiplexor channel with other input/output devices. If a program is to specify burst mode, a program check is made that other devices on the multiplexor channel have completed operation. This ensures that data is not lost.

Data is transferred between the multiplexor channel and each peripheral device one byte at a time.

Note: When a burst mode operation is executed the subchannel registers are not utilized. The input/output operation is similar to a selector channel operation and is controlled entirely by the multiplexor registers in scratch-pad memory.

INPUT/OUTPUT OPERATIONAL CONTROL

Programming Considerations Prior to Input/Output Initiation ♦ All input/output operations are executed by the selected channel and are independent of normal processor operation. Prior to initiation of an input/output operation, the program must supply information concerning the operation. The program must store information in main memory, such as the type of operation (read, write, etc.), the data area address in main memory at which to begin the operation, and the number of bytes to be transferred by the channel. This information is called the Channel Command Word (CCW).

After the channel command word is stored in main memory, the address of this CCW must be stored in a standard main memory location. This standard location is called the Channel Address Word (CAW) and is main memory locations 72 through 75.

Once the channel address word and the channel command word have been assembled, the input/output operation can be initiated.

Input/Output Initiation

♦ All input/output operations are initiated by executing a Start Device instruction or by manually depressing the LOAD pushbutton/indicator on the Model 70/97 Console. Execution of the Start Device instruction causes the information contained in the Channel Address Word (CAW) and the Channel Command Word (CCW) to be transferred to the input/output channel registers in scratch-pad memory for the specified selector channel. If the specified channel is the multiplexor channel, this information is transferred to the subchannel registers in non-addressable main memory for the specified device. Once this has been accomplished, the Start Device instruction terminates and the input/output operation has been initiated. Completion of the input/output operation is under control of the channel, and normal processor operation can proceed.

Channel Servicing

Servicing a Data Transfer

♦ When an input/output operation has been initiated and the input/output device control electronics is ready to send or receive a data byte, the channel asks the processor for a service request. When the processor permits the service request, a data transfer occurs. This servicing permits the transfer of a data byte between main memory and the input/output device to occur. It also updates the information in the input/output channel registers or the subchannel registers (multiplexor) to prepare for the next data byte.

End and Chaining Servicing

♦ When an input/output operation has been completed, the channel asks the processor for another service request. This service request is required so that the channel can (1) tell the device control electronics to set a channel interrupt condition, or (2) check the current command to see if chaining is specified, and if it is to initiate the next command.

Interrupt Servicing

♦ If an input/output operation has been completed and chaining has not been specified, the input/output device control electronics causes the appropriate channel interrupt flag to be set in the Interrupt Flag register. If the Interrupt Mask register for the current processor state permits the

Interrupt Servicing (Cont'd)

interrupt, it is taken. At this time the channel asks the processor for another service request. This service request is required so that the channel can transfer information concerning the status of the device and the channel to the input/output channel registers in scratch-pad memory. If the interrupt is caused by a device on the multiplexor channel, the appropriate subchannel registers are transferred from non-addressable main memory to scratch-pad memory.

Because all input/output servicing (servicing a data transfer, end and chaining servicing, and interrupt servicing) requires that the channel utilize main memory, scratch-pad memory and non-addressable main memory (multiplexor devices), normal processor operation is *held-off* until the servicing has been completed. Servicing is time-shared with normal mode processing.

Servicing Priority

♦ Because input/output operations on all selector channels and the multiplexor channel proceed simultaneously, the processor must constantly scan the channels to determine their servicing status. If servicing is required by a channel, scanning is stopped and the input/output device is serviced. After a device is serviced, scanning is resumed.

Each selector channel and the multiplexor channel has a scanning priority. If servicing is required by devices on more than one channel, the channel with the highest priority is serviced first. The priority is as follows:

Selector Channel No. 1

Selector Channel No. 2

Selector Channel No. 3 (70/45 and 70/55 only)

Selector Channel No. 4 (70/55 only)

Selector Channel No. 5 (70/55 only)

Selector Channel No. 6 (70/55 only)

Multiplexor Channel

The devices on the multiplexor have a priority depending upon the standard interface trunk to which they are connected; the lower the standard interface trunk in the scanning sequence, the higher the priority.


After a device has been serviced, scanning always resumes with Selector Channel No. 1. With this scanning technique, the devices with the shortest holding time (high-speed devices) must be connected to the channel with the highest scan priority. Servicing of a device connected to the multiplexor channel may be temporarily interrupted by a selector channel service request. If this occurs, all selector channels requiring service are served before multiplexor channel servicing resumes.

The most optimum connection of device control electronics to selector channels and the multiplexor channel depends on the requirements of each installation. However, a general rule is to connect the device control electronics which control devices with the highest data transfer requirements to the channels with the highest priority. The remaining device control electronics are connected in descending order of data transfer requirements to descending priority sequence of channels.

Channel Address Word (CAW)

♦ The Channel Address Word (CAW) is used by the Start Device instruction (see Privileged Instructions section), and specifies the address of the first Channel Command Word (CCW) used to control the operation of the input/output device. If the Memory Protect option is installed, the memory protection key must also be stored in the CAW before a Start Device instruction is issued.

The CAW must be stored in main memory locations 72 through 75 before executing a Start Device instruction and has the following format:



Bit Positions 0 through 3 contain the memory protection key. It is used to ensure that data is not being transferred to a protected memory area. If the Memory Protect option is not installed, these bits must be zero.

Bit Positions 4 through 7 are reserved for future expansion.

Bit Positions 8 through 31 contain the main memory address of the initial channel command word.

Channel Command Word (CCW)

♦ The Channel Command Word (CCW) supplies the information for controlling the operation of the input/output device. This information must be stored in main memory by the program before a Start Device instruction is issued. The CCW consists of two 32-bit words in main memory that must be aligned on a double word boundary. The CCW has the following format:

	Command Code		Address of First Data Byte or Address of Next CCW if Command is a Transfer in Channe	1
0	7	7 8		31
		Degame	and for	

F	Flags		Reserved for Future Expansion		Byte Count		
32	36	37		47	48		63

Bit Positions 0 through 7 contain the command code, which specifies the operation to be performed by the I/O device. (See table 12.)

Table 12. Command Code Operations

			Command	Operation				
0	1	2	3	4	5	6	7	Bit Position
M	M	М	М	0	0	0	1	Sense
M	М	М	М	M /0	0	1	0	Read Reverse
M	М	М	M/B	M /0	0	1	1	Write
M	М	М	M/B	M /0	1	0	0	Write Erase
M	М	М	M/B	M /0	1	0	1	Read
M	М	М	М	0	1	1	1	Write Control
M	М	М	M	1	0	0	1	Transfer in Channel

Channel Command Word (CCW) (Cont'd)

Notes:

- 1. Any command code other than the ones shown in table 12 is illegal and must not be programmed. If this rule is violated, the resulting effect on the channel and device is unpredictable. If one of the legal commands is issued to a device which is not capable of accepting the operation (i.e. a Write command is issued to a card reader), the command, after being accepted, is terminated by the device control electronics. A channel interrupt occurs and the sense byte(s) indicate the illegal operation.
- 2. The bit position designated as "B" indicates that the specified device is connected to the multiplexor channel and the multiplexor is to be operated in the burst mode. If this position is a 1 bit, the multiplexor channel is *locked-on* to the selected device, and the servicing of other devices connected to the multiplexor channel is inhibited. A burst mode can only be initiated when it is specified in the first command of a chain. Subsequent commands, linked by chaining, cannot initiate a burst mode. However, if the first command in a chain specifies burst mode, all commands in the chain are executed under burst mode conditions.
- 3. Bit positions designated as M (modifier) indicate variations of the operation and are unique to the specific input/output device. Definition of these M bits is provided in the applicable input/output device reference manuals.

An explanation of the commands shown in table 12 is as follows:

Sense (0001) — Information is transferred from the specified input/ouput device control electronics to main memory. The information transferred indicates unusual conditions that occurred as a result of the last operation performed by the device. (The information received is defined in the individual input/output device reference manuals.) The address specified by the CCW is the leftmost main memory location of the input area.

Note: Parity is not checked on data transferred to main memory by this command.

Read Reverse (0010) — Information is transferred from the specified input/output device to main memory in descending order. The address specified by the CCW is the rightmost main memory location of the input area.

Write (0011) — Information is transferred from main memory to the specified input/output device. The address specified by the CCW is the leftmost main memory location of the output area.

Write Erase (0100) — Information is transferred from main memory to the specified input/output device control electronics. Data is not written to tape and the tape is erased in accordance with the byte count (applicable to magnetic tapes only). The address specified by the CCW is the leftmost main memory location of the output area.

Channel Command Word (CCW) (Cont'd) Read (0101) — Information is transferred from the specified input/output device to main memory in ascending order. The address specified by the CCW is the leftmost main memory location of the input area.

Write Control (0111) — Information is transferred from main memory to the specified input/output device control electronics. The device control electronics interprets this information as control information and initiates a function not involving a data transfer. The address specified by the CCW is the leftmost main memory location of the output area.

Transfer in Channel (1001) — This command provides chaining of CCW's that are not located in adjacent double word main memory. An actual branch to the address of the next CCW is taken. The branch address (specified in bits 8 through 31 of the channel command word) must specify a double word location. (Bits 29 through 31 must be zero.) This command cannot be the first command in a chain. A Transfer in Channel command may address another Transfer in Channel command.

Note: The flag bits are ignored if a Transfer in Channel command is specified. The flag bits of the preceding command remain effective.

Bit Positions 8 through 31 (see CCW format) contain the address of the first byte in main memory at which the input/output operation begins, or if the command is a transfer in channel, the main memory address of the next CCW to be executed. The address of the first byte of the next data segment can also be specified if data chaining.

Bit Positions 32 through 36 are the flag bits and have the following significance:

1. Bit position 32 is the Chain Data flag (CD). In addition to transferring data to and from a single main memory area, the 70/35-45-55 Processors can read into, or write from, many non-contiguous areas of main memory by executing one Start Device instruction. When data chaining is specified by setting this bit, a chain (series of channel command words in sequence) is used and each channel command word designates an area of main memory at which to continue the current operation. When one channel command word has a lapsed byte count, the next channel command word in sequence is automatically fetched. The current operation is continued at the main memory area specified by the new channel command word. The command code of the new CCW is ignored unless it specifies a Transfer in Channel. If any of the following channel status byte conditions occur, data chaining is suppressed (see Channel Status Byte for further definition):

Program Check

Protection Check

Channel Control Check

Channel Data Check (if the operation is a write)

Incorrect Length Condition

Channel Command Word (CCW) (Cont'd)

When data chaining, the chain data flag in the last channel command word must be reset. This causes the data chain to be terminated upon completion of the operation specified by this CCW.

- 2. Bit position 33 is the Chain Command flag (CC). The 70/35-45-55 Processors can perform several operations to an input/output device by executing one Start Device instruction. When command chaining is specified by setting this bit, a chain (series of channel command words in sequence) is used and each channel command word specifies the operation to be performed. When the operation specified by one channel command word is completed, the next channel command word in sequence is automatically fetched and the operation specified is initiated. If any of the following conditions occur, command chaining is suppressed:
 - a. Channel status byte conditions (see channel status byte for further definition).

Incorrect Length Condition and suppress length flag is zero.

Program Check

Protection Check

Channel Control Check

b. Standard device byte conditions (see standard device byte for further definition).

Secondary Indicator is set

Device Inoperable is set

Device End is not set

When command chaining, the chain command flag in the last channel command word must be reset. This causes the command chain to be terminated upon completion of the operation specified by this CCW.

3. Bit position 34 is the Suppress Length Indication flag (SLI). Incorrect length occurs in the 70/35-45-55 Processors when the number of bytes specified in the channel command word is not equal to the number of bytes sought by, or sent from, the input/output device. (When a command or chain of commands terminates, the data byte count has not lapsed.) An example of an incorrect length condition is a tape read which terminates on a gap before the byte count has lapsed. If the SLI bit is set, the program does not receive an indication of an incorrect length upon termination of the input/output operation. If the SLI bit is reset, the program receives an indication of an incorrect length upon termination of the input/output operation. This indication is contained in the channel status byte.

Channel Command Word (CCW)

Notes:

(Cont'd)

- 1. If the SLI bit is set and the chain data flag of the final CCW in a chain is reset, the incorrect length indication is suppressed, if it occurs.
- 2. If the chain data flag of a CCW is set and an incorrect length condition occurs, the program is notified of the condition regardless of the setting of the SLI flag.
- 4. Bit position 35 is the Skip flag (SKIP). In conjunction with data chaining, portions of a block of information can be suppressed during an input operation. If this bit is set, the transfer of data to main memory specified by this command is suppressed. This bit can be used only with Read, Read Reverse or Sense commands.
- 5. Bit position 36 is the Program Controlled Interrupt flag (PCI). During data and command chaining, the 70/35-45-55 Processors have the ability to notify the program of the progress of chaining through an interrupt when a channel command word is fetched. When this bit is set, a channel interrupt occurs when the channel command word is fetched from main memory and the first data byte has been transferred. This flag is ineffective if the channel is the multiplexor operating in burst mode.
- 6. Bit positions 37 through 47 are reserved for future expansion and must be set to all zeros by the program.
- 7. Bit positions 48 through 63 contain the count of the number of bytes to be transferred to or from main memory during the input/output operation (from 0 to 65,536 bytes). An initial count of zero specifies the maximum number of bytes to be transferred.

INPUT/OUTPUT CHANNEL REGISTERS

♦ The Channel Address Word (CAW) and the Channel Command Word(s) (CCW) are stored by the program in main memory. However, when an input/output operation is initiated, the information contained in the CAW and the first CCW is transferred to the scratch-pad input/output channel registers for the channel specified by the Start Device instruction. (See table 13.) Because the access speed in scratch-pad memory is faster than main memory, faster servicing of input/output devices is possible. These registers also eliminate the need for the program to reset channel command words, because incrementing and decrementing addresses and byte count is done in scratch-pad memory. These registers allow the input/output operation to proceed under control of the specified channel, thereby permitting normal mode processing to continue.

Note: Because the scratch-pad memory is part of non-addressable main memory in the 70/35 Processor, machine registers are used to control selector channel and multiplexor channel operation and thereby provide a higher throughput rate. The registers in equivalent scratch-pad memory are used only during initiation and termination of input/output operation.

INPUT/OUTPUT CHANNEL REGISTERS (Cont'd)

Table 13. Input/Output Channel Registers

	Selector Channel	Multiplexor Channel			
Register	Scratch-Pad	Scratch-Pad	Non-Addressable		
	Memory	Memory	Main Memory		
Channel Address	1 per selector	1 per multiplexor	1 per device		
Register (CAR)	channel	channel			
Channel Command	1 per selector	1 per multiplexor	1 per device		
Register-I (CCR-I)	channel	channel			
Channel Command	1 per selector	1 per multiplexor	1 per device		
Register-II (CCR-II)	command	channel			
Assembly/Status	1 per selector	1 per multiplexor	None		
Register	channel	channel			

The format for each of these four 32-bit registers is as follows:

Channel Address Register (CAR)

Device No.			Address of next CCW	
0	7	8		31

Bit Positions 0 through 7 contain the device number specified in the input/output operation. This number is obtained from the B_1/D_1 Address in the Start Device instruction.

Bit Positions 8 through 31 contain the address of the next channel command word if chaining is specified.* This information is obtained by incrementing the address of the first CCW by eight. The address of the first CCW is obtained from the Channel Address Word (CAW).

Channel Command Register-I (CCR-I)

	0000			mand ode		Data Address of First Byte or Location of new CCW if Command is Transfer in Channel	
0		3	4	7	8		31

Bit Positions 0 through 3 are used by the processor. It should be noted that these bits are used in the channel command word as modifier bits. Once the command has been initiated and the entire 8-bit command code has been sent to the specified device control electronics, these bits are used by the processor. They no longer contain the modifier bits.

Bit Positions 4 through 7 contain the command code. This code is obtained from the channel command word. The commands are defined as follows:

Read (0101)
Write (0011)
Write Control (0111)
Sense (0001)
Read Reverse (0010)
Write Erase (0100)
Transfer in Channel (1001)

^{*} If a program check occurs as a result of a Transfer in Channel, the low order 3 bits of the CAR must be ignored in the 70/35 Processor. These 3 bits are cleared to zero in the 70/35 system.

Channel Command Register-I (CCR-I) (Cont'd) Bit Positions 8 through 31 contain the address of the initial byte in main memory at which the operation begins; or contains the branch address if the command is a Transfer in Channel. This information is obtained from the Channel Command Word.

Channel Command Register-II (CCR-II)

	Flags		000		C	hannel	Status	Byte		Byte Count	\neg
0	4	Ę	5	7	8			15	16		31

Bit Positions 0 through 4 contain the flags. The flags are obtained from the channel command word. The flag bits are defined as follows:

Bit 0 — Chain data flag (CD)

Bit 1 — Chain command flag (CC)

Bit 2 — Suppress length indicator flag (SLI)

Bit 3 — Skip flag (SKIP)

Bit 4 — Program controlled interrupt flag (PCI)

Bit Positions 5 through 7 are reserved for future use.

Bit Positions 8 through 15 contain the channel status byte. The bits of the channel status byte are generated as a result of the input/output operation and are defined as follows:

Bit 8 — Program Controlled Interrupt

Bit 9 — Incorrect Length

Bit 10 — Program Check

Bit 11 — Protection Check

Bit 12 - Channel Data Check

Bit 13 — Channel Control Check

Bit 14 — Reserved for use by the processor

Bit 15 — Termination Interrupt

(For a detailed description of the above see Channel Status Byte section, below.)

Bit Positions 16 through 31 contain the number of bytes of main memory to or from which data is transferred. This information is obtained from the Channel Command Word. The count can range from 0 bytes to 65,536 bytes.

Assembly/Status Register

Data Bytes		Standard Device B	Byte
0	2 3	24	31

Bit Positions 0 through 31 are used as an intermediate storage area during the transfer of data between an input/output device connected to a selector channel and 70/55 Processor main memory. Data is transferred one byte at a time across the channel and the information is stored in these scratch-pad memory locations until a word (4 bytes) is accumulated. Then, the word is transferred to main memory, thus requiring memory access on a word basis rather than byte-by-byte. In the 70/35-45 Processors, intermediate storage is not used and data is transferred one byte at a time directly to main memory.

Assembly/Status Register (Cont'd)

When the device status is stored as a result of an input/output operation, bit positions 24 through 31 of the assembly/status register are used to store the standard device byte. The bits of the standard device byte supply status information pertaining to the device control electronics and the input/output device and are defined as follows:

- Bit 24 External Device Request Interrupt Pending
- Bit 25 Terminating Interrupt Pending
- Bit 26 Device Busy
- Bit 27 Control Busy (not applicable)
- Bit 28 Device End
- Bit 29 Secondary Indicator
- Bit 30 Device Inoperable
- Bit 31 Status Modifier

(For a detailed description of the above, see Standard Device Byte section, below.)

INPUT/OUTPUT INSTRUCTIONS

♦ There are four processor instructions which are concerned with input/output operations. They are Start Device, Halt Device, Check Channel and Test Device. These instructions are executed by the processor and the results, in the form of condition codes, are available upon instruction completion. It should be noted that the condition code settings indicate the results of the instruction and not the results of the input/output operation that the instruction may be initiating. The channel continues off-line to accomplish the input/output operation as specified by the instruction. However, during this time the processor continues executing subsequent instructions.

Start Device Instruction

♦ The Start Device instruction is a privileged operation and, therefore, can be executed only if the mode bit (bit position 15 of the Interrupt Status register for the current state) is set to zero. This instruction is executed in the normal mode. Continuation of program execution is delayed until the Start Device instruction has been terminated.

Upon execution of a Start Device instruction, the following events occur. (See figure 4).

Block 1

- ♦ If the privileged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to zero, the privileged operation bit is set in the Interrupt Flag register and an interrupt occurs (if permitted).
- Block 2
- ♦ If the specified channel is a selector channel that is not available on the system, the condition code is set to 3, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.

Block 3

♦ If the specified channel is a selector channel that is busy or has an interrupt pending (termination or external device request) or if the specified channel is the multiplexor that is operating in the burst mode, the condition code is set to 2, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.




Figure 4. Functional Logic of Start Device Instruction




Figure 4. Functional Logic of Start Device Instruction (Cont'd)

- Block 4
- ♦ The channel status byte and the standard device byte for the specified channel are reset to zeros in the appropriate channel registers.
- Block 5
- ♦ If the Memory Protect feature is not installed, the key in the Channel Address Word (CAW) is tested to see if it is equal to zeros. If it is not zeros, the program check bit in the channel status byte is set, the condition code is set to 1, the Start Device instruction is terminated, and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 6
- ♦ The main memory address in the Channel Address Word is tested to see if it is on a double word boundary. If it is not, the program check bit in the channel status byte is set, the condition code is set to 1, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 7
- ♦ The main memory address in the Channel Command Word (CCW) is tested to see if it is within the available main memory for the system. If it is not, the program check bit in the channel status byte is set, the condition code is set to 1, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 8
- ♦ If the specified channel is the multiplexor channel, the command code in the Channel Command Word is tested to see if a burst mode operation has been specified.
- Block 9
- ♦ If a burst mode operation has been specified, a test is made to see if there is a terminating interrupt pending on any of the trunks on the multiplexor. If a terminating interrupt is pending, the condition code is set to 2, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 10
- ♦ The device address as specified in the Start Device instruction is sent to all trunks on the addressed channel.
- Block 11
- ♦ A test is made to see if the specified device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not, the condition code is set to 3, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.
- Block 12
- ♦ If the specified device control electronics is operable, the command code from the Channel Command Word is sent to the specified device control electronics.

Block 13

♦ After receiving the command code, the device control electronics sends the standard device byte to the processor. This standard device byte is *not* stored in the channel registers in scratch-pad memory. It is used to set the proper condition code as follows:

Condition Code	Definition
3	Device control electronics is inoperable.
2	A termination interrupt pending condition exists in the device control electronics on the multiplexor channel.
2	The device control electronics is busy working with the speci- fied device.
2	The device control electronics is busy working with a device other than the one specified.
1	An external device request interrupt pending condition exists in the device control electronics on the multiplexor channel.
1	The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek).
*1	The specified device is inoperable.
0	The specified device and control electronics is available.

^{*} If the command is a Sense, the condition code is set to 0 permitting the operation to be initiated.

Block 14

♦ A test is made to see if the condition code is set to 0 (input/output operation can be initiated).

Block 15

♦ If the condition code is zero, a test is made to see if the specified channel is the multiplexor channel.

Block 16

♦ If the specified channel is a selector channel, the channel address word is fetched from main memory locations 72 through 75 and stored in the appropriate channel address register. Using the main memory address specified in the CAW, the Channel Command Word is fetched from main memory and stored in the appropriate channel command registers.

Block 17

♦ The command is sent to the specified device control electronics and the Start Device is terminated (with the condition code set to 0). The input/output operation is initiated and proceeds under control of the appropriate channel and registers in scratch-pad memory and non-addressable main memory (multiplexor devices). Normal program execution of the next instruction continues simultaneously with the input/output operation.

Block 18

◆ If the specified channel is the multiplexor channel, the command code in the Channel Command Word is tested to see if a burst mode operation has been specified.

Block 19

♦ If a burst mode operation has been specified, the Channel Address Word is fetched main memory locations 72 through 75 and stored in the channel address register for the multiplexor channel. Using the main memory address specified in the CAW, the Channel Command Word is fetched and stored in the channel command registers for the multiplexor channel.

Block 20

♦ If a burst mode operation has not been specified, the Channel Address Word and the Channel Command Word are fetched from main memory and stored in the subchannel registers in non-addressable main memory for the device specified.

Block 21

♦ If the condition code is not set to 0, a test is made to see if the condition code is set to 1.

Block 22

♦ If the condition code is set to 1, the standard device byte is transferred to the channel registers for the channel specified, the Start Device instruction is terminated and program control is transferred to the next instruction. The input/output operation is not initiated.

Notes on Start Device Instruction

- 1. The channel status byte and the standard device byte are not stored if the condition codes are 0, 2, 3.
- 2. If the specified channel and device can be initiated (CC = 0) the contents of the Channel Address Word and Channel Command Word are loaded into the appropriate channel registers and the command is sent to the device. The legality of the command is not determined at initiation time. If the device gets an illegal command, the operation is terminated and a channel interrupt occurs. The standard device byte (stored in the appropriate channel registers when the interrupt is taken) indicates a secondary indicator. A Sense command must be issued to bring the Sense byte(s) into main memory. The Sense byte(s) indicate the illegal operation.
- 3. If execution of this instruction causes the channel status byte or the standard device byte to be stored, the program must inhibit interrupts on this channel until the status byte has been analysed or moved from the channel registers. If interrupts are permitted and one occurs the standard device byte and the channel status byte are destroyed.

Halt Device Instruction

♦ The Halt Device instruction is a privileged operation and can be executed only if the mode bit (bit position 15 of the Interrupt Status register) for the current state is set to 0. This instruction is executed in the normal mode. Continuation of program execution is delayed until termination is accepted by the device control electronics. When the device control electronics receives the termination, it causes a channel interrupt to occur. Both the channel number and the device number must be specified in the instruction. Because the Channel Address Word is not referred to by the Halt Device instruction, both the Channel Address Word and a Channel Command Word are not required.

Upon execution of a Halt Device instruction, the following events occur (see figure 5).

- Block 1
- ♦ If the priviliged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to zero, the privileged operation bit is set in the Interrupt Flag register and an interrupt occurs (if permitted).
- Block 2
- ♦ If the specified channel is a selector channel which is not available on the system, the condition code is set to 3, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 3
- ♦ If the specified channel is a selector channel that is busy or if the specified channel is the multiplexor that is operating in the burst mode, the Chain Command (CC) flag in CCR-II is reset, the device control electronics is told to set an end condition, the condition code is set to 2, the Halt Device instruction is terminated, and program control is transferred to the next instruction.

Notes:

- 1. Setting an end condition causes the device to be halted on servicing the next data transfer (see Servicing a Data Transfer).
- 2. The Chain Command flag must be reset to suppress chaining during termination (see Chaining and End Servicing section, below).
- Block 4
- ♦ If the specified channel is not the multiplexor channel, the condition code is set to 0, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 5
- ♦ If the specified channel is the multiplexor channel, the channel status byte and the standard device byte are reset to zeros in the multiplexor channel registers.
- Block 6
- ♦ The device address as specified in the Start Device instruction is sent to all trunks on the multiplexor channel.
- Block 7
- ♦ A test is made to see if the specified device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not the condition code is set to 3, the Halt Device instruction is terminated and program control is transferred to the next instruction.
- Block 8
- ♦ If the specified device control electronics is operable, it sends the standard device byte to the processor. This standard device byte is *not* stored in the channel registers. It is used to set the proper condition code as follows:




Figure 5. Functional Logic of Halt Device Instruction




Figure 5. Functional Logic of Halt Device Instruction (Cont'd)

Block 8 (Cont'd)

Condition Code	Definition
3	Device control electronics is inoperable.
0	A termination interrupt pending condition exists in the device control electronics.
2	The device control electronics is busy working with the specified device.
0	The device control electronics is busy working with a device other than the one specified.
1	An external device request interrupt pending condition exists in the device control electronics.
1	The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek).
1	The specified device is inoperable.
0	The specified device and control electronics is available.

Block 9

♦ A test is made to see if the condition code is set to 2 (input/output operation can be terminated). If it is, the device control electronics is told to set an end condition, the Chain Command (CC) flag in CCR-II in the appropriate sub-channel register is reset and control is transferred to the next instruction.

Notes:

- 1. Setting an end condition causes the device to be halted on servicing next data transfer (see Servicing a Data Transfer).
- 2. The Chain Command flag must be reset to suppress chaining during termination (see Chaining and End Servicing section, below).

Block 10

♦ If the condition code is set to 1, the standard device byte is transferred to the assembly/status registers for the multiplexor channel, the Halt Device instruction is terminated and program control is transferred to the next instruction.

Block 11

♦ If the condition code is not set to 1 (it is 0, 3) the Halt Device instruction is terminated and program control is transferred to the next instruction.

Notes on Halt Device instruction:

- 1. The channel status byte is not stored as a result of this operation. However, the incorrect length bit in the channel status byte may be set.
- 2. The standard device byte is not stored if the condition codes are 0, 2, 3.
- 3. If an interrupt pending (termination or external device request) condition exists on a specified selector channel, the condition code is set to zero.

Block 11 (Cont'd)

- 4. The channel and device are terminated at the next data service request (see Servicing a Data Transfer).
- 5. The Channel Address Word (CAW) and Channel Command Word (CCW) are not used by this instruction.
- 6. If execution of this instruction causes the standard device byte to be stored in the multiplexor channel registers, the program must inhibit interrupts from the multiplexor channel until the standard device byte has been analysed or moved from the channel registers. If interrupts are permitted and one occurs, the standard device byte is destroyed.

Test Device Instruction

♦ The status of an input/output device can be tested by executing a Test Device instruction. The Test Device instruction is a privileged operation and can be executed only if the mode bit (bit position 15 of the Interrupt Status register for the current state) is set to 0. This instruction is executed in the normal mode. Continuation of program execution is delayed until the instruction is terminated.

Both the channel number and the device number must be specified in the instruction. Because the Channel Address Word is not referred to by the Test Device instruction, the Channel Address Word and a Channel Command Word are not required.

Upon execution of a Test Device instruction, the following events occur (see figure 6).

Block 1

- ♦ If the privileged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to 0, the privileged operation bit is set in the Interrupt Flag register and an interrupt occurs, if permitted.
- Block 2
- ♦ If the specified channel is a selector channel that is not available on the system, the condition code is set to 3, the Test Device instruction is terminated and program control is transferred to the next instruction.

Block 3

- ♦ If the specified channel is a selector channel that is busy or has on interrupt pending (termination or external device request); or if the specified channel is the multiplexor that is operating in the burst mode, the condition code is set to 2, the Test Device instruction is terminated and program control is transferred to the next instruction.
- Block 4
- ♦ The channel status byte and the standard device byte for the specified channel are reset to zeros in the appropriate channel registers.

Block 5

♦ The device address as specified in the Test Device instruction is sent to all trunks on the addressed channel.

Block 6

♦ A test is made to see if the specified device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not, the condition code is set to 3, the Test Device instruction is terminated and program control is transferred to the next instruction.




Figure 6. Functional Logic of Test Device Instruction

Block 7

♦ If the specified device control electronics is operable, it sends the standard device byte to the processor. This standard device byte is *not* stored in the channel registers. It is used to set the proper condition code as follows:

Condition Code	Meaning
3	Device control electronics is inoperable.
2	A termination interrupt pending condition exists in the device control electronics on the multiplexor channel.
2	The device control electronics is busy working with the specified device.
2	The device control electronics is busy working with a device other than the one specified.
1	An external device request interrupt pending condition exists in the device control electronics on the multiplexor channel.
1	The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek).
1	The specified device is inoperable.
0	The specified device and control electronics is available.

Block 8

♦ A test is made to see if the condition code is set to 1. If it is, the standard device byte is transferred to the channel registers for the channel specified, the Test Device instruction is terminated and program control is transferred to the next instruction.

Block 9

♦ If the condition code is not set to 1, the Test Device instruction is terminated and control is transferred to the next instruction.

Notes on Test Device Instruction:

- 1. The channel status byte is not stored as a result of this operation.
- 2. The standard device byte is not stored if the condition codes are 0, 2, or 3.
- 3. The Channel Address Word (CAW) and Channel Command Word (CCW) are not used by this instruction.
- 4. If execution of this instruction causes the standard device byte to be stored in the multiplexor channel registers, the program must inhibit interrupts from the multiplexor channel until the standard device byte has been analysed or moved from the channel registers. If interrupts are permitted and one occurs, the standard device byte is destroyed.

Check Channel Instruction

♦ The status of an input/output channel can be tested by executing a Check Channel instruction. The Check Channel instruction is a privileged operation and can only be executed if the mode bit (bit position 15 of the Interrupt Status register for the current state) is set to 0. This instruction is executed in the normal mode. Continuation of program execution is delayed until the instruction is terminated.




Figure 7. Functional Logic of Check Channel Instruction

Check Channel instruction (Cont'd)

Only the channel number must be specified in the instruction. Because the Channel Address Word is not referred to by the Check Channel instruction, the Channel Address Word and a Channel Command Word are not required.

Upon execution of a Check Channel instruction, the following events occur (see figure 7).

Block 1

♦ If the privileged mode bit (bit position 15 of the Interrupt Status register) for the current state is not set to 0, the privileged operation bit is set in the Interrupt Flag register and interrupt occurs if permitted.

Block 2

♦ If the specified channel is a selector channel that is not available on the system, the condition code is set to 3, the Check Channel instruction is terminated and program control is transferred to the next instruction.

Block 3

♦ If the specified channel is a selector channel that is busy or has a termination interrupt pending; or if the specified channel is the multiplexor that is operating in the burst mode, the condition code is set to 2, the Check Channel instruction is terminated and program control is transferred to the next instruction.

Block 4

♦ If the specified channel is a selector channel that has an external device request interrupt pending, the condition code is set to 1, the Check Channel instruction is terminated and program control is transferred to the next instruction.

Block 5

♦ If the specified channel is a selector channel that is not busy and has no interrupts pending; or is the multiplexor channel that is not operating in the burst mode, the condition code is set to 0, the Check Channel instruction is terminated and program control is transferred to the next instruction.

Notes on Check Channel instruction:

- 1. The channel status byte and the standard device byte are never stored by this instruction.
- 2. The Channel Address Word (CAW) and the Channel Command Word (CCW) are not used by this instruction.

INPUT/OUTPUT STATUS INDICATORS

♦ Three levels of status information are available to the program to control input/output operation. The first pertains to the setting of the condition code when an input/output instruction is issued. The second level provides more detailed information by storing the channel status byte and the standard device byte in the appropriate input/output channel registers in scratch-pad memory. The third level of status information is generated by, and stored in, the device control electronics until a Sense command is issued. At that time the status information (Sense bytes) are transferred to main memory similar to a data transfer.

Condition Code

♦ The condition code is set by the input/output instructions and can be tested by the Branch On Condition instruction. It should be noted that the condition code settings indicate the result of the input/output instructions only. They do not indicate the results of the input/output operation. Condition Code settings for all input/output instructions are as follows:

Condition Code (Cont'd)

Start Device Instruction Condition Code Settings

Condition Code	I/O Operation Initiated	Meaning
0	Yes	 The device control electronics and the device specified are available. The Start Device instruction specifies a Sense command to a device that is inoperable.
1	No	This condition code indicates that either the channel status byte or the standard device byte has been stored in the channel registers for the specified channel. The channel status byte is stored under the following conditions: 1. A parity error occurs while accessing the Channel Address Word or a Channel Command Word. The channel control check bit in the channel status byte is set. 2. The Memory Protect feature is not installed and the key in the CAW is not zero. The program check bit in the channel status byte is set. 3. The main memory address specified in the CAW is not on a double word boundary. The program check bit in the channel status byte is set. 4. The main memory address in the CCW specifies an address outside the available memory for the system. The program check bit in the channel status byte is set. The standard device byte is stored under the following conditions: 1. The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set. 2. The Start Device instruction specifies a command which is other than a Sense command and the addressed device is inoperable. The device inoperable bit in the standard device byte is set. 3. The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek to a random access device). The device busy bit and the device end bit in the standard device byte is set.
2	No	 A selector channel is specified that is busy. A selector channel is specified that has an interrupt pending (termination or external device request). The multiplexor channel is specified and it is operating in burst mode. The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending. A burst mode operation is directed to the multiplexor and there is a termination interrupt pending on one of the attached device control electronics.
3	No	 A selector channel is specified that is not in the system. The specified device control electronics is inoperable.

Condition Code (Cont'd)

Halt Device Instruction Condition Code Settings

Condition Code	I/O Operation Terminated	Meaning
0	No	 The device control electronics or the device specified on the multiplexor channel is not busy. No termination is required. A selector channel or the multiplexor channel operating in burst mode is specified and it is not busy. No termination is required. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending. No termination is required.
1	No	This condition code indicates that the specified device is on the multiplexor channel and that the standard device byte has been stored in the channel registers for the multiplexor channel. The channel status byte is never stored. The standard device byte is stored under the following conditions: 1. The specified device indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set. 2. The specified device is busy but the device control electronics is not busy (i.e. tape rewinding). The device busy bit in the standard device byte is set. 3. The specified device is inoperable. The device inoperable bit in the standard device byte is set.
2	Yes	 A selector channel is specified that is busy. The multiplexor channel is specified and it is operating in the burst mode. The multiplexor channel is specified and the addressed device control electronics and device are busy.
3	No	 A selector channel is specified that it is not in the system. The specified device control electronics is inoperable.

Test Device Instruction Condition Code Settings

Condition Code	Meaning
0	The device control electronics and the device are available.
	Note: There may be pending interrupts on the multiplexor channel that would prohibit a burst mode operation being initiated.
1	This condition code indicates that the standard device byte has been stored in the channel registers for the specified channel. The channel status byte is never stored by this instruction.
	The standard device byte is stored under the following conditions:
	1. The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set.
	2. The specified device is busy but the device control electronics is not busy (i.e. tape rewinding, off-line seek to a random access device). The device busy bit in the standard device byte is set.
	3. The specified device is inoperable. The device inoperable bit in the standard device byte is set.

Condition Code (Cont'd)

Test Device Instruction Condition Code Settings (Cont'd)

Condition Code	Meaning
2	 A selector channel is specified that is busy. A selector channel is specified that has an interrupt pending (termination or external device request). The multiplexor channel is specified and it is operating in burst mode. The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending.
3	 A selector channel is specified which is not on the system. The specified device control electronics is inoperable. A device is specified that is not in the system.

Check Channel Instruction Condition Code Setting

Condition Code	Meaning	
0	 The specified selector channel is not busy and has no interrupts pending. 	
	2. The specified multiplexor channel is not operating in the burst mode.	
1	The specified selector channel has an external device request interrupt pending.	
2	 The specified selector channel is busy or has a terminating inter- rupt pending. 	
ľ	2. The specified multiplexor is operating in the burst mode.	
3	A selector channel is specified that is not in the system.	

Channel Status Byte

♦ The channel status byte is stored in Channel Command Register-II (bit positions 8 through 15) for the appropriate channel. It contains information concerning the status of the channel when a channel interrupt occurs, or at the completion of a Start, Halt or Test Device instruction if the condition code indicates that Status is stored. The bit significance of the channel status byte is as follows:

Bit Position 8 is the program controlled interrupt bit. When set, this bit indicates that a Channel Command Word was accessed which had the program controlled interrupt flag bit set. A channel interrupt occurs for the appropriate channel while the input/output operation specified by the Channel Command Word is being executed.

Notes:

- 1. The program controlled channel interrupt occurs after the first data byte has been transferred.
- 2. If a Channel Command Word that specifies a burst mode operation is fetched and the program controlled interrupt flag bit is set, the program controlled interrupt does not occur until completion of the burst operation.

Channel Status Byte (Cont'd)

Bit Position 9 is the incorrect length bit. When set, this bit indicates that when the input/output operation was terminated, the byte count specified in the channel command was not equal to the number of bytes received from, or sent to, the input/output device. The incorrect length indicator can be set only if the suppress length indicator flag bit in the channel command word is reset to 0.

The following conditions cause the incorrect length bit to be set:

- 1. Count High on Input (Read, Read Reverse, Sense). The main memory area specified by the Channel Command Word is not completely filled by transmission from the device. The final byte count in Channel Command Register-II is greater than zero.
- 2. Count High on Output (Write, Write Control). Data in the main memory area specified by the Channel Command Word is not completely transferred and the device terminated. The final byte count in Channel Command Register-II is greater than zero.

Notes:

- 1. If incorrect length occurs during command chaining and the Suppress Length Indicator flag bit of the current command is reset, the incorrect length bit is set.
- 2. If incorrect length occurs during the last command of a chain (the Chain Data flag bit it reset), and the Suppress Length Indicator flag of the command is set, the incorrect length bit is not set.

Bit Position 10 is the program check bit. When set, this bit indicates that a programming error was detected by the channel.

The following conditions cause the program check bit to be set:

- 1. Invalid Channel Command Word Address. The addressed Channel Command Word is not located on a double word boundary.
- 2. Invalid Channel Command Word Address. The addressed Channel Command Word is outside the available main memory for the particular installation.
- 3. Invalid Data Address. The main memory location specified by the data address in the Channel Command Word is outside the available main memory for the particular installation.
- 4. Invalid Key. The memory protection key in the Channel Address Word is not zero and the system does not have the Memory Protect option installed.

Notes:

- 1. If a program check error occurs during input/output initiation, the operation is suppressed and the program is notified of the error by the condition error setting.
- 2. If a program check error occurs while the input/output operation is in progress, the operation is terminated and a channel interrupt occurs for the specified channel.
- 3. If a program check error occurs during chaining (command or data), a channel interrupt occurs for the specified channel and chaining is suppressed.

Channel Status Byte (Cont'd)

Bit Position 11 is the protection check bit. When set, this bit indicates that the channel tried to store data in a protected main memory area. The operation is terminated and a channel interrupt occurs for the specified channel. If chaining (command or data) is in progress, it is suppressed.

Bit Position 12 is the channel data check bit. When set, this bit indicates that a parity error was detected in the channel, in main memory, non-addressable main memory or in scratch-pad memory. Reading of characters with bad parity going into memory are replaced with the systems error byte (hexadecimal FF), and the input/output operation is completed. For parity error characters going to a device, (writing) the invalid character is transferred unchanged, the operation is terminated and a channel interrupt occurs for the specified channel. (The transfer of sense byte(s) to memory is not checked for parity.)

Bit Position 13 is the channel control check bit. When set, this bit indicates that a machine malfunction has occurred affecting the channel controls. Conditions which cause this bit to be set are parity error in the Channel Command Word, data address, or contents of the Channel Command Word. The operation is terminated and a channel interrupt occurs for the specified channel. If chaining (command or data) is in progress, it is suppressed.

Bit Position 14 is reserved for use by the processor.

Bit Position 15 is the termination interrupt bit. When set, this bit indicates that a termination interrupt has been effected.

Important: The channel status byte is reset only when an input/output operation is initiated.

Standard Device Byte

♦ The standard device byte is stored in scratch-pad memory in the Assembly/Status register (bit positions 24 through 31) for the appropriate channel. This byte indicates the status of a device after an input/out-put operation. It may also indicate a device request interrupt.

The standard device byte is automatically stored when:

- 1. An input/output interrupt is serviced (request or termination).
- 2. An input/output operation is attempted and the condition code indicates that status bits are stored (channel status byte, standard device byte).

The standard device byte is defined as follows:

Bit Position 24 is the external device request interrupt pending bit. When set, this bit indicates that a random access device, a data exchange control or a communications device requires servicing.

Bit Position 25 is the termination interrupt pending bit. When set, this bit indicates that a termination interrupt condition exists in an input/output device.

Bit Position 26 is the device busy bit. When set, this bit indicates that the specified device is busy and cannot accept another operation.

Bit Position 27 is the control busy bit. Not applicable.

Standard Device Byte (Cont'd)

Bit Position 28 is the device end bit. When set, this bit indicates that the specified device has terminated. Another operation can be accepted by the device if the device busy bit (26) is not set.

Bit Position 29 is the secondary indicator bit. When set, this bit indicates that the specified device has additional indicators to be tested. These indicators can be brought into main memory by using the Sense command.

Bit Position 30 is the device inoperable bit. When set, this bit indicates that the specified device is inoperable.

Bit Position 31 is the status modifier bit. This bit is used with chaining (command or data). When set, this bit indicates that the next Channel Command Word is skipped. This bit is set as a result of device termination.

Sense Bytes

♦ The sense byte, or bytes, are brought into main memory from an input/output device by using the Sense command. These bytes contain status information for the device referred to. The exact status information sent is defined in the Spectra 70 input/output reference manuals for the individual devices.

CHANNEL SERVICING

♦ The following sections explain in detail the three types of channel servicing which may be performed during input/output operations. They are: servicing a data transfer, end and chain servicing, and interrupt servicing.

Because channel servicing requires that the channel utilize main memory, scratch-pad memory and non-addressable main memory (multiplexor devices), normal mode processing is held off until the servicing has been completed. Consequently, channel servicing is time-shared with normal mode processing. Between service requests, normal mode processing is resumed, or another channel is permitted to service its device(s).

Channel servicing for a device on the multiplexor channel (multiplex mode) requires more time than channel servicing for a device on a selector channel. To balance the system's throughput rate, multiplexor channel servicing is segmented to permit selector channel servicing to break-in if any selector channels require servicing. After all selector(s) demanding service have been satisfied, multiplexor servicing is resumed. This technique insures that the interference to selector channel servicing caused by the multiplexor channel is no greater than that of an additional selector channel.

Servicing a Data Transfer

♦ Once an input/output operation has been initiated, it proceeds under control of the appropriate channel and registers in scratch-pad memory and non-addressable main memory (multiplexor devices). When an input/output operation has been initiated and the input/output device is ready to send or receive a data byte, it asks the processor for a service request. When the processor honors this service request, servicing of a data transfer occurs.

Because servicing a data transfer requires that the channel utilize main memory, scratch-pad memory and non-addressable main memory (multiplexor devices), normal mode processing is held off until the servicing has been completed. Servicing of a data transfer is time-shared with normal mode processing. Between service requests, processing is resumed, or another channel is permitted to service its device(s).




Figure 8. Functional Logic of Servicing a Data Transfer




Figure 8. Functional Logic of Servicing a Data Transfer (Cont'd)

Servicing a Data Transfer (Cont'd)

If a burst mode operation has been initiated to the multiplexor channel, the channel operates similar to a selector and only one device is serviced. Service requests by devices other than the one operating in burst mode are ignored until the multiplexor channel is operating in the multiplexor mode. This occurs at the conclusion of the burst operation when the last data byte has been serviced (prior to interrupt).

Servicing of a data transfer causes the following events to occur (see figure 8).

Block 1

♦ If the service request comes from a device control electronics connected to the multiplexor channel which is operating in the multiplex mode, the processor gets the device address and fetches the appropriate subchannel registers in non-addressable main memory. These registers are placed in processor utility registers in scratch-pad memory. (They are not sent to the multiplexor channel registers in scratch-pad memory.) If the service request comes from a device control electronics connected to the multiplexor channel which is operating in the burst mode or from a device connected to a selector channel, the appropriate channel registers in scratch-pad memory are used to service the data transfer.

Block 2

♦ A test is made to see if the Program Controlled Interrupt (PCI) flag is set. If it is, the channel interrupt bit is set in the Interrupt Flag register and an interrupt occurs, if permitted. The PCI flag is reset and the program control interrupt bit is set in the channel status byte.

Block 3

- ♦ A test is made to see if the device control electronics requesting service has indicated an end condition. An end condition is indicated when one of the following occurs:
 - 1. The processor reaches a byte count lapse. If this occurs, the processor tells the device control electronics to indicate an end condition on the next data service request.
 - 2. The device has completed the input/output operation (i.e. a gap is sensed on tape). If this occurs, the device control electronics automatically indicates an end condition. (In this case the byte count is never zero.)

If an end condition has been indicated, the processor goes to End and Chaining Servicing (see figure 9, Block 1).

Note: Certain error conditions cause the processor to tell the device control electronics to indicate an end condition on the next data service request (see Notes 3, 4, 5, 6 on Servicing a Data Transfer).

Block 4

♦ If the device control electronics has not indicated an end condition, the byte count is decremented by one.

Block 5

♦ A test is made to see if the command is a read. A read command can be any one of the following:

Read Forward

Read Reverse

Sense

All other commands (except Transfer in Channel) are write commands. If the command is a write, the data byte is fetched from main memory and sent to the device. Control is then transferred to Block 11.

- Block 6
- ♦ If the command is a read, a test is made to see if the SKIP flag is set. If it is, transfer of the data byte to main memory is bypassed and control is transferred to Block 10.
- Block 7
- ♦ If the SKIP flag is not set, a test is made to see if the command is a Sense. If it is, parity checking of the data byte is bypassed and control is transferred to Block 9.
- Block 8
- lacktriangle If the command is not a Sense, a test is made to see if the data byte received from the device has correct parity. If it does not, the channel data check bit in the channel status byte is set and the data byte in converted to $(FF)_{16}$. The input/output operation continues.
- Block 9
- ♦ The data byte is transferred to the main memory address specified.
- Block 10
- ♦ A test is made to see if the command is a Read Reverse. If it is, the main memory address is decremented by one.
- Block 11
- ♦ If the command is not a Read Reverse, the main memory address is incremented by one.
- Block 12
- ♦ A test is made to see if the byte count has lapsed. If it has, a test is made to see if the Chain Data flag is set. If it is, the processor goes to End and Chaining Servicing (see figure 9, Block 11).
- Block 13
- ♦ If the Chain Data flag is not set, the processor tells the device control electronics to indicate an end condition on the next data service request.
- Block 14
- ♦ A test is made to see if the service request was honored for a device on the multiplexor channel. If it was not, program control continues with the next instruction or with the instruction that was interrupted due to the service request.
- Block 15
- ♦ If the service request was honored for a device on the multiplexor channel, a test is made to see if it is a burst mode operation. If it is not a burst mode operation, the sub-channel registers are sent back to non-addressable main memory. In either case, program control continues with the next instruction or with the instruction that was interrupted due to the service request.

Servicing a Data Transfer (Cont'd)

Notes on Servicing a Data Transfer:

- 1. All input/output data service requests are honored depending on the channel's position in the priority sequence.
- 2. The following tests occur when a data byte is transferred to main memory:
 - a. The main memory address to which the data byte is to be transferred is tested to see if it is in a memory protected area (Memory Protect feature must be installed). If it is, the protection check bit in the channel status byte is set (no data transfer occurs) and the device control electronics is told to set an end condition on the next data service request (see Block 13).
 - b. The main memory address to which the data byte is to be transferred is tested to see if it is in available main memory for the system. If it is not, the program check bit in the channel status byte is set (no data transfer occurs) and the device control electronics is told to set an end condition on the next data service request (see Block 13).
- 3. The following tests occur when a data byte is transferred from main memory:
 - a. The main memory address from which the data byte is to be transferred is tested to see if it is in available main memory for the system. If it is not, the program check bit in the channel status byte is set (no data transfer occurs) and the device control electronics is told to set an end condition on the next data service request (see Block 13).
 - b. The data byte to be transferred is checked for correct parity. If parity is not correct, the data check bit in the channel status byte is set and the device control electronics is told to set an end condition on the next data service request (see Block 13).
- 4. If a main memory parity error occurs while fetching the subchannel registers, the channel control check bit in the channel status byte is set, and the device control electronics is told to set an end condition on the next data service request (see Block 13).
- 5. If a scratch-pad memory parity error occurs during the servicing of a data transfer, the channel control check bit in the channel status byte is set and the device control electronics is told to set an end condition on the next data service request (see Block 13).

End and Chaining Servicing

- ♦ End and chaining servicing is required when the input/output operation specified by the current command has been completed (normally or abnormally). Entry to this servicing always comes from "servicing a data transfer". The following conditions cause end and chaining servicing to take place:
 - 1. A device control electronics has indicated an end condition. This end condition is recognized in Servicing a Data Transfer.
 - 2. The byte count in the current command has lapsed and the Chain Data (CD) flag in this command is set. If this condition occurs, entry to End and Chaining Servicing occurs at a point which bypasses the normal end servicing with no chaining and the end servicing with command chaining.

For input/output operations that do not specify chaining, end servicing is used so that the processor can tell the appropriate device control electronics to set an interrupt condition. This interrupt condition is in turn reported to the processor and the appropriate flag in the Interrupt Flag register is set, at which time the interrupt is taken, if permitted.

For input/output operations that specify chaining (command or data), this servicing does one of the following:

- 1. If the current command specifies command chaining (the CC flag in the command is set) this service is used to fetch the next command in the chain and to send this new command to the input/output device.
- 2. If the current command specifies data chaining (the CD flag in the command is set) this service is used to fetch the next command in the chain so that the current operation can be continued.

End and Chaining Servicing causes the following events to occur (see figure 9).

Block 1

- ♦ Entry to this block occurs when the input/output device control electronics has indicated an end condition. This end condition is recognized during servicing a data transfer and is generated:
 - 1. automatically by the device, or
 - 2. by the device on command from the processor

The processor receives the standard device byte from the device control electronics. This standard device byte is used by the processor for testing purposes. It is *not* stored in the channel registers.

Block 2

♦ The standard device byte is tested to see if the device busy bit is set and the device end bit is reset. This condition normally arises in buffered devices (i.e. card punch, printer) when the buffer has been loaded and the completion of the operation is off-line (no more data has to be sent between the processor and the device control electronics). If this condition exists, the processor tells the device to set another end condition and ask for another service request when the device is no longer busy. Control is then transferred to Block 14.




Figure 9. Functional Logic of End and Chaining Servicing




Figure 9. Functional Logic of End and Chaining Servicing (Cont'd)

- Block 3
- ♦ If the device is not busy, a test is made to see if the Chain Command (CC) flag is set. If it is not, control is transferred to Block 8 which causes termination of the command to occur.
- Block 4
- ♦ If the Chain Command (CC) flag is set, a test is made to see if one of the following bits is set in the channel status byte:

Program Check bit

Protection Check bit

Data Check bit (This bit is checked only if the current operation is a write)

Channel Control Check bit

If any of the above bits are set (except the data check bit on a Read) control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.

- Block 5
- ♦ If none of the bits tested in the channel byte are set, a test is made to see if the Chain Data (CD) flag is set. If the Chain Data flag is set, control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.
- Block 6
- ♦ If the Chain Data (CD) flag is not set the standard device byte is tested to see that the following conditions are present:

Device is operable

Secondary indicator is not set

Device end is set

If any of the above conditions is not present, control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.

- Block 7
- ♦ If all of the conditions tested in the standard device byte are present, a test is made to see if the byte count is *not* equal to zero and the Suppress Length Indicator (SLI) flag is equal to zero. If these conditions are present, the program desires an indication of incorrect length, and control is transferred to Block 8 which causes termination of the command and suppression of command chaining to occur.
- Block 8
- Entry to this block occurs under the following conditions:
 - a. A device control electronics has indicated an end condition, the device is not busy and the chain command flag bit is *not* set.
 - b. A device control electronics has indicated an end condition and the chain command flag is set. However, a condition is present which causes command chaining to be suppressed.

The processor tells the device control electronics is set a channel interrupt condition for the appropriate channel.

Block 9

- ♦ A test is made to see if the device is on the multiplexor channel. If it is, the subchannel registers are sent back to non-addressable main memory. In either case, program control continues with the next instruction or with the instruction that was interrupted due to chaining and/or end servicing.
- *Note:* If the operation that was terminated was a burst mode operation, the burst mode is completed at this point and other multiplex mode operations can be directed to devices on the multiplexor channel. The processor does *not* have to wait for the burst mode terminating interrupt to occur.

Block 10

♦ Entry to this block occurs when command chaining is to take place. The standard device byte is tested to see if the status modifier bit is set. If it is, the next Channel Command Word (CCW) address is incremented by eight. (The next channel command word in sequence is skipped.)

Block 11

- ♦ In addition to continuing command chaining processing, entry to this block occurs from Servicing a Data Transfer when the following conditions are present:
 - a. The byte count is equal to zero.
 - b. The Chain Data (CD) flag is set.

The next Channel Command Word (CCW) is fetched from main memory and placed in the appropriate channel registers. The next Channel Command Word address is incremented by eight.

Block 12

♦ A test is made to see if the next command in sequence is a Transfer in Channel command.

Block 13

♦ If the command is not a Transfer in Channel command, a test is made to see if this is a command chain or a data chain operation. If it is a command chain operation, the new command is sent to the specified device control electronics. (This is not required if this is a data chain operation.)

Block 14

♦ A test is made to see if the chaining servicing has occurred for a device on the multiplexor channel. If it has, a test is made to see if it is a burst mode operation. If it is not a burst mode operation, the subchannel registers are sent back to non-addressable main memory. In all cases, program control continues with the next instruction, or with the instruction that was interrupted due to the chaining servicing.

Block 15

♦ If the next command in sequence is a Transfer in Channel command, the main memory address specified by the Transfer in Channel command is tested to see if it is on a double word boundary.

Block 16

♦ If the main memory address specified in the Transfer in Channel command is on a double word boundary, this address is placed in the next Channel Command Word address and control is transferred to Block 11 which fetches the CCW specified by the Transfer in Channel command.

Block 17

♦ If the main memory address specified in the Transfer in Channel command is *not* on a double word boundary, the program check bit is set in the channel status byte.

Block 18

♦ A test is made to see if this is a data chain operation. If it is, the device is told to set an end condition on the next data service request and control is transferred to Block 14 to complete the end servicing. If this is a command chain operation (the device has already indicated an end condition) control is transferred to Block 8 where the device control electronics is told to set an interrupt condition.

Notes On End and Chaining Servicing:

1. The following test occurs when the next Channel Command Word is fetched:

The main memory address specified is tested to see if it is in available main memory for the system. If it is not, the program check bit in the channel status byte is set; and, if data chaining, the device is told to set an end condition on the next data service request (see Block 2); if command chaining, the device control electronics is told to set a channel interrupt condition (see Block 8).

- 2. If a main memory parity error occurs when fetching the next Channel Command Word, the channel control check bit in the channel status byte is set; and, if data chaining, the device control electronics is told to set an end condition on the next data service request (see Block 2); if command chaining, the device control electronics is told to set a channel interrupt condition (see Block 8).
- 3. If a scratch-pad memory parity error occurs when storing the subchannel registers back in non-addressable main memory the channel control check bit in the channel status byte is set.
- 4. If a scratch-pad memory parity error occurs when storing the subchannel registers back in non-addressable main memory, the channel control check bit in the channel status byte is set; and, if data chaining, the device control electronics is told to set an end condition on the next service request (see Block 2); if command chaining, the device control electronics is told to set a channel interrupt condition (see Block 8).

Interrupt Servicing

- ♦ Interrupt servicing occurs when the appropriate flag in the Interrupt Flag register has been set, and the Interrupt Mask register for the current state permits the interrupt and it is taken. This service is required to:
 - 1. Obtain the standard device byte from the device control electronics (if applicable) and store it in the appropriate input/output channel registers.
 - 2. Fetch the appropriate subchannel registers from non-addressable main memory if the interrupt is due to a multiplexor channel device. The subchannel registers are stored in the multiplexor channel registers in scratch-pad memory.

There are three kinds of channel interrupts. They are as follows:

Programmed Control Interrupt—This interrupt occurs when a Channel Command Word is fetched and the program controlled interrupt flag bit is

Interrupt Servicing (Cont'd)

set. This interrupt condition has no effect upon the input/output operation specified by the Channel Command Word. The standard device byte and the subchannel registers are not stored.

Device Request Interrupt—This interrupt occurs as a result of a condition arising in an input/output device control electronics. It may occur independent of a processor initiated input/output operation. Examples of this type of interrupt are as follows:

- 1. A remote processor wishes to send data via a Data Exchange Control. The Data Exchange Control initiates the channel interrupt. (This interrupt occurs independent of a processor initiated input/output operation).
- 2. The processor initiates an off-line seek to a random access device. When the seek is complete, the random access device control electronics initiates a channel interrupt. (This interrupt occurs in conjunction with a processor initiated input/output operation).

When an external device request interrupt occurs, the standard device byte and the subchannel registers (if a multiplexor device) are stored in the appropriate input/output channel registers.

Terminating Interrupt—This interrupt occurs when an input/output operation initiated by the processor has terminated. When this interrupt occurs, the standard device byte and the subchannel registers (if a multiplexor device) are stored in the appropriate input/output channel registers. This is the final servicing of the channel and device. At the completion of this servicing, the channel is free to accept another operation. The contents of the input/output channel registers must be utilized by the program before another operation is initiated. (When another operation is initiated, the contents of these registers are altered.) The following information is available in the input-output channel registers for interrogation by the program:

Channel status byte

Standard device byte

Byte count

Address of next CCW

Low-order 4 bits of the command code

Device number

Interrupt servicing causes the following events to occur (see figure 10).

- Block 1
- ♦ The device control electronics is asked for the address of the device requiring interrupt servicing.
- Block 2
- ♦ A test is made to see if the device control electronics is operable. The device control electronics has 50 microseconds to signal the processor that it is operable. If it does not, the processor generates a standard device byte of all zeros. Control is then transferred to Block 4.
- Block 3
- ♦ If the device control electronics is operable, it sends the standard device byte to the processor.




Figure 10. Functional Logic of Interrupt Servicing

- Block 4
- ♦ If the service request comes from a device control electronics connected to the multiplexor channel, the processor uses the device address to fetch the appropriate subchannel registers in non-addressable main memory. The subchannel registers are stored in the input/output channel registers in scratch-pad memory for the multiplexor channel.
- Block 5
- ♦ A test is made to see if this is a terminating interrupt. If it is not (it is a program controlled or a device request interrupt) control is transferred to Block 8.
- Block 6
- ♦ If the interrupt is a terminating interrupt, the termination interrupt bit in the channel status byte is set.
- Block 7
- ♦ A test is made to see if the byte count is *not* equal to zero and the Suppress Length Indicator (SLI) flag is equal to zero. If these conditions are present, the program desires an indication of incorrect length and the incorrect length bit in the channel status byte is set.
- Block 8
- ♦ The standard device byte is stored in the appropriate input/output channel registers and program control continues with the next instruction.

Note: On the 70/55 Processor, if the interrupt is a program controlled interrupt, the standard device byte is not stored.

Notes on Interrupt Servicing:

- 1. The device address is always stored in the input/output channel registers in scratch-pad memory if the interrupt is due to a device connected to the multiplexor channel. If the interrupt is due to a device on a selector channel, the device address is stored *only* if it is a device request interrupt.
- 2. If a main memory parity error occurs when fetching the subchannel registers, the channel control check bit in the channel status byte is set.

MULTI-PROCESSOR INSTALLATION

INTRODUCTION

♦ Installations where more than one computer shares peripheral equipment or work loads require extra machine-program communications. To enable this rapid signaling between processors independent of input/output operations the Direct Control feature is provided.

To signal a receiving processor (or processors) a Write Direct instruction is used to effect an external interrupt in the receiving processor. To enable the receiving processor to honor this external interrupt and complete the transfer, a Read Direct instruction is used (refer to Privileged Instructions section). This Write Direct action of one processor to another is analogous to a Supervisor Call instruction and corresponding interrupt of a user's program to the Interrupt Control State (P_3) .

The Direct Control feature is identical on the 70/35, 70/45 and 70/55 Processors, therefore permitting all three of the processors to be connected in any combination of up to six. Some typical cases for which this feature is used are:

Request use of a control file.

Notify that file access has been completed.

Notify back-up system that a processor machine failure has been detected.

Notify back-up system that a processor power failure has been detected.

Request assistance because of program overload.

Request for task assignments.

OPERATIONAL CHARACTERISTICS

♦ The 8-bit data byte transmitted from the out line of one processor to the in line of a second processor in a multi-processor installation by means of the Direct Control feature provides 256 code combinations. The code sets can be any required by the program including EBCDIC and ASCII with code interpretation being performed by the program.

When a transmitting processor issues a Write Direct instruction, an external interrupt is set in the receiving processor (specified by the I-Field of the Write Control instruction) in response to the signal. To service the interrupt, the receiving processor issues a Read Direct instruction to accept the control byte and then issues a Write Direct with an acknowledgement code to the transmitting processor. (Write Direct of an acknowledgement code does not require a return acknowledgement.) When an acknowledgement has been received from each of the receiving processors (if more than one connected), the transmitting processor may execute another transmission.

In the event of power failing in a processor, interrupt occurs to processor state P₄. In a multi-processor installation with the Direct Control feature, the failing processor issues a Write Direct instruction with a data byte of all zero bits to all processors it is connected to in the system.

Note: The Direct Control feature does not provide error checking on the data transmitted. When checking is required, it must be performed by program.

DIRECT CONTROL INTERFACE

♦ The Direct Control interface connects from two to six processors into a multi-processor complex. Each of the processors can have up to six direct control trunks which contain the signal lines that transmit and receive the direct control information. These signal lines function as follows:

Static Out Lines

♦ The Static Out lines are logically identical (common) on all trunks, (information on one trunk is identical to information of all other trunks). The state of these Static Out lines is established when a Write Direct instruction is executed and remains static until altered by a subsequent Write Direct instruction. Parity is not generated or checked on these lines. (See Write Direct instruction.)

Static In Lines

♦ The Static In lines provide the means for the receiving processor to receive 8-bit bytes of data from other transmitting processors via their Static Out lines. Each trunk may be uniquely sampled by a Read Direct instruction which specifies the desired trunk. (See Read Direct instruction.)

Signal Out Line

♦ The Signal Out line provides a signal to the other processors upon execution of a Write Direct instruction. The Direct Control Trunks (DCT) whose Signal Out lines are signaled is specified by the I-Field pattern of the instruction.

External Signal In Line

♦ The External Signal In line provides the means for receiving a signal from other processors via their Signal Out lines. The External Signal In line is logically connected to the external signal interrupt flag associated with each Direct Control Trunk (DCT) as indicated:

Trunk Signaled	External Interrupt Flag
DCT #1	1
DCT #2	2
DCT #3	3
DCT #4	4
DCT #5	5
DCT #6	6

Power Failure Line (PFND)

♦ The PFND line is logically identical on all Direct Control Trunks (DCT) in the complex. Its signal is normally up but is dropped upon detection of a power failure. The signal on this line remains down throughout the one millisecond of available program time remaining, and does not come up again until after power has been restored.

Power Failure Inhibit In Line (PFIR)

♦ The PFIR line provides the means for inhibiting a Read Direct instruction of the associated Static In lines when its signal is dropped. When the signal is dropped, all zeros are read by the receiving processor.

COMPLEX

DUAL-PROCESSOR | ♦ The following illustration is presented to demonstrate the manner in which two processors are interconnected. In this instance only one cable is required.




Figure 11. Dual-Processor Complex

MASTER/SATELLITE COMPLEX

♦ The Master/Satellite complex permits the master processor to communicate with its satellites and the satellites to communicate with the master processor. However, the satellites cannot communicate with each other. The following illustration demonstrates the manner in which the master processor interconnects with up to five satellite processors via the Direct Control Trunks (DCT).




Figure 12. Master/Satellite Complex

MAXIMUM MULTI-PROCESSOR COMPLEX

♦ The following illustration demonstrates the manner in which six processors may be interconnected so that any two processors may communicate.




Figure 13. Maximum Multi-Processor Complex

OPERATIONAL PROCEDURES

♦ The following sections are furnished to illustrate typical operational procedures when using the Direct Control feature. They are presented for *clarification only* and are not meant to imply fixed and firm standards. For a detailed description of the actual programming procedures, reference should be made to the applicable reference manuals.

Transmission Procedure

 $igoplus User\ Program \longrightarrow (P_1)$ The user program in Processing State (P_1) contains a Supervisor Call instruction with a Write Direct Interrupt Code. In addition, it contains the following parameters required when interrupt is effected to the operating system in processor state (P_3) :

Data Byte (8-bit code)

Signal Byte (specifies processor(s) to which Write Direct is addressed)

Return Address (for return to normal processing)

Operating System — (P_3) The operating system accepts the Supervisor Call Interrupt and issues a Program Control instruction to (P_2) . In addition, the location of the user parameters are saved, the processor is set to the Privileged Mode and a change made from (P_3) to (P_2) .

Supervisor Call Routine — (P_2) The Interrupt Weight is used to branch to the Supervisor Call routine where the Supervisor Call Interrupt Code is decoded and a branch is made to the required routine, in this case the Write Direct routine. The Write Direct routine then performs the following:

- 1. Checks to determine whether Write Direct instruction can be issued or must be stacked in queue.
- 2. Fetches the user parameters.
- 3. Sets Write Direct instruction I-Field to the Signal byte, the Address field to the Data byte, and the Return After Interrupt to the user Return Address in (P_1) .
- 4. Executes Write Direct instruction.
- 5. If no acknowledgement is received, sets control in Acknowledge queue.
- 6. Sets processor to non-privileged mode.
- 7. After interrupt, executes Program Control instruction and branch to user return address in (P_1) .

Response Procedure

 $igoplus Operating\ System \longrightarrow (P_3)$ The operating system accepts the Direct Control Interrupt and issues a Program Control instruction to (P_2) . In addition, the processor is set to privileged mode and a change made from (P_3) to (P_2) .

Response Procedure (Cont'd)

Read Direct Routine — (P_2) The Interrupt Weight is used to branch to the Read Direct routine. The Read Direct routine then performs the following:

- 1. Issues a Read Direct instruction to read the Data Byte.
- 2. Saves the Data Byte and the External Interrupt number (which corresponds to the transmitting processor) for user Read Direct processing.
- 3. Issues a Program Control instruction to (P₁) and sets processor to non-privileged mode.
- 4. Changes from (P_2) to (P_1) and branches to user Read Direct routine.

User Read Direct Routine — (P_1) Using the External Interrupt number, the user Read Direct routine determines the transmitting processor number and decodes the Data Byte to determine the type of action required.

If the Power Failure code (all zeros) is received, the processor that is down is removed from the system configuration and a return to normal processing is effected.

For all other codes received, a Write Direct acknowledgement is issued as follows:

- 1. Supervisor Call is issued with a Write Direct Interrupt Code.
- 2. A Write Direct instruction with a Data Byte of an Acknowledge Code and a return address of the user Read Direct routine is executed.

When the return is accomplished, the function specified by the Data Byte intially read is performed, and at the end of the Read Direct processing a branch is made back to the (P_1) program.

PRIVILEGED INSTRUCTIONS

INTRODUCTION

♦ The instructions described in this section are called *privileged instructions* and can only be executed if the non-privileged mode bit (bit position 15 in the Interrupt Status register) for the current state is zero.

In addition to the standard privileged instruction set, inclusion of the memory protect and/or the direct control optional features cause additional privileged instructions to be added.

INSTRUCTION FORMATS

RR Format

Op Co	ode]	R ₁	$ m R_2$
0	7	8	11	12 15

Description

lacklosh The RR format is used only by the Set Storage Key and the Insert Storage Key instructions. The contents of the general register specified by the R_1 field is the first operand. The general register specified by the R_2 field contains the second operand address.

SI Format

Op	Code		I_2		I	3,		D_1	
0	7	8		15	16	19	20		31

Description

♦ The SI format is used by the Program Control, the Write Direct, the Read Direct instructions and all input/output instructions. The first address (B_1/D_1) specifies the main memory location of the first operand. The second operand is the immediate byte in the I_2 field.

SS Format

Op	Code		L		E	3 ₁		D_1		E	32		D_2	
0	7	8		15	16	19	20		31	32	35	36		47

Description

♦ The SS format is used by the Load Scratch Pad and the Store Scratch Pad instructions. The location of the first operand is specified by the first address (B_1/D_1) , and the location of the second operand is specified by the second address (B_2/D_2) . The L field is the number of words in addition to the addressed word that are to be transferred.

INTERRUPT ACTION

♦ The following interrupt conditions can occur as a result of a privileged instruction:

Address Error

Addressing

♦ An address error interrupt occurs when an address specifies a location outside the available main memory of the particular installation. The operation is terminated at the point of error. The result data and condition code, if produced, are unpredictable. If the address of an instruction is invalid, the operation is suppressed.

Specification

- ♦ An address error interrupt occurs when:
 - 1. A Load Scratch Pad or Store Scratch Pad instruction specifies a first or second address which is not on a word boundary.
 - 2. Bits 28 through 31 of the second operand of a Set Storage Key or Insert Storage Key instruction are not zero.
 - 3. The memory protect feature is not installed and the protection key in the Interrupt Status register for the current program state is not zero.
 - 4. The Program Control instruction specifies an instruction address which is not on a halfword boundary.

In these error interrupt conditions, the operation is suppressed. The data in main memory and registers is unchanged.

Protection

♦ An address error interrupt occurs when the storage key and the protection key of the result location do not match. The operation is terminated. The result data is unpredictable. (This interrupt can occur only if the memory protect feature is installed.)

Privileged Operation

♦ A privileged operation interrupt occurs if execution of any privileged instruction is attempted and the non-privileged mode bit (bit position 15 in the Interrupt Status register) for the current state is 1. The operation is suppressed and the condition code, registers, and main memory are unaltered.

Operation Code Trap

- ◆ An operation code trap interrupt occurs under the following conditions:
 - 1. The memory protect feature is not installed and an attempt to execute a Set Storage Key or Insert Storage Key instruction is made.
 - 2. The direct control feature is not installed and an attempt to execute a Write Direct or Read Direct instruction is made.

SPECIAL CONSIDERATIONS

lacklosh The following sections outline programming rules which must be followed in order to maintain compatibility for programs which are to run on all three processors (70/35, 70/45, and 70/55).

Program Mask

♦ The contents of the P-Counter in scratch-pad memory associated with the current program state does not necessarily contain the active Program Mask. Programs should not address the P-Counter of the current program state via Load or Store Scratch Pad instructions and expect to effect or obtain the active Program Mask. While the 70/45 and 70/55 processors utilize a hardware register to contain the Program Mask (which is updated whenever a change of program state is made or a Set Program Mask instruction is executed), the 70/35 processor utilizes the P-Counter as the active Program Mask at all times.

Scratch-Pad Addresses

♦ The first address of the Load and of the Store Scratch Pad instructions specifies word locations 0–127 by the seven rightmost bits. Bits to the left of these must be zeros since the 70/35 processor incorporates the scratch-pad area as the lower 128-word portion of non-addressable memory. Addresses greater than 127 will specify portions of 70/35 non-addressable memory not containing scratch pad. This does not occur on the 70/45

Scratch-Pad Addresses (Cont'd)

and 70/55 processors as scratch pad is implemented separately and wraparound occurs module 128. (i.e., if location 127 is loaded, location zero may be loaded next.)

Next Instruction Address

♦ The contents of the P-Counter in scratch-pad memory associated with the current program state does not necessarily contain the Next Instruction Address (NIA). Programs should not address the P-Counter of the current program state via the Load or the Store Scratch Pad instructions and expect to effect a branch or obtain the address of the next instruction in sequence. While the 70/45 and 70/55 processors utilize the P-Counter as the NIA Register at all times, the 70/35 utilizes a hardware NIA Register. (The contents of the NIA-Field in the P-Counter are updated whenever a change of program state is to be effected or if the hardware NIA Register is to be used as a temporary utility register.)

Load Scratch Pad (LSP)

General Description

ullet Operands from main memory, starting with the storage location specified by the second address (B₂/D₂), are loaded in the scratch-pad memory starting at the location specified by the first address (B₁/D₁).

Format (SS)

D8			L	F	3,		D_1		В	3 ₂		D_2	
0	7	8	15	16	19	20	<u></u>	31	32	35	36		47

Condition Code

Interrupt Action

- ♦ Unchanged except when the P counter in scratch-pad memory is loaded.
- ♦ Privileged operation.

Address error:

Addressing.

Specification.

Notes

- ♦ 1. The L field provides an eight-bit count specifying the number of scratch-pad memory locations to be loaded. An initial count of zero specifies one word to be loaded.
 - 2. The first address specifies scratch-pad memory words 0 through 127 by the seven rightmost bits of the address. The bits to the left of the seven-bit address must be zero.
 - 3. The second address must be on a word boundary. (This is a program restriction.)
 - 4. The processor uses utility registers in scratch-pad memory to execute this instruction. If these registers are included in the range of this instruction results are unpredictable.

Store Scratch Pad (SSP)

General Description

ullet Operands from the scratch-pad memory, starting with the location specified by the first address (B_1/D_1) , are stored in main memory locations, starting with the location specified by the second address (B_2/D_2) .

Format (SS)

	DO	L		F	2		D_1		В			$\mathrm{D_2}$	
_	0 7	8	15	16	19	20		31	32	35	36		47

Condition Code

♦ Unchanged.

Interrupt Action

♦ Privileged operation.

Address error:

Addressing.

Specification.

Protection.

Notes

- ♦ 1. The L field provides an eight-bit count specifying the number of scratch-pad memory locations to be stored. An initial count of zero specifies one word to be stored.
 - 2. The first address specifies scratch-pad memory words 0 through 127 by the seven rightmost bits of the address. The bits to the left of the seven-bit address must be zero.
 - 3. The second address must be on a word boundary. (This is a program restriction.)

Program Control (PC)

General Description

♦ This instruction specifies the termination of program execution in the current state, and the initiation of another state under control of the immediate byte in the I_2 field. The address computed from the B_1/D_1 address components of the instruction is stored in the P counter of the state being terminated (bit positions 8–31).

Format (SI)

	82		${ m I}_2$			B_1		D ₁	
0	7	8		15	16	19	20		31

Condition Code

♦ The condition code indicators of the state being terminated are preserved in the state's P counter. The condition code in the P counter of the initiated state is then used to set the condition code indicators.

Interrupt Action

♦ Privileged operation.


Address error:

Addressing.

Specification.

Note

♦ 1. The immediate byte in the I₂ field of the instruction is divided into four subfields as follows:



Bits 8 through 10 are unused. The three bit unused portion must be zero.

Bit 11 is the program test bit. If bit 11 = 1, the program test mode is initiated. The program test interrupt bit is set in the Interrupt Flag register of the initiated state.

The scan of the Interrupt Flag register in the initiated state is delayed until after the first instruction of the initiated state is executed, at which time the scan is made in normal priority.

If bit 11 = 0, the program test mode is not initiated.

Note (Cont'd) Bits 12 through 14 are the direct state initiation bits. The three-bit direct state initiation codes that may be specified are as follows:

000 — Go to Machine Condition State P₄.

001 — Go to Interrupt Control State P₃.

010 — Go to Interrupt Response State P2.

011 — Go to Processing State P₁.

Programming Note: The leftmost bit of the three-bit direct state initiation field must be zero. (This is a programming restriction.)

 $Bit\ 15$ is the indirect control flag bit. If indirect state control is specified (bit 15=1), the three-bit direct state initiation field is ignored. The three-bit interrupted state identifier (ISI), which indicates the last state interrupted, specifies the state to be initiated. This information is contained in the Interrupt Status register of the state being terminated.

If bit 15 = 0, direct state initiation is used.

Idle (IDL)

General Description

♦ This instruction effects an idle mode within the processor by continuously branching back to itself.

Format (SI)

	80			I_2			B ₁ .		$\mathrm{D_{1}}$	
٦	0	7	8		15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Privileged operation.

Notes

- ♦ 1. When this instruction is operating with the I field zero, the Idle light of the console is on.
 - 2. Any interrupt occurring while the idle mode is in effect is taken (if permitted via the Interrupt Mask register).
 - 3. The B₁ and D₁ fields of this instruction must be zero.
 - 4. For normal programming, the I field must be zero. For maintenance programming, bits within the I field, have the following meaning:

Bit 15 = 1-set alarm inhibit.

Bit 14 = 1-reset alarm inhibit.

Bit 13 = 1-set inhibit simultaneity.

Bit 12 = 1-reset-inhibit simultaneity.

Diagnose (DIG)

General Description

♦ The purpose of this privileged instruction is to provide a means for facilitating maintenance techniques on the 70/35, 70/45 and 70/55 Processors. It is provided for the RCA Customer Service and Engineering Representatives and cannot be used for a program debugging aid.

The mechanics of this instruction are implemented differently for each of the three processors. The Diagnose instruction designed for the 70/35 Processor is unique to that processor, the one designed for the 70/45 is unique to that processor, and the one designed for the 70/55 is unique to that processor.

Format (SI)

							_			
	83			$\mathbf{I_2}$			B ₁		D_1	
0		7	8		15	16	19	20		31

Start Device (SDV)

General Description

lackloaiset The contents of the general register specified by B_1 are added to the D_1 field. The resultant sum identifies the channel and device to which the instruction applies. These are specified by bit positions 21 through 31 of the sum. The I-field is not used and must be zeros.

The channel address word in main memory location 72 contains the protection key to be used and the address of the first channel command word. The channel command word designated by the channel address word specifies the operation to be performed, the main memory area to be used, and the action to be taken when the operation is completed. The condition code indicates the result of the instruction.

Format (SI)

	9C			$\mathbf{I_2}$			B ₁		D_1]
-	0	7	8		15	16	19	20	31	_

Condition Code

- 0 input/output operation initiated and channel proceeding with execution.
 - 1 status bits stored in scratch-pad memory.
 - 2 busy or interrupt pending.
 - 3 inoperable.

(For a detailed description of the condition code settings, see Notes below.)

Interrupt Action

- Privileged operation.
- Notes
- ◆ 1. The address portion of this instruction specifies the device and channel as follows:

Bit	Positio	ons	
21	22	23	Channel Specified
0	0	0	Multiplexor
0	0	1	Selector No. 1
0	1	0	Selector No. 2
0	1	1	Selector No. 3
1	0	0	Selector No. 4
1	0	1	Selector No. 5
1	1	0	Undesignated
1	1	1	Selector No. 6

Bit positions 24 through 31 specify one of 256 possible devices.

- 2. The standard device byte and the channel status byte stored by the previous input/output instruction in scratch-pad memory is destroyed if the condition code at the completion of the Start Device instruction is 0 or 1.
- 3. Status storage (channel status byte and standard device byte), if required, occurs before the Start Device instruction terminates.
- 4. Condition Code 0 is set under the following conditions:

Notes (Cont'd)

- a. The device control electronics and the device specified are available.
- b. The Start Device instruction specifies a Sense command to a device that is inoperable.
- 5. Condition Code 1 indicates that either the channel status byte or the standard device byte has been stored in the channel registers in scratch-pad memory for the specified channel.

The channel status byte is stored under the following conditions:

- a. A parity error occurs while accessing the Channel Address Word (CAW) or a Channel Command Word (CCW). The channel control check bit in the channel status byte is set.
- b. The Memory Protect feature is not installed and the key in the CAW is not zero. The program check bit in the channel status byte is set.
- c. The main memory address specified in the CAW is not on a double word boundary. The program check bit in the channel status byte is set.
- d. The main memory address in the CCW specifies an address outside the available memory for the system. The program check bit in the channel status byte is set.

The standard device byte is stored under the following conditions:

- a. The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set.
- b. The Start Device instruction specifies a command which is other than a Sense command and the addressed device is inoperable. The device inoperable bit in the standard device byte is set.
- c. The specified device is busy but the device control electronics is not busy (i.e., tape rewinding, off-line seek to a random access device end bit in the standard device byte are set.
- 6. Condition Code 2 is set under the following conditions:
 - a. A selector channel is specified that is busy.
 - b. A selector channel is specified that has an interrupt pending (termination or external device request).
 - c. The multiplexor channel is specified and it is operating in burst mode.
 - d. The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device.
 - e. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending.
 - f. A burst mode operation is directed to the multiplexor and there is a termination interrupt pending on one of the attached device control electronics.
- 7. Condition Code 3 is set under the following conditions:
 - a. A selector channel is specified that is not in the system.
 - b. The specified device control electronics is inoperable.

Notes (Cont'd)

- 8. If the condition code is 1, 2 or 3 the input/output operation is not initiated.
- 9. Parity errors that occur while fetching the CAW or CCW or that occur after the input/output operation has been initiated do not cause a machine check interrupt. A channel interrupt occurs and the program is notified of the error via the channel status byte.
- 10. If the first CCW is a Transfer in Channel command the Start Device instruction terminates and the condition code is set to 0. However, the specified device control electronics recognizes this command as an illegal operation and causes a channel interrupt to occur.

Halt Device (HDV)

General Description

♦ The contents of the general register specified by B_1 are added to the D_1 field, and the resultant sum identifies the channel to be halted. The channel is specified by bit positions 21 through 23 of the sum. If a multiplexor is specified, bit positions 24 through 31 of the sum identify the device to be halted. The I field is not used and must be zeros. Bufferred devices operating off-line, and independent of the channel/device control electronics, cannot be stopped by using this instruction. The condition code specifies the results of the instruction.

Format (SI)

	9E	I_2			\mathbf{B}_{1}		D_1	
•	0 7	8	15	16	19	20		31

Condition Code

- \bullet 0 not busy.
 - 1 standard device byte stored in scratch-pad memory.
 - 2 termination accepted.
 - 3 inoperable.

(For a detailed description of the condition code settings, see Notes below.)

Interrupt Action

- Privileged operation.
- Notes
- ◆ 1. The address portion of this instruction specifies the device and channel as follows:

Bit	Positio	ons				
21	22	23	Channel Specified			
0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	Multiplexor Selector No. 1 Selector No. 2 Selector No. 3 Selector No. 4 Selector No. 5 Undesignated			
1	1	1	Selector No. 6			

Bit positions 24 through 31 specify one of 256 possible devices.

- 2. If a device operating on a selector channel is to be halted, the device number does *not* have to be specified.
- 3. The channel address word in main memory location 72 and the channel command word are *not* used by this instruction.
- 4. A termination interrupt occurs when any input/output operation is terminated. Status bits are stored in scratch-pad memory when the termination interrupt occurs.
- 5. All five flags in CCR-II are cleared if the Halt Device instruction is accepted. Therefore, upon termination, the incorrect length counter in the channel status byte is set if the count is not zero.

Notes (Cont'd)

- 6. A Halt Device instruction that specifies a multiplexor channel that is operating in the burst mode must specify a device that is operating in the burst mode.
- 7. Condition Code 0 is set under the following conditions:
 - a. The device control electronics or the device specified on the multiplexor channel is not busy. No termination is required.
 - b. A selector channel or the multiplexor channel operating in burst mode is specified and it is not busy. No termination is required.
 - c. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending. No termination is required.
- 8. Condition Code 1 indicates that the specified device is on the multiplexor channel and that the standard device byte has been stored in the channel registers in scratch-pad memory for the multiplexor channel. The channel status byte is never stored.

The standard device byte is stored under the following conditions:

- a. The specified device indicates that a device request interrupt pending condition is present. The external device request interrupt pending bit in the standard device byte is set.
- b. The specified device is busy but the device control electronics is not busy (i.e., tape rewinding). The device busy bit in the standard device byte is set.
- c. The specified device is inoperable. The device inoperable bit in the standard device byte is set.
- 9. Condition Code 2 is set under the following conditions:
 - a. A selector channel is specified that is busy.
 - b. The multiplexor channel is specified and it is operating in the burst mode.
 - c. The multiplexor channel is specified and the addressed device control electronics and device are busy.
- 10. Condition Code 3 is set under the following conditions:
 - a. A selector channel is specified that it is not in the system.
 - b. The specified device control electronics is inoperable.
- 11. Status storage (standard device byte), if required, occurs before the Halt Device instruction terminates.

Test Device (TDV)

General Description

lack The contents of the general register specified by B_1 are added to the D_1 field. The resultant sum identifies the channel and device to which the instruction applies. These are specified by bit positions 21 through 31 of the sum. The I-field is not used and must be zeros. The condition code specifies the results of the instruction.

Format (SI)

	9D		I_2		B_1		$\mathrm{D_{i}}$	
•	0 7	8	15	16	19	20		31

Condition Code

- ♦ 0 available.
 - 1 standard device byte stored in scratch-pad memory.
 - 2 busy or interrupt pending.
 - 3 inoperable.

(For a detailed description of the condition code settings, see Notes below.)

Interrupt Action

ction

Notes

- Privileged operation.
- ♦ 1. The address portion of this instruction specifies the device and channel as follows:

Bit	Positio	ons				
21	22	23	Channel Specified			
0	0	0	Multiplexor			
0	0	1	Selector No. 1			
0	1	0	Selector No. 2			
0	1	1	Selector No. 3			
1	0	0	Selector No. 4			
1	0	1	Selector No. 5			
1	1	0	Undesignated			
1	1	1	Selector No. 6			
	1					

Bit positions 24 through 31 specify one of 256 possible devices.

- 2. The channel address word in main memory location 72 and the channel command word are not used by this instruction.
- 3. Status storage (standard device byte), if required, occurs before the Test Device instruction terminates.
- 4. Condition Code 0 is set if the device control electronics and the device are available.

Note: There may be pending interrupts on the multiplexor channel that would prohibit a burst mode operation to be initiated.

5. Condition Code 1 indicates that the standard device byte has been stored in the channel registers in scratch-pad memory for the specified channel. The channel status byte is never stored by this instruction.

The standard device byte is stored under the following conditions:

a. The specified device control electronics on the multiplexor channel indicates that a device request interrupt pending condition

Notes (Cont'd)

- is present. The external device request interrupt pending bit in the standard device byte is set.
- b. The specified device is busy but the device control electronics is not busy (i.e., tape rewinding, off-line seek to a random access device). The device busy bit in the standard device byte is set.
- c. The specified device is inoperable. The device inoperable bit in the standard device byte is set.
- 6. Condition Code 2 is set under the following conditions:
 - a. A selector channel is specified that is busy.
 - b. A selector channel is specified that has an interrupt pending (termination or external device request.)
 - c. The multiplexor channel is specified and it is operating in burst mode.
 - d. The multiplexor channel is specified and the addressed device control electronics is busy with addressed or non-addressed device.
 - e. The multiplexor channel is specified and the addressed device control electronics has a termination interrupt pending.
- 7. Condition Code 3 is set under the following conditions:
 - a. A selector channel is specified which is not in the system.
 - b. The specified device control electronics is inoperable.
 - c. A device is specified that is not in the system.

Check Channel (CKC)

General Description

ullet The contents of the general register specified by B_1 are added to the D_1 field, and the resultant sum identifies the input/output channel to be tested. This is specified by bit positions 21 through 23 of the sum. Only the channel is tested.

Format (SI)

9 F			I_2			\mathbf{B}_{1}		D_1	
0	7	8		15	16	19	20		31

Condition Code

- ♦ 0 a. The specified selector channel is not busy and has no interrupts pending.
 - b. The specified multiplexor channel is not operating in the burst mode
 - 1 The specified selector channel has an external device request interrupt pending.
 - 2 a. The specified selector channel is busy or has a terminating interrupt pending.
 - b. The specified multiplexor is operating in the burst mode.
 - 3 A selector channel is specified that is not in the system.

Interrupt Action

Privileged operation.

Notes

♦ 1. The address portion of this instruction specifies the channel to be tested as follows:

Bit	Positio	ns	Channel Specified				
21	22	23					
0	0	0	Multiplexor				
0	0	1	Selector No. 1.				
0	1	0	Selector No. 2.				
0	1	1	Selector No. 3				
1	0	0	Selector No. 4				
1	0	1	Selector No. 5				
1	1	0	Undesignated				
1	1	1	Selector No. 6				

- 2. The channel address word in main memory location 72 and the channel command word are not used by this instruction.
- 3. The device address (bit positions 24 through 31 of the sum) is not used by this instruction.
- 4. Status bits (channel status byte and standard device byte) are not stored in scratch-pad memory by this instruction.
- 5. Current operations proceeding in the specified channel are unaffected by this instruction.

Insert Storage Key (ISK)

General Description

ullet The storage key of the 2,048-byte main memory block, which is located at the address contained in the general register specified by the second address (R₂), is inserted in the general register specified by the first address (R₁).

Format (RR)

	09			R_1		R_2
0		7	8	11	12	15

Condition Code

Interrupt Action

♦ Unchanged.

♦ Privileged operation.

Address error:

Addressing.


Specification.

Operation code trap (if the memory protect feature is not installed).

Notes

- ♦ 1. The general register specified by the second address (R₂) contains the location of the 2,048-byte main memory block in bits 8 through 20. Bits 0 through 7 and 21 through 27 are ignored. Bits 28 through 31 must be zero.
 - 2. When the four-bit storage key is inserted into bits 24 through 27 of the general register specified by the first address, bits 0 through 23 are unaltered and bits 28 through 31 are made zero.
 - 3. The address of the storage key for a specific 2,048-byte main memory block is specified in R_2 by a binary count as shown in the following examples:

Storage Key Address in R,



Set Storage Key (SSK)

General Description

igoplus The storage key of a 2,048-byte main memory block located at the address contained in the general register specified by the second address (R₂) is set according to the value contained in the register specified by the first address (R₁).

Format (RR)

	08			$R_{_1}$]	R_2
0		7	8	11	12	15

Condition Code

♦ Unchanged.

Interrupt Action

♦ Privileged operation.

Address error:

Addressing.

Specification.

Operation code trap (if the memory protect feature is not installed).

- ♦ 1. Bits 8 through 20 of the register specified by the second address (R₂) contain the location of the storage key for a 2,048-byte main memory block. Bits 0 through 7 and 21 through 27 are ignored. Bits 28 through 31 must be zero.
 - 2. Bits 24 through 27 of the general register specified by the first address (R₁) contain the four-bit storage key to be assigned. Bits 0 through 23 and 28 through 31 are ignored.
 - 3. The address of the storage key for a specific 2,048-byte main memory block is specified in R₂ by a binary count (see examples under Insert Storage Key description).

Write Direct (WRD)

General Description

lack The eight-bit byte specified by the first address (B₁/D₁) is accessed and transmitted to all units via the Static Out lines. The eight-bit I field specifies the Signal Out lines to be pulsed. The Static Out lines remain as specified until the next Write Direct instruction.

Format (SI)

	84			$\mathbf{I_2}$			\mathbf{B}_{1}		D_{1}	
0		7	8		15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Privileged operation.

Address error:

Addressing.

Operation code trap (if Direct Control option is not installed).

Notes

1. Each trunk has only one Signal Out line and is pulsed according to the following pattern:

$\underline{\textit{I-Field}}$	$\underline{Trunk}(s)$ Pulsed
Bit $0=1$	Six
Bit $1 = 1$	Five
Bit $2 = 1$	Four
Bit $3 = 1$	Three
Bit $4 = 1$	Two
Bit $5=1$	One
Bit $6 = 0$	Reserved (Must be zero)
Bit $7 = 0$	Reserved (Must be zero)

More than one I-Field bit may be set to 1 providing pulses for sending over more than one direct control trunk. This permits sending the same byte to all processors connected to the transmitting processor.

2. A processor cannot Write Direct to itself. The I-Field bit associated with the transmitting processor must always be reset to zero. (This is a programming restriction.)

Read Direct (RDD)

General Description

♦ The eight-bit I field specifies one of up to five possible sets of Direct Control trunks to be sampled. The sampled eight-bit byte is transferred to the main memory location specified by the first address (B_1/D_1) from the Static In lines.

Format

Ţ	85	\mathtt{I}_2			B_1		D_1	
-	0 7	8	15	16	19	20	31	

Condition Code

♦ Unchanged.

Interrupt Action

♦ Privileged operation.

Address error:

Addressing.

Protection.

Operation code trap (if Direct Control option is not installed).

Notes

◆ 1. Each of the six Direct Control trunks has a set of Direct In lines which are sampled according to the following pattern:

$\underline{\textit{I-Field}}$	Trunk Sampled
Bit $0 = 1$	Six
Bit $1 = 1$	Five
Bit $2=1$	Four
Bit $3 = 1$	Three
Bit $4 = 1$	Two
Bit $5=1$	One
Bit $6 = 0$	Unused (Must be zero)
Bit $7 = 0$	Unused (Must be zero)

The program must specify only one I-Field bit set to 1, otherwise results of the instruction are unpredictable.

- 2. A processor cannot Read Direct to itself. The I-Field bit associated with the receiving processor must always be reset to zero. (This is a programming restriction.)
- 3. This instruction may be prolonged by the presence of a HOLD signal. If so, timer updating may be skipped. However, I/O servicing will not be affected.

PROCESSOR STATE CONTROL INSTRUCTIONS

INTRODUCTION

igoplus There are two control instructions that can be used in the *Processing State (P₁)*. These instructions are Supervisor Call, and Set Program Mask. These instructions can also be executed in any other state.

The Supervisor Call instruction enables the program to switch from any state to the *Interrupt Control State* (P_3) . Through this operation a program in any processor state can communicate with and initiate the *Interrupt Control State* (P_3) programs.

The Set Program Mask instruction permits the user to specify whether or not the program is to be interrupted for any of the following errors:

- 1. significance error.
- 2. exponent underflow.
- 3. decimal overflow.
- 4. fixed-point overflow.

The execution of the Set Program Mask instruction causes the condition code and program mask bits in the P counter of the state in which the system is operating to be set to the value specified by the instruction. This instruction always changes the condition code.

INSTRUCTION FORMAT

RR Format

	Op Code			R_1	F	\mathcal{R}_2
0		7	8	11	12	15

Description

igspace The RR format is used for the Supervisor Call and Set Program Mask instructions. For the Set Program Mask instruction, the R₂ field is ignored. The contents of the general register specified by the R₁ field form the first operand.

For the Supervisor Call instruction, the R_1 and R_2 fields are combined to become an immediate operand. This operand does not refer to any register, but is a value which is placed in the Interrupt Status Register (ISR) of the initiated state to provide communication with the software in this state.

CONDITION CODE UTILIZATION

♦ The condition code is changed by the Set Program Mask instruction. The condition code and program mask bits of the current P counter are replaced by the contents of the general register (bits 2-7) specified by the first address of the instruction.

INTERRUPT ACTION

♦ No error interrupts can occur as a result of using the instructions in this section. The Supervisor Call instruction causes an interrupt, but this interrupt is the desired result of its execution.

Supervisor Call (SVC)

General Description

igspace The R_1 and R_2 fields provide an interruption code and this code is placed into the rightmost byte of the Interrupt Status Register (ISR) of the program state in which this instruction is issued. The supervisor call interrupt flag bit (priority 21) is set in the Interrupt Flag register and a program interrupt may occur depending on the associated mask bit in the Interrupt Mask register of the current state.

Format (RR)

	OA			R_1		${f R_2}$
0		7	8	11	12	15

Condition Code

Unchanged.

Interrupt Action

♦ None.

Note

♦ If a higher priority interrupt is honored upon executing this instruction, the flag bit (priority 21) will be set and the Supervisor Call byte stored in the ISR so that when it is honored, the results are independent of any higher priority interrupts.

Set Program Mask (SPM)

General Description

igoplus Bits 2-7 of the general register specified by the first address (R₁) establish new program masks and condition code setting for the current program state.

Format (RR)

	04			R_1			
0		7	8		11	12	15

Condition Code

lackloaise The condition code is set according to bits 2 and 3 of the general register specified by R_1 as follows:

Condition Code Setting

2	3	Result
0 0 1 1	0 1 0 1	Set condition code 0 (zero). Set condition code 1. Set condition code 2. Set condition code 3.

Program Mask

lacklosh The program mask is set according to bits 4-7 of the general register specified by R_1 as follows:

Program Mask Setting

Bit	Result
4 5 6 7	Fixed-point overflow. Decimal overflow. Exponent underflow. Significance error.

Note

♦ The contents of the P-counter and the register specified by the first address are unaltered.

FIXED-POINT INSTRUCTIONS

INTRODUCTION

♦ Using fixed-point instructions, binary arithmetic is performed on operands used as addresses, index quantities, counts, and fixed-point data. Generally, the operands involved are 32 bits long and signed. One of the general registers always holds one operand. The other operand is in either main memory or in a general register. Negative quantities are in the two's-complement form.

This instruction set performs the following functions:

- 1. loading.
- 2. storing.
- 3. comparing.
- 4. shifting.
- 5. sign control.
- 6. radix conversion of fixed-point operands.
- 7. adding.
- 8. subtracting.
- 9. multiplying.
- 10. dividing.

CICN

The result of all sign control, compare, shift, add, and subtract operations is reflected in the condition code.

DATA FORMAT

◆ A fixed-length format of a one-bit sign followed by the integer field makes up fixed-point numbers. In one of the general registers, the number is a 31-bit integer field. The complete 32-bit register is occupied by the fixed-point quantity and sign. A 64-bit operand, with a 63-bit integer field, is used by some shift, multiply, and divide instructions. A pair of adjacent registers, addressed by the even address of the leftmost register, contains these longer operands. The sign-bit of the rightmost register becomes part of the integer field. The same register can be specified for both operands in register-to-register operations (except for the Divide instructions). In main memory, fixed-point operands are in either a 32-bit word or a 16-bit halfword. The integer fields are then either 31 bits or 15 bits. Radix conversion operations always use a 64-bit decimal field. Integral storage boundaries for these units of data must be observed. Halfword, full-word, or double-word operands are addressed with one, two, or three low-order address bits set to zero. Half-word operands are extended to full words when they are fetched from main memory and used as a full-word operand.

Halfword Fixed-Point Number

SIG	N	15-bit Integer	
0	1		15

Full-word Fixed-Point Number

- 1	BIGN	91-nir
Į		Integer
	0	1 31

01 1:4

REPRESENTATION OF NUMBERS

♦ All fixed-point operands are treated as signed integers. True binary notation with a sign bit of zero is the representation of positive numbers. Two's-complement notation with a sign bit of one is the representation of negative numbers. To obtain the two's complement of a number, the value of each bit is changed and a one is added to the low-order bit.

REPRESENTATION OF NUMBERS (Cont'd)

This number representation can be regarded as the low-order part of an infinitely long representation of the number. A positive number has all zero bits, including the sign, to the left of the most significant bit of the number. A negative number has all one bits, including the sign, to the left of the most significant bit of the number. When an operand is to be extended with high-order bits, the extension is made by prefixing the operand with bits equal to the high-order bit of the operand.

A negative zero is not included in two's-complement notation. In the number range, the set of positive numbers is one less than the set of negative numbers. The *maximum* negative number is made up of an all-zero integer field with a one-bit sign. The maximum positive number consists of all 1's in the integer field with a zero-bit sign. The complement of the maximum negative number cannot be represented in the processor. For example, on a subtraction from zero that produces the complement of the maximum negative number, a fixed-point overflow exception is noted and the number remains unchanged. If the final result is within the representable range, then an overflow does not result (such as a subtraction from minus one). The representation of the product of two maximum negative numbers is a double-length positive number.

An overflow carries into the leftmost bit, which is the sign, and changes it. In algebraic shifting, however, the sign bit is unchanged even when significant bits in a shift left instruction are shifted out.

INSTRUCTION FORMATS

♦ The following three formats (RS, RX, RR) are used for fixed-point operations:

RS Format

	Op Code			$R_{_{1}}$		\mathbf{R}_3		$\mathbf{B_2}$		D_2	
0		7	8	11	12	15	16	19	20	31	_

Description

igoplus An address is formed by adding the contents of the general register specified by B_2 to the displacement of field D_2 . The address formed is that of the main memory location of the second operand in the Load and Store Multiple instructions. In the shift operations, the result formed designates the amount of shift. The R_1 and R_3 fields specify the general register boundaries for Load and for Store Multiple instructions. In shift operations, R_1 specifies the general register holding the first operand, and R_3 is ignored.


RX Format

	Op Code			R_1		X_2		$\mathrm{B_2}$	$\mathrm{D_2}$		
0		7	8	11	12	15	16	19	20	3	1

Description

igspace An address is formed by adding the contents of general registers specified by the X_2 and B_2 fields to the displacement field D_2 . This address specifies the main memory location of the second operand in the operation. The R_1 field designates the general register containing the first operand.

RR Format



Description

igoplus In this format, the R_1 field specifies the general register holding the first operand. The R_2 field specifies the general register holding the second operand. The same register can be specified for both operands.

Notes

- ♦ 1. A zero in an X₂ or B₂ field indicates there is no corresponding address component to enter in the forming of an address in either the RX or RS format.
 - 2. Except for the instructions Store and Convert to Decimal, results of fixed-point operations replace the first operand.
 - 3. Except for storing the result, the contents of general registers and main memory locations used in the operations are not changed.
 - 4. It is possible to designate the same general register both for operand locations and for address modification. Address modification occurs prior to operation execution.

CONDITION CODE UTILIZATION

♦ The condition code indicates the results of fixed-point sign control, add, subtract, shift, and compare instructions. The code is not changed by any other fixed-point instruction. Decision making by branch on condition operations can be done after those instructions which set the code.

For most arithmetic instructions, the Condition Codes 0, 1, or 2 indicate respectively a zero, less than zero, or greater than zero result. Condition Code 3 is set for overflow result. In comparison instructions, the Condition Codes 0, 1, or 2 indicate that the first operand is equal to, less than, or greater than the second operand. In add and subtract logical instructions, the Condition Codes 2 and 3 indicate either a zero or non-zero result with a carry from the sign bit. The Condition Codes 0 and 1 indicate the same conditions with no carry out of the sign position. Instructions that cause the condition code to be set and the meaning of the setting are as follows:

Instruction		Condition	Code Setting	
Instruction	o	1	2	3
Add Word	Zero	< Zero	> Zero	Overflow
Add Halfword	Zero	< Zero	> Zero	Overflow
Add Logical	Zero	Not Zero	Zero Carry	Carry
Compare Word	Equal	Low	High	
Compare Halfword	Equal	Low	High	
Load and Test	Zero	< Zero	> Zero	
Load Complement	Zero	< Zero	> Zero	Overflow
Load Negative	Zero	< Zero		
Load Positive	Zero		> Zero	Overflow
Shift Left Double	Zero	< Zero	> Zero	Overflow
Shift Left Single	Zero	< Zero	> Zero	Overflow
Shift Right Double	Zero	< Zero	> Zero	
Shift Right Single	Zero	< Zero	> Zero	
Subtract Word	Zero	< Zero	> Zero	Overflow
Subtract Halfword	Zero	< Zero	> Zero	Overflow
Subtract Logical		Not Zero	Zero Carry	Carry

INTERRUPT ACTION

◆ The following interrupt conditions can occur as a result of fixed-point instructions:

Address Error

Addressing

♦ An address error interrupt occurs when an address specifies a location outside the available main memory. The operation is terminated at the point of error. The result data and the condition code, if produced, are unpredictable.

Specification

- ♦ An address error interrupt occurs when an instruction specifies a:
 - 1. Full-word operand that is not located on a 32-bit boundary.
 - 2. Halfword operand that is not located on a 16-bit boundary.
 - 3. Double-word operand that is not located on a 64-bit boundary.
 - 4. Register with an odd-numbered address when using an even/odd pair containing a 64-bit operand.

The instruction is suppressed. The condition code, data in main memory, and registers remain unchanged.

Protection

♦ An address error interrupt occurs when the storage key and the protection key of the result location do not match. The operation is suppressed and the condition code and data in the registers and main memory are unaltered. The only exception is the Store Multiple instruction which is terminated. The amount of data stored is unpredictable. (This interrupt can only occur if the memory protect feature is installed.)

Data Error

♦ A data error interrupt occurs when an invalid digit or sign code of the decimal operand is encountered in the Convert to Binary instruction. The operation is suppressed and the condition code and data in the register and main memory are unaltered.

Fixed-Point Overflow

♦ A fixed-point overflow interrupt occurs when the results overflow in sign control, add, subtract or shift operations. The operation is completed by placing the truncated result in the register and setting Condition Code 3. Overflow bits are lost. If the fixed point program mask bit is reset, interrupt will not occur and the flag in the IFR will not be set.

Divide Error

♦ A divide error interrupt occurs when the quotient would exceed the register size in division, or the result of a Convert to Binary instruction exceeds 31 bits. The operation is suppressed and the data in the registers remains unaltered.

Load Word (LR) (L)

General Description

igoplus The operand specified by the second address (R₂ or X₂/B₂/D₂) is loaded into the general register specified by the first address (R₁).

Format (RR)

	(LR) 18			$R_{_1}$	$ m R_{2}$		
_	0	<u>, , , , , , , , , , , , , , , , , , , </u>	$\overline{}$	8	11	12	15

(RX)

(L)	58			R ₁	2	ζ,]	B_2		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification (RX format).

Note

♦ The operand in the register or main memory location specified by the second address remains unchanged.

Load Halfword (LH)

General Description

igoplus The halfword operand in the main memory specified by the second address $(X_2/B_2/D_2)$ is loaded into the general register specified by the first address (R_1) .

Format (RX)

	48			R_1		X_2	1111111	\mathbf{B}_2	D_2]
•	0	7	8	11	12	15	16	19	20	31	_

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

- ♦ 1. When the halfword (second operand) is fetched from main memory, it is expanded to a full word by propagating the sign-bit value through the 16 high-order positions of the receiving register.
 - 2. The operand specified by the second address is unaltered.

Load and Test (LTR)

General Description

igoplus The operand in the register specified by the second address (R_2) is loaded into the general register specified by the first address (R_1) . The condition code is determined by the magnitude and the sign of the loaded operand.

Format (RR)

12			R_1]	R_2
0	7	8	11	12	15

Condition Code

- ♦ 0 result is zero.
 - 1 result is less than zero.
 - 2 result is greater than zero.
 - 3 not used.

Interrupt Action

♦ None.

- ♦ 1. The same register can be specified for both R₁ and R₂. If this is done, the operation is equivalent to a test with no data movement.
 - 2. The operand specified by the second address (R2) is unaltered.

Load Complement (LCR)

General Description

lack The two's complement of the operand in the register specified by the second address (R_2) is loaded into the general register specified by the first address (R_1) . The condition code is determined by the magnitude and the sign of the loaded operand.

Format (RR)

13	13		R_1	$ m R_2$	
0	7	8	11	12	15

Condition Code

- ♦ 0 result is zero.
 - 1 result is less than zero.
 - 2 result is greater than zero.
 - 3 overflow.

Interrupt Action

♦ Fixed-point overflow.

- ♦ 1. Zero operands remain constant and unchanged under complementation.
 - 2. A fixed-point overflow interrupt occurs when the maximum negative number is complemented.
 - 3. The operand specified by the second address is unaltered.

Load Positive (LPR)

General Description

lack The operand in the register specified by the second address (R₂) is made positive, if negative, and loaded into the general register specified by the first address (R₁). In loading the absolute value of the operand, negative numbers are complemented and positive numbers remain unaltered. The magnitude of the absolute value determines the condition code.

Format (RR)

10	10		R_1	$ m R_2$		
0	7	8	11	12	15	

Condition Code

- ♦ 0 result is zero.
 - 1 not used.
 - 2 result greater than zero.
 - 3 overflow on complement.

Interrupt Action

Fixed-point overflow.

- ♦ 1. A fixed-point overflow interrupt exists if a maximum negative number is complemented.
 - 2. The operand specified by the second address is unaltered.

Load Negative (LNR)

General Description

igoplus The two's complement of the operand in the register specified by the second address (R_2) is loaded into the general register specified by the first address (R_1) . In loading the operand value, positive numbers are complemented and negative numbers remain unaltered. The magnitude of the loaded value determines the condition code setting.

Format (RR)

11			R_1		R_2
0	7	8	11	12	15

Condition Code

- ♦ 0 result is zero.
 - 1 result is less than zero.
 - 2 not used.
 - 3 not used.

Interrupt Action

♦ None.

- ♦ 1. A zero operand is not altered and retains a positive sign.
 - 2. The operand specified by the second address is unaltered.

Load Multiple (LM)

General Description

♦ The set of general registers, beginning with the register specified by the first address (R_1) and ending with the register specified by the third address (R_3) , is loaded with operands from main memory. The second address (B_2/D_2) specifies the main memory location of the first word to be loaded. Loading of the general registers continues in the ascending order of their addresses beginning with the register specified by R_1 . As many words as needed are fetched from the main memory location specified, continuing up to, and including, the register specified by R_3 .

Format (RS)

	98			R ₁		R_3		\mathbf{B}_2		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20	31	<u>-</u>

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

- ♦ 1. If R₁ and R₃ specify the same register, only one word is loaded.
 - 2. If the register specified by R_3 is less than the register specified by R_1 , wrap-around occurs from register 15 to 0.
 - 3. The operands specified by the second address are unaltered.

Add Word (AR) (A)

General Description

ullet The operand specified by the first address (R_1) is added to the operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ and the sum is placed in the general register specified by the first address (R_1) . The magnitude and the sign of the sum determine the condition code setting.

Format (RR)

(AR) 1A			R ₁		R_2
0	7	8	11	12	15

(RX)

(A) 5A			R_1		\mathbf{X}_2		B_2		$\mathrm{D_2}$	
0	7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 sum is zero.
 - 1 sum is less than zero.
 - 2 sum is greater than zero.
 - 3 overflow.

Interrupt Action

- ♦ Fixed-point overflow.
- ◆ Address error:

Addressing (RX format).

Specification (RX format).

- ◆ 1. All 32 bits of both operands participate in the addition. If the highorder numeric bit position of the result and the carries out of the sign bit position disagree, an overflow condition exists. The overflow does not alter the sign bit created by the carries.
 - 2. A negative overflow results in a positive sum and a positive overflow results in a negative sum with overflow bits being lost.
 - 3. A zero result is always positive.
 - 4. The operand specified by the second address is unaltered.

Add Halfword (AH)

General Description

ullet The halfword operand specified by the second address $(X_2/B_2/D_2)$ is added to the operand specified by the first address (R_1) and the sum is placed into the register specified by the first address (R_1) . The sign and the magnitude of the sum determine the condition code setting.

Format (RX)

4.4	A		$R_{_1}$		\mathbf{X}_2		B_{2}		D_2	
0	7	8	11	12	15	16	19	20		31

Condition Code

- lacktriangle 0 sum is zero.
 - 1 sum is less than zero.
 - 2 sum is greater than zero.
 - 3 overflow

Interrupt Action

- ♦ Fixed-point overflow.
- ◆ Address error:

Addressing.

Specification.

- ▶ 1. The halfword in main memory specified by the second address is expanded to full-word length prior to the addition by propagating the sign bit value through the high-order 16 positions. The addition is completed by adding all 32 bits of both operands.
 - 2. An overflow exists if the high-order numeric result bit and the carry out of the sign-bit position disagree. The sign is not corrected after overflow occurs. A negative overflow results in a positive sum and a positive overflow results in a negative sum with the overflow bits being lost.
 - 3. The operand specified by the second address is unaltered.

Add Logical (ALR) (AL)

General Description

♦ The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is logically added (32-bit unsigned) to the operand specified by the first address (R_1) . The sum is placed in the general register specified by the first address. The condition code is determined by the relation of the sum to a zero number and the occurrence of a carry out of the sign bit position. An overflow on such carries is not recognized and does not set an interrupt condition.

Format (RR)

(ALR) 1E			$R_{_1}$	I	R_2
0	7	8	11	12	15

(RX)

(AL) 5E			R_1		\mathbf{X}_2		\mathbf{B}_2		D_2	
0	7	8	11	12	15	16	19	20	31	•

Condition Code

- lacktriangle 0 sum is zero and no carry.
 - 1 sum is not zero and no carry.
 - 2 sum is zero with a carry.
 - 3 sum is not zero with a carry.

Interrupt Action

◆ Address error:

Addressing (RX format). Specification (RX format).

- ♦ 1. All 32 bits of the operands participate in the logical addition.
 - 2. The operand specified by the second address is unaltered.

Subtract Word (SR) (S)

General Description

♦ The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is subtracted from the operand specified by the first address (R_1) and the difference is placed in the general register specified by the first address (R_1) . The magnitude and the sign of the difference determine the condition code setting.

Format (RR)

(SR) 1B			R_1	:	R_2
0	7	8	11	12	15

(RX)

(S)	5B			$R_{_1}$		\mathbf{X}_2		\mathbf{B}_2	_	D_{2}	
0		7	8	11	12	15	16	19	20	Ę	31

Condition Code

- ♦ 0 difference is zero.
 - 1 difference is less than zero.
 - 2 difference is greater than zero.
 - 3 overflow.

Interrupt Action

♦ Fixed-point overflow.

Address error:

Addressing (RX format).

Specification (RX format).

- ◆ 1. The operation is accomplished by adding the one's complement of the second operand and a one in the low-order position of the first operand. The one's complement of a number is obtained by changing all the 1 bits to 0 bits and all the 0 bits to 1 bits. All 32 bits are involved in the operation. An overflow exists if the high-order numeric result bit and the carry out of the sign bit position disagree.
 - 2. The difference between a maximum negative number and another maximum negative number is zero with no overflow.
 - 3. When the same register is specified for R_1 and R_2 , the operation is equivalent to clearing R_1 to zero.
 - 4. The operand specified by the second address is unaltered.

Subtract Halfword (SH)

General Description

♦ The halfword operand specified by the second address $(X_2/B_2/D_2)$ is expanded and subtracted from the operand specified by the first address (R_1) . The difference is placed in the general register specified by R_1 . The sign and the magnitude of the difference determine the condition code setting.

Format (RX)

4B		R_1		2	\mathbf{X}_2		B_{2}		$\mathrm{D_2}$	
0	7	8	11	12	15	16	19	20		31

Condition Code

- lacktriangle 0 difference is zero.
 - 1 difference is less than zero.
 - 2 difference is greater than zero.
 - 3 overflow.

Interrupt Action

♦ Fixed-point overflow.

Address error:

Addressing.

Specification.

- ♦ 1. The halfword in main memory specified by the second address is expanded to full-word length by propagating the sign bit value through the 16 high-order positions.
 - 2. The subtraction is completed by adding the one's complement of the second operand and a one in the low-order position of the first operand. All 32 bits are involved in the operation.
 - 3. An overflow exists if the high-order numeric result bit and the carry out of the sign bit position disagree.
 - 4. The operand specified by the second address is unaltered.

Subtract Logical (SLR) (SL)

General Description

♦ The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is logically subtracted (32-bit unsigned) from the operand specified by the first address (R_1) . The difference is placed in the general register specified by the first address. The condition code is determined by the relation of the sum to a zero number and the occurrence of a carry out of the sign bit position. An overflow on such carries is not recognized and does not set an interrupt condition.

Format (RR)

(SLR) 1F			R_1		R_2
0	7	8	11	12	15

(RX)

(SL) 5F			$R_{_1}$	Х	2		B_{2}		D_2	
0	7	8	11	12	15	16	19	20		31

Condition Code

- \bullet 0 not used.
 - 1 difference is not zero and no carry.
 - 2 difference is zero with a carry.
 - 3 difference is not zero with a carry.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification (RX format).

- ♦ 1. A zero difference cannot occur without a carry out of the sign position.
 - 2. Logical subtraction is accomplished by adding the one's complement of the second operand and a one in the low-order position of the first operand.
 - 3. All 32 bits of the operands participate in the logical subtraction without change to the resulting sign bit.
 - 4. The operand specified by the second address is unaltered.

Compare Word (CR) (C)

General Description

igspace The operand specified by the first address (R₁) is compared with the operand specified by the second address (R₂ or X₂/B₂/D₂). Both operands remain unaltered. The result of the comparison determines the condition code setting.

Format (RR)

(CR) 19			R_1		R_2
0	7	8	11	12	15

(RX)

(C)	59			$R_{_1}$		X_2		\mathbf{B}_2		$\mathbf{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 operands are equal.
 - 1 the operand specified by the first address is low.
 - 2 the operand specified by the first address is high.
 - 3 not used.

Interrupt Action

♦ Address error:

Addressing (RX format). Specification (RX format).

Note

♦ Both operands are considered as 32-bit signed integers and the comparison is algebraic.

Compare Halfword (CH)

General Description

igspace The operand specified by the first address (R₁) is compared with the halfword operand expanded to a full word, specified by the second address (X₂/B₂/D₂). Both operands remain unaltered. The result of the comparison determines the condition code setting.

Format (RX)

	49			$R_{_1}$		\overline{X}_2		B_{2}		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 operands are equal.
 - 1 the operand specified by the first address is low.
 - 2 the operand specified by the first address is high.
 - 3 not used.

Interrupt Action

♦ Address error:

Addressing.

Specification.

- ♦ 1. The halfword in storage specified by the second address is expanded to full-word length by propagating the sign bit value through the 16 high-order positions.
 - 2. Both operands are considered as 32-bit signed integers and the comparison is algebraic.

Multiply Word (MR) (M)

General Description

♦ The operand (multiplicand) specified by the first address (R_1) is multiplied by the operand (multiplier) specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$. The double-length product is loaded into the register specified by the first address (R_1) , which must be an even number, and the next odd-numbered register.

Format (RR)

(MR) 1C			R_{ι}		R_2
0	7	8	11	12	15

(RX)

(M)	$5\mathrm{C}$			R ₁		X_2		B_{2}		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification.

- ◆ 1. The first address (R₁) must always refer to the even-numbered register of an even/odd pair. The multiplicand is taken from the odd-numbered register of the pair. The original contents of the even-numbered register, which is replaced by the product, is ignored. An overflow cannot occur.
 - 2. Only when two maximum negative numbers are multiplied does the product exceed 62 significant bits. This product produces 63 significant bits.
 - 3. In two's-complement notation, the sign bit is propagated right, up to the first significant product bit.
 - 4. The sign of the product is determined algebraically. A zero result is always positive.
 - 5. The least significant digit of the product goes into the odd-numbered register.
 - 6. The operand specified by the second address (multiplier) is unaltered except when the first and second addresses specify the same (even numbered) register. In this case the multiplier is taken from the even register, the multiplicand is taken from the odd register and the product is placed into the even/odd pair.

Multiply Halfword (MH)

General Description

lacklosh The operand (multiplicand) specified by the first address (R₁) is multiplied by the halfword operand (multiplier) specified by the second address (X₂/B₂/D₂). The product of the operands replaces the contents of the register specified by the first address (R₁).

Format (RX)

	4C			R_1		X_2		B_{2}		D_2	
0		7	8	11	12	15	16	19	20		31

Condition Code

Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

- ◆ 1. The halfword operand in main memory is expanded to a full word before multiplication by propagating the sign bit value through the 16 high-order positions. Both operands are considered as 32-bit signed integers. The multiplicand is replaced by the low order 32 bits of the product.
 - 2. The product usually occupies 46 bits of significance except when both operands are maximum negative numbers and occupy 47 bits.
 - 3. The bits to the left of the 32 low-order bits of the product are not tested for significance. No overflow indication is given. Since the bits to the left of the low-order 32 are ignored, the sign of the result may differ from the true sign of the product, if the product exceeds 32 bits.
 - 4. The operand specified by the second address is unaltered.
 - 5. A zero product is always positive.

Divide (DR) (D)

General Description

igoplus The double-word operand (dividend) specified by the first address (R_1) is divided by the operand (divisor) specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$. The quotient and remainder replace the double-word operand in the registers specified by the first address (R_1) . The register specified by the first address must be the even-numbered register of an even/odd pair.

Format (RR)

(DR) 1D			R_1		${f R}_2$
0	7	8	11	12	15

(RX)

(D)	5D			R_1		X_2		B_2		D_2	
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification.

Divide Error.

- ♦ 1. The dividend, a 64-bit signed integer, is replaced by a 32-bit signed quotient and a 32-bit signed remainder; the remainder is placed in the even-numbered register and the quotient is placed in the odd-numbered register. The divisor is a 32-bit signed integer and is unaltered.
 - 2. A divide error interrupt occurs when the magnitude of the dividend to the divisor is such that the quotient cannot be expressed by a 32-bit signed integer. (The divisor must be greater in absolute value than the first word of the dividend.)
 - 3. The sign of the quotient is determined algebraically except that a zero quotient as a zero remainder is always positive.
 - 4. The remainder has the same sign as the dividend.

Convert to Binary (CVB)

General Description

lack The radix of the double-word operand in main memory specified by the second address $(X_2/B_2/D_2)$ is converted from decimal to binary notation and loaded into the general register specified by the first address (R_1) . The operand in main memory is treated as a right-justified signed integer before and after the conversion.

Format (RX)

4F			R_1	2	X ₂		B_2		$\mathrm{D_2}$	
0	7	8	11	12	15	16	19	20		31

Condition Code

•

Interrupt Action

♦ Unchanged.

◆ Address error:

Addressing.

Specification.

Data error.

Divide error.

- ♦ 1. The double-word operand in main memory (15 digits plus sign) must be in the packed decimal format. The operand is checked for valid sign and digit codes. The sign representation depends on the current decimal code (ASCII or EBCDIC).
 - 2. The maximum decimal number that can be converted and still be contained in a 32-bit register is (2,147,483,647)₁₀ positive and 2,147,483,648)₁₀ negative. A larger decimal number causes a divide error interrupt.
 - 3. Negative decimal zero is converted to positive binary zero.
 - 4. The operand specified by the second address remains unaltered in main memory.

Convert to Decimal (CVD)

General Description

♦ The radix of the operand specified by the first address (R_1) is converted from binary to decimal notation and stored at the double-word main memory area specified by the second address $(X_2/B_2/D_2)$. The operand is treated as a right-justified signed integer before and after the conversion.

Format (RX)

ſ	4E			$R_{_1}$		X_2		\mathbf{B}_2		D_2	
7	0	7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

Protection.

- ♦ 1. The result is placed in the double-word main memory location in the packed decimal format of 15 digits plus sign.
 - 2. The low-order four bits of the result are the sign which is generated according to the current decimal code, EBCDIC or ASCII.
 - 3. The maximum binary number (32-bit signed integer) that can be converted is (2,147,483,647) positive and (2,147,483,648) negative. No overflow can occur.

Store Word (ST)

General Description

igoplus The operand in the general register specified by the first address (R₁) is stored in the main memory location specified by the second address (X₂/B₂/D₂).

Format (RX)

50		$\mathbf{R}_{_{1}}$		X_2		B_{2}		$\mathrm{D_2}$	
0 7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

Protection.

- ♦ 1. The complete contents (32 bits) of the general register specified by the first address are placed unaltered in main memory.
 - 2. The operand specified by the first address is unaltered.

Store Halfword (STH)

General Description

igspace The rightmost half (16 bits) of the operand in the general register specified by the first address (R₁) is stored unaltered in the halfword main memory location specified by the second address (X₂/B₂/D₂).

Format (RX)

	40			R_1		\mathbf{X}_2		B_2		D_2	
0		7	8	11	12	15	16	19	20	3:	1

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

Protection.

- ♦ 1. The 16 high-order bits of the operand specified by the first address field are ignored by the operation.
 - 2. The operand specified by the first address is unaltered.

Store Multiple (STM)

General Description

♦ The operands in the set of general registers, beginning with the register specified by the first address (R_1) and ending with the register specified by the third address (R_3) , are stored in main memory locations starting with the location specified by the second address (B_2/D_2) . The second address (B_2/D_2) refers to the main memory location where the first operand (word) is to be stored. Storing of the operands continues in the ascending order of the register number specified by R_1 , up to and including R_3 , storing as many words as indicated in the main memory locations that immediately follow the initial operand.

Format (RS)

90		R_1		${f R}_3$		$\mathrm{B_2}$		${\rm D_2}$		
0	7	8	11	12	15	16	19	20	32	Ĺ

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing. Specification.

opecification.

Protection.

- ♦ 1. If the same register is specified for R₁ and R₃, only one word is stored.
 - 2. If R_3 is less than R_1 , the register addresses wrap around from 15 to 0. For instance, all registers can be stored by making R_3 one less than R_1 .
 - 3. The operands in the set of registers designated are unaltered.

Shift Left Single (SLA)

General Description

♦ The integer portion of the operand in the general register specified by the first address (R_1) is shifted left the number of positions specified by the second address (B_2/D_2) . The second address is used as a count and not to address data. The low-order six bits of the second address constitute the count. The remaining bits are ignored.

Format (RS)

	8B			R_1				\mathbf{B}_2		D_2	
_	0	7	8	11	12	15	16	19	20	•	31

Condition Code

- lacktriangledown 0 result is zero.
 - 1 result is less than zero.
 - 2 result is greater than zero.
 - 3 overflow.

Interrupt Action

♦ Fixed-point overflow.

- ◆ 1. All 31 bit positions of the integer are shifted. The sign is not altered. Zeros are inserted in the right-hand end of the operand for each shift.
 - 2. If a bit is shifted out of the left-hand end that is not identical to the sign bit, a fixed-point overflow condition exists.

Shift Right Single (SRA)

General Description

♦ The integer portion of the operand in the general register specified by the first address (R_1) is shifted right the number of positions specified by the second address (B_2/D_2) . The second address is used as a count and not to address data. The low-order six bits of the second address field constitute the count. The remaining bits are ignored.

Format (RS)

	8A			R_1				B_2		D_2	
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ 0 — result is zero.

1 — result is less than zero.

2 — result is greater than zero.

3 — not used.

Interrupt Action

♦ None.

- ♦ 1. All 31 bit positions of the integer are shifted. The sign is not altered. The sign bit is propagated through the positions vacated in the left end of the operand. The bits shifted out to the right are lost.
 - 2. Shifting to the right is equivalent to low-order truncation or division by powers of two.
 - 3. Shifts greater than 31 cause all significant bits to be lost. A zero for positive numbers and a minus one for negative numbers is the result of such shifts.
 - 4. Fixed-point positive numbers go towards zero; Fixed-point negative numbers go towards minus one.

Shift Left Double (SLDA)

General Description

♦ The integer portion of the double-word operand specified by the first address (R_1) and the first address plus one is shifted left the number of positions specified by the second address (B_2/D_2) . The first address (R_1) specifies an even-numbered register of an even-odd pair that contains the 63-bit integer to be shifted. The second address is used as a count and not to address data. The low-order six bits of the second address field constitute the count. The remaining bits are ignored.

Format (RS)

	8F			R_1				B_{2}		$\mathbf{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

- \bullet 0 result is zero.
 - 1 result is less than zero.
 - 2 result is greater than zero.
 - 3 overflow.

Interrupt Action

♦ Fixed-point overflow.

Address error:

Specification.

- ♦ 1. All 63 bit positions of the integer are shifted. The sign bit (position 0) in the even register is not altered. Zeros are inserted in the right-hand end of the double-word operand for each shift.
 - 2. If a bit is shifted out of the left-hand end that is not identical to the sign bit, a fixed-point overflow condition exists.

Shift Right Double (SRDA)

General Description

♦ The integer portion of the double-word operand specified by the first address (R_1) and the first address plus one is shifted right the number of positions specified by the second address (B_2/D_2) . The first address (R_1) specifies an even-numbered register of an even/odd pair that contains the 63-bit integer to be shifted. The second address is used as a count and not to address data. The low-order six bits of the second address constitute the count. The remaining bits are ignored.

Format (RS)

	8E			R_1				B_2		D_2	
0		7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 result is zero.
 - 1 result is less than zero.
 - 2 result is greater than zero.
 - 3 not used.

Interrupt Action

♦ Address error:

Specification.

- ♦ 1. All 63 bit positions of the integer are shifted. The sign bit in the leftmost position of the even-numbered register is not altered. This sign bit is propagated through the positions vacated in the left end of the double-word operand. The bits shifted out to the right are lost.
 - 2. A shift count of zero provides a double-word sign and magnitude check.

DECIMAL ARITHMETIC INSTRUCTIONS

INTRODUCTION

♦ Decimal arithmetic is performed on data in packed format. In this format, two decimal digits are placed in one byte (four bits each). The operands may be variable in length, and must contain a sign in the rightmost four bits.

All decimal instructions are two-address, SS-type format. The instruction set includes addition, subtraction, comparison, multiplication, and division. Since data sent to, and from, external devices are usually in zoned (unpacked) format (one digit in one byte), there are also instructions for converting to, and from, packed and zoned format. All decimal arithmetic instructions are standard features on the 70/35, 45, and 55 processors.

DATA FORMATS

♦ The formats for decimal data in high-speed memory are:

Packed Format

Byte		B	yte	В	yte	\mathbf{B}_{i}	yte	В	yte	Byte	
Digit	Digit	Digit	Digit	Digit	Sign						

In packed format, one byte represents two decimal digits. The right-most half-byte (4 bits) of a field represents the sign.

Zoned Format

В	yte	\mathbf{B}_{i}	yte	В	yte	\mathbf{B}_{i}	yte	В	yte	Byte	
Zone	Digit	Zone	Digit	Zone	Digit	Zone	Digit	Zone	Digit	Sign	Digit

In zoned format, the low-order four bits of each eight-bit byte contain the decimal digit and the high-order four bits contain the zone. The high-order four bits of the rightmost byte of a field contain the sign of the field.

Description of Formats

♦ Decimal arithmetic instructions operate from right to left. The addresses specify the leftmost byte of the operand, and the length specifies the additional number of bytes that are to the right of the addressed byte. The fields specified by the addresses can be variable in length beginning at any byte in main memory and consisting of from 1 to 16 eight-bit bytes. Results of operations are always placed in the first operand field. The result never exceeds the limits set by the address and length of the first operand field. If a decimal arithmetic operation results in a carry outside the operand limits, a decimal overflow interrupt occurs. If the first operand is longer than the second, the second operand is extended with high-order zeros up to the length of the first operand during operation execution (in addition and subtraction only). This extension never changes main memory.

Because the code configurations of digits and sign are verified while arithmetic operations are performed, improper overlapping of fields is recognized as a data error. The arithmetic instruction set (except Pack, Unpack, Move with Offset) should not specify overlapping fields unless the rightmost byte of the fields coincide.

In the move-type instructions of this set (Pack, Unpack, Move with Offset), no checking is made for valid codes. Consequently, overlapping is permitted without any restrictions. (Although unusual results are possible, overlapping is dangerous.)

REPRESENTATION OF NUMBERS

♦ Decimal operands in packed format are four-bit, binary-coded, decimal digits packed two to a byte. The operands may be variable in length and must contain a sign in the rightmost four bits of the rightmost byte. The digit and sign codes are as follows:

Digit and Sign Codes

0000 0001 0010	+	1010 1011
	_	1011
0010		
	1 +	1100
0011		1101
0100	+	1110
0101	+	1111
0110	·	
0111		
1000		
1001		
	0011 0100 0101 0110 0111 1000	0011

EBCDIC or ASCII sign or zone codes are generated for the decimal arithmetic results depending on the setting of the decimal code bit in the Interrupt Status Register. When the decimal code bit is set for EBCDIC, the following codes are generated:

s	ign	Zone
Plus	Minus	Zone
1100	1101	1111

When the decimal code bit is set for ASCII, the following codes are generated:

Si	gn	Zone
Plus	Minus	Zone
1010	1011	0101

Note: The codes (1110)₂ and (1111)₂ are accepted as plus signs. However, if an arithmetic operation is performed on a field with these signs, the sign of the result will be in EBCDIC or ASCII, as shown above.

INSTRUCTION FORMAT

♦ Decimal arithmetic instructions use the two-address, SS format as follows:

SS Format

	Op Code		L_1^-	${ m L_2}$	B_1		D_1	B_2		$\mathbf{D_2}$	
•	0 7	8	11	12 15	16 19	20	31	32 35	36		47

Description

igoplus The contents of the general register specified by B_1 are added to the contents of the displacement field (D_1) to obtain the main memory location of the leftmost byte of the first operand. The length (L_1) of the first address specifies the *number of bytes that are to the right* of the location obtained above, thus giving the processor the address of the rightmost byte of the first operand. The length of the operand can be from one to 16 bytes, since

SS Format (Cont'd)

 L_1 can be from 0000 to 1111. The address and size of the second operand is obtained in the same way using B_2 , D_2 and L_2 .

Results of operations are always stored in the first operand field and never exceed the limits specified by the address and length. The second operand is not changed in an add-type instruction unless the second operand addresses the same rightmost byte as the first operand.

Note: A zero in the B_1 or B_2 field indicates that no general register is to be used.

CONDITION CODE UTILIZATION

♦ The condition code is set as a result of all add-type and comparison operations. No other decimal arithmetic instructions affect the condition code.

The condition code setting has a different meaning for the comparison operation result than for the add-type result. The results of the following decimal arithmetic instructions cause the indicated condition code settings:

Instruction		Condition Code Setting									
msnochon	0	1	2	3							
Add Decimal	Zero	< Zero	> Zero	Overflow							
Subtract Decimal	Zero	< Zero	> Zero	Overflow							
Zero and Add	Zero	< Zero	> Zero	Overflow							
Compare Decimal	Equal	Low	High								

INTERRUPT ACTION

♦ The following interrupt conditions can occur as a result of a decimal arithmetic instruction.

Address Error

Addressing

♦ An address error interrupt exists when an address specifies a location outside the available main memory of the particular installation. The operation is terminated at the point of error. The result data and the condition code are unpredictable.

Specification

♦ An address error interrupt exists when a multiplier or divisor size exceeds 15 digits plus sign; or when the multiplier size or the divisor size is equal to, or greater than, the multiplicand or dividend size, respectively. The instruction is suppressed. The condition code, data in main memory, and registers remain unchanged.

Protection

♦ An address error interrupt exists when the protection key and the storage key of the result location do not match. The operation is terminated. The result data and condition code are unpredictable. (This interrupt can occur only if the memory protect feature is installed.)

Data Error

♦ A data error interrupt exists in decimal arithmetic when an invalid sign (not greater than nine) or digit code (not zero through nine) is detected in an operand, a multiplicand has insufficient high-order zeros, or there is incorrect overlapping of operands. The operation is terminated. The result data and the condition code setting are unpredictable.

Decimal Overflow

♦ A decimal overflow interrupt exists when the result field of an Add Decimal, Subtract Decimal, or Zero and Add instruction is too small to contain the overflow data. The operation is completed by ignoring the overflow data, and setting the condition code to 3. If the decimal overflow program mask bit is reset, interrupt will not occur and the flag in the IFR will not be set.

Divide Error

♦ A divide error interrupt occurs when the quotient is greater than the specified data field, including division by zero, or the dividend does not have one leading zero. Division is suppressed and the dividend and divisor remain unchanged in main memory.

Add Decimal (AP)

General Description

lackloaiset The operand specified by the second address (B_2/D_2) is added algebraically to the operand specified by the first address (B_1/D_1) . The result is stored in the field specified by the first address. The sign and the magnitude of the sum determine the condition code.

The operands can be variable in length up to 16 bytes and must be in packed format. If operands overlap, their rightmost byte location must coincide.

The addition of the two operands can cause decimal overflow. Two conditions which cause overflow are:

- 1. a carry out of the high-order position of the result.
- 2. a second operand that is larger than the first operand and significant result positions are lost.

Format (SS)

FA]	$L_{_{1}}$	${ m L_2}$	\mathbf{B}_{1}		D_1	$\mathbf{B_2}$		D_2	
0	7	8	11	12 15	16 19	20	31	32 35	36		47

Condition Code

- lacktriangledown 0 sum is zero.
 - 1 sum is less than zero.
 - 2 sum is greater than zero.
 - 3 overflow.

Interrupt Action

♦ Address error:

Addressing.

Protection.

Data error.

Decimal overflow.

- ♦ 1. High-order zeros are supplied for *either* operand during instruction execution.
 - 2. All signs and digits are checked for validity.
 - 3. The operand specified by the second address is unaltered.
 - 4. Processing is from right to left.
 - 5. A zero result is always positive except when high-order digits are lost because of overflow. In overflow, a zero result has the sign of the correct result.

Subtract Decimal (SP)

General Description

ullet The operand specified by the second address (B_2/D_2) is subtracted algebraically from the operand specified by the first address (B_1/D_1) . The result is stored in the field specified by the first address. The sign and the magnitude of the difference determine the condition code.

The operands can be variable in length up to 16 bytes and must be in packed format. If operands overlap, their rightmost byte location must coincide.

The subtraction of two operands can cause decimal overflow.

Format (SS)

Γ	FB	L_{i}	L_2	B ₁		D_1	$\rm B_2$	D	2
0	7	8 11	12 15	16 19	20	31	32 35	36	47

Condition Code

- lacktriangle 0 difference is zero.
 - 1 difference is less than zero.
 - 2 difference is greater than zero.
 - 3— overflow.

Interrupt Action

◆ Address error:

Addressing.

Protection.

Data error.

Decimal overflow.

- ◆ 1. High-order zeros are supplied for *either* operand during instruction execution.
 - 2. All signs and digits are checked for validity.
 - 3. The operand specified by the second address is unaltered.
 - 4. Processing is from right to left.
 - 5. A zero difference is always positive except when high-order digits are lost because of overflow. In overflow, a zero result has the sign of the correct difference.

Zero and Add (ZAP)

General Description

igspace The operand specified by the second address (B_2/D_2) is loaded into the location specified by the first address (B_1/D_1) . The operation is equivalent to an addition to zero and the result of the addition determines the condition code.

The operands may be variable in length up to 16 bytes and must be in packed format. High-order zeros are provided when necessary. Operands may overlap if their rightmost byte locations coincide, or if the rightmost byte of the first operand is to the right of the rightmost byte of the second operand.

A second operand that is longer than the first operand causes overflow.

Format (SS)

	F8		\mathbf{L}_{1}	L_2	B ₁		D_{i}	B_2		D_2	
0	7	8	11	12 15	16 19	20	31	32 35	36		47

Condition Code

- ♦ 0 result is zero.
 - 1 result is less than zero.
 - 2 result is greater than zero.
 - 3 overflow.

Interrupt Action

◆ Address error:

Addressing.

Protection.

Data error.

Decimal overflow.

- ♦ 1. Only the second operand is checked for valid sign and digit codes.
 - 2. The second operand is unaltered.
 - 3. Processing is from right to left.
 - 4. A zero result is positive except when high-order digits are lost because of overflow. In overflow, a zero result has the sign of the second operand.

Compare Decimal (CP)

General Description

lackloaiset The operand specified by the first address (B_1/D_1) is algebraically compared with the operand specified by the second address (B_2/D_2) . The results of the comparison determine the condition code.

The operands may be variable in length up to 16 bytes and must be in packed format. The shorter operand is extended with high-order zeros when the operands are unequal in length. If operands overlap, their rightmost byte location must be identical.

Overflow cannot occur as a result of this operation.

Format (SS)

F9]	L_1	${ m L_2}$	B ₁		D_1	$\mathrm{B_2}$		D_2	
0	7	8	11	12 15	16 19	20	31	32 35	36	4	17

Condition Code

- ♦ 0 the fields are numerically equal.
 - 1 the first operand is algebraically less than the second operand.
 - 2 the first operand is algebraically greater than the second operand.

Interrupt Action

◆ Address error:

Addressing.

Data error.

- ♦ 1. All signs and digits are checked for validity.
 - 2. Both operands are unaltered.
 - 3. Comparison is from right to left.
 - 4. A positive zero compares equally to a negative zero.

Multiply Decimal (MP)

General Description

♦ The operand specified by the first address (multiplicand) is multiplied by the operand specified by the second address (multiplier). The product is stored in the location of the first operand, right-justified.

The operands may be variable in length and must be in packed format. Operands can overlap if their rightmost byte locations coincide.

The second operand (multiplier) must be shorter than the first operand (multiplicand) and must not exceed eight bytes in length (15 digits plus sign). Otherwise, an address error (specification) occurs.

The multiplicand must have high-order zero digits equal to the number of digits in the multiplier, or a data error occurs. The maximum product size is 31 digits.

Format (SS)

	FC		$L_{_1}$	I	₂	B_1		D_{1}	B_2		$\mathrm{D_2}$	
_	0	7	8 1	1 12	15	16 19	20	31	32.35	36		47

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

Specification.

Data error.

- ◆ 1. All signs and digits are checked for validity.
 - 2. The second operand is unaltered unless operands overlap.
 - 3. Overflow cannot occur.
 - 4. The sign of the product is determined by the rules of algebra, even if one, or both, operands are zero; that is, minus zero is a possible result.

Divide Decimal (DP)

General Description

♦ The operand specified by the first address (the dividend) is divided by the operand specified by the second address (the divisor) and the result (quotient plus remainder) replaces the first operand. The quotient is placed leftmost in the first operand field. The remainder, which has a size equal to the divisor size, is placed rightmost in the first operand field.

The operands may be variable in length and must be in packed format. Overlapping is allowed if the rightmost byte locations are identical. The second operand (the divisor) must be shorter than the first operand (the dividend) and must not exceed eight bytes in length (15 digits plus sign). If either rule is not observed, an address error (specification) occurs.

The dividend must have at least one high-order zero. Otherwise, a decimal divide error occurs.

Together, the quotient and remainder occupy the entire dividend field after division. Therefore, the address of the quotient field is the address of the dividend field and its size in bytes is L_1 - L_2 - 1. The quotient and remainder are signed integers which are right-aligned in the first operand.

No overflow can occur. A quotient that is larger than the number of digits allowed causes a decimal divide error.

Format (SS)

	FD			L_1	L_2	$\mathrm{B}_{\scriptscriptstyle 1}$		D_1	B ₂		$\mathbf{D_2}$	
0		7	8	11	12 15	16 19	20	31	32 35	36		47

Condition Code

Interrupt Action

Unchanged.

♦ Address error:

Addressing.

Protection.

Specification.

Data error.

Decimal divide error.

- ♦ 1. All signs and digits are checked for validity.
 - 2. The second operand is unaltered.
 - 3. The sign of the quotient is determined by the rules of algebra from dividend and divisor signs. The sign of the remainder has the same value as the dividend sign.
 - 4. The first address plus $(L_1 L_2)$ specifies the address of the remainder. The length of the remainder is specified by L_2 .

Pack (PACK)

General Description

♦ The operand specified by the second address (B_2/D_2) is converted from zoned format to packed format and the result is placed in the location specified by the first address (B_1/D_1) .

The operand specified by the second address must be in zoned format. The sign is obtained from the zone portion of the rightmost byte of the second operand and is placed in the rightmost four bits of the first operand (result field). All other zones are ignored. The four-bit numeric portions (stripping the four-bit zone) of each byte are then placed adjacent to the sign, and to each other, to fill the result field.

The result is extended with high-order zeros if the second operand field is shorter than the first. If the first operand field is not large enough to contain all the significant digits from the second operand field, the remaining digits are ignored. The operands may overlap.

Format (SS)

ſ	F2		L_1	L_2	B_1	D_1		$\mathrm{B_2}$		$\mathrm{D_2}$	
_	0	7	8 11	12 15	16 19	20	31	32 35	36		$\frac{-47}{47}$

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

- ♦ 1. Signs and digits are not checked for validity.
 - 2. The second operand is not changed except when the operands overlap.
 - 3. Processing is from right to left, one byte at a time.

Unpack (UNPK)

General Description

igoplus The operand specified by the second address (B₂/D₂) is converted from packed format to zoned format and the result is placed in the location specified by the first address (B₁/D₁).

Each of the eight-bit bytes of the packed, second-operand field represents two four-bit digits. Each of the four-bit digits is stored in a byte of the first operand field in the low-order four-bit positions. If the Decimal Code is EBCDIC, a zone code of 1111 is inserted into the high-order four bits of each byte. If the Decimal Code is ASCII, a zone code of 0101 is inserted. These zones are inserted in all but the zone portion of the rightmost byte, which receives the sign of the packed operand.

If the first operand is not large enough to receive the significant digits of the second operand, the remaining digits are ignored. The second-operand field is extended with zero digits before unpacking.

Format (SS)

F3		$\mathbf{L_{1}}$	${ m L_2}$	B_1		D_1	B_2		$\mathrm{D_2}$	
0	7	8 11	12 15	16 19	20	31	32 35	36		47

Condition Code

Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

- ♦ 1. Signs and digits are not checked for validity.
 - 2. The second operand is not altered, except when operands overlap.
 - 3. Processing is from right to left.

MOVE with OFFSET (MVO)

General Description

♦ The operand specified by the second address (B_2/D_2) is offset 4 bits to the left (a 1-digit left shift) and is placed to the left of, and adjacent to, the low-order four bits of the operand specified by the first address (B_1/D_1) .

If the first operand is not large enough to receive all bytes of the second operand, the remaining bytes are ignored. If the second operand is shorter than the first operand, the second operand is extended with high-order zeros. The first and second operands may overlap.

Format (SS)

	F1]	L ₁	${ m L_2}$	$\mathbf{B_1}$		D_1	B_{2}		$\mathrm{D_2}$	
0		7	8	11	12 15	16 19	20	31	32 35	36		47

Condition Code

♦ Unchanged.

Interrupt Action

◆ Address error:

Addressing.

Protection.

- ♦ 1. Signs and digits are not checked for validity.
 - 2. The second operand is not changed except when operands overlap.
 - 3. Processing is from right to left.
 - 4. The initial low-order 4-bit digit of the operand specified by the first address is left unaltered.

LOGICAL INSTRUCTIONS

INTRODUCTION

♦ Logical instructions are used to manipulate data. The operands are usually treated as eight-bit bytes. Some logical operations require a single eight-bit byte specified as an operand; others may have variable-length operands composed of many eight-bit bytes. Some instructions operate on the zone portion only, or on the digit portion only, of the bytes of a variable-length operand. Some instructions have an operand that is part of the immediate instruction being executed. Finally, there is a group of instructions that provide for bit shifting.

Operands are in either main memory or general registers. Processing of data in main memory is from left-to-right starting at any byte location. Processing in general registers usually involves the entire contents of a general register, or in some cases, two general registers.

The Edit instruction is the only instruction which requires that the data be in packed decimal data. The Edit instruction converts packed decimal data into alphanumeric characters with editing under the control of a mask pattern.

The logical instruction set includes moving, comparing, bit testing, translating, editing, shifting, and bit connecting.

The condition code is set by all instructions except the moving, translating, and shifting instructions.

DATA FORMAT

♦ Data in general registers usually involves the entire 32 bits. There is no distinction made between sign and numeric bits. In some operations, only the least significant eight bits of the general register are involved, and in another case, the least significant 24 bits are involved. In addition, there are some shift operations in which an even/odd numbered pair of general registers is involved.

The storage data in memory-to-register operations resides in either a 32-bit word or an eight-bit byte. A word must be oriented on word boundaries (i.e., the address of the 32-bit word must have the two low-order bits zero).

The storage data in memory-to-memory operations have a variable length format and can have a field size of up to 256 bytes starting at any byte location. Processing is from left to right.

Instructions that specify an operand that is part of the immediate instruction being executed are restricted to a field size of one eight-bit byte.

The Translate and Test and the Edit and Mark instructions imply the use of General Register 1*. An address of 24 bits may be placed in this register during the execution of these instructions. The Translate and Test instruction also implies the use of General Register 2 where an insertion of an eight-bit function byte may be placed during the execution of the instruction.

Overlapping of fields in memory-to-memory operations may or may not affect the operands of the various instructions. The execution of some

^{*} When these instructions are executed in P_3 , General Registers 13 and 14 are used; in P_4 , General Registers 9 and 10 are used.


DATA FORMAT (Cont'd)

logical instructions does not change the operands. Other instructions, such as Move, Edit, and Translate, replace one operand with new data, and this data is handled one eight-bit byte at a time. This procedure enables the user to determine the effect overlapping fields have on the execution of the instruction. Unpredictable results can occur while overlapping fields are being edited. Overlapping fields are valid for all other operations.

INSTRUCTION FORMATS

◆ The logical instructions use the following five instruction formats (RR, RX, RS, SI, SS):

RR Format



Description

lacklosh In the RR format, the contents of the general register specified by R_1 are called the first operand. The contents of the general register specified by R_2 are called the second operand.

RX Format

	Op Code		1	R_1	Х	2	I	32		 $\overline{\mathrm{D_2}}$	
0		7	8	11	12	15	16	19	20		31

Description

igspace In the RX format, the contents of the general register specified by R_1 are called the first operand. To obtain the address of the second operand, the contents of the general registers specified by X_2 and B_2 are added to the contents of the D_2 field.

RS Format

	Op Code	е]	R_1	\mathbf{R}_3	$\mathrm{B_2}$		$\mathbf{D_2}$	
0		7	8	11	12 15	16 19	20		31

Description

ullet In the RS format, which is only used for shift instructions in this instruction set, the contents of the general register specified by R_1 are called the first operand. There is no actual storage address formed by adding the contents of the general register specified by B_2 and the contents of D_2 . Instead, this sum specifies the number of bits to be shifted by the shift operations. The R_3 field is ignored in the shift operation.

SI Format

	Op Code		I_2		B_1		D_1	
0	7	8		15	16 19	20	,	31

Description

lackloaiset In the SI format, the contents of the general register specified by B_1 are added to the contents of the D_1 field to obtain the address of the first operand. The second operand is the immediate eight-bit byte in the I_2 field of the instruction.

SS Format

Op Code	L	B ₁	$\mathrm{D_{1}}$		\mathbf{B}_2		$\mathbf{D_2}$	
0 7	8	15 16 19	20	31	32 35	36		47

Description

lackloaise In the SS format, the contents of the general register specified by B₁ are added to the contents of the D₁ field to obtain the address of the leftmost byte of the first operand. The L field specifies the number of additional bytes in the operand that are to the right of the first operand. To obtain

SS Format (Cont'd)

the second operand address, the contents of the general register specified by B_2 are added to the contents of the D_2 field. The length of the second operand is the same as the length of the first.

The use of a zero in the X_2 , B_1 , or B_2 field of any instruction indicates that no register is to be used as a component of the instruction. Instructions may use a general register for both address modification and operand location. Addresses are always modified before an instruction is executed.

CONDITION CODE UTILIZATION

♦ The condition code is set as a result of using most of the logical instructions. The condition code setting has a different meaning when using different instructions and can be tested by subsequent branch on condition instructions for decision making. Altogether, there are five types of result meanings. The instructions which cause the condition code to be set and the meaning of the setting are as follows:

Instruction		Condition Co	de Setting	
instruction	0	1	2	3
AND	Zero	Not Zero		
Compare Logical	Equal	Low	High	
Edit	Zero	< Zero	> Zero	
Edit and Mark	Zero	< Zero	> Zero	
Exclusive OR	Zero	Not Zero		
OR	Zero	Not Zero		
Test Under Mask	Zero	Mixed		One
Translate and Test	Zero	Incomplete	Complete	

INTERRUPT ACTION

Address Error

Addressing

♦ The following interrupt conditions can occur as a result of logical instructions:

♦ An address error interrupt occurs when an address specifies a location outside the available memory. At the point of error the operation is terminated. The result data and condition code, if affected, are unpredictable.

Specification

♦ An address error interrupt occurs when a full-word operand is not located on a word boundary in a storage-to-register operation, or when an odd register is specified as the first register in an instruction which performs an operation on an even/odd pair of general registers. The operation is suppressed.

Protection

♦ An address error interrupt occurs when the storage key and the protection key of the result location do not match. The operation is suppressed and the condition code, registers, and main memory are unaltered. The variable-length memory-to-memory instructions are the only exception, in which case the operation is terminated and the result data and the condition code setting are unpredictable. (This interrupt can only occur if the memory protect feature is installed.)

Data Error

♦ A data error occurs if a digit code of the second operand in the Edit instruction or Edit and Mark instruction is invalid. The operation is terminated, and the result data and condition code setting are unpredictable.

Move (MVI) (MVC)

General Description

igoplus To process the SS format Move instruction, the source field specified by the second address (B_2/D_2) is moved into the destination field specified by the first address (B_1/D_1) . This format is used for a main memory-to-main memory move.

For the SI format Move instruction, the immediate byte in the I_2 field of the instruction being executed is stored in the main memory location specified by the first address (B_1/D_1) .

Format (SI)

(MVI)	92		I_2		B_1		D_1	
0	7	8		15	16 19	20		31

(SS)

	(MVC)	D2		L	B_1		D_1		B_{2}		$\mathrm{D_2}$	
•	0	7	8	15	16 19	20	3	1	32 35	36		47

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

- ♦ 1. The bytes being moved are not inspected or changed.
 - 2. Processing is from left to right and overlapping of fields is permitted.
 - 3. The second operand is not altered, unless operands overlap in the SS format.
 - 4. It is possible to propagate one byte through an entire field by having the first operand address specify one location to the right of the second operand address.

Move Numerics (MVN)

General Description

lackloaiset The low-order four bits of each byte in the source operand specified by the second address (B_2/D_2) are placed into the low-order four bits of the corresponding byte of the destination operand specified by the first address (B_1/D_1) .

Format (SS)

	D1		L	B ₁		D_1	B_{2}		D_2	
0	7	8	15	16 19	20	31	32 35	36	4	47

Condition Code

Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

- ♦ 1. The numerics are not changed or checked for validity.
 - 2. The operand specified by the second address is not altered, unless operands overlap.
 - 3. Processing is from left to right.
 - 4. The high-order four bits of the source and destination operand bytes are not altered.
 - 5. The operand fields may overlap in any way and may be variable in length.

Move Zones (MVZ)

General Description

igoplus The high-order four bits of each byte in the source operand specified by the second address (B_2/D_2) are placed into the high-order four bits of the corresponding byte of the destination operand specified by the first address (B_1/D_1) .

Format (SS)

D3			L	B_1		D_1	B_{2}		$\mathbf{D_2}$	
0	7	8	15	16 19	20	31	32 35	36		47

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.


- ♦ 1. The zones are not changed or checked for validity.
 - 2. The operand specified by the second address is not altered, unless operands overlap.
 - 3. Processing is from left to right.
 - 4. The low-order four bits of the source and destination operand bytes are not altered.
 - 5. The operand fields may overlap in any way and may be variable in length.

Compare Logical (CLR) (CL) (CLI) (CLC)

General Description

♦ The operand specified by the first address is logically compared with the operand specified by the second address (RR format: R_1 to R_2 ; RX format: R_1 to $X_2/B_2/D_2$; SI format: R_1/D_1 to R_2 ; SS format: R_1/D_1 to R_2/D_2 . The result of the comparison determines the condition code. These instructions process all bits as part of an unsigned binary quantity. All codes are valid and the instruction is terminated on inequality or when the operand bytes have been exhausted.

Format (RR)



(RX)

(CL) 55			R_1	X_2	$\mathrm{B_2}$		$\mathbf{D_2}$	
0	7	8	11	12 15	16 19	20		31

(SI)

(CI	(CLI) 95		$\mathbf{I_2}$	В,		D_1	
0	7	8	15	16 19	20		31

(SS)

	(CLC)	D5		L	B ₁		D_1	B_2		$\mathbf{D_2}$	
•	0	7	8	15	16 19	20	31	32 35	36		47

Condition Code

- ♦ 0 the operands are equal.
 - 1 the first operand is less than the second operand.
 - 2 the first operand is greater than the second operand.
 - 3 not used.

Interrupt Action

♦ Address error:

Addressing (RX, SI, SS only). Specification (RX only).

- ♦ 1. Both operands are unaltered.
 - 2. In the SI format, the immediate byte in the I₂ field of the instruction being executed is the second operand.
 - 3. Processing is from left to right and can extend to field lengths of 256 bytes.
 - 4. The operation can be used for alphanumeric comparisons.

AND (NR) (N) (NI) (NC)

General Description

◆ These instructions perform a logical "AND" operation on two operands bit-by-bit according to the following rules:

Rules of Logical "AND" Operation

If Bit in First Operand is	And Bit in Second Operand is	Then Bit in Result is
0	0	0
0	1	0
1	0	0
1	1	1

The logical product of the operation is placed in the location specified by the first address (R_1 or B_1/D_1) and determines the condition code.


Format (RR)

	(NR)	14]	R_1	R_2
0		7	8	11	12 15

(RX)

	(N) 54]	R_1	X ₂	B_2	D_2		
0	7	7	8	11	12 15	16 19	20		31

(SI)



(SS)

	(NC) D	4		L	$\mathbf{B}_{\scriptscriptstyle 1}$		D_1	$\rm B_2$	D	2
,	0	7	8	15	16 19	20	31	32 35	36	47

Condition Code

- ♦ 0 result is zero.
 - 1 result not zero.
 - 2 not used.
 - 3 not used.

Interrupt Action

♦ Address error:

Addressing (RX, SI, SS only).

Protection (SI, SS only).

Specification (RX only).

- ♦ 1. The second operand is unaltered, unless operands overlap in the SS format.
 - 2. In the SI format, the immediate byte in the I_2 field of the instruction being executed is the second operand.
 - 3. Processing is from left to right.
 - 4. All operands and results are valid.
 - 5. The "AND" instruction is also used to set a bit to zero.

OR (OR) (O) (OI) (OC)

General Description

♦ This instruction performs a logical "OR" operation on two operands bit-by-bit according to the following rules:

Rules for Logical "OR" Operation

If Bit in First Operand is	And Bit in Second Operand is	Then Bit in Result is
0	0	0
0	1	1
1	0	1
1	1	1

The logical result of the operation is placed in the location specified by the first address (R_1 or B_1/D_1) and determines the condition code.

Format (RR)

(OR)	16]	R_1	R_2
0	7	8	11	12 15

(RX)

	(0)	56]	R_1	X,	2	В	2		D	2	
0			7	8	11	12 1	15	16	19	20			31

(SI)

ſ	(OI) 96	3		\mathbf{I}_2		\mathbf{B}_{1}		$\mathrm{D_{1}}$	
7)	7	8		15	16 19	20		31

(SS)

(OC) D6		L	B ₁		D ₁	B_2		D_2	
0	7	8	15	16 19	20	31	32 35	36		47

Condition Code

- ♦ 0 result is zero.
 - 1 result is not zero.
 - 2 not used.
 - 3 not used.

Interrupt Action

◆ Address error:

Addressing (RX, SI, SS only).

Protection (SI, SS only).

Specification (RX only).

- ♦ 1. The second operand is unaltered, unless operands overlap in the SS format.
 - 2. In the SI format, the immediate byte in the I₂ field of the instruction being executed is the second operand.
 - 3. Processing is from left to right.
 - 4. All operands and results are valid.
 - 5. The "OR" instruction is also used to set a bit to one.

Exclusive OR (XR) (X) (XI) (XC)

General Description

♦ These instructions perform an Exclusive "OR" operation on two operands bit-by-bit according to the following rules:

Rules for Exclusive "OR" Operation

If Bit of First Operand is	And Bit of Second Operand is	Then Bit in Result is
0	0	0
0	1	1
1	0	1
1	1	0

The modulo-two sum (binary addition without carries) of the operation is placed in the location specified by the first address (R_1 or B_1/D_1) and determines the condition codes.

Format (RR)

(XR)	17	-	R_1	R_2
0	7	8	11	12 15

(RX)

	(X) 57		R_1		X_2	B_{2}	D_2		
0		7	8	11	12 15	16 19	20		31

(SI)

(XI	97		I_2		B ₁		$\mathbf{D_1}$	
0	7	8		15	16 19	20		31

(SS)

	(XC) D7		L	\mathbf{B}_{1}		D_1	B_{2}		$\mathbf{D_2}$		i
0	7	8	15	16 19	20	31	32 35	36		47	

Condition Code

- lacktriangle 0 result is zero.
 - 1 result is other than zero.
 - 2 not used.
 - 3 not used.

Interrupt Action

♦ Address error:

Addressing (RX, SI, SS only).

Protection (SI, SS only).

Specification (RX only).

- ♦ 1. The second operand is unaltered, unless operands overlap in the SS format.
 - 2. In the SI format, the immediate byte in the I_2 field of the instruction being executed is the second operand.
 - 3. Processing is from left to right.
 - 4. All operands and results are valid.
 - 5. These instructions may be used to complement a number (one's complement).

Test Under Mask (TM)

General Description

igspace The operand (byte) specified by the first address (B_1/D_1) is tested against the immediate I field (byte) as a mask. The result determines the condition code. The I field is used as an eight-bit mask and is made to correspond one-for-one with the bits of the byte in main memory that is specified by the first address.

A bit in the byte being examined is said to be selected when the corresponding mask bit is a one. When the mask bit is a zero, the bit in main memory is ignored.

Format (SI)

9	1		I_2		B ₁		$\mathbf{D_1}$	
0	7	8		15	16 19	20		31

Condition Code

- ♦ 0 selected bits all zero or mask is all zero.
 - 1 --- selected bits mixed zero and one.
 - 2 not used.
 - 3 selected bits all one's.

Interrupt Action

♦ Address error:

Addressing.

Note

♦ The operands are unaltered.

Insert Character (IC)

General Description

igoplus The eight-bit byte specified by the second address $(X_2/B_2/D_2)$ is loaded into the rightmost byte of the general register specified by the first address (R_1) . The remaining bits of the register are unaltered.

Format (RX)

	43			$R_{_1}$	X ₂	$\mathrm{B_2}$		D_2	
-	0	7	8	11	12 15	16 19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

◆ Address error:Addressing.

Note

♦ The operand specified by the second address is not altered or inspected.

Store Character (STC)

General Description

igoplus The rightmost eight-bit byte of the general register specified by the first address (R₂) is stored into the main memory location specified by the second address (X₂/B₂/D₂).

Format (RX)

	42]	R_1	X_2	B_{2}		$\mathrm{D_2}$	
_	0	7	8	11	12 15	16 19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

Note

♦ The operand specified by the first address is not altered or inspected.

Load Address (LA)

General Description

igoplus The final main memory address specified by the second operand $(X_2/B_2/D_2)$ is loaded into the rightmost 24 bits of the general register specified by the first address (R_1) . The leftmost eight bits of the register are set to zeros.

The contents of the registers specified by the X_2 and B_2 fields are added to the contents of the D_2 field of the instruction to obtain an address. This is the address that is loaded into the register specified by the first address. Any carry beyond the rightmost 24 bits is ignored.

Format (RX)

	41]	$R_1 X_2$		$\mathrm{B_2}$	$\mathrm{D_2}$		
0		7	8	11	12 15	16 19	20	3	1

Condition Code

♦ Unchanged.

Interrupt Action

None.

- ♦ 1. All specified address arithmetic is computed before loading.
 - 2. R_1 , X_2 and B_2 may specify the same register; however R_1 only may specify register 0.
 - 3. This instruction can be used to increment the low-order 24 bits of a general register (other than 0) by the contents of the D₂ field. The register to be incremented is specified by R₁, and either X₂ (with B₂ set to zero) or B₂ (with X₂ set to zero). Since R₁ and X₂ or B₂ must specify the same register, register zero cannot be incremented (a zero in the B₂ or X₂ field indicates that the corresponding address component is absent).
 - 4. Main memory is not accessed by this instruction.

Translate (TR)

General Description

lackloaiset The variable length operand specified by the first address (B_1/D_1) is translated, byte-for-byte, according to the byte translation table specified by the second address (B_2/D_2) . The result replaces the bytes in the field specified by the first address.

The bytes of the first operand are termed the argument bytes. Bytes of the first operand are selected for translation from left-to-right, one byte at a time. Each argument byte is added to the second operand address, which is the starting location of a translation table. This sum, in turn, addresses a byte location within the table containing a function byte. The function byte at this location replaces the original argument byte of the first operand.

The operation terminates when the first operand bytes have been exhausted.

Format (SS)

DC			L	\mathbf{B}_{1}		D_1	B_{2}		$\mathrm{D_2}$	
0	7	8	15	16 19	20	31	32 35	36		47

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Protection.

- ♦ 1. The translation table is unaltered unless overlap occurs.
 - 2. The field to be translated and the translation table are addressed by their leftmost byte.
 - 3. The length of a table, in general, must be 256 bytes, unless the domain of argument bytes is limited to a specific subset by the program and data.
 - 4. The L field specifies the length of the first operand minus one (binary 00000001 = 2 bytes).

Translate and Test (TRT)

General Description

♦ The variable length operand, which is specified by the first address (B_1/D_1) , is used as the argument (byte-by-byte) to reference a list (functions) specified by the second address (B_2/D_2) . The functions referenced are inspected for zero or non-zero. If a non-zero is encountered, the address of the argument byte is loaded into General Register 1 (General Register 13 in P_3 ; General Register 9 in P_4) and the function byte is loaded into the rightmost end of General Register 2 (General Register 14 in P_3 ; General Register 10 in P_4). Whenever zeros are encountered in the function list, the operation proceeds to the next byte. The first operand is unaltered.

The bytes of the first operand are termed the argument bytes. Processing of the first operand is from left-to-right, one byte at a time. Each argument byte is added to the second operand, which is the starting location of the translate table. This sum, in turn, addresses a byte location within the table, which is termed a function byte. Then, the function byte retrieved from the table is inspected for all zeros.

If the function byte is all zeros, the operation proceeds to the next argument byte and continues processing. If the function byte is not all zeros, the instruction inserts the address of the argument byte in the low-order 24 bits of General Register 1 (13 or 9) and inserts the retrieved non-zero function byte in the low-order eight-bits of General Register 2 (14 or 10). The high-order eight bits of General Register 1 (13 or 9) and high-order 24 bits of General Register 2 (14 or 10) are unaltered.

The operation terminates when a (non-zero) function byte is accessed or when the first operand field is exhausted.

Format (SS)

	DD		L	$\mathbf{B_{1}}$		D_1	B_2		D_2	
0	7	8	15	16 19	20	31	32 35	36		47

Condition Code

- ♦ 0 accessed function bytes all zeros.
 - 1 a non-zero function byte is encountered before the first operand field is exhausted.
 - 2 the last function byte is non-zero.
 - 3 not used.

Interrupt Action

◆ Address error:

Addressing.

- 1. The variable length field specified by the first address is unaltered.
 - 2. If non-zero functions do not occur, General Registers 1 (13 or 9) and 2 (14 or 10) are unaltered.
 - 3. The first operand and the translation table are addressed by their leftmost bytes.
 - 4. The length of the table, in general, must be 256 bytes, unless the domain of argument bytes is limited to a specific subset by the program and data.
 - 5. The L field specifies the length of the first operand minus one.
 - 6. This instruction is useful for scanning input streams and locating delimiters for variable length records and fields.
 - 7. In processor states P₁ and P₂, General Registers 1 and 2 are used. In processor state P₃, General Registers 13 and 14 are used. In processor state P₄, General Registers 9 and 10 are used.


Edit (ED)

General Description

♦ The variable length source field specified by the second address (B_2/D_2) is changed from packed format to zoned format with the results edited under the control of a mask pattern. The result of the operation replaces the mask pattern specified by the first address (B_1/D_1) and determines the condition code.

The L field applies to the mask pattern (first address field). The source digits are processed left-to-right, one byte at a time. The leftmost four bits of each byte are examined first and the rightmost four bits of each byte are held available for the next mask character that calls for digit examination. Immediately after the leftmost four bits have been examined, the rightmost four bits are checked for a sign code. When one of the sign codes is encountered, these bits are no longer treated as a digit. A new character is fetched from the mask pattern for the next digit to be examined.

Format (SS)



Editing Rules

♦ Editing includes sign control, punctuation control, zero suppression or check protection, and also facilitates blanking of all-zero fields. In addition, multiple fields of digits can be edited in one operation, and numeric data can be combined with alphabetic and special characters.

Editing rules depend on the control code, significance, and the source digit, and are given as follows:

Editing Rules

Control Codes	Hexadecimal Code	Decimal Code	Function			
Filler	Any	Any	*Replaces leading zeros.			
Start Significance	21	33	Stops replacement of leading zeros. Also acts as a digit select code.			
Digit Select	20	32	Specifies digit position in data (replaced by filler code if appears after a negative sign has been sensed).			
Field Separator	22	34	Indicates editing of a new field is to begin (replaced by filler code).			
Insertion Character	Any	Any	Inserted in the result.			

^{*} The most common filler characters are the blank and the asterisk.

- 1. Source digits are examined only when a digit select code (20)₁₆ or a start significance code (21)₁₆ is encountered in the mask pattern.
- 2. Significance is established either:
 - a. upon encountering a non-zero digit in the source field.
 - b. after encountering a start significance code (21)₁₆ within the mask pattern.

Editing Rules (Cont'd)

- 3. If significance has *not* been established, every control code or insertion character encountered in the mask pattern (including the start significance code) is replaced by the filler character.
- 4. If significance has been established, every digit select code (20)₁₆ or start significance code (21)₁₆ encountered in the mask pattern is replaced by a digit from the source field, which is expanded by attaching a zone.
- 5. If significance *has* been established, every insertion character (other than the digit select, start significance, or field separator codes) encountered within the mask pattern is left in place without alteration.
- 6. Significance is disestablished by:
 - a. encountering a field separator code (22)₁₆ in the mask pattern.
 - b. encountering a positive (plus) sign within the rightmost four bits of a source field byte.
- 7. A negative (minus) sign within the rightmost four bits of a source byte does *not* disestablish significance. Additional digit select codes encountered in the mask pattern are replaced by filler characters, but insertion characters are left in place without alteration.
- 8. Field separator codes (22)₁₆ are always replaced by the filler character.
 - Note: The filler character is obtained from the mask pattern as part of the editing operation. The first character (leftmost byte) of the mask pattern is used as a filler character and is left unchanged in the result, except:
 - a. when it is a digit select code.
 - b. when it is a start significance code.

In these codes, a source digit is examined and, when non-zero, inserted in the result field.

To facilitate blanking out all-zero result fields, or triggering negative field special processing, the condition code is used to indicate the sign and zero status of the last field edited. All digits examined are tested for zero, and the presence, or absence, of an all-zero source field is indicated in the condition code at the termination of the editing operation. Sign significance is also indicated by the condition code.

Condition Code

- ♦ 0 indicates a zero source field regardless of whether or not significance is established.
 - 1 indicates non-zero result field with significance established to indicate less than zero.
 - 2 indicates non-zero result field with no significance established to indicate greater than zero.
 - 3 not used.

Note: The condition code setting reflects only the field following the last (rightmost) field separator code of the mask pattern for multiple-field-editing operations.

Interrupt Action

♦ Address error:

Addressing.

Protection.

Data error.

Notes

- ◆ 1. The leftmost four-bits of any source field byte must be a valid digit, otherwise a data error interrupt occurs.
 - 2. The rightmost four-bits of any source field byte can be either a digit or a sign.
 - 3. Multiple field editing is possible by using the field separator code within the mask pattern.
 - 4. The zones of the expanded source digits can be either EBCDIC or ASCII, as specified by the mode code. When the mode code specifies EBCDIC, zone code 1111 is generated. When the mode code specifies ASCII, the zone code 0101 is generated.
 - 5. The rightmost four bits of any source field byte can be a digit or sign as follows:

Codes	Definition
$0000 \rightarrow 1001$ $1010, 1100, 1110, 1111$	Digits Plus sign
1011, 1101	Minus sign

6. Overlapping of fields yields unpredictable results.

Edit and Mark (EDMK)

General Description

♦ The variable length source field specified by the second address (B_2/D_2) is changed from packed format to zoned format and the results are edited under control of a mask pattern. The result of the operation replaces the mask pattern specified by the first address (B_1/D_1) and determines the condition code. In addition, the address of each first significant result digit is stored in General Register 1 (General Register 13 in P_3 ; General Register 9 in P_4).

The operation of this instruction is identical to the Edit instruction except for the additional function of inserting a byte address in General Register 1 (13 or 9). The destination address of the digit that establishes significance within the source field being edited is loaded into the rightmost 24 bits of General Register 1 (13 or 9). The leftmost eight bits are unaltered. The address is *not* loaded when significance is forced by recognition of the start significance code in the mask pattern.

The Edit and Mark instruction facilitates the insertion of floating currency symbols, sign indicators, relational operators, and other editing symbols (\$, +, -, <, >, etc.). The address loaded into the register is one byte to the right of the address where such a symbol would be inserted. (The Branch on Count instruction, with zero in the R_2 field, can be used to reduce the loaded address by one.)

Because the address is *not* loaded when significance is forced by the start significance code, the address of the byte immediately to the right of the start significance code in the mask pattern field should be loaded in General Register 1 (13 or 9) before an Edit and Mark instruction is executed.

Format (SS)

DF			L	B_1		D_1	B_2	$\mathrm{D_2}$	
0	7	8	15	16 19	20	31	32 35	36	47

Condition Code

- ♦ 0 indicates a zero source field whether or not significance is established.
 - 1 indicates non-zero result field with significance established to indiciate less than zero.
 - 2 indicates non-zero result field with no significance established to indicate greater than zero.
 - 3 not used.

Interrupt Action

Address error:

Addressing.

Protection.

Data error.

- ◆ 1. All notes of the Edit instruction are applicable to the Edit and Mark instruction.
 - 2. The address of the byte is loaded each time significance is established and a non-zero character is inserted into the result field.

Notes (Cont'd)

- 3. The address is loaded into the rightmost 24 bits of General Register 1 (13 or 9). The leftmost eight bits are unaltered.
- 4. When a single instruction is used to edit multiple fields, the address of the first significant digit of each field is loaded into the register. However, only the address of the last field processed will be available upon completion of the instruction.
- 5. In processor states P_1 and P_2 , General Register 1 is used. In processor state P_3 , General Register 13 is used. In processor state P_4 , General Register 9 is used.

Shift Left Single Logical (SLL)

General Description

igoplus The entire contents of the general register specified by the first address (R_1) are shifted left the number of bit positions specified by the second address (B_2/D_2) . The R_3 field is ignored.

The second address does not refer to a main memory location. The loworder six bits of the second address are used as the count to specify the number of bits of shifting to be done. The remaining bits are ignored.

Format (RS)

	89]	R_1		B_2		D_2	
0		7	8	11	12 15	16 19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ None.

- ♦ 1. High-order bits of the register are shifted out and lost.
 - 2. Zeros are placed into the right end of the register.
 - 3. All 32 bits of the specified register are shifted.

Shift Right Single Logical (SRL)

General Description

igoplus The entire contents of the general register specified by the first address (R₁) are shifted right by the number of bit positions specified by the second address (B₂/D₂). The R₃ field is ignored.

The second address does not refer to a main memory location. The loworder six bits of the second address are used as the count to specify the number of bits shifting to be done. The remaining bits are ignored.

Format (RS)



Condition Code

♦ Unchanged.

Interrupt Action

♦ None.

- ♦ 1. Low-order bits of the register are shifted out and lost.
 - 2. Zeros are placed into the left end of the register.
 - 3. All 32 bits of the specified register are shifted; that is, the operation is unsigned.

Shift Left Double Logical (SLDL)

General Description

♦ The entire contents of the double-length operand (two general registers) — even/odd specified by the first address (R_1) are shifted left the number of bit positions specified by the second address (B_2/D_2) . The R_3 field is ignored.

The second address does not refer to a main memory location. The loworder six bits of the second address are used as the count to specify the number of bits of shifting to be done. The remaining bits are ignored.

Format (RS)

	8D			R_1		B_2		$\mathbf{D_2}$	
0		7	8	11	12 15	16 19	20	-	31

Condition Code

♦ Unchanged.

Interrupt Action

◆ Address error: Specification.

- ♦ 1. The first address must specify an even-numbered register.
 - 2. All 64 bits of the double-length operand are shifted.
 - 3. High-order bits are shifted out and lost.
 - 4. Zeros are placed into the low-order end of the odd-numbered register.

Shift Right Double Logical (SRDL)

General Description

♦ The entire contents of the double-length operand (two general registers) — even/odd specified by the first address (R_1) are shifted right the number of bit positions specified by the second address (R_2/D_2). The R_3 field is ignored.

The second address does not refer to a main memory location. The loworder six bits of the second address are used as the count to specify the number of bits of shifting to be done. The remaining bits are ignored.

Format (RS)

8C			R_1		D ₀		D_2	
0	7	8	11	12 15	16 19	20		31

Condition Code

Unchanged.

Interruption

♦ Address error:

Specification.

- ♦ 1. The first address must specify an even-numbered register.
 - 2. All 64 bits of the double-length operand are shifted.
 - 3. Low-order bits are shifted out and lost.
 - 4. Zeros are placed into the high-order end of the even-numbered register.

BRANCHING INSTRUCTIONS

INTRODUCTION

♦ In normal processor operation, instructions are executed in sequential order according to the main memory locations in which they are stored. When branching is performed, a break in this normal sequential execution occurs. Branching instructions provide for referencing another subroutine or repeating a segment of coding or continuing to the next instruction in sequence. When branching occurs, the address specified in the branch instruction replaces the current address in the P counter. The branch address can be specified by an instruction address or it can be obtained from one of the general registers.

The actual branching execution is based on the setting of the condition code or on the contents of a general register as specified in the loop-closing operations.

In a branching operation, the current address in the updated P counter can be stored before the branch address is placed in the P counter. This stored address can be used for linking the new segment of instructions with the segment of instructions from which the branching occurred.

The Execute instruction is listed with the branch instructions, although only a temporary departure from sequential operation is entailed by use of this instruction. The branch address, in this instruction, specifies one instruction to be executed in the instruction sequence. The address in the P counter is not replaced by the branch address and only the instruction located at the address is executed before the sequence is continued based upon the updated P counter.

SEQUENTIAL EXECUTION

♦ Normally, the P counter instruction address specifies a main memory location from which the next instruction to be executed is fetched. This instruction address is updated in the P counter by the length, in bytes, of the instruction to be executed as indicated by the current P counter. The instruction currently indicated by the P counter is executed and the operation is repeated using the updated P counter to fetch the next instruction.

Instructions can occupy from one halfword (two bytes) up to three halfwords (six bytes). The high-order two bits of the operation code of each instruction designates its length as follows:

00 = halfword instruction (two bytes).

01, 10 = two-halfword instructions (four bytes).

11 = three-halfword instructions (six bytes).

INSTRUCTION FORMATS

RS Format

♦ Branching instructions use the following three instruction formats:

	Op Code			R ₁		R_3		B_2	,	$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

Description

igoplus The contents of the general register specified by B_2 are added to the contents of the D_2 field to obtain the branch address (second operand). The R_1 field specifies the general register that contains the first operand. The R_3 field specifies the general register that contains the third operand.


RX Format

	Op Code		I	R ₁ /M		X_2		B_2		D_2	
0		7	8	11	12	15	16	19	20	3	1

Description

igspace The contents of the general registers specified by X_2 and B_2 are added to the contents of the D_2 field to obtain the branch address (second operand). The R_1 field specifies the general register which contains the first operand. In a Branch on Condition instruction, the M field is a mask which specifies the condition codes to be tested.

RR Format



Description

igspace The contents of the general register specified by the R_2 field are the branch address (second operand). The R_1 field specifies the general register that contains the first operand. The same register can be specified by R_1 and R_2 . If R_2 is zero, no branching occurs. In a Branch on Condition instruction, the M field is a mask that specifies the condition codes to be tested.

Notes:

- 1. A zero in the X_2 or B_2 field indicates that the corresponding address component is absent.
- 2. The sequence of operations when using general registers is as follows:
 - a. compute the address.
 - b. store arithmetic or link information.
 - c. replace the P counter with the branch address.

INTERRUPT ACTION

♦ Interrupts can occur as a result of an Execute instruction only. The interrupt conditions are as follows:

Address Error

Addressing

♦ An address error interrupt occurs when the branch address of an Execute instruction is outside the main memory for the particular installation, or if an Execute instruction is attempted to perform another Execute instruction. The operation is suppressed and the condition code, registers, and main memory are unaltered.

Specification

♦ An address error interrupt occurs if the branch address of an Execute instruction is not on a halfword boundary. The operation is suppressed and the condition code, registers, and main memory are unaltered.

Branch on Condition (BCR) (BC)

General Description

♦ If the condition code is set to any of the conditions specified by the four-bit mask field (M or M_1), the P counter is replaced by the branch address (R_2 or $X_2/B_2/D_2$). If the four-bit mask field (M or M_1) is not equivalent to the condition code settings, branching does not occur and the next instruction in sequence is executed. The branch is initiated whenever the condition code has a corresponding mask bit set.

Format (RR)

	(BCR) 07			M ₁		R_2
0		7	8	11	12	15

(RX)

	(BC) 47			M	i	X_2		B_{2}		D_2
•	0	7	8	11	12	15	16	19	20	31

Condition Code

♦ Unchanged.

Interrupt Action

None.

Notes

♦ 1. The four-bit mask in M₁ corresponds, left-to-right, with the four condition codes:

Instruction Bit	Condition Code
8 ,	0
9	1
10	2
11	3

- 2. If all mask bits are set ($M_{\mbox{\tiny 1}}=F_{\mbox{\tiny 16}}$), an unconditional branch is effected.
- 3. When all mask bits are zero, or if R_2 in the RR format is zero, the instruction is a no-op.
- 4. When a branch occurs, the leftmost eight-bit portion of the 32-bit P counter (ILC, CC, and mask) is unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.
- 5. The contents of the registers specified by the second address are unaltered.

Branch and Link (BALR) (BAL)

General Description

♦ The entire 32-bit contents of the P counter are loaded into the general register specified by R_1 . Then, the program branches to the instruction address specified by the branch address (R_2 or $X_2/B_2/D_2$). The instruction length counter, the condition code, the program mask, and the updated instruction address are stored. However, when branching occurs, only the instruction address is replaced.

Format (RR)

	(BALR) 05			R_1		R_2
0		7	8	11	12	15

(RX)

	(BAL) 45			$\mathbf{R_1}$.		X_2		\mathbf{B}_2		D_2	
0	r	7	8	11	12	15	16	19	20		31

Condition Code

Unchanged.

Interrupt Action

None.

- ♦ 1. The P counter is stored without branching in the RR format when the R₂ field is zero.
 - 2. When a branch occurs, the leftmost eight-bit portion of the 32-bit P counter (ILC, CC, and mask) is unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.
 - 3. The contents of the register specified by the second address are unaltered.

Branch on Count (BCTR) (BCT)

General Description

♦ The contents of the general register specified by the R_1 field are algebraically decremented by one. The contents of the register are examined, and if the contents are zero, no branching occurs. If the contents are not zero, the instruction address in the P counter is replaced by the branch address (R_2 or $X_2/B_2/D_2$) and branching occurs.

Format (RR)

	(BCTR))6		$R_{_1}$	I	R_2
0		7	8	11	12	15

(RX)

(BCI	T) 46		R_1		X_2		B_2		$\mathrm{D_2}$	
0	7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

None.

- ♦ 1. The subtraction executes as in fixed-point arithmetic with all 32 bits participating.
 - 2. An initial count of zero in the R_1 field results in branching, because subtraction occurs before testing the contents of the register. If the value is zero, branching occurs and the result is minus one. To effect a *no branch*, the contents of the R_1 field must be 1.
 - 3. The contents of the registers specified by the second address are unaltered.
 - 4. When branching occurs, the leftmost eight-bit portion of the 32-bit P counter (ILC, CC, and mask) is unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.
 - 5. In the RR format, if the R_2 field is zero, counting is performed without branching.
 - 6. If a negative number appears in R_1 , an overflow condition occurs when this field is decremented. However, this overflow is ignored.
 - 7. Overflow from a maximum negative number to a maximum positive number is ignored.

Branch on Index High (BXH)

General Description

♦ The operand specified by the third address (R_3) is added to the operand specified by the first address (R_1) and the sum is algebraically compared with the operand specified by the third address (R_3) , if R_3 specifies an odd register. If R_3 specifies an even register, the sum is algebraically compared with $R_3 + 1$. If the sum is low or equal, branching does not occur and the next instruction is executed. If the sum is high, the instruction address in the P counter is replaced by the branch address (B_2/D_2) and branching occurs.

Format (RS)

	86		R ₁		R_3		$\mathbf{B_2}$				
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

None.

- 1. The sum replaces the operand specified by the first address (R_1) regardless of the comparison. The sum replaces (R_1) after the comparison has been made.
 - 2. Overflow is not recognized.
 - 3. The contents of the register specified by R_3 or R_3+1 are unaltered.
 - 4. When a branch occurs, the leftmost eight-bit positions of the 32-bit P counter (ILC, CC, and mask) are unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.

Branch on Index Low or Equal (BXLE)

General Description

♦ The operand specified by the third address (R_3) is added to the operand specified by the first address (R_1) and the sum is algebraically compared with the operand specified by the third address (R_3) , if R_3 specifies an odd register. If R_3 specifies an even register, the sum is algebraically compared with $R_3 + 1$. If the sum is high, branching does not occur and the next instruction in sequence is executed. If the sum is low or equal, the instruction address in the P counter is replaced by the branch address (B_2/D_2) and branching occurs.

Format (RS)

	87		R_1			$ m R_3$		${f B}_2$		${\rm D_2}$	
0		7	8	11	12	15	16	19	20	3	1

Condition Code

Unchanged.

Interrupt Action

♦ None.

- lackloaiset 1. The sum replaces the operand specified by the first address (R_1) regardless of the comparison. The sum replaces (R_1) after the comparison has been made.
 - 2. Overflow is not recognized.
 - 3. The contents of the register specified by R_3 or $R_3 + 1$ are unaltered.
 - 4. When a branch occurs, the leftmost eight-bit positions of the 32-bit P counter (ILC, CC, and mask) are unpredictable. However, the actual condition code and program mask (hardware registers) are unaffected by branching.

Execute (EX)

General Description

igspace The instruction in the location specified by the second address $(X_2/B_2/D_2)$ is modified by the contents of the register specified by the first address (R_1) . Then, the modified instruction is executed and control is returned to the instruction following the Execute instruction.

Format (RX)

44		$R_{_1}$		\mathbf{X}_2		B_{2}			D_2		
0	7	8	11	12	15	16	19	20	3	1	

Condition Code

♦ May be set by the instruction being modified and executed.

Interrupt Action

◆ Address error:

Addressing.

Specification.

- ♦ 1. Bits 8-15 of the subject instruction are "OR"ed with bits 24-31 of the register specified by the first address (R₁).
 - 2. If R₁ is zero, no modification takes place.
 - 3. The ILC is set to two (length of the Execute) and the P counter is set to the address of the instruction following the Execute instruction.
 - 4. The contents of R_1 and the subject instruction in main memory are unaltered.
 - 5. Interrupts are inhibited until the subject instruction has been completed.
 - 6. When the subject instruction is a successful branching instruction, the P counter is updated by the branch address.

FLOATING-POINT INSTRUCTIONS

INTRODUCTION

♦ Floating-point arithmetic instructions provide the capability to process operands of large magnitude with precise results.

A floating-point number is made up of three parts: a sign, an exponent and a mantissa. The sign portion applies to the mantissa. The exponent is a power to which the number 16 is raised. The mantissa is a hexadecimal number with an assumed radix point to the left of the high-order digit. The quantity that the floating-point number represents is obtained by multiplying the mantissa by the number 16 raised to the power represented by the exponent.

Four floating-point registers are provided, each of which is 64 bits long. These registers are numbered 0, 2, 4 and 6.

Included in this set are instructions for loading, adding, subtracting, comparing, multiplying, dividing, storing, and controlling signs of short and long operands.

Addition, subtraction, multiplication, and division produce normalized results. Addition and subtraction can also produce unnormalized results. Operands can be normalized, or unnormalized, in any floating-point operation.

Sign control, add, subtract, and compare operation results are indicated in the condition code settings.


DATA FORMATS

♦ Floating-point numbers are fixed in length and are either full-word short or double-word long in format.

The first bit in both formats is the sign of the mantissa. A 1 bit represents a minus sign and a 0 bit represents a plus sign. The next seven bits represent the exponent. The mantissa contains six hexadecimal digits (short floating-point number) or 14 (long floating-point number) hexadecimal digits.

The short format allows for faster processing and uses less storage. Because floating-point registers are 64 bits long, the rightmost 32 bits are ignored when dealing with short operands. When the short format is specified, all operands and the result are 32 bits long. When using the long format, which provides greater precision, all operands are 64 bits long and require the full register.

Short Floating-Point Number



Long Floating-Point Number

1	7	56
s	Exponent	Mantissa
0	1 7	8 63

REPRESENTATION OF NUMBERS

♦ The mantissa is always represented in hexadecimal. An assumed radix point is always immediately to the left of the high-order digit of the mantissa.

The exponent, bits 1 through 7, indicates the power to which the number 16 must be raised. The range of the exponent is from -64 to +63 corresponding to the binary value of 0-127. The power is equal to the binary number minus 64, as shown in following table:

Exponent	Decimal Equivalent	Power
(1 111 111) ₂	127 —64	= +63
(1 000 111) ₂	71 —64	= +7
$(0\ 000\ 000)_2$	0 —64	= -64

Because the value (64)₁₀ represents the power zero, this technique is called excess 64 notation.

The sign of a result from addition, subtraction, multiplication, or division with a zero mantissa is positive. A zero sign, zero exponent, and zero mantissa in a floating-point number is called true zero.

NORMALIZATION

♦ A floating-point number with a mantissa containing a non-zero, high-order, hexadecimal digit is called a normalized number. An unnormalized number has one or more high-order hexadecimal zero digits in the mantissa. To change an unnormalized number into a normalized number, the mantissa is shifted to the left until the high-order digit is non-zero. Then, the exponent is decremented by the number of digits shifted.

Generally, normalization occurs when the intermediate arithmetic result is changed to the final result. However, in multiplication and division operations, normalization occurs before the arithmetic process.

Floating-point operations are performed with, or without, normalization. Most operations are performed in only one way; however, addition and subtraction may be performed either way as specified.

When normalization is not performed, high-order zeros in the result mantissa are not eliminated. Depending on the original operands, the result may, or may not, be normalized.

Initial operands in both normalized and unnormalized operations need not be in normalized form. Because normalization takes place on hexadecimal digits, the three high-order bits of a normalized mantissa can be zero.

INSTRUCTION FORMATS

♦ The following two instruction formats are used for floating-point operations:

RX Format

	Op Code			R_1		X ₂		$\mathrm{B_2}$		${\rm D_2}$	
0		7	8	11	12	15	16	19	20		31

Description

igoplus An address is formed by adding the contents of general registers X_2 and B_2 to the displacement field D_2 . This address specifies a main memory location that contains the second operand in the operation. R_1 designates the floating-point register containing the first operand.

RR Format

	Op Code			R_1		R_2
0		7	8	11	12	15

Description

lackloain In this format, R_1 designates the address of the floating-point register holding the first operand. R_2 is the address of the floating-point register holding the second operand. The first and second operands can be the same and are designated by identical R_1 and R_2 addresses.

Notes:

- 1. Register addresses specified by the R_1 and R_2 fields must be 0, 2, 4, or 6 or an address error (specification) interrupt occurs.
- 2. A short operand must be located on a word boundary and a long operand must be on a double-word boundary; if not, an address error (specification) interrupt occurs.
- 3. Floating-point registers are used by floating-point instructions only.
- 4. A zero in an X_2 or B_2 field shows that there is no address component to enter in forming an address.
- 5. Except for the instructions Store (long) and Store (short), results of floating-point operations replace the first operand.
- 6. Except for the storing of the result, the contents of floating-point registers, general registers, and main memory locations used in the operations are not changed.
- 7. It is possible to designate the same general register to specify both operand locations and address generation. Addresses are generated before execution.

CONDITION CODE UTILIZATION

♦ The condition code reflects results of floating-point sign control, add, subtract, and compare instructions. The code is not changed by any other floating-point operation. Decision-making by branch on condition instructions can be done after those instructions that set the code.

For most arithmetic and load instructions, Condition Codes 0, 1, or 2 indicate respectively a zero, or less than, or greater than zero content, of the result. Condition Code 3 is set for overflow of the result in arithmetic instructions only. In comparison instructions, the Condition Codes 0, 1, or 2 show, respectively, that the first operand is either equal to, less than, or greater than the second operand.

Instructions that cause the condition code to be set and the meaning of the setting are as follows:

Instruction		Condition	Code Setting	
Instruction	0	1	2	3
Add Normalized Short/Long	Zero	< Zero	> Zero	Overflow
Add Unnormalized Short/Long	Zero	< Zero	> Zero	Overflow
Compare Short/Long	Equal	Low	High	
Load and Test Short/Long	Zero	< Zero	> Zero	
Load Complement Short/Long	Zero	< Zero	> Zero	
Load Negative Short/Long	Zero	< Zero		
Load Positive Short/Long	Zero	<u> </u>	> Zero	
Subtract Normalized Short/Long	Zero	< Zero	> Zero	Overflow
Subtract Unnormalized Short/Long	Zero	< Zero	> Zero	Overflow

INTERRUPT ACTION

♦ The following interrupt conditions can occur as a result of a floating-point instruction.

Address Error

Addressing

♦ An address error interrupt occurs when an address in the RX instruction format specifies a location outside the available main memory. The operation is terminated at the point of error. The result data and the condition code (if affected) are unpredictable.

Specification

lack An address error interrupt occurs if a short operand is not located on a word boundary or a long operand is not located on a double-word boundary. An address error interrupt also occurs if a floating-point register other than 0, 2, 4 or 6 is specified. The instruction is suppressed. The condition code, the data in main memory, and the registers remain unchanged. Address restrictions do not apply to the X_2 , B_2 and D_2 components of the instruction.

Protection

♦ An address error interrupt occurs when the protection key and the storage key of the result location do not match. The operation is suppressed. The condition code, the data in main memory, and the registers remain unchanged. (This interrupt can only occur if the memory protect feature is installed.)

Significance Error

♦ A significance error interrupt occurs when the result mantissa of an add or subtract operation is zero. A program interrupt occurs if the significance error mask bit in the Interrupt Mask Register of the current state is set to 1. The operation is completed, the exponent is unaltered, and the interrupt is taken. If the significance error mask bit is zero, the interrupt is prohibited and the operation is completed by setting the result to true zero (zero sign, zero exponent, and zero mantissa). In either case, the condition code is set to zero.

Divide Error

♦ A divide error interrupt occurs if division by zero is attempted.

Exponent Overflow

♦ An exponent overflow interrupt occurs when the result exponent overflows and the mantissa is not zero. The operation is terminated and the result data is unpredictable. Addition and subtraction set the condition code to 3. Multiplication and division do not affect the condition code setting.

Exponent Underflow

♦ An exponent underflow interrupt occurs when the result exponent is less than zero and the result mantissa is not zero. The operation is completed by setting the result to true zero (zero sign, zero exponent, and zero mantissa). Addition and subtraction set the condition code to zero. Multiplication and division do not affect the condition code setting.

Load (LER) (LE) (LDR) (LD)

General Description

♦ The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is loaded into the floating-point register specified by the first address (R_1) .

Format (RR Short)

	(LER)	38			$R_{_1}$		$\mathbf{R_2}$
0		r	7	8	11	12	15

(RX Short)

	(LE) 78	3		R_1		X ₂		B_2		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

(RR Long)

	(LDR)	28			R ₁		R_2
0			7	8	11	12	15

(RX Long)

	(LD) 68			R_1		X_2		$\mathbf{B_2}$		$\mathrm{D_2}$	
-	0	7	8	11	12	15	16	19	20	3	<u>1</u>

Condition Code

Unchanged.

Interrupt Action

◆ Address error:

Addressing (RX format). Specification.

- 1. The operand specified by the second address is unaltered.
 - 2. Exponent overflow, underflow, or lost significance cannot occur.
 - 3. The low-order half of the register specified by the first address is unaltered when short operands are used.

Load and Test (LTER) (LTDR)

General Description

igoplus The operand in the floating-point register specified by the second address (R₂) is loaded into the floating-point register specified by the first address (R₁). The sign and magnitude of the loaded operand determine the condition code.

Format (RR Short)

	(LTER) 32			R_1		R_2
0		7	8	11	12	15

(RR Long)

(LTDR)	22			R_1		R_2
0			7	8	11	12	15

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 result mantissa is greater than zero.
 - 3 not used.

Interrupt Action

♦ Address error:

Specification.

- ♦ 1. If R₁ and R₂ are equal, the operation is equivalent to a test without data movement.
 - 2. The operand specified by the second address is unaltered.
 - 3. Short operands do not alter the low-order half of the register specified by the first address.

Load Complement (LCER) (LCDR)

General Description

igspace The operand in the floating-point register specified by the second address (R₂) is loaded into the floating-point register specified by the first address (R₁) and the sign is changed to the opposite value. The sign and magnitude of the loaded operand determine the condition code.

Format (RR Short)

	(LCER)	33		R_1]	\mathbb{R}_2
0		7	8	11	12	15

(RR Long)

	(LCDR)	23			R_1]	R_2
0			7	8	11	12	15

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 result mantissa is greater than zero.
 - 3 not used.

Interrupt Action

♦ Address error:

Specification.

- ♦ 1. The exponent and mantissa are unaltered.
 - 2. Short operands do not alter the low-order half of the register specified by the first address.

Load Positive (LPER) (LPDR)

General Description

igoplus The operand in the floating-point register specified by the second address (R₂) is loaded into the floating-point register specified by the first address (R₁) and the operand sign is made plus.

Format (RR Short)

	(LPER) 30			R_1	I	R_2
0		7	8	11	12	15

(RR Long)

(LPDR) 2	20		R_1]	R_2
0	7	8	11	12	15

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 not used.
 - 2 result mantissa is greater than zero.
 - 3 not used.

Interrupt Action

◆ Address error:

Specification.

- ♦ 1. The exponent and mantissa are unaltered.
 - 2. Short operands do not alter the low-order half of the register specified by the first address.

Load Negative (LNER) (LNDR)

General Description

igoplus The operand in the floating-point register specified by the second address (R₂) is loaded into the floating-point register specified by the first address (R₁) and the operand sign is made minus.

Format (RR Short)

	(LNER)	31		R_1		R_2
0		7	8	11	12	15

(RR Long)

(LNDR) 21			R ₁]	R_2
0	7	8	11	12	15

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 not used.
 - 3 not used.

Interrupt Action

♦ Address error:

Specification.

- ♦ 1. The exponent and mantissa are unaltered.
 - 2. Short operands do not alter the low-order half of the register specified by the first address.

Add Normalized (AER) (AE) (AD)


General Description

igoplus The operand specified by the second address (R₂ or X₂/B₂/D₂) is added to the operand in the floating-point register specified by the first address (R₁). The *normalized* sum is loaded into the register specified by the first address. The sign and magnitude of the sum determine the condition code.

Format (RR Short)

	(AER) 3A			\mathbf{R}_{1}	R_2	
0		7	8	11	12	15

(RX Short)



(RR Long)



(RX Long)

Γ	(AD) 6A			R_1		$\overline{X_2}$		B_2		$\mathrm{D_2}$	
<u></u>		7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 result mantissa is greater than zero.
 - 3 result exponent overflows.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification.

Significance error.

Exponent overflow.

Exponent underflow.

Notes

♦ 1. To perform normalized addition, the computer must scale the two operands. Scaling consists of comparing the exponents of the two operands. If they do not agree, the mantissa with the smaller exponent operand is shifted right. Its exponent is increased by one for each digit right-shifted, until the two exponents agree. Then, the mantissas are added algebraically to form an intermediate sum. If an overflow carry occurs, the intermediate sum is right-shifted one digit and its exponent is increased by one. If this causes an overflow, an exponent overflow interrupt condition occurs.

For short operands, the intermediate sum consists of seven hexadecimal digits and a possible carry. The low-order digit is the guard digit which is retained from the mantissa which is shifted right. Only one guard digit participates in the mantissa addition. The guard digit is zero if no shift occurs.

Notes (Cont'd)

- For long operands, the intermediate sum consists of fourteen hexadecimal digits and a possible carry. No guard digit is retained.
- 2. After addition, the intermediate sum is left-shifted until all high-order zero hexadecimal digits have been eliminated. The vacated low-order digits are made zero and the exponent is decremented by one for each zero digit shifted. If no left-shift takes place, the intermediate sum is truncated to the proper mantissa length. If the exponent underflows (exceeds -64) during normalization, the floating-point number is made true zero and an exponent underflow interrupt occurs.
- 3. No normalization is performed when the intermediate sum is zero. The sum mantissa is unaltered and a significance error interrupt occurs. If a significance error interrupt is prohibited by the interrupt mask, the quantity is made true zero and a significance error interrupt does not occur.
- 4. Initial operands need not be in normalized form.
- 5. The sign of the sum is determined by the rules of algebra. A zero sum is always plus.
- 6. Short operands do not alter the low-order halves of the registers specified by the address fields.

Add Unnormalized (AUR) (AU) (AWR) (AW)

General Description

♦ The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is added to the operand in the floating-point register specified by the first address (R_1) . The *unnormalized* sum is loaded into the register specified by the first address. The sign and magnitude of the loaded sum determine the condition code.


Format (RR Short)

	(AUR)	3E			R_1			R_2	
0			7	8		11	12	1	5

(RX Short)

	(AU) 7E	E R ₁		R ₁	X_2		\mathbf{B}_2			${\rm D_2}$	
0		7	8	11	12	15	16	19	20		31

(RR Long)



(RX Long)

ſ	(AW) 6E			R_1		X_2		${f B_2}$		$\mathrm{D_2}$	
0)	7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 result mantissa is greater than zero.
 - 3 result exponent overflows.

Interrupt Action

◆ Address error:

Addressing (RX format).

Specification.

Exponent overflow.

Significance.

Notes

♦ 1. The Add Unnormalized is similar to the Add Normalized, except that the sum is not normalized by this instruction and exponent underflow cannot occur.

Subtract Normalized (SER) (SE) (SDR) (SD)


General Description

igoplus The operand specified by the second address (R₂ or X₂/B₂/D₂) is subtracted from the operand in the floating-point register specified by the first address (R₁). The *normalized* difference is loaded into the register specified by the first address. The sign and magnitude of the difference determine the condition code.


Format (RR Short)

	(SER) 3B			R_1	I	R_2
0		7	8	11	12	15

(RX Short)



(RR Long)



(RX Long)

	(SD) 6B			R ₁		X ₂		$\mathrm{B_2}$		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 result mantissa is greater than zero.
 - 3 result exponent overflows.

Interrupt Action

◆ Address error:

Addressing (RX format).

Specification.

Significance error.

Exponent overflow.

Exponent underflow.

Notes

♦ 1. The Subtract Normalized is the same as the Add Normalized, except that the sign of the second operand is changed to the opposite value before addition. A zero difference is always positive.

Subtract Unnormalized (SUR) (SU) (SWR) (SW)


General Description

♦ The operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$ is subtracted from the operand in the floating-point register specified by the first address (R_1) . The *unnormalized* difference is loaded into the register specified by the first address. The sign and magnitude of the difference determine the condition code.


Format (RR Short)

	(SUR) 3F			\mathbf{R}_{1}		R_2
0		7	8	11	12	15

(RX Short)



(RR Long)



(RX Long)

	(SW) 6F			$R_{_1}$		X_2		B_{2}		$\mathbf{D_2}$
_	0	7	8	11	12	15	16	19	20	31

Condition Code

- ♦ 0 result mantissa is zero.
 - 1 result mantissa is less than zero.
 - 2 result mantissa is greater than zero.
 - 3 result exponent overflows.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification.

Significance error.

Exponent overflow.

- ♦ 1. Subtract Unnormalized differs from Subtract Normalized only in that the difference is not normalized before it is loaded into the result register.
 - 2. Exponent underflow cannot occur.

Compare (CER) (CE) (CDR) (CD)

General Description

♦ The operand in the floating-point register specified by the first address (R_1) is algebraically compared to the operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_2)$. The result determines the condition code.


Format (RR Short)

	(CER) 39			R_1		R_2
0		7	8	11	12	15

(RX Short)

	(CE) 79	R	1	į .	\mathbf{X}_2		B_2		D_{2}
,	0 7	8	11	12	15	16	19	20	31

(RR Long)



(RX Long)

	(CD) 69			$\mathbf{R}_{_{1}}$	2	ζ,		B_{2}		$\mathrm{D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

- $lackbox{0}$ operands are equal.
 - 1 operand specified by the first address is less than the one specified by the second address.
 - 2 operand specified by the first address is greater than the one specified by the second address.
 - 3 not used.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification.

- ◆ 1. Comparison takes into account the sign, exponent, and mantissa of each number. Exponent inequality is not decisive for magnitude determination since the mantissas may have different numbers of leading zeros. The operands are scaled, as in Subtract Normalized, and if the mantissa of each operand is zero, the numbers are considered equal regardless of the sign and exponent.
 - 2. Both operands are unaltered.

Halve (HER) (HDR)

General Description

igoplus The operand in the floating-point register specified by the second address (R₂) is divided by two. The quotient is loaded into the floating-point register specified by the first address (R₁).

Format (RR Short)

	(HER) 34			R_1		R_2
0		7	8	11	12	15

(RR Long)

	(HDR) 24			R_1	R_2	
0		7	8	11	12	15

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Specification.

- ♦ 1. The difference between the Halve instruction and a Divide instruction with a divisor of two, is that no normalization and no zero mantissa testing takes place. The sign and exponent are unaltered and the mantissa is shifted right one bit.
 - 2. Short operands do not alter the low-order half of the result register.

	CLaura
	Store
(STE)	(STD)

General Description

igoplus The contents of the floating-point register specified by the first address (R₁) are stored in the main memory location specified by the second address (X₂/B₂/D₂).

Format (RX Short)

	(STE) 70		$\mathbf{R_1}$		X_2		B_2		$\mathrm{D_2}$	
0	7	8	11	12	15	16	19	20	3	31

(RX Long)

	(STD) 60			R_1		X ₂		$\mathbf{B_2}$		D_{2}	
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing.

Specification.

Protection.

- ♦ 1. The first operand is unaltered.
 - 2. Short operands do not alter the low-order half of the register specified by the second address.

Multiply (MER) (ME) (MDR) (MD)


General Description

♦ The operand in the floating-point register specified by the first address (R_1) is multiplied by the operand specified by the second address $(R_2 \text{ or } X_2/B_2/D_3)$. The normalized product is loaded into the register specified by the first address.


Format (RR Short)

	(MER) 3C			R_1]	R_2
0		7	8	11	12	15

(RX Short)



(RR Long)



(RX Long)

	(MD) 6C			R_1	,	X_2		B_{2}		${\rm D_2}$	
0		7	8	11	12	15	16	19	20		31

Condition Code

Unchanged.

Interrupt Action

◆ Address error:

Addressing (RX format).

Specification.

Exponent overflow.

Exponent underflow.

- ◆ 1. The exponents of the two operands are added, and the sum is reduced by 64 to form an intermediate exponent. The mantissas are normalized as described in the Add Normalize instruction, and multiplied to form an intermediate mantissa. The intermediate mantissa is then normalized (reducing its exponent by one for each digit left shifted) to form the final product.
 - 2. The sign of the product is determined by the rules of algebra.
 - 3. If the product mantissa is zero, the final product is made true zero.
 - 4. If the final product exponent is greater than 127, an exponent over-flow interrupt occurs.
 - 5. If final product exponent is less than zero, an exponent underflow interrupt occurs.
 - 6. For short operands, the low-order half of the register specified by the first address *is used* in the calculation of the intermediate mantissa. The product mantissa has the full 14 digits as in the long format and the two low-order digits are always zero.
 - 7. The least significant digit of the double word results of a floating point Multiply (Long) may not be the same on the 70/55 processor as the 70/35 and 70/45 since the algorithm for this instruction is different on the 70/55. Final product digits above the least significant are identical on all processors.

Divide (DER) (DE) (DDR) (DD)

General Description

♦ The operand (dividend) in the floating-point register specified by the first address (R_1) is divided by the operand divisor specified by the second address (R_2 or $X_2/B_2/D_3$). The *normalized* quotient is stored in the register specified by the first address. The remainder is not retained.

Format (RR Short)

	(DER) 3D			R_1		$oxed{R_2}$
0		7	8	11	12	15

(RX Short)

	(DE) 7D			R_1		X_2		${f B_2}$		$\mathbf{D_2}$	
0		7	8	11	12	15	16	19	20		31

(RR Long)

	(DDR) 2D			R_1]	R_2
0		7	8	11	12	15

(RX Long)

	(DD) 6D			$R_{_1}$	3	ζ ₂		B_2		D_2	
0		7	8	11	12	15	16	19	20		31

Condition Code

♦ Unchanged.

Interrupt Action

♦ Address error:

Addressing (RX format).

Specification.

Exponent overflow.

Exponent underflow.

Divide error.

- ◆ 1. The exponents of the two operands are subtracted and the difference is increased by 64 to form an intermediate exponent. The mantissas are normalized as described in the Subtract Normalize instruction, and divided to form the mantissa of the intermediate quotient. The intermediate exponent and mantissa are normalized to form a final quotient.
 - 2. If the dividend (first operand) is zero, the quotient is made true zero.
 - 3. If the divisor (second operand) is zero, a divide error interrupt occurs.
 - 4. The sign of the quotient is determined by the rules of algebra.
 - 5. If the final quotient exponent is less than zero, the final quotient is made true zero and an exponent underflow interrupt occurs.
 - 6. If the final quotient exponent exceeds 127, an exponent overflow interrupt occurs.
 - 7. For short operands, the low-order halves of the registers are unaltered.

OPTIONAL FEATURES

FEATURE 5001 MEMORY PROTECT

Operational Characteristics

FEATURE 5002 ELAPSED TIME CLOCK

Operational Characteristics

- ♦ Data in memory can be protected from destruction by the erroneous storing of information during program execution through the optional Memory Protect feature. Feature 5001-35 is applicable to the 70/35 Processor; feature 5001-45 is applicable to the 70/45 Processor; feature 5001-55 is applicable to the 70/55 Processor.
- ♦ Memory protection is accomplished by a four-bit storage key associated with each block of 2,048 bytes of main memory. Whenever data is to be stored in main memory during the execution of an instruction, the four-bit protection key in the Interrupt Status register for the current program state is compared with the four-bit storage key. During a channel-to-memory data transfer, the protection key (as specified in the channel address word) is compared with the storage key. If the storage and protection keys are equal, or either one is zero, the storage of data is completed.

If the storage and protection keys do not match (neither is zero), the execution of an instruction that stores data into memory is suppressed or terminated. An address error (protection) interrupt occurs, and the protected memory remains unaltered. If the storage and protection keys mismatch during a channel-to-memory data transfer, the data transfer is terminated and a channel termination interrupt occurs. The protected memory is unaltered and the indication of mismatch is stored in the input/output channel registers in scratch-pad memory for the specified channel.

The storage key can be changed by the privileged instruction Set Storage Key and can be inspected by the privileged instruction Insert Storage Key.

When the Memory Protect feature is not installed and the protection key is non zero, an address error (specification) interrupt occurs.

- ullet The elapsed time clock is an optional feature available on the 70/35, 70/45, and 70/55 Processors. Feature 5002-35 is applicable to the 70/35 Processor; feature 5002-45 is applicable to the 70/45 Processor; feature 5002-55 is applicable to the 70/55 Processor.
- ♦ The elapsed time clock occupies a full word beginning at main memory location 80. The word is treated as a signed binary operand and follows the rules of fixed-point arithmetic.

The clock count is performed by decrementing bit positions 21 and 23 every 1/60th of a second (60 cycle processor) or by decrementing bit positions 21 and 23 every 1/50th of a second (50 cycle processor). In either case, the effect is equivalent to reducing the elapsed time clock by one in bit position 23 every 1/300th of a second (every 3.3 milliseconds). When the clock goes from positive to negative, an elapsed time clock interrupt occurs.

Normally, an updated elapsed time clock is available after the completion of each instruction execution. However, when input/output data transmission approaches the limit of main memory capability, or a Read Direct instruction time is excessive, elapsed time clock updating can be skipped.

When an elapsed time clock interrupt occurs, the clock may have been decremented several times before the interrupt takes effect, depending on the execution time of the current instruction.

FEATURE 5003 DIRECT CONTROL

♦ The Direct Control feature enables one 70/35, 70/45, or 70/55 processor program to directly signal the programs of from one to five other processors over an interface independent of the input/output channels. The processors directly connected by this feature may be remotely located up to 500 cable feet from the transmitting processor. Feature 5003-35 is applicable to the 70/35 Processor; feature 5003-45 is applicable to the 70/45 Processor; feature 5003-55 is applicable to the 70/55 Processor.

Operational Characteristics

♦ Two additional privileged instructions are provided with this option, Write Direct and Read Direct, which initiate the transfer of one byte of control information between processor memories, and which signal the opposite unit (by external interrupt) upon execution of an instruction.

This feature can also initiate initial program loading in a remote processor which is in a stopped state. In this case, the Load Unit Switches on the console of the processor being signaled specify the device from which the loading is to occur and the information byte is ignored.

FEATURE 5015 SELECTOR CHANNEL*

lacktriangle This feature is applicable to the 70/45 Processor. It provides two selector channels with four input/output trunks (two trunks per channel).

FEATURE 5016 SELECTOR CHANNEL*

lacktriangle This feature is applicable to the 70/45 Processor. It provides three selector channels with six input/output trunks (two trunks per channel).

FEATURE 5020 SELECTOR CHANNEL**

lacktriangle This feature is applicable to the 70/55 Processor. It provides two selector channels and four input/output trunks.

FEATURE 5022 SELECTOR CHANNEL**

ullet This feature is applicable to the 70/55 Processor. It provides four selector channels and six input/output trunks.

FEATURE 5024 SELECTOR CHANNEL**

lacktriangle This feature is applicable to the 70/55 Processor. It provides six selector channels and twelve input/output trunks.

FEATURE 5030 SELECTOR CHANNEL***

lacktriangle This feature is applicable to the 70/35 Processor. It provides one selector channel and two input/output trunks.

SELECTOR CHANNEL***

lacktriangle This feature is applicable to the 70/35 Processor. It provides two selector channels and four input/output trunks.

EMULATOR OPTIONS

♦ Object code programs for the RCA 301 and 501 systems and IBM 1410 and 1401 (including 1440 and 1460) systems can be executed on the Model 70/35 and 70/45 systems through the optional Emulator features. The feature numbers and applicable processors are listed on the following page.

^{*}Only one feature (5015 or 5016) is permitted on a system.

^{**} Only one feature (5020, 5022 or 5024) is permitted on a system.

^{***} Only one feature (5030 or 5031) is permitted on a system.

Operational Characteristics

♦ Using the facilities of the Model 70/35 and 70/45 Processors and associated peripheral devices, the Emulator features permit the running of RCA 301 and 501 and IBM 1400 series object-code programs on the 70/35-45 systems without modification or reprogramming.

A 70/45 system provided with the facility for emulating one of the specified systems may be further enhanced to emulate any one of the remaining specified computers. (The 70/35 may only be enhanced with the 301 and 1401 Emulator feature.) However, not more than two Emulator features may be contained in a 70/35 or 70/45 system.

While reprogramming of programs is not required, certain conditions must be considered before emulation is attempted. Programs to be emulated must have been written in accordance with normal programming standards of the subject computer, must not utilize or be affected by non-standard "RPQ" or "PQR" features installed in the subject computer, and must be emulated with comparable 70/35 or 70/45 equipment complement with equivalent standard or optional features as the subject computer. In addition, programs with time dependency coding must be carefully reviewed and modified where necessary.

Emulated programs may be inefficient, inaccurate, or may not function unless they are compatible with timing factors for both the emulator system and the 70/35-45 input/output operations.

Detailed functional descriptions and operating characteristics of these emulator features may be found in the specific Emulator Reference Manuals.

Feature 5005-35 301 Emulator ♦ This feature is applicable to the 70/35 Processor.

Feature 5005-45 301 Emulator ♦ This feature is applicable to the 70/45 Processor.

Feature 5006-35 1401 Emulator \blacklozenge This feature is applicable to the 70/35 Processor.

Feature 5006-45 1401 Emulator ♦ This feature is applicable to the 70/45 Processor.

Feature 5007-45 501 Emulator lacktriangle This feature is applicable to the 70/45 Processor.

Feature 5026-45 1410 Emulator lacktriangle This feature is applicable to the 70/45 Processor.

Feature 5036-45 301/501 Emulator lack This feature is applicable to the 70/45 Processor.

Feature 5046-45 1410/1401 Emulator lack This feature is applicable to the 70/45 Processor.

APPENDICES

APPENDIX A-SUMMARY

Privileged

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Check Channel	9F	CKC	SI	1. Privileged operation.	0 — I/O chan. avail. 1 — Interrupt pending in selector channel. 2 — Selector chan. busy or int. pending or multiplex chan. operating in burst mode. 3 — Inoperable.
Diagnose	83	DIG	SI	1. Privileged operation.	Unaltered.
Halt Device	9E	HDV	SI	1. Privileged operation.	0 — Not busy. 1 — Standard device byte stored in scratch-pad memory. 2 — Termination accepted. 3 — Inoperable.
Idle	80	IDL	SI	1. Privileged operation.	Unchanged.
Insert Storage Key	09	ISK	RR	 Privileged operation. Operation code trap (if feature not installed). Address error. 	Unchanged.
Load Scratch Pad	D8	LSP	SS	 Privileged operation. Address error. 	Unchanged.
Program Control	82	PC	SI	 Privileged operation. Address error. 	CC of state being terminated is stored in P counter. CC of state being initiated used to set CC indicators.
Read Direct	85	RDD	SI	 Privileged operation. Operation code trap (if feature not installed). Address error. 	Unchanged.
Set Storage Key	08	SSK	RR	 Privileged operation. Operation code trap (if feature not installed). Address error. 	Unchanged.
Start Device	9C	SDV	SI	1. Privileged operation.	0 — I/O operation started and channel proceeding. 1 — Status bits stored in scratch-pad. 2 — Busy or interrupt pending. 3 — Inoperable.
Store Scratch-Pad	D0	SSP	SS	 Privileged operation. Address error. 	Unchanged.
Test Device	9D	TDV	SI	1. Privileged operation.	 0 — Available. 1 — Standard device byte stored in scratch-pad. 2 — Busy or interrupt pending. 3 — Inoperable.
Write Direct	84	WRD	SI	 Privileged operation. Operation code trap (if feature not installed). Address error. 	Unchanged.

OF INSTRUCTIONS

Instructions

	Timing (µsec) (Average and Includes Staticizing)						
	70/35	70/45	70/55	Ref.			
		$ ext{Multiplexor} = 5.52$ $ ext{Selector} = 6.48$	2.70	99			
		4.56	2.16	91			
		$egin{aligned} ext{Multiplexor} &= 10.32 + ext{CRT} \ ext{Burst} &= 5.52 + ext{CRT} \ ext{Selector} &= 6.00 + ext{CRT} \end{aligned}$	$7.14+\mathrm{CRT}$	95			
	9.60	6.00	3.66	90			
		5.28	3.00	100			
	24.48 + 7.68R (Note 3)	7.20 + 2.88R	3.60 + 0.96R	86			
-	36.48 (Note 4)	7.44	3.66	88			
	$8.64+\mathrm{ED}$	To be supplied.	To be supplied.	103			
		5.28	3.36	101			
		$ ext{Multiplexor} = 33.36 + ext{CRT}$ $ ext{Selector} = 27.60 + ext{CRT}$	$14.46+\mathrm{CRT}$	92			
	23.52 + 7.68R (Note 3)	7.20 + 2.88R	3.60 + 1.20R	87			
		$ ext{Multiplexor} = 8.40 + ext{CRT}$ $ ext{Selector} = 8.88 + ext{CRT}$	$7.14+\mathrm{CRT}$	97			
	8.16	To be supplied.	To be supplied.	102			

Legend:

CRT — channel response time (two microseconds average).

R — number of registers specified. ED — external delay.

SUMMARY OF

Processor State

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code	
Set Program Mask	04	SPM	RR	None.	CC set according to GR bits 2, 3 specified by R_1 .	
Supervisor Call	0A	SVC	RR	None.	Unchanged.	

Fixed-Point

Add Halfword	4A	АН	RX	1. Fixed-Point overflow. 2. Address error.	0 — Sum is zero. 1 — Sum is less than zero. 2 — Sum is greater than zero. 3 — Overflow.
A Jd T aminol	5E	AL	RX	1. Address error.	0 — Sum is zero & no carry. 1 — Sum is not zero & no carry.
Add Logical	1E	ALR	RR		2 — Sum is zero with carry. 3 — Sum is not zero with carry.
Add Word	5A	A	RX	1. Fixed-Point overflow. 2. Address error.	0 — Sum is zero. 1 — Sum is less than zero.
Add Word	1A	AR	RR		2 — Sum is greater than zero. 3 — Overflow.
Compare Halfword	49	СН	RX	1. Address error.	0 — Operands equal. 1 — First operand low. 2 — First operand high. 3 — Not used.
C - W - I	59	С	RX	1. Address error.	0 — Operands equal. 1 — First operand low.
Compare Word	19	CR	RR		2 — First operand high. 3 — Not used.
Convert to Binary	4F	CVB	RX	 Address error. Data error. Divide error. 	Unchanged.
Convert to Decimal	4E	CVD	RX	1. Address error.	Unchanged.
Divide	5D	D	RX	1. Address error.	Unchanged.
Divide	1D	DR	RR	2. Divide error.	Onenangea.
Load Complement	13	LCR	RR	1. Fixed-Point overflow.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Overflow.
Load Halfword	48	LH	RX	1. Address error.	Unchanged.
Load Multiple	98	LM	RS	1. Address error.	Unchanged.

Control Instructions

Timing (μsec) (Average and Includes Staticizing)					
 70/35	70/45	70/55	Ref.		
11.52	2,88	1.80	106		
12.48	2,88	2.04	105		

Instructions

 		• · · · · · · · · · · · · · · · · · · ·	
20.48	7.92	3.98	119
19.68	8.40	2.58	
13.44	4.80	1.92	120
19.00	8.88	2.58	
13.76	5.28	1.92	118
19.04	7.44	2.58	125
19.04	8.40	2.58	104
12.80	4.80	1.92	124
43.20 + 18.24BY	91.20	5.34 to 26.34	129
$60.96 + 3.36 \text{ bi } (0 \le \text{bi} \le 16)$ $30.24 + 5.28 \text{ bi } (17 \le \text{bi} \le 32)$	68.88 to 91.92	5.70 to 23.82	130
211.00	94.89	19.86	100
204.00	90.81	19.20	128
11.84	5.28	1,92	114
 16.32	7.92	2.58	112
 7.68 + 7.2R	$6.00 + 2.88 \mathrm{R}$	2.10 + 0.84R	117

Legend:

R — number of registers specified. BY — number of significant bytes in a decimal number $(1 \le BY \le 8)$. bi — number of significant bits of a binary number $(0 \le bi \le 32)$.

SUMMARY OF

Fixed-Point

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Load Negative	11	LNR	RR	None.	0 — Result is zero. 1 — Result is less than zero. 2 — Not used. 3 — Not used.
Load Positive	10	LPR	RR	1. Fixed-Point overflow.	0 — Result is zero. 1 — Not used. 2 — Result greater than zero. 3 — Overflow.
Load and Test	12	LTR	RR	None.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Not used.
Lood Word	58	L	RX	1. Address error.	Unchanged
Load Word	18	LR	RR		Unchanged.
Multiply Halfword	$4\mathrm{C}$	мн	RX	1. Address error.	Unchanged.
	5C	М	RX	1. Address error.	II. dayand
Multiply Word	1C	MR	RR		Unchanged.
Shift Left Double	8F	SLDA	RS	 Fixed-Point overflow. Address error. 	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Overflow.
Shift Right Double	8E	SRDA	RS	1. Address error.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Not used.
Shift Left Single	8B	SLA	RS	1. Fixed-Point overflow.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Overflow.
Shift Right Single	8 A	SRA	RS	None.	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Not used.

Instructions (Cont'd)

	Timing (µsec) (Average and Includes Staticizing)						
	70/35	70/45	70 /55	Ref.			
	12.80	6.24	1.92	116			
	12.32	6.24	1.92	115			
	11.36	5.28	1.98	113			
	14.40	8.88	2.46				
	8.16	2.88	1.98	111			
	72.00	35.40	12.28	127			
	131.00	65.64	12.78	100			
-	125.00	62.52	12.12	126			
	$52.16 + .96N + 7.68NU + .96J (NL \neq 0)$ $51.68 + .96N + 7.68NU$ $(NL = 0)$	Under 16 = 11.04 + 0.96 (N) 16 to 31 = 15.12 + 0.96 (N-16) 32 to 47 = 19.20 + 0.96 (N-32) 48 to 63 = 23.28 + 0.96 (N-48)	2.10 + 0.72 (P + Q) + 0.72S (N)	136			
	$\begin{array}{c} 56.96 + .96\mathrm{N} + 10.56\mathrm{NU} + \\ .96\mathrm{J} \ (\mathrm{NL} \neq 0) \\ 54.96 + .96\mathrm{N} + 10.56\mathrm{NU} \\ (\mathrm{NL} = 0) \end{array}$	Under $16 = 9.36 + 0.96$ (N) 16 to 31 = 12.48 + 0.96 (N-16) 32 to 47 = 15.60 + 0.96 (N-32) 48 to 63 = 18.72 + 0.96 (N-48)	2.10 + 0.72 (P + Q + M) + 0.72S (N)	137			
	$20.96 + .48I + .48N (N \neq 0)$ 20.48 (N = 0)	Under $16 = 10.08 + 0.48$ (N) 16 to 31 = 13.20 + 0.48 (N-16) 32 to 47 = 16.32 + 0.48 (N-32) 48 to 63 = 19.44 + 0.48 (N-48)	2.10 + 0.36 (P + Q) + 0.36S (N)	134			
	$21.92 + .48J + .48N (N \neq 0)$ 20.48 (N = 0)	Under 16 = 8.16 + 0.48 (N) 16 to 31 = 10.32 + 0.48 (N-16) 32 to 47 = 12.48 + 0.48 (N-32) 48 to 63 = 12.48 + 0.48 (N-48)	2.10 + 0.36 (P + Q + M) + 0.36S (N)	135			

Legend:

I — equals 1 when N is odd; equals 0 when N is even.

J — equals 0 when N is odd; equals 1 when N is even.

M — number of two-bit shifts.

N — total number of bits shifted.

P - number of four-bit shifts.

Q — number of one-bit shifts.

NL - lower 3 bits of N (Module 8 of N).

NU — upper 3 bits of N (Module 8 count of N).

S (N) — 1 if N = 0; S (N) = 0 if $N \neq 0$.

SUMMARY OF Fixed-Point

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Store Halfword	40	STH	RX	1. Address error.	Unchanged.
Store Multiple	90	STM	RS	1. Address error.	Unchanged.
Store Word	50	ST	RX	1. Address error.	Unchanged.
Subtract Halfword	4B	SH	RX	 Fixed-Point overflow. Address error. 	0 — Diff. is zero. 1 — Diff. less than zero. 2 — Diff. greater than zero. 3 — Overflow.
	5F	SL	RX	1. Address error.	0 — Not used. 1 — Diff. not zero; no carry.
Subtract Logical	1F	SLR	RR		2 — Diff. zero with carry. 3 — Diff. not zero with carry.
Subtract Word	5B	S	RX	 Fixed-Point overflow. Address error. 	0 — Diff. is zero. 1 — Diff. less than zero.
Subtract Word	1B	SR	RR		2 — Diff. greater than zero. 3 — Overflow.

Decimal Arithmetic

Add Decimal	FA	AP	SS	 Address error. Data error. Decimal overflow. 	0 — Sum is zero. 1 — Sum is less than zero. 2 — Sum is greater than zero. 3 — Overflow.
Compare Decimal	F9	СР	SS	Address error. Data error.	0 — Fields algeb. equal. 1 — 1st operand algeb. less than 2nd operand. 2 — 1st operand algeb. greater than 2nd operand.
Divide Decimal	FD	DP	SS	 Address error. Data error. Decimal divide error. 	Unchanged.
Move with Offset	F1	MVO	SS	1. Address error.	Unchanged.
Multiply Decimal	FC	MP	SS	Address error. Data error.	Unchanged.

'nstructions (Cont'd)

	Timing (μ sec) (Average and Includes Staticizing)					
	70/35	70/45	70/55	Ref.		
	11.52	5.04	4.38	132		
	7.68 + 7.2R	$6.00 + 2.88 \mathrm{R}$	2.10 + 1.20R	133		
	17.76	7.44	2.70	131		
	20.96	7.92	2.58	122		
	20.16	8.40	2.58	123		
	13.92	4.80	1.92	123		
	20.48	8.88	2.58	121		
	14.24	5.28	1.92	121		

Instructions

 · · · · · · · · · · · · · · · · · · ·			
$\begin{bmatrix} 39.36 + 2.76 L_1 + \\ [1.92 + 3.84 (L_2 - L_1)] \text{ Z} \end{bmatrix}$	$15.36 + 1.8 L_1 + 0.42 L_2$ (Note 1)	$5.40 + 1.92 W_1 + 0.96 W_2 + 0.48 L_1$ (Note 1)	142
$35.52 + 2.76 L_1 + \\ [1.92 + 3.84 (L_2 - L_1)] \text{ Z}$	$16.80 + 1.08L_1 + 0.42L_2$ (Note 1)	$5.40 + 0.96 ext{W}_2 + 1.08 ext{W}_1 + 0.48 ext{L}_1$ (Note 1)	145
$\begin{array}{c} 13.44 + 26.4 \text{L}_2 \; (\text{L}_1 - \text{L}_2) \; + \\ 71.52 \text{L}_1 - 75.36 \text{L}_2 \end{array}$	$26.33 + 36.71 \text{L}_{1} - 35.14 \text{L}_{2} + \\ 5.40 \text{L}_{2} \; (\text{L}_{1} - \text{L}_{2})$	$11.28 + 1.2 \mathbf{W_1} + 0.36 \mathbf{L_1} + \\ 0.72 \mathbf{S} + 0.60 \mathbf{W_2}$	147
$18.24 + 3.36 \mathrm{L_1} + 1.44 \mathrm{L_2}$	$11.04 + 1.92 \mathrm{L_1} + 0.96 \mathrm{L_2}$	$4.92 + 1.80 \mathrm{W}_1 + 0.60 \mathrm{W}_2 + 0.72 \; (\mathrm{L}_1 + \mathrm{L}_2)$	150
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c} 28.49 + 16.96 L_{1} - 14.35 L_{2} + \\ 2.34 L_{2} \; (L_{1} - L_{2}) \end{array}$	$\begin{array}{c} 8.88 + 1.20 \mathrm{W}_1 + 1.08 \mathrm{W}_2 + \\ 5.16 \mathrm{L}_2 + 8.88 \mathrm{S} + 3.12 \mathrm{SL}_2 + \\ 0.72 \ (\mathrm{L}_1 - \mathrm{L}_2) \end{array}$	146

Legend:

 $\boldsymbol{L}_{\scriptscriptstyle 1}$ — number of bytes in first operand field.

 L_2 — number of bytes in second operand field.

R — number of registers specified.

 $S = (L_1 - L_2) \div 4$. If result is a mixed number, next higher integer is used. $W_1 = total$ number of words in first operand field including partial words.

 W_2 — total number of words in second operand field including partial words.

Z — equals 0 when $L_{\rm 2} < L_{\rm 1};$ equals 1 when $L_{\rm 2} > L_{\rm 1}.$

SUMMARY OI

Decimal Arithmetic

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Pack	F2	PACK	ss	1. Address error.	Unchanged.
Subtract Decimal	FB	SP	SS	 Address error. Data error. Decimal overflow. 	0 — Diff. is zero. 1 — Diff. is less than zero. 2 — Diff. is greater than zero. 3 — Overflow.
Unpack	F3	UNPK	SS	1. Address error.	Unchanged.
Zero and Add	F8	ZAP	SS	 Address error. Data error. Decimal overflow. 	0 — Result is zero. 1 — Result is less than zero. 2 — Result is greater than zero. 3 — Overflow.

Logica

	54	N	RX	1. Address error.	0 — Result is zero.
And	D4	NC	ss		1 — Result is not zero. 2 — Not used. 3 — Not used.
	94	NI	SI		
	14	NR	RR		
	55	CL	RX	1. Address error.	0 — Operands equal.
D5 CLC SS opera	1 — 1st operand less than 2nd operand. 2 — 1st operand greater than				
	95	CLI	SI		2nd operand. 3 — Not used.
	15	CLR	RR		
Edit	DE	ED	ss	1. Address error. 2. Data error.	0 — Indicates zero source field whether or not signif, is established. 1 — Non-zero result field with signif, established to indicate less than zero. 2 — Non-zero result field with no signif, established to indicate greater than zero. 3 — Not used.

Instructions (Cont'd)

.*	Timing (μ sec) (Average and Includes Staticizing)					
	70/35	70/45	70/55	Ref.		
	$12.00 + 2.4 L_1 + 2.88 L_2$	$8.88 + 1.92 L_1 + 0.96 L_2$	${\begin{aligned}&4.56+1.80\text{W}_1+0.60\text{W}_2+\\&0.72\text{L}_1+0.36\text{L}_2\end{aligned}}$	148		
	$39.36 + 2.76 L_{_{1}} + \\ [1.92 + 3.84 \ (L_{_{2}} - L_{_{1}})] \ Z$	$15.36 + 1.80 L_1 + 0.42 L_2$ (Note 1)	$5.40 + 0.96 \text{W}_2 + 1.92 \text{W}_1 + \\ 0.48 \text{L}_1 $ (Note 1)	143		
	$18.72 + 3.84 L_1 + .24 L_2$	$9.90 + 0.96 \mathrm{L_1} + 0.90 \mathrm{L_2}$	${\begin{aligned}&4.80+1.80\text{W}_1+0.60\text{W}_2+\\&0.36\text{L}_1+0.72\text{L}_2\end{aligned}}$	149		
	$\begin{array}{c} 39.36 + 3.12 \text{L}_1 + \\ \left[1.92 + 3.84 \; (\text{L}_2 - \text{L}_1) \right] \; \text{Z} \end{array}$	$15.48 + 1.08 L_1 + 0.42 L_2$ (Note 1)	$6.96 + 0.96 \text{W}_1 + 0.96 \text{W}_2 + \\ 0.48 \text{L}_1 $ (Note 1)	144		

Instructions

20.16	8.40	2.58	
15.48 + 3.94L	$8.95 + 2.22 ext{L}$	$\begin{array}{c} 3.84 + 1.80 \mathrm{W}_1 + 0.96 \mathrm{W}_2 + \\ 0.48 \mathrm{L} \end{array}$	158
10.08	6.96	3.18	
13.92	5.28	1.92	
18.40	8.40	2.58	
12.96 + 3.36L	8.96 + 1.44B (Note 2)	$\begin{array}{c} 3.24 + 0.96 \mathrm{W}_1 + 0.96 \mathrm{W}_2 + \\ 0.48 \mathrm{B} \\ \text{(Note 2)} \end{array}$	157
9.28	6.0	2.46	
12.16	4.8	1.92	
${14.40+6.72 \text{L}_148 \text{F}+\atop 2.88 \text{K}}$	$10.56 + 3\mathrm{L_1} + 1.92\mathrm{L2_2} - 0.12\mathrm{F} - 0.6\mathrm{K}$	$\begin{array}{l} 3.72 + 1.80 \mathrm{W}_1 + 0.60 \mathrm{W}_2 + \\ 0.36 \mathrm{L}_1 + 0.96 \mathrm{L}_2 + 0.36 \mathrm{K} \end{array}$	167

Legend:

- F total number of field separating symbols in pattern field.
- K number of control characters in pattern field.
- L total number of bytes specified by L field.
- L_1 number of bytes in first operand field.
- L_2 number of bytes in second operand field.
- \boldsymbol{W}_1 total number of words in first operand field including partial words.
- \boldsymbol{W}_2 total number of words in second operand field including partial words.
- Z equals 0 when $L_2 < L_1$; equals 1 when $L_2 > L_1$.

SUMMARY O

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Edit and Mark	DF	EDMK	SS	Address error. Data error.	0 — Indicates zero source field whether or not signif. is established. 1 — Non-zero result field with signif. established to indicate less than zero. 2 — Non-zero result field with no signif. established to indicate greater than zero. 3 —Not used.
	57	X	RX	1. Address error.	0 — Result is zero.
Exclusive Or	D7	XC	SS		1 — Result is not zero. 2 — Not used. 3 — Not used.
	97	XI	SI		
	17	XR	RR		
Insert Character	43	IC	RX	1. Address error.	Unchanged.
Load Address	41	LA	RX	None.	Unchanged.
Move	D2	MVC	SS	1. Address error.	Unchanged.
	92	MVI	SI		
Move Numerics	D1	MVN	SS	1. Address error.	Unchanged.
Move Zones	D3	MVZ	SS	1. Address error.	Unchanged.
	56	0	RX	1. Address error.	0 — Result is zero.
Or	D6	OC	SS		1 — Result is not zero. 2 — Not used. 3 — Not used.
	96	OI	SI		
	16	OR	RR		
Shift Left Single Logical	89	SLL	RS	None.	Unchanged.

Instructions (Cont'd)

	Timing (µsec) (Average and Includes Staticizing)						
	70/35	70/45	70/55	Ref.			
	${18.76 + 6.72 \text{L}_148 \text{F} + \atop 2.88 \text{K}}$	$13.44 + 3 \mathrm{L_1} + 1.92 \mathrm{L_2} - \\ 0.12 \mathrm{F} - 0.6 \mathrm{K}$	$\begin{array}{c} 6.00 + 1.80 \mathrm{W_1} + 0.60 \mathrm{W_2} + \\ 0.36 \mathrm{L_1} + 0.96 \mathrm{L_2} + 0.36 \mathrm{K} \end{array}$				
				170			
	20.64	8.40	2.58				
	$15.48 + 3.94 \mathrm{L}$	$8.95+2.22\mathrm{L}$	$\begin{array}{c} 3.84 + 1.80 \mathrm{W_1} + 0.96 \mathrm{W_2} + \\ 0.48 \mathrm{L} \end{array}$	160			
	10.57	6.96	3.18				
	14.40	5.28	1.92				
_	12.00	5.52	2.70	162			
	19.20	7.92	2.10	164			
er e	13.92 + 1.92L	$8.94+1.44\mathrm{L}$	$\begin{array}{l} 5.76 + 0.84 \text{W}_{\text{1}} + 0.96 \text{W}_{\text{2}} + \\ 0.36 \text{L} \end{array}$	154			
	8.64	5.04	3.18				
	10.56 + 4.8 L	$9.90 + 2.22 \mathrm{L}$	$\begin{array}{l} 3.84 + 1.80 \mathrm{W}_1 + 0.96 \mathrm{W}_2 + \\ 0.36 \mathrm{L} \end{array}$	155			
	$10.56+4.32 \mathrm{L}$	9.90 + 2.22 L	$\begin{array}{l} 3.84 + 1.80 \mathrm{W}_{1} + 0.96 \mathrm{W}_{2} + \\ 0.36 \mathrm{L} \end{array}$	156			
	20.16	8.40	2.58				
	$15.48 + 3.94 \mathrm{L}$	8.95 + 2.22 L	$\begin{array}{l} 3.84 + 1.80 \mathrm{W}_{1} + 0.96 \mathrm{W}_{2} + \\ 0.48 \mathrm{L} \end{array}$	159			
	10.08	6.96	3.18				
	13.92	5.28	1.92				
	$18.24 + .48J + .48N (N \neq 0)$ 20.48 (N = 0)	Under $16 = 7.92 + 0.48$ (N) 16 to 31 = 11.04 + 0.48 (N-16) 32 to 47 = 14.16 + 0.48 (N-32) 48 to 63 = 17.28 + 0.48 (N-48)	2.10 + 0.36 (P + Q) + 0.36S (N)	172			

Legend:

F — total number of fields separating symbols in pattern field.

K — number of control characters in pattern field.

L — total number of bytes specified by L field.

 L_1 — number of bytes in first operand field. L_2 — number of bytes in second operand field.

N — number of bits shifted.

P — number of four-bit shifts.

Q - number of one-bit shifts.

 \boldsymbol{W}_1 — total number of words in first operand field including partial words.

 W_2 — total number of words in second operand field including partial words.

 $S(N) - 1 \text{ if } N = 0; S(N) = 0 \text{ if } N \neq 0.$

SUMMARY OI

Logica

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Shift Right Single Logical	88	SRL	RS	None.	Unchanged.
Shift Left Double Logical	8D	SLDL	RS	1. Address Error.	Unchanged.
Shift Right Double Logical	8C	SRDL	RS	1. Address Error.	Unchanged.
Store Character	42	STC	RX	1. Address Error.	Unchanged.
Test Under Mask	91	TM	SI	1. Address Error.	0 — Selected bits all zero, or mask all zero. 1 — Selected bits mixed zero and one. 2 — Not used. 3 — Selected bits all one.
Translate	DC	TR	SS	1. Address Error.	Unchanged.
Translate and Test	DD	TRT	ss	1. Address Error.	 0 — All accessed function bytes all zeros. 1 — Non-zero function byte encountered. 2 — Last function byte non-zero. 3 — Not used.

Branching

D 1 17:1	45	BAL	RX	None.	TT 1	
Branch and Link	05	BALR	RR		Unchanged.	
1	Į.					

Instructions (Cont'd)

Timing (μsec) (Average and Includes Staticizing)						
70/35	70/45	70/55	Ref.			
$18.72 + .48J + .48N (N \neq 0)$ 17.28 (N = 0)	Under $16 = 8.88 + 0.48$ (N) 16 to 31 = 11.04 + 0.48 (N-16) 32 to 47 = 13.20 + 0.48 (N-32) 48 to 63 = 13.20 + 0.48 (N-48)	2.10 + 0.36 (P + Q + M) + 0.36S (N)	173			
$49.44 + .96N + 8.64NU + .48J (NL \neq 0)$ 48.48 + .96N + 8.64NU (NL = 0)	Under $16 = 7.68 + 0.96$ (N) 16 to 31 = 11.76 + 0.96 (N-16) 32 to 47 = 15.84 + 0.96 (N-32) 48 to 63 = 19.92 + 0.96 (N-48)	2.10 + 0.72 (P + Q) + 0.72S (N)	174			
$\begin{array}{c} 53.76 + .96\mathrm{N} + 10.56\mathrm{NU} + \\ .96\mathrm{J} \; (\mathrm{NL} \neq 0) \\ 51.36 + .96\mathrm{N} + 10.56\mathrm{NU} \\ (\mathrm{NL} = 0) \end{array}$	Under $16 = 7.44 + 0.96$ (N) 16 to 31 = 10.56 + 0.96 (N-16) 32 to 47 = 13.68 + 0.96 (N-32) 48 to 63 = 16.80 + 0.96 (N-48)	2.10 + 0.72 (P + Q + M) + 0.72S (N)	175			
11.52	5.04	3.18	163			
9.28	6.48	2,82	161			
 11.04 + 4.8 L	6.24 + 5.04L	$3.24 + 1.20 \mathrm{W_1} + 2.88 \mathrm{L_1}$	165			
1.92 + 4.8B (CC = 0) 19.30 + 4.8B (CC = 1 or 2)	11.04 + 4.08B	4.68 + 2.52B	166			

Instructions

17.28	5.52	2.70	
$\mathrm{Branch} = 12.48$ No $\mathrm{Branch} = 11.52$	${ m Branch}=4.80$ No ${ m Branch}=3.84$	$\mathrm{Branch} = 2.52$ No $\mathrm{Branch} = 2.04$	179

Legend:

- B total number of bytes processed. This condition occurs if instruction terminates before L count is exhausted.
- L total number of bytes specified by L field.
- L_1 number of bytes in first operand field.
- M number of two-bit shifts.
- N number of bits shifted.
- P number of four-bit shifts.
- Q number of one-bit shifts.
- \boldsymbol{W}_1 total number of words in first operand field including partial words.
- CC condition code.
- NL lower 3 bits of N (Module 8 of N).
- NU upper 3 bits of N (Module 8 count of N).
- S (N) 1 if N = 0; S (N) = 0 if N \neq 0.

SUMMARY OF

Branching

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code	
Branch on	47	BC	RX	None.		
Condition	07	BCR	RR	1	Unchanged.	
	46	BCT	RX	None.		
Branch on Count	06	BCTR	RR		Unchanged.	
Branch on Index High	86	ВХН	RS	None.	Unchanged.	
Branch on Index Low or Equal	87	BXLE	RS	None.	Unchanged.	
Execute	44	EX	RX	1. Address error.	May be set by instruction being modified and executed.	

Floating-Point

Add Normalized	6A	AD	RX	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than
(Long)	2A	ADR	RR	 Significance error. Exponent overflow. 	zero.
Add Normalized	7A	AE	RX	4. Exponent underflow.	2 — Result mantissa greater than zero.
(Short)	3 A	AER	RR		3 — Result exponent overflow.
Add Unnormalized	6E	AW	RX	1. Address error.	0 — Result mantissa zero.
(Long)	2E	AWR	RR	2. Significance error. 3. Exponent overflow.	1 — Result mantissa less than zero.
Add Unnormalized	7E	AU	RX		2 — Result mantissa greater than zero.
(Short)	3E	AUR	RR		3 — Result exponent overflow.
G (T)	69	CD	RX	1. Address error.	0 — Operands equal.
Compare (Long)	29	CDR	RR		1 — Operand specified by 1st address low.
(0)	79	CE	RX		2 — Operand specified by 1st address high.
Compare (Short)	39	CER	RR		3 — Not used.
D	6D	DD	RX	1. Address error.	
Divide (Long)	2D	DDR	RR	2. Exponent overflow. 3. Exponent underflow.	Wash and
F: (3)	7D	DE	RX	4. Divide error.	Unchanged.
Divide (Short)	3D	DER	RR		

Instructions (Cont'd)

	Timing (µsec) (Average and Includes Staticizing)		Page Ref.	
70/35	70/45	70/55	Rer.	
$\mathrm{Branch} = 10.56$ $\mathrm{No}\;\mathrm{Branch} = 9.60$	Branch = 4.56 $No Branch = 4.56$	${ m Branch}=2.10 \ { m No~Branch}=1.74$	178	
Branch = 6.72 $No Branch = 4.80$	Branch = 3.84 $No Branch = 3.36$	Branch = 1.98 No Branch = 1.62	178	
$\mathrm{Branch} = 17.76$ $\mathrm{No}\;\mathrm{Branch} = 16.32$	Branch = 7.92 $No Branch = 6.96$	Branch = 2.58 $No Branch = 2.22$	180	
$ ho Branch = 12.96 ho$ $ ho Branch = 11.52 \ C = 12.00$	Branch = 5.76 $No Branch = 5.28$	${ m Branch}=2.40$ No ${ m Branch}=1.92$	180	
$\mathrm{Eranch} = 24.48$ $\mathrm{No}\;\mathrm{Branch} = 23.04$	Branch = 11.60 No Branch = 11.12	${ m Branch}=3.72$ No ${ m Branch}=3.36$	181	
Branch = 24.00 No Branch = 23.52	Branch = 11.60 No Branch = 11.60	${ m Branch}=3.72 \ { m No \ Branch}=3.36$	182	
 18.24 + EX	6.96 + EX	3.90 + EX	183	

Arithmetic Instructions

	73.62	27.69	9.95	
	68.34	22.63	8.57	
	46.33	19.20	7.46	193
	42.01	16.08	6.32	
	71.19	26.81	9.82	
	65.91	21.77	8.44	
	44.95	18.96	6.59	195
	40.63	15.84	6.25	
	61.66	23.52	7.20	
	56.38	18.48	5.82	198
	38.62	15.36	6.57	198
•	34.32	12.24	5.43	
	1239.86	280.27	75.29	
•	1234.58	275.68	73.91	202
,	410.89	83.00	22.68	202
	406.57	79.88	21.54	

Legend:

C — counting only is performed.

 ${\bf E}{\bf X}$ — object instruction execution time.

SUMMARY OF

Floating-Point

Instruction	Op ₍₁₆₎	Mnemonic	Format	Interrupt Action	Condition Code
Halve (Long)	24	HDR	RR	1. Address error.	
Halve (Short)	34	HER	RR		Unchanged.
Load Complement (Long)	23	LCDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than zero.
Load Complement (Short)	33	LCER	RR		2 — Result mantissa greater than zero. 3 — Not used.
	68	LD	RX	1. Address error.	
Load (Long)	28	LDR	RR		
	78	LE	RX		Unchanged.
Load (Short)	38	LER	RR		
Load Negative (Long)	21	LNDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than
Load Negative (Short)	31	LNER	RR		zero. 2 — Not used. 3 — Not used.
Load Positive (Long)	20	LPDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Not used.
Load Positive (Short)	30	LPER	RR		2 — Result mantissa greater than zero. 3 — Not used.
Load and Test (Long)	22	LTDR	RR	1. Address error.	0 — Result mantissa zero. 1 — Result mantissa less than zero.
Load and Test (Short)	32	LTER	RR		2 — Result mantissa greater than zero. 3 — Not used.
	6C	MD	RX	1. Address error.	
Multiply (Long)	2C	MDR	RR	2. Exponent overflow. 3. Exponent underflow.	
	7C	ME	RX		Unchanged.
Multiply (Short)	3C	MER	RR		
Store (Long)	60	STD	RX	1. Address error.	
Store (Short)	70	STE	RX		Unchanged.
Subtract Normalized	6B	SD	RX	Address error. Significance error. Fynonent everfley.	0 — Result mantissa zero. 1 — Result mantissa less than
(Long)	2B	SDR	RR	3. Exponent overflow. 4. Exponent underflow.	zero. 2 — Result mantissa greater
Subtract Normalized	7B	SE	RX		than zero. 3 — Result exponent overflow.
(Short)	3B	SER	RR		

Arithmetic Instructions (Cont'd)

		Timing (μsec) (Average and Includes Staticizing)		Page
	70/35	70/45	70/55	Ref.
	20.16	8.16	2.40	100
	14.40	6.00	1.80	199
	23.76	8.16	2.58	100
	16.56	6.00	1.98	190
	17.28	13.68	4.02	
	17.76	8.64	2.58	100
	16.32	9.84	2.46	188
	12.00	6.72	1.98	
	22.80	7.68	2.56	100
. <u> </u>	15.60	5.52	1.98	192
	23.28	7.68	2,56	101
	16.08	5.52	1.98	191
	22.32	8.16	2.58	
	15.12	6.00	1.98	189
	494.11	186.55	41.45	
	488.83	181.51	40.06	201
	168.06	49.42	17.24	201
	163.74	46.40	16.10	
	24.96	11.28	4.50	200
	18.24	8.40	3.30	200
	73.62	27.69	9.95	
	69.30	22.63	8.57	196
	47.29	19.20	7.46	100
	42.97	16.08	6.32	

SUMMARY OF

Floating-Point

Instruction	O _{P(16)}	Mnemonic	Format	Interrupt Action	Condition Code
Subtract Unnormalized	6F	sw	RX	 Address error. Significance error. Exponent overflow. 	0 — Result mantissa zero. 1 — Result mantissa less than
(Long)	2F	SWR	RR		zero. 2 — Result mantissa greater
Subtract Unnormalized	7F	su	RX		than zero. 3 — Result exponent overflow.
(Short)	3F	SUR	RR		

Arithmetic Instructions (Cont'd)

		Page	
70/35	70/45	70/55	Ref.
72.15	26.81	9.82	
66.87	21.77	8.44	197
41.76	18.96	6.59	197
 41.59	15.84	6.25	

- otes: 1. Time for $L_1 > L_2$ and no End Around Carry. Additional time must be added if $L_2 > L_1$ or End Around Carry.
 - 2. If the two fields are equal B=L since all bytes must be examined. If the fields are unequal the instruction is terminated upon examining the first pair of unequal bytes. In this case, B is less than L.
 - 3. Each 127 words stored or loaded requires an extra 0.96 microseconds to effect wrap around.
 - 4. If Debug Mode, 19.20 + EX.
 - 5. Indexing after base addressing (RX format only) requires an additional 1.44 microseconds on the 70/35, no additional time on the 70/45 and .36 microseconds on the 70/55.

APPENDIX B LIST OF PROGRAM INTERRUPTS

Priority	Cendition	State	Explanation	Timi	ng (If Interrupt Taken)		
Priority	Condition	Initiated	Explanation	70/35	70/45	70/55		
1	Power Failure	4	Power failure in processor or memory.	50.88	11.64	7.32		
2	Machine Check	4	Parity error or equip- ment malfunction.	52.80	11.64	7.32		
3	External Signal 1	3		54.72 (Note 1)	11.64	7.32		
4	External Signal 2	3	Signal received on	56.64 (Note 1)	11.64	7.32		
5	External Signal 3	3	one of the six ex- ternal lines asso-	58.56 (Note 1)	11.64	7.32		
6	External Signal 4	3	ciated with the di-	60.48 (Note 1)	11.64	7.32		
7	External Signal 5	3	rect-control feature.	62.40 (Note 1)	11.64	7.32		
8	External Signal 6	3	•	64.32 (Note 1)	11.64	7.32		
9	Not Specified							
10	External Signal 5 3 External Signal 6 3 Not Specified Selector 1 Ferminate 3 Selector 2 Ferminate 3 Selector 3 70/45 Ferminate 70/55 3 Selector 4 Ferminate 70/55 3 Selector 5			68.16 (Note 2)	18.86 + CRT	18.36 + CRT		
11	Selector 2 Terminate	3		70.08 (Note 2)	18.86 + CRT	18.36 + CRT		
12	Selector 3 70/45 Terminate 70/55	3	A device on the asso-		18.86 + CRT	18.36 + CRT		
13	Selector 4 Terminate 70/55	3	ciated selector or multiplexor channel			18.36 + CRT		
14	Selector 5 Terminate 70/55	3	has terminated.			18.36 + CRT		
15	Selector 6 Terminate 70/55	3				18.36 + CRT		
16	Multiplexor Terminate	3		79.68 (Note 2)	25.90 + CRT	19.80 + CRT		
17	Elapsed Time Clock	3	Elapsed time count has expired.	54.72 (Notes 1 & 3)	13.08	6.60		
18	Console Request	3	Manual request for interrupt by the operator.	56.64 (Note 1)	13.08	6.60		
19	Not Specified							
20	Not Specified							
21	Supervisor Call	3	Result of execution of Supervisor Call in- struction to utilize pro- grammed routines.	67.40 (Note 1)	13.08	6.60		
22	Privileged Operation	3	Privileged instruction attempted in non-privileged mode.	69.32 (Note 1)	13.08	6.60		
23	Op-Code Trap	3	Op Code attempted which is invalid for this model.	71.24 (Note 1)	13.08	6.60		
24	Address Error	3	Invalid address, specification, or memory protect violation.	73.16 (Note 1)	13.08	6.60		

APPENDIX B

LIST OF PROGRAM INTERRUPTS (Cont'd)

		State		Timin	g (if Interrupt Taken)	
Priority	Condition	Initiated	Explanation	70/35	70/45	70/55
25	Data Error	3	Sign of operand incorrect in decimal arithmetic and editing, or incorrect field overlap.	75.08 (Note 1)	13.08	6.24
26	Exponent Overflow	3	Result characteristic of floating-point operation is greater than 127.	77.00 (Note 1)	13.08	6.24
27	Divide Error	3	Rules pertaining to Divide instruction have been violated.	78.92 (Note 1)	13.08	6.24
28	Significance Error	3	Result of floating-point or subtract has zero fraction.	80.84 (Note 1)	13.08	6.24
29	Exponent Underflow	3	Result characteristic of floating-point operation is less than zero.	82.76 (Note 1)	13.08	6.24
30	Decimal Overflow	3	Result field is too small to contain the result of a decimal operation.	84.68 (Note 1)	13.08	6.24
31	Fixed-Point Overflow	3	High-order carry or high-order significant bits lost in fixed-point operation.	86.60 (Note 1)	13.08	6.24
32	Test Mode	3	Allows program control over processor during program testing.	94.24 (Note 1)	13.08	6.24
P	riorities 1 thru 16			14.40	5.76	2.04
P	riorities 17 thru 32			18.72	5.76	2.04

Note 1. Entry to Interrupt processing is delayed until the end of the instruction currently being executed.

Note 2. Entry to Interrupt processing is delayed 29.76 microseconds plus the time required to reach the end of the instruction currently being executed.

Note 3. When a timer update request exists, add 6.72 microseconds. When a timer update request exists and Timer overflow occurs as a result of the update, add 7.68 microseconds.

APPENDIX C INPUT/ OUTPUT SERVICE REQUEST

	Timing Per Byte (microseconds)								
Operation	70/35	70/45	70/55						
Selector Channel									
 a. Normal Service Scratch-Pad Read and Write Main Memory Read or Write (normal) Less than 4 byte data move Read or Write (normal) 	Note 3	2.40	1.20 1.56 1.68						
b. Data chaining with no Transfer In Channel	Note 3	9.60	1.92 (Note 1)						
c. Data chaining with Transfer In Channel	Note 3	13.92	2.04 (Note 1)						
d. End Service	Note 3	Note 3							
Normal Data Chaining, Command Chaining (1) For Status Modifier, add (2) For each Transfer In Channel, add (3) For Incomplete Read (Note 2), add			2.40 4.32 .96 2.04 .96						
Multiplexor Channel									
a. Normal Service	Note 3	14.40	4.80						
b. Data Chaining with no Transfer In Channel	Note 3	27.36							
c. Data Chaining with Transfer In Channel	Note 3	31.68							
d. Burst/Catch-up (per byte, after first byte)	Note 3		1.68						
e. End Service	Note 3	Note 3							
No chaining, no burst mode Data chaining, burst mode Data chaining, no burst mode Command chaining, burst mode Command chaining, no burst mode (1) For Status Modifier, add			4.68 7.68 9.24 7.80 8.76 .48						
(2) For each Transfer In Channel, add		<u> </u>	1.80						

Note 1. Plus any one of the times listed in item a.

Note 2. If a Read terminates while characters are still contained in the Scratch-Pad Assembly Word, a special path must be taken to move these characters to Main Memory when END is received.

Note 3. To be supplied.

APPENDIX D

EXTENDED BINARY-CODED-DECIMAL INTERCHANGE CODE (EBCDIC)

	4567															
0123	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	NUL				PF	нт	LC	DEL								
0001					RES	NL	BS	IL								
0010					BYP	LF	EOB	PRE			SM					
0011					PN	RS	UC	EOT								
0100	Space										¢		<	(+	
0101	&										!	\$	*)	;	_
0110	_	1									Λ	,	%		>	?
0111											:	#	@	,	=	"
1000		a	b	c	d	е	f	g	h	i						
1001		j	k	1	m	n	0	р	q	r						
1010			s	t	u	v	w	x	у	z						
1011																
1100		A	В	C	D	E	F	G	Н	I						
1101		J	K	L	М	N	0	P	Q	R						
1110	Blank		S	Т	U	V	W	X	Y	Z						
1111	0	1	2	3	4	5	6	7	8	9						Ħ

Bit Positions: 0 1 2 3 4 5 6 7 Significance: 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0

Control Characters:

NUL	- All Zero-Bits	BYP	— Bypass
\mathbf{PF}	— Punch Off	\mathbf{LF}	— Line Feed
$_{ m HT}$	— Horizontal Tab	EOB	-End of Block
LC	— Lower Case	PRE	— Prefix
\mathbf{DEL}	— Delete	\mathbf{SM}	— Set Mode
RES	— Restore	PN	Punch On
NL	— New Line	RS	— Reader Stop
$_{\mathrm{BS}}$	Backspace	UC	— Upper Case
$_{ m IL}$	— Idle	EOT	-End of Transmission

APPENDIX E

AMERICAN STANDARD CODE FOR INFORMATION INTERCHANGE (ASCII) (Extended to 8 Bits)

					····		4	321 —								
76X5	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	NUL	SOH	STX	ETX	ЕОТ	ENQ	ACK	BEL	BS	нт	LF	VT	FF	CR	so	SI
0001	DLE	DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	$\mathbf{E}\mathbf{M}$	SS	ESC	FS	GS	RS	US
0010																
0011																
0100	SP	!	"	#	\$	%	&	,	()	*	+	,	_		/
0101	0	1	2	3	4	5	6	7	8	9	:	;	<		>	?
0110																
0111																
1000									_							
1001																
1010	`	A	В	C	D	E	F	G	H	I	J	K	L	M	N	0
1011	P	Q	R	S	Т	U	V	W	X	Y	Z	[~]	^	
1100																
1101																
1110	@	a	b	c	d	е	f	g	h	i	j	k	1	m	n	0
1111	р	q	r	s	t	u	v	w	x	У	z	{		}		DEL

Bit Positions: 7 6 X 5 4 3 2 1 Significance: 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0

Control Characters:

NUL — Null	DOM Desire O + 1 + (+)
	DC4 — Device Control 4 (stop)
SOH — Start of Heading (CC)	NAK — Negative Acknowledge (CC)
STX — Start of Text (CC)	SYN — Synchronous Idle (CC)
ETX — End of Text (CC)	ETB — End of Transmission Block (CC)
EOT — End of Transmission (CC)	CAN — Cancel
ENQ — Enquiry (CC)	EM — End of Medium
ACK — Acknowledge (CC)	SS — Start of Special Sequence
BEL — Bell (audible or attention signal)	ESC — Escape
BS — Backspace (FE)	FS — File Separator (IS)
HT — Horizontal Tabulation	GS — Group Separator (IS)
(punch card skip) (FE)	RS — Record Separator (IS)
LF — Line Feed (FE)	US — Unit Separator (IS)
VT — Vertical Tabulation (FE)	DEL — Delete
FF — Form Feed (FE)	
CR — Carriage Return (FE)	SP — Space (normally non-printing)
SO — Shift Out	1 (}
SI — Shift In	
DLE — Data Link Escape (CC)	
DC1 — Device Control 1	(CC) — Communication Control
DC2 — Device Control 2	(FE) — Format Effector
DC3 — Device Control 3	(IS) — Information Separator
Des Device Continu	(15) — Information Separator

APPENDIX F CHARACTER CODES

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
0	00	0000 0000	12,0,9,8,1	
1	01	0000 0001	12,9,1	
2	02	0000 0010	12,9,2	
3	03	0000 0011	12,9,3	
4	04	0000 0100	12,9,4	
5	05	0000 0101	12,9,5	
6	06	0000 0110	12,9,6	
7	07	0000 0111	12,9,7	
8	08	0000 1000	12,9,8	
9	09	0000 1001	12,9,8,1	
10	$0\mathbf{A}$	0000 1010	12,9,8,2	
11	0B	0000 1011	12,9,8,3	
12	0C	0000 1100	12,9,8,4	
13	0D	0000 1101	12,9,8,5	
14	$0\mathbf{E}$	0000 1110	12,9,8,6	
15	0F	0000 1111	12,9,8,7	
16	10	0001 0000	12,11,9,8,1	
17	11	0001 0001	11,9,1	
18	12	0001 0010	11,9,2	
19	13	0001 0011	11,9,3	
20	14	0001 0100	11,9,4	
21	15	0001 0101	11,9,5	
22	16	0001 0110	11,9,6	
23	17	$\begin{array}{c} 0001 \ 0111 \\ 0001 \ 1000 \end{array}$	11,9,7	
24	18	0001 1000	11,9,8	
25	19 1A	0001 1001	11,9,8,1 11,9,8,2	
26	1B	0001 1010	11,9,8,2	
27 28	1B 1C	0001 1011	11,9,8,4	
29	1D	0001 1100	11,9,8,5	
30	1E	0001 1110	11,9,8,6	
31	1F	0001 1111	11,9,8,7	
32	20	0010 0000	11,0,9,8,1	
33	$\frac{1}{21}$	0010 0001	0,9,1	
34	22	0010 0010	0,9,2	
35	23	0010 0011	0,9,3	
36	24	0010 0100	0,9,4	
37	25	0010 0101	0,9,5	
38	26	0010 0110	0,9,6	
39	27	0010 0111	0,9,7	,
40	28	0010 1000	0,9,8	
41	29	0010 1001	0,9,8,1	
42	2A	0010 1010	0,9,8,2	
43	2B	0010 1011	0,9,8,3	
44	2C	0010 1100	0,9,8,4	
45	2D	0010 1101	0,9,8,5	
46	2E	0010 1110	0,9,8,6	
47	2F	0010 1111	0,9,8,7	
48	30	0011 0000	12,11,0,9,8,1	
49	31	0011 0001 0011 0010	9,1	
50 51	32 33	0011 0010	9,2 9,3	
52	34	0011 0011	9,3	
53	35	0011 0100	9,5	
54	36	0011 0101	9,6	
J.		0011 0110	0,0	

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
	97	0011 0111	9,7	
55 50	37	0011 0111	9,8	
56 57	38 39	0011 1000	9,8,1	
57	3A	0011 1001	9,8,2	
58 50	3B	0011 1010	9,8,3	İ
59	3C	0011 1011	9,8,4	
60 61	3D	0011 1100	9,8,5	
62	3E	0011 1101	9,8,6	
63	3F	0011 1110	9,8,7	
64	40	0100 0000	3,0,1	Space
65	41	0100 0000	12,0,9,1	Space
66	42	0100 0001	12,0,9,2	
67	43	0100 0010	12,0,9,3	
68	44	0100 0011	12,0,9,4	
69	45	0100 0100	12,0,9,5	
70	46	0100 0101	12,0,9,6	1
71	47	0100 0110	12,0,9,7	
72	48	0100 1000	12,0,9,8	
73	49	0100 1000	12,8,1	
74	4A	0100 1010	12,8,2	¢ (cents)
$\frac{14}{75}$	$\frac{4H}{4B}$	0100 1011	12,8,3	(period)
76	4C	0100 1100	12,8,4	< (less than)
77	4D	0100 1101	12,8,5	((open parenthesis)
78	4E	0100 1110	12,8,6	+ (plus)
79	4F	0100 1111	12,8,7	(vertical)
80	50	0101 0000	12	& (ampersand)
81	51	0101 0001	12,11,9,1	(
82	52	0101 0010	12,11,9,2	
83	53	0101 0011	12,11,9,3	
84	54	0101 0100	12,11,9,4	
85	55	0101 0101	12,11,9,5	
86	56	0101 0110	12,11,9,6	1
87	57	0101 0111	12,11,9,7	
88	58	0101 1000	12,11,9,8	
89	59	0101 1001	11,8,1	
90	5A	0101 1010	11,8,2	! (exclamation)
91	5B	0101 1011	11,8,3	\$ (dollar sign)
92	5C	0101 1100	11,8,4	* (asterisk)
93	5D	0101 1101	11,8,5) (close parenthesis)
94	5E	0101 1110	11,8,6	; (semicolon)
95	5F	0101 1111	11,8,7	(logical NOT)
96	60	0110 0000	11	— (minus)
97	61	0110 0001	0,1	/ (virgule)
98	62	0110 0010	11,0,9,2	
99	63	0110 0011	11,0,9,3	
100	64	0110 0100	11,0,9,4	
101	65	0110 0101	11,0,9,5	
102	66	0110 0110	11,0,9,6	
103	67	0110 0111	11,0,9,7	
104	68	0110 1000	11,0,9,8	
105	69	0110 1001	0,8,1	
106	6A	0110 1010	12,11	∧ (logical AND)
107	6B	0110 1011	0,8,3	, (comma)
108	6C	0110 1100	0,8,4	% (percent)
	6D	0110 1101	0,8,5	(underline)

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
110	6E	> (greater than)		
111	6F	? (question mark)		
112	70	0110 1111 0111 0111 0000	0,8,7 12,11,0	(4
113	71	0111 0001	12,11,0,9,1	
114	72	0111 0010	12,11,0,9,2	
115	73	0111 0011	12,11,0,9,3	
116	74	0111 0100	12,11,0,9,4	
117	75	0111 0101	12,11,0,9,5	
118	76	0111 0110	12,11,0,9,6	
119	77	0111 0111	12,11,0,9,7	
120	78	0111 1000	12,11,0,9,8	
121	79	0111 1001	8,1	
122	7A	0111 1010	8,2	: (colon)
123	7B	0111 1011	8,3	# (number sign)
124	7C	0111 1100	8,4	@ (at the rate of)
125	7D	0111 1101	8,5	' (apostrophe)
126	$7\mathrm{E}$	0111 1110	8,6	= (equals)
127	7F	0111 1111	8,7	" (quote)
128	80	1000 0000	12,0,8,1	
129	81	1000 0001	12,0,1	
130	82	1000 0010	12,0,2	
131	83	1000 0011	12,0,3	
132	84	1000 0100	12,0,4	
133	85	1000 0101	12,0,5	
134	86	1000 0110	12,0,6	
135	87	1000 0111	12,0,7	-
136	88	1000 1000	12,0,8	
137	89	1000 1001	12,0,9	
138	8A	1000 1010	12,0,8,2	
139	8B	1000 1011	12,0,8,3	
140	8C	1000 1100	12,0,8,4	
141	8D	1000 1101	12,0,8,5	
142	8E	1000 1110	12,0,8,6	
143	8F	1000 1111	12,0,8,7	
144	90	1001 0000	12,11,8,1	
145	91	1001 0001	12,11,1	
146	92	1001 0010	12,11,2	
147	93	1001 0011	12,11,3	
148	94	1001 0100	12,11,4	
149	95 00	1001 0101	12,11,5	
150	96	1001 0110	12,11,6	
151	97	1001 0111	12,11,7	
152	98	1001 1000	12,11,8	
153	99	1001 1001	12,11,9	
154	9A	1001 1010	12,11,8,2	
155	9B 9C	1001 1011	12,11,8,3	
156	9D	1001 1100	12,11,8,4	
157	9E	1001 1101 1001 1110	12,11,8,5	
158	9E 9F	1001 1110	12,11,8,6	
159	A0	1010 1111	12,11,8,7	
160	l e	1010 0000	11,0,8,1	
161	A1 1010 0001 A2 1010 0010		11,0,1 11,0,2	
162 163	A2 1010 0010 A3 1010 0011		11,0,2	
164	A4	1010 0011	11,0,3	
104	***	1010 0100	**,0,1	

Decimal	Hexadecimal	EBCDIC	Character Set Punch	Printer
Decimal	mexadecima:	5542.14	Combination	Graphics
165	A5	1010 0101	11,0,5	
166	A6	1010 0110	11,0,6	
167	A7	1010 0111	11,0,7	
168	A8	1010 1000	11,0,8	
169	A9	1010 1001	11,0,9	
170	AA	1010 1010	11,0,8,2	
171	AB	1010 1011	11,0,8,3	
172	AC	1010 1100	11,0,8,4	
173	AD	1010 1101	11,0,8,5	
174	AE	1010 1110	11,0,8,6	
175	AF	1010 1111	11,0,8,7	
176	B0	1011 0000	12,11,0,8,1	
177	B1	1011 0001	12,11,0,1	
178	B2	1011 0010	12,11,0,2	
179	B3	1011 0011	12,11,0,3	
180	B4	1011 0100	12,11,0,4	
181	B5	1011 0101	12,11,0,5	
182	B6	1011 0110	12,11,0,6	
183	B7	1011 0111	12,11,0,7	
184	B8	1011 1000	12,11,0,8	
185	B9 BA	1011 1001 1011 1010	12,11,0,9	
186 187	BB	1011 1010	12,11,0,8,2 12,11,0,8,3	
188	BC	1011 1011	12,11,0,8,4	
189	BD	1011 1100	12,11,0,8,5	
190	BE	1011 1110	12,11,0,8,6	
191	BF	1011 1111	12,11,0,8,7	
192	C0	1100 0000	12,0	
(193)	(CI)	1100 0001	12,1	A
194	C2	1100 0010	12,2	В
195	C3	1100 0011	12,3	С
196	C4	1100 0100	12,4	D
197	C5	1100 0101	12,5	E
198	C6	1100 0110	12,6	F
199	C7	1100 0111	12,7	G
200	C8	1100 1000	12,8	Н
201	C9	1100 1001	12,9	I
202	CA	1100 1010	12,0,9,8,2	
203	CB	1100 1011	12,0,9,8,3	
204	CC	1100 1100	12,0,9,8,4	
205	CD	1100 1101	12,0,9,8,5	
206	CE	1100 1110	12,0,9,8,6	
207	CF	1100 1111	12,0,9,8,7	
208	D0	1101 0000	11,0	_T
209	D1	1101 0001	11,1	J K
210	D2 D3	1101 0010 1101 0011	11,2	L L
211 212	D3 D4	1101 0011	11,3 11,4	M M
213	D4 D5	1101 0100	11,4	N N
214	D6	1101 0101	11,6	0
215	D7	1101 0110	11,7	P
216	D8	1101 1000	11,8	Q
217	D9	1101 1001	11,9	R
218	DA	1101 1010	12,11,9,8,2	
219	DB	1101 1011	12,11,9,8,3	
	L		, , , ,	

Decimal	Hexadecimal	EBCDIC	Character Set Punch Combination	Printer Graphics
220	DC	1101 1100	12,11,9,8,4	
221	$\overline{\mathrm{DD}}$	1101 1101	12,11,9,8,5	
222	DE	1101 1110	12,11,9,8,6	
223	\mathbf{DF}	1101 1111	12,11,9,8,7	
224	E0	1110 0000	0,8,2	Blank
225	E1	1110 0001	11,0,9,1	•
226	E2	1110 0010	0,2	S
227	E3	1110 0011	0,3	T
228	E4	1110 0100	0,4	U
229	E5	1110 0101	0,5	v
230	$\mathbf{E}6$	1110 0110	0,6	W
231	E7	1110 0111	0,7	X
232	E8	1110 1000	0,8	Y
233	E9	1110 1001	0,9	${f z}$
234	$\mathbf{E}\mathbf{A}$	1110 1010	11,0,9,8,2	
235	$_{ m EB}$	1110 1011	11,0,9,8,3	
236	EC	1110 1100	11,0,9,8,4	
237	ED	1110 1101	11,0,9,8,5	
238	EE	1110 1110	11,0,9,8,6	
239	\mathbf{EF}	1110 1111	11,0,9,8,7	
240	$\mathbf{F}0$	1111 0000	0	0
241	F1	1111 0001	1	1
242	F2	1111 0010	2	2
243	F3	1111 0011	3	3
244	F4	1111 0100	4	4
245	F5	1111 0101	5	5
246	F6	1111 0110	6	6
247	F7	1111 0111	7	7
248	F8	1111 1000	8	8
249	F9	1111 1001	9	9
250	FA	1111 1010	12,11,0,9,8,2	
251	FB	1111 1011	12,11,0,9,8,3	
252	FC	1111 1100	12,11,0,9,8,4	
253	FD	1111 1101	12,11,0,9,8,5	
254	FE	1111 1110	12,11,0,9,8,6	
255	$\mathbf{F}\mathbf{F}$	1111 1111	12,11,0,9,8,7	¤ (lożenge)

APPENDIX G POWERS OF TWO TABLE

2ⁿ

n

2⁻ⁿ

```
0
                          1.0
                1
                2
                           0.5
                     1
                4
                     2
                           0.25
                8
                      3
                           0.125
                           0.062 5
               16
                     4
               32
                     5
                           0.031 25
               64
                      6
                           0.015 625
                           0.007 812 5
              128
                     7
              256
                     8
                           0.003 906 25
                           0.001 953 125
              512
                     9
            1 024
                           0.000 976 562 5
                    10
            2 048
                           0.000 488 281 25
                    11
            4 096
                           0.000 244 140 625
                    12
            8 192
                           0.000 122 070 312 5
                    13
           16 384
                           0.000 061 035 156 25
                    14
                           0.000 030 517 578 125
           32 768
                    15
           65 536
                           0.000 015 258 789 062 5
                    16
                           0.000 007 629 394 531 25
          131 072
                    17
                           0.000 003 814 697 265 625
          262 144
                    18
          524 288
                    19
                           0.000 001 907 348 632 812 5
        1 048 576
                     20
                           0.000 000 953 674 316 406 25
        2 097 152
                     21
                           0.000 000 476 837 158 203 125
        4 194 304
                     22
                           0.000 000 238 418 579 101 562 5
        8 388 608
                     23
                           0.000 000 119 209 289 550 781 25
       16 777 216
                           0.000 000 059 604 644 775 390 625
                     24
       33 554 432
                     25
                           0.000 000 029 802 322 387 695 312 5
                           0.000 000 014 901 161 193 847 656 25
       67 108 864
                     26
      134 217 728
                           0.000 000 007 450 580 596 923 828 125
                     27
      268 435 456
                     28
                           0.000 000 003 725 290 298 461 914 062 5
                           0.000 000 001 862 645 149 230 957 031 45
      536 870 912
                     29
    1 073 741 824
                           0.000 000 000 931 322 574 615 478 515 625
                     30
                           0.000 000 000 465 661 287 307 739 257 812 5
    2 147 483 648
                     31
    4 294 967 296
                           0.000 000 000 232 830 643 653 869 628 906 25
                     32
    8 589 934 592
                     33
                           0.000 000 000 116 415 321 826 934 814 453 125
   17 179 869 184
                     34
                           0.000\ 000\ 000\ 058\ 207\ 660\ 913\ 467\ 407\ 226\ 562\ 5
                           0.000 000 000 029 103 830 456 733 703 613 281 25
   34 359 738 368
                     35
   68 719 476 736
                     36
                           0.000 000 000 014 551 915 228 366 851 806 640 625
  137 438 953 472
                     37
                           0.000 000 000 007 275 957 614 183 425 903 320 312 5
  274 877 906 944
                     38
                           0.000 000 000 003 637 978 807 091 712 951 660 156 25
  549 755 813 888
                    39
                           0.000 000 000 001 818 989 403 545 856 475 830 078 125
1 099 511 627 776
                    4Û
                          0.000 000 000 000 909 494 701 772 928 237 915 039 062 5
```

APPENDIX H

HEXADECIMAL-DECIMAL NUMBER CONVERSION

General

♦ This Appendix contains the necessary reference information for the conversion of decimal numbers to hexadecimal numbers and the conversion of binary numbers to decimal or hexadecimal.

Example #1
$$(0011 \ 1010)_2 = (3A)_{16} = (58)_{10}$$

Example #2 $(FC)_{16} = (1111 \ 1100)_2 = (252)_{10}$

In the conversion of a hexadecimal number to its decimal value the marks (0-F) represent a multiplier and their position (reading right to left) within the hexadecimal number represent the exponent of the base. Each mark is multiplied by the base raised to the appropriate power and the summation of their product is the decimal value of the number.

Example #3
$$(36F)_{16} = 3 (16^2) + 6 (16^1) + 15 (16^0)$$
F
$$(36F)_{16} = 3 (256) + 6 (16) + 15 (1) = (879)_{10}$$

To convert hexadecimal to binary substitute the binary equivalent of the hexadecimal mark into its appropriate position as follows:

$$(3 \quad 6 \quad F)_{16} = (0011 \quad 0110 \quad 1111)_{2}$$

♦ The table in this Appendix provides for direct conversion of decimal and hexadecimal numbers in these ranges:

Hexadecimal	Decimal
00000 to 01FFF	000000 to 008191

For numbers outside the range of the table, add the following values to the table figures:

Hexadecimal	Decimal
3000	12288
4000	16 384
5000	20480
6000	24576
7000	28672
8000	32768
9000	36864
$\mathbf{A}000$	40960
B000	4505 6
C000	49152
D000	53248
$\mathbf{E}000$	57344
$\mathbf{F}000$	61440

Hexadecimal-Decimal Number Conversion Table

0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000 000000 0001 000016 0002 000032 0003 000048 0004 000064 0005 000080	000001 000017 000033 000049 000065 000081	000002 000018 000034 000050 000066 000082 000098	000003 000019 000035 000051 000067 000083	000004 000020 000036 000052 000068 000084	000005 000021 000037 000053 000069 000085	000006 000022 000038 000054 000070 000086 000102	000007 000023 000039 000055 000071 000087	000008 000024 000040 000056 000072 000088 000104	000009 000025 000041 000057 000073 000089 000105	000010 000026 000042 000058 000074 000090	000011 000027 000043 000059 000075 000091	000012 000028 000044 000060 000076 000092 000108	000013 000029 000045 000061 000077 000093	000014 000030 000046 000062 000078 000094 000110	000015 000031 000047 000063 000079 000095
0007 000112 0008 000128 0009 000144 000A 000160 000B 000176 000C 000192	000113 000129 000145 000161 000177 000193	000114 000130 000146 000162 000178 000194	000115 000131 000147 000163 000179 000195	000116 000132 000148 000164 000180 000196	000117 000133 000149 000165 000181 000197	000118 000134 000150 000166 000182 000198	000119 000135 000151 000167 000183	000120 000136 000152 000168 000184 000200	000121 000137 000153 000169 000185 000201	000122 000138 000154 000170 000186 000202	000123 000139 000155 000171 000187	000124 000140 000156 000172 000188 000204	000125 000141 000157 000173 000189	000126 000142 000158 000174 000190	000127 000143 000159 000175 000191
000D 000208 000E 000224 000F 000240	000209 000225 000241	000210 000226 000242	000211 000227 000243	000212 000228 000244	000213 000229 000245	000214 000230 000246	000215 000231 000247	000216 000232 000248	000217 000233 000249	000218 000234 000250	000219 000235 000251	000220 000236 000252	000221 000237 000253	0,0222 0,0238 0,0254	000223 000239 000255
0	1	2	3	4	5	6	7	8	9	A	В	c	D	€	F
0010 000256 0011 000272 0012 000288 0013 000304 0014 000322 0015 000336 0016 000352 0017 000364 0018 000416 0018 000416 0010 000446 0010 000446 0010 000446	000257 000273 000289 000305 000321 000337 000353 000369 000401 000417 000433 000449 000465	000258 000274 000290 000306 000322 000338 000354 000386 000402 000418 000434 000450 000482	000259 000279 000291 000307 000323 000339 000355 000371 000403 000419 000455 000457 000467 000483	000260 000276 000292 000308 000324 000340 000372 000388 000404 000420 000436 000452	000261 000277 000293 000309 000341 000357 000343 000489 000421 000427 000453 000453	000262 000278 000278 000310 000326 000342 000374 000374 000476 000428 000428 000438 000470 000470	000263 000279 000295 000311 000327 000343 000375 000371 000407 000423 000455 000471 000471	000264 000280 000296 000312 000344 000360 000376 000392 000424 000440 000456 000472 000488 000504	000265 000281 000297 000313 000329 000345 000341 000373 000409 000425 000457 000473 000489 000505	000266 000282 000298 000314 000331 000346 000362 000378 000410 000442 000458 000474 000490 000506	000247 000283 000299 000315 000347 000343 000379 000395 000411 000427 000443 000459 000491 000507	000268 000284 000300 000316 000332 000348 000364 000396 000412 000428 000444 000460 000476 000472	00n269 00n285 00n301 00n301 00n347 00n349 00n365 00n387 000413 000429 00n461 00n477 00n493 00n509	000270 000286 000302 000318 000354 000350 000356 000382 000398 000414 000446 000462 000478 000478	000271 000287 000303 000319 000335 000351 000367 000383 000399 000415 000437 000447 000463 000479
Ō	1	2	3	4	5	∫ •	7	8	9	Δ	В	c	D	E	F
0020 000512 0021 000528 0022 000544	000513 000529 000545	000514 000530 000546	000515 000531 000547	000516 000532 000548	000517 000533 000549	000518 000534 000550	000519 000535 000551	000520 000536 000552	000521 000537 000553	000522 000538 000554	000523 000539 000555	000524 000540 000556	000525 000541 000557	0n0526 0n0542 0n0558	000527 000543 000559
0023 000560 0024 000576 0025 000592	000561 000577 000593	000562 000578 000594	000563 000579 000595	000364 000380 000396	000565 000581 000597	000566 000582 000598	000567 000583 000599	000568 000584 000600	000549 000585 000601	000570 000586 000602	000571 000547 000603	000572 000588 000604	000573 000589 000605	000574 000590 000606	000575 000591 000607
0026 000608 0027 000624 0028 900640	000609 000625 000641	000610 000626 000642	000611 000627 000643	000512 000528 000544	000613 000629 000645	000614 000630 000646	000615 000631 000647	000616 000632 000648	000617 000633 000649	000618 000634 000650	000619 000635 000651	000620 000636 000652	000621 000637 000653	000622 000638 000654	000623 000639 000655
0029 000656 002A 000672 002B 000688	0,00657 000673 000689	000658 000674 000690	000659 000675 000691	000560 000576 000592	000661 000677 000693	000662 000578 000694	000663 000679 000695	000664 000680 000696	000665 000681 000697	000666 000682 000698	000647 000643 000699	000668 000684 000700	000669 000685 000701	000670 000686 000702	000671 000687 000703
002C 000704 002D 000720 002E 000736	000705 000721 000737	006706 006722 006738	000707 000723 000739	000708 000724 000740	000709 000725 000741	000710 000726 000742	000711 000727 000743	000712 000728 000744	000713 000729 000745	000714 000730 000746	000715 000711 000747	00n716 00n732 00n748	000717 000733 000749	000718 000734 000750	000719 000735 000751
002F 000752	000753	000754	000755	000756	000757	000758	000759	000760	000761	000762	000743	000764	000765	010766	000767
0	1	2	3	4	5	6	7	8	9	Α	В	σ	D	E	F
0030 000768 0031 000784 0032 000800	000769 000785 000801	000770 000786 000402	000771 000787 000803	000772 000788 000904	000773 000789 000805	000774 000790 000806	000775 000791 000807	000776 000792 000808	000777 000793 000809	000778 000794 000810	000779 000795 000811	000780 000796 000812	000781 000797 000813	000782 000798 000814	000783 000799 000815
0033 000816 0034 000832 0035 000848 0036 000864	000817 000833 000849 000865	000518 000534 000550 000566	000819 000835 000851	000920 000936 000352	000821 000837 000853 000869	000822 000838 000854	000823 000839 000855	000824 000840 000856	000825 000841 000857	000826 000842 000858	000827 000843 000859	000828 000844 000860	000829 000845 000861	0n083n 0n0846 0n0862	000831 000847 000863
0036 000864 0037 000880 0038 000896 0039 000912	000881 000897 000913	000382 000398 000914	000867 000883 000899 000915	000368 000384 000700 000716	000885 000901 000917	000870 000486 000902 000918	000871 000887 000903	000872 000888 000904	000873 000889 000905	000874 000890 000906	000875 000891 000907	000876 000892 000908	000877 000893 000909	000878 000894 000910	000879 000895 000911
003A 000928 003B 000944 003C 000960	000929 000945 000961	000930 000946 000962	000931 000947 000963	000932 000948 000964	000933 000949 000965	000934 000950 000966	000919 000935 000951 000967	000920 000936 000952 000968	000921 000937 000953 000969	000922 000938 000954 000970	000923 000939 000955	000924 000940 000956 000972	000925 000941 000957	000926 000942. 000958	000927 000943 000959
003D 000976 003E 000992 003F 001008	000977 000993 001009	000 ⁹ 78 000 ⁹ 94 001010	000979 000995 001011	000980 000996 001012	000981 000997 001013	000 ⁹ 82 000 ⁹ 98 001014	000983 000999 001015	000984 001000 001016	000985 001001 001017	000986 001002 001018	000971 000997 001003 001019	001972 001988 001004 001020	000973 000989 001005	0n0974 0n0990 0n1006	000975 000991 001007 001023
000, 00200-	302007	002020	002012	001010	001010	001014	001015	001010	001017	001017	1101017	W1020	001021	001022	001023
0	1	2	3	4	5	6	7	8	9	A	В	(c)	D	E	F
0840 001024 0041 001040 0042 001056	001025 001041 001057	001026 001042 001058	001027 001043 001059	001028 001044 001060	001029 001045 001061	001030 001046 001062	001031 001047 001063	001032 001048 001064	001033 001049 001065	001034 001050 001066	001035 001051 001047	001036 001052 001068	001037 001053 001069	0n1038 0n1054 0n1070	001039 001055 001071
0043 001072 0044 001088 0045 001104	001073 001089 001105	001074 001090 001106	001075 001091 001107	001076 001092 001108	001077 001093 0011n9	001078 001094 001110	001079 001095 001111	001080 001096 001112	001081 001097 001113	001082 001098 001114	001043 001009 001115	001084 001108 001116	001085 001101 001117	001086 001102 001118	001087 001103 001119
0046 001120 0047 001136 0048 001152 0049 001168	001121 001137 001153 001169	001122 001138 001154 001170	001123 001139 001155 001171	001124 001140 001156 001172	001125 001141 001157 001173	001126 001142 001158 001174	001127 001143 001159	001128 001144 001160	001129 001145 001161	001130 001146 001162	001131 001147 001143	001132 001148 001164	001133 001149 001165	001134 001150 001166	001135 001151 001167
004A 001184 004B 001200 004C 001216	001185 001201 001217	001170 001186 001202 001218	001187 001203 001219	001172 001188 001204 001220	001189 001205 001221	001174 001190 001206 001222	001175 001191 001207 001223	001176 001192 001208 001224	001177 001193 001209 001225	001178 001194 001210 001226	001179 001195 001211	001180 001196 001212	001181 001197 001213	001182 001198 001214	001183 001199 001215
004D 001232 004E 001248 004F 001264	001233 001249 001265	001234 001250 001266	001235 001251 001267	001236 001252 001268	001237 001253 001259	001238 001254 001270	001239 001256 001271	001224 001240 001256 001272	001241 001257 001273	001225 001258 001274	001227 001243 001259 001275	001228 001244 001260 001276	001229 001245 001261 001277	001230 001246 001262 001278	001231 001247 001263 001279
						-								•	· · · · ·

0	1	2	3	4	5	6	7	8	9	Δ	В	c	D	E	F
0050 001280 0051 001296 0052 001312 0053 001328 0054 001344	001281 001297 001313 001329	001282 001298 001314 001330 001346	001283 001299 001315 001331 001347	001284 001300 001316 001332 001348	001285 001301 001317 001333 001349	001286 001302 001318 001334 001350	001287 001303 001319 001335 001351	001288 001304 001320 001336 001352	001289 001305 001321 001337 001353	001290 001306 001322 001338 001354	001291 001307 001323 001339	001292 001308 001324 001340 001356	001293 001309 001325 001341 001357	0,1294 001310 001326 001342 001358	001295 001311 001327 001343 001359
0055 001360 0056 001376 0057 001392 0058 001408 0059 001424	001361 001377 001393 001409	001362 001378 001394 001410	001363 001379 001395 001411 001427	001364 001380 001396 001412	001365 001381 001397 001413	001366 001382 001398 001414	001367 001383 001399 001415	001368 001384 001400 001416	001369 001385 001401 001417	001370 001386 001402 001418	001371 001387 001403 001419	001372 001388 001404 001420	001373 001389 001405 001421	0n1374 001390 001406 001422	001375 001391 001407 001423
005A 001440 005B 001456 005C 001472 005D 001488	001441 001457 001473 001489	001426 001442 001458 001474 001490	001443 001459 001475 001491	001428 001444 001460 001476 001492	001429 001445 001461 001477 001493	001430 001446 001462 001478 001494	001431 001447 001463 001479 001495	001432 001448 001464 001480 001496	001433 001449 001465 001481 001497	001434 001450 001466 001482 001498	001455 001451 001467 001443 001449	001436 001452 001468 001484 001500	001437 001453 001469 001485 001501	001438 001454 001470 001486 001502	001439 001455 001471 001487 001503
005E 001504 005F 001520	001505 001521	001506 001522	001507 001523	001508 001524	001509 001525	001510 001526	001511 001527	001512 001528	001513 001529	001514 001530	001515 001531	001516 001532	001517 001533	001518 001534	001519 001535
0	1	2	3	4	5	6	7	8	9	A	В	c	D	ε	F
0060 001536 0061 001552 0062 001568 0063 001584	001537 001553 001569 001585	001538 001554 001570 001586	001539 001555 001571 001587	001540 001556 001572 001588	001541 001557 001573 001589	001542 001558 001574 001590	001543 001559 001575 001591	001544 001560 001576 001592	001545 001561 001577 001573	001546 001562 001578 001594	001547 001543 001579 001595	001548 001564 001580 001596	001549 001565 001581 001597	001550 001566 001582 001598	001551 001567 001583 001599
0064 001600 0065 001616 0066 001632 0067 001648	001601 001617 001633 001649	001602 001618 001634 001650	001603 001619 001635 001651	001504 001520 001536 001552	001605 001621 001637 001653	001606 001622 001638 001654	001607 001623 001639 001655	001608 001624 001640 001656	001609 001625 001641 001657	001610 001626 001642 001658	001611 001627 001643 001659	001612 001628 001644 001660	001613 001629 001645 001661	001614 001630 001646 001662	001615 001631 001647 001663
0068 001664 0069 001680 006A 001696 006B 001712	001665 001681 001697 001713	001666 001682 001698 001714	001667 001683 001699 001715	001568 001584 001700 001716	001669 001685 001701 001717	001670 001686 001702 001718	001671 001687 001703 001719	001672 001688 001704 001720	001673 001689 001705 001721	001674 001690 001706 001722	001675 001691 001707 001723	001676 001692 001708 001724	001677 001693 001709 001725	001678 001694 001710 001726	001679 001695 001711 001727
006C 001728 006D 001744 006E 001760 006F 001776	001729 001745 001761 001777	001730 001746 001762 001778	001731 001747 001763 001779	001732 001748 001764 001780	001733 001749 001765 001781	001734 001750 001766 001782	001735 001751 001767 001783	001736 001752 001768 001784	001737 001753 001769 001785	001738 001754 001770 001786	001739 001755 001771 001787	001740 001756 001772 001788	001741 001757 001773 001789	001742 001758 001774 001790	001743 001759 001775 001791
0	1	2	3	4	5	6	7	8	9	Δ	В	c	D	E	F
0070 001792 0071 001808	001793	001794 001810	001795 001811	001796 001812	001797 001813	001798 001814	001799	001800 001816	001801 001817	001802 001818	001803 001819	001804 001820	001805 001821	001806 001822	001807 001823
0072 001824 0073 001840 0074 001856 0075 001872	001825 001841 001857 001873	001826 001842 001858 001874	001827 001843 001859 001875	001928 001844 001960 001976	001829 001845 001861 001877	001830 001846 001862 001978	001831 001847 001863 001879	001932 001848 001864 001880	001833 001849 001865 001881	001834 001850 001866 001882	001835 001851 001867 001883	001836 001852 001868 001884	001837 001853 001869 001885	001838 001854 001870 001886	001839 001855 001871 001887
0076 001888 0077 001904 0078 001920 0079 001936	001889 001905 001921 001937	001890 001906 001922 001938	001891 001907 001923 001939	001992 001908 001924 001940	001893 001909 001925 001941	001894 001910 001926 001942	001895 001911 001927 001943	001896 001912 001928 001944	001897 001913 001929 001945	001898 001914 001930 001946	001899 001915 001931 001947	001900 001916 001932 001948	001901 001917 001933 001949	001902 001918 001934 001950	001903 001919 001935 001951
007A 001952 007B 001968 007C 001984 007D 002000	001953 001969 001985 002001	001954 001970 001986 002002	001955 001971 001987 002003	001956 001972 001988 002004	001957 001973 001989 002005	001958 001974 001990 002006	001959 001973 001991 002007	001960 001976 001992 002008	001961 001977 001993 002009	001962 001978 001994 002010	001943 001979 001995 002011	001964 001980 001996 002012	001965 001981 001997 002013	001966 001982 001998 002014	001967 001983 001999 002015
007E 002016 007F 002032	002017 002033	002018 002034	002019 002035	002020 002036	002021 002037	002022 002038	002023 002039	002024 002040	002025 002041	002026 002042	002027	002028	002029	002030 002046	002031
0	1	2	3	4	5	6	7	8	9	A	В	c	D	E	F
0080 002048 0081 002064 0082 002080 0083 002096	002049 002065 002081 002097	002050 002066 002082 002098 002114	002051 002067 002083 002099	002052 002068 002084 002100	002053 002069 002085 002101	002054 002070 002086 002102	002055 002071 002087 002103	002056 002072 002088 002104	002057 002073 002089 002105	002058 002074 002090 002106	002059 002075 002091 002107	002060 002076 002092 002108	002061 002077 002093 002109	002062 002078 002094 002110	002063 002079 002095 002111
0084 002112 0085 002128 0086 002144 0087 002160	002113 902129 002145 002161	002130 002146 002162	002115 002131 002147 002163	002116 002132 002148 002164	002117 002133 002149 002165	002118 002134 002150 002166	002119 002135 002151 002167	002120 002136 002152 002168	002121 002137 002153 002169	002122 002138 002154 002170	002123 002139 002155 002171	002124 002140 002156 002172	002125 002141 002157 002173	0 n 21 2 6 0 n 21 4 2 0 n 21 5 n 0 n 21 7 4	002127 002143 002159 002175
0088 002176 0089 002192 0088 002208 0088 002224	002177 002193 002209 002225	002178 002194 002210 002226	002179 002195 002211 002227	002180 002196 002212 002228	002181 002197 002213 002229	002182 002198 002214 002230	002183 002199 002215 002231	002184 002200 002216 002232	002185 002201 002217 002233	002186 002202 002218 002234	002147 002203 002219 002235	002188 002204 002220 002236	002189 002205 002221 002237	002190 002206 002222 002238	002191 002207 002223 002239
008C 002240 008D 002256 008E 002272 008F 002288	002241 002257 002273 002289	002242 002258 002274 002290	002243 002259 002275 002291	002244 002260 002276 002292	002245 002261 002277 002293	002246 002262 002278 002294	002247 002263 002279 002295	002248 002264 002280 002296	002249 002265 002281 002297	002250 002266 002282 002298	002251 002247 002283 002299	002252 002268 002284 002300	002253 002269 002285 002301	002254 002270 002286 002302	002255 002271 002287 002303
0	1	2	3	4	5	6	7	8	9	٨			•	-	_
0090 0r2304 0091 002320	002305 002321	002306	002307 002323	002308	002309	002310 002326	002311 002327	002312 002328	002313 002329	A 002314 002330	B ng2315 gg2331	002316 002332	D 002317 002333	E 002318 002334	F 002319 002335
0092 002336 0093 002352 0094 002368 0095 002384	002337 002353 002369 002385	002338 002354 002370 002386	002339 002355 002371 002387	002340 002356 002372 002385	002341 002357 002373 002389	002342 002358 002374 002390	002343 002359 002375 002375	002344 002360 002376 002392	002345 002361 002377 002393	002346 002362 002378	002347 002343 002379	002348 002364 00 ₂ 380	002349 002365 002381	002350 002366 002382	002351 002367 002383
0096 002400 0097 002416 0098 002432	002401 002417 002433	002402 002418 002434	002403 002419 002435	002404 002420 002436	002405 002421 002437	002406 002422 002438	002407 002423 002439	002408 002424 002440	0024n9 002425 002441	002394 002410 002426 002442	002395 002411 002497 002443	002396 002412 002428 002444	002397 002413 002429 002445	002398 002414 002430 002446	002399 002415 002431 002447
0099 002448 009A 002464 009B 002480 009C 002496	002449 002465 002481 002497	002450 002466 002482 002498	002451 002467 002483 002499	002452 002468 002484 002500	002453 002459 00245 002501	002454 002470 002486 002502	002455 002471 002487 002503	002456 002472 002488 002504	002457 002473 002489 002505	002458 002474 002490 002506	ng2459 ng2475 ng2491 ng25n7	002460 002476 002492 002508	002461 002477 002493 002509	002462 002478 002494	002463 002479 002495 002511
009D 0n2512 009E 002528 009F 002544	002513 002529 002545	002514 002530 002546	002515 002531 002547	002516 002532 002548	002517 002533 002549	002518 002534 002550	002519 002535 002551	002520 002536 002552	002521 002537 00253	002506 002522 002538 002554	002523 002539 002555	002524 002540 00256	002525 002541 002557	002510 002526 002542 002558	002527 002543 002559

0	1	2	3	4	5	6	7	8	9	A	В	c	D	E	F
00A0 002560 00A1 002576 00A2 002592 00A3 002608 00A4 002624 00A5 002640 00A6 802656 00A7 002672	002561 002577 002593 002609 002625 002641 002657 002673	002562 002578 002594 002610 002626 002642 002678 002674	002563 002579 002595 002611 002627 002643 002659 002675	002564 002580 002596 002512 002628 002644 002660 002676	002565 002581 002597 002613 002645 002645 002661 002677 002693	002566 002582 002598 002614 002630 002646 002662 002678	002567 002583 002599 002615 002631 002647 002663 002679	002568 002584 002600 002616 002632 002648 002664 002680 002696	002569 002585 002601 002617 002633 002649 002665 002681	002570 002586 002602 002618 002634 002650 002666 002682	002571 002587 0026n3 002619 002635 002651 002667 002683	082572 002588 002604 002620 002636 002652 002668 002684	002573 002589 002605 002621 002637 002653 002669 002701	002574 002590 002606 002622 002638 002654 002670 002686	002575 002591 002607 002623 002639 002655 002671 002687 002703
00A9 002704 00AA 002720 00AB 002736 00AC 002752 00AD 002768 00AE 002784 00AF 002800	002705 002721 002737 002753 002769 002785 002801	002706 002722 002738 002754 002770 002786 002802	002707 002723 ~ 002739 002755 002771 002767 002803	002708 002724 002740 002756 002772 002788 002804	002709 002725 802741 002757 002773 002789 002805	002710 002726 002742 002758 002774 002790 002806	002711 002727 002743 002759 002775 002771 002807	002712 802728 002744 002760 002776 002792 002808	002713 002729 002745 002761 002777 002793 002809	002714 002730 002746 002762 002778 002794 002810	002715 002731 002747 002747 002779 002795 002811	002716 002732 002748 002764 002780 002796 002812	002717 002733 002749 002765 002781 002797 002813	0n2718 0n2734 002750 0n2766 002782 002798 0n2814	002719 002735 002751 002767 002783 002799 002815
0	1	2	3	4	5	6	7	8	9	A	8	с	D	E	F
0080 002816 0081 002838 0082 002848 0083 002848 0083 002880 0085 002896 0086 002912 0087 002928 0088 002940 0089 002960 0084 002976 0088 003008 0080 003008 0080 003008 0080 003040 008F 003056	002817 002833 002849 002865 002881 002913 002929 002945 002961 002977 003029 003025 003025	002818 002834 002834 002866 002882 002898 002914 002946 002978 002978 002978 002978 003010 003026 003058	002819 002835 002865 002867 002889 002915 002947 002943 002979 002963 002979 003011 003027	002320 002336 0023563 002363 002363 002316 002316 002346 002346 002364 002364 003012 003026 003016	002821 002837 002869 002869 002869 002901 002917 002949 002965 002981 002965 003013 003029 003061	002822 002838 002854 002870 002886 002902 002918 002950 002966 002966 002966 002966 003014 003030 003046	002823 002839 002855 002871 002887 002903 002919 002951 002967 002967 002967 002967 003015 0030315	002824 002840 002856 002872 002888 002904 002920 002952 002968 002984 002984 003016 0030364 003048	002825 002841 002857 002873 002889 002989 002921 002953 002969 002985 002985 002985 002985 002985	002826 002842 002858 002874 002890 002926 002926 002954 002970 002986 00296 003016 003036 003066	02827 02843 02843 02875 02875 02891 02997 02975 02971 02987 02971 02987 03045 03047	002828 002844 002876 002876 002876 002908 002924 002940 002956 002972 002988 003004 003036 003052 003068	002829 002845 002861 002877 002893 002909 002925 002947 002957 002957 002969 003021 003037 003069	002830 002846 002878 002878 002894 002921 002926 002958 002974 002990 003022 003036 003027	002831 002847 002863 002879 002879 002991 002927 002943 002959 002975 002991 003023 003033 003035 003071
0	1	2	3	4	5	6	7	8	9	Δ	В	c	D	E	F
00C0 003072 00C1 003083 00C2 003104 00C3 003120 00C4 003152 00C6 003164 00C8 003200 00C9 003216 00C8 003202 00C9 003216 00C8 003202 00C9 003246 00C0 003264 00C0 003264 00CC 003264 00CC 003264 00CC 003264	003073 903089 903105 903121 903137 903153 903169 903281 903201 903237 903249 903265 903281 903281	003074 003090 003106 003122 003134 003154 003170 003186 003202 003218 003234 003250 003266 003282 003284	003075 003091 003107 003123 003139 003155 003171 003167 003203 003219 003251 003251 003267 003267	003076 003092 003104 003124 003156 003172 003186 003204 003220 003236 003236 003236 003236 003236	003077 003093 003109 003125 003141 003157 003173 003189 003205 003221 003237 003253 003265 003265	003078 003094 003110 003126 003142 003158 003174 003190 003206 003222 003238 003254 003254 003266	003079 003095 003191 003127 003143 003159 003175 003207 003223 003239 003239 003239 003239 003239	003096 003112 003128 003144 003160 003176 003192 003208 003224 003240 003240 003272 003288 003272	003081 003097 003113 003129 003145 0031461 003177 003193 003209 003241 003247 003273 003289	003082 00309A 003114 003130 003146 003162 003178 003210 003226 003246 003247 003274 003274 003274	0030 #3 0030 99 0031 15 0031 47 0031 47 0031 47 0031 79 0032 11 0032 21 0032 43 0032 59 0032 59 0032 59 0032 59 0032 59 0032 59 0032 59	003084 003100 003116 003132 003148 003164 003180 003212 003212 003224 003244 003260 003276 003276	003085 003101 003117 0031133 003149 003165 003181 003197 003245 003245 003245 003277 003277	003086 003102 003118 003134 003150 003166 003182 003198 003214 003246 003246 003278 003278 003278	003087 003103 003119 003135 003151 003167 003183 003199 003215 003247 003247 003247 003279 003279
0	1	2	3	4	5	6	7	Ą	9	A	В	С	D	E	F
00p0 0n3328 00n1 0n3340 00p3 0n3376 00p4 0n3392 00p5 0n3408 00n6 0n3424 00n8 0n3450 00p9 0n3472 00nA 0n3480 00p0 0n3550 00p0 0n3550 00p0 0n3550	103329 003345 003361 003377 003393 903409 003425 003441 003457 003473 003473 003505 003505 003525 003553 003569	003330 003346 0033578 003378 003410 003426 003458 003458 003474 003506 003526 003527 003570	003331 003347 003363 003379 003395 003411 003427 003443 003459 003475 003577 003577	003332 003364 003364 003380 003396 003412 003426 003444 003460 003476 003566 003540 003566	003333 003349 003381 003381 003397 003423 003429 0034461 003477 003493 003509 003541 00357	003334 003356 003382 003398 003494 003462 003462 003478 003478 003510 0035462 003558	03335 003351 003367 003383 003399 003415 003447 003447 003479 003511 003527 003575	003336 0033568 003368 003480 003416 003416 0034464 003464 003480 003512 003524 003524 003576	003337 003353 003369 003385 003401 003431 003433 003465 003465 003513 003525 003577	003338 003354 003386 003386 003402 003434 003434 003466 003482 003482 003514 003536 003536	03339 003355 003367 003403 003403 003419 00345 003457 003567 003515 003547 003543 003579	003340 003372 003388 003404 003420 003436 003452 003468 003580 003516 003532 003580 003580	003341 003373 003373 003389 003405 003437 003453 003469 003581 003517 003517 003565 003565	0 n 3 3 4 2 0 n 3 3 5 4 0 n 3 3 7 4 0 n 3 3 7 9 0 0 n 3 4 0 6 0 n 3 4 3 4 0 n 3 4 3 4 0 n 3 4 7 0 0 n 3 5 1 8 0 n 3 5 3 4 0 n 3 5 6 6 0 n 3 5 6 6 0 n 3 5 6 6	003343 003375 003391 003497 003407 003423 003435 003471 003503 003519 003531 003567 003583
0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F
00F0 0.03584 00F1 0.03600 00E2 0.03616 00E3 0.03632 00F4 0.03664 00E5 0.03664 00E7 0.03696 00E7 0.03728 00E9 0.03728	003585 003601 003617 003633 003649 003665 003681 003697 003713 003729 003745 003777 203793 003809	003586 003602 0036518 003654 003650 003682 003598 003714 003730 003774 003778 003778 003778	003587 003603 003619 003657 003667 003683 003699 003715 003747 003747 003763 003763	003588 003504 003520 003536 003552 0035684 003684 003700 003716 003732 003748 003748 003796 003796	003589 003605 003621 003653 003653 003659 003701 003717 003733 003749 003765 003761 003797	003590 003606 003638 003654 003670 003686 003702 003718 003734 003750 003782 003782	003591 003607 003623 003659 003657 003687 003703 003719 003735 003751 003767 003783 003799	003592 003608 003624 003656 003672 003688 003704 003720 003736 003752 003768 003768	003593 003609 003641 003657 003673 003689 003705 003721 003737 003753 003769 003769 00378801 003833	003594 003610 003626 003658 003674 003690 003706 003722 003738 003754 003750 003780 003780 003802	03595 003611 003623 003623 003625 003627 003707 003707 003707 003707 003707 003707 003707 003803	003596 003612 003664 003664 003660 003676 003708 003708 003724 003750 003750 003750 003750	003597 003613 003645 003665 0036677 003693 003709 003709 003741 003757 003789 003805 003837	003598 003614 003646 003662 003662 003679 003710 003726 003758 003758 003758 003758 003758 003758	003599 003615 003647 003667 003679 003717 003743 003759 003759 003759

0	1	2	3	4	5	6	7	8	9	Δ	8	С	D	E	F
00F0 0u3840 00F1 0u3856 00F2 0u3872 00F3 0u3878 00F4 0u3904 00F5 0u3920 00F6 0u3936 00F7 0u3952 00F8 0u3968 00F9 0u3968	303841 003857 003873 003889 003905 003921 003937 003953 003969 003985	00342 003458 003474 003490 003996 0039954 0039754 003986	003843 003859 003875 003891 003907 003923 003939 003971	003844 003860 003876 003892 003928 003924 003974 003976 003972	003845 003861 003877 003893 003909 003925 003941 003973 003989	003846 003462 003878 003894 003910 003926 003942 003974 003990	003847 003863 003879 003895 003911 003927 003943 003959 003975	003848 003864 003880 003896 003912 003928 003944 003960 003976	003849 003865 003881 003897 003913 003929 003945 003977 003993	003850 003866 003882 003898 003914 003930 003946 003978 003994	003851 003847 003843 003849 003945 003947 003947 003979	003852 003868 003884 003900 003916 003932 003948 003964 003980	003853 003869 003885 003901 003917 003933 003949 003965 003981	003854 003886 003886 003902 003918 003934 003966 003982 003988	003855 003871 003887 003903 003919 003935 003967 003983 003999
00FA 004000 00FB 004016 00FC 004032 00FD 004048 00FE 004064 00FF 004080	004001 004017 004033 004049 004065 004081	094002 004018 094034 004050 004066 094082	004003 004019 004035 004051 004067 004083	004004 004020 004036 004052 004068 004084	004005 004021 004037 004053 004069 004085	004006 004022 004038 004054 004070 004086	00407 004023 004039 004055 004071 004087	094008 004024 004040 004056 004072 004088	004009 004025 004041 004057 004073 004089	004010 004026 004042 004058 004074 004090	004041 004027 004043 004059 004075 004091	004012 004028 004044 004060 004076 004092	004013 004029 004045 004061 004077 004093	004014 004030 004046 004062 004078 004094	004015 004031 004047 004063 004079 004095
0	1	2	3	4	5	6	7	я	9	A	В	c	D	E	F
0100 004096 0101 004112 0102 004128 0103 004144 0104 004160 0105 004176 0106 004126 0108 004224 0104 004240 0104 004250 0108 004224 0107 00428 0108 004220 0108 004220 0108 004220 0108 004220	004097 004113 004129 004145 004161 004177 004193 004209 004225 004241 00425 00425 00426 004273 004289 004305 004337	004098 004114 004130 004146 004162 004178 004194 004220 004226 004242 004258 004274 004290 004306 004306	004099 004115 004131 004147 004163 004179 004195 004211 004227 004243 00425 004275 004291 004307 004339	004100 004115 004132 004148 004164 004180 004190 004212 004228 004228 00424 00426 004276 004292 004324 004340	004101 004117 004133 004149 004165 004161 004197 004213 004229 004245 004261 004277 004293 004325 004341	004102 0041134 004134 004136 004136 004166 004162 004198 004214 004230 004246 004262 004278 004246 004310 004326	004103 0041135 004135 004151 004167 004163 004193 004215 004231 004247 004263 004279 004263 004279	004104 004126 004136 004152 004168 004206 004216 004232 004248 004264 004280 004280 004294 004344	004105 004121 004137 004153 004169 004185 004201 004217 004233 004249 004265 004281 004297 004313 004345	004106 004122 004138 004154 004157 004186 004202 004218 004234 004234 004266 004282 004283 004264 004284	004107 004123 004129 004179 004171 004171 004213 004213 004215 00425 00425 00425 00425 00425 00426 004	004108 004124 004140 004156 004172 004188 004204 004220 004236 004252 004284 004300 004336 004336 004348	004109 004125 004141 004157 004173 004173 00425 00425 004237 004253 004265 004285 004301 004317 004333 004349	004110 004142 004142 004158 004174 004174 004220 004238 004238 004234 004238 004334 004334	004111 004127 004143 004179 004175 00427 004223 004223 004239 004255 004271 004303 004303 004303
0	1	2	3	4	5	, 6	7	н	9	A	В	c	D	E	F
0110 084352 0111 084364 0112 084364 0113 084400 0114 084416 0115 084456 0117 084464 0118 084466 0119 084466 0119 084568 0118 084528 0110 084528 0110 084528 0110 084528	004353 004369 004385 004401 004417 004433 004449 004461 004513 004529 004561 004577 004593	004354 004370 004386 004402 004434 004434 004450 004462 0044914 004451 004451 00451 004562 004578 004578	004355 004371 004367 004403 004435 004435 004451 004463 004463 004499 004515 004543 004543 004563	004356 004372 004389 004404 004420 004436 004452 004464 004516 004516 004516 004516 004516 004516	004357 004373 004379 004405 004421 004437 004453 004465 0045017 004533 004565 004581 004597	004358 004374 004390 004406 004438 004454 004454 004456 0044502 004518 004518 004566 004582 004598	004359 004375 004391 004407 004439 004439 004455 004477 004503 00451 00451 00451 00451 00459	004360 004376 004376 004392 004408 004440 004456 004478 00456 004504 004504 004504 004568 004568 004568	004361 004377 004393 004409 004441 004457 004477 004473 004561 004561 004561 004569 004569	0.04362 0.04374 0.04394 0.04394 0.04410 0.04442 0.04458 0.04470 0.0458 0.04528 0.04570 0.04586 0.04602	10 43 43 10 43 79 10 43 95 10 44 11 10 44 23 10 44 23 10 44 23 10 44 23 10 44 23 10 45 23 10 45 23 10 45 21 10 45 21	004364 004396 004396 004412 004444 004444 004470 004472 004524 004524 00456 00456 00456 00456	004365 004381 004381 004413 004445 004461 004477 004493 004509 004529 004573 004573 004605	0n4366 0n4382 0n4398 0n4414 0n44430 0n4446 0n4462 0n4474 0n4510 0n4526 0n4574 0n4574 0n4574	004367 004383 004399 004415 0044417 004447 004463 004475 004511 004527 0045127 004575 004575 004575
0	1	2	3	4	5	6	7	8	9	Δ	В	Ċ	D	E	F
0120 00:4608 0121 00:4640 0122 00:4640 0123 00:4650 0124 00:4672 0125 00:4680 0126 00:4704 0127 00:4720 0128 00:4735 0129 00:4752 0128 00:4752 0128 00:4752 0128 00:4752 0128 00:4752 0128 00:4752 0129 00:4754 0120 00:4800 0120 00:4816 0125 00:4816	004609 004625 004641 304657 904673 904689 904705 904721 904737 904753 904769 904817 904817 904849	004610 004626 004642 004658 004674 004690 004706 004722 004738 004770 004786 004770 004786 00436	004611 004627 004643 004659 004675 004691 004707 004723 004723 004755 004771 004883 004819 004835	004612 004624 004644 004569 004576 004724 004724 004724 004724 00475 00475 00475 00475 00475	004613 004629 004645 004661 004671 004673 004709 004725 004741 004757 004773 004789 004821 004837 004853	004614 004630 004646 004662 004678 004710 004726 004726 004726 004782 004784 004784 004784 004784 004784 004784	004615 004631 004647 004663 004695 004695 004727 004727 004727 004791 004791 004823 004839 004855	004616 004632 004648 004664 004680 004712 004728 004728 004744 00476 004776 004776 004782 004824 004824	004617 004633 004649 004665 004681 004697 004713 004729 004745 004777 004761 004777 004895 004841	004618 004650 004650 004666 004689 004714 004730 004746 004760 004769 004769 004769 004780 004886	0,4619 0,4635 0,4651 0,4651 0,4667 0,4667 0,4745 0,4747 0,4747 0,4747 0,4779 0,4779 0,4765 0,4811 0,4867 0,4867	004620 004636 004652 004668 004700 004716 004732 004748 004760 004780 004780 004780 004780	004621 004653 004653 004669 004701 004717 004733 004765 004765 004761 004781 004781 0048829 004845 004861	014622 014654 014654 014671 014671 014702 014718 014734 014730 014762 014762 014768 014788 014846 014862	004623 004639 004655 004671 004687 004703 004719 004735 004751 004763 004783 004799 004815 004831 004863
0	1	2	3	4	5	6	7	8	9	Δ	В	r	D	E	F
0130 004864 0131 004896 0133 004896 0133 004912 0134 004928 0135 004944 0136 004946 0137 014976 0138 004996 0138 005008 0138 005008 0138 005008 0130 005008	004865 004881 004897 004913 004929 004945 904961 904993 805009 905005 905057 905057 905057	004382 004382 004914 004930 004914 004930 004978 005024 005024 005037 005037 005037	004867 004863 004869 004915 004931 004947 004975 005011 005017 005027 0050505 005075 005075	004364 004308 004308 004315 004325 004345 004364 004364 0050128 0050128 0050144 005060 005076 005092 005092	004869 004851 004901 004917 004933 004949 004965 004981 005013 005061 005061 005061 005061 005061	004470 004486 004402 004418 004494 004496 004496 005014 005014 005014 005016 005078 005078	004871 004887 004903 004903 004937 004951 004967 005015 005031 005067 005079 005079	014872 004888 004904 014920 084936 004952 004968 005016 005016 005016 0050148 005064 005064 005064	004873 004889 004905 004921 004937 004953 004965 005001 005017 005065 005065 005081 005097	004874 004890 004906 004922 004938 004970 004970 005018 005018 005036 005066 005066 005068 005014	0.4875 0.04891 0.04997 0.04937 0.04939 0.04971 0.05007 0.05019 0.05019 0.05047 0.05047 0.05047 0.05047	004876 004892 004924 004924 004924 004956 004972 004980 005000 005036 005052 005068 005100 005116	004877 004893 004909 004925 004941 004973 004973 005005 005021 005037 005069 005069 005101 005117	0,4878 0,4894 0,4994 0,4992 0,4992 0,4995 0,49974 0,4909 0,5002 0,5003 0,5003 0,5007 0	004879 004895 004911 004927 004943 004959 004975 005007 005003 005005 005005 005007 0050081 005103 005119

Page Missing From Original Document

0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0190 006400 0191 006416 0192 006432 0193 006448 0194 006464 0195 006480	006401 006417 006433 006449 006465	006402 006418 006434 006450 006466 006482	006403 006419 006435 006451 006467	006404 006420 006436 006452 006468	006405 006421 006437 006453 006469	006406 006422 006438 006454 006470	006407 006423 006439 006455 006471	006408 006424 006440 006456 006472 006488	006409 006425 006441 006457 006473	006410 006426 006442 006458 006474	006411 006427 006443 006459 006475	006412 006428 006444 006460 006476	005413 005429 005445 006461 006477	006414 006430 006446 006462 006478	006415 006431 006447 006463 006479
0196 006496	006497	006498	006499	006500	006501	006502	006503	006504	006505	006506	996597	006508	006509	0,6510	006511
0197 006512	006513	006514	006515	006516	006517	006518	006519	006520	006521	006522	096523	006524	006525	0,6526	006527
0198 006528	006529	006530	006531	006532	006533	006534	006535	006536	006537	006538	096539	006540	006541	0,6542	006543
0199 006544	006545	006546	006547	006548	006549	006550	006551	006552	006553	006554	096555	006556	006557	0,6558	006559
0194 006560	006561	006562	006563	006564	006565	006566	006567	006568	006569	006570	996571	006572	006573	0,6574	006575
0198 006576	006577	006578	006579	006580	006581	006582	006583	006584	006585	006586	006597	006588	004589	0,06590	006591
0190 006592	006593	006594	006595	006596	006597	006598	006599	006600	006601	006602	006603	006604	006605	0,06606	006607
019D 006608	006609	006610	006611	006512	006613	006614	006615	006616	006617	006618	006619	006620	006621	0,06622	006623
019E 006624	006625	006626	006627	006528	006629	006630	006631	006632	006633	006634	006635	006636	006637	0,06638	006639
019F 006640	006641	006642	006643	006544	006645	006646	006647	006648	006649	006650	ეე6651	006652	006653	gn6654	006655
0 01A0 006656	1 006657	2 006658	3 006659	4 00656U	5 00666 1	6 006662	7 006663	8 006664	9	A 006666	B ng6667	C 006668	D 006669	E 006670	F 006671
01A1 006672 01A2 006688 01A3 006704 01A4 006720 01A5 006736	006673 006689 006705 006721 006737	006674 006690 006706 006722 006738	006675 006691 006707 006723 006739	006576 006592 006708 006724 006740	006677 006693 006709 006725 006741	006678 006694 006710 006726	006679 006695 006711 006727	006680 006696 006712 006728 006744	006681 006697 006713 006729 006745	006682 006698 006714 006730 006746	ng6683 ng6699 ng6715 ng6731 ng6747	006684 006700 006716 006732 006748	006685 006701 006717 006733 006749	0,06686 0,06702 0,06718 0,06734 0,06750	006687 006703 006719 006735 006751
01A6 0n6752	006753	006754	006755	006756	006757	006758	006759	00676	006761	006762	006743	006764	005765	006766	006767
01A7 006768	006769	006770	006771	006772	006773	006774	006775	006776	006777	006778	006779	006780	005781	006782	006783
01A8 006784	006785	006786	006787	006788	006789	006790	006791	006792	006793	006794	006795	006796	005797	006798	006799
01A9 006800	006801	006802	006803	006904	006805	006806	006807	006808	006809	006810	006811	006812	006813	006814	006815
01AA 006816 01AB 006832 01AC 006848	006817 006833 006849 006865	006818 006834 006850 006866	006819 006835 006851 006867	006320 006336 006352 006368	006821 006837 006853 006869	006822 006838 0068 54 006870	006823 006839 006855 006871	006824 006856 006872	006825 006841 006857 006873	006826 006842 006858 006874	006827 006843 006859 006875	006828 006844 006860 006876	006829 006845 006861 006877	006830 006846 006862 006878	006831 006847 006863 006879
01AD 006864 01AE 006880 01AF 006896	006881	006382 006398	006883	006384	006885	006886 006 ⁹ 02	006687	006888	006889 006905	006890 006906	006891 006907	006892 006908	006909	0n6894 0n6910	006895
0	1	2	3	4	5	6	7	8	9	A	В	c	D	E	F
01R0 006912 01B1 006928 01R2 006944	006913 006929 006945	006914 006930 006946	006915 006931 006947	006916 006932 006948	006917 006933 006949	006918 006934 006950	006919 006935 006951	00692n 006936 006952	006921 006937 006953	006922 006938 006954	006923 006939 006955	006924 006940 006956	006925 006941 006957	0n6926 006942 0n6958 0n6974	006927 006943 006959
01R3 006960 01R4 006976 01R5 006992 01R6 007008	006961 006977 006993 007009	006962 006978 006994 007010	006963 006979 006995 007011	006964 006980 006996 007012	006981 006997 007013	006966 006982 006998 007014	006967 006983 006999 007015	006968 006984 007000 007016	006985 007001 007017	006970 006986 007002 007018	006971 006987 007003 007019	006972 006988 007004 007020	006973 006989 007005 007021	006990 007006 007022	006975 006991 007007 007023
0187 007024	007025	007026	007027	007028	007029	007030	007031	007032	007033	007034	007035	007036	007037	007038	007039
0188 007040	007041	007042	007043	007044	007045	007046	007047	007048	007049	007050	007051	007052	007053	007054	007055
0189 007056	007057	007058	007059	007060	007061	007062	007063	007064	007065	007066	007047	007068	007069	007070	007071
0184 007072	007073	007074	007075	007076	007077	007078	007079	007080	007081	007082	007043	007084	007085	007086	007087
0188 007088	007089	007u90	007091	007092	007093	007094	007095	007096	007097	007098	007099	007100	007101	0n7102	007103
0180 007104	007105	007106	007107	007108	007109	007110	007111	007112	007113	007114	007115	007116	007117	0n7118	007119
0180 007120	007121	007122	007123	007124	007125	007126	007127	007128	007129	007130	007131	007132	007133	0n7134	007135
01RE 007136	007137	007138	007139	007140	007141	007142	007143	007144	007145	007146	007147	007148	007149	0n7150	007151
01RF 007152	007153	007154	007155	007156	007157	007158	007159	007160	007161	007162	007163	007164	007165	0n7166	007167
0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
0100 007168	007169	007170	007171	007172	007173	007174	007175	007176	007177	007178	007179	007180	007181	0 n 7 1 8 2	007183
0101 007184	007185	007186	007187	007183	007189	007190	007191	007192	007193	007194	007195	007196	007197	0 n 7 1 9 8	007199
0102 007200	007201	007202	007203	007204	007205	007206	007207	007208	007209	007210	007211	007212	007213	0 n 7 2 1 4	007215
0103 007216	007217	007218	007219	007220	007221	007222	007223	007224	007225	007226	007227	007228	007229	0 n 7 2 3 0	007231
01C4 007232	007233	007234	007235	007236	007237	007238	007239	007240	007241	007242	007243	007244	007245	0n7246	007247
01C5 007248	J07249	007250	007251	007252	007253	007254	007255	007256	007257	007258	007259	007260	007261	0n7262	007263
01C6 0J7264	S07265	007266	007267	007268	007269	007270	007271	007272	007273	007274	007275	007276	007277	0n7278	007279
01C7 0(7280	S07281	007282	007283	007284	007285	007286	007287	007288	007289	007290	007291	007292	007293	0n7294	007295
0108 017296	007297	007298	007299	007300	007301	007302	007303	007304	007305	007306	007307	007308	007309	007310	007311
0109 017312	007313	007314	007315	007316	007317	007318	007319	007320	007321	007322	007393	007324	007325	007326	007327
0104 017328	007329	007330	007331	007332	007333	007334	007335	007336	007337	007338	007339	007340	007341	007342	007343
01CB 007344	007345	007346	007347	007348	007349	007350	007351	007352	007353	007354	007355	007356	007357	007358	007359
01CC 007360	007361	007362	007363	007364	007365	007366	007367	007368	007369	007370	007371	007372	007373	007374	007375
01CD 007376	007377	007378	007379	007380	007381	007382	007383	007384	007365	007386	0073±7	007388	007389	007390	007391
01CE 007392	007393	007394	007395	007396	007397	007398	007399	007400	007401	007402	007403	007404	007405	007406	007407
01CF 007408	007409	007410	007411	007412	007413	007414	007415	007416	007417	007418	ng7419	007420	007421	0n7422	007423
0	1	2	3	4	5	6	7	8	9	Α	B	c	D	E	F
0100 007424	007425	007426	007427	007428	007429	007430	007431	007432	007433	007434	007435	007436	007437	0 n 7 4 3 8	007439
0101 007440	007441	007442	007443	007444	007445	007446	007447	007448	007449	007450	007451	007452	007453	0 n 7 4 5 4	007455
0102 007456	007457	007458	007459	007460	007461	007462	007463	007464	007465	007466	007467	007468	007469	0 n 7 4 7 0	007471
0103 007472	007473	007474	007475	007476	007477	007478	007479	007480	007481	007482	007463	007484	007485	0 n 7 4 8 6	007487
01D4 007488	007489	007490	007491	007492	007493	007494	007495	007496	007497	007498	007499	007500	007501	0 n 75 0 2	007503
01D5 007504	007505	007506	007507	007508	007509	007510	007511	007512	007513	007514	007515	007516	007517	0 n 75 1 8	007519
01D6 007520	007521	007522	007523	007524	007525	007526	007527	007528	007529	007530	007511	007532	007533	0 n 75 3 4	007535
01D7 007536	J07537	007538	007539	007540	007541	007542	007543	007544	007545	007546	007547	007548	007549	0 n 75 5 0	007551
01n8 007552	007553	007554	007555	007556	007557	007558	007559	007560	007561	007562	007543	007564	007565	0n7566	007567
01n9 007568	007569	007570	007571	007572	007573	007574	007575	007576	007577	007578	007579	007580	007581	0n7582	007583
01n4 007584	007585	007586	007587	007588	007549	007590	007591	007592	007593	007594	007595	007596	007597	0n7598	007599
01DB 007600	007601	097602	007613	007504	007605	007606	007607	007608	007609	007610	007611	007612	007613	0n7614	007615
01DC 007616	007617	007618	007619	007520	007621	007622	007623	007624	007625	007626	007627	007628	007629	007630	007631
01DD 007632	007633	007634	007635	007536	007637	007638	007639	007640	007641	007642	007643	007644	007645	0n7646	007647
01DE 007648	007649	007650	007651	007552	007653	007654	007655	007656	007657	007658	007659	007660	007661	0n7662	007663
01DF 017664	007665	007666	007667	007568	007659	007570	007671	007672	007673	007674	n 0 7675	007676	007677	gn7678	007679

	0	1	2	3	4	5	6	7	8	9	A	В	c	D	E	F
01E0	007680	007681	007682	007683	007584	007685	007686	007687	007688	007689	0.0769n	nn7691	007692	007693	007694	007695
01F1		007697	007698	007699	007700	007701	007702	007703	007704	007705	007706	007707	007708	007709	007710	007711
01F2	007712	007713	007714	007715	007716	007717	007718	007719	007720	007721	007722	007723	007724	007725	007726	007727
	0n7728	007729	007730	007731	007732	007733	007734	007735	007736	007737	017738	107719	007740	007741	0 0 7 7 4 2	007743
01F4	017744	007745	097746	007747	007748	007749	007750	007751	007752	007753	007754	007755	007756	007757	an7758	007759
01E5		007761	007762	007763	007764	007765	007766	007767	007768	007769	007770	007771	007772	007773	007774	007775
01E6		007777	007778	007779	007780	007781	007782	007783	007784	007785	007786	007797	007788	007789	0 0 7 7 9 0	007791
0167		007793	007794	007795	007796	007797	007798	007799	007800	007801	007802	ng78n3	007804	007805	gn7806	007807
01F8		007809	007810	007811	007312	007813	007814	007813	007816	007817	017819	nn7819	007820	007821	0 n 7822	007823
01F9	007824	007825	007326	007827	007928	007829	007330	007831	007832	007833	0 n 7 A 3 4	ეც 78 🕫 5	007836	007837	0 n 7838	007839
	007840	007841	007342	007843	007944	007845	007846	007847	007848	007849	007850	007851	007852	007853	gn 7854	007855
0168		007857	007858	007859	007960	007861	007362	007863	007864	007865	007866	ng7847	007868	007869	0 n 7 8 7 0	007871
01EC		007873	007574	007875	007876	007877	007878	007879	007880	007881.	007882	np7883	007884	007885	Dn 7886	007887
01FD		007889 007905	007490 007406	007891 007907	007992 007908	007893 007909	007894	007895	007896	007897	007898	ng7899	007900	007901	007902	007903
	007904	987921					007910	007911	007912	007913	007914	007915	007916	007917	007918	007919
UIEF	007920	98/721	007922	007923	007924	007925	007926	007927	007928	007929	007930	007911	007932	007933	0 ŋ 7 9 3 4	007935
	0	1	2	3	4	5	6	7	8	9	Δ	В	c	D	E	F
01=0	-	1 un7937	2 007938	3 nn7939	-			•						_	-	•
01F0	0 0 7 9 3 6			-	4 007940 007956	007941	007942	007943	007944	007945	007946	007947	007948	007949	007950	007951
	007936 007952 007968	ი 1937 ი 1953 ი 1969	007938	007939	007940			•				007947 007943		007949 007965	007950 007966	007951
01F1 01F2 01F3	007936 007952 007968 007984	u 0 7937 u 0 7953 0 0 7969 0 0 7985	007938 007954	007939 007955	007940 007956	007941 007957	007942 007958	007943 007959	007944 007960	007945 007961	007946 007962	007947	007948 007964	007949	007950 007966 007982	007951
01F1 01F2 01F3	007936 007952 007968 007984	007937 007953 007969 007985	007938 007954 007970 007986 008002	007939 007955 007971 007987 008003	007940 007956 007972 007988 008004	007941 007957 007973 007989 008005	007942 007958 007974 007990 008006	007943 007959 007975	007944 007960 007976	007945 007961 007977	007946 007962 007978	007947 007943 007979	007948 007964 007980	007949 007965 007981	007950 007966	007951 007967 007983
01F1 01F2 01F3 01F4	007936 007952 007968 007984 008000 008016	007937 007953 007969 007985 008001 008017	007938 007954 007970 007986 006002 008018	007939 007955 007971 007987 008003 008019	007940 007956 007972 007988 008004 008020	007941 007957 007973 007989 008005	007942 007958 007974 007990 008006 008022	007943 007959 007975 007991 008007	007944 007960 007976 007992 008008 008024	007945 007961 007977 007993 008009 008025	007946 007962 007978 007994	007947 n07943 n07979 n07995	007948 007964 007980 007996	007949 007965 007981 007997	007950 0n7966 0n7982 0n7998	007951 007967 007983 007999 008015 008031
01F1 01F2 01F3 01F4 01F5	007936 007952 007968 007984 008000 008016 008032	007937 007953 007969 007985 008001 008017	007938 007954 007970 007986 008002 008018 008034	007939 007955 007971 007987 008003 008019 008035	007940 007956 007972 007988 008004 008020 008036	007941 007957 007973 007989 008005 008021	007942 007958 007974 007990 008006 008022 008038	007943 007959 007975 007991 008007 008023	007944 007960 007976 007992 008008 008024	007945 007961 007977 007993 008009 008025	007946 007962 007978 007994 008010 008026 008042	007947 007943 007979 007995 008011 008027	007948 007964 007980 007996 008012 008028	007949 007965 007981 007997 008013 008029	007950 007966 007982 007998 008014 008030 008046	007951 007967 007983 007999 008015 008031 008047
01F1 01F2 01F3 01F4 01F5 01F6	007936 007952 007968 007984 008000 008016 008032	007937 007953 007969 007985 108001 008017 108033 008049	007938 007954 007970 007986 008002 008018 008034 008050	007939 007955 007971 007987 00803 008019 008035 008051	007940 007956 007972 007988 008004 008020 008036 008052	007941 007957 007973 007989 008005 008021 008037 008053	007942 007958 007974 007990 008006 008022 008038 008054	007943 007959 007975 007975 007807 008023 008039	007944 007960 007976 007992 008008 008024 008040	007945 007961 007977 007993 008009 008025 008041 008057	007946 007962 007978 007994 008010 008026 008042	007947 007943 007979 007995 008011 008027 008043	007948 007964 007980 007996 008012 008028 008044	007949 007965 007981 007997 008013 008029 008045	007950 007966 007982 007998 008014 008030 008046	007951 007967 007983 007999 008015 008031 008047
01F1 01F2 01F3 01F4 01F5 01F5	007936 007952 007968 007984 008000 008016 008016 008032	007937 007953 007969 007985 008001 008017 008033 008049	007938 007954 007970 007986 008018 008018 008034 008050	007939 007955 007971 007987 008003 008019 008035 008051 008067	007940 007956 007972 007988 008004 008020 008036 008052 008068	007941 007957 007973 007989 008005 008021 008037 008053 008069	007942 007958 007974 007990 008006 008022 008038 008054	007943 007959 007975 007975 008027 008023 008023 008055	007944 007960 007976 007992 008008 008024 008040 008056 008072	007945 007961 007977 007993 008009 008025 008041 008057	007946 007962 007978 007994 008010 008026 008058 008058	007947 007943 007979 007995 008011 008027 008043 008059	007948 007964 007980 007996 008012 008028 008044 008060 008076	007949 007965 007981 007997 008029 008029 008045 008061	007950 007966 007982 007998 008014 008030 008046 008062	007951 007967 007983 007999 008015 008031 008047 008063
01F1 01F3 01F3 01F4 01F5 01F6 01F6	007936 007952 007968 007984 008000 008016 008032 008048 008064	007937 007953 007969 007985 008001 008017 008033 008049 008065 008081	007938 007970 007970 007986 008018 008018 008035 008085 008085	007939 007955 007971 007987 008003 008019 008035 008051 008067	007940 007956 007972 007988 008004 008020 008036 008052 008052	007941 007957 007989 007989 008005 008021 008037 008053 008053	007942 007958 007974 007990 008006 008022 008038 008054 008054	007943 007959 007959 007991 008007 008023 008039 008055 008057	007944 007960 007976 007992 008008 008024 008040 008056 008072	007945 007961 007977 007993 008009 008025 008041 008057 00808073	007946 007962 007978 007994 008010 008026 008042 008058 008074	007947 007943 007979 007995 008011 008027 008043 008075 008075	007948 007980 007980 007996 008012 008028 008044 008060 008076	007949 007965 007981 007997 008013 008029 008045 008061 008061	007950 007968 007998 007998 008014 008030 008046 008078 008078	007951 007967 007983 007999 008015 008031 008047 008063 008079
01F1 01F3 01F3 01F4 01F5 01F6 01F7	007936 007952 007968 007984 008000 008016 008032 008048 008048 008080	007937 007953 007969 007985 008001 008017 008033 008049 008065 008081 008097	007938 007954 0079970 0079986 008002 008018 008018 008050 008066	007939 007955 007971 007987 008003 008019 008035 008051 008067 008089	007940 007952 007972 008004 008020 008036 008052 008068 008084 008100	007941 007957 007957 007989 008005 0080051 0080053 0080053 0080050	007942 007958 007974 007979 008006 008022 008038 008054 008070 008086 008102	007943 007975 007975 0079791 008007 008023 008039 008055 008071 008087 008103	007944 007960 007976 007976 007992 008008 008024 008056 008056 008088 008104	007945 007961 007977 007993 008009 008025 008041 008057 0080673 008089	007946 007962 007978 0079794 008010 008026 008042 008059 008074 008079 008106	007947 007943 007979 007995 008011 008027 008043 008059 008075 008071	007948 007964 007980 007996 008012 008028 0080644 008060 008076	007949 007965 007981 007987 008013 008029 008045 008067 008077	007950 007966 007982 007998 007998 008014 008030 008046 008062 008078 008094 008110	007951 007967 007983 007999 008015 008031 008047 008063 008079 008095
01F1 01F2 01F3 01F4 01F5 01F6 01F6	007936 007952 007968 007984 008000 008016 008032 008048 008064 008080 008096	007937 007953 007969 007985 008001 008017 008033 008049 008065 008065	007938 007974 007977 007986 006002 008018 008034 008050 008066 008082 0080114	007939 007975 007971 007987 008003 008019 008035 008051 008067 008083 008099	007940 007956 007972 007988 008004 008020 008036 008052 008068 008068 008084	007941 007957 007973 007989 008005 008025 008027 008053 008069 008069	007942 007958 007974 007979 008066 008022 008038 008054 008070 008086 008102	007943 007975 007975 007991 008007 008023 008039 008055 008071 008087 008113	007944 007960 007976 007976 007992 008008 008024 008040 008072 00808072 0080808072	007945 007961 007977 007973 008009 008025 008041 008057 008073 008089 008121	007946 007978 007978 007978 008010 008010 008026 008042 008058 008074 008090 008106	007947 007979 007979 007979 008011 008043 008075 008075 008075	007948 007964 007980 007996 008012 008028 008044 008060 008076 008092	007949 007945 007981 007997 008013 008029 008045 008061 008077 008093 009109 008125	07950 077962 077982 077998 008014 008030 008046 008078 008078 008078	007951 007983 007999 008015 008031 008047 008063 008079 008095 008111 008127
01F1 01F2 01F3 01F4 01F5 01F6 01F8 01F8	007936 007952 007968 007968 007800 008000 008016 008032 008048 008064 008080 008080 008080 008080	007937 007953 007969 007969 007985 008001 008017 008033 008045 008065 008061 008013 008113 008129	007954 007954 007970 007986 006008 006018 006034 006056 006082 006098 006018	007939 007955 007971 007987 008003 008019 008035 0080567 008083 008099 0081131	007940 007956 007972 007988 008004 008020 008068 008068 008068 008068 008116	007941 007957 007973 007989 008005 008021 008037 0080537 008053 008059 008101	007942 007958 007974 007990 008006 008022 008038 008057 008086 008102 008134	007959 007975 007975 007991 008007 008023 008039 0080571 008087 008103 008113	007944 007960 007976 007992 008008 008024 008056 008072 008088 008072 008088 008104 008136	007945 007961 007977 007993 008009 008025 008041 008057 008073 008089 008105 008121	007946 007978 007978 007994 008010 008026 008042 008059 008059 008106 008106	007947 007943 007979 007995 008017 008027 008043 008075 008091 008107 008107 008107	007948 007964 007980 007996 008012 008028 008044 008076 008076 008092	007949 007965 007981 007997 008013 008029 008045 0080677 008093 008109 008125 008141	007950 007966 007982 007998 008014 008030 008046 008062 008078 008078 008110 008110	007951 007967 007983 007999 008015 008031 008047 008063 008079 008111 008127 008127
01F1 01F2 01F3 01F4 01F5 01F6 01F6 01F6 01F6	007936 007952 007968 007984 008000 008005 008032 008048 008064 008080 008080 008080 008080 008080 008080	07937 077953 007965 007965 007985 008017 008017 008049 008065 008065 008087 008113 008113	007954 007970 007970 007986 006018 006018 006018 006018 006014 006134 006134 006134	007939 007955 007971 007987 008019 008035 008051 008063 008063 008063 008115 008131	007940 007956 007972 007988 008004 008020 008052 008068 008068 008068 008168 008148	007941 007957 007973 007989 008021 008021 008037 008053 008069 008089 008101 008117 008133	007942 007958 007974 007990 008006 008022 008038 008054 008050 008108 008102 008118 008150	007959 007975 007975 007971 008007 008023 008039 008055 008071 008103 008113 008151	007944 007960 007976 007992 008008 008024 008040 008056 008072 008088 008120 008136 008152	007945 007961 007977 007993 008009 008025 008045 008073 008080 008105 008121 008153	007946 007978 007978 007994 008010 008026 008042 008058 008074 008079 008106 008122 008138	007943 007943 007979 007979 007995 008023 008023 008043 008075 008091 008123 008123 008123	007948 007964 007980 007996 008012 008028 008044 008060 008076 008076 008192 008156	007949 007965 007981 007997 008013 008029 008045 008061 008077 008073 008109 008125 008145 008157	007950 007966 007982 007998 008014 008030 008046 008062 008078 008078 008110 008126 008158	007951 007967 007983 007999 008015 008031 008047 008063 008079 008095 008111 008127 008159
01f1 01f2 01f3 01f4 01f5 01f6 01f7 01f8 01f9 01f8	007936 007952 007968 007984 008000 008005 008032 008048 008064 008080 008080 008080 008080 008080 008080	007937 007953 007969 007969 007985 008001 008017 008033 008045 008065 008061 008013 008113 008129	007954 007954 007970 007986 006008 006018 006034 006056 006082 006098 006018	007939 007955 007971 007987 008003 008019 008035 0080567 008083 008099 0081131	007940 007956 007972 007988 008004 008020 008068 008068 008068 008068 008116	007941 007957 007973 007989 008005 008021 008037 0080537 008053 008059 008101	007942 007958 007974 007990 008006 008022 008038 008057 008086 008102 008134	007959 007975 007975 007991 008007 008023 008039 0080571 008087 008103 008113	007944 007960 007976 007992 008008 008024 008056 008072 008088 008072 008088 008104 008136	007945 007961 007977 007993 008009 008025 008041 008057 008073 008089 008105 008121	007946 007978 007978 007994 008010 008026 008042 008059 008059 008106 008106	007947 007943 007979 007995 008017 008027 008043 008075 008091 008107 008107 008107	007948 007964 007980 007996 008012 008028 008044 008076 008076 008092	007949 007965 007981 007997 008013 008029 008045 0080677 008093 008109 008125 008141	007950 007966 007982 007998 008014 008030 008046 008062 008078 008078 008110 008110	007951 007967 007983 007999 008015 008031 008047 008063 008079 008111 008127 008127

