7880 Z80A PROCESSOR CARD

PRELIMINARY

Document #

Eng. _____Mkt.



NOTICE

The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein.

This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others.

Printed in U.S.A. Copyright Ω 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document may be reproduced with Pro-Log Corporation cited as the source.

FOREWORD

This manual explains how to use Pro-Log's 7880 Z80A Processor Card. It is structured to reflect the answers to basic questions you, the user, might ask yourself about the 7880. We welcome your suggestions on how we can improve our instructions.

The 7880 is part of Pro-Log's Series 7000 STD BUS hardware. Our products are modular, and designed and built with second-sourced parts that are industry standards. They provide an industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's products that use STD BUS hardware.

Pro-Log supports it's products with thorough and complete documentation. Also, we teach courses on how to design with, and use, microprocessors and the STD BUS products.

You may find the following Pro-Log documents useful in your work: <u>Microprocessor User's</u> <u>Guide</u>, and the <u>Series 7000 STD BUS Technical Manual</u>. If you would like a copy of these documents, please write to us on your company letterhead.

Contents

	Page
Foreword	ii
Figures	iv
Section 1 - Purpose and Main Features	1-1
Section 2 - Installation and Specification	
Introduction	
Wire Jumper Options	
Memory Mapping	
Memory Type	
MEMEX	
IOEXP	
Interrupt and Counter Control Port	
Timing Specifications	
Mechanical Specifications	
Section 3 - Operation and Programming	
Introduction	
Bootstrap	
Direct Memory Access	
Controlling the Interrupt and Counter Control Po	ort
The l0ms. Duration Timer	
Power-on and Push-Button Reset	
Section 4 - Operating Software	
Introduction	
Software Example	
Section 5 - Maintenance	
Reference Drawings	
Return for Repair Procedure	····· 5-5

J

 \mathbf{O}

Figures

Figure	Page
1-1	7880 Z80A Processor Card1-1
1-2	7880 Block Diagram
2-1	Installation of the 7880 Card in STD BUS Card Rack
2-2	Wire Jumper Replacements for the 78802-2
2-3	Recommended Memory Devices for 7880
2-4	Physical Location of Main Features of the 78802-4
2-5	Opcode Fetch Timing, Refresh Timing for 78802-6
2-6	7880 Memory Read Timing other then Opcode Fetch
2-7	7880 Write Timing
2-8	7880 Input Timing
2-9	7880 Output Timing
2-10	7880 Bus Request Timing
2-11	7880 Interrupt Request Timing2-12
2-12	7880 Wait State Timing
2-13	7880 Electrical Specifications
2-14	7880 CPU Environmental Specifications
2-15	7880 Electrical Specifications Over Operating Range
2-16	7880 STD/Edge Connector Pin List2-15
3-1	Bootstrap Example for the 7880
4-1	7880 Software Example
4-2	7880 Subroutine Characteristics (Entry 2 Return 2)
4-3	7880 Subroutine Register and Memory Allocation (Entry 2 Return 2)
4-4	7880 Subroutine Characteristics (Entry 1 Return 1)
4-5	7880 Subroutine Register and Memory Allocation (Entry 1 Return 1)
4-6	7880 Software Example
5-1	Location and Function of Main Components for 7880
5-2	Schematic for 7880
5-3	Assembly for 7880

0



SECTION 1 Purpose and Main Features

The 7880 provides a buffered and fully expandable 4 MHz, Z80A Microprocessor with onboard memory (ROM and/or RAM) and a 10 ms. timer. It is designed for maximum cost effectiveness and reliability.

The memory consists of sockets for 2K RAM and 4K EPROM. The memory is suitable for small dedicated control programs, or to bootstrap microprocessor systems using mass storage devices.

The timer has a fixed duration of 10ms. It is suitable as a background timer, or a debouncer for mechanical switches, and other such devices.

The 7880 allows DMA control to other cards, and is compatible with all Z80 interrupt modes.

Main Features of the 7880 are:

- ^o Z80A Processor
- ^o Crystal controlled 250 µs clock
- ^o Socket for 2K byte wide RAM
- ^o Socket for 4K EPROM
- ^o 10 ms. timer
- ^o Compatible with all Z80 interrupt modes
- ^o DMA capability to external memory
- ^o Bootstrap capability
- MEMEX control
- ^o Capable of addressing 128K bytes of memory
- ^o Single +5V operation







Figure 1-2. 7880 Block Diagram.

SECTION 2 Installation and Specification

Introduction

The 7880 operates as part of an STD BUS system. You can plug it directly into the STD BUS backplane, See Fig. 2-1, or extend it from the motherboard with a 7901 card extender.

It can be plugged directly into any slot in the rack. If the extender card is used, plug the extender card in any slot and plug the 7880 into the connector on the card extender. This makes the 7880 accessible for testing.



Figure 2-1. Installation of the 7880 Card in STD BUS Card Rack.

Wire Jumper Options

The 7880 has nine options which are selectable by wire jumpers. W1 determines whether the IOEXP line will be grounded or externally controlled. W2 determines whether the MEMEX line is internally or externally controlled. W3 determines whether the timer will control the maskable or non-maskable interrupt or if it will be disabled. W4 controls whether the onboard RAM will be disabled or at which address it will reside. W5 controls whether the onboard ROM will be enabled or disabled. W6 determines if the onboard port will be enable or disabled. W6 determines if the onboard port will be enable or disabled. W6 determines whether MEMEX will be high active or low active or permanently grounded for onboard memory. W9 determines whether onboard MEMEX control will be high or low after reset.

Note: See Fig. 2-4, Physical Location of Main Features of the 7880, for actual location of the above mentioned WX jumpers.

This section reviews the wire jumper options. Check to be sure the card is configured for your application before installing it in your system. When changing wire jumpers, first cut the jumper in half, then remove it one half at a time. This prevents damage to the solder pads. Remove any excess solder and install a new jumper where required.

If you anticipate changing the wire jumpers frequently, as for prototyping, the wire jumpers can be replaced with slip-on connectors. Permanent 0.025 in. square posts can be installed which accept the slip-on connectors. Two sources for the connectors and headers are shown in Fig. 2-2.

Part	Manufacturer Part Number						
	Berg Electronics						
2 Pin Header	00 8261 02 32 00 852	65611-102					
4 Pin Header	00 8261 04 32 00 852	65611-104					
6 Pin Header	00 8261 06 32 00 852	65611-106					
8 Pin Header	00 8261 08 32 00 852	65611-108					
Connector	00 8261 02 42 00 870						

Figure 2-2. 7880 Wire Jumper Replacements for the 7880.

Memory Mapping

The 7880 comes with a socket for a 2K byte RAM and a socket for a 4K byte EPROM, see Fig. 2-4.

The type of EPROM to be used is a 2732A or equivalent. Be sure the memory part you use has an access time of 250 ns. or less. See Fig. 2-3 for recommended memory devices.

The EPROM socket, soocket θ , is mapped at addresses 0000-0FFF. It cannot be remapped to any other location. It can, however, be disabled. To do this, remove jumper W5. See Fig. 2-4

This will enable the 7880 to access memory on other cards in the system over the address range of the EPROM socket.

The RAM is mapped at addresses 2000-27FF. It can be remapped to addresses 1000-17FF or 3000-37FF. To do this, remove jumper W-4 from position 3-4, see Fig. 2-4, and install a jumper in position 1-2 or 5-6. A jumper at position 1-2 maps the RAM to addresses 1000-17FF. A jumper at position 5-6 maps the RAM to addresses 3000-37FF. Memory on other cards in the system can be mapped to any address not occupied by onboard memory.

As with the EPROM socket, the onboard RAM can be disabled. To do this, remove the jumper W4 altogether.

Memory Types

The 7880 can use two different kinds of memory, 2K RAMs and 4K EPROMs. Fig. 2-3 is a list of components which are recommended for use on the 7880 card. If you wish to use other memory components, compare their data sheets to the socket configurations. Also check their data sheets for any special requirements, and be sure they have an access time no greater than 250 ns.

Туре	Part Number	Manufacturer
2K RAM	M48725P	Mitsubishi
2K RAM	MSM2128	OKI
2K RAM	TMM2016	Toshiba
2K RAM	μPD446	NEC
2K RAM	μPD447	NEC
2K RAM	21812	Intel
4K EPROM	2732A	Intel

Figure 2-3. Recommended Memory Devices for 7880.





Figure 2-4. Physical Location of Main Features of the 7880.

n I

2-4

MEMEX

The MEMEX line is a part of the STD BUS. It is used as a memory bank select line. It is possible to have two banks of memory, each with up to 64K bytes, in a system. One bank would be enabled when MEMEX is high, and the other when MEMEX is low. Pro-Log memory cards include the MEMEX line in their address decoding.

There are several wire jumper options affecting MEMEX. The first is MEMEX affecting onboard memory. Onboard memory can either be enabled when MEMEX is high or when it is low, or it can be permanently enabled regardless of MEMEX. Jumper W8, see Fig. 2-4, determines how MEMEX affects onboard memory. As shipped, the jumper is in position 1-2. In this position, onboard memory is enabled when MEMEX is low. If the jumper is replaced with one at position 3-4, onboard memory will be enabled when MEMEX is high. If the jumper is replaced by one at position 5-6, the onboard memory will be permanently enabled, regardless of the logic state of the MEMEX line.

Jumper W9 determines the state of the MEMEX line after reset. As shiped, the jumper is in position 1-2. This causes MEMEX to be in the low state after reset. Removing the jumper from position 1-2 and placing a jumper in position 3-4 will cause the MEMEX line to be high after reset. It also causes the output of the MEMEX control port to be inverting.

Removing jumper W2 will relinquish control of the MEMEX line from the 7880 to some other card in the system.

IOEXP

The IOEXP line is one of the STD BUS standard signals. It is typically used to select between different banks of input and output ports. The 7880 does not control the IOEXP line. IOEXP is tied to ground on the 7880 through jumper W1. If another card needs to control the IOEXP line, jumper W1 can be removed. This will leave the line floating and allow some other card in the system to control the IOEXP line.

Interrupt and Counter Control Port

The onboard 10 ms. counter is capable of controlling either the maskable or non-maskable interrupt lines on the Z80A processor chip. The interrupt and counter control port is mapped at address FE. By removing jumpers 5-6 and 7-8 and adding jumpers 1-2 and 3-4 on W7, it is possible to change the address of the interrupt and counter control port to 7F. It is possible to disable the onboard interrupt and counter control port altogether by removing jumper W6.

It is possible to select which interrupt line, either the maskable or non-maskable. will be affected by the Interrupt and Counter Control Port. As shipped, the counter will strobe the processor's NMI* input. Removing jumper 3-4 and adding jumper 5-6 on W3 will relinquish control of the processor's NMI interrupt line to external sources outside of the 7880. If the counter is connected to the NMI* input of the processor, the input from the STD BUS NMIRQ* should not be used.

Timing Specifications

Figures 2-5 through 2-12 show the signal sequences and timing for various 7880 functions. They show the signals as they appear at the card edge connector of the 7880.



Figure 2-5. Opcode Fetch Timing, Refresh Timing for 7880.

2-6



Figure 2-6. 7880 Memory Read Timing Other than Opcode Fetch.

2-7



151 Address setup before MEMRQ* active 63 t\$2 Address setup before WR* active 240 t\$3 Address setup before data valid 175 **t54** Data setup time before WR* ends 300 tWl MEMRQ* pulse width 415 tW2 WR* pulse width 220

All times given in nanoseconds

WRITE TIMING

Figure 2-7. 7880 Write Timing.

MORINE CICLE :01 71 TT (VALT STATE) 11 71 · aoa. 200 1008135 305 PORT ADDRESS 181 171 1089 --DATA DATA IN 4.0 MHZ SYMBOL PARAMETER MIN MAX tC1 Clock Cycle Time 250 tD1 Address delay from T1 110 tHI DATA hold time after clock 0 tS1 Address settip before IORQ* active 180 t52 Address setup before RD* active 190 •tS3 Address setup before DATA valid 600 t\$4 Data setup time before clock high 70 tWI IORQ* puise width 540 RD* pulse width tW2 540

All times given in nanoseconds

INPUT TIMING

Figure 2-8. 7880 Input Timing.



4.0 MHz

Symbol	PARAMETER	MIN	MAX
tC1	Clock Cycle time	250	•
tD1	Address delay from TL clock		110
tHI	Data hold time after WR* ends	0	
tS 1	Address setup before IORQ* active	180	
152	Address setup before WR* active	205	
t5 3	Address setup before DATA valid	700	
tS4	Data setup time before WR* ends	735	
tWl	IORQ* pulse width	540	
tW2	WR* pulse width	545	
All times g	iven in nanoseconds		

OUTPUT TIMING

Figure 2-9. 7880 Output Timing.

x



4.0 MHz

Symbol	PARAMETER	MIN	MAX
tC1	Clock Cycle Time	250	
tD1	BUSAK* delay after start of first DMA cycle		120
tD2	BUSAK* delay after last DMA cycle		120
tD3	Buses delay after BUSAK* active	-	20
tD4	Buses delay after BUSAK* inactive		20
151	BUSRQ [®] setup prior to last time state	70	
'tS2	BUSRQ* release prior to sample	70	
All times g	iven in nanoseconds		

.

BUS REQUEST TIMING

Figure 2-10. 7880 Bus Request Timing.

÷



4.0 MHz

SYMBOL	PARAMETER	MIN	MAX
tCl	Clock Cycle Time	250	
tH1	INTRQ* hold time after clock low	0	
tH2	DATA BUS hold after clock low	0	
tS1	INTRQ [®] setup prior to last time state	100	
t52	Data Bus setup before clock low	75	
tD1	INTAK [®] delay after clock high		105
tWl	INTAK [*] pulse width	290	

All times given in nanoseconds

INTERBUPT REQUEST TIMING

Figure 2-11. 7880 Interrupt Request Timing.



Figure 2-12. 7880 Wait State Timing.

2-13

Specifications

Figure 2-13 shows the electrical specifications for the 7880. Environmental and power specifications are shown in Figures 2-14 and 2-15. Figure 2-16 gives the pinout and electrical characteristics of the connection between 7880 and the STD BUS.

MNEM.	PARAMETER	MIN	TYP	МАХ	MIN	MAX	UNITS
VCC	Supply Voltage	4.75	5.00	5.25	0	5.50	Volts

Figure 2	2-13.	7880	Electrical	Specifications.
----------	-------	------	------------	-----------------

MNEM.	Recom PARAMETER	nmended MIN	Operating TYP	g Limits MAX	Absolu MIN	te Non-Oj MAX	perating Limits UNITS
-	Free Air ^T emp.	C	+25	+55	-40	+75	оС
	Humidity	5	95 ¹ *	5	951*	%RM	

1* Non-condensing

Figure 2	-14.	Environmental	Specifications.
----------	------	---------------	-----------------

MNEM.	PARAMÉTER	MIN	TYP	MAX	UNITS
ICC	V _{CC} Supply Current		500	850	milliAmps

Figure 2-15. Electrical Specifications Over Operating Range.

Mechanical Specifications

The 7880 card conforms to all STD BUS mechanical standards.

Specification

Pino	NOWE	SER		· 5	N N	UMBE	R	Figure
CUTRUT LISTIL DAWE			\mathbf{r}		CUTPOT LISTTL DRIVE			specify a con- character
INPUT (LSTTE LOAD	S)].				INPUT	(LSTTL LOADS)	
MNEMONIC						(MNEMONIC	an a
+ 5 volts	IN		5	1		1N	+5 UOLTS	MNS C
	IN		24	2		1N 1N		
GREUND				ণ ১			GROUND	Vec
-svolts 07	1	6	6		50	,	-Svoits	
DG	1.	50 50	8	á	30		D3	
DS DS		1		1	50		בס	
D4		50	1 1		50	1	DI	
AIS	\	50	16	В Ы		l	20	
AB A4		50 GD		17	50 50		AT	
AB		50			50		A6	A Colour desires shorted and
AB			22	19	50		N 5	
AIL		50 50		23	50		×4	2217
AIO ·		50		25	50		A3 A2	 Environment Statement Statement
A9		50	-	27	50		1	
AS		50		29	8		Al Ao	 Construction of the acceptance management in a
RDX	•	50	37		50			
MEMPOX	•)	50	3		50		wr* 10rc*	
MEMER		50		35	GND	2	IOEXP	
MESYNCX		50	38		50	•	NEFRESH*	1997 - 11 A.
STATOS OF			40		50		STATUS 1+	
BUSRO*	507		42		50		BUSAK*	
INTRQ#	-67		44		50			
NMIROT	5[1]		46			510	WAITRQ*	
PBREET*	[2]		46		50	-	SYSRESETX	
CNTRLE			-70 50		50		CLOCK*	
RI	n		ઝ	•	ar		PLO	
ACX GOD			4				aux gnd	
AOX - U				9 S			Aux $+ \vee$	
	<u> </u>							

[1] DRIVE WITH OPEN COLLECTOR [2] DRIVE WITH PUSHBUTTON

.

·

Figure 2-16. STD/7780 Edge Connector Pin List.

2-15

in norw

 $(x,y) = \left(-\frac{1}{2} + \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right)^{\frac{1}{2}}$

COUCON 3 Cheraming

seen"

egendie west

0887 of solution solution NEMEN NEMEN Solve not solution solves

əri Pr.

This section explains the operation and programmable functions of the 7880 card. These programmable functions are controlled by the onboard I/O port.

Bootstrap

The onboard memory can be used to bootstrap up systems using disc or other mass storage devices. The MEMEX line is used to facilitate this.

Fig. 3-1 shows a system with 70K of memory. In this figure, the onboard memory of the 7880 consists of 4K of ROM and 2K of RAM. The additional 64K is RAM, and is on four Pro-Log 7704 memory cards. The memory on the 7880 is enabled when MEMEX is low. The RAM on the 7704 card addressed at 0000-3FFF is enabled when MEMEX is high. The memory on the other 7704 cards is permanently enabled. When the system is first powered-up, the MEMEX port output is low and the processor reads the program in ROM on the 7880. The program would direct the processor to read in a control program off a disc or other storage device. The control program would be loaded into RAM in the upper addresses. It would reside, for instance, in the upper address range of the 7704 card addressed at 0000-FFFF. Now the processor jumps to the control program in RAM. The control program directs the processor to set the MEMEX control port high. This disables the memory on the 7880, and enables the 7704 card mapped at 0000-3FFF. The processor is now working with 64K of RAM.



Figure 3-1. Bootstrap Example.

Direct Memory Access

Direct memory access, or DMA, is a function whereby another controller in the system can request that the processor release the address, data, and control busses, and allow the external controller direct access to memory. The 7880 features this option, however, access to some address memory is not possible.

To perform a DMA the external device must generate the STD BUS signal BUSRQ*. Fig. 2-10 shows the timing of the signals involved in the DMA operation. The Z80A samples the BUSRQ* line at the start of the last time state of any machine cycle. It will respond by generating the signal BUSAK* and releasing the bus at the start of the next time state. BUSAK* is also an STD BUS signal and can be sampled by the external controller to determine when the bus is available.

The processor stays inactive until BUSRQ* goes high and the bus will return to normal during the first time state that BUSRQ* is found high. The processor resumes where it left off during the next time state.

నంకర రిజా

During DMA operations, no interrupts can be acknowledged, and will only be serviced when the processor returns to normal operation.

Controlling the Interrupt and Counter Control Port

The interrupt and counter control port is addressed at FE. (See Section 2 for instructions on changing port FE address to 7F). Only the least significant nibble is relevant to the controls affecting the 7880. The most significant nibble is not used.

Bit 0 of the interrupt and counter control port controls the MEMEX line. Bit 1 pertains to the interrupt latch. This latch is set by the output of the counter and is controlled by bit 1. A latch is necessary to drive INT* because the counter output is active for 250 ns., which is too fast to be read by the processor, or the processor may be too busy to respond to the interrupt immediately. This latch can be reset by writing a 0 to that bit location and should be reset programmatically after the processor has determined the source of an interrupt.

Bit 2 controls the mask gate. When set, either the interrupt latch is enabled to drive the processor's interrupt request, or the output of the counter is enabled to drive the processor's NMI* input, depending on the position of jumper W3. This jumper option is explained in Section 2. The mask must be disabled by the program after power-on or reset, or the timer will not be able to generate an interrupt. Bit 3 restarts the counter any time through software.

The status port is an input port addressed at FE (see Section 2 for instructions on changing port address to 7F). It is used to monitor the status of the output port latches. Bit 0 is used to read the state of the MEMEX line. Bit 1 is used to read the status of the interrupt latch after an interrupt request, to see if the interrupt was caused by the timer or by an external INTRO*, when the timer is jumpered to INT* on the processor. Bit 2 is used to read the state of the mask gate.

When setting up the timer, special care should be taken to follow the correct sequence of events. If the timer is connected to the NMI* pin, as it is when it si shipped, the timer should be restarted and then as a second step the interrupt mask should be removed. If the timer is connected to the INTRQ* pin, the timer should be restarted, the interrupt latch cleared, and the interrupt mask removed all at once. This can be accomplished by writing an OE to the onboard interrupt and timer control port.

3-2

The 10 ms. Duration Timer

con pre

et dat e

5000

Ciarona

-C3G 1.

212630C18

ni beris

ารการเป

าฐมอราก

 $\mathcal{T} \to \mathbb{C} \mathbb{C}$

15-50

12000

e . . .

Direct Merser

The 10ms duration timer is driven by the same 4 MHz clock that drives the Z80A processor. The 4 MHz clock has an accuracy of +0.00% - 0.02%. At power-on, the counter starts counting from zero and counts up to some terminal count 10 ms. later. Every 10 ms a 250 ms pulse is generated which resets the counter and sets the interrupt latch. On the next clock cycle, the counter starts counting from zero again.

To perform a DVA

The counter can be halted and restarted by writing out bit 3 to the Interrupt and Counter Control Port FE.

generating the t

Some of the uses of the timer might as a means of time interval measurement. It can be Aused as a very precise timed interrupt or a one-shot simulator with software triggering.

The timer consists of four cascaded binary counters constituting the 16 bit counter. The outputs of the counter are gated through to a flip-flop U21 along with the system clock. They Q side of the flip-flop is the 250 ns pulse output. The pulse is latched by the interrupt latched in the Interrupt and Counter Control Port. The condition of the latch can then be read back by the Status Port U5.

the proce

Power-On and Push-Button Reset

Controllin

Power-on reset holds the SYSRESET* line low and releases it a maximum of 40 ms after Vccr reaches 4.75V. The PBRESET* is debounced approximately 20 ms, and produces a maximum 40 cs SYSRESET* pulse. The push-button reset is triggered off the Z80A processor chip's M1* output. This is done to avoid disturbing refresh cycle timing to dynamic RAM. Should M1* fail to occur, the one-shot U22 will time out and produce the RST* signal about 300 csc later.

the interrupt (atexa A latch is necessary a too fast to be rea interrupt immediate be reset programmary o

> Bit 2 controls and cessor's located NMI* located Section C. The will not be software.

The status out it port address in 19 to read the visite after an intercup in INTRO*, when its state of the mosy

When setting up events, if the transformed be restarted and no connected to the off the interruct costs onboard interruct costs with an 64 and og of eart a star to go The second 6 a con-maskable tored. It then ere is gain free to

المهاج إ

A start of the second s

1-2 21 300 ME 25 VINT nerte ette eint to South ent krage 💠 🗄 ont gurthe .

the set the best of the and

a work with the nguoniti ^A landaliti i i in store or copyright

SECTION & remains Software

> - 538°. 088% erssnin

198 **96**1 e en to

iswato? i bris

15. 200 DX ²

1821 B.C.

35 the

n in **shior**ea

41.00 1000

2 - 2 373 GUZ

romaon.

1. 1. 2. 2. Sin 1

a service and 19 **19**72 6375

SECTION 4 Operating Software

This section contains hardware level subroutine module examples that will work with the 7880. The software in this section can be used without license from Pro-Log. Although believed to be correct, this software is not represented to be free from errors or copyright infringement, or appropriate for any particular application.

The subroutines are in STD instruction mnemonics. The coding forms are grouped at the end of this section, following the flowchart.

Software Example

The 7880 timer can be used as an interrupt timer. The following software example, Fig. 4-1 and 4-2, demonstrate how the 7880 can perform such a function. It is intended only as an example. The exits in the example indicate that the processor can jump to some other location enabling it to continue performing other functions. It is beyond the scope of this manual to develop a program so involved. However, the example is intended to spark the creativity of the user. It consists of 2 subroutines, one is a preliminary timer set-up, the other consists of instructions for when the processor receives an interrupt.

The program begins setting up the timer by loading Register C with a predetermined delay count. Then the timer is restarted by loading an 08 to the accumulator and outputting it to port FE. Next, the interrupt mask is removed by loading the accumulator with an 04 and sending it to port FE. At that point, the first subroutine exits and the processor is free to go back to program memory and continue doing whatever it was doing before. The second subroutine is a time check. It is initiated when the processor receives a non-maskable interrupt. It starts out by decrementing Register C where the delay count is stored. It then checks if the count is zero, if not, the subroutine exits and the processor is again free to perform another function. If the count is equal to zero, the processor services the interrupt and then the time is reloaded again. At this point, the second subroutine exits.

O

 $\sim 1.5 M_{\odot}^{-1.5}$



Figure 4-1. 7880 Software Example.

4-2

Program Specifications

for a second sec

19. . 19. . 19. .

	SUBROUTINE	L	MITS	
SYMBOL	PARAMETER	. MIN	MAX	UNITS
Ns	Stack memory		7	Bytes
Np	Program memory		0	Bytes
Npt	Total program memory	·		Bytes
Nr	RAM memory			Bytes
Nt	Execution time8085	43		Time
	Z80	49		states

10011





PARAMETER		ENTRY	EXIT	COMMENT		
ELEMENT	ELEMENT ADDRESS REQ		CONDITION			
REG	C	COUNT LEFT FROM LAST PASS	DECREMENTED	USED TO LOUNT & OF PASSES TH		

NOTES

For registers not shown, entry contents are not used OF remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-3. 7880 Subroutine Register and Memory Allocation (Entry 2 Return 2)

4-3

		SUBROL	ITINE	LIMITS			
SYMBOL PARAMETER					MIN	MAX	UNITS
Ns	Stack me	mory	ay and a supervision of the supervision of the	Ĺ	+ 1.2 3 KC 75 -	Bytes	
Np	Program	memory	100 (January Calabra (100)) 4 J. S. (100)		1	1	AT241 Bydes 10
Npt	Total prog	gram memory			· · ·		Bytes
Ne	RAM men	nory				i companya ang	Bytes
Nt	Execution	n time	an a	8085 Z80	43		Time
		anan an		200	43	3	States-
for an international and	and a second	an a					£2 1
Call Loc. o. Dir . Card in Transmission	and the second	e semante e ante a companya de la co				a and a constant	738
a or the second second second second second	adaman tari - , tari i antir Strani antiri Stra	n en	 				
Sector (Sector (Sector Construction)	араны арары маары тараалары тараларты солот. Кол. С	and the second				a source and a source of the s	X E
Second research comments and an	ang natural in the second s	naadar ar ar a	an an an taon taon an			na sa kanada Santaka ka ka 1 1 1 1	
	4 1 8					The second s	<u></u>
		-4. 7880 Subro	utino Chara	monicia	(Entre 1 D	1) 7	
AND THE F & COUNSIDER AND ADDRESS	1º igure 4		utine Charao	cteristics	(Entry I Re	eturn 1)	
Same a summer and the second	and the second se	energialar i varit nove o ingrae i	$\label{eq:second} Y =$				
		and the second	and a second s			cust in averagetic	5
Sources of an address against		ante alla cara tallar detendi titago e	na namata na				
		annan ann a coilean ann an 1911 ann an					
	22155	در بې مېښې کې کې د د. د د د مېښې کې کې د سې د سې	Santaan 2 a.				NEU BOI
ar a Liep Name and a second		and the second	a and C			riandonia, - com	138
	Lagender und Anto-Alia - Met with Maria and Alia - Maria - Alia	and the second state of th	a sola sina nagari s			- And Brauman -	3 0 8 T
	and a second state of the	nangan kanang apalang sang sag akaran sari sa sa sa sa	i a nave nga mana ing			ى - مىيىت ئىلىغلىرىلىرەم	1.5
yaran karin Battan		angang ting pang pangganggan sa ting ting ting ting ting ting ting ting					
	2. ¹	20	•			······································	SE 3
1000 000 000 000 000 000 000 000 000 00	anne ann a sua channe i share - Carlon anna		المرة بشريف ا				HC10
	and the second state of th					and the second of the science of the	<u>co</u>
PARAME	ITER	ENTRY	EXIT			1.2 (1976-1-16),	
					COMMEN		
MENT	ADDRESS	HEQUIREMEN				COMMEN	•••
			-				
EMENT EG.	ADDRESS) ?] ?				

NOTES

1. For registers not shown, entry contents are not used or remain unaltered at exit. 2. XX means no specific data required at entry, but entry contents will be lost. 3. ?? means contents are unknown or meaningless.

Figure 4-5. 7880 Subroutine Register and Memory Allocation (Entry 1 Return 1). er and the second

-4-4

UNITS	BARRACK - MOLLEN HAR T ML & DAVIS TELTON	Marakust Marak	r t a di	14(1) - 2 2007 - 2 4007 - 2 4007 - 2 2 2 1 2 1 2			SYMBOL
PRO-LOG CORPORATION		TION	e - Service Provension P	ROGRAM ASSEMBLY FOR	Mn xoci2	еИ	
HEYADECHAAL	111123-1846 - 1872-18-447-18-18-18-18-18-18-18-18-18-18-18-18-18-	MNEMONIC		TITLE		DATE	
DR SENDAL INSTR.	LABEL	INSTR.	MODIFIER		COMMENTS	naiport	GM
	nanderformansker factorie i stor første forste			an and a second second and a	the sector in the sector devices where the sector of the s	nation and the constraints of the same states and a second second second second second second second second se	ton id
aetv£					100 E	an an ang sa kanan kan an Ang ang ang ang ang ang ang ang ang ang a	Nipt
2,					· · · · · · · · · · · · · · · · · · ·		-Mr
3	Same Barris (Barris)			•	 Therefore in the second se		
•m4"	·				<u></u>	un filmen an	9 PM
		-					1
	TIME CHECK)			T CHECK DI	ELAY COUNT.	+ 60 Ext	7
7 62		JP	20	TIME NOT	Г ИР		
8 6 F	·		CV IT				
9 00		.) 5	EXIT	V TCA (CA.)	15		
		72	UN	60 SERVI	CE INTERRUP	<u>/</u>	
в XX с XX			(SERVICE INT				
C XX D OE		LDCI	CSERVICE INT	TRELOAD	C WITH DEL	AV COLAN	V-
EXX		<u> </u>		V	C WITH VEL	AL CUM	
F C9	EXIT	RTS		EXIT	and the second	Frente -	
0		11.5		PALL			
2	· · · · · · · · · · · · · · · · · · ·			· ·			
3							
4						•	
SOE	SET UPTIMER)	LDCI		TLOADCV	VITH PELAY	COUNT	-
6 XX		-		4			
7 3E		LDAI		TRESTART	TMER		
8 08	· · · · · · · · · · · · · · · · · · ·						
9 03		OPA					
A FE		-		V		110	
BJE		LDAI		REMOVE	INTERRUPT M	ASK	
c 04		-					
	New York Contraction of the second	OPA			n na sana ang ang ang ang ang ang ang ang ang		TERER ELAB
F C 9		RTS		ExIT		n in the second s	- SHARAP
	The are build	113	1		2	<u>223220</u> 0	L IODIO PENN
				2* 2 * -			
Dents-routing Managements and	Carrier Carrier State				(1, 2, 2, 3)	A	ê
				(x,y) = (x,y) + (x,y	14.00 - 14.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 - 15.00 -	AND IN CONTRACTOR OF STATE - ANTINGS BURGER	5

нb. .

ROLEZ

יישר בעניים אינט אינטיים אינטי ג. אינטיים אינט אינטיים אינטיים אינטיים אינטיים אינטיים אינטיים גערטיים אינטיים אינטיים אינטיים אינטיים אינטיים ג. אינטיים אינט

ntos. ด้าสข

4 a

fl ande کار 7880 Software Example. Figure 4-6. 7880 Software Example.

an tain an taing 2 Sa

4=5

SECTION &

Reletion Organization

· 21	e en en	Tressele ratio Funda
:;-:T		一下不完心, 社会, 使品件, 製作 的
		Calification of Logistic Asia
and the state		These transformers and the

the Exclores of the second sec

alo work and some vos v is

dollar moto coos sto state state

Reference Drawings

The schematic (Fig. 5-2) and assembly drawing (Fig. 5-3) in the following pages are included in this manual FOR REFERENCE USE ONLY. They may differ in some respects from the card and documentation that the user received from Pro-Log.

The schematic and assembly drawing shipped by Pro-log with the card are those from which the card was manufactured.

Card Layout

1

0886

3933

1. 1. · · ()

in.

Figure 5-1 shows the physical location of the 7880's main components and jumpers. The functions of the various components are identified. Note the position of pin 1 on the IC's. When replacing chips, be careful to inset them only with pin 1 positioned as shown in the figure. Also, make sure that no pins are bent beneath the body of the chip.

nan in Ge Nan Mille Ministri

1 Jeer 2

Ċ,

St. 11.15

HUEL 3*

SEL.





12. J. J.



WHOR **Return for Repair Procedures** 00 Domestic Customer: Call our factory direct at (408)372-4593, and ask for CUSTOMER SERVICE. 1. 10/0121 12/04/01/11/04/01/11 2. Explain the problem and we may be able to solve it on the phone. If not, we will give you a Customer Return Order (CRO) number. Mark the CRO number on the shipping label, packing slip, and other paperwork accompanying the return. We cannot accept returns without a CRO. Please be sure to enclose a packing slip with CRO number, serial number of the 3. equipment, if applicable, reason for return, and the name and telephone number of the person we should contact (preferably the user), if we have any further questions. 4. Package the equipment in a solid cardboard box secured with packing material. CAUTION: Loose MOS integrated circuits, or any product containing CMOS integrated circuits, must be protected from electrostatic discharge during shipment. Use conductive foam pads or conductive plastic bags, and never place MOS or CMOS circuitry in contact with Styrofoam materials. 5. Ship prepaid and insured to: 12:2 Pro-Log Corporation 2411 Garden Road 17537 Monterey, California 93940 * 310 6000 Reference CRO# 200 International Customers: CEIF. 200 10:12 221 23 19 Equipment repair is handled by your local Pro-Log distributor. If you need to contact Pro-Log, the factory can be reached at any time by TWX at 940-360-7082 Limited Warranty: Seller warrants that the articles furnished hereunder are free from defects

Limited Warranty: Seller warrants that the articles furnished hereunder are free from defects in material and workmanship and perform to applicable, published Pro-Log specifications for two years from date of shipment. This warranty is in lieu of any other warranty expressed or implied. In no event will Seller be liable for special or consequential damages as a result of any alleged breach of this warranty provision. This liability of Seller hereunder shall be limited to replacing or repairing, at its option, any defective units which are returned F.O.B. Seller's plant. Equipment or parts which have been subject to abuse, misuse, accident, alteration; neglect, unauthorized repair or installation are not covered by warranty. Seller shall have the right of final determination as to the existence and cause of defect. As to items repaired or replaced, the warranty shall continue in effect for the remainder of the warranty period, or for ninety (90) days following date of shipment by Seller or the repaired or replaced part whichever period is longer. No liability is assumed for expendable items such as lamps and fuses. No warranty is made with respect to custom equipment or products produced to Buyer's specifications except as specifically stated in writing by Seller and contained in the contract.

ŝ

32

<u>_5-</u>5

2

