

REV

DESCRIPTION

DATE

APPR

A

PRELIMINARY

Document # _____

Eng. Jo Mkt. PR

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF PRO-LOG CORPORATION, AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS, REPRODUCED, COPIED OR USED WITHOUT WRITTEN AUTHORITY FROM AN OFFICER OF PRO-LOG CORPORATION.

LITERATURE, USER' MANUAL

7603 TTL INPUT PORT CARD

PRO-LOG

R.L. KIMBALL

5-16-80

A

106664

REV

A

SHT /

OF 13

PRO-LOG CORPORATION

7603 TTL INPUT PORT CARD USER'S MANUAL

TABLE OF CONTENTS

SECTION 1	Product Overview
	- Block Diagram
SECTION 2	Functional Description
	- General Purpose Interface
SECTION 3	Mapping
SECTION 4	Address Decoder Operation
	- Changing the 7603's Port Address
SECTION 5	7603 Card Environmental Specification
SECTION 6	Electrical Specifications
SECTION 7	Mechanical
SECTION 8	7603 Operating Subroutine Modules
SECTION 9	Maintenance

TTL INPUT PORT CARD

This card provides eight 8-bit-gated input ports (64 input lines).

Input port lines are accessed at 16-pin DIP sockets on the card. The input lines are TTL compatible with an input rating of 4 low-power Schottky TTL loads.

The 7603 decodes eight address lines with provision for expansion and memory mapping. An on-card jumper system allows users to establish the eight consecutive input port addresses occupied by the 7603.

FEATURES

- User selectable port address (256 port field)
- Input rating of 4 low-power Schottky TTL loads.
- Provision for expansion and memory mapping
- Input buffers have 200 MV of hysteresis
- Input lines include 4.7K pullups
- All IC's socketed
- Single +5V operation





FIGURE 1

2. FUNCTIONAL DESCRIPTION

The 7603 provides 64 TTL input lines which are alternated with 64 ground lines. These signal lines, if driven by standard LSTTL gates and with proper electrical considerations, can be up to 10 feet (3.05m) long.

When reading from an eight bit input port the state of the input lines at the time of the read is transferred to the data bus.

GENERAL PURPOSE INTERFACE

The 7603 is useful as a general purpose TTL interface card. If flat cable or twisted pair discrete wire cable assemblies are used, the ground-signal-ground of the input connectors minimizes crosstalk between inter-system signal lines in electrically noisy environments.




FIGURE 2 - TYPICAL INPUT PORT CIRCUIT

3. Card Address Mapping

The 7603 card is selected by a decoded combination of address lines A3-A7. The user chooses the card address combination by connecting one jumper wire each from SX and SY to pad matrices adjacent to U2 and U3 (See Diagram). The 7603 is shipped with Port address 00-07 Hexadecimal. To map the 7603 anywhere in the hexadecimal port address of 00-FF change the decoder outputs connected to SX and SY.

Port Addresses

Address lines A0, A1 and A2 select one of eight sequential input port addresses. The RD* input controls the input gating function.

4. ADDRESS DECODER OPERATION

Refer to the schematic, document #102793.

The 7603 uses two cascaded 74LS42 decoders (U2 and U3) to decode address lines A3-A7. These decoders are enabled only when IORQ* and IOEXP* are active. Address lines A0, A1, A2 and the RD* signal are used to gate the select strobes (which control the input ports) from U4.

CHANGING THE 7603 PORT ADDRESS

Refer to the assembly diagram, document #102794.

Locate decoders U2 and U3 (74LS42) adjacent to the STD Bus edge connector. Each decoder device has a dual row of pads which form decoder output select matrices. Make one (and only one) connection to each of the matrices adjacent to U2 and U3.

The decoder jumper pads numbered as shown in Figure 3 are adjacent to the decoder chips on the 7603. Also shown are the jumpers (at X0 and Y0) which produce hexadecimal port addresses 00, 01, 02 thru 07, the selections made when the card is shipped.




FIGURE 3

Card Address Selection

PRO-LOG CORPORATION

A

106664

REV
A

SHT 4
OF 13

The I/O address mapping and jumper selection table for 8 addresses per card shows where to place jumper straps to obtain any eight sequential port addresses in the hexadecimal range 00-FF. Using the lower of the 2-digit hexadecimal addresses desired, find the most significant hexadecimal address digit along the vertical axis, and the least significant hex digit on the horizontal axis. For example, port addresses 00, 01, 02 thru 07 are obtained by connecting jumpers at X0 and Y0.


The only restriction that applies in address selection for the 7603 is the lower of the eight port addresses (00 as shipped) must occur only at every eighth possible address. For example, the sequence 01, 02, 03 thru 08 is not allowed by the decoder.

The pad matrices adjacent to U2 and U3 are on 0.10 inch (0.25 cm) centers. The jumper wires may be conveniently replaced by wirewrap post if frequent address selection changes are anticipated.

MOST SIGNIFICANT HEX ADDRESS	LEAST SIGNIFICANT HEX ADDRESS																JUMPER SELECTION	
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0				X0	Y0							X0	Y1					X AND Y
1				X0	Y2							X0	Y3					
2				X1	Y0							X1	Y1					
3				X1	Y2							X1	Y3					
4				X2	Y0							X2	Y1					
5				X2	Y2							X2	Y3					
6				X3	Y0							X3	Y1					
7				X3	Y2							X3	Y3					
8				X4	Y0							X4	Y1					
9				X4	Y2							X4	Y3					
A				X5	Y0							X5	Y1					
B				X5	Y2							X5	Y3					
C				X6	Y0							X6	Y1					
D				X6	Y2							X6	Y3					
E				X7	Y0							X7	Y1					
F				X7	Y2							X7	Y3					

FIGURE 4 - I/O Address Mapping And Jumper Selection Tables For 8 Addresses Per Card

5. 7603 CARD ENVIRONMENTAL SPECIFICATIONS

RECOMMENDED OPERATING LIMITS				ABSOLUTE NON-OPERATING LIMITS		
PARAMETER	MIN	TYP	MAX	MIN	MAX	UNITS
Free Air Temperature	0	25	55	-40	75	°C
Humidity 	5		95	0	95	%RH

 Non-condensing

6. ELECTRICAL SPECIFICATIONS

7603 TTL INPUT PORT CARD ELECTRICAL TEST SPECIFICATION

MNEM.	PARAMETER	RECOMMENDED OPERATING LIMITS			ABSOLUTE NON-OPERATING LIMITS		
		MIN.	TYP.	MAX.	MIN.	MAX.	UNIT
V _{CC}	Supply voltage	4.75	5.00	5.25	0.0	7.00	Volt
T _A	Free air temp.	0	25	55	-40	75	°C

USER WORST CASE ELECTRICAL CHARACTERISTICS OVER RECOMMENDED TEST LIMITS

For Input Port

PARAMETER	MIN	TYP	MAX	UNIT
V _{IH} High level input voltage	2.0			V
V _{IL} Low level input voltage			0.7	V
Hysteresis (V _{T+} - V _{T-})	0.2	0.4		V

for input current each port line represents 4 LSTTL loads *

* 1 LSTTL load = 0.4mA

STD BUS ELECTRICAL CHARACTERISTICS OVER RECOMMENDED TEST LIMITS

PARAMETER	MIN	TYP	MAX	UNITS
I _{CC} SUPPLY CURRENT		350	525	mA
STD BUS INPUT LOAD	See Figure 7			
STD BUS OUTPUT DRIVE	See Figure 7			

7. MECHANICAL

- Meets all STD BUS general mechanical specifications
- May require one additional card slot width for ribbon cable access to input port sockets (connector dependent).
- Connectors use low profile 16-pin DIP plugs with heavy duty pins. T and B Ansley Catalog No. 609-M165H or equivalent.




FIGURE 5 - 7603 ASSEMBLY




FIG. 6- Input Port Socket

STD/7603 EDGE CONNECTOR PIN LIST					
PIN NUMBER			PIN NUMBER		
OUTPUT (DRIVE)			OUTPUT (DRIVE)		
INPUT (LOADING)**			INPUT (LOADING)**		
MNEMONIC			MNEMONIC		
-5 VOLTS	VCC	2	1	VCC	-5 VOLTS
GROUND	GND	4	3	GND	GROUND
-5V		6	5		-5V
D7		58	7	55	D3
D6		55	9	55	D2
D5		55	11	55	D1
D4		55	14	55	D0
A15		18	15	1	A7
A14		18	17	1	A6
A13		20	19	1	A5
A12		22	21	1	A4
A11		24	23	1	A3
A10		26	25	1	A2
A9		28	27	1	A1
A8		30	29	1	A0
RD*	1	32	31		WR*
MEMRO*		34	33	1	IORO*
MEMEX*		36	35	1	IOEXP*
MCSYNC*		38	37		REFRESH*
STATUS 0*		40	39		STATUS 1*
BUSRO*		42	41		BUSAK*
INTRO*		44	43		INTAK*
NMIRO*		46	45		WAITRO*
PBRESET*		48	47		SYSRESET*
CNTRL*		50	49		CLOCK*
PC1	IN	52	51	OUT	PC0
AUX GND		54	53		AUX GND
AUX -V		56	55		AUX -V

*Designates Active Low Level Logic

** Designates LSTTL Loads

FIGURE 7- Edge Connector Pin List

7603 OPERATING SUBROUTINE MODULE

This section provides a flow diagram and subroutine to operate your 7603 card. It may be used intact, or used as a model to construct subroutines for a specific application.

The subroutine is written in 8080-family assembly code and will execute on 8080, 8085, and Z80 processors. The memory addresses selected are compatible with Pro-Log's 7801 (8085A) and 7803 (Z80) processor cards. The 7603 port addresses used are the address jumper selections made when the 7603 is shipped.

To use the subroutine in systems other than those described above, the memory and/or I/O port addresses may require change for compatibility.

The flow diagram presented can be easily translated into the assembly code used by any microprocessor since they show the steps required to achieve 7603 operation without reference to a particular microprocessor.

The following subroutine will compare the present port status with the port status from the last time that the port was read.

To use the routine the HL pointer must point to a place in memory where port status is stored. Also, the port must be read into the accumulator before calling the routine.

Upon return from the routine the location that the HL pointer was previously set will contain new port status. Plus the next four locations will contain change status.

Uses Registers A, H and L

M	XX	New Data
M + 1	XX	Old Data
M + 2	XX	Changes
M + 3	XX	Bits to Zero
M + 4	XX	Bits to One

← Location HL was set to

Memory after Return


HEXADECIMAL			MNEMONIC			TITLE	DATE
PAGE ADR	LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS	
	0			LDPI	HL	↓ SET POINTER	
	1			-	XX		
	2			-	XX		
	3			IPA		↓ INPUT NEW DATA	
	4			-	XX		
	5	46	(CHECK BITS)	LDB	M(HL)	← PUT OLD DATA IN B	
	6	77		STAN	(HL)	← STORE NEW DATA	
	7	23		ICP	(HL)	↓ STORE OLD DATA IN NEXT LOCATION	
	8	70		STBN	(HL)		
	9	A8		XRA	B	← OLD ⊕ NEW = CHANGES	00001111 OLD
A	23			ICP	HL	STORE CHANGES IN NEXT LOCATION	⊕ 01010101 NEW
B	77			STAN	(HL)		01011010 CHANGE
C	4F			LDC	A	PUT CHANGES IN C	
D	78			LDA	B	PUT OLD DATA IN A	
E	A1			ANA	C	OLD • CHANGES = BITS TO ZERO	00001111 OLD
F	23			ICP	HL	STORE BITS TO ZERO IN NEXT LOCATION	• 01011010 CHANGE
0	77			STAN	(HL)		00001010 BITS TO ZERO
1	78			LDA	B	COMPLEMENT OLD DATA	
2	2F			CMA			
3	A1			ANA	C	OLD • CHANGES = BITS TO ONE	11110000 OLD
4	23			ICP	HL	STORE BITS TO ONE IN NEXT LOCATION	• 01011010 CHANGE
5	77			STAN	(HL)		01010000 BITS TO ONE
6	C9			RTS	UN	RETURN FROM SUBROUTINE	
7						USES REGS A, B, C, H AND L	
8							
9							
A							
B							
C							
D							
F							

RAM MEMORY	XX NEW DATA
AFTER RETURN	XX OLD DATA
(USES 5 LOCATIONS)	XX CHANGES
	XX BITS TO ZERO
	XX BITS TO ONE

100004 REV. A 11 OF 13

8 7 6 5 4 3 2 1

REVISIONS			
NO.	DATE	DESCRIPTION	BY
1			
2			
3			
4			
5			
6			
7			
8			



▲ REFER TO WITH A-1 JAMES NEW ALIEN USING
 EXHIBIT - JAMES
 4. ALL DIMENSIONS ARE FOR HEATING ELEMENTS
 AND ALL DIMENSIONS ARE IN MILLIMETERS
 UNLESS OTHERWISE SPECIFIED.
 ▲ INDICATES PER NO. OF SOCKETS (TYP)
 FROM A-1 PARTS LIST. SEE ASSEMBLY
 NOTES UNLESS OTHERWISE SPECIFIED.


SCHEMATIC NO. 102794
 PARTS LIST NO. 102794

REFERENCE ONLY

NO.	REV.	DATE	DESCRIPTION	BY
1	1	11-13-53	PRO-LOG CORPORATION	
2	2	11-13-53	ASSEMBLY 1003	
3	3	11-13-53	INPUT GATE DRVD	
4	4	11-13-53		
5	5	11-13-53		
6	6	11-13-53		
7	7	11-13-53		
8	8	11-13-53		

100366
 8
 7
 6
 5
 4
 3
 2
 100366
 Rev A 12/05/53

REVISIONS			
NO.	DATE	DESCRIPTION	BY
A		(FORMER) NOTES 2 & 3. FOR DSN. PGN 047.	




REFERENCE ONLY

PRO-LOG CORPORATION	
11. REEVES	11. 10-72
MIL MATC. 7603	
MMU I GATE CARD	
D	KM/783

ASSEMBLY NO. 102794
PARTS LIST NO. 102795





PRO-LOG

CORPORATION 2411 Garden Road Monterey, California 93940 Telephone (408) 372-4593

TWX: 910-360-7082