

STD 7000

7308 Counter/Timer Card USER'S MANUAL

NOTICE

The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein.

This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others.

Printed in U.S.A. Copyright[©] 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document **may be reproduced** with Pro-Log Corporation cited as the source.



7308 Counter/Timer Card USER'S MANUAL



H ()

FOREWORD

This manual explains how to use Pro-Log's 7308 Counter/Timer Card. It is structured to reflect the answers to basic questions that you, the user, might ask yourself about the 7308. We welcome your suggestions on how we can improve our instructions.

The 7308 is part of Pro-Log's Series 7000 STD BUS hardware. Our products are modular, and they are designed and built with second-sourced parts that are industry standards. They provide the industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's products that use STD BUS hardware.

Pro-Log supports its products with thorough and complete documentation. Also, to provide maximum assistance to the user, we teach courses on how to design with, and to use microprocessors and the STD BUS products.

You may find the following Pro-Log documents useful in your work: *Microprocessor User's Guide* and the *Series 7000 STD BUS Technical Manual*. If you would like a copy of these documents, please submit your request on your company letterhead.

 \mathbf{O}

Foreward	111
List of Illustrations	
Section 1 - Purpose and Main Features	1-1
Section 2 - Installation and Specifications	2-1
I/O Mapped Card Addressing Address Decoder Operation Changing the 7308's Port Address Electrical Specifications Timing Specifications Signal Input Loading and Output Drive User Vcc Output Mechanical Specifications 7308 Environmental Specification	2-1 2-1 2-4 2-7 2-7 2-9 2-9 2-9 2-9 2-9
Section 3 - Operation and Programming	3-1
Counter/Timer Channels Mode Control Registers: Output Port DB Sequence of Operations in Each Mode Channel Control Ports: Output Ports DC, DD, and DE Port Bit Assignments and Programming Aid	3-1 3-11 3-17 3-25 3-27
Section 4 - Circuits and Signals	4-1
Signal Glossary	4-1
Section 5 - Notes on Typical Applications	5-1
Loading Each Channel's Load Register Simple One-Time Delays (Mode O) Elapsed Time Measurements Event Counting Extending the Count One-Shot and Delayed Strobe Modes 7308 Modules Variable Δ Interrupt Chk MS Δ Event Counter MS Δ Intr	5-2 5-6 5-10 5-12 5-17 5-18 5-20 5-21 5-22 5-23 2-23 2-24
Appendix A - 7308 Strapping Options	A-1
External Clock Option Clock Scaler Output Changes Nonmaskable Interrupt Request Output Clock Drive STD BUS	A-1 A-1 A-3 A-6
Appendix B - Documentation	B-1
7308 Schmatic 7308 Assembly Drawing	B-2 B-3

(iii

List of Figures

1-1	7308 Multichannel Counter/Timer Card	1-2
1-2	Block Diagram of 7308 Multichannel Counter/Timer Card	1-2
2-1	I/O Mapped Operation in Local Card Rack	2-2
2-2	I/O Port Select Circuit (typical)	2-3
2-3	Decoder Jumper Pad Numbering (typical)	2-5
2-4	Waveforms at User Interface Connector J2	2-8
3-1	Logical Organization of 7308's Counter/Timer Channel O (Typical of all channels)	3-2
3-2A	Clock Control Circuit for Channel O (typical of all channels)	3-8
3-2B	Gate Control Circuit for Channel O (typical of all channels)	3-8A
3-20	Channel - Interrupt Circuit for the 7308	3-8B
3-3	Mode 0 Waveforms	3-19
3-4	Mode 1 Waveforms	3-20
3-5	Mode 2 Waveforms	3-21
3-6	Mode 3 Waveforms	3-22
3-7	Mode 4 Waveforms	3-24
3-8	Mode 5 Waveforms	3- 25
3-9	Single Channel and Cascaded Channel Delay Ranges	3-30

5-1	Circuit Example for Pulse-Width Measurement	5-13
5-2	Decimal and Hexadecimal Totalizing	5-15
5-3	Limit Counting Example	5-16
A- 1	External Clock Input Option	A-2
A-2	Clock Scaler Output Jumpers	A-4
A-3	Interrupt Output Jumpers	A-5
A-4	Optional Clock Drive to STD BUS from 7308	A-7
B-1	Schematic, 7308 Counter/Timer Card	B-2
B-2	Assembly, 7308 Counter/Timer Card	B-3

iv


LI	ST	0F	TA	BL	ES
----	----	----	----	----	----

(1)

 \mathbf{O}

2-1	Port Address Jumper Selection	2-6
2-2	User Interface Timing Specification	2-8
2-3	Edge Connector Pin List	2-10
2-4	Connector J1 Pin List for Interrupt Status	2-10
2-5	Connector J2 Pin List for Counter/Timer Channels	2-10
2-6	7308 Environmental Specifications	2-11
3-1	Counter Timer's Read/Load Port	3-5
3-2	Input Port Clocking of Channels	3-7C
3-3	Mode Control Port Format	3-12
3-4	Channel Select Bit	3-12
3-5	Read/Load Bit Function	3-12
3-6	Channel Operating Mode Codes	3-16
3-7	Example of BCD Bit Code Sequence	3-18
3-8	Decimal/Hexadecimal/Binary Conversion Table	3-18
3-9	Channel Control Port Bit Format	3-27
3-10	Clock Multiplexer Programming	3-27
3-11	Summary of Gate and Clock Input State Control Bits (Channel Control Register Programming)	3-32
3-12	Output Waveform Programming (OPS Bit By Mode)	3-33
4-1	STD BUS Edge Connector Signals Used by the 7308	4-2
4-2	Interrupt Connector Jl Signals	4-3
4-3	User Interface Connector J2 Signals	4-3
4-4	Internal 7308 Signals (See Appendix B)	4-4
5-1	Channel Preload Values for Common Baud Rates	5-7
5-2	Example of Mode O Programming (Program Segment)	5-9
5-3	Interrupt Polling Program Segment	5-11
5-4	One Shot and Delayed Strobe Mode Summary	5-18

v



Section 1

Introducing the 7308 Multichannel Counter/Timer Card (Purpose and Main Features)

The 7308 is a fully programmable, multichannel counter/timer card (Fig. 1-1). It runs as a stand-alone peripheral after receivingssetup instructions from the system processor card. An onboard interrupt and status polling system identifies completed operations. (See Fig. 1-2 for block diagram).

Based on the 8253-5 counter/timer, the 7308 provides three 16-bit counter/ timer channels. The card has a crystal oscillator and tapped clock divider, an 8-input multiplexer for each channel, and programmable logic states at each clock, gate, and output signal.

The three channels are configured independently by the program. Each is suitable for event counting from DC to 2.5 MHz, for one-shot simulation with hardware and software triggering and retriggering, and for precisely timed interrupts. A special feature allows any channel to interrupt after the nth programmed event or loop iteration.

Main features of the 7308 are:

- . Three independent 16-bit counter/timer channels with six operating modes each.
- . Count source multiplexer, with eight inputs for each channel.
- . Programmable logic polarity at user inputs and outputs.
- . No adjustments minimizes OEM effort and field errors.
- . Onboard interrupt latches and masks for stand-alone operation; STDMG-approved interrupt connector for expansion with 7320 priority interrupt card.
- . Onboard crystal oscillator for accurate programmed timing.
- . Provision for external time-reference signal input, and clock output for other STD BUS cards.
- . Universal processor compatibility: Z80, 8085A, 6800 and others.
- . Multisourced industry-standard components.
- Single +5V operation.




Figure 1-1. 7308 Multichannel Counter/Timer Card.




Figure 1-2. Block Diagram of 7308 Multichannel Counter/Timer Card.

 \square

Section 2

How to Use the 7308 (Installation and Specifications)

The 7308 operates as part of an STD BUS card rack system. You can plug it directly into the STD BUS backplane (Fig. 2-1) or extend it from the motherboard with a 7901 card extender, or equivalent. In this configuration, the card is mapped at processor I/O port addresses.

1/0 Mapped Card Addressing

(Figure 2-1: I/O Mapped Operation in Local Card Rack) In its normal operation, the 7308 is addressed directly by the processor card. The 7308's input and output ports respond to single read and write instructions executed in the processor's operating program. The 7308 is enabled when a jumper-selected combination of address lines AO through A7 is present, and when the following control lines are active: IORQ*, IOEXP*, and either RD* or WR*.

The 7308 occupies eight consecutive I/O addresses regardless of its mapping assignment. To facilitate testing, we ship the card with hexadecimal addresses D8 through DF connected. You may retain these addresses or change them by moving the installed jumper wires. While the card's port addresses are generally arbitrary, they must differ from all other I/O port addresses in the system. If they do not differ, multiple cards will respond to the same input instruction, resulting in bus contention.

Address Decoder Operation

(Figure 2-2: 1/0 Port Select Circuit)

Refer to the 7308 Schematic diagram (Figure B-1) in Appendix B.

Two cascaded 74LS138 decoders (U2 and U3) form the card select circuit which enables the 7308's data bus buffer (U1) and either the 74LS138 port select decoder (U4) or the 8253 device (U14).





FIGURE 2-1: I/O MAPPED OPERATION IN LOCAL CARD RACK



Ð

FIGURE 2-2: 110 PORT SELECT CIRCUIT (TYPICAL)

The 7308 occupies eight I/O port addresses, with four of the I/O ports internal to the 8253-5 (Ports D8-DB as shipped) and the other four ports. (DC-DF) controlled by the port select decoder (U4).

When address line A2 is low, the 8253-5 ports are selected. The device contains internal circuitry which decodes address lines A0 and A1 with RD* and WR* to control read and write operations for ports D8-DB.

When address line A2 is high, port select decoder U4 is enabled with RD* and WR* to generate input port strobes IPO* - IP3* and output port strobes OPO*-OP3*. These strobes control read and write operations for ports DC-DF.

The functions of the eight input and output ports are shown in Table 3-13.

Changing the 7308's Port Addresses

Refering to the 7308 assembly diagram, (Appendix B) locate decoders U2 and U3 (74LS138) next to the STD BUS edge connector. Each decoder has a dual row of pads that form decoder output-select matrices. Make one (and only one) connection to each matrix next to U2 and U3.


Figure 2-3 shows the numbering of the pads next to the decoder chips on the 7308. It also shows the jumpers (at X6 and Y3) that produce hexadecimal port addresses D8-DF (the selections made when the card is shipped).

(Figure 2-3: Decoder Jumper Pad Numbering)

Table 2-1 shows where to place jumper straps to obtain any eight sequential port addresses in the hexadecimal range of 00 through FF. You can change the 7308's address range to occupy any eight ports with the restriction that the least significant digit of the lowest of the eight addresses must be either a zero or an eight (the card can occupy addresses 20-27 or 58-5F, for example).

(Table 2-1: Port Address Decoder Jumper Selection)

Determine which block of addresses you want the card to occupy, then find the most significant digit of the address along the left axis of Table 2-1, then the block of eight least significant digits across the top of the



 \sim

FIGURE 2-3: DECODER JUMPER PAD NUMBERING (TYPICAL)

MOST		LEAST SIGNIFICANT HEX ADDRESS													JUMPER			
SIGNIFICANT HEX ADDRESS	0	1	2	3	4	5	6	7	8	9	A	в	С	D	E	F] •	SELECTION
0				X0	YO							XO	Y1				$\overline{\mathbf{N}}$	
1				X0	Y2							X0	Y3				1	
2				X1	Y0							X1	Y1]	
3				X1	Y2		·					X1	Y3				1	
4				X2	Y0							X2	Y1]	
5				X2	Y2							X2	Y3]	
6				Х3	Y0							Х3	Y1] [x
7				X3	Y2				ŀ			Х3	Y3]	AND
8				X4	Y0							X4	Y1]	AND
9				X4	Y2							X4	Y3]	Y
Α				X5	YO							X5	¥1					
В				X 5	Y2							X5	Y3]	
С				X6	Y0							X6	Y1]	
D				X6	Y2							X6	Y3]	
E				X 7	YO							X7	Y1]	
F	Γ			X 7	Y2							X7	Y3				\mathcal{V}	

TABLE 2-1: PORT ADDRESS JUMPER SELECTION

table. Read the pair of jumper connections at the intersection of your selections. For example, obtaining addresses 20-27 requires jumpers X1 and Y0; addresses 58-5F require jumpers X2 and Y3. If you change the address jumpers, remember to remove the jumpers that were installed when you received the card (X6 and Y3).

The pad matrices next to U2 and U3 are on 0.10 inch (0.25 cm) centers. If you anticipate changing address selections frequently, you can replace the jumper wires with wire-wrap posts or equivalent.

Electrical Specifications

 $Vcc = +5V \pm 5\%$

lcc = 750mA maximum, 450 mA typical

Address, data, and control busses meet all STD BUS general electrical specifications

User interface inputs are 5 LSTTL loads maximum. Counter/timer outputs


can drive 55 LSTTL loads minimum, and interrupt outputs are open collector with 10 LSTTL load sink capability. Counter/timer inputs and outputs have programmable polarity; interrupt outputs are low level active. See Tables 2-3, 2-4 and 2-5.

Timing Specifications

Figure 2-4 shows the relationship of waveforms at the user's counter/timer signal interface connector J2, and Table 2-2 gives min/max timing specifications that apply to the clock, gate, and output signals of any one of the three channels over the specified Vcc and operating temperature ranges.

Note that since the clock and gate input polarities are programmable, Figure 2-4 and Table 2-2 assume that the clock is active on the falling edge and the gate is high level active (IPS=0 and GTS=1; see Table 3-11). This corresponds to the normal logic polarity at the inputs to the 8253-5 device.

(Figure 2-4: Waveforms at User Interface Connector J2) (Table 2-2: User Interface Timing Specification)



n

0

FIGURE 2-4: WAVEFORMS AT USER INTERFACE CONNECTOR J2

PARAM	ETER	MIN	MAX	UNITS
tcl	Clock period asymmetrical waveform	400		ns
		0	2.5	MHz
	symmetrical waveform	500		ns
		0	2.0	MHz
t _{W1}	Clock high	250		
t _{W2}	Clock low	150		
t _{W3}	Gate low	125		ns
t _{W4}	Gate high	200		
t _{S1}	Gate setup time prior to Clock R	175		1 10
t _{H1}	Gate hold time after to Clock 🔫	25		n's ∣
t _{D1}	Output delay after Gate 🔫		525	ns
t _{D2}	Output delay after Clock 🔪		400	

TABLE 2-2: USER INTERFACE TIMING SPECIFICATION

Signal Input Loading and Output Drive

Table 2-3 shows the STD BUS pins that the 7308 uses and the number of LSTTL loads represented by each pin. Pins not used by the card are electrically open. Tables 2-4 and 2-5 show the same information for the interrupt connector J1 and the counter/timer signal connector J2.

For the signal functions and complete electrical specifications of the STD BUS, see Reference 1.

(Table 2-3: STD BUS Edge Connector Pins for the 7308)
(Table 2-4: J1 Connector Pin List for Interrupt Status)
(Table 2-5: J2 Connector Pin List for Counter/Timer Channels)

User Vcc Output

User interface connector J2 provides system Vcc on pins 24 and 26 for powering user-added signal conditioning circuitry. These output pins are current limited by a one-ohm 1/4 watt resistor each to protect the connector. Output loading on these pins should be restricted to no more than 200 mA each; The output voltage relative to system Vcc will be reduced by 200 mA (typically) with a 200 mA load at each pin.

Mechanical Specifications

The 7308 meets all general mechanical specifications of the STD BUS, except for J1 and J2 connector protrusion, which is 0.25 inch (0.64 cm) maximum; and J2 mating connector latches, which may protrude up to 0.65 inch (1.65 cm) maximum.

7308 Environmental Specifications

(Table 2-6: 7308 Environmental Specifications)

	N NU	MBER		1	PIN N	UMBE				
OUTPUT (LSTTL D	RIVE)	ור		OUTPUT (LSTTL DRIVE					
INPUT (LSTTL LOADS)	`					NPUT (LSTTL LOADS				
MNEMONIC	1					[MNEMONIC			
+5V	IN	1	2	1		IN	+5V			
GROUND	IN	T	4	3	1	IN	GROUND			
-5V		1	6	5			-5V			
D7	1	55	8	7	55	1	D3			
D6	1	55	10	. 9	55	1	D2			
D5	1	55	12	11	55	1	D1			
D4	1	55	14	13	55	1	D0			
A15		1	16	15		1	A7			
A14		1	18	17		1	A6			
A13			20	19		1	A5			
A12	1	1	22	21		1	A4			
A11	<u> </u>	1	24	23		1	A3			
A10	1	1	26	25		1	. A2			
A9	1		28	27		1	A1			
A8		1	30	29		1	A0			
RD*	1	1	32	31		1	WR*			
MEMRQ*		1	34	33		1	IORC+			
MEMEX			36	35		1	IOEXP			
MCSYNC+		1	38	37			REFRESH*			
STATUS 0*		1	40	39			STATUS 1*			
BUSRQ*		1	42	41			BUSAK*			
INTRQ*		10 ⁸	44	43			INTAK+			
NMIRQ*	1	1	46	45			WAITRQ*			
PBRESET*	1	1	46	47			SYSRESET*			
CNTRL+	1	1	50	49		1	CLOCK*			
PC 1	IN	1	52	51		OUT	PC 0			
AUX GND	1	1	54	53			AUX GND			
AUX -V	 	+	56	55			AUX +V			

* Active Low-level Logic * Open-Collector Driver Table 2-3 Edge Connector Pin List

J1 CONN	ECTO	R PIN	LIST	F	OR	INTER	RUPT	STATUS
P	IN NU	MBER	1		PIN	NUMBE	R	
OUTPUT (LST		Ī.		OUTP	UT (L	STTL DRIVE)		
INPUT (LSTTL LO	ADS)			11			INPU	T (LSTTL LOADS)
SIGNAL								SIGNAL
HELP 0*		10 ^a	2	Π	t	OUT		GROUND
HELP 1*		10 ^a	4	1Г	3	OUT		GROUND
HELP 2*		10 a	6	11	5	OUT		GROUND
GROUP*		10 ^a	8	11	7	OUT	<u> </u>	GROUND
TEST		0	10	11	9	OUT		GROUND
Active Low-level Logic	* Op	en-Colle	ector	Dr	iver			

Table 2-4: Connector J1 Pin List for Interrupt Status

J2 CONNECTOR PIN LIST FOR COUNTER/TIMER CHANNELS												
	PIN	NUMB		PIN NU		Contraction of the local division of the loc						
OUTPUT (LS		r	OUTP	UT (L	STTL DRIVE)							
INPUT (LSTTL LOADS)			- 1			INPU	T (LSTTL LOADS)					
SIGNAL							SIGNAL					
GATE 0*	5		2	1	OUT		GROUND					
CLOCK 0*	5		4	3	OUT		GROUND					
OUT 0*		55	6	5	OUT		GROUND					
GATE 1*	5		8	7	OUT	1	GROUND					
CLOCK 1.	5		10	9	OUT		GROUND					
OUT 1*		55	12	11	OUT		GROUND					
GATE 2*	5		14	13	OUT		GROUND					
CLOCK 2*	5		16	15	OUT	Τ	GROUND					
OUT 2*		55	18	17	OUT	1	GROUND					
SPARE 1*	5		20	19	OUT		GROUND					
SPARE 0*	5		22	21	OUT		GROUND					
+5V		OUT	24	23	OUT		GROUND					
+5V	1	OUT		25	OUT		GROUND					

* Active Low-level Logic


NOTE: +5V outputs each have 1.0Ω , 4W series resistors for connector protection.

Table 2-5 Connector J2 Pin List for Counter/Timer Channels

RECOMMENDED OPERATIN	ABSOLUT	E NON-C	PERATING LIM	ITS			
PARAMETER	MIN	ТҮР	MAX	MIN	MAX	UNITS	
Free Air Tempærature	0	25	55	-40	75	°c	
Humidity *	5		95	0	100	%RH·	

* Non condensing

TABLE 2-6: 7308 ENVIRONMENTAL SPECIFICATIONS



Section 3

How the 7308 Functions (Operation and Programming)

The 7308, in its function as a fully programmable, multichannel counter/timer card, operates as part of the STD BUS card rack system. Uses for the 7308 include:

- Event counting.
- Square-wave and marker pulse waveform generation,
- Time-interval measurements.
- One-shot simulation with hardware and software triggering and retriggering.
- Precisely timed interrupts.

The main elements of the 7308 are three 16-bit counter/timer channels, a crystal oscillator and tapped clock divider, an 8-input multiplexer for each channel, and programmable logic states, for the clock, gate, and output signals.

Counter/Timer Channels


The three channels of the 7308 are similar in logical organization (see Fig. 3-1 for single channel block diagram).

Each channel consists of the following elements:

- a. 16-bit counter (down counter)
- b. 16-bit channel read and load registers
- c. Mode control register (6 bits)
- d. Channel control port (8 bits)
- e. 8-input multiplexer and clock polarity control
- f. Gate-enable and polarity control
- g. Output-polarity control circuit
- h. Interrupt control circuit

Note in Figure 3-1 that items a, b, and c are part of the 8253-5 counter/timer device.

The 8-bit input and output ports, which the program uses to load data into the counter, read the counter's contents, and read the state of the counter's



outputs and the interrupt system, are implied but not shown in Fig. 3-1.

<u>Down Counter, Load Register, and Read Register</u>. The central element in each channel is the <u>16-bit down counter</u>. The remaining logic elements control and monitor the down counter and set its mode of operation.

You can preset the down counter to any value in the range of 0000-FFFF (hexadecimal) or 0000-9999 (decimal). Once all of the preset input conditions are met, the down counter decrements with each transition at its CLOCK input until terminal count is reached.

Terminal count is defined as the lowest number obtainable when down-counting. Depending on mode, this may be 0000, 0001, or 0002 (decimal or hexadecimal). When terminal count is reached, the OUTPUT circuit responds according to its mode and output-polarity program selections.

You can preload the down counter to any desired value through the <u>load</u> <u>register</u>, which is a 16-bit latch. Note that the program can only write to the load register, not to the down counter itself.

The preload value written to the load register does not enter the down counter immediately. Instead, it is clocked in by the first active transition at the CLOCK input (depending on mode, the GATE may or may not be required to be active to preload the down counter).

The preload value stays in the load register at all times. Depending on mode, this value may be automatically reloaded into the down counter either at terminal count, or at an active GATE transition (when GATE is used as a count trigger, as in the one-shot mode).

The down counter's <u>read register</u> is a transparent latch. It can operate in either the transparent mode, in which case the latch's outputs track exactly with the down counter's outputs and no latching action occurs, or it can synchronously latch and hold a dynamic count upon program command. In latch mode, internal gating synchronizes the read register and the down counter, so that the read register does not latch until the down counter is

stable. Thus, a misread of the down counter from the ripple effect of carry propagation across the 16 bits cannot occur within the clock rate specification of the 7308 (DC to 2.5 MHz.).

IMPORTANT: Unless you are certain that a CLOCK transition cannot occur while the channel's count is being read by the program, we recommend the read register's latched mode for normal operation.

<u>Data Input Ports and Output Ports</u>. The 7308's I/O ports that read and load data to the counter's channels are listed in table 3-1. Note that these addresses reflect the as-shipped mapping of the card. Section 2 shows how the mapping can be changed to any group of eight sequential I/O port addresses. (Table 3-1: Counter/Timer's Read/Load Ports)

<u>Mode Control Register</u>. Each channel has a 6-bit mode control register that selects the following parameters;

- One of six operating modes.
- One of three read/load formats for the data ports.
- Transparent or latched data readback.
- Binary or BCD (hexadecimal or decimal) down-counting.

The data ports described above are 8 bits wide, but each counter/timer channel is 16 bits wide. Consequently, a protocol must be established to handle the most significant or least significant 8 bits in each read or load operation. The mode register performs this function. It also controls the transparent or latched characteristics of the read register and establishes the basic operating mode for the channel (single count, one-shot, marker generator, etc.).

Detailed programming instructions for the mode control register are given in section 4.

COUNTER/TIMER	READ DATA	LOAD DATA
Channel O	Input Port D8	Output port D8
Channel 1		Output port D9
Channel 2	Input Port DA	Output port DA

Table 3-1 Counter/Timer's Read/Load Port

Channel Control Port, Each channel has an 8-bit control port that selects the following parameters:

- One of eight CLOCK sources;
 - 0. Internal clock F0 = 0.500 μ s 1. Internal clock F1 = 8.000 μ s
 - As Shipped
 - 2. Internal clock $F2 = 128.0 \mu s$)
 - 3. User CLOCK bus 0
 - 4. User CLOCK bus 1
 - 5. User CLOCK bus 2
 - 6. Cascade (output from adjacent channel)
 - Loop control (input port strobe) 7.
- Program controlled GATE
- State of the GATE, CLOCK, and OUTPUT user signals
- Channel-interrupt mask enable/disable

You can select channel clocking: from one of three crystal-controlled internal time references for time delays or waveform generation; from one of three user inputs for event counting; or from the adjacent channel (channel 0 drives channel 1, channel 1 drives channel 2, and channel 2 drives channel 0). Alternately, the channel can be clocked by the program. (Fig. 3-2-A)

The program clocks the channel by reading from an input port according to Table 3-2.

(Table 3-2 Input Port Clocking of Channels)

This feature allows the program to decrement a channel for loop control or limit control of programmed functions. The act of reading the input port causes the channel to down-count. The data read is irrelevant.

Figure 3-2-B shows the channel control port's counter-gate control circuit. (Figure 3-2-B)

Interrupt System

The interrupt system (Fig. 3-2-C) is typical of all three channels. In an interrupt environment, you can use the 7308 in several ways:

 Stand-alone with polled response, in which the 7308's interrupt request output is wireOR'd to one of the processor's interrupt inputs (INTRQ*or NMIRQ* - See Appendix A) by plugging the card into the card rack. When the processor responds to an interrupt, the program must poll (read) the status of the 7308, along with other






Figure 3-2-A Clock Control Circuit for Channel O (Typical of each channel.)


3-7A



CHANNEL CONTROL PORT

Figure 3-2-B. Gate Control Circuit for Channel 0 (Typical of each channel)





USER SIGNAL

Figure 3-2-C Channel 0 Interrupt Circuit for the 7308 (typical of all channels)

COUNTER/TIMER	CLOCKED BY
Channel O	Input port DC
Channel 1	Input port DD
Channel 2	Input port DE

Table 3-2. Input Port Clocking of Channels

interrupt-causing cards, to see which one has the active request; if more than one is active, the program assigns priority.

- Vectoring with the 7320 Priority Interrupt Controller (PIC), in which the PIC card or equivalent can be driven by the 7308's interrupt expansion connector J1. Each channel's HELP* output signal is available at J1 to drive one of the 7320's HELP* request inputs. Interrupt control and monitoring facilities are available on the 7320, along with automatic priority determination (according to which of the eight HELP inputs is driven) and a vector generator. When the processor responds to the interrupt, the 7320 releases a 1-byte vector or 8080-compatible restart instruction, which leads the processor directly to the instruction sequences that service the active requestor. The 7320 also has card-level priority circuitry, making the entire operation, from 7308-request to processor response, automatic. This is the fastest technique.
- <u>Combined vectoring and polling</u>, in which the 7308's interrupt expansion connector J1 provides a single GROUP* interrupt signal that is active when any one of the 7308's interrupt latches is set. This signal can drive one of the 7320's HELP inputs. The 7320 responds by vectoring the processor to a program sequence that services the 7308 as a single entity. At this point, additional instructions are needed to determine which channel caused the interrupt, and to assign priority if more than one channel is active. Thus, this technique combines high-speed vectoring with low-cost polling, to achieve a cost-effective solution in which a large number of interrupting cards are used.

The 7308's onboard interrupt system consists of:

• Interrupt latches: Each channel's output clocks a latch, which is edge sensitive (relative to the channel output signal at Jl). Since the polarity of the output signal is programmable, the interrupt latch can be programmed to respond to the active-going or inactivegoing transition at the channel output. A latch is necessary to

* Low level active

two reasons: (1) the channel's output signal can be active for as little as 400ns, which is much too fast to be read by the processor, and (2) the processor may be too busy to respond to the interrupt immediately. Note that the latches can be selectively reset by the program, and that this function normally occurs as soon the processor has determined the source of the interrupt.

- <u>Mask gates</u>. Each channel's mask gate is controlled by bit 0 of the channel control port (ENI bit). When ENI = 1, the corresponding interrupt request latch is enabled, to drive the processor's interrupt request, if the latch is set. If ENI = 0, the channel cannot interrupt the processor. Since the channel control port is reset (by the processor's SYSRESET* output) at power-on, the mask gates must be enabled by the program, or the 7308 cannot generate an interrupt.
- <u>Status port</u>. By using input port DF, the program reads the states of the interrupt request latches, the channel outputs, and the two uncommitted, general-purpose TTL input lines. When performing an interrupt polling operation, the processor reads the states of the status port's bits 0, 1, 2, which correspond to the three interrupt request latches (See Table 3-13 further on). IRQn = I means the corresponding interrupt latch is set.
- Interrupt latch reset port. You can use output port DF to selectively reset any or all of the three interrupt request latches. Any of bits 0, 1, 2 set to 1 when writing to output port DF, resets the corresponding latch.

IMPORTANT: The usual technique for polling and resetting the interrupt latches is to read input port DF, then immediately write the same data back to output port DF. The program is then aware of any latches set at the time of the read, and only those latches are reset by the write. Thus, an interrupt that occured during the execution time of the read and write instructions is not lost no it will be available the next time the status port is read.

• Interrupt request signals. The 7308 can generate the following

interrupt output signals;

- <u>INTRQ</u>* (STD BUS maskable processor interrupt) an open-collector output that is connected by jumper when the 7308 is shipped.
- <u>NMIRQ</u>* (STD BUS nonmaskable interrupt), which can be selected in place of INTRQ* above (see Appendix A).
- <u>HELPO*</u>, <u>HELP1*</u>, <u>HELP2*</u> open-collector output signals used with the 7320 Priority Interrupt Card or equivalent to request a different interrupt vector for each of the 7308's channels.
- <u>GROUP*</u> a single open-collector output used with the 7320 card to request a single interrupt vector for the whole 7308; independently
 GROUP = HELP0 + HELP1 + HELP2.

For interrupt, and output-signal strapping options, see Appendix A.

Mode Control Registers: Output Port DB

Each of the three 16-bit counter/timer channels has an associated 6-bit mode control register. You can program different set of operating mode selections for each channel, allowing the channels to operate independently with no interaction.

The mode control registers select the following parameters:

- One of six operating modes
- One of three read/load formats for counter data
- Transparent or latched data readback
- Binary or BCD (hexadecimal or decimal) down-counting

The mode control registers are located inside the 8253-5 device. The program uses the single mode control port (output port DB as shipped) to write into the mode control registers. Two of the port's output bits (b6 and b7) select one of the three channels and the remaining six output bits are copied into the corresponding mode control register.

IMPORTANT: Bits 0-3 of each channel's mode control register can be changed <u>only one time</u> during operation in any given mode. Writing to the mode control register immediately cancels the channel's operation; this occurs even if identical bit states are recopied to bits 0-3 of the mode control register. After a write to the mode control register, channel operation cannot resume until a preset value is written to the channel's load register.

There is a single exception to this rule: The channel's read register can be changed from transparent mode to latched mode (RL bits b4 and b5 can be changed from nonzero to zero; see "Latched Read Mode") without cancelling channel operation, providing no other mode control register bits change.

The format and function of the mode control port's bits are shown in Table 3-3. They are defined in detail in the discussion that follows. (Table 3-3 Mode Control Port Format)

<u>Bits SCO and SCI: Select Channel</u>. These two bits are used to address one of the three mode control register, according to Table 3-4, (Table 3-4 Channel Select Bits)

Bits RLQ and RL1: Read/Load Format. These two bits are used to select one of three techniques for communicating with the 16-bit channels from an 8-bit data bus; the first combination of the RL bits allows error-free reading of a high-speed count by a much slower microprocessor (See Table 3-5). (Table 3-5 Read/Load Bit Function)

<u>Data Read/Load Ports</u>. Output ports D8, D9 and DA (addresses selected when the 7308 is shipped) are used to write to the load registers for channels 0, 1, and 2, respectively, to preload an initial count after the mode is selected. Input ports D8, D9, and DA are used to monitor the progress of a count or to read a final tally for event counting from the read registers.

Since the counter/timer channels are 16 bits each and the 7308's 1/0 ports are 8 bits wide, the program requires control over which half of a channel if being read from or written to.

BIT	b7	b6	b5	b4	b3	b2	b1	b0
FUNCTION	SC 1	SCO	RL1	RLO	M2	M1	MO	BÇD
Address	ress		Bits to	o Mode	Control	Registe	er	

Table 3-3. Mode Control Port Format

SCO	Select Channel
0	Channel O
1	Channel 1
0	Channel 2
1	lega
	0

Table 3-4 Channel Select Bit

RL1	RLO	Read/Load Function
0	0	Latched read mode
1	0	Read/Load bits 0-7
0	1	Read/Load bits 8-15
1	1	Read/Load bits 0-7, then bits 8-15
	L	then bits o is

Table 3-5 Read/Load Bit Function

- RL = 10 causes only the most significant 8 bits to be read back or written into.
- RL = 01 selects only the least significant bits.
- RL = 11 selects a sequence: least significant bits followed by most significant bits.

IMPORTANT: When RL = 11, the program must complete the sequence of two writes, unless you cancel the sequence by selecting a new mode.

As noted before, writing to the mode control register forces the channel into the idle condition (except writing RL = 00). Channel operation cannot begin again until it has been preloaded to an initial count. Therefore, a write to the mode control port must be followed by one or two writes to the corresponding channel load port (output port D8, D9 or DA). The required number of writes is established by the value of the RL bits. If RL = 01 or 10, channel operation is enabled after one write. If RL = 11, channel operation is enabled after two writes. Thus, the number of CLOCK pulses received by the channel, before the second write when RL = 11, is irrelevant.

NOTE: The system may receive a push-button reset while the program is in the act of writing to the 8253-5, and the two data-preload write operations after setting RL = 11 may be interrupted. The 8253-5 device is unaffected by reset, but the next write to the channel's mode control register cancels the previous selection and effectively resets the channel's control logic.

Latched Read Mode. The program can read the content of any counter/timer channel in one of two ways:

<u>Transparent mode</u>, in which the Data Read Ports (input ports D8, D9, DA) see the real-time counter content.
 <u>Latched Mode</u>, in which the program strobes an intermediate latch (the Read Register) prior to reading the data ports.

3-13

Transparent mode is selected when the RL bits are 01, 10, or 11. This is necessarily the initial mode for reading, since the channel can't be preloaded to an initial count value without selecting one of these combinations. Once set to 01, 10, or 11, the channel remembers the selection. The program can then change to RL = 00 and select the latched mode.

Writing RL=00 to the Mode Control Register creates a dynamic read strobe that synchronously latches the channel's count into the associated Read Register. The next time the program reads the count, it will actually read the output of the katched Read Register. This avoids the possibility of read errors introduced by asychronous carry propagation across the 16-bit counter during the act of reading. The Read Register will remain latched while the program reads one byte or two bytes (according to the previous state of the RL bits). After being read, the Read Register returns to the transparent mode. It may be restrobed at any time by again writing the RL bits = 00.

When in transparent mode, the real-time value of the counter is visible to the program. Thus, if the processor is halted by a logic analyzer while in the act of reading one of the counter/timer channels, each CLOCK transition will cause a new count to appear on the STD Data Bus; the counting operation can be monitored directly.

IMPORTANT: If you use the transparent read mode while CLOCK transitions are possible, you should repeat the read operation a second time in the program and compare the values arithmetically. If the values are the same after both reads, it can be assumed that no carry propagation error has occurred.

3-14

The transparent mode is selected when the RL bits are 01, 10, or 11. This is necessarily the initial mode for reading, since the channel can't be preloaded to an initial count value without selecting one of these combinations. Once set to 01, 10, or 11, the channel remembers the selection. The program can then change to RL = 00 and select the latched mode.

The latched mode creates a dynamic read strobe when the data read ports are read by the program. The 8253-5 synchronously strobes the instantaneous data content of the channel being read into an intermediate holding latch (The read register). Then the program reads the output of this latch. The synchronous strobe prevents read errors caused by carry propagation across the 16-bit channel. Thereafter, each read operation restrobes the latch, allowing new data to be read by the program.

Having once selected the latched read mode, it is impossible to return to the transparent mode without interrupting the channel's operation by reselecting the same mode or a new mode, followed by a new channel data preload.

In the transparent mode, the real-time value of the counter is visible to the program. Thus, if the processor is halted by a logic analyzer while in the act of reading one of the channels, each CLOCK transition causes a new count to appear visibly on the STD data bus; the counting operation can be monitored directly.

IMPORTANT: If you use the transparent read mode while CLOCK transitions are possible, we advise you to repeat the read operation twice and then arithmetically compare the values, to be certain that no carry propagation error has occurred in the first read (the values should be the same after both reads).

M2	MI	мо	Mode Select
0	0	0	Single count or time delay
0	0	1	Single count (external trigger), or retriggerable l-shot
×	1	0	Multiple count/auto reload, or rate generator
×	1	1	Square wave generator
1	0	0	Delayed strobe - software trigger
1	0	1	Delayed strobe - hardware trigger

Table 3-6 Channel Operating Mode Codes

We use decimal and hexadecimal notations for explanations in this manual. Table 3-7 shows how the count proceeds according to the state of the BDC bit in the mode control register for each channel: (Table 3-7 Example of BCD Bit Count Sequence)

Note that once the BCD bit has been set, or reset, it cannot be changed without interrupting the mode in progress. Any write to the mode control register (except setting the RL bits = 00) stops the count and requires a new channel data preload. The decimal/hexadecimal conversion to binary is given in Table 3-8.

(Table 3-8 Decimal/Hexadecimal/Binary Conversion Table)

Sequence of Operations in Each Mode

This subsection describes the waveforms and the sequence of operations in each of the six operating modes for the counter/timer channels, (Figures 3-3 through 3-8).

Since all user input/output signals have program-selectable polarity, the illustrated waveforms are those at the 8253-5 device pins. You can use these waveforms directly for card troubleshooting with an oscilloscope.

NOTE: The signals at user interface connector J2 will match the waveforms shown on the following pages, if you program the channel control register as follows:

GATE state: GTS = 1CLOCK state: INS = 0OUTPUT state: OPS = 1 (See Table 3-14)

Programming the opposite state for these bits causes or requires the corresponding signal to be inverted at J2.

In all modes, the channel's output assumes a defined state immediately after the rising edge of the WR* signal, when the mode control register (Output Port DB) is loaded with the new mode selection for the channel. An output transition may occur at this time, depending on the output state remaining from the previous mode. You must take care not to inadvertently generate an interrupt at this time. You can prevent it by setting the channel control port's interrupt enable bit ENI = 0, until the new

3-17

1	COUNTS	EQUENCE
BCD MODE BIT	BCD=0	BCD=1
	Hex	Decimal
	0500 04FF 04FE	0500 0499 0498
	0011 0010	0011
	000F 0001 0000 FFFF FFFE	0009 0001 0000 9999 9998

Table 3-7 Example of BCD Bit Count Sequence

DECIMAL	HEXADECIMAL	BINARY
0	0	0000
1	1	0001
2	2	0010
3	3	0011
34	3 4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
	A	1010
	В	1011
	C	1100
ł	D	1101
	E	1110
	F	

Table 3-8 Decimal/Hexadecimal/Binary Conversion	on Table
---	----------


mode is selected and the output state is known,

When attempting to <u>synchronize more than one channel</u>, it is important to disable the CLOCK inputs to the channels (select multiplexer position 7; MX4=MX2=MX1=1) until all channels are preloaded. If counting is inhibited by disabling the GATE alone, the channels may fail to track by one count due to the Load Register/Counter transfer mechanism. After being preloaded, any or all channels may be inhibited by the GATE.

In describing the modes, we use these conventions:

- GATE, CLOCK, and OUTPUT are capitalized when they refer to one of the channel's input/output signals appearing at either the 8253-5 device pins or user interface connector J2.
- A signal available to the user is denoted by
- Low-level active logic is denoted by an asterisk (*).

(Figures 3-3 through 3-8)



Mode 0: Single Count, Single Delay, Software triggered one-shot

OUTPUT goes active (low) with the rising edge of WR* as soon as Mode 0 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode is frozen in the counter. As a software triggered one-shot, OUTPUT goes active when Mode 0 is first selected and stays active until Terminal Count. Thereafter, as long as Mode 0 remains selected, OUTPUT goes active (1-shot is retriggered by software) when the first byte of the preload value is written in the Load Register.

Counting cannot resume until one or two bytes of preload data (initial value) are written to the Load Register. The state of the Mode Control Register's RL bits determine whether one byte or two bytes are needed. CLOCK transistions occuring between write cycles are irrelevant until the channel is preloaded.


After the preload operation, the first CLOCK falling edge with GATE active (high) transfers the preload value from the Load Register to the Counter. Subsequent CLOCK edges decrement the count. GATE may be used to modulate the count if desired. Counting can only occur while GATE is active. For an initial count of 0001, GATE has no effect on OUTPUT. If GATE is used to stop counting, GATE must be assured of going inactive at least two full clock cycles before Terminal Count to prevent OUTPUT from going inactive. GATE can stop the counter content at a value of 0001, but cannot prevent OUTPUT from going inactive with the next CLOCK edge.

Terminal Count for Mode 0 is 0000 (decimal or hexadecimal). Immediately after the CLOCK edge causing Terminal Count, OUTPUT goes inactive (high) and remains inactive until a new mode is selected.

5 After Terminal Count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. The preload value is never reloaded to the counter. The only way to exit from Mode 0 is to write a new mode selection into the channel's Mode Control Register.

Figure 3-3. Mode 0 Waveforms

NOTE: The waveforms above show an example in which the Load Register is preset to the initial value 0003 (decimal or hexadecimal). WR* is an STD BUS signal (pin 31) which is active with IORQ* (pin 33) and IOEXP* (pin 35) during an output port write operation.



Mode 1: Hardware Triggered One-shot or Count (Retriggerable)

Δ

/3

/4\

/6\

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 1 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaing from the previous mode (N) is frozen in the counter.

Caution: Disable GATE by setting GTE=0 in the program prior selecting Mode 1, and do not re-enable GATE until the preload value has been loaded. The prevents inadvertent OUTPUT activity.

Counting cannot resume until one or two bytes of preload date (initial value) are written to the Load Register. The state of the Mode Control Register's RL bits determine whether one byte or two bytes are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

Once the channel's initial value is set, CLOCK transitions decrement the counter regardless of the state of the GATE. However, counting proceeds from the value N (to N-1, N-2,...) left in the counter from the previous mode.

GATE's rising edge triggers the Mode 1 one-shot action. The next CLOCK falling edge after the GATE rising edge transfers the preload value from the Load Register into the counter, and sets OUTPUT active (low). After triggering the count, GATE may remain high or fall low without affecting the one-shot action.


If another GATE rising edge trigger occurs before Terminal Count, the oneshot is <u>retriggered;</u> the preload value is again transferred from the Load Register to the counter on the next CLOCK falling edge; counting proceeds from the preload value; and OUTPUT remains active (low) without glitching.

Terminal Count for Mode 1 is 0000 (decimal or hexadecimal). Immediately after the CLOCK edge causing Terminal Count, OUTPUT goes inactive (high) and remains inactive until a new GATE trigger occurs or a new mode is selected.

After Terminal Count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. Decrementing continues freely with each CLOCK edge until the next GATE trigger.

FIGURE 3-4: MODE 1 WAVEFORMS

NOTE: The waveforms above show an example in which the Load Register is present to the initial value 0003 (decimal or hexadecimal). WR* is an STD BUS signal (pin 31) which is active with IORQ* (pin 33) and IOEXP (pin 35) during an output port write operation.



Mode 2: Rate Generator or Divide-by-N Counter with AutoReload

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 2 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode is frozen in the counter. In the waveforms above, 0003 (decimal or hexadecimal) has already been preloaded after the selection of Mode 2 as an example.

If GATE is high after the preload operation, the first CLOCK falling edge transfers the preload value from the Load Register to the Counter, and subsequent CLOCK falling edges decrement the count toward Terminal Count.

Terminal Count for Mode 2 is 0001 (decimal or hexadecimal). The OUTPUT goes active (low) immediately after the CLOCK transition resulting in Terminal Count, and remains active for one clock period. The next CLOCK falling edge automatically transfers the content of the Load Register to the Counter, and returns the OUTPUT to the inactive (high) state.

GATE may be regarded as either an <u>output reset</u> or <u>synchronization</u> input signal in Mode 2. When high, the channel is enabled to downcount. When low, the next CLOCK falling edge transfers the Load Register to the Counter, restoring the preload value and synchronizing the output with the GATE input. Counting resumes when GATE goes high.


If OUTPUT is active when GATE goes low, the output is immediately forced to the inactive state regardless of CLOCK transitions. At the next CLOCK falling edge, the preload value is restored to the counter and counting will resume as soon as GATE is again high.

FIGURE 3-5 : MODE 2 WAVEFORMS

Note: In Mode 2,

3

Preload value = 0000 is regarded as 10,000 (9999 + 1 decimal or FFFF + 1 hexadecimal). Preload value = 0001 holds the OUTPUT continuously inactive regardless of CLOCK or GATE activity.



See note on next sheet

Mode 3: Square Wave Generator

 $\underline{\land}$

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 3 is selected; counting stops regardless of CLOCK or GATE activity, and the count remaining from the previous mode is frozen in the counter. In the upper three waveforms above, 0004 (decimal or hexadecimal) has already been preloaded after the selection of Mode 3.

If GATE is high after the preload operation, the first CLOCK falling edge transfers the preload value from the Load Register to the Counter, and subsequent CLOCK falling edges decrement the counter toward Terminal Count.

Terminal Count for Mode 3 is 0002 (decimal or hexadecimal); <u>unlike other</u> modes, the OUTPUT state change occurs at the CLOCK falling edge after the edge causing Terminal Count. When the OUTPUT changes state, the Load Register value is automatically restored to the counter and the process repeats, creating an OUTPUT square wave.

Note that as long as the initial count value preloaded to the Load Register is an even number (bit 0 = 0), each CLOCK transition decrements the counter by 2.


GATE may be regarded as either an <u>output reset</u> or <u>synchronization</u> input signal in Mode 3. When high, the channel is enabled to downcount. When low, the next CLOCK falling edge transfers the Load Register to the counter, restoring the preload value and synchronizing the OUTPUT with the GATE input. Counting can resume when GATE is high.

If OUTPUT is active (low) when GATE goes low, OUTPUT is immediately forced inactive and the counter is reloaded from the Load Register.

The second OUTPUT waveform illustrates the difference between an even preload value and an odd value. The even value (0008 in the example) produces a symmetrical square wave output and causes every CLOCK falling edge to decrement the counter by two. The odd value (0009 in the example) produces an asymmetrica square wave with the OUTPUT inactive (high) for one clock period longer than it is active (low). This is achieved by decrementing by <u>one</u> the first time, then by two until the first Terminal count; then by <u>three</u> the first time with the output active, followed by two until themsecond Terminal Count completes the OUTPUT waveform period.

FIGURE 3-6 : MODE 3 WAVEFORMS

- NOTE Due to internal comparison logic in the 8253 for mode 3, certain initial values preloaded to the Load Register will cause unusual results:
 - 0000 is regarded as 10,000 (9999 + 1 decimal or FFFF + 1 hexadecimal).
 - 0001 is regarded as 10,001 (9999 + 2 decimal or FFFF + 2 hexadecimal).
 - 0002 divides CLOCK by 2
 - 0003 produces a waveform which is inactive for one CLOCK period and active for 10,000 (9999 + 1 decimal or FFFF + 1 hexadecimal) periods.



Mode 4: Software-Triggered Strobe

′2`

′3`

6`

Mode 4 is identical to Mode 0, except that a single active pulse (strobe) is generated at Terminal Count. The "software trigger" is the preload operation

OUTPUT goes inactive (high) with the rising edge of WR* as soon as Mode 4 is selected; counting stops regardless of CLOCK or GATE activity. The count remaining from the previous mode is frozen in the counter.

Counting cannot resume until one or two bytes of preload data (the initial value) are written to the Load Register. The state of the Mode Control Register's RL bits determine whether one byte or two bytes are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

After the preload operation, the first CLOCK falling edge with GATE active transfers the preload value from the Load Register to the Counter. Subsequent CLOCK edges decrement the count. GATE may be used to modulate the count if desired. Counting can only occur while GATE is active.


Terminal Count for Mode 4 is 0000 (decimal or hexadecimal). Immediately after the CLOCK falling edge causing Terminal Count, the OUTPUT goes active (low) and remains active until the next CLOCK falling edge. It then goes inactive (high) and remains inactive until a new mode is selected.

Thus the act of preloading the channel in Mode 4 acts as a trigger which initiates a time delay. After a delay of N CLOCK pulses, a strobe pulse is generated at the OUTPUT.

After Terminal Count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. The preload value is never reloaded to the counter. The only way to exit from Mode 4 is to write a new mode selection into the channel's Mode Control Register.

The dotted pulse shows how the OUTPUT would have responded if GATE had not gone inactive in the example.

FIGURE 3-7 : MODE 4 WAVEFORMS



Mode 5: Hardware Triggered Strobe (Retriggerable)

Mode 5 is identical to Mode 1 except that a single active pulse (strobe) is generated at Terminal Count. The "hardware trigger" is the GATE rising edge.

OUTPUT goes inactive (high) with the rising edge of WR* when Mode 5 is selected; counting stops regardless of CLOCK and GATE activity, and the count remaining from the previous mode (N) is frozen in the counter. Caution: Disable GATE by setting GTE=0 in the program prior to selecting Mode 5, and do not re-enable GATE until the preload value has been loaded. This prevents inadvertent OUTPUT activity.

Counting cannot resume until one or two bytes of preload data (initial value) are written to the Load Register. The state of the Mode Control Register's RL bits determine whether one byte or two bytes are needed. CLOCK transitions occurring between write cycles are irrelevant until the channel is preloaded.

GATE's rising edge triggers the delayed strobe. The next CLOCK falling edge after the GATE rising edge transfers the preload value from the Load Register to the counter (OUTPUT remains inactive high). After triggering the count, GATE may remain high or fall low without affecting the count.

If another GATE rising edge occurs before Terminal Count, <u>retriggering</u> occurs. The preload value is again transferred from the Load Register to the counter with the next CLOCK falling edge, and downcounting proceeds from the preload value. OUTPUT remains inactive without glitches.

Terminal Count for Mode 5 is 0000. Immediately after the CLOCK edge causing Terminal Count, OUTPUT goes active (low) and remains low until the next CLOCK edge. It then goes inactive (high) and remains high until the next GATE trigger or until a new mode is selected.

Thus triggering the channel via GATE produces a delayed strobe pulse.

After Terminal Count, the channel continues to decrement past 0000 according to the state of the BCD mode bit. Decrementing continues freely until the next GATE trigger.

The dotted pulse shows how the OUTPUT would have responded if the GATE retrigger had not occurred in the example.

FIGURE 3-8: MODE 5 WAVEFORMS

′2`

´3`

΄4`

⁄5`

6

7

BIT	b7	<u>b6</u>	b5	ь4	b3	b3	bl	ЬО
FUNCTION	MX4	MX2	MX1	GTE	GTS	INS	OPS	ENI
	Input	Multip	lexer	Enable	Lo	gic Sta	tes	Interrupt

Table	3-9	Channe1	Control	Port	Bit	Format

RANGE	MX4	MX2	MX1	CLOCK Source
0	0	0	0	Clock F0: internal 400 nanosecond rate
1	0	0	1	Clock Fl: internal 6.4 microsecond rate
2	0	1	0	Clock F2: internal 102.4 microsecond rate
3	0	1	1	INPUT O Bus
4	1	0	0	INPUT 1 Bus
5	1	0	1	INPUT 2 Bus
6	1	1	0	Cascade: Channel 0 - Channel 2's output Channel 1 - Channel 0's output Channel 2 - Channel 1's output
7	1	1	1	Loop Control: Channel O - Input Port DC (Decrement on Channel 1 - Input Port DD Port Read) Channel 2 - Input Port DE

Table 3-10 CLOCK Multiplexer Programming

Channel Control Ports: Output Ports DC, DD, and DE

Each of the three 16-bit counter/timer channels has an associated 8-bit channel control port. These ports give the program control over each channel's CLOCK input, interrupt mask, and states of the GATE, CLOCK, and OUTPUT signals. The selections are made independently for each channel so that independent operation is achieved unless the channels are cascaded.

Parameters selected by the channel control ports are:

- One of eight CLOCK sources.
- Channel count enable/disable (programmable GATE),
- Active state of the GATE, CLOCK, and OUTPUT signals.
- Interrupt mask enable/disable.

The channel control ports can be written to as often as necessary by the program, and at any time. However, if you program a change in the active logic state at the channel's inputs and output, the channel may trigger, or decrement, or set the interrupt latch. Thus, the order of setting bits in the channel control ports, or of writing to them and to the mode control port, is generally important.

The format and function of the three identical channel control ports are listed in Table 3-9.

(Table 3-9 Channel Control Port Bit Format)

Bits MX4, MX2, and MX1: Input Multiplexer Select. These bits select one of eight CLOCK inputs to the channel. Table 3-10 lists the bit codes for the eight possible CLOCK sources.

(Table 3-10 CLOCK Multiplexer Programming)

<u>Clocks F0, F1, and F2</u> are jumper selected at the 7308's internal clock prescaler. They are chosen for both wide range and convenient overlapping at often used delays in the 10 μ s to 20 ms range. Figure 3-9 shows the range of each of the three prescaler taps. If a different prescaler tap, or external clock input is desired, Appendix A describes how to change the multiplexer jumper straps. <u>Input busses 0, 1, 2</u> are common to each counter channel. Any channel can select any input, or the same input can drive all channels.

<u>Cascade</u> selects the adjacent channel's output to create a 32-bit or 48-bit counter. Figure 3-9 shows the approximate range of two or three cascaded channels.

Loop control allows the channel to be clocked by the program. Reading one of the input ports (listed in Table 3-2) causes the corresponding channel to decrement once; this has the following applications:

- Limit control of programmed functions, and/or simplified programming Set the maximum number of times a programmed function (such as a loop iteration) is to be performed; then read the loop control input port at the conclusion of each function or loop. With the interrupt system enabled, an interrupt occurs as soon as the function has been performed N times.
- <u>Simplified program module design</u> and hardware/software integration. Pro-Log's <u>Microprocessor User's Guide</u> shows how to use the modular approach to program design. Specifically, single-function subroutines are designed and debugged first; then they are interconnected at system level by jump-to-subroutine instructions.

The loop control input ports allow you to simulate the effect of a switch closure, or other external event signal within the program. Then you can debug a counter-control subroutine before connecting elements of the system hardware to the processor. Thus, you can reduce the number of unknowns during the design phase of program modules, by using this feature of the 7308 card.

<u>GTE Bit: Gate Enable</u>. This bit gives the 7308 program control over the gate function. With GTE = 0, the 8253-5's GATE input is inhibited (low) regardless of the GATE state at the user interface connector J2. Setting GTE = 1 transfers control of the counter gating function to the user's GATE signal for that channel (Table 3-11)

GTS, INS, and OPS Bits: Logic Polarity Programming. The program has control of the logic state polarity (high active or low active) at all of the counter/timer channel signals at J2, and at the inputs to the interrupt request latches provided for each channel. These bits can be programmed as required;

- Set input signal polarity to avoid the need for external inverter gates.
- Program input polarity changes for duplicating the effect of input signals, to aid in program module development, to allow both hardware and software clocking, triggering, and gate control, or to facilitate 7308 card self-test routines for field testing.
- Set output signal polarity to match the application's requirement of the 7308's interrupt latches.

ł,

y.

Table 3-11 shows the effect of the GTS and IPS program bits on input signals at connector J2. The mode bits are included, since the effect of these input signals on the channel is mode-dependent. Output signal polarity is shown in Table 3-12.

Port Bit Assignments and Programming Aid

Assignments of the 7308's 8-bit input and output ports are listed in Table 3-13. Definitions are given in Table 3-14.




FIGURE 3-9: SINGLE CHANNEL AND CASCADED CHANNEL DELAY RANGES

3-31

M	IODE			11		ROL			
MO	M1	M2	Name	GTE	(Gate Enable)	GTS	(Gate State)	IPS	(Input State)
0	0	0	Single count	0 1	Disable Enable		Disabled Active = O Active = 1	0	No counting Decrement on Decrement on _
0	0	1	One-shot	0 1	Disable Enable, or trigger if Gate = active		Disabled Trigger = l Trigger = ſ	0	Note 1 Decrement on 7 Decrement on 7
×	1	0	Rate Generator or Divide by N	<u>0</u> 1	Disable Enable		Disabled Active = 0 Active = 1	x 0 1	No counting Decrement on 🌂 Decrement on 🥂
x	1	1	Square wave Generator	0	Disable Enable		Disabled Active = 0 Active = 1		No counting Decrement on Decrement on
1	0	0	Software Triggered Strobe	0 1	Disable Enable	0	Disabled Active = 0 Active = 1	x 0 1	No counting Decrement on 子 Decrement on チ
1	0	1	Hardware Triggered Strobe	0	Disable Enable, or trigger if Gate = active	0	Disabled Trigger = ૠ Trigger =		Note 1 Decrement on 🌂 Decrement on 🖈


Table 3-11 : SUMMARY OF GATE AND CLOCK INPUT STATE CONTROL BITS (CHANNEL CONTROL REGISTER PROGRAMMING)

NOTES:

- In Modes 1 and 5, counting proceeds freely with every CLOCK transition regardless of the GATE state; GATE controls the value of the count and the state of the OUTPUT.
- 2. In Modes 2 and 3, GATE also resets the OUTPUT state and restores the preloaded count value on the inactivegoing edge.

x = Don't care, 0 or 1 state

TABLE 3-12 : OUTPUT WAVEFORM PROGRAMMING (OPS BIT) BY MODE



LEGEND

- TC Terminal Count 0000, 0001, or 0002 depending on mode.
 Interrupt possible on this edge.
- .

2

The output assumes the state shown at the trailing edge of WR* - when loading the Mode Control Register; the state prior to this depends on the previous mode.

	1		OUT	PUT (C	ONTROL) PORTS	5		HEX	PORT A	DDRESS		I	NPUT (S	TATUS	& CON	TROL)	PORTS]
		b7	ь6	b5	ь4	b3	b2	b1	b0		b7	b6	b5	ь4	b3	b2	b1	ь0	
			, WR	TE PRI	I ESET V	, ALUE TO	, CHANI	NEL O	1	D8			READ	CONTENT	OF C	 HANNEL	0		
			WR	TE PRI	ESET V	ALUE TO	CHAN	NEL 1	1	D9			READ	CONTENT	OF C	HANNEL	1		
			WR	ITE PRI	ESET V	ALUE TO	CHAN	NEL 2		DA			READ	CONTENT	OF C	HANNEL	2		
		SC1	SCO	RL1	RLO	M2	MI	МО	BCD	DB				NOT	USED-				
СН	0	MX4	MX2	MX 1	GTE	GTS	INS	OPS	ENI	DC	READ	DECR	MENTS	CHANNE	L 0;	DATA =	DON'T	CARE	сн о
СН	1	MX4	MX2	MX1	GTE	GTS	INS	OPS	ENI	DD	READ	DECRI	MENTS	CHANNE	L 1;	DATA =	DON'T	CARE	CH 1
СН	2	MX4	MX2	MX1	GTE	GTS	INS	OPS	ENI	DE	READ	DECR	MENTS	CHANNE	L 2;	DATA =	DON'T	CARE	CH 2
	-1	ONES	RESET	INTERRI	IPT LA	TCHES	I RQZ	1.RQ1	IRQO	DF	SP1	SP0	OUT2	OUTI	_OUŢO	IRQ2	IRQI	IRQO	i

Table 3-13: 7308 PORT BIT ASSIGNMENTS AND PROGRAMMING AND

(See Table 3-14 for definitions)

NOTE: Output Port DF bits 3-7 are Don't Care

OUTPU	DUTPUT PORT DB (CARD CONTROL PORT)									
SC1	SCO	Select Channel	M2	M1	MO	Mode select				
0	0	Channel 0	0	0	0	Single count				
0	1	Channel 1	0	0	1	One-shot				
1	0	Channel 2	X	1.	0	Rate generator				
1	1	lllegal	x	1	1	Square wave				
RL1	RLO	Read/Load function	1	0	0	Delayed strobe (software trigger)				
0	0 1	Dynamic read strobe Read/load bits 8-15	1	0	1	Delayed strobe				
1	0	Read/load bits 0-7				(hardware trigger)				
1	1	Read/load bits 0-7			BCD	Count radix select				
		then bits 8-15			0 1	Binary (Hexadecimal) BCD (Decimal)				

 (\mathbf{T})

Ċ


.

INPUT PORT DF	(CHANNEL STATUS AND SPARE INPUT LINES)
BITS	FUNCTION
SPO, SP1	Spare high level active TTL input port bits
	Outputs of Channels 0,1,2; unaltered from 8253 output if corresponding OPS bit = 0, or inverted if corresponding OPS bit = 1
IRQO, IRQ1, IRQ2	Outputs of interrupt request latches 0,1,2. Corresponding channel requests interrupt if IRQ = 1.

01	DUTPUT PORTS DC, DD, DE (CHANNEL CONTROL)										
	MX4	MX2	MX1	Multiplexed Input Select							
	0	0	0	0.500 microsecond clock							
	0	0	1	8.000 microsecond clock							
	0	1	0	128.0 microsecond clock							
	0	1	1	INPUT O* Bus							
	1	0	0	INPUT 1* Bus							
	1	0	1	INPUT 2* Bus							
	1	1	0	Cascade from next channel							
-	1	1.		Loop control							
				(Input Port DC,DD,DE)							

1	
INS	Input State
0	Decrement on falling edge
1	Decrement on rising edge
OBS	Output State
0	Output is inverted
1	Output is not inverted
GTE	Gate Enable - Software Control
0	Inhibit counting or disarm trigger
1	Permit counting or cause trigger
GTS	<u>Gate State - Hardware Input</u>
0	GATE is low level active
1	GATE is high level active
ENĮ	Interrupt Masking
0	Disable Interrupt
1	Enable Interrupt

Table 3-14 7308 PORT BIT PROGRAM ASSIGNMENTS



Section 4

How to Maintain the 7308 (Circuits and Signals)

Signal Glossary

This glossary identifies the signals associated with the 7308. It contains schematic coordinates for the orgin of signals generated by the 7308. The signals are arranges in four groups:

- STD BUS edge connector (Table 4-1)
- Interrupt connector J1 (Table 4-2)
- User interface connector J2 (Table 4-3)
- Internal signals (Table 4-4)

MNEMONIC	MEANING	PIN(S)	DESCRIPTION	FUNCTION
D0-D7	Data <u>b</u> us	7-14	High active	8-bit 3-state bidirectional data bus.
A0-A7	Address bus	15,17 19,21 23,25 27,29	High active	Low-order 8 bits of Address Bus, used for I/O port addressing. Responds to ports D8-DF when shipped.
SYSRESET*	System reset	47	Low active	Originates at processor card in response to power-on or PBRESET*.
IOEXP	<pre>I/0 port expansion</pre>	35	High to Disable	Bank select; must be low for 7308; grounded by 7801,7802,7803 cards.
I ORQ*	I/O request	33	Low active	Indicates the address bus has a valid port address on AO-A7.
RD*	Read	32	Low active	Indicates that the processor wants to read from the addressed input port.
WR*	Write	31	Low active	Indicates that the processor wants to write to the addressed output port.
INTRQ*	Interrupt	44	Low active open collector	Maskable interrupt to the processor card from the 7308 (optional).
NM I RQ*	Nonmask- able interrupt	46	Low active open collector	Nonmaskable interrupt to the process card from the 7308 (optional).
CLOCK*	Clock in	49	Low active	Clock signal; replaces crystal (optional).
CNTRL*	Clock out	50	Low active	Clock to other STD BUS cards (optional).
PCI PCO	Priority chain	52 51	High active	Interrupt card priority signal; trace maintains continuity only on 7308.
		and the second		

Table 4-1. STD BUS Edge Connector Signals used by the 7308

NOTE: Unused pins are open; pads are provided on some unused pins for user signals, NMIRQ*, CLOCK*, and CNTRL* require jumper straps - see Appendix A.

Table 4-2 Interrupt Connector J1 Signals

MNEMONIC	MEANING	PIN(S)	DESCRIPTION	FUNCTION
HELPO*	Interrupt	J1-2	Low active open collector	Channel O request latch set,
HELP1*	Interrupt	J1-4	Low active open collector	Channel request latch set,
HELP2*	Interrupt	J1-6	Low active open collector	Channel 2 request latch set.
GROUP*	Interrupt	J1-8	Low active open collector	OR'd output of Channel 0,1,2 interrupt request latches
TEST	Test signal (500 NS)	J1-10		Onboard oscillator output signal for card testing only. (2.0 MHz)
GND	Ground	A11 odd		Provides signal/ground pair for each interface signal.

Table 4-3 User Interface Connector J2 Signals

MNEMONIC	PIN(S)	FUNCTION		
GATEO*	J2-2	Chann e l O gate or trigger input,		
CLOCKO*	J2-4	input 0 count-clock (bussed to all channel multiplexers).		
OUTO*	J2-6	Channel O output signal.		
GATE1*	J2-8	Channel 1 gate or trigger input.		
CLOCK1*	J2-10	Input 1 count-clock (bussed to all channel multiplexers).		
OUT1*	J2-12	Channel 1 output signal,		
GATE2*	J2-14	Channel 2 gate or trigger input,		
CLOCK2*	J2-16	Input 2 count-clock (bussed to all channel multiplexers).		
OUT2*	J2-18	Channel 2 output signal.		
SPAREO,1	J2-20,22	Spare high-active TTL-compatible input port lines.		
+5 V	J2-24,26	+5V output to signal conditioning card (1 ohm each).		
GND	All odd	Ground output to form signal/ground pair for all signals.		

NOTE: Even numbered pins 2-18 have programmable polarity.

4-3

Table 4-4 Internal 7308 Signals (See appendix)

MNEMONIC	MEAN I NG	DESCRIPTION	ORIGIN COORDINATES	COMMENTS
BAO BA1	Buffered address	High active	В7	Drives port address decoders, 8253.
BDO to BD7	Buffered data bus	High active	D7	Drives all ports and 8253.
BRD* BWR*	Buffered read,write	Low active	В7	Controls Port decoders, 8253, and direction of data bus tranceiver.
СКО,1,2	8253 clocks	Falling edge	B3,C3	8253 clock inputs; selected by multiplexer with polarity programmed.
E10,1,2	Interrupt enable	High active	D5,D6	<pre>Mask/enable signal for each channel's interrupt. l = enable.</pre>
F0,F1,F2	Frequency	Rate source	B6,C6	Clock oscillator/scaler outputs selected by jumper straps.
G0,G1,G2	Gates	High active	B4,C4	Gate inputs to 8253, with polarity programmed.
GE0,1,2	Gate enables	High active	D5,D6	Programmable gate signal, output from channel control register; enables user gate signal.
GS0,1,2	Gate state	Programmable	D5,D6	Selects gate high/low active; 0 = low active at J2.
ILO,1,2	Interrupt latch	High active	A2,A3	Interrupt latch set = l.
INO,1,2	Input	High active	в4,С4	Buffered user CLOCK* inputs.
P0* to P3*	Input port strobe	Low active	в6	Processor reads input port on rising IP* edge; outputs from port decoder.
IRQO to IRQ2	Interrupt latch strobe	Rising edge	B2	Enabled interrupt requests from channels 0-2; rising edge sets latch.
150,1,2	Input state	Programmable	D5,D6	Selects clock input active edge; occurs after multiplex selection. O = falling edge at any CLOCK* input.

Table 4-4 (continued)

MNEMONIC	MEANING	DESCRIPTION	ORIGIN COORDINATES	COMMENTS
	Multiplexer select mode	High active	D5,D6	Select one of 8 inputs via 8:1 multiplexers. Lines form octal (3-bit binary) code. Outputs are from channel control registers.
0P0* to 0P3*	Output port strobe	Low active	В6	Processor writes to output port with data latched on rising edge; outputs are from port select decoder.
050,1,2	Output štate	Programmable	D5,D6	Selects output active logic state & Interrupt latch strobe timing. Output from channel control registers.
OUT0,1,2	Ohannel o utput	Programmable	B1,C1	Outputs from 8253 after programmed polarity conditioning; drive interrupt masks & card outputs.
RST RST*	Reset — — —	High_active low_active	<u></u> C7	Buffered SYSRESET*,
SCT*	Select 8253	Low active	в6	Chip select for 8253 from address decoder.
SX* SY* X0* to X7* Y0* to Y7*	Card address selection	Low active	B7,C7	Card select decoder busses. SX is the A5-A7 decoder output matrix and SY is the A3,A4 decoder output matrix. Make one selection at each matrix. 7308 is shipped with X6* and Y3* selected.
500 ns	Clock	Rate source	A6	Crystal oscillator output for testing

Return for Repair Procedures

Domestic Customers:

- 1. Call our factory direct at (408) 372-4593, and ask for CUSTOMER SERVICE.
- 2. Explain the problem and we may be able to solve it on the phone. If not, we will give you a Customer Return Order (CRO) number.

Mark the CRO number on the shipping label, packing slip, and other paperwork accompanying the return. We cannot accept returns without a CRO.

- 3. Please be sure to enclose a packing slip with CRO number, serial number of the equipment, if applicable, reason for return, and the name and telephone number of the person we should contact (preferably the user), if we have any further questions.
- 4. Package the equipment in a solid cardboard box secured with packing material.

CAUTION: Loose MOS integrated circuits, or any product containing CMOS integrated circuits, must be protected from electrostatic discharge during shipment. Use conductive foam pads or conductive plastic bags, and never place MOS or CMOS circuitry in contact with Styrofoam materials.

5. Ship prepaid and insured to:

Pro-Log Corporation 2411 Garden Road Monterey, California 93940

Reference CRO #_____.

International Customers:

Equipment repair is handled by your local Pro-Log Distributor. If you need to contact Pro-Log, the factory can be reached at any time by TWX at 910-360-7082.

Limited Warranty: Seller warrants that the articles furnished hereunder are free from defects in material and workmanship and perform to applicable, published Pro-Log specifications for one year from date of shipment. This warranty is in lieu of any other warranty expressed or implied. In no event will Seller be liable for special or consequential damages as a result of any alleged breach of this warranty provision. The liability of Seller hereunder shall be limited to replacing or repairing, at its option, any defective units which are returned F.O.B. Seller's plant. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, unauthorized repair or installation are not covered by warranty. Seller shall have the right of final determination as to the existence and cause of defect. As to items repaired or replaced, the warranty shall continue in effect for the remainder of the warranty period, or for ninety (90) days following date of shipment by Seller or the repaired or replaced part whichever period is longer. No liability is assumed for expendable items such as lamps and fuses. No warranty is made with respect to custom equipment or products produced to Buyer's specifications except as specifically stated in writing by Seller and contained in the contract.

Section 5

5-1

Notes on Typical Applications

This section describes typical application examples for the 7308 counter/timer card, including suggestions for hardware and program support of the counter/timer. channels. We have tested the applications and we believe they are correct. However, we do not represent them as being appropriate for any specific application.

Program segments and subroutines are given as programming examples in some instances. They are available to the user without licensing from Pro-Log and may be used directly or adapted to a specific application. The 8080 instruction set is used exclusively, allowing the subroutines to run on 8080, 8085, Z80, and other code-compatible processors. Flow diagrams (which reference no processor characteristic) allow you to translate the routines into the assembly codes of other processor types.

Techniques appropriate for typical 7308 applications are described in terms of:

- Loading each channel's load register:
 - How to compute the preload value for time delays (1.5 ms Example)
 - How to compute time delay accurancy and select a clock range.
 - Examples: -Time delays: 50 ms, 2.345 seconds -Preload values for all common baud rates.
- Simple one-time delays
 - How to operate in mode zero.
 - How to poll the interrupt latches.
- Elapsed-time measurements
 - Software gating.
 - Hardware gating.
- Event counting
 - Totalizing.
 - Limit (alarm) counting.
- One-shot and delayed strobe modes
 - Software trigger (modes 0,4).
 - Hardware trigger (modes 1,5).

Loading Each Channel's Load Register

It is necessary to preload 7308's counter/timer channels to an initial value, or counting cannot proceed. This value is down-counted toward terminal count (the lowest obtainable count: 0000 in modes 0, 1, 4, and 5; 0001 in mode 2; and 0002 in mode 3). Obtain precise time delays by preloading the load register with a value N and counting a precisely timed clock. The delay is the product of N and the clock period.

Example: Determine the load register value for 1.5 ms time-out, using each of the 7308's three clock ranges:

•
$$F2 = 128.0 \ \mu s \pm 0.05\%$$

For F0, 1.5 ms = (N) (0.500 μ s)

$$N = \frac{1500 \ \mu s}{0.5 \ \mu s} = 300$$

Thus the preload value for the channel's load register is 3000, if BCD (decimal) counting is selected. For binary (hexadecimal) counting, $3000_{10} = 0BB8_{16}$ is the preload value.

For F1, 1.5 ms = (N) (8.000 µs) $N = \frac{1500 \ \mu s}{8.000 \ \mu s} = 187.5 \cong 188$

The preload value is 0188 for BCD operation, or $188_{10} = 00BC_{16}$ for binary operation.

For F2, 1.5 ms = (N) (128.0 µs)

$$N = \frac{1500 \ \mu s}{128.0 \ \mu s} = 11.72 \stackrel{\checkmark}{=} 12$$

The preload value is 0012 for BCD operation, or $0012_{10} = 000C_{16}$ for binary operation.

<u>Time Delay Accuracy</u>. The accuracy of a programmed time delay yaries with the the ratio of the desired delay to the clock period (i.e., error increases as resolution decreases). In the previous example, the same time delay is programmed using each of the three clock ranges. Resulting accuracies for the three clock ranges are:

For F0, the delay is

 (N) (0.500 µs) = (3000) (0.500 µs) = 1.500 µs
 Since the desired time delay is exactly divisible by the clock period, the overall error is equal to the clock accuracy, which is ±0.05%. Resulting delay is 1.49925 to 1.50075 ms.

For F1, the delay is
 (N) (8.000 μs) = (188) (8.000 μs) = 1.504 ms.

Ignoring clock accuracy, the error is

(100) $\frac{(1.504 \text{ ms}) - (1.500 \text{ ms})}{1.500 \text{ ms}} = 0.267\%.$

Including clock error, the actual delay is then 1.500 ms + 0.217% to 0.317%, or

1.5033 ms + to 1.5048 ms.

• For F2, the delay is (N)(128.0 μ s) = (12)(128.0 μ s) = 1.536 ms Ignoring clock accuracy, the error is

(100) $\frac{(1.536 \text{ ms}) - (1.500 \text{ ms})}{1.500 \text{ ms}} = +2.4\%.$

Including clock error, the actual delay is then
 1.5 ms +2.35% to +2.45%, or
 1.5353 to 1.5368 ms.

<u>IMPORTANT</u>: An error of up to one clock period can result in single delays (modes 0,1,4,5) or in the first output period of repetitive modes (modes 2,3) when the 7308's onboard oscillator clock ranges are selected; this stems from the fact that the 7308 oscillator is not synchronized to the processor clock (modes 0,2,3,4), or to the external gate trigger (modes 1,5). The program or external trigger may command the channel to start counting, but the channel cannot do so until the the first clock falling edge occurs; without clock synchronization, this may require from Q to 100% of the clock period. Note that this error amounts to only 0.0015% of full scale (1 count in 2^{16} or 65,536), and is the reason that high-resolution counting with the fastest possible clock produces the most accurate time delay. (This error source does not apply to multiplexer range 7, where the channel is clocked by programmed input port reads, or when the user triggers the one-shot modes with a gate signal that is synchronized to a user-supplied clock signal.)

Other Accuracy Considerations. The channel's output signal goes active when the program writes to the <u>mode control register</u> to select mode 0. But the actual counting process cannot start until the channel's <u>load register</u> is written to by the program. Thus, the time that the output is active is extended by the time required for the processor to execute the instructions that write to these registers, and by any instructions executed in between. You must consider this time if you are to account every fractional microsecond in your design.

You should consider the actual accuracy needed in a specific application. For example, the potential error described above may not be significant, if the time delay is being used to overshadow the bounce time of a relay contact closure. But it may be important when dealing with the fastest baud rates in a communications application. Looked at another way, it's possible for you to spend a lot of time calculating a very precise time delay, only to have the accuracy balloon to 1% or more by the execution of a few extra program instructions.

Also you should be aware that while the 7308's specified accuracy is $\pm 0.05\%$ over the operating temperature and Vcc range, this is not equal to the accuracy of a digital wristwatch maintained at 37° C by body heat, and operated by a lithium or NiCad battery. For example, a 30-day month contains 2,592,000 seconds and 0.05% of this value is 1295 seconds, or 21.6 minutes. A wrist-watch that gains or loses 1 second per month has an accuracy of about $\pm 0.0004\%$.

5-4

The 7308's oscillator can approach the timing accuracy of a digital wristwatch, but only if you are willing to:

- a. Hold the operating temperature and power supply voltage constant.
- b. Select an oscillator crystal, or trim the supplied crystal, for much greater accuracy.

A more practical approach, particularly in time-of-day applications, is to use an accurate, external time standard such as the local AC power line,

Examples of Computing Preload Values. Compute the preload value for (a) 50 ms and (b) 2.345 μ s. Find the best clock range and resulting error for each.

(a) <u>50 ms</u>. F0 cannot be used for 50 ms, since $\frac{50 \text{ ms}}{0.5 \text{ }\mu\text{s}} = 100,000$ and any one channel can only count to 63,535 (in binary) or 9,999 decimal. However, F1 can be used:

$$\frac{50 \text{ ms}}{8.0 \text{ }\mu\text{s}} = 6250_{10} = 186\text{A}_{16}.$$

Either BCD (decimal) or binary (hexadecimal) counting modes may be used with identical results. The error is

(100)
$$\frac{(6250)(8.0 \ \mu s)}{50 \ ms} = 0.0\%$$

Adding the clock error ($\pm 0.05\%$) gives a time delay in the range of 49.975 ms; to 50.025 ms.

(b) 2.345 sec. Figure 3-9 shows the delay ranges possible with one channel on each clock range (F0, F1, F2). Only F2 can achieve a delay above 549 ms:

$$\frac{2.345 \text{ s}}{128.0 \text{ ms}} = 18,320.3 \cong 18,320_{10} = 4790_{16}.$$

This time BCD (decimal) counting <u>cannot</u> be used, since the largest decimal number the channel can hold is 9999. Binary (hexadecimal) counting is

required. The error is

(100) $\frac{(18,320)(128,0 \ \mu_S)}{2,345 \ s}$ - 2,345 s. = -0,0017%,

Adding the clock error ($\pm 0.05\%$) gives an overall error of -0.0517% to +0.0483%, or a time delay in the range of 2.3479 to 2.34513 seconds.

Example of Computing Preload Values for Common Baud Rates, The computed preload values for all of the common baud rates, used with UART and USART devices and their accuracies are listed in Table 5-1.

NOTE: A single channel using the FO clock (0.5) and binary (hexadecimal) counting can handle all of these baud rates. We suggest channel mode 2 (marker pulse generator) for actual use with a UART or USART.

(Table 5-1. Computed Channel Preload Values for Common Baud Rates.)

Simple One-Time Delays (Mode 0)

Mode 0 is useful for program-initiated time delays that are performed only once. You can use the delays to time the processor's movement from function to function in the program, or to override and prevent a processor "hang-up" when the hardware malfunctions in the processor-controlled system. Examples of this feature are:

- The processor detects what appears to be a switch closure, then programs a switch bounce time (e.g., 1 to 50 ms) to give the switch contacts time to settle. By rereading the switch contacts a second time, the processor can differentiate between a geniune switch closure and a noise pulse.
- 2. The processor has opened a value to fill a tank and is waiting for a signal from a float to inform it that the tank is full. However, no fluid is flowing into the tank because of a malfunction. A fixed, overriding time delay then keeps the processor form waiting indefinitely for a "tank-full" signal that can never occur.

Mode 0 is setup as shown in Table 5-2. The preload value and range selection for a 2.345 s. delay (Example (b) in the load register discussion) are used to reload channel 1. We assume that channel 1's gate input is not connected and, therefore, pulled up to the logical 1 state; also, the channel's out-

BAUD RATES

iii. Compute preload values for all of the common baud rates used with UART and USART devices and give the accuracy. NOTE: A single channel using the FO clock (0.5 us) and binary (hexadecimal) counting can handle all of these baud rates. Channel Mode 2 (marker pulse generator) is suggested for actual use with a UART or USART.

		730	8 PERFORM	ANCE
BAUD RATE	DESIRED ACTUAL BIT PERIOD BIT PERIOD		ERROR	HEXADECIMAL PRELOAD VALUE
50	20.000 ms	20.000 ms	0.05%	9C40
75	13.333 ms	13.332 ms	0.05%	682A
110	9.090 ms	9.091 ms	0.05%	4706
134.5	7.434 ms	7.435 ms	0.06%	3A16
150	6.666 ms	6.667 ms	0.06%	3415
300	3.333 ms	3.332 ms	0.06%	1A06
600	1.666 ms	1.665 ms	0.06%	0D05
1200	833.33 us	833.20 us	0 .0 7%	0683
1800	555.56 us	555.20 us	0.06%	0457
2000	500.00 us	500.00 us	0.05%	03E8
2400	416.66 us	416.40 us	0.09%	0341
3600	277.77 us	277.60 us	0.13%	022C
4800	208.33 us	208.00 us	0.13%	01A1
7200	138.88 us	138.80 us	0.13%	0116
9600	104.16 us	104.00 us	0.21%	00D0
19200	52.08 us	52.00 us	0.21%	0068
38400	26.04 us	26.00 us	0.21%	0034

NOTE: The error given above includes 0.05% clock error.


Table 5-1 : CHANNEL PRELOAD VALUES FOR COMMON BAUD RATES

put signal is used to set the channel | interrupt latch,

Figure 5-2 shows how the interrupt is serviced by polling the 7308's status port, assuming that an interrupt has vectored the processor to memory location 0038 hexadecimal. However, the same instruction sequence might be used for noninterruping application, in which the program occasionally tests the channel to see if it has reached terminal count yet.


The hexadecimal data written to output ports DB, DD, and D9 in the program example in Table 5-2 is derived as follows:

(a) Data Output to the channel mode register (Output Port DB)



0111 0001 (binary) = 70 (hexadecimal)

(b) Data Output to the channel control port (Output Port DD for Ch.1)



0101 1101 (binary) - 5D (hexadecimal)

PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

HE	XADECIN	IAL		MNEMONIC	<u> </u>	TITLE DATE
PAGE ADR		INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
XX		3E	2.345 SEC. DELAY	LDAI		LOAD CH. I'M MODE CONTROL REGISTER (SEE
		70			01 11 000 0	T TEXT FOR EXPLANATION OF BIT PATTERN)
	2	D3		OPA		
	. 3	\mathcal{DB}		-	PORT DB	
	4	3E		LDAI		LOAD CH. I'R CHANNEL CONTROL PORT
		5D			010 1 1 1 01	Т
		D3		OPA		
		DD		-	PORT DD	1
	8	3E		LDAI		RESET CH. L'a INTERRUPT LATCH WITHOUT
	9	02		~	BIT 1	T DISTURBING THE CH. O + CH. 2 LATCHES
		D3		OPA		
		DF		1	PORT DF	V
		FB		ENI		ENABLE THE PROCESSOR'S INTERRUPT INPUT
		3E		LDAI		PRESET CH. I'S LOAD REGISTER - BITS 0-7
		90		~	90	FOLLOWED BY BITS 8-15
		D3		OPA		
XX		D 9		-	PORT D9	NOTE : 4790,6 = 18,320,0
		3É	······	LDAI		/ // >
		47			47	(18,320)(128 p.S) = 2.345 SEC
		D3		OPA		*** TIME DELAY STARTS AS THIS INSTRUCTION EXECUTES
		DŶ		-	PONT D9	
	5	•		•		PROGRAM CONTINUES; INTERRUPT OCCURS
	6	•		•		IN 2.345 SECONDS
	7	•		•		<u> </u>
	8	l				
	9					
	A				L	
	B				l .	
	C					
	D E			Table F-3	Example of Made	0 Programming (Program Segment)
	F			Table 5-2	. Example of Mode	
	F)			L	100001 2/7

(c) Two Bytes of Data Output to Ch. 1's Load Register (Output Port D9)

Since step (a) above wrote 11 (binary) to channel 1's RL bits in the mode control register, the count cannot begin until two bytes of preload data are written to Channel 1's load register. Both halves of the load register are accessed through output port D9 (for Channel 1).

The first byte written to output port D9 goes to Channel 1's load register bits 0-7 (least significant 8 bits). The second byte goes to bits 8-15 (most significant 8 bits). Channel begins the delay at the conclusion of the second write operation to output port D9.

The hexadecimal preload value developed for 2.345 seconds earlier is 4790 (hexadecimal); this produces a 2.345 s delay (using the F2=128.0 μ s clock range) with a maximum error of -0.0517%.

Elapsed Time Measurements

Figure 3-3 shows that, in mode 0, the counter continues to decrement with every clock transition, regardless of whether terminal count has occured. The channel also continues to respond to the gate after terminal count. You can use these characteristics to make <u>elasped time</u> measurements in the program, or to measure the pulse width of an external signal.

An important consideration in elapsed time measuremnts is the ability of the program to make error-free reads from the channel's read latch, even if the channel is being incremented at high speed by a fast clock. Section explains how to program the mode control register's RL (read/load) bits for latched, rather than transparent, reading of the channel's current count.

<u>Software Gated Elapsed Time Measurements</u>. These are made by simply allowing the channel to down-count continuously. The time measurement starts the first time the program reads the current count in the channel, and stops with the next read. By subtracting the initial value from the last value, the program can determine the elapsed time between two events. This operation is illustrated in Figure 5-2. Note that, if desired, the program can actually stop and start the count by controlling the GTE bit in the channel control port: setting GTE = 1 causes the channel to start counting (if the GATE



PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

	XADECIN	AL		MNEMONIC		TITLE DATE
PAGE ADR	LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
	0					
	1					
	2					
	3		• • • • • • • • • • • • • • • • • • • •		· · · · · · · · · · · · · · · · · · ·	
	4					
	5					
	6					
	7					
00	38	DE	INTRO	IPA		Read the 7308 card's status port bits; save in Register B
00	9	DF	ININQ		PORT DF	+
	A	47		1 1 2 2	FURI DE	if needed later
	B	77 D3		LDB OPA	A	Reset only the interrupt latches
	C C	DF		OFA		T a "!" in bits 0,1,2 will reset the corresponding interr
	D	IF			PORT DF	latch
	E	DC	······	RRAC		Is Channel 0's interrupt set? Service Channel 0 if so.
	F	XX		JS		NOTE: As written, this routine gives
					(Service Ch. 0)	priority to the channels in 0-1-2 order.
	0	XX 78			-	
)	1			LDA	В	Is Channel 1's interrupt latch set? T (CH 1 service routine at address YYYY)
	2	IF IF		RRAC		(CH I Service routine at address YYYY)
	3	·		RRAC		
	4	DC		JS	C1	
	5	٧Y			(Service Ch. 1)	
	6	ΥY				<u> </u>
•••••••	7	78		LDA	В	Is Channel 2's interrupt latch set?
	8	LIF		RRAC		
	9	IF		RRAC		(Ch 2 service routine at address ZZZZ)
	A) F		RRAC		
	В	DC.		JS	Cl	
	С	22			(Service Ch. 2)	
	D	22			-	4
	E			•		No 7308 interrupt latches are set - continue on or poll
	F					other cards



input is active) and clearing GTE to 0 stops the count. If the elapsed time is long enough for the counter to down-count past terminal count one or more times, the program must arrange to lengthen the channel to more than 16 bits. This is arranged by cascading two channels, or by propagating the count to a RAM or index register location. These techniques are discussed later in the subsection called "Extending the Count."


Hardware Gated Elapsed Time Measurements. These pulse-width measurements are made by connecting the signal to be measured to the channel's GATE input and programming the correct gate polarity. Counting can then occur only while GATE is active, thereby making a direct measurement of the pulse width. Figure 5-1 shows how the current count can be read twice and compared to determine whether the measurement is complete, i.e., whether the channel is still counting. An alternate method is to connect the signal being measured to both the GATE input and one of the spare TTL input lines available as bits 6 and 7 of input port DF (the 7308 status port). By sensing the state of the signal being measured, the program can determine whether or not the measurement is complete.


IMPORTANT: This techinque is accurate only if:

- The microprocessor is substantially faster than the pulse being measured, so that it can control the measurement. If the pulse-repetition rate is too high, the channel may be re-enabled to count by a second incoming GATE pulse, before the processor can react to the first measurement, thereby causing an error; or,
- 2. The measurement is assisted by user-added hardware, such as an edge-sensitive latch and gate Figure 5-1), which allows a relatively fast pulse to be measured without errors.

Event Counting

You can use each of the 7308 channels for event counting up to 2.5 MHz, either to totalize an unknown number of events or to prevent an operation from happening more than N times by generating an interrupt. Note that with the 7308, the event may be represented by either an external signal or a programmed input-port read operation. The only difference between totalizing and limit counting is the initial value preloaded to the counter. Examples of the count sequence for totalizing and limit counting are shown in Figures 5-2 and 5-3, respectively.





D LATCH : 74LS74 2/4 741508 AND GATES! INVERTERS : 3/6 741504 NOTES

- 1. Use this circuit to interface a pulse train with high repetition rate (relative to the processor's instruction rate - see text) to the 7308's GATE input for measuring a single pulse width.
- 2. The circuit passes the first high-active pulse from a pulse train following the rising edge of MEASURE*. Using 74LS devices, the leading edge of the pulse is delayed about 40ns and its width is streched by about 25ns (typical values).
- 3. MEASURE* is a user-supplied signal that could be a single, spare output port line for program control of the measurement.
- 4. For a low-active pulse, use an additional inverter at PULSE INPUT.

Figure 5-1: Circuit Example For Pulse-Width Measurement.

5-13

Totalizing, The channel is preset to a value representing zero; then the number of events is determined just by reading the channel value, Remember that since the 8253 can only decrement, either 2's complement or 10's complement arithmetic is needed to determine the number of events. Thus, the value representing zero is FFFF in hexadecimal (binary) operation and 9999 in decimal (BCD) operation. Alternately, the channel can be allowed to count freely from any initial value (as long as the initial value is stored by the program). The count can then be determined simply by subtracting the initial value from the final value. (See subsection called "Extending the Count").

Limit Counting. The channel is preloaded with the maximum number of events and the interrupt is enabled. An interrupt then informs the program that the limit has occurred. Alternately, you may want to use a number slightly in advance of the limit (smaller) to provide an early warning. For example, a system with mechanical intertia (such as a fast motor) may need an early warning to make prelimit adjustments (e.g., reversing the motor current to act as a brake) before the actual limit event. DECIMAL TOTALIZING FROM INITIAL PRESET VALUE (10'S COMPLEMENT COUNTING)

STEP	COMMENT (Decimal Counting Example) COUNTER CONTENT
1	Preload counter to 9999 (initial
2	Enable event counting Event9998 Event9997
	Event9996 Event9995 Event9994 (final
3	Subtract final count from initial count: 9999 count) - 9994
	5 total events

HEXADECIMAL TOTALIZING FROM RANDOM INITIAL VALUE (2'S COMPLEMENT BINARY COUNTING)

Note: in order to save time, it is unnecessary to preload the channel prior to each count operation (although the channel <u>must</u> be preloaded the <u>first</u> time it is used after Mode 0 or any mode is selected).

STEP	COMMENT (Binary/hexadecimal Counting Example) COUNTER CONTENT
1	Record the current content of the counter ABCD (initial count)
2	Enable event counting EventABCC
	EventABCB
	EventABCA
	Event1235
	Event1234 (final count)
3	Subtract final count from initial count: ABCD
	- 1234
	9999 total events
	= 39,321 ₁₀ total events

IMPORTANT: If the counter is allowed to restart from some previous value, as in this example, or if a large number of events is anticipated such that the channel may overflow (more than 9999 or FFFF counts), 10

the program must arrange to propagate a borrow. The program may do this itself by decrementing an index register or RAM location upon Terminal Count interrupt, or two channels may be cascaded. so that the borrow is propagated into the adjacent channel by hardware. See (f) "Extending the Count" later in this section.

FIGURE 5-2 : DECIMAL AND HEXADECIMAL TOTALIZING

LIMIT COUNTING (HEX MODE) WITH INTERRUPT ALARM

STEP	COMMENT (Binary/Hex Counting)	COUNTER CON	FENT
1	Select Mode 0 (or another mode)	:	
2	Select appropriate output state to OUTPUT falling edge at Terminal Co enable interrupt.		
3	Preload channel with desired limit Example: for 123 maximum events	•	
	in hexadecimal counting mode, use.	007B	
4	Enable counting	Event007A Event0079 Event0078 	
5	7308 interrupts processor - limit of 123 ₁₀ events has occured		Count for lode 0)

IMPORTANT: Mode 0 is assumed in this example, but other modes might be more useful. For example, Mode 2 would automatically reload the counter with the initial count after interrupting, and therefore is preferable where the limit count is to be repeated. Note, however, that the value of Terminal Count varies with mode, as does the desired of the output signal for interrupting. See Section 3.

FIGURE 5-3 LIMIT COUNTING EXAMPLE

Extending the Count

Sometines it is necessary to extend the effective length of the 16-bit channel by propagating a borrow from the channel output to another counter. For example, a count extension is needed if:

- A time delay is more than 8.3 seconds,
- A count of more than 9,999 (decimal) or 65,535 (or FFFF hexadecimal) is anticipated, or the channel is allowed to count freely.
- The channel is being used to count a constant value repeatedly, e.g., the channel is programmed to generate an interval of 1 ms, and a second count is needed to find the number of 1 ms intervals that have occurred.

You can extend the count in two ways:

- 1 Connect the channel's output signal to the input of another counter. Multiplexer range 6 allows each channel to be locked by the output of the adjacent channel. The channels cascade as follows:
 - Channel 0 drives channel 1
 - Channel 1 drives channel 2
 - Channel 2 drives channel 0.

NOTE: For normal cascade operation, set the driving channel's OPS bit and the driven channel's IPS bit to the same state when programming the two channel control ports. Figure 3-9 shows the range of delays possible with 2 or 3 channels cascaded.

2. Use the channel's interrupt output to propagate a borrow or a carry into one of the processor's registers or a RAM location. Table 5-3 shows how to service the interrupt that results from a counter/timer channel overflow. The output increments a register pair then exits back from the interrupt, using only a fraction of the available processor program time (about 0.7% of the processing time available to a 2.5MHz Z80 processor, with the 7308 channel set to generate 1.0 ms time intervals).

IMPORTANT: If the channel is allowed to interrupt the program continually, to propagate a channel overflow into a processor register or RAM location, the time required for interrupt servicing should be considered when designing time-critical portions of the program. For example, the interrupt service routine might be written in such a way that its execution time is constant (even if any conditional jump instructions or loop sequences are included), thereby making it easier to accommodate the repetitive interrupt when designing the rest of the program.

e. One-Shot and Delayed Strobe Modes

Channel Modes 0,1,4 and 5 can all be used to generate signals which simulate one-shot circuits. For example, the TTL logic designer will find Mode 1's signal characteristics similar to those of the 74LS123, a retriggerable one-shot chip. The other modes are simply variations of Mode 1 which differ in triggering and output waveform characteristics as summarized in Table 5-4.

MODE	DESCRIPTION	TRIGGERED BY	OUTPUT RESPONSE	AUTORELOAD
0	Program Triggered One-shot	Program write to the channel's Mode Register	Output active during the full programmed delay plus program overhead	No
l	Hardware Triggered One-shot	Active-going edge of GATE signal	Output active during the full programmed delay	Yes, and Retriggerable
4	Program Triggered Delayed Strobe	Program write to the channel's Load Register	Output active for one clock period only, after full programmed delay	No
5	Hardware Triggered Delayed Strobe	Active-going edge of GATE signal	Output active for one clock period only, after full programmed delay.	Yes, and Retriggerable

TABLE 5-4 ONE-SHOT AND DELAYED STROBE MODE SUMMARY

IMPORTANT: Refer to Section 3 for detailed descriptions of the setup requirements and characteristics of the modes.

As shown in the waveforms in Figures 3-3 and $3-\frac{1}{4}$, "one-shot" refers to a waveform which is active immediately after being triggered, and which is active for the full programmed time delay; "delayed strobe" is similar to a one-shot, except that the output doesn't go active until Terminal Count and then is active for only one clock period (figures 3-7, 3-8).

7308 MODULES

(VARIABLE Δ)

This routine initializes channel 0 of the timer counter card. The channel setup information is provided in a lookup table ocntined in memory. Setup information is orgainzed in the table by the user as sets of data each consisting of four bytes. The first byte of a set is the mode register information; the second byte is the control port data. The third and fourth bytes are count data. Enter this routine with the number of desired data set in register A (00 is the first data set). A miximum of 64 data sets can be accomodated.

Altered Reg = A, F, D, E, H, L

(INTERRUPT CHK)

Upon an occurrence of an interrupt, INTERRUPT CHK can be used to check interrupt status of the 7308 card. Status Port DF is checked for interrupt activity. If a channel has interrupted, its service routine is executed and check is continued.

Altered Reg = A,F

$(MS \Delta)$ (EVENT COUNTER)

These modules demonstrate standard techniques for initializing internal timer (Channel 0 - Channel 2). These routines are identical except for the time delay values that are programmed.

Altered Reg = A, F

$(MS \cdot \Delta \cdot INTR)$


Using this routine in conjunction with (MS Δ) and (INTERRUPT CHK) a variable milli-second delay may be derived. Every milli-second, this module decrements a memory location determined by user until count equals zero, at which time the service routine will be executed.

Altered Reg = A, F, B, C, H, L

PROGRAM ASSEMBLY FORM

			PRO-LOG	00111 0114		PROGRAM ASSEMBLY FORM
HE	XADECIN	IAL		MNEMONIC		TITLE DATE
PAGE ADR	XADECIN LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
17	00		(VARIABLEA)	DST		DISABLE INTERRUPT STRUCTURE
			VHKIHOLEAT			WISHBLE INTERKOFT STRUCTURE
		07		RLA		CONVERT REG A TO TABLE ADDRESS
1	2	07		RLA		$O_{10} \leq REG A \leq 63_{10}$
	3			LDE	A	
	t				<u> </u>	
	4	16		LDDI		
	5	∞			00	
	6	21		LDPI	H L	
	7	34				
	8	17				
	9	19		ADP	HL, DE	
	A	7E		LDAN	(HL)	T OUTPUT DATA TO CHANNELO
				LDE		MODE REGISTER
		5F			A	HOVE REGISTER
	<u> </u>	D3		OPA		
	D	DB				
		23		ICP	HL	T OUTPUT DATA TO CHANNELO
	1				(HL)	CONTROL PORT
H	F	ZE		LDAN		LUNINUL FURI
17	10	D3		OPA		
1	1	DC		-		4
	2	23		ICP	HL	T CHECK FOR LOWER HALF
 						
F	1	7B		LDA	E	WRITE
L	4	07		RLA		
	5	07		RLA		
		07		RLA		
}	1					
 	7	07		RLA		
	8	5F		LDE	A	
	9			JP	60	
		IF			UPPERHALF	
 	A				OPPERIME	
	В	17				
	C C	TE.		LDAN	(HL)	TOUTPUT LOWER HALF
	I D	102				_ 1
 		D3		OPA		
	E	D8		-	E	
	E F	D8 78	UPPER HALF	LDA	E	T CHECK FOR UPPER HALF WRITE
17	E F	D8 78	UPPER HALF	LDA	E	T CHECK FOR UPPER HALF WRITE
17	F 20	D8 78 OF	UPPER HALF	LDA RRA		T CHECK FOR UPPER HALF WRITE
17	Е F 20 1	D8 78 0F D2	UPPER HALF	LDA	00	CHECK FOR UPPER HALF WRITE
17	E F 20 1 2	D8 7B 0F D2 28	UPPER HALF	LDA RRA		CHECK FOR UPPER HALF WRITE
17	E F 2 0 1 2 3	D8 7B OF D2 28 17	UPPER HALF	LDA RRA JP	CO RST INTR	
17	E F 2 0 1 2 3	D8 7B OF D2 28 17	UPPER HALF	LDA RRA JP	CO RST INTR	
17	E F 20 1 2 3 4	D8 7B 0F D2 28 17 23	UPPER HALF	LDA RRA JP	CO RST INTR HL	
17	E F 2 0 1 2 3 4 5	D8 7B 0F D2 28 17 23 7E	UPPER HALF	LDA RRA JP ICP LDAN	CO RST INTR	
17	E F 2 0 1 2 3 4 5 6	D8 78 0F D2 78 72 75 D3 75 D3	UPPER HALF	LDA RRA JP	CO RST INTR HL	
17	E F 20 1 2 3 4 5 6 7	D8 7B 0F 28 17 23 7E D3 08		LDA RRA JP ICP LDAN OPA	CO RST INTR HL	· OUTPUT UPPER HALF
17	E F 20 1 2 3 4 5 6 7	D8 78 0F D2 78 72 75 D3 75 D3		LDA RRA JP ICP LDAN	CO RST INTR HL	· OUTPUT UPPER HALF
17	E F 20 1 2 3 4 5 6 7 8	D8 78 0F 28 17 23 7E 03 D8 3E		LDA RRA JP ICP LDAN OPA	CO RST INTR HL	
	E F 2 0 1 2 3 4 5 6 7 8 9	D8 78 07 28 17 23 28 17 23 28 10 10 10 10 10 10 10 10 10 10 10 10 10		LDA RRA JP ICP LDAN CPA LDAI	CO RST INTR HL	OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 7 8 9 9 A	D8 78 07 07 02 17 23 75 03 03 03 00 03		LDA RRA JP ICP LDAN OPA	CO RST INTR HL	OUTPUT UPPER HALF
	E F 20 1 2 3 4 5 6 7 8 9 9 A B	08 78 02 13 13 28 13 28 02 13 02 03 00 00 00 00 00 00 00 00 00 00 00 00		LDA RRA JP ICP LDAN OPA LDAI OPA	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 20 1 2 3 4 5 6 7 8 9 9 A B	D8 78 07 07 02 17 23 75 03 03 03 00 03		LDA RRA JP ICP LDAN CPA LDAI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 7 8 9 9 A B C	D8 78 028 73 23 23 28 03 03 03 00 05 00 00 00 00 00 00 00 00 00 00 00		LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 6 7 8 9 4 8 9 A B C D	08 78 02 13 13 28 13 28 02 13 02 03 00 00 00 00 00 00 00 00 00 00 00 00		LDA RRA JP ICP LDAN OPA LDAI OPA	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 9 A B C D E	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0		LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 6 7 8 9 4 8 9 A B C D	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST_INTR	LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 9 A B C D E	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0		LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 6 7 8 9 9 A B C D E F	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST_INTR	LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 6 7 8 9 4 5 6 7 8 9 9 A B C D E F 0 1	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST_INTR	LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 7 7 8 9 4 5 6 7 7 8 9 9 A B C D E F 0 1 2	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST_INTR	LDA RRA JP ICP LDAN OPA LDAI OPA ENI	CO RST INTR HL	T OUTPUT UPPER HALF
	E F 2 0 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 9 A B C D E F 0 1 2 3	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	LDA RRA JP ICP LDAN OPA LDAI UDAI ENI RTS	CO RST INTR HL	CUTPUT UPPER HALF RESET INTERRUPT LATCH EN ABLE INTERRUPT AND RETURN
	E F 2 0 1 2 3 4 5 6 7 7 8 9 4 5 6 7 7 8 9 9 A B C D E F 0 1 2	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST_INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	CUTPUT UPPER HALF RESET INTERRUPT LATCH EN ABLE INTERRUPT AND RETURN
	E F 2 0 1 2 3 4 5 6 7 8 9 4 5 6 7 8 9 9 A B C D E F 0 1 2 3	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER DATA SET O
	E F 2 0 1 2 3 4 5 6 7 7 8 9 A B C D E F 0 1 1 2 3 4 5	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER OFT SET O
	E F 2 0 1 2 3 4 5 6 7 7 8 9 A B C D E F 0 1 1 2 3 4 5 6 6	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER DATA SET O CONTROL PORT LOWER BYTE DATA SETS
	E F 2 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 1 2 3 4 5 6 7	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER OFT SET O
	E F 2 0 1 2 3 4 5 6 7 7 8 9 A B C D E F 0 1 1 2 3 4 5 6 6	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER DATA SET O CONTROL PORT COUNT LOWER BYTE DATA SETS
	E F 2 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 1 2 3 4 4 5 6 6 7 8	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER DATA SET O CONTROL PORT COUNT LOWER BYTE DATA SETS
	E F 2 0 1 2 3 4 5 6 7 8 9 4 8 9 A B C D E F 0 1 1 2 3 4 4 5 6 6 7 8 9 9	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE COUNT UPPER BYTE
	E F 2 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 1 2 3 4 4 5 6 6 7 8 9 9 4 4 5 6 7 8 9 9 4 4 5 6 7 7 8 9 9 8 7 8 9 9 8 8 9 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 8 8 9 9 8 8 8 9 8 8 8 8 9 8 8 8 9 8 8 8 8 8 9 8	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE COUNT UPPER BYTE
	E F 2 0 1 2 3 4 5 6 7 8 9 4 8 9 A B C D E F 0 1 1 2 3 4 4 5 6 6 7 8 9 9	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	- LDA RRA JP ICP LDAN OPA - LDAI OPA ENT RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE COUNT UPPER BYTE
	E F 2 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 1 2 3 4 4 5 6 6 7 8 9 9 4 4 5 6 7 8 9 9 4 4 5 6 7 7 8 9 9 8 7 8 9 9 8 8 9 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 9 8 8 8 8 9 9 8 8 8 9 8 8 8 8 9 8 8 8 9 8 8 8 8 8 9 8	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	LDA RRA JP ICP LDAN OPA LDAI UDAI ENI RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE COUNT UPPER BYTE
	E F 2 0 1 2 3 4 5 6 7 8 9 4 8 9 A B C D E F 0 1 2 3 4 5 6 6 7 8 9 9 4 5 6 7 8 8 9 9 4 8 8 7 8 9 8 8 7 8 9 8 8 8 7 8 9 8 8 8 8	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	LDA RRA JP ICP LDAN OPA LDAI UDAI ENI RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE COUNT UPPER BYTE
	E F 2 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 1 2 3 4 5 6 6 7 8 9 9 4 5 6 6 7 8 9 9 A B C D E F 0 0 7 8 9 9 A 8 9 9 A 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 9 9 8 8 8 9 9 8 8 9 9 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 9 9 8 8 8 9 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 9 9 8 8 8 8 8 9 9 8 8 8 9 8 8 8 8 8 9 9 8 8 8 8 9 9 8 8 8 9 9 8 8 8 8 8 8 9 9 8 8 8 8 8 8 9 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 9 8	D8 76 028 73 23 23 28 03 03 00 56 00 50 00 0	RST INTR	LDA RRA JP ICP LDAN OPA LDAI UDAI ENI RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE DATA SETS COUNT UPPER BYTE
	E F 2 0 1 2 3 4 5 6 7 8 9 4 8 9 A B C D E F 0 1 2 3 4 5 6 6 7 8 9 9 4 5 6 7 8 8 9 9 4 8 8 7 8 9 8 8 7 8 9 8 8 8 7 8 9 8 8 8 8	D8 76 76 73 70 70 70 70 70 70 70 70 70 70 70 70 70	RST INTR	LDA RRA JP ICP LDAN OPA LDAI UDAI ENI RTS	CO RST INTR HL	MODE REGISTER MODE REGISTER CONTROL PORT COUNT LOWER BYTE COUNT UPPER BYTE

100001 2/17



C)


5-21

PRO-LOG	CORPORATION
---------	-------------


PROGRAM ASSEMBLY FORM


			1				
HE: PAGE	LINE			MNEMONIC	~~~~	TITLE	DATE
ADR	ADR	1113711.	LABEL	INSTR.	MODIFIER		COMMENTS
17	140	DB	(INTERRUPT CHK)	IPA			INPUT INTERRUPT STATUS PORT
	1	DF			PORT DF		
	2	D3		OPA			CLEAR INTERRUPT LATCHES
	3	DF			PORT DF		
	4	OF		RRA		T	ADJUST AND SAVE STATUS INFO
	5	F5		PSP	A.F		
	6	DC		JS	CI	T	CHECK IF CHAN ZERO INTER,
	7	~~~			(INTR · CH·O)		
	8			·			
	9	FI		PLP	AF		RETRIEVE AND CHECK IF CHAN
	A	OF		RRA_			ONE INTER.
	B	F5		PSP	AF		
	C B	DC		JS			
		PUC_		05	INTRICH I		
	D				INTRIMIT .	-1	
	E	FI		PLP	A ==		RETRIEVE AND CHECK IF CHAN
<u> </u>	F				<u> </u>		
17	50	OF		RRA	<u> </u>		WO INTR.
	1	DC		JS	CI		
	2				(INTR.CH.2)		
	3				· · · · · · · · · · · · · · · · · · ·		THE THE AND THE
ļ	4	FB		ENI		ļ	ENABLE INTERRUPT AND
	5	60		RTS			RETURN
	6					×	
	7						
	8						
	9					·	
	<u>A</u>						
	В						
	<u> </u>						
	D						
	E						
	F.					L	Y
		******* ******					

1.201	1.0	1.			l	Т	
17		21	(DIS. A. INTR)				LOAD COUNT TO BEC
i	1				MS DELAY COUNT		
l	2			RAM	RAM		
		46		LDBN	(#L)	\rightarrow	
		23		ICP	Н, Ц	\square	
	5	4E			(HL)	4	7
	6			DCP			DECRIMENT REG. PAIR BIC
	7	78		LDA	В		AND STORE
	8	BI		ORA	C .		
	9	71		STAN	(HL)		
	A	2B		DCP	H,L		
	В	70		STAN	(<u>+</u> L)	ł	
	С	CA		JS	Z1	1	IF COUNT = O RETURN
	D						
	Ε						
	F	02		RTS			
	0						
	1				and the second second second		
	2						
	3						
	4						
	5				·		
	6						
	7			-			
	8						
	9						Λ
	A						
	В	1					
	с						
	D	1				1	
	E	1					
	F	1					
·		·		<u></u>			100001 2/77



5-23





1

Ĩ

PRO-LOG CORPORATION

PROGRAM ASSEMBLY FORM

	nun -	INSTR.				TITLE DATE
		INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
	80	F3.	(EVENT COUNTER)	DSI		J DISABLE INTERRUPT
	1	3E		LDAT		JET CONTROL PORT
	2	BE			CH . 3 . CONTROL	
	3	D3		OPA		
	4	DE			PORT DE	-
	5	3E		LDAT		SET MODE REGISTER
	6	B5			CH 3. MODE	
	7	D3		OPA		
	8	DB			PORT DB	
	9	3E		LDAI		TPRELOAD COUNT GENERATOR
	A				LSB COUNT	
	В	D3		OPA_		
				•	PORT DA	1
		3 E.		LDAI		
	E				MSB COUNT	
		D3		OPA		
17		DA			PORT DA	<u></u>
		3E		LDAI		RESET INTERRUPT LATCHES
					04	
		D3		OPA	· · · · · · · · · · · · · · · · · · ·	
		FB		ENI		ENABLE INTERRUPTS
		62		RTS	·	¥
	7					
ł	8					
	9					
	_ <u>A</u>					
	В					
	D				· · · · · · · · · · · · · · · · · · ·	
	E F					
I	<u>r</u>					19001 277

1 3E LDAT SET CONTROL PORT 2 IF	17	Ao	F3	(MS A)	DSI		1	DISABLE INTERRUPT
2 $ F $ $CH:3:CONTROL$ 3D3OPA4DE-53.ELDAT6 $Ø.7$ -7D3OPA93.ELDAT93.ELDAT0.00.093.ELDAT0.00.093.ELDAT0.00.093.ELDAT0.00.01.00.01.00.01.00.01.1		1					1	
3 D3 OPA 4 DE - PORT DE 5 3E LDAT SET MODE REGISTER 6 Ø7 - MODE REGISTER 7 D3 OPA - 8 DB - PORT DB 9 3E LDAT LOAD DELAY COUNT A DØ - LOAD DELAY COUNT A DØ - LOAD DELAY COUNT B D3 OPA - C DA - PORT DA C DA - PORT DA F D3 OPA - 13E LDAT RESET INTERRUPT LATCHES 2 Ø4 - Ø4 3 D3 OPA - 4 DF - PORT DF 5 FB ENIL ENABLE INTERRUPT' 6 C9 RTS RETURN 7 - - 8 - - 9 - - 6 - - 7 - - 6 - - 9 - -		2				CH.3.CONTROL		
4 DE PORT DE 5 3E LDAI SET MODE REGISTER 6 Ø7 IMODE REHITR 7 D3 OPR 8 DB PORT DB 9 3E LDAI LOAD DELAY COUNT A DØ LSB COUNT A DØ LSB COUNT B D3 OPA C DA PORT DA B D3 OPA C DA PORT DA 0 3E LDAI LOAD DELAY COUNT A DØ LSB COUNT F D3 OPA 17 B DA PORT DA 13 E LDAI RESET INTERRUPT LATCHES 2 Ø4 Ø4 3 D3 OPA 4 DF PORT DF 5 FB E		3	D3		OPA		Π	
5 3E LDAI SET MODE REGISTER 6 Ø7 - IMQDE REGISTER 7 D3 OPA 8 DB - PORT DB 9 3E LDAI LOAD DELAY COUNT A DØ - LSB COUNT A DØ - LSB COUNT A DØ - LOAD DELAY COUNT A DØ - LSB COUNT A DØ - LOAD DELAY COUNT A DØ - LSB COUNT C DA - PORT DA C DA - PORT DA IT B DA - F D3 OPA - IT B DA - IT B OPA - IT B OPA - IT B - PORT DA IT B - PORT DF IS FB E NITERRUPT IS E <th></th> <th>4</th> <th></th> <th></th> <th>-</th> <th>PORT DE</th> <th></th> <th>7</th>		4			-	PORT DE		7
6 ØT — MODE RENTER 7 D3 OPR 8 DB — PORT DB 9 3E LDAI LOAD DELAY COUNT 8 D3 OPA		5	BE		LDAI			SET MODE REGISTER
7 D3 OPR 8 DB PORT DB 9 3E LDAI LOAD DELAY COUNT A D% LSB COUNT B D3 OPA LOAD DELAY COUNT B D3 OPA LOAD DELAY COUNT C DA LSB COUNT C DA PORT DA D 3E LDAT MSB COUNT F D3 OPA 13E LDAT RESET INTERPOPT LATCHES 2 Ø4 Ø4 3 D3 OPA 4 DF Ø4 5 FB ENI ENABLE INTERRUPT' 6 C9 RTS - RETURN 7 8 9 6 C9 RTS RETURN 8 9		6						
9 3E LDAI LOAD DELAY COUNT A DØ LSB COUNT B D3 OPA - C DA PORT DA D 3E LDAI - F D3 OPA - 13E LDAI - 13E LDAI RESET INTERRUPT LATCHES 2Ø4 Ø4 3D3 OPA 4 DF 5 FB ENI 6 C9 RTS 7 - 8 - 9 - 6 - 9 - 6 - 9 - 6 - 7 - 8 - 9 - 9 - 10 - 11 - 12 - 13 - 14 - 15 - 16 - 17 -		7			OPA			
A DØ LSB COUNT B D3 OPA C DA PORT DA D JE LDAI E Ø7 MSB COUNT F D3 OPA 17 B DA 13E LDAI RESET INTERRUPT LATCHES 2 Ø4 Ø4 3 D3 OPA 4 DF PORT DF 5 FB ENI ENABLE INTERRUPT' 6 C9 RTS RETURN 8 9 6 C 0 18 17		8	DB			PORT DB		7
B D3 OPA c DA PORT DA D 3E LDAI E \emptyset^7 MSB COUNT F D3 OPA 17 B DA 13E LDAI RESET INTERPT LATCHES 2 Ø4 Ø4 3 D3 OPA 4 DF Ø4 5 FB ENI ENABLE INTERRUPT 6 C9 RTS RETURN 7 Ø4 8 PORT DF 9 Ø4 17 PORT DF 6 C9 RTS 8 9		9	3E		LDAI	-		LOAD DELAY COUNT
c DA PORT DA D 3E LDAT E Ø7 M5B COUNT F D3 OPA 17 B DA 13E LDAT RESET INTERRUPT LATCHES 2 Ø4 Ø4 3 D3 OPA 4 DF Ø4 5 FB ENI ENABLE INTERRUPT 6 C9 RTS RETURN 7 Ø4 8 PORT DF 9 PORT DF 8 PORT DF 9 PORT DF 8 RETURN 7 8 9 0 0 10 </th <th></th> <th></th> <th>DØ</th> <th></th> <th></th> <th>LSB COUNT</th> <th></th> <th></th>			DØ			LSB COUNT		
D 3E LDAT E		В	D3		APO			
E		c				PORT DA		
F D3 OPA 17 B 0 DA PORT DA Image: Constraint of the state of the s			3E		LDAI			
17 Bo DA PORT DA Image: Constraint of the state o	L					MSB COUNT		
1 3E LDAI RESET INTERRUPT LATCHES 2 Ø4 - Ø4 3 D3 OPA 4 DF - 5 FB ENI 6 C9 RTS 7 - 8 - 9 - C - D -					OPA		\square	
2 Ø4 Ø4 3 D3 OPA 4 DF 5 FB ENI 6 C9 RTS 7 8 9 C D	17					PORT DA	4	
3 D3 OPA 4 DF — 5 FB ENI 6 C9 RTS 7					LDAT			RESET INTERRUPT LATCHES
4 DF — PORT DF 5 FB ENI ENABLE INTERRUPT 6 C9 RTS RETURN 7 8					-	Ø4		·
5 FB ENI ENABLE INTERRUPT 6 C9 RTS RETURN 7 8 9 A B C E					OPA			
6 C.9 RTS RETURN 7 7 7 8 7 9 7 A 7 B 7 C 7 D 7						PORT DF	4	
7 8 8 9 9 9 A 9 B 9 C 9 D 9							+	
8			62		RTS		Ļ¥	RETURN
9 A A B C C D C		Į						
A B B C D C E C								
B					ļ			
C								
D					<u> </u>			
E	J						-	
	 							
	L	<u> </u>	L		L	<u> </u>	L	100001 2/77

5-26

7308 Strapping Options

Several circuit options are available to the 7308 user. These are selected by the removal and replacement of wire jumpers as shown in this appendix. The options include:

- External clock time reference in place of internal oscillator.
- Clock scaler output changes.
- Generate nonmaskable interrupt (NMIRQ*) instead of INTRQ*.
- Provide clock drive to STD bus.

In order to make these changes you should have the schematic (Pro-Log Document #106922) and assembly diagram (106923) that were shipped with your 7308 card. The diagrams and figures in this manual are for reference only; your card may differ slightly due to design improvements.

External Clock Option

This option is provided to allow the 7308 to use the processor's clock (or equivalent) as a time reference signal. If used, this option places one LSTTL load on the STD bus CLOCK* line (PIN 49).


(Figure A-1: External Clock Input Option)


Locate jumpers A and B in figure A-1. Remove jumper wire A, and add a wire in the jumper B position. If desired you may also inhibit the 7308's internal oscillator by removing the crystal (Y1) and resistors R1, R2.

When programming the 7308 with an external clock, note that the frequency at F0 is 1/2 the input frequency.

Clock Scaler Output Changes

Table A-1 shows the frequencies available at the various clock scaler outputs with the 7308's internal crystal oscillator operating.





 \bigcirc

Figure A-1, External Clock Input Option

A-2

Table A-1	SCALER TAP	FREQUENCY	PERIOD
	C	2.0 MHZ	500 μs
	D	1.0 MHZ	1 µs
	E	500.0 KHZ	2 μs
	F	250.0 KHZ	4 _µ s
	G	125.0 KHZ	8 µs
	Н	62.5 KHZ	16 µs
	J	31.25 KHZ	32 µs
	К	15.625 KHZ	64 μs

When shipped, clock input multiplexer position FO is connected to the 500 ns source by jumper C; F1 to $8 \ \mu s$ by jumper G; and F2 to $128 \ \mu s$ by jumper L.

(Figure A-2: Clock Scaler Output Jumpers)

By removing and replacing jumper wires, the user may connect FO, F1, and F2 to any desired group of scaler outputs, or to STD bus signals, or user interface input signals as desired. Make one and only one connection each to F0, F1, and F2.


Nonmaskable Interrupt Request Output


When shipped, the 7308 is wired to drive the STD bus maskable interrupt line (INTRQ*). If desired, the user can drive the nonmaskable interrupt line (NMIRQ*) instead.


(Figure A-3: Interrupt Output Jumpers)

Locate jumpers M and N in figure A-3. Jumper N is connected when shipped; remove jumer N and connect jumper M to select the nonmaskable interrupt option.


NOTE: Be sure this option is compatible with your processor card. The 7308 is designed to drive DC levelsensitive interrupt inputs only. Some nonmaskable interrupt inputs are edge sensitive, in which case interrupts may be lost if multiple interrupting devices can drive NMIRQ*. For edge sensitive inputs, the interrupting signal should be gated with a signal that produces frequent edges, such as MCSYNC*. Alternately, Pro-Log's 7320 priority interrupt card may be used for edge-sensitive processor card types.







A-4






Figure A-3. Interrupt Output Jumpers

Clock Drive STD Bus

Each of the three counter/timer channel outputs is available at three pads: CH. 0 on E1, CH. 1 on E2, and CH. 2 on E3 as shown in figure A-4. Pad E4 is provided to allow any of the three output signals to be jumpered to the STD bus at pin 50 (CTRL*).

(Figure A-4: Optional Clock Drive to STD Bus From 7308)

The CTRL* line may be used to bus one of the 7308's output signals to other STD bus cards. For example, channel 2 can be used to generate an accurate baud rate marker signal as shown in figure A-4.

Channel 2's output would then be connected to the backplane by wiring a jumper from E3 to E4 for use by a UART/USART on another STD bus card.





Figure A-4. Optional Clock Drive to STD BUS From 7308


A-7



Appendix B

Documentation







C


9





в-3





USER'S MANUAL



2411 Garden Road Monterey, California 93940 Telephone: (408) 372-4593 TWX: 910-360-7082 Telex: 171829