

GOVERNMENT & INDUSTRIAL GROUP

COMPUTER DIVISION WILLOW GROVE, PA.

FIELD SALES BULLETIN

B. Mc Cay VOLUME II NUMBER 28 SEPTEMBER 26, 1962

Attached is a <u>COMPANY CONFIDENTIAL</u> comparison between the 212 and the 7094 which should be of considerable value to you.

This <u>must not</u> be shown to or <u>left with</u> a customer.

We will attempt to give you further comparison of the 3600 and the 212 in the very near future.

This fine job was done by Gus Mechalas.

R. M. Briggs

RMB/sv

Enclosure

SYSTEM COMPARISON

212 - 7094

212

7094

- O 3 addressable arithmetic registers
- O Extensive reg. to reg. transfer (direct)
- 8 Index Registers
- o Index Registers compatible
- Index Registers can increment or decrement by 1 or any other value
- 0 7 Instructions being processed
- o Instructions and operand look ahead
- O Indirect addressing with 1 or 2 indirect addresses per loc; 0.5 0.5 usec. per level
- O Base address may be in either Index Reg. or in 16-bit non-overlapped address field of instruction
- O Increment or decrement in Index
 Register; counts up or down without
 using memory time wo Cannot automatically
- O Arithmetic speeds higher:

-	.55-1.5	1,818,181	
X	4.3	232,557	Fixed(Point?
0	9.8	102,040	
-	1.3	769,230	FLOAT
X.	4.5	222,222	POINT
9 CB O	12.3	81,300	AND CONTRACTOR OF THE PROPERTY
+	8.0	125,000	
X	25.0	40,000	DOUBLE PRECISION
0 #33	56.	21,000	
0	and the second second second second		in the second se

- o 3 registers, only 2 addressable
- Most reg. to reg. transfers use memory
- o 7 Index Registers (vs. 3 for 7090, therefore, incompatible programs, though not too serious) per bel
- O Problem must state if it is to use 3 or 7 Index Registers and change modes accordingly
- Only decrement
- o 2 Instructions accessed sométimes
- O No look ahead, but merely doublefetch under limited circumstances
- Indirect addressing with only 1 indirect address per loc.; 2 usec. per level
- One 15-bit address field in most instructions; second 15-bit decrement field in only 8 instructions
- O Decrement only in Index Registers; counts only indirectly using memory and arithmetic time
- o Arithmetic speeds lower:

4	<i>4</i>			250,000/sec
X	4.	••	10	100,000/sec
0 ***	Ŀ.	153	16	62,500/sec
-			166,000	
X			100,000	
- 22			55,500	
			125,000	
X		•	45,000	
0 450			26,300	

212

7094

Memory addressable to 65K direct or indirect; which is million words by mode setting (1048K) (Product Line)

over

o Memory addressable to 32K direct or indirect; to 65K by mode setting (special order only)

65536 16 393216 65536 1048,576

ASYNCHRONOUS DESIGN

212

7094

- Asynchronous
- components
- o Easy to modify; system under continuing development
- O Independent speed I/O
- O No programming of timing cycle of I/O

- o Synchronous
- O Must redesign system for further significant advances
- o I/O Programming must be related to machine cycle and I/O timing cycle
- O Timing is critical to get simultaneous reads, writes, and movements of data

BUILDING BLOCK

212

7094

NO REPROGRAMMING: (in most cases)

- o More controllers in IOP
- o Faster memory
- o Faster central processor

o Most building block features cause reprogramming translation simulation

MEMORIES

212

- 4 concurrent memory accesses
 (partitioned memory)
 4-way access of memory permits
 overlapped access for:
 - l Instruction
 - 2) Operands
 - 3 Results
 - 4) I/O
- o Effective memory speed zero
- o 65K per bank; up to 1 million total wnds
- 48 bits + 8 parity; character parity carried all the way from I/O to memory
- o .5 usec. reference cycle

7094

- o 1 memory access (2 at a time for instruction, double precision floating-point, and double load instruction will only double access from even-numbered location) _ ptrum with an
- Effective memory speed is 1 or 2 usec. per accesses
- 32K total; 65K by mode shift (on special order only)
- o 36 bits + 1 parity; parity, only at interfaces (memory word; I/O character)
- o 2. usec reference cycle

TAPES

212

- O Tape systems compatible; only one tape system needed by any user (compatible with 2" IBM tape is offered on satellite option)
- stransfer rate o 90KC
- 0 240KC transfer rate (6-bit - 1,936,000 max.)
- o 1" cape
- © 3600°
- o 66 million characters/reel
- o \$120 a reel
- Read forward or backward
- O Read after write
- o 64 tapes
- O Direct selection of tape units independent of channels
- O No lockout
- 5 Eight simultaneous I/O operations
- o 10½" diameter
- o no alteration of character codes on tape

7094

- o Tape systems not compatible; if use Hypertape, must use low-speed tape also
- o 22.5, 62.5, 90KC (729 tapes)
- 0 170KC (Hypertape) (8-bit 340,000 max.)
- o 1" tape // 2 "tape on 727 or 729

 o 1800"

 tape

 duves
- o 25 million characters/rul
- o \$135 a reel
- O Backward read optional
- O Read after write optional
- o 20 tapes
- O Tape selection restricted to thier channels
- O Other tapes or a channel lock-out if used by one tape
- Two simultaneous I/O operations
- which can delay program execution o 10" 17" (2") (odd size means new shelving for storage)

L2 "typercels? diameter? charactercodes aftered when recorded on tape

212

- O Tapes use any Controller (assumbles) 10P
- O 32 Tapes to an IOP (32 tapes to a channel)
- 0 2 IOPS 64 tapes 8 Controllers
- o 6 I/O instructions can do all I/O
- O Compatible tape systems
- O Any channel may be reading or writing from any controller

RRRR RRRR

WWW WWWW

RWWR RRWR (any combination)

- O No lockout of tapes all tape always accessable
- O 1 and 2 bit error correction

7094

- · Tapes fixed to I/O Channels Channel A tapes cannot be switched over
- o 10 Tapes to a channel

to channel B and view versa

- o 8 Channels (hypertape only 2 channels)
- o 21 I/O instructions
- Tape systems not compatible
- If 2 hypertape channels, only one can be reading and one can be writing

RW

WR

Not Allowed RR

WW

- o Other tapes lockedout when channel is used
- 0 1 and 2 bit error correction

MASS STORAGE (DISC)

212

• 160 million what? words of Characters

o 960 KC

O Does not tie-up data controllers (independent asynchronous transfer) 7094

o 258 million words or characters

o 90 KC

O Uses special data channel

INSTRUCTIONS

٠	2000/212		7094
0	Over 250 instructions	0	189 instructions
0	2 instructions per word	o	1 instruction per word
0	4 instruction access	0	2 instruction access
0	7 instructions being processed, inst. and operand look-ahead	O	No look-ahead
0	112 arithmetic instructions	0	39 arithmetic instructions
0	Repeat instruction (up to 4 instructions)	0	No repeat
0	6 I/O instructions can do all I/O	0	21 I/O instructions
O	A compare can jump directly to a routine but our compare costs on instruction to lord a register from memory (connet compare with memory)		A compare must go to a jump Not because it only skips upon ALWAY meeting a condition (costs TRUE an access and a jump) //8 will phy
0	8X	0	7x 18 will bra
o	Index Register Compatibility		Problem must state if it is to use 3 or 7 index registers and change modes accordingly
0	Infinite level of indirect addressing		Limited level of indirect addressing

WORD CAPACITY

212

7094

Single Precision

o 36 bit mantissa

o 12 bit exponent

o 10 significant decimal digits

0毫10±616

Double Precision

o 70 bit mantissa

0 12 bit exponent

o 24 significant decimal digits

Characters

o 8 pix but characters

Single

O 28 bit mantissa

8 bit exponent

8 significant decimal digits

0 吳 10 ± 38

Double Precision

o 54 bit mantissa

8 bit exponent

o 14 significant decimal digits

Chrinetus

o. 6 pex-bet characters

o 51 Character codes

REAL TIME

212

- O Real Time Scanner, 8 High-speed, multiplexed, real-time channels
- o Auto Control
- O Interval Timer
- O Does not tie-up data controller - independent asynchronous transfer

7094

- o Real- time seems-co-te by special order
- o no comparable item
- · no comparable item
- o Uses data channel

Page 12

ON-LINE PAPER TAPE

2000/212

7094

- o Reads 1000 c/s
- o Punches 100 c/s
 (5, 6, 7, or 8 channel)
- O Does not tie-up Data Controller independent asynchronous transfer
- O Reads 500 c/s
- o Can not punch
- O Uses Data Controller

PHILCO 1000

212/1000

- Can communicate with 2000 (memory to memory)
- O Character computer
- Can simulate any fixed word length (N - Reg.)
- o Fixed inst. length (4 char.)
- o 3u memory if greater than 4K otherwise 5u
- o 4 base address registers
- Binary arithmetic (decimal arithmetic - optional)
- o 0, 1, 2 or 3 address instructions
- O BTD & DTB hardware
- o 2 simultaneous I/O operations
- o HSP 900 L/M
- O Photo-electric card reader -2000 C/M Punch 100 C/M
- Photo-electric paper tape 1000 C/S Punch 100 C/S
- O Printer Plotter
- o 90KC 240KC 729 tapes Hypertapes (any other competitive tape)
- o Two completely independent programs Ex: C T
 - T P
- Asynchronous
- O Link with 212
- 1) All tapes common with 212
 - 2) Memory to memory transfer
 - 3) Communication through real-time scanner (command & control application)

7094/1401

- Cannot directly communicate with large computer
- o Character computer
- O
- o Variable inst. length (avg. 6 char.)
- o 11.5u memory
- o 2 base address registers
- Only decimal arithmetic
- o 2 address instructions
- o BTD & DTB under program control (optional inst. package)
- 0 1 I/O operation
- o HSP 600 L/M
- o Card Reader 800 C/M Punch 250 C/M
- O Paper tape 500 C/S Can not punch
- 0
- o Only 729 tapes
- o One program
 Ex: C T
- Synchronous
- O Link with 7094
 - 1) 1 Common tape with 7094

AUTHOR! BETTY JANE 111 COY SENIOR INSTRUCTOR FIELD OPERATIONS DIVISION INTERNATIONAL ELECTIFIC CORP. A SUBSIDIARY OF INTERNATIONAL TELEPHONE

RECEIVED

JUL 30 1962

IBM 7094 VS. PHILCO 2000/212

AND TELEGRAPH CORP.

MANAGER MARKETING SERVICED

A COMPETITIVE ANALYSIS

In the creation of fictional characters for novels, the basic rule is "there are neither all-bad villains nor all-good heroes." This axiom, it can be said is also true of the computer industry: there are neither all-bad nor all-good computers.

There exists today a tendency for computer salesmen to down-grade competitive equipment and up-grade their own particular system. interests of users who may be pondering the relative merits of large-scale, high-speed systems (and also the relative frankness of salesmen), a summary or the salient features of two highly competitive systems is presented: the IBM 7094 and PHILCO 2000 Model 212.

It is curious to note that, while both systems are designed as general-purpose arithmetic data processors, the 7094 offers the Least number of arithmetic instructions (39). On the other hand, Philco uses a stored-logic concept which permits the programmer to call upon a variety of operations, registers and options to create a composite and highly versatile group of 112 arithmetic instructions.

It is well known that designers and manufacturers rarely ever develop a machine having a one-to-one instruction relationship. IBM's philosophy prefers to say that the instruction set becomes meaningful only when applied to a particular application. However, by comparing the instruction micro-flow charts for both machines, the exceptional capability or one system over another becomes apparent. The results of such an analysis are summarized by instruction class.

TOTAL INSTRUCTIONS BY CLASS	7094	2000/212
Fixed Point Arithmetic	11	56
Floating Point Arithmetic	25	56
Logical	JT.	10
Data Transmission	13	23
Shifting	7	15
Branching	21	38
Index Register	214	35
Table-Lookup	3	2
Indicator Sensing	24	• •
Input-Outout :	28	6
Miscellaneous	1.6	<u>11</u>
TOTAL:	189	252

ARITHMETIC INSTRUCTIONS

Arithmetic operations may be performed in both machines with the operands expressed in either fixed-point or floating-point notation. Fixed-point notation in the 7094 is expressed by a sign and 35 bits; in the 2000/212, it is expressed by a sign and 47 bits. Accuracy in the 7094 is maintained to 10 decimal digits; in the 2000/212, to 14 decimal digits.

In the 7090, extended precision of both mantissa and magnitude can be obtained by the use of extra-cost hardware, involving additional instructions and programming effort. In the 709h, this feature has been replaced by a series of double-precision floating-point instructions which make use of the two 36-bit words which may be simultaneously fetched from memory. These instructions provide an increase in mantissa precision from 8-digit to 16-digit accuracy without an increase in the standard magnitude of 10 + 38.

Philos provides two standard instructions which enable all iterating-point arithmetic operations to be performed in double-precision mode. This produces a signed 70-bit mentions, increasing the accuracy from 10-digits, single precision, to 24-digits, double precision, without any increase in the already sufficient 10 ± 616 magnitude. The double-precision mode also enables unnormalized results to be obtained, with automatic normalization of the arithmetic registers taking place when the mode is terminated.

LOGICAL INSTRUCTIONS

The functions of AND, inclusive OR and exclusive OR may be performed by both machines. In the 7094, only the Accumulator register and a memory word are involved, but the 2000/212 can use one, two, or all three of its addressable arithmetic registers and a memory word. It should be pointed out that, of the 10 logic instructions in the 212 repetoire, all perform two-valued Boolean-Algebra operations. On the other hand, the 7094 utilizes more than half of its 1/1-instruction group to perform unique bit—complementing, exchange, sign manipulation, and end-around-carry operations which involve, in most cases, the use of the additional "P" bit of the Accumulator. These so-called logic operations cannot be performed by the 212 since it lacks the additional "P" bit involved.

DATA TRANSMISSION

The score speaks for itself. More flexible data transmission operations can be performed by the 212 with its 23 instructions than can be performed by the 709h with only 13 highly stylized data transfer instructions. The 212 permits transfer of information entirely within its arithmetic section, an operation which cannot be performed in the 709h without involving a temporary storage word in memory. An attractive feature of the 212 arithmetic section is the addressable D (or Data) register, comparable to the SR (Storage Register) or the 709h.

The addressability of the D register enables the programmer to do fast data manipulation, similar to that done in the 650, saving considerable time and instructions involving temporary storage and the attendant memory accesses.

SHIFT INSTRUCTIONS

When shifting bits in the 7094, the Sign bit of the Accumulator is never moved, but it will be altered to match the sign of the register from which the bits are shifted under long-left or long-right (LIS or LRS) shift operations. The number of bits to be shifted is modulo 256; therefore, it is possible to clear both the Accumulator and the Multiplier-Quotient registers in one operation. There is absolutely no advantage to this ability; instead, it presents a potential hazard to programming operations. Another drawback of the 7094 is that the Multiplier-Quotient register cannot be shifted as an independent register. On the other hand, the 2000/212 permits independent shifting of all three of its arithmetic registers. The number of bits to be shifted is Modulo 64; therefore, it is impossible to vacate both the Arithmetic and Quotient registers in one operation. The Sign bit of any of the three registers may be shifted when treating the bits as coded characters or may be preserved when shifting numerical data.

As an incidental note, the 212 places negative values into the registers in two's complement form. When right-shifting bits as numerical data, the sign of the arithmetic register determines the mode of the vacated bits; zeroes for insignificant leading bits in a positive number, ones for insignificant leading bits in the two's complement representation of a negative number. Thus, the validity of numerical values is preserved. In the 7094, negative values are presented in the registers and in memory words in an uncomplemented form, but considerable time is utilized in arithmetic operations by complementing the word, performing the operation, and uncomplementing the negative results for appropriate storage.

BRACHING

Branching instructions in the 709h can be generally divided into two categories: conditional skip and transfer of control. In a conditional skip instruction, if a given condition is satisfied, the next instruction is skipped and the program proceeds from that point. If the condition is not met, the next instruction in sequence is taken. Of the combined total of 37 instructions which are provided, 18 will permit conditional skipping and 18 will permit conditional transfer of control. The remaining instruction provides an unconditional transfer of control (TRA). Of the entire group of conditional branching instructions, Input-Output Control operations define the conditions for 8 instructions (2 transfer, 6 skip), sensable indicators define the conditions for another 8 instructions (5 transfer, 3 skip), and comparison of bits, words and conditions in the central processor define the conditions for the remaining group (11 transfer, 9 skip).

All of the branching instructions in the 212 provide conditional or unconditional transfer of program control. Only three instructions which are concerned solely with input-output operations, provide conditional skipping of the next instruction sequence. Branching instructions are called Jumps in the 212 and the instruction address to which a jump is to be made is indicated in the address field and in one bit of the command field due to the appearance of two instructions in one computer word. The half-word instruction is addressed as the left or right half of a full word by the inclusion of L or R in the jump instruction. Symbolic addressing of instructions does not require the programmers! attention to this detail however, since the assignment of instructions to absolute half-word locations is handled by the assembler program. In 212 branching, if a specified condition is met, transfer of control takes place, otherwise the next instruction in sequence is taken. In either case, the address of the next sequential instruction (the one that immediately follows the jump instruction) is placed

into the program-accessable Jump Address (JA) register for use if a return to the point of program deviation is desired.

A branching-instruction set in the 212 provides an attractive oneinstruction method of handling sort keys and performing related bit-testing.

The high or low order bit of the Quotient register is tested and the contents
of the register cycled one bit to the left or the right respectively, bringing
the next bit into position for testing. If the specified condition is met,
transfer of control will also take place.

INDEX REGISTER OPERATIONS

The 7094 provides 7 index registers for programmer use and are addressed 1 through 7 respectively. Since multiple tag operations were permitted in the 709 and 7090, a set of instructions are made available in the 7094 which permit multiple tag operation mode (logical ORing of two or three registers to produce an effective memory address). The 2000/212 provides 8 index registers addressed 0 through 7 or 1 thru 8 (where) = 8). Multiple tag operations are not permitted, as they are in the 7094.

In address modification operations, it must be noted that the index registers of each machine works exactly opposite to those of the other. In the 709h, the effective address produced is the difference between the instruction address field contents and the index register contents, while in the 212, the effective address produced is the sum of the contents of instruction address field and index register. To further complicate matters, the index registers of the 212 have two associated bits which, depending upon their setting, will permit automatic incrementation (by one) of the register contents after the effective address is produced, incrementation of decrementation by a variable quantity contained in the instruction address field, or no modification of the register whatsoever.

Iterative loops can be performed quite readily in both machines, however, the testing and branching instructions of the 7094 are more easy to use since the 2000/212 requires the loading of the Data register with a comparison quantity and a branching address in most cases, even though the instructions are more powerful in their oversil accomplishments. A set of instructions discussed in the summary provide the 2000/212 with the ability to repeat automatically 1, 2, 3 or 4 instructions in sequence without requiring the attendant index register modification, testing and branching instructions.

TABLE LOOK-UP

In the table-look type instructions provided for both machines, (Convert for 7094, Smaller-word/Larger-word for 212), it is best not to Look either of these gift-horses in the mouth since the care and feeding involved far outweighs the end product in many cases.

IMPUT-OUTPUT OPERATIONS

The dissimilarity between any two competitive systems is usually influstrated most graphically by the relative input-output operations that can be performed. The 7094, in magnetic tape operations, permits the writing and reading of variable-length records which can be grouped together in separate files of information. The 2000 rermits the writing and reading of fixed-length blocks of information, each of which can constitute a part of a record, a full record, several records, or even a complete file. A high-speed (2h0KC) tape unit will soon be standard equipment on the 212 and will permit up to 16 variable length records (of from 1 vord to 4096 words per record) to be written on the tape at one time instead of the new standard fixed-length-block tape units. The 7094 requires that a separate program of instructions be written for input-output operations, to be executed at the same time as the processing program when appropriate instructions are given. In the Philos 2000, a single order is set up in the Data Register which is transferred to the appropriate input-output device

by a transfer Input-Output instruction. There, the component parts of the order are seperated and are executed independent of, but simultaneously with the program being executed in the central computer.

INSTRUCTION SUMMARY

Both machines provide forms of indirect addressing wherein instruction X can call on instruction Y to provide the address of word Z that is to be utilized in the execution of instruction X. Also, both machines will accept the instruction repetoires of their predecessors since they are merely extensions of the pre-established set. IRM had to add a group of 8 instructions to permit existing 70h/809/7090 programs to be run on the 709h. Not so of Philoo, since less than 20 new instructions were merely added to the existing 210/211 repetoire.

Another programming advantage that the 212 has over the 709h is the Repeat and Double Repeat instruction group which will permit the repetition of 1, 2, 3, or h instructions in sequence and thus is a powerful aid to the performance of short iterative loops. The Repeat instruction will permit up to 4095 iterations to be performed; Double Repeat will permit up to 255 iterations.

HARDWARE HIGHLICHTS

As far as imp:t-output hardware is concerned, the 709h is equipped with one (but optionally with up to 8) data channels to which may be connected up to ten tapes, a printer, card reader and card punch, all operated on-line in programmed asynchronous mode. Disc Files, Hypertapes and real time devices are optional equipment. If they are added, and an entire array of required input-output instructions must be added to the basic instruction repetoirs.

The 2000/212 offers one or two Input-Output Processors which are similar to the 70% data channels, but to which are connected up to 32 magnetic tapes, or a combination of online tapes, switchable tapes, and Universal Buffer Controllers to which are connected printers, card systems, (reader and punch), paper tape systems (reader and punch). This combination permits either online or offline

operation of the devices attached to the Universal Buffer Controller. Magnetic Drums, Disc Files, real time devices, accounting clock, X-Y plotter, on-line paper tape, and a variety of devices are optional equipment, but none require any addition to the instruction repetoire since the input-output orders required by these devices are handled appropriately by the same basic I/O instruction.

The core memory unit of the 7094 is limited to a maximum of 32, 768 36-bit words. Philoo has brilliantly provided for expandable 48-bit word core storage in 8K, 16K, 32K and up to 16 banks of 65,536 words, putting the data handling potential of the 212 into the million-word Ferranti Atlas class. Philoo has also made provisions for program multisequencing and automatic program interrupt operations which are becoming basic necessities in complex computer-controlled systems.

Most impressive, overall, is the phenominal speed of the 212. The entire system works in asynchronous mode with a memory access cycle of 1.0 micro-seconds and variable instruction timing in the central processor. The 7094 is harnessed to a fixed timing cycle of 2 microseconds in the memory and central processing units. Only the input-output data channels operate in an asynchronous mode but they can delay execution of instructions at least one timing cycle. Both machines feature an instruction overlap since, in most cases, two instructions are fetched from memory during one access cycle, but in the 212, four instructions (two per word) are available for execution in the instruction unit as contrasted to two (one per word) instructions in the 7094.

The latest version of Fhilco's algebraic translator, ALTAC, is running on the 212 and accepting standard FORTRAN-language programs. A 7090 FORTRAN program was quoted by the Philco New York Office as being run on the 212 at what seemed to be a fantastic speed six times faster than the 7090.

A check with the Philos factory proved thus to be conservative, as the figure proved to be in the neighborhood of from ' or 8 to 1 faster.

SUMMARY

The functional characteristics of the 7094 system components remain unchanged from those of the 7090 system. All that is new is the addition or four index registers to the existing tare, 20 new programming instructions (plenty more when additional I/O units are added), and the ability to do double precision floating-point arithmetic. The basis system operating cycle has been lowered from 2.18 microseconds on the 7090 to 2.0 microseconds for the 7094 and two instructions are fetched from memory whenever possible, a feature that has always been standard on all Philos systems. The overall effect, as quoted by IEM, is to present a computer that is at the most 1.5 to 2 times faster than the 7090.

With the 212, an entirely new central computer and a high-speed memory was developed to work compatably with the standard I/O components of the 2000 system.

New high-performance tapes which will transfer 240,000 six-bit characters per second have been made an optional feature to offset the 7340 Hypertapes whose transfer rate is only 170,000 six-bit characters per second.

As to cost, it appears that the 212 will be leased for a price considerably less than a comparable 7094 system. All in all, it looks as if Philco, with the new FORD look, will give IBM's 7000 series a real run for the money.

TAME OF COMPARISONS

ARCSA	7054	2000/212
Bits per word	36 36	1.8
Decimal accuracy maintained	10 digits	14 digits
Floating-point mantissa	S, 27 bits	S, 35 bits
Mantissa decimal accuracy	8 digits	10 digits
Exponent representation	8-bit character- isuic	S, 11 bits
Exponent Magnitude	10 ± 38	10 ± 616
Double Precision Floating-Point	Yes	Yes
D. P. Mantissa decimal accuracy	1.6 digits	24 digits
Unnormalized Floating-Point	Yes	Yes
Single Addressing	Yes	Yes
Instructions per word	Cne	two
Indirect Addressing	Yes	Yes
Number of Index Registers		8
Antomatic Index Modification	No	Yes
Instruction Overlap	Yes	Yes
Asynchronous operation	No (tape channels only)	Yes
Memory size (max. words)	32% only	from 8K to
Memory access cycle	2.0 usec	1.0 usec
Tape Control Devices	8 Jata Channels	2 Input-Output Processors
No. of tapes per device	10	32
No. of tapes in simultaneous operation	l per data channel	4 per IOP
Tape transfer rate (6 bit characters/sec.)	62.5% HiDensity (729IV)	90X