

Preliminary May 1985





# PERSONAL CAD SYSTEMS

# NX-MLCP USER'S MANUAL

## PRELIMINARY

000-0075-00 May 1985

Personal CAD Systems, Inc. 981 University Avenue, Bldg. B Los Gatos, CA 95030 (408) 354-7193 Copyright c 1984 by Personal CAD Systems, Inc. (P-CAD).

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Personal CAD Systems, Inc.

Personal CAD Systems, Inc. provides this manual "as is" without warranty of any kind, either expressed or implied, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose. P-CAD may make improvements and or changes in the product(s) and/or the program(s) described in this manual at any time and without notice.

This publication could contain technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of this publication.

NX-MLCP, PC-CAPS, PC-CARDS, PC-LOGS, PC-BACK, PC-FORM, PC-LINK, PC-NODES, PC-PACK, PC-PHOTO, PC-PLOTS, PC-PRINT, POSTSIM, PREPACK and PRESIM are trademarks of Personal CAD Systems, Inc. (P-CAD).

Motorola is a registered trademark of Motorola, Inc. LOGCAP is a trademark of Phoenix Data Systems, Inc.

## CONTENTS

(

C

(

INTRODUCTION 1
<u>OVERVIEW</u> 2
COMPONENT SYMBOLS 2
LOGCAP STATEMENTS 3
LOGCAP NETLIST FORMAT 7
NETWORK STATEMENT 7
CIRCUIT INPUTS AND OUTPUTS 7
\$INPStatement
MACROCELLS AND INTERCONNECTS 8
\$ANDStatement8\$ORStatement9\$TRIBUSStatement9\$WIREDStatement10\$SUBUStatement10\$SUBUBOUTStatement12
DESIGNER NOTES 13
OPERATION 14

 $\leq$  $\bigcirc$  $\bigcirc$ 

### INTRODUCTION

The P-CAD NX-MLCP Motorola(R) IC Interface program translates the netlist for a circuit created with PC-CAPS into a LOGCAP(TM) netlist format that is compatible with Motorola's special CAD systems.

This manual provides an overview of the NX-MLCP program. It describes the program inputs and outputs, explains the format of the LOGCAP netlist output, and provides operating instructions.

Refer to the PC-CAPS or PC-LOGS user manual for concepts not explained in this manual.

### OVERVIEW

The input to the NX-MLCP interface program is a PC-NODES binary netlist output or PC-LINK single functional binary netlist output.

The output of the program is a LOGCAP component or cell netlist that describes the logic elements and their interconnections in the given circuit.

The program supports both ECL and CMOS design formats.

#### COMPONENT SYMBOLS

The NX-MLCP interface package includes special symbols which the designer needs to use to translate his schematic into a LOGCAP format. The special symbols include:

- o PADIN.SYM and PADOUT.SYM for circuit input and output pads
- o WAND2.SYM for a wired-AND with I/O pin or bidirectional pads (ECL format)
- o WOR2.SYM through WOR8.SYM for a wired-OR with from 2 to 8 inputs (ECL format)
- o TRIBUS2.SYM through TRIBUS16.SYM for a tri-state bus structure with from 2 to 16 inputs (CMOS format)

 WIRED2.SYM through WIRED8.SYM for a wired function with from 2 to 8 inputs (CMOS format).

The NX-MLCP program describes these components in statements on the LOGCAP netlist.

Refer to the appropriate Motorola documentation or consult Motorola technical support personnel for information on the use of these symbols in specific circuit designs.

### LOGCAP STATEMENTS

The basic LOGCAP statements are:

- o \$NETWORK for network identification
- o \$INP and \$OUT for circuit inputs and
  outputs
- o \$AND, \$OR, \$TRIBUS, \$WIRED, \$SUBU, and \$SUBU BOUT for macrocells and interconnects.

These statements are discussed in the following sections of the manual. An example of a schematic and the corresponding LOGCAP netlist output file is shown below.



5/85

Preliminary

\$\$\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\* ŚŚ ٠ \$\$ Copyright (C) 1985 - Personal CAD Systems Inc. \* \$\$ \$\$ NX-LCP VERSION 1.23 Mar 07 1985 Program : • \$\$ \$\$ Date : ٠ 12:56:33 PM Time : ŝŝ File In : File Out : MCACOUNT . NLT ٠ ŚŚ MCACOUNT . LCP \$\$ Format : LOGCAP LIST ŚŚ · SNETWORK SINP MRB CP PEB CEP CET PO P1 P2 P3 Sout q0 q1 q2 q3 TC SSUBU A02 UN000013 UN0 / & CEP CON1 CET SUBU RO1 INTN1 / 4 CONO UNOCOCOO CONO CON1 SSUBU RO1 INTN2 / & CONO UNOCOCOL CONO CONL SSUBU RO1 INTN4 / & CONO UNODOD25 CONO CON1 SUBU A01 UN000017 UN1 / & CET CONO SSUBU A01 UN2 UN000008 / & PEB CONO SSUBU A01 UN3 UN000010 / & CP CONO SSUBU A01 UN000011 UN4 / & MRB CONO SSUBU A01 UN5 UN000015 / & PO CONO SSUBU AO1 UN6 UN000016 / & P1 CON0

SSUBU A01 UN7 UN000004 / & P2 CONO SSUBU A01 UNS UN000002 / & P3 CONO \$SUBU RO1 INTN3 / & CONO UN000023 CONO CON1 **\$SUBU R03** INTN5 / & CON0 UN000024 UN000017 CON1 SSUBU H04 UN000014 UN9 UN000012 UN10 / & UN000026 UN000013 UN000006 UN000026 UN000013 SSUBU H04 UN000005 UN11 UN000003 UN12 / & UN000021 UN000020 UN000022 UN000021 UN000020 SSUBU H40 UN000009 UN13 UN14 UN000007 / & UN000008 UN000008 UN000015 UN000012 UN000016 UN000014 \$SUBU H40 UN000019 UN15 UN16 UN000018 / & UN000008 UN000008 UN000004 UN000003 UN000002 UN000005 SSUBU H31 UN000000 UN000026 / & UN000010 UN000011 UN000009 UN000011 SSUBU H31 UN000023 UN000021 / & UN000010 UN000011 UN000019 UN000011 \$SUBU H31 UN000025 UN000022 / & UN000010 UN000011 UN000018 UN000011 \$SUBU H31 UN000001 UN000006 / & UN000010 UN000011 UN000007 UN000011 SSUBU H59 UN000020 UN17 UN18 UN000024 / & UN000013 UN000026 UN000006 CONO UN000026 UN000006 UN000021 UN000022 SSUBU BOUT Q0 / & INTN1 SSUBU BOUT Q1 / & INTN2 SSUBU BOUT Q2 / & INTN3 **\$SUBU BOUT** Q3 / & INTN4 SSUBU BOUT TC / & INTN5

### LOGCAP NETLIST FORMAT

Refer to the sample LOGCAP netlist for examples of the following statements.

### NETWORK STATEMENT

\$NETWORK is the first line in the LOGCAP netlist output. It denotes the type of file used to generate the LOGCAP netlist.

### CIRCUIT INPUTS AND OUTPUTS

The program uses the PADIN.SYM and PADOUT.SYM components for the inputs and outputs of the circuit being modeled. Each of these components has input and output pins.

### **\$INP Statement**

A net connected to an output pin of a PADIN.SYM component is listed in the LOGCAP \$INP statement as an input signal. This signal can be viewed as the input signal to the circuit from an external source.

The format of the \$INP statement is:

\$INP INPNNAM1 INPNNAM2 INPNNAM3

## **\$OUT Statement**

If the circuit is in ECL format, a net connected to the output pin of a PADOUT.SYM component is listed in the \$OUT statement as

Preliminary

an output signal. If the circuit is in CMOS format, a net connected to an input pin of a PADOUT.SYM component is listed as an output signal.

The LOGCAP output signal can be viewed as the output signal to the external environment.

The format of the \$OUT statement is:

SOUT OUTNNAM1 OUTNNAM2 OUTNNAM3

### MACROCELLS AND INTERCONNECTS

Macrocells and interconnects are modeled by \$AND, \$OR, \$TRIBUS, \$WIRED, and \$SUBU statements in the LOGCAP netlist.

#### \$AND Statement

The program prints an \$AND statement for each WAND2.SYM component in the circuit. This symbol is only used in an ECL circuit to denote a Wired-AND component with an I/O pin or bidirectional pad with two inputs and one output.

The \$AND statement lists the names of the nets tied to the input and output pins of

Preliminary

the WAND2.SYM component and shows the number of inputs. The format of an \$AND statement is:

\$AND 0 0 OUTNNAME 2 INPNNAME INPNNAME

For example:

\$AND 0 0 WIBIDIR1 2 BIDIR11 BIDIR1

## **\$OR Statement**

 $\bigcirc$ 

The program prints an \$OR statement for each WOR.SYM component (Wired-OR) in the ECL circuit. The \$OR statement lists the names of the nets tied to the input and output pins of the WOR.SYM component and shows the number of inputs. A WOR.SYM component has one output and from two to eight inputs.

The format of an \$OR statement is:

\$OR 0 0 OUTNNAME 2 INPNNAM1 INPNNAM2 ...

### **\$TRIBUS** Statement

A \$TRIBUS statement is printed for each TRIBUS.SYM component (tri-state bus structure) in the CMOS circuit. This statement lists the names of the nets tied to the input and output pins of the TRIBUS.SYM component and shows the number of inputs. A TRIBUS.SYM component has one output and from 2 to 16 inputs.

The format of a \$TRIBUS statement is:

\$TRIBUS 0 0 OUTNNAME 2 INPNNAM1 INPNNAM2 ...

### **\$WIRED Statement**

For each WIRED.SYM function in the CMOS circuit, the program prints a \$WIRED statement. This statement lists the names of the nets connected to the input and output pins of the WIRED.SYM function and gives the number of inputs. A WIRED.SYM has one output and from two to eight inputs. The format of a \$WIRED statement is:

\$WIRED 0 0 OUTNAME 2 INPNNAM1 INPNNAM2 ...

### \$SUBU Statement

\$SUBU statements give the definition names of the components (cells) in the circuit and the names of the nets tied to the component input and output pins.

The format of a \$SUBU statement is:

\$SUBU COMPDEFNAME OUTNNAM1 OUTNNAM2 OUTNNAM3 / & INPNNAM1 INPNNAM2 INPNNAM3

Preliminary

The nets tied to the output pins are listed first. A slash (/) separates the outputs from the inputs. An "&" indicates that the list is continued on the following line.

The symbol printed for an unused pin depends on the user's selection of ECL or CMOS cell type at the start of the program (see OPERATION in this manual).

If ECL cell type is selected, the program lists an unused output pin as "UNO", "UNI", etc. It lists an unused input pin as "CONO", with the following exceptions:

- o The program prints "CON1" if the component with the unused input pin has an attribute of FTYPE="INP".
- The program prints "CON1" if the component has an attribute of FTYPE="OUT" and the unused pin is an enable pin named "E".

The following is an example of a \$SUBU statement in a LOGCAP netlist:

\$SUBU A02 UN000013 UNO / & CEP CON1 CET

If CMOS cell type is selected, the program prints a "\*" for each unused input and output pin.

and the second

......

# **\$SUBU BOUT Statement**

If the user's circuit is in ECL format, the program prints a \$SUBU BOUT statement for each output signal listed in the LOGCAP \$OUT statement. A \$SUBU BOUT statement models the input and output signals of the PADOUT.SYM components.

The format of the \$SUBU BOUT statement is:

\$SUBU BOUT OUTNNAME / INNNAME

#### DESIGNER NOTES

The NX-MLCP program allows the designer to use alternate symbols for components (cells) in an ECL circuit. Attributes of the form ALT = <filename> have been preassigned to the appropriate symbols, for example, M50 and M50A.

The P-CAD symbol libraries provided for CMOS designs allow the designer to group partial functions into a single cell. The attributes and grouping information are included in the component symbols. Use the PC-CAPS SCMD/PNUM command to assign reference designators and sections to the functions. See the PC-CAPS User's Manual for instructions.

Preliminary

#### OPERATION

To start the NX-MLCP program, type

NXMLCP

The program clears the screen and prompts for the name of the netlist input:

Net-List Filename :<Filename>.NLT

Enter the netlist filename and press [Return].

The program responds with the LOGCAP output filename:

<Filename>.LCP

Press [Return] to accept the output filename. The program will then prompt for the cell type:

Cell Type: ECL

Press [Return] to accept ECL, or use the space bar to select CMOS and press [Return].

After the cell type is entered, the program sets up the netlist database environment and generates the LOGCAP netlist output.

Program messages and errors are reported on the lower section of the screen. Use the escape key [ESC] to cancel the input or to exit from the program.



