File No. S360-01 Form A22-6881-2





- 14. 1986 - 1

Systems Reference Library

IBM System/360 Model 40

Functional Characteristics

This manual presents the organization, characteristics, functions and features unique to the IBM System/360 Model 40. Major areas described are system structure, generalized information flow, standard and optional features, system control panel, instruction timings, and channel characteristics and functional evaluation.

Descriptions of specific input/output devices used with the IBM System/360 Model 40 appear in separate publications. Configurators for the IBM 2040 Processing Unit and I/o devices are available. See IBM System/360 Bibliography, Form A22-6822.

It is assumed that the reader has a knowledge of the System/ 360 as defined in the *IBM System/360 Principles of Operation*, Form A22-6821 and the *IBM System Summary*, Form A22-6810.

SECOND EDITION

This is a major revision of, and obsoletes, Forms A22-6881-0 and A22-6881-1, and Technical Newsletters N22-0228 and N22-0291. Additional material includes IBM 2400 tape data in channel evaluation factors, autopolling data for IBM 2702, revision of 2702 worksheet example; an additional load limits table on multiplexer in burst mode is included, as is channel-to-channel feature information. Address switching has been clarified, all instruction timings (including floating-point) have been revised. An index has been added. Changes to the text are indicated by a vertical line to the left of the change; revised illustrations are denoted by the symbol \bullet to the left of the caption.

Significant changes or additions to the specifications contained in this publication are continually being made. When using this publication in connection with the operation of IBM equipment, check the latest SRL Newsletter for revisions or contact the local IBM branch office.

Requests for copies of BM publications should be made to your BM representative or to the BM branch office serving your locality.

This manual has been prepared by the IBM Systems Development Division, Product Publications, Dept. B98, P.O. Box 390, Poughkeepsie, N.Y. 12602. A form is provided at the back of this publication for readers' comments. If the form has been removed, comments may be sent to the above address.

System Description	5
2040 Processing Unit	5
Main Storage	5
Arithmetic Logic Unit	7
Local storage	7
General Registers	7
Floating-Point Registers	7
Read Only Storage	7
Channels	7
Channel-to-Channel Feature	7
Multiplexer Channel	7
Selector Channel	9
System Control Panel	9
Instruction Configurations	9
Interruption Times	9
External Interruption	9
Supervisor Call Interruption	9
Program Interruption	9
Machine Check Interruption	9
I/O Interruption	9
-	

System Control Panel 10

System Control Functions	10
System Reset	
Store and Display	10
Initial Program Loading	11
System Control Panel Controls	
Operator Controls	11
Operator Intervention Controls	13
Key Switch and Meters	17

General Channel Information	18
Channel Control	18
Channel Registers	19
Chaining	19
Fetching Channel Command Words	19
Data Chaining in Gaps	20
Late Command Chaining	20
Storage Addressing	20

Channel Implementation	21
Channel Priority	
Multiplexer Subchannels	

Concurrent Input/Output Capabilities	22
Worst Case Loads	22
Conventions for Satisfactory Channel Programs	22
Evaluating Heavily Loaded Channels	25
	~~
Selector Channel Loading	26
Overrun Test Exception	
Overrun Test Procedures	27
One Channel Overrun Tests	27
Two Channel Overrun Tests	27
Multiplexer Channel Loading	30
Multiplex Mode Considerations	20
Multiplex Mode Considerations	30
Device Load	
Device Waiting Time	30
Device Priority on Multiplexer Channel	30
Interference from Priority Devices	31
Multiplex Mode Evaluation Procedure	34
Worksheet Entries for 2821	35
IBM 2702 Considerations	35
Special Analysis of 2702 Performance	36
Synchronization Tendency of Buffer Servicing	
bynchronization rendency of Dunci Servicing	00
Channel Interference with CPU	41
Channel Interference Procedure	
Available CPU Time Example	41
System/360 Model 40 Instruction Times	
Timing Considerations	
Timing Assumptions	
Average Times	44
Legend for System/360 Timing (Average Times)	50
Fixed and Floating-Point Arithmetic, Logical and	
Branching Operations	50
Execute Instruction	
Convert Instructions	
Binary Shift Operations	51
Variable Field Length Instructions – Average Times	50
Input/Output Operations	52
Variable Field Length Instructions – Timing Formulas –	J
variable Field Length Instructions – Timing Formulas –	
Detailed Times	23
Legend for System/360 Timing (Detail VFL Times)	54
Appendix	57
Index	11]



IBM System/360 Model 40

The IBM System/360 Model 40 is one of a series of models of compatible, general purpose, data processing systems designed for commercial, scientific, communications or control applications. The Model 40 includes the advantages, characteristics and functional logic established for the System/360, as defined in the IBM System/360 Principles of Operation, Form A22-6821.

The basic structure of a System/360 Model 40 consists of a 2040 Processing Unit, main storage, and multiplexer channel with input/output devices attached to the channel through control units (Figure 1). There are five models of the Model 40 termed D40, E40, F40, G40 and H40. These five models differ only in the amount of main storage required with a 2040 Processing Unit. The significant differences are:

	PROCESSING	
IBM SYSTEM/	UNIT	
360 model	MODEL	DESCRIPTION
D40	2040D	16,384 bytes of main storage 16 multiplexer subchannels
E40	2040E	32,768 bytes of main storage 32 multiplexer subchannels
F40	2040F	65,536 bytes of main storage 64 multiplexer subchannels
G40	2040G	131,072 bytes of main storage 128 multiplexer subchannels
H40	2040H	262,144 bytes of main storage 128 multiplexer subchannels

The system control panel is located at one end of the 2040 Processing Unit. Standard features for any System/360 Model 40 include:

Multiplexer channel Standard instruction set Interval timer

Optional features for any Model 40 system include:

Decimal arithmetic instruction set Floating-point arithmetic instruction set Storage protection (store protection only) Direct control Selector channels (one or two) Channel-to-channel adapter (one per 2040) 1401/1460 Compatibility feature 1410/7010 Compatibility feature 1052 Adapter, 1052 Printer-Keyboard (console typewriter) Emergency power-off control (multisystem)

The 1401/1460 compatibility feature is optional for models E40, F40, G40, and H40. The 1311 compatibility feature is available with the 1401/1460 compatibility feature for models F40, G40, and H40.

The 1410/7010 compatibility feature is optional for

models F40, G40, and H40. The 1311 compatibility feature is available with the 1410/7010 compatibility feature.

A variety of control units and input/output devices are available for use with the Model 40. Descriptions of specific input/output devices appear in separate publications. Configurators for the I/O devices and system components are also available. See IBM System/360 Bibliography, Form A22-6822.

2040 Processing Unit

The 2040 Processing Unit contains the facilities for addressing main storage, for fetching or storing information, for arithmetic and logical processing of data, for sequencing instructions in the desired order, and for initiating the communication between storage and external devices. The 2040H occupies more floor space than the other models; otherwise the five models of the 2040 Processor Unit vary only in the capacity of the main storage unit.

The 2040 Processing Unit contains the following major components:


Main storage Arithmetic-logic unit Local storage General registers Floating-point registers Read only storage (ROS) Mutiplexer channel Selector channels System control panel

Main Storage

Main storage is available in five storage capacities as previously listed. The main storage read/write cycle time is 2.5 microseconds with access to two bytes. Byte locations are consecutively numbered starting with zero. An addressing exception is recognized when any part of an operand is located beyond the maximum available installed main storage capacity.


The Model 40 transfers information between main storage and the processing unit in units of two bytes. The storage function in main storage is possible on a one byte or a two byte basis in one storage cycle. Main storage has a small extension of special channel storage. This special channel storage is not accessible by the problem programmer and is used to store the control and status information for each subchannel attached to the multiplexer channel. The number of these special channels available to the multiplexer channel.

System Description 5



. Indicates Indicates Standard Optional Feature Feature

* The Universal Instruction Set includes the two storage protection instructions, plus the following subsets: Standard, Commercial, and Scientific A Channel-to-Channel Adapter option (one per 2040) permits interconscion of two channels. One channel position can connect to one channel position on any other IBM System/360 channel. Only one Channel-to-Channel Adapter needed per connection; it counts as a control unit on each channel.
Input/Output Control Units and devices are shown on the IBM System/360 Input/Output Configurator, Form A22-6823.



Arithmetic-Logic Unit

The arithmetic-logic unit contains a one byte wide adder-subtractor which operates with either hexadecimal or decimal values. It is capable of producing both arithmetic and logical combinations of the input data streams. Cycle time is 0.625 microseconds.

Local Storage

Local storage consists of a small high-speed core storage unit providing registers for fixed-point and floating-point storage, for channel operations, for dumping of the 2040 Processing Unit working registers by error conditions and 1/0 interrupts, and for general working storage. Only the general registers and the floatingpoint registers are addressable by the main program. Local storage cycle time is 1.25 microseconds with access to two bytes. The storage cycle time can be split cycled on occasions giving an effective access of 0.625 microseconds.

General Registers

The 16 general registers are used in address arithmetic and indexing, and as accumulators in fixed-point arithmetic and logical operations. The general-purpose registers have a capacity of one word. For some operations, two adjacent registers can be coupled together, providing a double word capacity. The general registers are implemented in local storage and have a cycle time of 1.25 microseconds per two bytes.

Floating-Point Registers

Four floating-point registers are available for floatingpoint operations. These registers are two words in length and can contain either a short (one word) or a long (two word) floating-point operand. The floating point registers are implemented in local storage and have a cycle time of 1.25 microseconds per two bytes.

Read Only Storage

The control function of the Model 40 is achieved by the use of a read only storage (Ros). The Ros is self addressable and contains predetermined information of a nondestructive nature used to control the functions of data flow, and instruction execution. Ros is not directly addressable by the main program. Modification of the unit is made by physically changing the Ros unit.

Channels

The channel directs the flow of information between the I/O devices and main storage. It relieves the CPU of the task of communicating directly with the I/O de-

vices and permits data processing to proceed concurrently with I/o operations. Data are transferred a byte at a time between the I/o device and the channel. Data transfers between the channel and storage are parallel by two bytes (half word) for selector channels, and serial by byte for the multiplexer channel. See Figure 2.

For efficiency, the channels are integrated with the processing unit and share many of its facilities. For example, the channels utilize the same read only storage for control, and use the CPU data paths for handling nearly all data and control information. A standard I/o interface provides a uniform method of attaching I/o control units to all channels, making the Model 40 adaptable to a broad spectrum of applications and devices.

Channel-to-Channel Feature

A channel-to-channel adapter is available as an optional feature. The adapter permits communication between two System/360 channels, thus providing the capability for interconnection of two processing units. The adapter uses one control unit position on each of the two channels. This feature is required on only one of the two connected channels. Only one channel-tochannel adapter can be installed on a Model 40.


If, at any time during a channel-to-channel adapter operation initiated by a Model 40 multiplexer channel, the other system fails to respond to the Model 40 within 32 seconds, the Model 40 channel disconnects and generates a machine-check interruption condition. The other system's failure to respond could be caused by its power being off, its operation in the stopped state, or by its channel being masked against an I/Ointerruption; i.e., a data transfer request or an attention condition initiated by the Model 40 is not recognized by the other system within 32 seconds.

Multiplexer Channel

The multiplexer channel is a standard feature of the Model 40. This channel is capable of controlling several low to medium speed I/o units concurrently in multiplex mode or a single high-speed unit in burst mode.

The channel facility necessary to sustain an I/o operation with an I/o device is called a subchannel. The number of multiplexer subchannels is determined by the size of the main storage unit. See Figure 2. In the multiplex mode, the multiplexer channel sustains concurrent I/o operations on several subchannels. Bytes of data are interleaved and transmitted to or from the selected I/o devices and to or from the desired locations in main storage. A maximum of eight control units may be attached to the multiplexer channel.

System Description 7



	Capacity/Number	Data Width	Access/Speed/Rate
General registers	16	1 word	1.25 R/W cycle/16 bits
Floating-point registers	4	2 words	1.25 R/W cycle/16 bits
Adder		1 byte	0.625 microsecond
Local storage			1.25 microsecond R/W cycle*
Read only storage			0.625 microsecond Rd cycle
Basic machine cycle			0.625 microsecond
Multiplexer channel Burst mode Multiplex mode Selector channel		1 byte 1 byte 2 bytes	See section on channel loading
Data transfers Processor to storage Storage to storage Selector channel to processor Multiplexer channel to processor Control unit to channel		2 bytes 2 bytes 2 bytes 1 byte 1 byte	

 \ast Can be split cycled on occasions giving effective access of 0.625 microseconds.

• Figure 2. Model 40 Data Flow Diagram and System Statistics

In burst mode, the multiplexer channel sustains one I/O operation on one subchannel. Only one I/Odevice can be selected at a time and no other device on the multiplexer channel can transfer data until the selected I/O activity has been terminated.

Selector Channel

One or two selector channels are available, as optional features, for the Model 40. The selector channel operates in burst mode only, although up to eight control units can be attached and the channel has the facilities for addressing up to 256 devices. Only one I/o device may be selected at a time on a selector channel. No other I/o device on the selector channel can transfer data until the selected activity has been terminated.

System Control Panel

The system control panel located on one end of the 2040 Processing Unit provides the switches, the keys and the lights necessary to operate, monitor and control the Model 40. The need for operator manipulation of manual controls is held to a minimum by the system design and the governing supervisory program. A detailed description of operator functions provided by the switches, keys and lights of the control panel is located in the system control panel section of this manual.

Instruction Configurations

The Model 40 is available with many different instruction configurations. The minimum configuration is the standard instruction set. The standard instruction set, with the addition of the decimal feature, comprises the commercial instruction set. The standard instruction set, with the addition of the floating-point feature, comprises the scientific instruction set. The standard instruction set, with the decimal feature, floating-point feature and storage protection feature composes the universal instruction set.

The direct control feature adds 2 additional instructions.

Descriptions of all instructions are found in the *IBM* System/360 Principles of Operation, Form A22-6821. Timing information for each of the instructions is found in the instruction timing information section of this manual.

Interruption Times

Interruption times vary for the class of interruption and the type of instruction being executed at the time of the interruption. The following information gives the interruption times for the five classes of interruptions, with examples when applicable, to show how the interruption times can vary.

External Interruption

External interruption extends from the time the external interruption is discovered to the next instruction. The time is 25.63 microseconds.

Supervisor Call Interruption

Supervisor call interruption extends from the time the supervisor call interruption is discovered to the next instruction. The time is 23.75 microseconds.

Program Interruption

Program interruption extends from the time the program interruption is discovered to the next instruction. The program interruption time is equal to or less than the following time, plus the instruction time.

 $20.63~{\rm microseconds}$ after an RR or RX instruction. $20.00~{\rm microseconds}$ after an RS or SS instruction.

Examples: Time assumes base register not equal to 0. Add 1.25 microseconds to total time if an RX instruction is indexed.

- 1. Invalid Operations
 - $00 \quad 23.75 \ \mu s$
 - 4D 29.38 μs
 - C0 23.13 μ s
 - D8 31.25 μs
 - F0 32.50 μs
- 2. Rx fixed-point full word
- $28.23 \ \mu s$
- 3. Odd or invalid instruction addresses 24.38 μ s

Machine Check Interruption

Machine check interruption time extends from the time the machine check interruption is discovered to the next instruction. The time is 572 microseconds and includes scan out and reset time.

I/O Interruption

I/O interruption time depends on the type of I/O interruption and the type of channel.

	MULTIPLEXER	SELECTOR
	CHANNEL	CHANNEL
Device end	56.88+U1 µs*	60.0+U1 µs*
Channel end	60.63 µs	40.63 µs
Program Controlled Interruption	61.88 µs	40.63 µs
(PCI)		

*See timing chart legend U_1 .

System Control Panel

The system control panel contains the switches and lights necessary to operate, display, and control the system. The system consists of the CPU, storage, channels, on-line control units, and I/O devices. Off-line control units and I/O devices, although a part of the system environment, are not considered part of the system proper.

System controls are logically divided into three classes: operator control, operator intervention, and customer engineer control. This section of the manual discusses the system control functions provided by the system control panel as well as the purpose and use of the switches and lights on the panel.

System Control Functions

Using the control panel, the operator can perform these system control functions:

1. Reset the system.

2. Store and display information in storage and registers.

3. Load initial program information.

System Reset

The system reset function resets the CPU, channels, and on-line, nonshared control units and I/O devices.

The CPU is placed in the stopped state and all pending interruptions are eliminated. The parity of the general and floating-point registers, as well as the parity of the PSW are corrected. All error-status indicators are reset to zero.

In general, the system is placed in such a state that processing can be initiated without the occurrence of machine checks, except those caused by subsequent machine malfunction.

The reset state for a control unit or device is described in the appropriate System Reference Library (SRL) publication. A system reset signal from a CPU resets only the functions in a shared control unit or device belonging to that CPU. Any function pertaining to another CPU remains undisturbed.

The system reset function is performed when the system reset key is pressed, when initial program loading is initiated, or when a power-on sequence is performed.

Programming Notes

If a system reset occurs in the middle of an operation, the contents of the PSW and of the result registers or storage locations are unpredictable. If the CPU is in the wait state when the system reset is performed, and I/Ois not working, this uncertainty is eliminated.

A system reset does not correct parity in storage but does correct parity in the registers. Because a machine check occurs when information with incorrect parity is used, the incorrect information should be replaced by loading new information.

Store and Display

The store and display function permits manual intervention in the progress of a program. The storing and/ or displaying data may be provided by a supervisor program in conjunction with proper I/o equipment and the interrupt key.

In the absence of an appropriate supervisor program, the controls on the operator intervention panel allow direct storage and display of data. This is done by placing the CPU in the stopped state, and subsequently storing and/or displaying information in main storage, in general and floating-point registers, and in the instruction-address part of the PSW. The stopped state is achieved at the end of the current instruction when the stop key is pressed, when single instruction execution is specified, or when a preset address is reached. The store and display function is then achieved through the store and display keys, the address switches, the data switches and the storage select switch. Once the desired intervention is completed, the CPU can be started again.

All basic store and display functions can be simulated by a supervisor program. The stopping and starting of the CPU in itself does not cause any alteration in program execution other than the time element involved in the transition from operating to stopped state.

Machine checks occurring during store and display functions do not log immediately, but create a pending log condition that can be removed by a system reset or check reset. The error condition, when not masked off, forces a log-out and a subsequent machine check interruption when the CPU is returned to the operating state.

Initial Program Loading

ł

Initial program loading (IPL) is provided for the initiation of processing when the contents of storage or the PSW are not suitable for further processing.

Initial program loading is initiated manually by selecting an input device with the load-unit switches and subsequently pressing the load key.

Pressing the load key causes a system reset, turns on the load light, turns off the manual light, and subsequently initiates a read operation from the selected input device. When reading is completed satisfactorily, the IPL PSW is obtained, the CPU starts operating, and the load light is turned off.

System reset suspends all instruction processing, interruptions, and timer updating and also resets all channels, on-line nonshared control units, and 1/0 devices. The contents of general and floating-point registers remain unchanged.

When IPL is initiated, the selected input device starts reading. The first 24 bytes read are placed in storage locations 0-23. Storage protection, program controlled interruption, and a possible incorrect length indication are ignored. The double word read into location 8 is used as the channel command word (ccw) for a subsequent I/O operation. When chaining is specified in this ccw, the operation proceeds with the ccw in location 16. Either command chaining or data chaining may be specified.

After the input operation is performed, the 1/0 address is stored in bits 21-31 of the first word in storage. Bits 16-20 are made zero. Bits 0-15 remain unchanged.

The CPU subsequently fetches the double word in location 0 as a new PSW and proceeds under control of the new PSW. The load light is turned off. When the I/o operations and PSW loading are not completed satisfactorily, the CPU idles, and the load light remains on.

Programming Notes

Initial program loading resembles a start I/o that specifies the I/o device selected in the load-unit switches and a zero protection key. The ccw for this start I/ois simulated by CPU circuitry, and contains a read command, zero data address, a byte count of 24, chain command flag on, suppress-length-indication flag on, program-controlled-interruption flag off, chain-data flag off and skip flag off. The ccw has a virtual address of zero.

Initial program loading reads new information into the first six words of storage. Since the remainder of the IPL program may be placed in any desired section of storage, the areas of storage reserved for the timer and PSW's may be preserved.

If the selected input device is a disk, the IPL information is read from track 0. The selected input device may be a channel-tochannel adapter connecting the channels of two CPU's. After a system reset is performed, and a read command is issued to the adapter by the requesting CPU, the adapter sends an attention signal to the addressed CPU. That CPU then should issue the write command necessary to load a program into main storage of the requesting CPU.

When the PSW placed in location 0 has bit 14 set to one, the CPU goes into the wait state after the IPL procedure (the manual, system, and load lights are off, and the wait light is on). Interruptions that become pending during IPL are taken before instruction execution.

System Control Panel Controls

System controls are divided into three logical groups identified as operator control, operator intervention and customer engineer control. Figure 3 shows the operator controls located in areas labeled B and H and operator intervention controls in areas F and G of the system control panel. The customer engineer will use all controls, but the controls in areas C and D are intended primarily for customer engineer use.

Operator Controls

Sections B and H of the system control panel contain the controls required by the operator when the CPU is operating under full supervisor control. Under supervisor control, a minimum of direct manual intervention is required because the supervisor performs operations such as store and display.

The main functions provided by the operator controls are the control and indication of power, the indication of system status, operator to machine communication and initial program loading. The controls in area H are identical in all models of the System/360.

The following table lists all operator controls and indicators by name and their implementation. All operator controls except the emergency pull switch are located in the area labeled H of the control panel shown in Figure 3. The emergency pull switch is located in area B.

NAME	IMPLEMENTATION
Emergency Pull	Pull switch
Power On	Key, backlighted
Power Off	Key
Interrupt	Key
Load Unit	Three rotary switches
Load	Key
Wait	Light
Manual	Light
System	Light
Test	Light
Load	Light

NOTE: All keys have momentary action.




Figure 3. Model 40 System Control Panel

Emergency

Pulling this switch turns off all power beyond the power-entry terminal on every unit that is part of the system or that can be switched onto the system. (Exception: In the CPU, primary power is available within the unit at CB1.) Therefore, the switch controls the system proper and all off-line and shared control units and I/o devices.

The switch latches in the out position and can be restored to its in position by maintenance personnel only.

When the emergency pull switch is in the out position, the power-on key is ineffective.

Power On

This key is pressed to initiate the power-on sequence of the system.

As part of the power-on sequence, a system reset is performed in such a manner that the system performs no instructions or 1/0 operations until explicitly directed. The contents of main storage, including the protection keys, remain preserved.

The power-on key is backlighted to indicate when the power-on sequence is completed. The key is effective only when the emergency pull switch is in the in position.

Power Off

The power-off key is pressed to initiate the power-off sequence of the system.

The contents of main storage and its protection keys are preserved, provided that the CPU is in the stopped state. The key is effective while power is on the system.

Interrupt

The interrupt key is pressed to request an external interruption.

The interruption is taken when not masked off and when the CPU is not stopped. Otherwise, the interruption request remains pending. Bit 25 in the interruption-code portion of the current PSW is made 1 to indicate that the interrupt key is the source of the external interruption. The key is effective while power is on the system.

Load Unit

Three rotary switches provide the 11 rightmost bits of the I/O address to be used for initial program loading.

The leftmost rotary switch has eight positions labeled 0-7 used for the channel address. The other two 16-position rotary switches are labeled with the hexadecimal characters 0-9, A-F, and are used for the unit address.

Load

The load key is pressed to start initial program loading. The key is effective while power is on the system.

Wait

The wait light is on when the CPU is in the wait state.

Manual

The manual light is on when the CPU is in the stopped state. Several of the manual controls are effective only when the CPU is stopped (manual light on).

System

The system light is on when the CPU usage meter or customer engineer meter is running.

Programming Notes

The states indicated by the wait and manual lights are independent of each other; however, the state of the system light is not independent of the state of these two lights because of the definition of the running condition for the meters. The following table shows possible conditions when power is on:

SYSTEM	MANUAL	WAIT	CPU	1/0
LIGHT	LIGHT	LIGHT	STATE	STATE
Off	Off	Off	*	*
Off	Off	On	Wait	Not working
Off	On	Off	Stopped	Not working
Off	On	On	Stopped,	Not working
			wait	
On	Off	Off	Running	Undetermined
On	Off	On	Wait	Working
On	On	\mathbf{Off}	Stopped	Working
On	On	On	Stopped,	Working
			wait	

* Abnormal condition

Test

The test light is on when a manual control is not in its normal position or when a maintenance function is being performed for CPU, channels, or storage.

Any abnormal switch setting on the system control panel or on any separate maintenance panel for the CPU, storage, or channels that can affect the normal operation of a program causes the test light to be on.

The following switches cause the test light to be on if any are not in their normal position:

Rate switch not to process Diagnostic control switch not to off Address compare switch not to process Channel test switch not to off Reverse data parity switch on Display lever switch not set to ROBAR MPX store switch on Disable interval timer switch on CPU check switch not to process Key-operated meter switch to CE Any manual interface switch on DSAB IRPT switch on

The test light may be on when one or more diagnostic function under control of DIAGNOSE is activated or when certain abnormal circuit breaker or thermal conditions occur.

The test light does not reflect the state of marginal voltage controls.

Load

The load light is on during initial program loading; it is turned on when the load key is pressed and is turned off after the loading of the new PSW is completed successfully.

Operator Intervention Controls

Sections G and F of the system control panel contain the controls required for the operator to intervene in normal programmed operation. These controls are intermixed with the customer engineer controls. Only operator intervention controls are described in detail.

Operator intervention controls provide the system reset and the store and display functions.

The following table lists all intervention controls and indicators by name and their implementation.

NAME	IMPLEMENTATION
System Reset	Key
Check Reset	Key
Stop	Key
Rate	Rotary switch
Start	Key
Storage Select	Rotary switch
Address	Lever switches
Data	Lever switches
Store	Key
Display	Key
Log-Out	Key
PSW Restart	Key
Address Compare	Rotary switch
CPU Check	Rotary switch
NOTE All Land Land	

NOTE: All keys have momentary action.

System Reset

The system reset key is pressed to cause a system reset; it is effective while power is on the system. A system reset resets CPU, channels, and control units to their initial state. All CPU and channel error indicators are reset to the no-error state. The CPU is placed in the stopped state, and all pending interruptions are eliminated.

Check Reset

The check reset key resets all CPU and channel error indicators to the no-error state. The check reset function can thus be considered a subset of the system reset function.

Check reset can be performed regardless of the setting of the rate switch. Error indicators remaining on after check reset must be cleared at the error source by use of appropriate manual controls.

Stop

The stop key causes the CPU to enter the stopped state and turns on the manual light. (The CPU first completes the instruction being executed at the time the stop signal is recognized, and processes all pending unmasked interruptions.) Any I/o operation in progress is completed, while the CPU is in the (manual) stop state. The key is effective while power is on the system.

Pressing the stop key has no effect when a continuous string of interruptions is performed or when the CPU is unable to complete an instruction because of machine malfunction.

Rate

This three-position rotary switch is used to indicate the manner in which instructions are to be performed. The position of the switch should be changed only while the CPU is in the stopped state. Otherwise, unpredictable results may occur. The rate switch positions and their effects are:

Process: The system starts operating at normal speed when the start key is pressed. The test light is on when the rate switch is not set to PROCESS.

Insn Step (Instruction Step): The system executes one instruction each time the start key is pressed. After each instruction is executed, all pending interruptions not masked off are taken. The CPU then returns to the stopped state. The timer is not updated when the switch is in this position.

Any instruction can be executed with the rate switch set to INSN STEP. Input/output operations are completed to the interruption point. When the CPU is in the wait state, no instruction is performed, but pending interruptions, if any, are taken before the CPU returns to the stopped state. Initial program loading is completed with the loading of the new PSW before any instruction is performed.

Single Cycle: The system executes one machine cycle each time the start key is pressed. Single cycle operates with I/O equipment to the point of initiation of the asynchronous operation. The asynchronous operation begins the next time the start key is pressed and runs to completion. The single cycle position is primarily for customer engineer use.

Start

The start key is pressed to start instruction execution as specified by the rate switch. The key is effective only while the CPU is in the stopped state.

Pressing the start key after a normal stop causes instruction processing to continue as if no stop had occurred, provided that the rate switch is in the PROC-ESS OF INSN STEP position. Pressing the start key after system reset without first introducing a new instruction address may yield unpredictable results.

Storage Select

This six-position rotary switch indicates whether the contents of main storage or one of a variety of registers are to be displayed or replaced by new data. The actual main storage or register address is given by the address lever switches. The switch is active only in the stopped state (manual light on). The storage select switch has the following settings:

MS (Main Storage): Selects a main storage location specified by the address switches.

GP (General Register): Selects a general register specified by the register-select address switches.

FP (Floating Point): Selects a floating-point register specified by the register-select address switches.

IC (Instruction Counter): Automatically selects the instruction counter register (instruction address in the psw).

PSW (Program Status Word): Selects the register containing the current program status word.

SP (*Storage Protection*): Selects the storage protection key register.

Address Switches

When used with the storage select switch, the 18 address lever switches provide a means of manually addressing a location in storage. Correct parity is automatically generated.

Addressing Main Storage: When the storage select switch is set to the MS position, the 18 address switches are used to manually address a main storage location.

When main storage is being addressed, the 18 switches represent the 18 low-order bits of a 24 bit binary address. Because the Model 40 has a maximum of 262,144 bytes of main storage, these 18 switches are sufficient for addressing all main storage locations.

The rightmost switch is the units position. Because data, in main storage, are stored or displayed a half word at a time, the units position address switch is not involved in determining the address.

When an address switch is in the down position it represents a 1 bit; when in the center or restored position it represents a 0 bit. The setting of the address switches in the correct order of 1 and 0 positions is used to represent the low-order positions of a 24 bit binary number to address main storage.

The address switches are color coded to help identify the hexadecimal digit groupings.

Selecting the General and Floating-Point Registers: Four lever switches, a subset of the address switches, are used to select one of 16 general registers (0.15) or one of four floating-point registers (0, 2, 4, 6) when used with the proper setting of the storage select switch.

With the storage select switch set to the GP position, a general (purpose) register is selected by setting its number (0-15) into the four register select switches located in positions 0, 1, 2, and 3 of byte 1. Information is displayed or stored a half word at a time for the general registers. Address switch 7, located in byte 1, is used to select the register half word. When the address switch is set in the 0 position (center), it selects the first half word; when set in the 1 position (down), it selects the second half word. Address switches 4, 5, and 6 of byte 1 are not used. The address format is:

x = no effect

Address switches – byte 1 0 1 2 3 4 5 6 7 0 1 1 1 x x x 0 1st half word general register 7 0 1 1 1 x x x 1 2nd half word general register 7 1 1 0 1 x x x 0 1st half word general register 13 1 1 0 1 x x x 1 2nd half word general register 13

When the storage select switch is set to FP (floatingpoint) position, a floating-point register is selected by setting its number (0, 2, 4, or 6) into the four register select switches located in positions 0, 1, 2, and 3 of byte 1.

Information is stored or displayed one half word at a time for the floating-point registers. Address switches 6 and 7 of byte 1 are used to select the required half word. Address switches 4 and 5 of byte 1 are not used.

The address format is:

Address switches – byte 1 0 1 2 3 4 5 6 7

x 1 1 x x x 0 0 1st half word – FP register 6 x 1 1 x x x 0 1 2nd half word – FP register 6 x 1 1 x x x 1 0 3rd half word – FP register 6 x 1 1 x x x 1 1 4th half word – FP register 6

Selecting the Program Status Word (PSW): The PSW is contained in two words occupying four locations in local storage. PSW information is displayed or stored a half word at a time; thus, four operations are required to store or display the data of a PSW.

The rsw half word is selected by setting the storage select switch in the rsw position, and by setting the number 0, 1, 2, or 3 into address switches 6 and 7 located in byte 1 of the address switches. Address switches 0, 1, 2, 3, 4, and 5 of byte 1 are not used.

The address format is:

Address switches - byte 1

 x
 x
 x
 x
 x
 0
 1st PSW half word

 x
 x
 x
 x
 x
 0
 1
 2nd PSW half word

 x
 x
 x
 x
 x
 1
 0
 3rd PSW half word

 x
 x
 x
 x
 x
 1
 1
 4th PSW half word

Selecting the Instruction Counter (IC): Setting the storage select switch to the IC position automatically selects the instruction counter. The register select switches are not required. See "Store" and "Display."

Selecting the Storage Protection Register: Setting the storage select switch to the sp position automatically selects the storage protection register (PSW protection key data). The register select switches are not required. See "Store" and "Display."

Data Switches

The storage data switches (upper group of 18 switches in panel F) are used to represent the data to be stored in the location indicated by the storage select switch and the address switches. Correct data parity is automatically generated.

The storage data switches can be used to represent a half word of information. The two leftmost switches are not used as part of the half word for customer store functions. A storage data switch in the down position represents a 1 bit and in the center position a 0 bit.

Store

The store key is pressed to store information in the location specified by the storage select switch and address switches. The key is effective only while the CPU is in the stopped state.

When the store key is pressed, the number indicated by the data switches is placed in the specified location in main or local storage or in a general or floating-point register. *Storage protection is ignored*. When the location designated by the address switches and storage select switch is not available, data is not stored.

When the storage select switch is set to MS, pressing the store key stores the data bytes represented by the data switches into the main storage location indicated by the address switches. The data bytes stored are displayed in the 18 (16 data plus two parity) storage data lights, and the address generated by the address switches is displayed in the storage address lights.

When the storage select switch is set to GP, pressing the store key stores the data bytes represented by the data switches into the general register half word addressed by the storage address switches. The data bytes stored are displayed in the storage data lights, and the address generated by the address switches is displayed in the storage address lights.

When the storage select switch is set to FP, pressing the store key stores the data bytes represented by the data switches into the floating-point register half word addressed by the storage address switches. The data bytes stored are displayed in the storage data lights, and the address generated by the address switches is displayed in the storage address lights.

When the storage select switch is set to IC, pressing the store key places the address indicated by the 18 storage address switches into the instruction address portion of the PSW. The instruction address stored is displayed in the storage address lights.

When the storage select key is set to PSW, pressing the store key places the data bytes represented by the data switches into the PSW half word addressed by the register select switches. The data bytes stored are displayed in the 16 storage data lights, and the address generated by the register select switches is displayed in the storage address lights.

When the storage select key is set to SP, pressing the store key stores the data bytes represented by the

data switches into the storage protection register (PSW protection key area). The data stored is displayed in the storage data lights.

Display

The display key is pressed to display information in the location specified by the storage select switch and address switches.

The specified data in main or local storage or in a general or floating-point register is displayed in the storage data lights.

When the designated location is not available, the displayed information is unpredictable.

The key is effective only while the CPU is in the stopped state.

Log-Out

A ROS microprogram, log-out, is automatically executed on detection of any CPU or channel error or on depressing the log-out key. Log-out is the technique of recording in main storage, the status of the CPU and channels existing immediately prior to the initiation of the log-out. The log-out area of main storage is at locations 128-384.

On completion of the log-out microprogram, the CPU checkout microprogram is automatically executed. The checkout microprogram tests and diagnoses large sections of the CPU. Any error detected by the checkout microprogram or any machine error occurring during the execution of the checkout microprogram will result in an immediate stop.

Successful execution of the checkout microprogram is followed by a system reset and a machine interruption. The machine interruption stores the current PSW in the machine check old PSW location (48) of main storage and loads the PSW from the machine check new PSW location (112) of main storage. The system at this point is returned to an operating state.

The checkout microprogram, following a log-out operation, helps to guarantee the validity of the logout information. If a log-out occurred, and the CPU is not returned to an operating state following the checkout microprogram, the validity of the log-out information could be in question.

The CPU checkout microprogram is executed under the following conditions:

After depression of system reset key

After depression of the load key

After depression of start key with diagnostic control set to CPU Immediately after a log-out operation

PSW Restart

A PSW is loaded from storage location zero and the CPU is changed from stopped to operating state.

Address Compare

The address compare switch provides a means of stopping the CPU on a successful address comparison. The process position of the switch is the normal operating position. Only the stop on MS position concerns operator intervention. The remainder of the switch positions are for customer engineer use.

The address compare switch can be manipulated without disrupting CPU operation other than by causing the address-comparison stop. When the switch is set to any position except PROCESS, the test light is on.

Stop on MS (Main Storage): When the instruction or data fetching mechanism accesses a main storage location indicated by the address set in the address keys, the processor enters the stopped state at the completion of the current machine instruction.

Programming Note

When an address not used in the program is selected in the address switches, the CPU runs as if the addresscompare switch was set to PROCESS.

CPU Check

The CPU check rotary switch provides selective control of the system upon error.

Process Position: In the normal processing mode,

if the machine check mask bit in the PSW is on, the processor will pause on an error, a log-out will occur, followed by system reset with a CPU checkout and a machine-check interruption.

Stop Position: On error detection, the CPU stops. CPU is interruptible.

Disable Position: On error detection, the error checking indication is still active but machine operation continues without log-out.

Check Restart Position: On error detection, the checker is activated and error latch is set. System reset, CPU checkout, and machine-check interruption follow.

Key Switch and Meters

The customer usage (CPU) meter and the CE meter are on panel G of the system control panel. The CE key switch controls which of these meters is to be run while the system is in operation; i.e., initiating, executing, or completing instructions including I/o and assignable unit operations. The test light is turned on when the key (meter) switch is in the CE meter position. (For other conditions, see "Test.") The system light, located on panel H, indicates when the system is in operation.

Channel Characteristics and Functional Evaluation

This channel section has three purposes. It specifies: 1. Model 40 channel implementation.

2. How to determine whether the 1/0 devices required to run concurrently by a particular application will perform satisfactorily.

3. How to determine the available CPU time during I/o operations.

General Channel Information

IBM System/360 channels transfer data between core storage and 1/0 devices under control of a channel program executed independently of the CPU program. The Model 40 CPU is free to resume the CPU program after initiating an 1/0 operation, except for burst mode operation of the multiplexer channel.

Model 40 channels may run concurrently, within the data transfer rate and channel programming conventions specified in this manual.

A major feature of the channels is their common I/o interface connection to all System/360 input/output control units. The I/o interface provides for attachment of a variety of I/o devices to a channel.

At the end of an I/o operation, the channel signals an I/o interruption request to the CPU. If not masked off, an I/o interruption occurs that places the I/o new PSW in control of the CPU. When I/o interruptions are masked, interruption requests are queued. Until honored, an I/o interruption condition is called a pending I/o interruption.

At the end of an I/O operation, a channel has information concerning the success of the operation, or details about any lack of success. The information is available to the CPU program.

Each System/360 channel has facilities for performing the following functions:

- Accepting an I/O instruction from the CPU
- Addressing the device specified by an I/O instruction
- Fetching the channel program from core storage
- Decoding the channel command words that make up the channel program

Testing each channel command word (CCW) for validity Executing CCW functions

- Placing control signals on the I/O interface
- Accepting control-response signals from the I/O interface
- Transferring data between an I/O device and core storage

Checking parity of bytes transferred

Counting the number of bytes transferred

Accepting status information from I/O devices

Maintaining channel-status information

Signaling interruption requests to the CPU

Sequencing interruption requests from I/O devices Sending status information to location 64 when an interruption occurs

Sending status information to location 64 upon CPU request

Channel Control

IBM System/360 channels provide a common input/ output interface to all System/360 control units. All control units are governed with six basic channel commands and a common set of only four CPU instructions. The instructions are:

Start 1/0

- Test channel
- Test 1/0
- Halt 1/0

All I/O instructions set the PSW condition code, and, under certain conditions, all but test channel may cause a channel status word to be stored. A test channel instruction elicits information about the addressed channel; a test I/O instruction elicits information about a channel and a particular device. Halt I/O terminates any operation on the addressed channel, subchannel, or device. None of the three instructions makes use of channel command words (ccw's).

A start I/O instruction initiates execution of one or more I/O operations. It specifies a channel, subchannel, control unit, and I/O device. It causes the channel to fetch the channel address word (CAW) from location 72. The CAW contains the protection key and the address of the first channel command word (CCW) for the operation. The channel fetches and executes one or more CCW's, beginning with the first CCW specified by the CAW.

Six channel commands are used:

- Read
- Write
- Read backward
- Control

Sense

Transfer in channel

The first three are self-explanatory.

Control commands specify such operations as set tape density, rewind tape, advance paper in a printer, etc.

A sense command brings information from a control unit into main storage concerning unusual conditions detected during the last I/O operation, and detailed status about the device. A transfer in channel (TIC) command specifies the location in main storage from which the next ccw in the channel program is to be fetched. A TIC may not specify another TIC. Also, the CAW may not address a TIC.

Each ccw specifies the channel operation to be performed and, for data transfer operations, specifies contiguous locations in main storage to be used. One or more ccw's make up a channel program that directs a channel operation.

Channel Registers

System/360 channels maintain the following channel control information for each 1/0 device selected for operation:

Protection key (when applicable)

Data address

Identity of operation specified by command code ccw flags

Byte count

Channel status

Address of next ccw

A selector channel has only one set of registers for the above information because it operates with only one I/O device at a time.

On a multiplexer channel, the listed information must be maintained for each subchannel in operation. Storage for this information is provided by special channel storage that is not directly addressable. Each subchannel has provision in channel storage for channel register information. When a particular subchannel is selected by a start I/O instruction and a channel program initiated, the channel storage locations for the subchannel are loaded with the information necessary for operation of the subchannel.

The channel refers to channel storage in order to communicate with a device and with main storage. At each cessation of activity in a subchannel, its particular area in channel storage contains updated information, and the multiplexer channel is available for operation of another subchannel. The sharing of facilities by the multiplexer channel and the CPU is shown in Figure 4.

Chaining

A single ccw may specify contiguous locations in main storage for a data transfer operation, or successive ccw's may be chained together to specify a set of noncontiguous storage areas. Chaining to the next ccw is caused by the presence of a flag bit in a ccw.

In data chaining, the address and count information in a new ccw is used; the command code field is ignored.




Figure 4. Equipment Sharing by Model 40 CPU and Multiplexer Channel

Entire ccw's, including the command code field, may also be chained together for use in a sequence of channel operations. Such coupling is called command chaining, and is specified by a different flag bit in a ccw. Command chaining provides additional control information for operation of a device.

Data chaining has no effect on a device, as long as the channel has sufficient time to perform both data chaining and data transfer for the device.

In this manual, when a device is said to data chain, it means that the channel program for the device specifies data chaining.

Fetching Channel Command Words

The channel must fetch a new ccw whenever a ccw specifies data chaining, command chaining, or transfer in channel (TTC). The extra control activity caused by these operations takes time and diminishes a channel's ability to do other work.

A data chaining fetch usually occurs while a channel also has a data transfer load from the same device. The time required to fetch the new ccw necessarily limits the interval of time available for successive data transfers through the channel. An absence of data chaining ordinarily permits a channel to operate with a faster I/o device. Similarly, when a channel is not transferring data, a data chaining operation has a lesser impact on channel facilities.

Data Chaining in Gaps

For direct access storage devices, such as IBM 2311 Disk Storage or IBM 2303 Drum Storage, formatting write commands cause the control unit to create gaps between count, key, and data fields on the recording track. Read, write, and search commands that address more than one of the fields may specify data chaining to define separate areas in main storage for the fields.

The gaps on a track have significance to channel programming considerations for direct access storage devices. The channel does not transfer data during the time a gap is created or passes under the readwrite head, and this time is sufficient for a Model 40 to perform a command chaining or data chaining operation.

Command chaining ordinarily occurs only during gap time, but data chaining may occur during gap time or while data is being transferred. A data chaining operation occurring during gap time has a lesser impact on channel facilities than when data transfers also occur. If a channel program for a direct access storage device calls for data chaining only during gap time, the device's overall load on channel facilities is significantly less.

When a direct access device is said to data chain in a gap, the reference is to a gap other than a gap following a data field. The latter gap causes a device end indication and command chaining is used in such a gap if the transfer of more information is desired. A device end occurring in the absence of a ccw specifying command chaining results in termination of the operation. When command chaining continues the operation, the status information available at the end of the operation relates to the last operation in the chain.

While reading, an attempt to data chain in a gap following a data field causes an incorrect length indication in the channel status byte.

Late Command Chaining

Operation of direct access devices, such as disk storage, requires the use of command chaining. Between certain operations, such as the search for a record identification key and the reading of a data field on a direct access storage device, the control unit has a fixed time interval during which it must receive and execute a new command. If activity on other channel(s) causes too much delay in initiation of the operation specified by the new command, the channel program is terminated and an I/o interruption condition occurs.

Storage Addressing

When data chaining, the beginning and ending byte addresses and the minimum number of bytes transferred are factors in the maximum data rates that different System/360 channels can sustain. If the storage width of larger models and the possibility of using faster I/O devices are kept in mind when writing channel programs for small models, better performance will be obtained when the programs run on larger models or with faster I/O devices.

For example, a tape operation at a 30 kb (kilobyte) data rate may data chain with a byte count of one on a Model 30 with one selector channel, but the same tape operation cannot be performed at 90 kb on a Model 40. In this instance, the use of a larger count for data chaining would permit the Model 40 to execute the channel program at 90 kb.

Data chaining and other aspects of channel programming compatibility for the various models of System/360 are discussed in "Conventions for Satisfactory Channel Programs." The Model 40 has two types of channels. One or two selector channels are optional; the multiplexer channel is standard.

Each selector channel provides a path for moving data between storage and a selected 1/0 device. It has its own address register and data buffers. Provision is made for as many as 256 device addresses. A selector channel on the Model 40 has buffering to move data to or from storage one or two bytes at a time. Data goes to or from an 1/0 device one byte at a time.

All channels on the Model 40 are integrated with the 2040 Processor and share part of the CPU facilities. Channel operations are overlapped with CPU operations except for burst mode operations on the multiplexer channel. A multiplexer channel has a single data path that may be monopolized by one I/o device or shared concurrently by many selected I/o devices. Transfer of a byte on the multiplexer channel requires use of CPU facilities. When a single device pre-empts multiplexer channel facilities, the operation is in burst mode. During such operation, CPU facilities are used for data transfer; no instruction may be executed.

As many as eight control units may be attached to a channel. A control unit determines whether its operation on the multiplexer channel is in burst mode or in multiplex mode. All selector channel operations are in burst mode.

Channel Priority

Priority for allocation of Model 40 CPU facilities is in this order:

- 1. Machine check interruption handling
- 2. Selector channel data transfer
- 3. Selector channel data chaining
- 4. Selector channel command chaining
- 5. Multiplexer channel operation
- 6. CPU operation

Selector channels 1 and 2 alternate priority, except that selector channel 1 is favored when both request service during a CPU cycle.

Multiplexer Subchannels

When multiple I/O devices concurrently share multiplexer channel facilities, the operations are in multiplex mode. Each device in operation is selected, one at a time, for transfer of a byte or a few bytes to or from main storage. Bytes from multiple devices are interleaved together and routed to or from desired locations in main storage. Thus, the multiplexer channel data path is used by one device for transfer of one or a few bytes of data and then another device uses the same data path. The sharing of the data path makes each device to appear to the programmer as if it has a data path of its own. This leads to calling a device's share of the data path as a subchannel. Each data path available to a programmer is called a subchannel.

The numbering scheme for multiplexer subchannels relates to 1/0 device addresses; the device address assigned to each device determines the subchannel that controls its operation. For an unshared subchannel, one device address is used. A shared subchannel permits use of several device addresses. The devices share a single control unit, which connects them to the shared subchannel. The devices may be selected for use one at a time, but may not be selected concurrently.

Device addresses zero to less than 128 refer uniquely to the correspondingly numbered unshared subchannels. Devices addressed 128-255 are assigned to shared subchannels 0-7 in eight groups of 16. For example, subchannel zero may be used by device addresses 000 or 128-143, and subchannel 1 may be used by device addresses 001 or 144-159, etc. Thus, each shared subchannel 0-7 has 17 different device addresses. Unshared control units may use shared subchannel addresses in the lower range; shared control units use addresses in the higher range.

The maximum number of multiplexer channel device addresses is 128 in the shared range, plus the number of uniquely addressed subchannels provided by the system. In the listing below, the Model D40 has 16 multiplexer subchannels; eight are shared subchannels (addresses 0-7 and 128-255) and eight are unshared subchannels (addresses 8-15).

			SHARED	UNSHARED
			SUBCHANNEL	SUBCHANNEL
	SUB-	I/O DEVICE	I/O DEVICE	I/O DEVICE
MODEL	CHANNELS	ADDRESSES	ADDRESSES	ADDRESSES
D40	16	0-15, 128-255	0-7, 128-255	8-15
E40	32	0-31, 128-255	0-7, 128-255	8-31
F40	64	0-63, 128-255	0-7, 128-255	8-63
G40	128	0-255	0-7, 128-255	8-127
H40	128	0-255	0-7, 128-255	8-127

Each I/O device in operation places a load on its channel facilities. The magnitude of a load depends on a device's channel programming and its data transfer rate. In this manual, numeric factors are used to relate the loads caused by operation of I/O devices to the channel's abilities to sustain concurrent operation of the devices.

One or more numeric factors are specified for each I/O device and channel available with a Model 40. The numeric factors are referenced from tables in this manual and used in arithmetic procedures that indicate satisfactory or less than optimum operation for specific Model 40 input/output configurations.

Several procedures are provided for evaluating a configuration of I/O devices for concurrent operation on Model 40 channels. Channel programming considerations are included. Use of the basic procedures will suffice to find an indication of satisfactory operation for most configurations; the more detailed procedures are used only for configurations that approach or temporarily exceed Model 40 input/output capabilities.

Worst Case Loads

The evaluation factors and procedures allow for a worst case situation when the most demanding devices in the configuration all make their heaviest demands on Model 40 I/o capabilities at the same time. Such a situation may not occur frequently, but it is the situation that the evaluation procedures place under test. If a particular configuration fails to pass testing, one or more devices may be expected to incur overrun or loss of performance during the worst case situation.

Overrun

Overrun occurs when a channel does not accept or transfer data within required time limits during a read, read backward, or write operation. This data loss may occur when the total channel activity initiated by the program exceeds channel capabilities. Depending on the device, it may halt operation, or it may continue transferring data until the end of the block is reached.

An overrun causes a unit-check indication in the channel status word. An I/o interruption condition is generated at the conclusion of the operation. The cause for the unit check is indicated by turning on bit 5 of sense byte zero, the overrun bit, for subsequent sense and interrogation.

Loss of Performance

Overrun occurs only on unbuffered 1/0 devices. Buffered devices are not subject to overrun. Instead, when buffer service is not provided within required time limits, the device merely waits for channel service. While it is waiting, the device is said to incur a loss of performance.

Conventions for Satisfactory Channel Programs

Execution of a channel program causes a load on channel and system I/o facilities. Some I/o devices require execution of a chain of commands, preparatory to transfer of a data block. However, the impact of the load caused by a channel program is not a simple function of the number of commands used: the sequence in which particular types of commands appear in a channel program is also a factor.

A type of command particularly significant to sequencing considerations are control commands that are executed at electronic speeds, and which do not cause any mechanical motion. Such commands are executed as immediate operations and provide device end in the initial status byte. When command chaining is specified in such an immediate operation, channel facilities are not disengaged from the channel program until such a chain ends or a command causing mechanical motion or data transfer is executed. Therefore, when immediate operations with device end in the initial status byte are chained together, fetching and execution of the ccw's may cause a heavy load on channel facilities. Such a load may cause excessive delay in channel service to one or more devices in the 1/0 configuration with resultant overrun or loss of performance. For example, a chain of no-op commands can contribute heavily to a channel overload situation that would not otherwise have occurred. Such a programming convenience may cause a severe overrun situation for concurrently operating devices.

Another aspect of the way in which ccw sequencing considerations affect channel capabilities is their effect on a channel's data transfer capabilities. For example, if a command causing data transfer does not specify data chaining, a channel is able to transfer data at a faster rate, without overrun, than if data chaining is specified.

Data Chaining Considerations

A System/360 user is free to specify data chaining in channel programs whenever he chooses to do so. The

channel evaluation procedures and tables in this manual provide guidance in considering data chaining operations.

The factors in Table 1 allow for data chaining on the 2702 and as specified for other devices, with exclusion of allowance for data chaining on telegraph controls on a 2702. The other 2702 factors in Table 1 assume a count of 32 for data chaining. (Tables 1-5 are part of the Appendix, which has been placed at the end of this manual so that it can be removed for easy reference.)

To obtain maximum compatibility for data chaining channel programs, addressing resolution on double word boundaries and byte counts of 16 or greater are necessary. These parameters are assumed by the channel evaluation procedures in this manual. The procedures allow for computing proper priority load values for data chaining counts other than those specified in Table 1.

Relationship of Conventions and Evaluation Procedures

The evaluation procedures are premised on channel programs having command sequences that provide efficient operation of 1/0 devices and avoid unnecessary loads on channel facilities. Channel programming conventions have been established to guide 1/0 programmers in avoiding overrun situations.

Observance of channel programming conventions is fundamental to the selection of an I/O configuration that will permit concurrent operation of I/O devices in a satisfactory manner. The channel programming conventions described below are integral to the channel evaluation procedures. An evaluation yielding an indication of satisfactory channel performance is not dependable when channel programs written in violation of the conventions are used.

Scope of Conventions

1. The conventions relate to the sequence in which certain types of commands may be executed, and not to their sequence in main storage.

2. The conventions define four classes of commands and the sequence in which they may be used.

3. The command sequences provided by the conventions are different for different types of devices. Sequences are provided for these devices:

Direct access storage devices - 2302, 2311, 2321, 7320

Tape units – series 2400

Card units - 1442, 2501, 2520, 2540 Printers - 1403, 1443

Console -1052

Communication adapters - 2701, 2702

Sequences for other devices will appear in a subsequent publication.

4. The conventions relate to all the commands in a

chain, including the ccw addressed by the cAw and the terminating ccw that does not specify any chaining.

5. The conventions do not relate to commands addressed by the cAw which do not specify any chaining.

6. The conventions relate only to the avoidance of overrun; they do not define invalid command sequences that are rejected by a channel, such as TIC to TIC, or that are rejected by a control unit. CCW sequences causing command reject are specified in the I/o device manuals.

Note that item 4 is of particular interest to I/O programmers working on segments of a single channel program: the rules are not susceptible to abrogation when one segment is chained to another segment.

The channel programming conventions in this manual are recommended to System/360 users, particularly in a multi-programming environment where a programmer is not aware of the overall load on channel facilities. Where a programmer controls or has knowledge of all I/o activity, he may establish somewhat less restrictive channel programming conventions of his own which may be particularly suited to his application and configuration.

Also, channel programs used infrequently, such as error routines, may have small probability of contributing to channel overload. For such routines, deviation from the conventions may be considered, and not found inappropriate.

Classes of Commands

The conventions establish four classes of commands. Commands that always cause mechanical motion are in one class. The other three classes encompass commands that are always executed at electronic speeds, plus commands that are sometimes executed at electronic speeds. An example of the latter is rewind, which is executed at electronic speed when tape is already at load point. The three classes of commands having electronic-speed properties differ in the length of time required for their execution.

The conventions for the different devices specify classifications for the specific commands pertinent to each device.

The conventions define the four classifications by the sequence in which they may precede or follow other commands:

Class A Commands: These commands may be chained in any order, without restriction. Class A commands cause mechanical motion.

Class B Commands: Only one Class B command may be chained between two Class A commands:

 $\rightarrow A \rightarrow B \rightarrow A =$ permissible command chaining sequence $\rightarrow A \rightarrow B \rightarrow B =$ command chaining sequence excluded by conventions

Concurrent Input/Output Capabilities 23

A Class B command may be substituted for a Class C or Class D command.

Class C Commands: A Class C command may appear only once in a channel program, and then only as the first command in a channel program; a Class C command may appear only in the location specified by the caw:

A Class B command may be substituted for a Class C command:

 $CAW \rightarrow B \rightarrow A \rightarrow B \rightarrow A \rightarrow B$. = permissible program

Class D Commands: A Class D command may appear only as the last command in a channel program; it may not specify any chaining:

 $CAW \rightarrow X \rightarrow X \rightarrow D$. = permissible program

 $CAW \rightarrow X \rightarrow D \rightarrow A$. = program excluded by conventions A Class B command may be substituted for a Class D command.

Some devices have conventions that exclude specific sequences of commands not excluded by the classifications above.

Some of the devices have conventions that allow a specific command sequence to be substituted for a single command of a specified class.

Command Classifications for I/O Devices

The rules below define classifications for specific commands used with a particular device. The bit pattern for each command code byte is specified to provide positive identification of commands.

Commands not classified may not specify any chaining and may be placed only in the location specified by the caw. Each such command thus constitutes an entire channel program in which it is the only command. The sense command is used in this manner for all devices.

Direct Access Storage Devices: These command classifications are valid for all devices attached to a 2841 control unit.

ands (an	y order):	
XX XX10		
XX XX01		
000 1111		
001 0011	(Class A on 2311 only)	
000 0011	(NoOp may be used only wh preceded by a formatting wr 0001 XX01 or 0000 0001)	
	XX XX10 XX XX01 000 1111 001 0011	XX XX01 000 1111 001 0011 (Class A on 2311 only) 000 0011 (NoOp may be used only wh preceded by a formatting wr

Class B commands (not more than one between Class A commands):

,			
TIC	XXXX	1000	
SEEK	∫0000	0111	
SEEK	{0000 }000X	1011	

These command chains have the properties of a single Class B command:

TIC \rightarrow SEEK	XXXX 1000 \rightarrow	{0000 }000X	0111 1011
SEEK \rightarrow TIC	$ \begin{array}{ccc} 0000 & 0111 \\ 000X & 1011 \end{array} \} \rightarrow $	XXXX	

Class C commands (first ccw in program). These command chains have the properties of a single Class C command:

Seek
$$\rightarrow$$
 Set File Mask \rightarrow TIC $\begin{array}{c} 0000 & 0111 \\ 000X & 1011 \\ 0001 & 1111 \rightarrow \end{array}$ XXXX 1000

Class D commands (last ccw in program):

NoOp 0000 0011 (except when preceded by a formatting write)

Restore 0001 0111 (NoOp on other than 2311) **Excluded chains:**

SEARCH \rightarrow TIC \rightarrow WRITE $\begin{array}{c} X011 & 0001 \\ X010 & 1001 \end{array}$

XXXX
$$1000 \rightarrow 0000$$
 X101

Data chaining may propagate through a TIC command for gap-only data-chaining, as described in the "Data Chaining in Gaps" section of this manual.

Series 2400 Tape Units

TIC

Class A commands (any order):

Read	XXXX	XX10
Write	XXXX	XX01
Read backward	XXXX	1100
Forward space	0011	X111
Backspace	0010	X111
Write tape mark	0001	1111
Erase gap	0001	0111

Class B commands (not more than one between Class A commands):

XXXX 1000

Class C commands (first ccw in program):

Set Mode XXXX X011

This command chain has the properties of a single Class C command:

XXXX X011 \rightarrow XXXX 1000 Set Mode \rightarrow TIC

Class D commands	(last ccw	in program):
Rewind	0000	0111
Rewind and Unload	0000	1111
NoOp	0000	0011

Mixed Mode Seven-Track Tape Operations: A routine may be used to select a tape unit, set its density mode, and then TIC to a desired channel program:

SIO \rightarrow Set Mode) Class C TIC ∫ sequence

The conventions require the ccw addressed by the TIC to be Class A.

If the tape applications involve mixed mode seventrack operations, the programmer may make provision for placing the proper set mode command in the location addressed by the CAW before SIO is issued, or the programmer may begin each channel program addressed by the TIC with an appropriate set mode command. Such an additional set mode command violates the convention for Class C commands, and causes an additional load on channel facilities. Provision for the extra load is made in the multiplex mode evaluation procedure in this manual by use of a set mode load factor.

Card Units (1442, 2501, 2520, 2540)

Class A commands (any order):

READ XXXX XX10 WRITE XXXX XX01

Class B commands (not more than one between Class A commands):

TIC XXXX 1000

Class C commands (first ccw in program):

CONTROL XXXX XX11

Class D commands (last ccw in program): CONTROL XXXX XX11

Printers (1403, 1443)

Class A commands (any order): WRITE XXXX XX01

Class B command (not more than one between Class A commands):

TIC XXXX 1000

Class C commands (first ccw in program): CONTROL XXXX XX11

Class D commands (last ccw in program): CONTROL 0000 0011

Console (1052)

Class A commands (any order):

Read inquiry00001010Write auto carriage return00001001Write inhibit carriage return00000001

Class B commands (not more than one between Class A commands):

XXXX 1000

Class C commands:

Not applicable

TIC

Class D commands (last ccw in program): Control XXXX XX11

Communication Adapters (2701, 2702): Data chaining with or without TIC may be used for these adapters.

Class A commands (any order):

Write		ר ר		
Dial		L	XXXX	VV01
Break		ſ	лллл	7701
Diagnostic	write	J		
Read		٦		
Prepare		1		
Inhibit		}	XXXX	XX10
Search				
Diagnostic	read	J		

Class B commands:

Not applicable

Class C commands (first cow in program):

Control* XXXX XX11

Class D commands (last ccw in program):

 Control*
 XXXX
 XX11

 *For a communication network of switch-type terminals, these two control commands are Class A:

 Disable
 0010
 1111

 Enable
 0010
 0111

Evaluating Heavily Loaded Channels

In evaluating an I/o configuration for successful operation under worst case conditions, consideration may be given to toleration of occasional overloading. A need to restart an operation due to an occasional I/o interruption may not be unduly objectionable and/or reduction in performance of some I/o devices may be insignificant in many applications.

Concurrent operation of multiplex mode devices important to an application may be assured by giving them higher priority than devices having less importance, or, higher priority may reduce the frequency of overrun or loss of performance incurred by a device.

When evaluating the performance of a system susceptible to channel overload conditions, consideration should be given to the relative ease of restarting an interrupted I/o operation. For example, an overrun on a communication line coupling two CPU's is handled more readily than a read overrun on a card read punch. Preferential priority may be given to devices that require manual intervention in response to an overrun condition.

Some circumstances may make it desirable to place devices with heavy load factors on the same selector channel, rather than on separate selector channels, in order to preclude interference with each other.

Evaluations should not ignore the characteristics of IBM Programming Systems packages:

1. Operating System/360

2. Tape Operating System

3. Disk Operating System

4. Basic Operating System

5. Basic Programming Support

These programs will attempt to execute any start I/o instruction for which the channel and device are available. The programs that permit concurrent operation of more than one device on a multiplexer channel will not, however, initiate a burst mode operation on the multiplexer channel while any device subject to overrun is in operation on the multiplexer channel.

Selector Channel Loading

The impact on a selector channel of a load caused by operation of an unbuffered 1/0 device depends on the device's data transfer rate and on:

Whether the device data chains

Whether the device data chains and also uses TIC's Whether the other selector channel data chains

The data chaining and TIC considerations give rise to several selector channel program relationships. Provision has been made for the various situations by specifying five different load factors for each unbuffered selector channel device. The first two load factors relate to channel capabilities and the other three load factors relate to the input/output capabilities of the system:

Data Load on Channel (data load factor).

Data Chaining Load on Channel (DC load factor).

System Load Case 1

Device under test data chains; the other device does not data chain (C-1 factor).

System Load Case 2

Device data chains; other device data chains with or without transfer in channel (TIC) operations (C-2 factor).

System Load Case 3

Device data chains and use TIC's; other device may be performing any type of channel operation (C-3 factor).

Each device's five factors appear in Table 1. They are arranged and identified in this left-to-right sequence of column headings:

CHAN	NEL LOAD	SYSTEM LOAD			
		C-1 C-2 C-3			
Data Load	DC Load	DC NO DC	DC DC	DC & T ANY	

The values in the table for the two channel load factors and the three system load factors assume a minimum byte count of seven, with no restriction on the byte addresses of the first and last bytes in a block.

One or more of the five load factors are used in test procedures that ascertain whether a particular selector channel configuration will run satisfactorily or not. The test procedures consider operation of one selector channel only, or concurrent operation of both selector channels.

When both channels are desired to run concurrently, each device is tested against overloading its channel. Maximum selector channel load handling capabilities are specified in Table 5 for use in the test procedures. For satisfactory operation, the applicable channel load limit factor from Table 5 must not be exceeded by the load computed for a device being considered in a test procedure. If exceeded, overrun is indicated.

In addition, if either or both of the pair of devices on selector channels desired to run concurrently use data chaining, the pair is tested against overloading the input/output facilities of the system. For the latter test, a system load sum is computed. If it is not greater than the system load limit factor of 100, satisfactory operation is indicated. Otherwise, overrun is indicated.

Note that a system load sum vs system load limit test is performed whenever data chaining is used on one or both channels; data chaining on one channel has an effect on the other channel.

An exception to the preceding paragraph exists: when the exception consideration described below is applicable to both of a pair of devices operating concurrently, their evaluation need not include the system load sum vs system load limit test.

Overrun Test Exception

Under certain circumstances, the load on channel facilities caused by data chaining may be ignored in testing for channel overload. It then is not a consideration in selecting a load factor or a selector channel load limit. The exception is valid only for direct access storage devices that are programmed in a certain way.

A channel program for direct access storage devices, such as IBM 2311 Disk Storage, must specify command chaining and it may, of course, specify data chaining operations. The time it takes a gap on a track to pass a read-write head on one of these devices is sufficient for the channel to perform a data chaining operation. Gap time occurs in such operations as "write count key and data": gap time occurs between writing the count and the key, and between writing the key and the data.

If the program causes data chaining to occur only during gap time, the data chaining load on channel facilities will not be additive to the device's data transfer load. Therefore, data chaining that occurs only during the gap time may be ignored in testing the channel against overrun. This gap-only data chaining cannot be ignored, however, in testing the other channel for overload, if the other channel is using data chaining other than in gaps. When both devices are direct access storage devices, and data chaining occurs for each device only during gap time, no system load sum vs system load limit test need be made. It is necessary only to test each direct access storage device's data load against overloading its own channel, without regard to the effect on each other.

The overrun test exception for direct access storage devices has four rules which are:

1. That gap-only data chaining may be ignored in testing the channel against overload.

2. That gap-only data chaining on one channel may not be ignored when testing the other channel against overload, if the other channel is data chaining.

3. That if gap-only data chaining occurs on both channels, neither data chaining need be considered.

4. That whenever data chaining is ignored, only the device's data load and the selector channel no DC load limit is used in testing the channel receiving the benefit of the exception consideration.

Use of the overrun test exception is demonstrated in some of the test procedure examples given in this manual.

Overrun Test Procedures

Two selector channel test procedures for unbuffered devices are given: one for operation of one channel and one for operation of two channels. They are similar; for the sake of clarity, each is presented separately, with examples.

Each procedure has been broken into numbered steps that facilitate discussion and illustration of examples. Once understood, the procedures may be used rapidly, without specific attention to every numbered step.

One Channel Overrun Tests

The test procedure for operation of only one selector channel is performed for each device on the channel that can be overrun.

The test procedure considers three situations:

- Situation 1 No data chaining: The device's data load factor value from Table 1 is compared with the channel load limit of 60 from Table 5.
- Situation 2 Data chaining: The device's DC load factor value from Table 1 is compared with the channel load limit of 50 from Table 5.
- Situation 3 Data chaining and TIC: The device's DC load factor value from Table 1 is compared with the channel load limit of 40 from Table 5.

For satisfactory operation of the device, the load value used in the comparison must not be greater than the selector channel load limit specified. A failure to pass the test indicates overrun for the device during worst case conditions. In the following examples only one channel is in operation on a Model 40. Two types of devices are attached:

IBM 2401 Model 3 Tape Unit

IBM 2311 Disk Storage

Channel programming considerations are as specified in the examples.

Situation 1 Example

Model 40 – one selector channel only. Device – IBM 2401 Model 3, 90 kb, no chaining. Device load factor from Table 1 = 15.3. Selector channel no DC load limit = 60.

The device load is not greater than the pertinent limit; satisfactory operation is indicated.

Situation 2 Example

Model 40 – one selector channel only. Device – IBM 2401 Model 3, 62.5 kb, data chaining. DC load factor from Table 1 = 11.5. Selector channel DC load limit = 50.

The device load is not greater than the limit; satisfactory operation is indicated.

Situation 3 Example

Model 40 - one selector channel only.

Device – IBM 2311 Disk Storage, 156 kb, data chaining and TIC.

DC load factor from Table 1 = 30.4.

Selector channel DC and TIC load limit = 40.

The device load is not greater than the limit; satisfactory operation is indicated.

Exception Example

Model 40 - one selector channel only.

Device – IBM 2311 Disk Storage, 156 kb, data chaining and TIC.

Channel program data chains only during gap times.

This configuration is the same as used in the Situation 3 example, but, because the direct access 2311 data chains only during gaps, the data chaining is ignored:

Data load from Table 1 = 20.3. Selector channel no DC load limit = 60.

These factors are the same type used in a Situation 1 test. The operation performed is the same as in the Situation 3 example, but, because data chaining is ignored, a smaller load value is compared with a larger load value.

Two Channel Overrun Tests

The test procedure for operation of two selector channels is presented here in six numbered steps that aid comment upon examples; in practice, attention need not be focused on every numbered step.

The overrun test exception for direct access devices, previously discussed, is valid.

load limit is performed for each device in each pair of devices desired to run concurrently. The step 6 comparison of system load sum to system

load limit is performed for each pair of devices desired to run concurrently whenever either or both devices data chain (subject to overrun test exception).

The step 3 comparison of channel load to channel

Steps in Test Procedure

Step 1. Assign device identity to each channel for devices to be tested.

Step 2. Reference each device's data load factor from Table 1.

Step 3. For each device that data chains, reference its data chaining load factor (DC load) from Table 1.

Step 4. Reference each channel's channel load limit data chaining factor from Table 5. If a device does not data chain, compare its data load with its channel load limit. If a device data chains, compare its DC load with its channel load limit. For optimum operation, the factor selected may not exceed its channel load limit. Otherwise, overrun is indicated for one or more devices in the I/O configuration, multiplexor channel device(s) in operation not excepted.

If neither device data chains, the test has been completed. If either device data chains, the following steps are performed:

Step 5. Reference each data chaining device's system load Case 1, 2, or 3 (C1, C2, or C3), as applicable, from Table 1.

Step 6. To each factor found in step 5, add the data load factor from the other channel. The sum is the system load sum.

Step 7. Compare each system load sum found in step 7 with the system load limit of 100.

For optimum operation, no system load sum may exceed 100. Otherwise, overrun is indicated for one or more devices in the I/O configuration, multiplexor channel device(s) in operation not excepted.

Example Configuration

In the following examples, IBM 2401, Model 3 Tape Units and IBM 2311 Disk Storage units are attached to each selector channel.

All channel programs for the 2311 direct access storage device data chain only in gaps; the overrun test exception will apply in the 2311 examples. Data chaining and transfer in channel considerations for the 2401-3 tape unit are as specified in the examples (DC indicates data chaining; no DC indicates its absence).

Case 1 Example:

	CHANNEL 1	CHANNEL 2	
Device	2401-3, 90 kb,	2401-3, 90 kb	, Step 1
	DC	no DC	
Data load*	15.3	_15.3	Step 2
DC load*	17.2	/)	Step 3
Channel load limit**	32. 🆌 🔎 +	- 40 🗡	Step 4
			compare
System load case 1(C	1)* 40.7		Step 5
	and the same state		
System load sum***	56.0 (15.3-	⊢40.7)	Step 6
System load limit****	* * 100.0		Step 7
			compare

* From Table 1 ** From Table 5

*** Tested channel system load plus opposite channel data load

**** Fixed value = 100

The tests indicate satisfactory operation. In the absence of data chaining on channel 2, a system load sum is not computed for it.


If the devices exchange priority, their channel load limits are also exchanged but are still ample. The system load sum for the data chaining 2401-3 remains the same; brief study of the tests already performed shows satisfactory operation for either priority arrangement.

Case 2 Example:

	CHANNEL 1	CHANNEL 2	
Device	2401-3,90kb,	2401-3,90 kb	Step 1
	DC	DC	_
Data load	15.3	_15.3	Step 2
DC load	17.2	17.2	Step 3
Channel load limit	32. 4 +	∧+. 32.∡	Step 4 compare
System load Case		* 62.2	Step 5
System load sum	77.5	77.5	Step 6
System load limit	100. 🏓	100. 🏓	Step 7 compare

Neither load sum exceeds the system load limit; satisfactory operation is indicated.

Case 3 Example:



Neither load sum exceeds the system load limit; satisfactory operation is indicated.

Exception Example, Both Channels:

	CHANNEL 1	CHANNEL 2	
Device	2311, DC &	2311, DC &	Step 1
	TIC	TIC	
Data load	20.3	20.3	Step 2
Channel load limit	50 🖌	40 🖌	Step 4 compare

Data chaining occurs only during gap time (exception consideration). Therefore, the DC load and system load Case 3 factors are not used; no system load sum need be computed.

Exception Example, One Channel: CHANNEL 1 CHANNEL 2 2311, DC 2401-3,90kb Device Step 1 DC Data load 20.3 15.3Step 2 DC load ر17.2 Step 3

50.

.....

System load Case 2 System load sum System load limit

Channel load limit

Step 4 compare 32. 🖌 62.2 Step 5 82.5 Step 6 100. 🖌 Step 7 compare

Again, step 1 suffices for the direct access storage device; a system load sum is computed only for the tape unit.

If the 2311 and 2401-3 exchange channel priority, their channel load limits are also exchanged, but are still ample. The system load sum for the 2401-3 remains the same; brief study of the tests already performed shows satisfactory operation for either priority arrangement.

Multiplexer Channel Loading

The multiplexer channel on the Model 40 can handle a burst mode I/o device with a Table 1 data load factor not greater than 25. If multiplex mode devices are in operation when a burst mode operation is initiated on the multiplexer channel, they will overrun or lose performance when their ability to wait for channel service is exceeded. Selector channel devices in operation are not affected, but the CPU is unavailable for halt I/o, start I/o, or any instruction until burst mode operation of the multiplexer channel terminates. See Table 6 for limitations on simultaneous burst mode operations.

Multiplex Mode Considerations

Concurrent operation of 1/0 devices on a multiplexer channel involves many variables:

1. Devices vary in their data transfer rates.

2. Devices have buffers varying in capacity from 1 byte to 132 bytes.

3. Devices vary in the number and type of ccw's needed for their operation.

4. Combinations of devices on the selector channels vary in the interference they cause.

5. The large number of 1/0 devices available for use on a multiplexer channel may be combined in many different configurations.

6. Devices in a particular configuration may be physically connected in many different priority sequences.

The problem of determining whether a particular multiplexer channel configuration will run concurrently in a satisfactory manner has been reduced to arithmetic procedures using a worksheet form and factors provided in the tables in this manual. The evaluation procedures minimize the need for judgement on the part of the user by providing a clear-cut decision path specified in step-by-step procedures.

Device Load

A numeric factor has been computed for each multiplex mode device to specify its combined data transfer and channel program load on multiplexer channel facilities. It is called a device load. The factors are listed in Table 1 of this manual under the columns headed Device Load.

The term, device load, refers specifically to the Table 1 values mentioned. Each device in Table 1 has other types of load factors listed for use in considering the impact of higher priority devices on lower priority devices.

Device Waiting Time

After a multiplex mode device requests channel service, it has a fixed length of time that it can wait for service. If the channel provides service within this length of time, the device operates satisfactorily. If, however, the channel does not service the device within the device's waiting time, the device must continue waiting (device not susceptible to overrun) or lose data and subsequently cause an 1/0 interruption condition (device susceptible to overrun). For example, when an IBM 1403 Printer on an overloaded multiplexer channel fails to receive data within its particular waiting time, it merely waits until service is provided by the multiplexer channel. The delay does not cause an interruption condition; nor is a new start 1/0 instruction required to select the 1403. The only effect is a lessening of performance. If an IBM 1442 Card Read Punch read operation does not receive data service within its waiting time, however, overrun occurs.

Multiplex mode device wait time factors, expressed in milliseconds, are listed in Table 1.

Device Priority on Multiplexer Channel

Priority of devices on a multiplexer channel is determined at the time of installation by the sequence in which they are connected to the channel. The cabling facilities provide considerable flexibility in physical location and logical position of I/o devices.

Devices may have the priority sequence in which they are attached to the cable (select-out line priority) or the device most remote from the channel may be connected to have highest priority, and the device nearest the channel connected to have lowest priority (select-in line priority).

Each device on the multiplexer channel cable may be connected for selection either to the select-out line, or to the select-in line. Thus, one or the other of the lines is specified in establishing priority for a desired physical layout of devices.

Priority assignments and machine room layout should be established during the physical planning phase of an installation so that cables for the 1/0 devices may be properly specified.

A major consideration in assigning priority to multiplex mode devices is their susceptibility to overrun. Devices are identified in this manual as being in one of three categories: 1. Devices subject to overrun, such as magnetic tape units.

2. Devices that require channel service to be in synchronization with their mechanical operations. For example, the IBM 2540 Card Read Punch has a fixed mechanical cycle. Delay in channel service for such devices usually occasions additional delay due to synchronization lag.

3. Devices that do not require synchronized channel service. An IBM 2550 Display is such a device; it is entirely electronic in nature. An IBM 1443 Printer is another device that does not require synchronized channel service; it can begin printing as soon as its buffer is full and line spacing is completed. Any loss of performance by category 3 devices is limited to that caused by channel delay in providing service.

Devices in the first category have need for highest priority. The devices in the last two categories may incur lost performance on an overloaded channel, but are not subject to overrun; their control units have data buffers or an ability to wait for channel service. Devices in the second category, however, require higher priority than those in the third category.

Within each category, devices are assigned decreasing priority in the order of their increasing wait time factors; smaller wait time factors require higher priority. The factors are listed in Table 1.

When devices that operate only in burst mode, such as magnetic tape or disk storage devices, are attached to the multiplexer channel, they should have lower priority than multiplex mode devices. Low priority devices take longer to respond to selection than do higher priority devices; a burst mode device need be selected only once for an operation, but a multiplex mode device must be selected for transfer of each byte or few bytes of data.

The control unit determines whether a device operates on the multiplexer channel in burst mode or in multiplex mode.

Some devices, such as the IBM 2520 Card Punch, the IBM 2701 Data Adapter Unit, and the IBM 2821 Control Unit, may operate on a multiplexer channel in either burst mode or in multiplex mode, as determined by the setting of a manual switch on the control unit's customer engineer panel. Such devices are assigned priority on the multiplexer channel as specified above.

A multiplexer channel can transfer data most rapidly in burst mode. Where an application uses only category 2 or 3 devices that have the mode choice, improved multiplexer channel efficiency may be obtained by operating the devices in burst mode.

Table 1 specifies whether a device operates in burst mode, in multiplex mode, or in either mode.

Interference from Priority Devices

The multiplexer channel sustains concurrent operations in multiplex mode by servicing one device at a time. The operating devices compete for service, and the multiplexer channel services them in the order of their priority.

Devices on the selector channels or higher priority devices on the multiplexer channel may force a lower priority multiplex mode device to wait for channel service. The former is called a priority device and the latter is called a waiting device.

When a higher priority device forces a lower priority device to wait for channel service, the priority device is said to interfere with the lower priority device. The device generating interference may be on a selector channel or on the multiplexer channel.

When more than one priority device forces a multiplex mode device to wait, each of the priority devices generates interference. All such interference must be considered in determining whether the waiting device will receive channel service before its waiting time is exceeded.

The test precedures for concurrent operation of multiplex mode devices assume that a waiting device has made its request for channel service at the worst possible time: when the priority devices will cause maximum interference during the waiting device's waiting time.

The channel ordinarily works its way through the interference, and the waiting device is unaffected by the wait. If, however, heavy interference forces the waiting device to wait past its particular waiting time, it will be subject to overrun, or it will continue waiting for service.

Priority Loads

To evaluate the effect of priority device interference on a waiting device, a numerical priority load is computed. The significance of wait time as a factor in computing an accurate priority load is pointed up by these facts:

1. Each multiplex mode device has a particular wait time that is critical to its continuous operation.

2. A device's wait time is pertinent to its priority assignment.

3. A device's wait time is related to the degree to which it is impacted by interference from a priority device.

4. This impact, called a priority load, is expressed numerically as a function of a device's wait time.

Three factors are considered in determining a priority load:

1. The control load cause by execution of ccw's, including chaining and transfer in channel operations.

- 2. The priority device's data transfer load.
- 3. The waiting time of the device being evaluated.

Note that since a priority load is a function of waiting time, a fixed priority load cannot be established for a priority device; the priority load caused by a priority device must be computed as a function of a particular waiting device's waiting time.

Ranges of Wait Times

The relationship between a priority device's load on channel facilities and various waiting times is shown in Figure 5. The abscissa relates to device waiting times. The short waiting time shown results in a heavy priority load; the longer waiting time falls in a part of the curve showing much less priority load. The overall impact of a priority device on a waiting device is more intense for a waiting device with a short waiting time than it is to a device with a long waiting time. The latter device can wait for diminishment in the priority load on channel facilities and still obtain service within its waiting time.

Two factors, called A and B, are provided in this manual to relate each device's priority load curve to different wait times. The priority load curve was considered in segments related to different wait times and two factors were computed for each curve segment. These A and B factors are used to compute the device's priority load in relationship to any waiting device having a wait time falling within range of wait times established for the curve segment. They are used in a function which defines hyperbolic curves of average load vs time, based on device/channel time relationships and channel programming considerations.

Multiple A and B Factors: Table 1 lists A and B factors for each Model 40 input/output device. Where Table 1 shows a hyphen for an A or a B factor a zero value is indicated.

Some devices have only one set of A and B factors. Other devices have more than one set. Only one set is used in computing a priority load for the device. Each set has an associated priority time factor that is used to select the set of A and B factors appropriate to a particular waiting device.

Priority Time Factors: The priority time factors in Table 1 are used in the evaluation procedure only to identify A and B factors for subsequent use.

As each waiting device is evaluated on a multiplex mode worksheet, its wait time is used to select a set of A and B factors for each priority device.

Each set of A and B factors in Table 1 has a priority time factor next to it that specifies the beginning of a range of wait times significant to that set of A and B factors. The range extends from the priority time fac-





Figure 5. Priority Load Curve

These ranges of



Rule: The largest priority time factor that is less than a waiting device's wait time factor identifies the priority device's set of A and B factors to be used in computing priority load.

Figure 6. Use of Priority Time Factors

tor specified for the set to the device's next larger priority time factor.

For example, a device may have three sets of A and B values with three priority time factors specifying three ranges of wait times. Figure 6 shows priority factors and A and B factors for such a device, as they appear in Table 1 for a 1443 N1 Printer with 13-character set.

Priority Load Formula

The A and B and wait time factors in Table 1 have been computed for use in a formula that yields the priority load which occurs when a particular priority device interferes with a particular waiting device. The sum of the B factor and the quotient obtained by dividing the A factor by the wait time factor is the priority load. The arithmetic looks like this:

A/wait time + B = priority load

The tables in this manual provide the A, B and wait time factors for use in the formula.

Table 1 provides priority load factors for data chaining byte counts of 20 and 100; the factors may be interpolated or extrapolated for other counts by using a linear function of 1/count.

The procedure for arbitrary counts is:

1. Use wait time to select A and B factors for a count of 20, compute the priority load, and call it L_{20} :

 $\frac{A_{20}}{\text{wait time}} + B_{20} = L_{20}$

2. Repeat step 1 for a count of 100, and call the result L_{100} :

 $\frac{A_{100}}{\text{wait time}} \ + \ B_{100} \ = \ L_{100}$

3. Compute the priority load for the desired count:

$$L_{100} + \left(\frac{25}{\text{count}} - .25\right) \left(L_{20} - L_{100}\right) = \frac{\text{Priority load for}}{\text{count}}$$

Set Mode Load

As described in the section "Conventions for Satisfactory Channel Programs," additional priority load occurs when a set mode command is used in violation of the convention for Class C commands. Such use of a set mode command in a location other than that addressed by the cAw may be considered desirable in mixed mode seven-track tape operations. If so, the additional priority load is allowed for in the evaluation procedure by adding the set mode load factor of 2.5 to the A factor selected for the tape unit. This factor of 2.5 is an approximation that lends itself to convenient use.

Previous Load

A waiting multiplex mode device may be forced to wait for channel facilities, not only by devices with higher priority, but also by a device with lower priority that is in operation when the waiting device requests channel facilities. This is called a previous load and must be added to the priority load caused by priority devices. The device with lowest priority on the channel has no previous load; a zero value is used in the addition. Previous load factors are provided in Table 1.

Load Sum

Several load factors relating to multiplex mode operations have been described:

Priority load Device load Set mode load Previous load These loads are developed for each waiting device and are added together to form a load sum for each waiting device. The load sum for a waiting device represents the total load on system channel facilities under a worst case condition when:

1. All priority devices are causing maximum priority loads.

2. Any lower priority device, already in operation, is making maximum demands on channel facilities (previous load).

3. The waiting device places its maximum device load on channel facilities.

A step-by-step procedure for computing load sums is given in the section "Multiplex Mode Evaluation Procedure."

Multiplex Mode Channel Load Limit

A numeric factor of 100 has been established as the multiplex mode channel load limit. If a load sum exceeds 100, loss of performance or overrun is indicated during worst case situations. The amount of such loss of performance may be computed; it is usually small and infrequent.

Lost Performance Time

A loss of performance indicated by a load sum greater than 100 is caused by the waiting device having been forced to wait past its wait time. The total length of time the device waits for channel service during a worst case situation is computed as:

 $\frac{\text{load sum x wait time}}{\text{multiplex mode channel}} = \text{total delay in channel service in ms}$ load limit of 100

Wait time is subtracted from the quotient to find the amount of time lost:

total delay in ms - wait time = lost performance time in ms

By relating the amount of time lost to the device's normal operating cycle time, the effect on performance may be seen:

 $\frac{\text{lost time}}{\text{cycle time}} x 100 = \text{percentage loss of performance}$

For a hypothetical device having:

Wait	time	=	20	
Load	sum	=	120	
Cycle	time	=	200	ms

The arithmetic is:

$$\frac{120 \text{ load sum x 20 wait time}}{100 \text{ (limit)}} = 24 \text{ ms total delay}$$

and,

24 ms total delay -20 ms wait time = 4 ms lost performance time

and

 $\frac{4 \text{ lost time}}{200 \text{ cycle time}} \times 100 = 2 \text{ percent loss of performance} \\ (occurs only during worst case situations)$

Multiplexer Channel Loading 33

Reduced I/O device performance during worst case situations may be inconsequential to many applications. Even where reduced I/O performance may cause some programs to have longer run times, the situation may be not only tolerable, but also practical and economical.

Multiplex Mode Evaluation Procedure

This section specifies the multiplex mode evaluation procedure. The next section provides examples of its use. The subsequent section provides additional information. An understanding of the three sections will suffice for evaluation of most Model 40 input/output configurations.

For evaluation of a configuration having 2702 equipment, only as much as necessary of the subsequent 2702 sections need be read. All of the sections relate to this section: it must be understood first.

The step-by-step procedure given below is used with a System/360 Multiplexer Channel Worksheet, Form X24-3407, shown in Figure 8. (Figures 8-11 are part of the Appendix, which has been placed at the end of this manual so that it can be removed for easy reference.)

Each step in the procedure is numbered. Most of the steps call for an entry to be made on a Multiplexer Channel Worksheet. Figure 9 shows where such steps cause entries to be made. Each number in the worksheet spaces in Figure 9 refers to the numbered step in the procedure below that causes an entry to be made in the space. For example, the top of Figure 9 has a 1 in each of the two spaces that receive the entries called for by step 1.

As an additional aid in seeing where entries are made on a worksheet, Figure 10 shows factor values referenced from Table 1 for evaluation of a configuration specified in the next section of the manual, which discusses the Figure 10 worksheet example.

The procedure below assumes prior definition and satisfactory evaluation of the selector channel configuration.

1. Enter system identification and date.

2. Enter identification of the device in each selector channel group of devices that has the heaviest Table 1 data load or pc load, as previously determined in the selector channel evaluation procedure. These are the selector channel priority devices that may impact waiting devices. (Where one or more devices in a selector channel group have similar loads, but different priority loads, it may be necessary to repeat the multiplexer channel evaluation procedure with these other devices entered as priority devices.) 3. Enter the time A B sets from Table 1 for the devices entered in step 2.

4. Arrange the multiplex mode devices proposed for simultaneous operation into the three priority categories, 1, 2, and 3 as specified for the devices in the column in Table 1 headed Key.

5. Assign decreasing priority to devices within each category in the order of their increasing wait time factors, which also appear in Table 1. The device with the smallest wait time receives highest priority.

6. Enter the devices in the priority sequence established in steps 4 and 5.

7. Enter the wait time, time, A, B, previous load, and device load factors from Table 1 for the first device entered in step 6.

8. Repeat step 7 for each remaining device entered in step 6, except that the lowest priority device has no previous load factor.

9. Compare the wait time factor of the waiting device being evaluated to the time factor(s) of the first selector channel priority device; the largest time factor that is less than the wait time factor identifies the priority device's A and B factors to be entered. (See Figure 6 for guidance.) Where a priority device has only one set of A and B factors, it is entered.

10. Repeat step 9 for the other selector channel priority device entered in step 2.

11. (This step is performed when evaluating devices with second or lower priority.) Repeat step 9 for multiplexer channel priority devices instead of selector channel priority devices.

12. If step 11 has been performed, repeat it for each remaining multiplex mode waiting device. (This step 12 is effective when evaluating waiting devices with third or lower priority.)

13. Add the selected A factors and enter the A sum. When a set mode load factor is necessary, increment the A sum by 2.5.

14. Divide the A sum by the wait time factor for the waiting device and enter the quotient.

15. Add the B values entered in step 9, the quotient entered in step 14, and the device load and previous load entered in step 7, and enter the load sum.

16. The load sum must be less than or equal to 100 for satisfactory operation of the waiting device. If a 2702 Transmission Control has a load sum greater than 100, further evaluation is required; consult the "Load Sums for 2702" section of this manual.

17. Evaluate the waiting device with second priority by performing for it steps 9-16 (step 12 is not performed).

18. Perform steps 9-16 for all remaining waiting devices.

Worksheet Example

The following 1/0 configuration is evaluated for use on a Model 40 (Figure 10):

Selector Cham	nel 1				data	chaining	only
Selector Cham	nol 9		ord gap		no di	ata chair	a in a
Multiplexer Ch						h, card i	
			N2 Punc				0
		1443]	Printer,	39-ch	aracte	r set	
		1052 [Keyboar	d-Prir	nter		
m1	(()				~		

The section "Exception Example, One Channel" showed satisfactory operation for a similar selector channel configuration having a greater load (the selector channel 2 tape operation was at 90 kb and used data chaining). Therefore, satisfactory operation is indicated for the selector channel devices in this example.

Selection of the priority load factors for the selector channel devices in the multiplex mode evaluation assumes tape writing and gap-only data chaining on the 2311.

The 1442-N1 is evaluated for reading, which causes a greater channel load than punching. Card image operations are assumed for both 1442's.

The 1052 has been assigned lowest priority on an arbitrary basis.

The multiplexer channel configuration is evaluated for multiplex mode operations (Figure 10), as specified in the preceding section of this manual. The procedure has four parts:

1. Assign priority to devices

2. Reference factor values from Table 1

3. Enter the values found on the Multiplex Mode Worksheet

4. Compute load sums

The completed worksheet (Figure 10) shows satisfactory operation for all multiplex mode devices: no load sum exceeds 100.

Worksheet Entries for 2821

Each device attached to an IBM 2821 Control Unit is evaluated as if it were a separate control unit. Each device has its own channel service requirements and is evaluated in a separate column on the Multiplexer Channel Worksheet. This may cause the worksheet evaluation procedure for some configurations to spill over onto blank paper.

The priority sequence for 2821 devices is:

- 1. IBM 1402 Card Read
- 2. IBM 1402 Card Punch
- 3. Printer(s)
 - Printer Control No. 1
 - Printer Control No. 2 Printer Control No. 3

IBM 2702 Considerations

The IBM 2702 Communication Control may connect a variety of communication terminals to a multiplexer channel; 1-15 or 1-31 terminal lines may be connected.

The 2702 uses delay lines for storage of data and control information. The information circulates in the delay lines and may be accessed for transfer to or from the multiplexer channel or to or from a terminal.

When priority devices force a 2702 to wait for channel service, additional delay may occur in the 2702 due to any time required for synchronization with the delay line. Such additional delay exists only for the 2702 and does not affect other devices on the multiplexer channel.

A bit of information takes a certain length of time to go once around a delay line. A 2702 with capacity for 15 terminal lines takes 0.480 milliseconds per revolution, and a 31-line 2702 has a delay line revolution time of 0.992 milliseconds. The longer delay line can hold more information. The number of communication lines attached to a 2702 has a direct bearing on how long they can wait for channel service. Maximum waiting time exists when only one communication line is used. Each additional line in operation reduces the length of time a 2702 can wait for channel service.

In addition, the data transfer speed of a terminal affects 2702 waiting time; a high speed line cannot wait as long for channel service as can a lower speed line. Therefore, different wait time factors are specified in Table 1 for the different types of terminal controls and numbers of lines available. Table 1 also provides different wait time and device load, previous load, CPU interference, and priority load factors for each type of terminal control. The values in Table 1 are for all lines operating at the same speed.

Worksheet Example With Two 2702's and a 2821

The following Model 40 I/O configuration is evaluated in this example:

Selector Channel 1:	2311 Disk Storage, all data chaining in gaps
Selector Channel 2:	90 kb Magnetic Tape, data chaining 100 bytes
Multiplexer Channel:	2702 – 15 1030's @ 600 bps 2702 – 31 1050's @ 14.8 bps
	2821 – 2540 Reading EBCD 2540 Punching EBCD
	1403-N1 Printing 1100 LPM
1	1403-N1 Printing 1100 LPM 1443-N1 – Printing 240 LPM – 52
	character set

1052 - Console Typewriter

The selector channel evaluation example already given in this manual indicated satisfactory operation of the selector channel configuration. The multiplexer channel configuration is evaluated for multiplex mode operations by: 1. Assigning priority to devices.

2. Referencing factor values from Table 1.

3. Entering the values found on the Multiplexer Channel Worksheet.

4. Computing load sums.

The completed worksheet is shown in Figure 10. The 1052 has been assigned lowest priority on an arbitrary basis.

The load sum for the IBM 1443 Printer is 116.3; loss of performance is indicated for the 1443 during worst case priority loads.

The maximum length of time that channel service to the 1443 Printer would be delayed may be computed:

 $\frac{\text{waiting device load sum x waiting device wait time}}{100}$

maximum delay in ms

Values for the 1443 are:

 $\frac{116.3 \text{ x } 18.5}{100} = 21.6 \text{ ms}$

The 1443 can wait 18.5 ms for its buffer to be serviced; in this worst case situation, it must wait an additional 3.1 ms (21.6 - 18.5 = 3.1). The 1443 ordinarily prints a line in 250 ms. An increase to 253.1 ms during a period of maximum priority loads is little more than 1 percent.

When a 2702 has a load sum in excess of 100, the "Load Sums for 2702" section of this manual is pertinent.

When a 2702 contributes priority load to any device having a load sum in excess of 100, the "Priority Load Factors for 2702" section of this manual is pertinent.

Load Sums for 2702: Because of the variables involved, the wait time, device load, and previous load factor values specified in Table 1 have been computed with a conservative bias for use with a Multiplexer Channel Worksheet. In most instances, their use in computing 2702 load sums will give an indication of satisfactory operation. Whenever a 2702 load sum exceeds 100, additional examination of the situation is in order.

To this end, a special analysis procedure, unique to the 2702 is provided in the next section of this manual. The procedure uses a special 2702 worksheet for analysis of the situation, with resolution to a single delay line cycle.

When the special analysis indicates satisfactory operation of the 2702, attention may be returned to the Multiplexer Channel Worksheet for evaluation of the next waiting device. If, however, the special analysis load sum still indicates an overrun, some of the communication lines may have to be connected to another 2702 in order to eliminate overrun.

In a system with a large number of terminal lines, construction of a probabilistic model may lead to the conclusion that the frequency of overrun will not be great enough to be objectionable for a particular application.

Special Analysis of 2702 Performance

Whenever the Multiplexer Channel Evaluation Worksheet procedure finds a load sum greater than 100 for an IBM 2702 Communication Control, the more sophisticated performance analysis given here may indicate satisfactory operation. A special worksheet and special tables, unique to the 2702, are used.


The special analysis assumes that all attached communication lines will request service during a single delay line revolution and that a scanning sequence will occur that gives service last of all to the highest speed communication line. The analysis reveals whether, considering priority loads, the number of delay line revolutions available is sufficient for the total delay line revolution requirements of all communication lines.

It is seldom necessary to test every communication line's requirements for delay line revolutions. After a communication line tests satisfactorily, a projection is made of both the minimum and the maximum number of revolutions needed to service the remaining communication lines. When a projected maximum is less than the maximum revolutions needed for the highest speed remaining line, satisfactory operation is indicated and no further analysis is required. Similarly, if a projected minimum is greater than the maximum revolutions needed for the highest speed remaining line, overrun is indicated, and the analysis is complete.

The projections are made on the 2702 Worksheet as the procedure progresses. Figure 7 illustrates the relationship of the two projections to the maximum number of revolutions needed for the highest speed line. Satisfactory operation is indicated in Figure 7 whenever an upper curve crosses the line indicating the maximum number of revolutions before overrun.

To determine the number of delay line cycles required by a particular communication line, tables of factor values are provided in this manual for use with the 2702 Worksheet, Form X24-3406.

The factors are used to compute a load sum occurring during the servicing of each communication line. The load sum consists of priority load functions caused by selector chandle priority devices and by multiplexor channel priority devices, plus a device load factor and a previous load factor for the terminal being tested. The various factors are entered on the 2702 Worksheet and used to compute a load sum which is compared to the load limit specified on the worksheet for that particular delay line revolution (first, second, etc.).



• Figure 7. Projection of Delay Line Revolution Requirements

If the load sum is greater than the specified load limit, the communication line under consideration requires an additional delay line revolution. The projected minimum time for service is increased one revolution and tested. If overrun is not indicated, the next column of the 2702 Worksheet is used to compute a new load sum which is compared, etc.

If, however, the first load sum mentioned in the previous paragraph was not greater than the specified load limit, adequate service is indicated for the communication line under consideration, and if it was serviced in one revolution, or if it is the last communicaton line to be considered, satisfactory operation of the 2702 is indicated. But if the communication line serviced was not the last one and was not serviced in a single revolution, it is necessary to see if the remaining communication lines can be serviced within the number of revolutions remaining to them. A new projecton of the maximum time for service is made.

In this analysis, no remaining communication line will take more revolutions than the communication line for which satisfactory service was just indicated, so if the number of revolutions it required is multiplied by the number of remaining lines, the results may be compared to the remaining number of revolutions available. A low or equal comparison indicates satisfactory operation and the analysis is complete. A high comparison indicates a need to test the next communication line. This is done by transferring some of the values on the worksheet in use to a fresh 2702 Worksheet and testing the next communication line for satisfactory operation. A load sum is computed and compared with the load limit. Comparison results have the significance already described.

Special Analysis Procedure

The procedure given below is used with the 2702 Worksheet, shown in Figure 12. Each step in the procedure is numbered. Most of the steps call for an entry to be made on the 2702 Worksheet. The numbers in the Figure 13 spaces refer to the step numbers that cause entries to be made in the spaces. (Figures 12-16 are part of the Appendix, which has been placed at the end of this manual so that it can be removed for easy reference.)

The procedure is shown in flow chart form in Figure 14. It also is keyed to the numbered steps in the procedure. Figure 15 shows the worksheet example discussed in the next section of this manual.

The procedure for using the 2702 Worksheet is:

1. Enter the number of communication lines proposed for attachment into the number of lines space and also into the first and second n spaces.

2. Enter 1 in the line number space.

3. Subtract the step 2 entry from the step 1 entry and enter the remainder in the K space.

4. Consult Table 2 and find the smallest Nmax value among the terminals proposed for attachment. Enter the value found in the Nmax space.

5. From Table 2, enter device load and previous load values shown for the terminal selected in step 4.

6. Enter identification of selector channel and multiplexer channel priority devices in the leftmost column in the order of their priority (copy from the Multiplexer Channel Worksheet).

- 7. Enter a t1 value of zero.
- 8. Enter zero values in the A 1 and B 1 spaces.
- 9. Enter a t2 value.
 - When j = 1, the t2 value is:
 - t1 + .464 for a 15-line 2702
 - t1 + .976 for a 31-line 2702
 - When j > 1, the t2 value is:

for a 15-line 2702, previous $t^2 + .480$

for a 31-line 2702, previous t2 + .992

10. Use the t2 value just entered to select A2 and B2 factors from the left-hand column of the Multiplexer Channel Worksheet. The selected A's and B's are copied from the Multiplexer Channel Worksheet into the A 2 and B 2 spaces on the 2702 Worksheet.

The second set of time A B factors used for a pri-

Multiplexer Channel Loading 37

ority 2702 with a mix of communication line speeds may be:

- a. As specified in Table 1 for the highest speed line, or
- b. As computed with the procedure given in the "Priority Load Factors for 2702" section of this manual.

11. This step is performed only once per worksheet: enter the A1 sum and B1 sum. (When line number = 1, A1 sum and B1 sum have zero values.)

12. This step is performed only once per worksheet: multiply the B1 sum by the t1 value and enter the product.

13. Enter the A2 sum and B2 sum.

14. Multiply the B2 sum by the t2 value and enter the product.

15. Subtract the A1 sum from the A2 sum and enter the A remainder.

16. Subtract the B1 product from the B2 product and enter the B remainder.

17. Add A remainder, B remainder, device load, previous load, and enter the load sum.

18. The load sum is compared to the appropriate load limit. If not greater, adequate communication line service is indicated; go to step 22. If greater, the communication line needs another delay line revolution; go to step 19.

19. Add 1 to the last entered n value, and enter the sum in the next n space.

20. If the new n value is greater than the Nmax value, no additional delay line revolution is available for the communication line. This indicates overrun.

21. If the new n is not greater than Nmax, go to step 9 and repeat the performance analysis for the fresh delay line revolution. When j is greater than 8, the analysis spills over to another worksheet, and each new load limit is computed by adding a load limit increment to the old load limit.

Load limit increment:

48.0 for 15-line 2702

99.2 for 31-line 2702

22. The step 18 load sum was not greater than the load limit, thereby indicating adequate channel service for the communication line under test. If this is the last communication line, or if it was serviced by the first delay line revolution (j = 1), satisfactory operation of the 2702 is indicated. But if the communication line serviced was not the last one and was not serviced by the first revolution (j greater than 1) add its n value to the product of its revolution number minus one (j - 1) times K, and enter the sum in the space at the bottom of the worksheet, where n + (j - 1) K is printed.

23. If the value just entered is not greater than the Nmax, satisfactory operation of the 2702 is indicated. If greater, get a fresh 2702 worksheet.

24. The number of lines entry for the fresh worksheet stays the same as it was on the old worksheet.

25. The new line number entered is 1 greater than the old line number. The subtraction specified on the worksheet gives a new K value entry 1 less than the old.

26. Enter a new t1 value by adding 0.048 to old t2.

27. The new tl is used to select priority device A and B factors from the Multiplexer Channel Worksheet for entry into the Al and Bl spaces.

28. The old n value is entered into the spaces under t1 and j = 1.

29. Go to step 9.

2702 Special Analysis Example

Figure 15 shows a Multiplex Mode Worksheet evaluation of a Model 40 configuration having these 1/0

devices:	
Selector Channel 1:	2311 Disk Storage, chaining with record size $= 20$
Selector Channel 2:	2311 Disk Storage, data chaining only in record gaps
Multiplexer Channel:	2702 with 15 1030's* running at 600 bps 2702 with 15 1030's running at 600 bps 2702 with 10 1030's running at 600 bps 2702 with 1 1030 running at 600 bps and 10 telegraph lines (45 bps) 1443 Printer (Other devices in the mul- tiplexer channel configuration are not
	operated concurrently.)

*Data Collection System

Figure 15 shows an excessive load sum of 119.7 for the 2702 having fourth priority; use of the 2702 special analysis procedure is indicated.

Figure 16 shows the completed 2702 Worksheet used in the special analysis. The 2702 special analysis procedure in the preceding section of this manual was used in making the entries.

Figure 16 (Sheet 1) shows service to be completed for the 1030 on the fifth cycle; the projected maximum number of cycles needed is 55, which is greater than the Nmax of 30; a fresh 2702 Worksheet is used.

Figure 16 (Sheet 2) continues the analysis. The Nmax factor of 30 does not change; the procedure assumes that if all terminals request service, the 1030 may be the last to be serviced. The Nmax factor for the highest speed line is always used.

Figure 16 (Sheet 2) shows that the projected maximum number of revolutions needed for the remaining telegraph lines is not greater than Nmax.

This indication of satisfactory operation for the 2702 completes the evaluation of the communication configuration for concurrent operation.

Priority Load Factors for 2702

An IBM 2702 Communication Control may have terminal lines attached that all operate at the same speed. Where this is the case, priority load A and B factors used for the Multiplexer Channel Worksheet evaluation are referenced from Table 1 for the type of terminal control and number of lines attached.

An IBM 2702 Communication Control may have a configuration of terminal lines that operate at different speeds. Where this is the case, the Table 1 priority load factors for the highest speed line may be used. The A and B factors are referenced for the number of lines attached and are entered on the Multiplexer Channel Worksheet. In so doing, the slower speed lines receive undue weight, but if their use does not cause any load sum to exceed 100, satisfactory operation is indicated. The disparity in line speeds may be ignored.

If their use indicates unsatisfactory multiplexer channel operation, however, a more accurate assessment of the situation may be made, as described below.

When A and B factors from Table 1 for a priority 2702 having more than one terminal speed are selected for the highest speed line, their use may contribute to an excessive load sum for a lower priority device and a false indication of unsatisfactory operation.

More accurate time, A, and B factors may be computed for consideration in computing priority loads for 2702's with terminal lines of different speeds attached. The computation has three basic steps:

1. Retain the first set of time A B factors already entered on the Multiplexer Channel Worksheet for the priority 2702.

2. Compute a new second set of time A B factors which replace the second set already entered.

3. Use the new wait time ranges established in steps 1 and 2 immediately above to select A and B factors for use in computing a new priority load for the 2702.

New load sums are then computed. Any new load sum that is less than or equal to 100 indicates satisfactory operation for the load sum device.

Each new second set of time A B factors is computed as specified in steps 1-7 below. An example computation is shown immediately following step 7.

1. Select from Table 3, Segment 1, a b factor for each type of terminal. Multiply each b factor by the number of terminal lines having that b factor, and add all of the products. The sum of the products is the new B factor.

2. Subtract the new B factor, from the B factor specified in Segment 2 of Table 3. The remainder is an intermediate value used in step 4.

Note that the set of time A B factors in Segment 2

are the same as the first (uppermost) set already entered for the priority 2702 on the Multiplexer Channel Worksheet. This first set does not change.

3. Find the time factor for the number of lines attached in Segment 3 of Table 3. This is the new time factor.

4. Multiply the new time factor by the remainder found in step 2. The product is an intermediate factor used in step 5.

5. Add the A factor in Segment 2 of Table 3, to the product found in step 4. The sum is the new A factor.

6. Substitute the time A B factors found in steps 3, 5, and 1 in place of the second set of time A B factors previously entered on the Multiplexer Channel Worksheet for the priority 2702.

7. Repeat steps 1-6 for any remaining 2702 priority devices and consider the new time A B factors in computing new load sums for the devices previously found to have excessive load sums.

For example, a new second set of time A B factors are computed for a 2702 with a mix of line speeds as shown below.

Consider a 15-line 2702 to which is attached:

One 1030 Line – IBM Terminal Control – Type 11 @ 60 bps Ten 1050 Lines – IBM Terminal Control – Type 1 @ 135.5 bps

Step 1. From Table 3, Segment 1 1030: 1 x .166 = .166 1050: 10 x .035 = .350
new B $=$.516
Step 2. From Segment 2: $B = 12.01$
From step 1: new $B = .516$
11.494
Step 3. For 11 lines: Time $= 5.182$
Step 4: From step 2: Difference = 11.494
Time = 5.182
Product = 59.562
Step 5. From Segment 2: $A = 5.411$
From step 4 Product $= 59.562$
new A = 64.973
new $A = 64.973$ Step 6 Previous priority load factors (from Table 1):
Step 6. Previous priority load factors (from Table 1):
Step 6. Previous priority load factors (from Table 1): TIME A B
Step 6. Previous priority load factors (from Table 1):TIMEAB.2005.4112.0
Step 6. Previous priority load factors (from Table 1): TIME A B .200 5.41 12.0 5.18 58.2 1.83
Step 6.Previous priority load factors (from Table 1):TIMEAB.2005.4112.05.1858.21.83New priority load factors:
Step 6. Previous priority load factors (from Table 1):TIMEAB.2005.4112.05.1858.21.83New priority load factors:Image: Colspan="2">TIMEAB
Step 6.Previous priority load factors (from Table 1):TIMEAB.2005.4112.05.1858.21.83New priority load factors:

Synchronization Tendency of Buffer Servicing

When evaluation of a multiplex mode configuration shows loss of performance for several buffered devices, additional analysis may show that some of them can be expected to have infrequent, trifling reduction in performance, and that others will have loss in performance somewhat more often. This is because of the tendency of multiple buffered devices to synchronize, to a greater or lesser extent, their use of channel facilities. The analysis enables an estimate to be made of how often a buffered device can be expected to have loss in performance.

By estimating the delays involved in servicing the device's buffers and relating the delays to the device's requests for channel service, it may be discovered that some of the buffered priority devices do not interfere with buffered waiting devices to the extent premised in the evaluation procedure. The procedure assumes a random relationship between the operations of the various I/o devices that may not apply to buffered devices.

For example, if both of two card readers in operation request channel service at the same time, the higher priority device will force the other device to wait; and having once waited, the second card reader will next request channel service after the first device has already made its next request for channel service. The two new requests will not coincide unless the first card reader has been similarly delayed by some other device. This synchronization effect tends to organize buffered device's requests for channel service into a sequence that enables the channel to service them on a rotating basis, and a loss of performance premised on random channel service requests may be significantly reduced.

The analysis of the synchronization effect is done by laying out the operating cycles of the buffered devices in their priority sequence, one below another, on a millisecond scale. The devices that operate satisfactorily are drawn with a zero starting point. A new starting point is established on the millisecond scale for each device found to incur delay. The resulting synchronization pattern may be studied to see which buffered device priority loads may be ignored in computing new load sums.

Operation cycle times are specified in Systems Reference Library manuals for the devices.

Multiplexer channel capabilities for maintaining performance of multiple buffered 1/0 devices may be calculated through simulation with greater accuracy when the number of characters in a line of print, forms layout, programming requirements, etc., are known for a particular application. On the other hand, an application known to be CPU-limited will cause reduced input/output performance, even though the channels are capable of operating the 1/0 devices concurrently at their rated speeds. A channel operation on the Model 40 interferes with CPU use of main storage whenever the channel requests access to main storage. Additional CPU interference is generated because the channels use some CPU facilities. Burst mode operation of the multiplexer channel locks out the CPU.

Each device operating in multiplex mode causes CPU interference. The amount of CPU interference caused by an I/O device over a period of time depends on its data transfer rate and its channel programming. Table 4 lists the factors used to compute Model 40 channel interference with CPU.

When an application requires concurrent operation of 1/0 devices, it must first be determined that the devices will operate without overrun. This is done as described in the channel loading sections of this manual.

Channel Interference Procedure

After an indication of satisfactory operation has been found, channel interference with the CPU may be computed, after which available CPU time may be computed. The procedure has three steps:

1. Examine record lengths, data transfer rates, gap times, device operating cycle times, etc., and establish an 1/0 operation time span in milliseconds pertinent to the application.

2. Add the microseconds of CPU interference caused during the 1/0 time span by:

a. Execution of start 1/0's

- b. Execution of ccw's
- c. Data transfer
- d. 1/0 interruptions

Interference for fetching the CAW and the specified ccw are not a factor; they are fetched during start I/O interference time.

3. Subtract the sum of total CPU interference time in milliseconds from the 1/0 time span. The difference is the milliseconds of time available for CPU operations during the time span.

Dividing the available CPU time by the time span and multiplying by 100 gives the percentage of available CPU time for the application considered:

```
available CPU time x 100 = \% available CPU time
```

The CPU time required by a program to identify interruptions, etc., is not considered in this manual.

An application that uses more CPU time to process input data for output than is computed to be available will have an actual 1/0 time span greater than that found in the computation of available CPU time. The increased 1/0 time span will result in an increase in job time for the application that may be computed as: channel interference time + CPU time needed = increased time span

increased time span - original time span = time span increment

 $\frac{\text{time span increment}}{\text{original time span}} x 100 = \% \text{ increment in job time}$

In the rare instance where available CPU time is computed to be zero, CPU operations are not necessarily precluded; the CPU may yet gain occasional access to storage. Thus, a finding of 100 percent CPU interference cannot be depended upon to prevent execution of a start 1/0 instruction that could overload the channels and cause overrun or loss of performance.

On the other hand, a computation of less than 100 percent CPU interference does not insure that the I/O devices will run concurrently. As stated previously, the configuration must be separately evaluated for concurrent operations.

Available CPU Time Example

Application

Tape-to-printer operation

Configuration

The Model 40 uses a data-chaining IBM 2403 Model 2 tape unit at 800 bytes per inch (bpi) on the first selector channel, and an IBM 1403-N1 Printer on the multiplexer channel.

Analysis

The tape read operation handles 1000-byte tape blocks data chained into ten scattered 100-byte blocks in main storage.

The printer may be programmed with a start 1/0 for each line of print, or it may be programmed with one start 1/0 and nine chained commands for each ten lines of print. The difference in CPU interference caused by the two approaches is examined in the example.

Evaluation for Concurrent Operation

Overrun or loss of performance appear unlikely. Briefly, however, these are the considerations:

The 2403-2, 800 bpi pc load of 11 is less than the single selector channel pc load limit of 50; it will run satisfactorily. Only one set of A B factors are listed for the priority 2403-2, 800 bpi, without byte conversion and they are A = 0.98 B = 8.10. The 1403 has a wait time of 15.7.

The A/wait time + B = priority load formula yields:

 $\frac{.98}{15.7}$ + 8.10 = 8.16 priority load

The 1403 device load is 14.4 and its previous load is 0.64. A load sum is computed:

Priority load = 8.16 Device load = 14.4 Previous load = 0.64Load sum = $\overline{23.20}$

The load sum is less than 100; satisfactory concurrent operation is indicated.

Arithmetic for Channel Interference Example

The computation of available CPU time demonstrated below uses the same four steps already described:

1. Establish 1/0 time span.

2. Compute channel interference with CPU.

3. Subtract sum of interference from the time span to find available CPU time.

4. Divide available CPU time by time span to obtain percentage of CPU time available.

The information necessary to execute step 2 is found in Tables 1 and 4, and operating cycle times for I/O devices are found in the IBM Systems Reference Library Principles of Operation manuals for the devices.

Table 1 provides data transfer rates, gap times, and multiplex mode CPU interference per byte in microseconds.

Table 4 provides selector channel microseconds CPU delay per byte transferred, plus microseconds CPU delay per ccw execution and end interruptions.

Step 1: Establish time span.

The time needed to read this 1000-byte tape record block (24.7 ms) may be referenced directly from the tape timing card, *IBM System/360 Magnetic Tape Record Characteristics for IBM 2400 Series Magnetic Tape Units*, Form X22-6837, or computed from the factor values for the formula on the same card:

Model 1 – ms per record block = 16.0 + 0.0333NModel 2 – ms per record block = 8.0 + 0.0167NModel 3 – ms per record block = 5.3 + 0.0111NN = Number of bytes in record block

This formula, gap time plus byte time x number of bytes, allows for both tape start and stop time.

For our example:

 $0.0167 \ge 1000 = 16.7$

8.0 + 16.7 = 24.7 milliseconds to read each 1000 byte block

The time to print ten lines is ten times 1403 N1 print cycle time:

 $10 \times 54.5 = 545$ milliseconds to print 10 lines

The tape and printer operations will be overlapped, and the longer printer time of 545 ms is the time span pertinent to the application configuration.

Step 2: Compute channel interference with CPU.

Tape transfer interference time is the product of the number of bytes in the tape block multiplied by the selector channel byte transfer CPU interference factor, 1.25 microseconds (from Table 4):

1000 x 1.25 = 1250 microseconds tape transfer interference

Tape data chaining interference time is the product of the number of data chaining operations per record block and the selector channel data chaining CPU interference factor, 10.625 microseconds (from Table 4):

 $9 \ge 10.625 = 95.625$ microseconds tape data chaining interference

Printer transfer interference is found by referencing Table 1 and computing the product of the number of characters per print line times the multiplex channel byte transfer CPU interference factor, 16.5 microseconds (from Table 1) times the number of print lines handled during the time span:

100 x 16.5 x 10 = 16500 microseconds printer transfer interference

Printer command time is the product of the number of chained commands per time span times the multiplexer channel command chaining CPU interference factor, 68.1 microseconds (from Table 4):

 $9 \times 68.1 = 612.9$ microseconds printer command interference

Start I/O interference factors are referenced from the instruction timing section of this manual, end interruption factors are referenced from Table 4, and total interference time may be computed:

Tape	MICROSECONDS
Start I/O	45.0
Transfer interference (as previously computed Data chaining interference (as previously) 1250.0
computed)	95.6
Channel end with device end interruption	45.0
Printer	
Start I/O	65.0
Transfer interference	16,500.0
Command chaining interference	612.9
Channel end interruption	60.6
Device end interruption	56.9
Total interference time =	18,731.0

Step 3: Compute available CPU time in milliseconds. Available CPU time is found by subtracting the interference time from the time span:

545. - 18.7 = 526.3 milliseconds available CPU time

Step 4: Compute available CPU time as a percentage. The CPU interference may be expressed as a percentage by dividing the interference time by the time span and multiplying by 100:

 $18.7/545 \times 100 = 3.4$ percent CPU interference

Command Chaining Efficiency

By ignoring printer data transfer interference, attention may be focused on the CPU interference caused by channel control functions for the printer. In the example, command chaining may be eliminated if a start I/o is used for each print line. A comparison of the CPU interferences caused by the two methods reveals which is more efficient, as shown below.

Printer control interference using command chaining is:

	MICROSECONDS
Start I/O	65.0
Command chaining	612.9
Channel end	60.6
Device end	56.9
Printer control interference using command	
chaining =	795.4

If command chaining is not used for printer operation each print line occasions a start I/o and an end interruption, and the following arithmetic applies:

	MICROSECONDS
Start I/O – 65 x 10 =	650.
Device end – 56.88 x 10	568.8
Channel end – 60.63 x 10	606,3
Total	1825.1

Printer control interference using no command chaining is 1825.1 microseconds.

The use of a start 1/0 for each print-line occasions 1825.1 - 795.4 = 1029.7 microseconds additional CPU interference. Command chaining is clearly more efficient.

System/360 Model 40 Instruction Times

The instruction time tables presented in this bulletin are divided into two groups:

Group 1	This group of instruction times provides the
	average time for all instructions used with the
	Model 40.

Group 2 This group of instruction times contains the detailed timing formulas for all variable field length (VFL) instructions used with the Model 40.

All symbols used in the VFL formulas should be interpreted in accordance with the Legend for System/360 Timing.

Within each group, timings are provided for instruction execution when instructions and data are located in processor storage. All times are given in microseconds. Complete information for each instruction is included in the publication *IBM System/360 Principles of Operation*, Form A22-6821. Standard System/360 Timing Legends have been provided, therefore all legends listed may not apply to the Model 40.

Timing Considerations

The following conditions (unless otherwise noted) were used in the development of these instruction time tables (both groups).

1. The time required for indexing by a base register is included in the times given. For those instructions that may be double indexed (indicated by one or two asterisks in the instruction name column), an additional 1.25 microsecond (one asterisk) or 1.88 microsecond (two asterisks) must be added to the times given in the table. 2. In all arithmetic operations, positive and negative operands are equally probable.

3. Each bit location has equal probability of containing bit values 0 or 1, and each bit location is independent of other bit locations.

Decimal data may contain digit values 0-9 in each digit position with equal probability.

4. Instructions may start on even or odd halfwords with equal probability.

5. Interruptions are not reflected in these timings.

6. All timings provided include both decoding and execution of the instruction.

Timing Assumptions

The following assumptions (unless otherwise noted) were used in the development of the instruction time tables.

1. For decimal add (AP) and decimal subtract (SP) instructions, the first operand (i.e., the destination field) is assumed to be equal to or greater than the length of the second operand (i.e., the source field).

2. The instruction times for the floating-point instructions depend on the number of hexadecimal digits that are preshifted and postshifted, as well as the number of times recomplementation of the result occurs. Each of the floating-point instruction times listed is an *average* of actual execution times. Although each value is the most accurate that can be given, the actual time is data-dependent.

3. The supervisor call (svc) instruction includes interruption time.

Average Times			
INSTRUCTION	FORMAT	MNEMONIC	
Add	RR	AR	$7.5 \pm 1.25\mathrm{G}_2$
Add*	RX	Α	$11.88 + 1.25G_2$
Add Decimal	SS	AP	$28.75 + 1.25 N_1 + 2.5 M - 1.25 T_{16}$
Add Halfword*	RX	AH	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Add Logical	RR	ALR	7.5
Add Logical*	RX	AL	11.88
Add Normalized (Long)	RR	ADR	34.20

INSTRUCTION	FORMAT	MNEMONIC	
Add Normalized (Long)**	RX	AD	39.70
Add Normalized (Short)	RR	AER	14.50
Add Normalized (Short)**	RX	AE	18.85
Add Unnormalized (Long)	RR	AWR	31.75
Add Unnormalized (Long)**	RX	AW	37.20
Add Unnormalized (Short)	RR	AUR	13.85
Add Unnormalized (Short)*	RX	AU	18.20
AND	RR	NR	7.5
AND*	RX	Ν	11.88
AND	SI	NI	9.38
AND	SS	NC	16.88 + 3.13N
Branch and Link	RR	BALR	$6.88 + 1.88F_2$
Branch and Link*	RX	BAL	11.25
Branch on Condition	RR	BCR	$3.13 + F_2 (1.26 + .63F_1)$
Branch on Condition*	RX	BC	9.38
Branch on Count	RR	BCTR	$7.50 + 1.25F_263F_1$
Branch on Count*	RX	BCT	$11.2663F_1$
Branch on Index High	RS	BXH	16.25
Branch on Index Low or Equal	RS	BXLE	16.25
Compare	RR	CR	7.5
Compare*	RX	С	11.88
Compare Decimal	SS	СР	$22.19 + 1.25 N_1 + 1.25 M + 1.25 T_{16}$
Compare Halfword*	RX	СН	$\begin{array}{ll} (\mbox{ Inequality determined by:})\\ Signs & 9.38\\ Byte 0 \mbox{ or } 1 & 10.00\\ Byte 2 & 10.63\\ Byte 3 \mbox{ or } = 11.25 \end{array}$
Compare Logical	RR	CLR	7.5
Compare Logical*	RX	\mathbf{CL}	11.88
Compare Logical	SI	CLI	8.75
Compare Logical	SS	CLC	$12.04 + 2.81B + 3.73T_{15}$
Compare (Long)	RR	CDR	33.15

System/360 Model 40 Instruction Times 45

INSTRUCTION	FORMAT	MNEMONIC	
Compare (Long)**	RX	CD	28.80
Compare (Short)	RR	CER	11.90
Compare (Short)**	RX	CE	16.38
Convert To Binary*	RX	CVB	Number of Significant Average Time 0 31.88 1 31.88 2 32.19 3 36.25 4 40.31 5 46.88 6 53.44 7 60.63 8 67.81 9 77.50 10 86.56
Convert To Decimal*	RX	CVD	$\begin{array}{ll} (\mbox{ Subscript shows number} \\ \mbox{ of leading zero bytes:}) \\ \mbox{ CVD}_4 & 28.13 \\ \mbox{ CVD}_3 & 40.00 \\ \mbox{ CVD}_2 & 53.75 \\ \mbox{ CVD}_1 & 72.50 \\ \mbox{ CVD}_0 & 95.63 \end{array}$
Divide	RR	DR	Significant Divisor Bytes Time 4 188.0 3 192.5 2 143.8 1 156.0
Divide*	RX	D	Significant Divisor Bytes Time 4 143.0 3 146.9 2 139.4 1 141.0 141.0 141.0 141.0 141.0
Divide Decimal	SS	DP	$\begin{array}{l} 13.13 + 29.06 \mathrm{N_1} - 22.81 \mathrm{N_2} \\ + 11.25 \mathrm{N_2} \; (\mathrm{N_1} - \mathrm{N_2}) \end{array}$
Divide (Long)	RR	DDR	472.5
Divide (Long)**	RX	DD	480.65
Divide (Short)	RR	DER	136.30
Divide (Short)**	RX	DE	141.08
Edit	SS	ED	$21.25 + 3.12N + 3.44N_294N_4 + .63N_5 + 2.5SG$
Edit and Mark	SS	EDMK	$\begin{array}{l} 21.25+3.12N+3.44N_294N_4\\ +.63N_5+2.5SG+3.13MK \end{array}$

INSTRUCTION	FORMAT	MNEMONIC	
Exclusive OR	RR	XR	7.5
Exclusive OR*	RX	X	11.88
Exclusive OR	SI	XI	9.38
Exclusive OR	SS	XC	16.88 + 3.13N
Execute*	RX	EX	$8.13 + .625T_{12} + E$
Halt I/O	SI	HIO	See I/O Tables
Halve (Long)	RR	HDR	$231.85 + 9.4\mathrm{X} + 7.25\mathrm{H}_2$
Halve (Short)	RR	HER	$101.16 + 3.84X + 3.75H_2$
Insert Character*	RX	IC	9.38
Insert Storage Key	RR	ISK	7.5
Load	RR	LR	7.5
Load*	RX	L	11.88
Load Address*	RX	LA	10.0
Load and Test	RR	LTR	7.5
Load and Test (Long)	RR	LTDR	12.5
Load and Test (Short)	RR	LTER	7.5
Load Complement	RR	LCR ·	$7.5 \pm 1.25\mathrm{G}_2$
Load Complement (Long)	RR	LCDR	12.5
Load Complement (Short)	RR	LCER	7.5
Load Halfword*	RX	$\mathbf{L}\mathbf{H}$	10.63
Load (Long)	RR	LDR	12.5
Load (Long)**	RX	LD	16.88
Load Multiple	RS	$\mathbf{L}\mathbf{M}$	$6.25 + 5 \mathrm{GR}$
Load Negative	RR	LNR	7.5
Load Negative (Long)	RR	LNDR	12.5
Load Negative (Short)	RR	LNER	7.5
Load Positive	RR	LPR	$7.5+1.25\mathrm{G}_2$
Load Positive (Long)	RR	LPDR	12.5
Load Positive (Short)	RR	LPER	7.5
Load PSW	SI	LPSW	16.25

.

INSTRUCTION	FORMAT	MNEMONIC	
Load (Short)	RR	LER	7.5
Load (Short)**	RX	LE	11.88
Move	SI	MVI	9.38
Move	SS	MVC	16.57 + 2.5N
Move Numerics	SS	MVN	16.88 + 3.75N
Move With Offset	SS	MVO	$13.75 + 5.63 N_1 + T_{13} [2.50 - 2.50 N_1 + 2.50 N_2]$
Move Zones	SS	MVZ	16.88 + 3.75N
Multiply	RR	MR	60.0
Multiply*	RX	Μ	49.4
Multiply Decimal	SS	MP	$\begin{array}{l} 22.92 + 21.81 N_1 - 17.84 N_2 \\ + 3.75 N_2 \left(N_1 - N_2 \right) + 3.75 T_7 \end{array}$
Multiply Halfword*	RX	МН	45.0
Multiply (Long)	RR	MDR	255.0
Multiply (Long)**	RX	MD	259.4
Multiply (Short)	RR	MER	76.3
Multiply (Short)**	RX	ME	80.6
OR	RR	OR	7.5
OR*	RX	Ο	11.88
OR	SI	OI	9.38
OR	SS	OC	16.88 + 3.13N
Pack	SS	PACK	$\begin{array}{l} 11.88+5.63\mathrm{N_1}+1.25\mathrm{N_2} \\ + \mathrm{T_{17}} \; (2.17-2.50\mathrm{N_1}+.63\mathrm{N_2}) \end{array}$
Read Direct	SI	RDD	12.5 + ED
Set Program Mask	RR	SPM	5.0
Set Storage Key	RR	SSK	8.75
Set System Mask	SI	SSM	10.0
Shift Left Double	RS	SLDA	See Shift Table – SLDA
Shift Left Double-Logical	RS	SLDL	See Shift Table – SLDL
Shift Left Single	RS	SLA	See Shift Table – SLA
Shift Left Single-Logical	RS	SLL	See Shift Table – SLL

INSTRUCTION	FORMAT	MNEMONIC	
Shift Right Double	RS	SRDA	See Shift Table – SRDA
Shift Right Double-Logical	RS	SRDL	See Shift Table – SRDL
Shift Right Single	RS	SRA	See Shift Table – SRA
Shift Right Single-Logical	RS	SRL	See Shift Table – SRL
Start I/O	SI	SIO	See I/O Tables
Store*	RX	ST	12.5
Store Character*	RX	STC	10.0
Store Halfword*	RX	STH	10.0
Store (Long)**	RX	STD	17.5
Store Multiple	RS	STM	6.87 + 5GR
Store (Short)**	RX	STE	12.5
Subtract	RR	SR	$7.5 + 1.25\mathrm{G}_2$
Subtract*	RX	S	$11.88 + 1.25G_2$
Subtract Decimal	SS	SP	$28.75 \pm 1.25 N_1 \pm 2.5 M - 1.25 T_{16}$
Subtract Halfword*	RX	SH	A ₅ : 10.63 A ₆ : $11.25 + 1.25G_2$
Subtract Logical	RR	SLR	7.5
Subtract Logical*	RX	SL	11.88
Subtract Normalized (Long)	RR	SDR	35.70
Subtract Normalized (Long)**	RX	SD	41.30
Subtract Normalized (Short)	RR	SER	16.25
Subtract Normalized $(Short)^{**}$	RX	SE	20.62
Subtract Unnormalized (Long)	RR	SWR	33.15
Subtract Unnormalized $(Long)^{**}$	RX	SW	38.80
Subtract Unnormalized (Short)	RR	SUR	15.0
Subtract Unnormalized (Short)**	RX	SU	19.4
Supervisor Call	RR	SVC	23.75
Test and Set	SI	TS	10.00
Test Channel	SI	TCH	B ₁ : 11.88 B ₃ : 13.75
Test I/O	SI	TIO	See I/O Tables
Test Under Mask	SI	$\mathbf{T}\mathbf{M}$	8.75

INSTRUCTION	FORMAT	MNEMONIC	
Translate	SS	TR	16.88 + 6.25N
Translate and Test	SS	TRT	Case 1: Condition Code 0 $18.13 + 3.75N - 2.50T_{18}$ Case 2: Condition Code 1 21.88 + 3.75B Case 3: Condition Code 2 21.88 + 3.75N
Unpack	SS	UNPK	$\begin{array}{r} 16.32 + 3.12 \mathrm{N_1} - \mathrm{T_{19}} \\ (2.03 + .78 \mathrm{N_1} - 2.5 \mathrm{H_2}) \end{array}$
Write Direct	SI	WRD	9.37
Zero and Add	SS	ZAP	25.32 + 2.5M

I/O Tables

Shift Tables

NO OF

START I/C)		
CONDITION CODE		MULTIPLEXER CHANNEL	SELECTOR CHANNEL
0	I/O operation initiated and channel proceeding with its execution	$65.00 + U_1$	$45.00 + U_1$
1	CSW stored; immediate operation initiated or command rejected	$60.00 + U_1$	48.75 + U1
2	Channel or subchannel busy	14.38	13.13
3 3	Device not operational Channel or subchannel not operational	$41.25 + U_1$ 15.00	$43.75 + U_1$ 10.00

TEST I/O

CONDITION CODE		MULTIPLEXER CHANNEL	SELECTOR CHANNEL
0	Subchannel and device available	$31.25 + U_1$	$31.88 + U_1$
1	CSW stored, device status only	48.13 + U ₁	$48.75 + U_1$
1	CSW stored: end interruption in subchannel	50.63	28.13
1	CSW stored: end interruption in device	$63.13 + U_1$	Not applicable
2	Channel or subchannel busy	15.00	15.00
3 3	Device not operational Channel or subchannel not operational	$26.88 + U_1$ 15.00	$27.5 + U_1$ 10.00

HALT I/O

CONDITION CODE		MULTIPLEXER CHANNEL	SELECTOR CHANNEL
0	Interrupt pending in subchannel	15.0	13.75
1	CSW stored	$31.88 + U_1$	$32.5 + U_1$
2	Burst operation terminated	Not applicable	$19.38 + U_2$
3	Device not operational	$23.75 + U_1$	$27.5 + U_1$
3	Channel not operational	15.00	10.00

PLACES								
SHIFTED	SRL	SLL	SRA*	SLA*	SRDL	SLDL	SRDA*	slda [†]
0	11.25	10.62	14.37	16.25	11.87	11.87	18.12	20.00
1	15.00	15.00	18.13	20.63	20.63	18.75	26.88	26.88
2	20.00	19.38	23.13	25.00	27.50	27.50	33.75	35.63
3	15.00	18.13	18.13	23.75	18.13	24.38	24.38	32.50
4	15.00	15.00	18.13	20.63	18.13	18.75	24.38	2 6.8 8
5	18.13	15.00	21.25	20.63	26.25	18.75	32.50	26.88
6	20.00	19.38	23.13	25.00	27.50	27.50	33.75	35.63
7	15.00	18.13	18.13	23.75	18.13	24.38	24.38	32.50
8	15.00	14.37	18.13	20.00	18.13	18.12	24.38	26.26
9	18.13	14.37	21.25	20.00	26.25	18.12	32.50	26.26
10	19.38	19.38	22.50	25.00	26.25	27.50	32.50	3 5.6 3
11	15.00	18.13	18.13	23.75	19.38	24.38	25.63	32.50
12	15.00	14.37	18.13	20.00	19.38	18.12	25.63	26.26
13	18.75	14.37	21.88	20.00	28.13	18.12	24.38	26.26
14	19.38	19.38	22.50	25.00	26.25	27.50	32.50	35.63
15	15.00	16.25	18.13	21.88	19.38	25.00	25.63	33.13
Addi	tional T	imes fo	or shifts	to be a	dded to	o shifts	of less	than
			1	6 place	s			
16	3.75	3.13	3.75	3.75	7.50	5.63	7.50	6.25
32	6.88	5.63	6.88	6.88	14.38	10.63	14.38	11.88
48	10.00	8.13	10.00	10.00	21.25	15.63	21.25	17.50
Notes:	Add .6	25 µs to	o total i	if base	address	ing is u	used.	
	*Subtr	act 1.8	8 μs if	numbe	er shifte	ed is n	egative	

*Subtract 1.88 μ s if number shifted is negative. †Subtract 4.38 μ s if number shifted is negative.

Variable Field Length Instructions

In the following timing formulas, the times for the variable field length instructions (i.e., those instructions that contain an "L" field) are given in terms of word boundary crossovers and the operand addresses. The term "word boundary" is used to specify the boundary between two physical words. A physical word is the amount of information fetched in a single storage cycle (for Model 40 this is 16 bits). Thus, the number of word boundary crossovers is one less than the number of half words spanned by the field. All symbols used in the following VFL detailed timing formulas should be interpreted in accordance with the Legend for System/360 Timing (Detail VFL Times).

ADD Decimal—AP

 $\begin{array}{c} 26.88 + 1.25 \mathrm{N_1} + 2.5 \mathrm{M} + .625 \\ [3 \mathrm{HB_1} - \mathrm{LB_1} + (1 - \mathrm{T_{16}}) + 2 \; (1 - \mathrm{T_{16}}) \; \mathrm{HB_2}] \end{array}$

AND-NC

- $14.38 + 3.13N + 3.13 HB_1 + 3.75 HB_2 3.13 (HB_1) (HB_2) .63 (LB_1) (LB_2)$
- Compare Decimal—CP

 $\frac{22.5 + 1.25N_1 + 1.25M + .625}{\left[(1 - T_{16}) + 2 (1 - T_{16}) \text{ HB}_2 - \text{LB}_1 \right]}$

Compare Logical—CLC

Case 1: If number of bytes compared before inequality is found to be less than or equal to N $16.26 + 5.63 \text{ NWBB}_1 + .63 \text{ HB}_2$ $+ 4.38 \text{ HB}_1 (1 - \text{HB}_2)$ Case 2: If operands are equal 14.06 + 2.81 N + .31 $[3\text{HB}_1 + 6\text{HB}_2 + 4\text{LB}_1 + 3\text{LB}_2$ $-10 (\text{LB}_1) (\text{LB}_2)]$

Divide Decimal-DP $13.13 + 29.06 N_1 - 22.81 N_2 + 11.25 N_2 (N_1 - N_2)$

EDIT-ED

 $\begin{array}{r} 28.13 + 3.12\mathrm{N} + 1.25\mathrm{HB_1} - .63\mathrm{LB_1} + .63\mathrm{N_5} \\ - .94\mathrm{N_4} + 6.88 \ \mathrm{NWBL_2} - .63\mathrm{HB_2} + 2.5 \ \mathrm{SG} \end{array}$

EDIT and MARK-EDMK

 $\begin{array}{r} 28.13 + 3.12N + 1.25HB_1 - .63LB_1 + .63N_5 - .94N_4 \\ + 6.88NWBL_2 - .63HB_2 + 2.5SG + 3.13MK \end{array}$

Exclusive OR—XC

 $14.38 + 3.13 \text{ N} + 3.13 \text{HB}_1 + 3.75 \text{HB}_2 - 3.13 (\text{HB}_1) (\text{HB}_2) - .63 (\text{LB}_1) (\text{LB}_2)$

Move Characters-MVC

 $\begin{array}{r} 14.38 + 2.5\mathrm{N} + 2.5\mathrm{HB_1} + 3.13\mathrm{HB_2} \\ - 1.88 \ \mathrm{(HB_1)} \ \mathrm{(HB_2)} + .63\mathrm{LB_2} \\ - 1.88 \ \mathrm{(LB_1)} \ \mathrm{(LB_2)} \end{array}$

Move Numerics—MVN

 $\begin{array}{r} 14.38 + 3.75\mathrm{N} + 3.13 \ \mathrm{HB_1} + 3.75 \ \mathrm{HB_2} \\ - 3.13 \ \mathrm{(HB_1)} \ \mathrm{(HB_2)} - .63 \ \mathrm{(LB_1)} \ \mathrm{(LB_2)} \end{array}$

Move with Offset-MVO $13.75 + 5.63N_1 + T_{13} (2.50 - 2.5N_1 + 2.5N_2)$

Move Zones—MVZ

 $\begin{array}{r} 14.38 + 3.75\mathrm{N} + 3.13\mathrm{HB_1} + 3.75\mathrm{HB_2} \\ - 3.13 \ \mathrm{(HB_1)} \ \mathrm{(HB_2)} - .63 \ \mathrm{(LB_1)} \ \mathrm{(LB_2)} \end{array}$

Multiply Decimal—MP

 $\begin{array}{r} 22.92 + 21.81 N_1 - 17.84 N_2 + 3.75 N_2 \ (N_1 - N_2) \\ + 3.75 T_7 \end{array}$

OR—OC

 $14.38 + 3.13N + 3.13 HB_1 + 3.75 HB_2 - 3.13 (HB_1) (HB_2) - .63 (LB_1) (LB_2)$

Pack—PACK

Case 1: If $N_1 > \frac{N_2}{2}$ $13.13 + 3.13N_1 + 1.25N_2$ $+ 1.25N_2 (LB_2) + 1.25 (1 - LB_2) (HB_2 + 1)$ Case 2: If $N_1 \le \frac{N_2}{2}$

 $\frac{2}{13.13 + 5.63N_1 + 2.5 (LB_2) (N_2 - 1)}$

Subtract Decimal—SP

 $\begin{array}{c} 26.88 + 1.25 N_1 + 2.5 M + .625 \\ [3 HB_1 - LB_1 + (1 - T_{16}) + 2 \ (1 - T_{16}) \ HB_2] \end{array}$

Translate—TR

 $15.63 + 6.25N + 1.88HB_1 + .63LB_1$

Translate and Test—TRT

 $\begin{array}{l} Case \ 1: \\ \mbox{Condition Code 0} \\ 15.63 + 3.75N + (4.38HB_1 + .63LB_1) \ (1 - T_{18}) \\ Case \ 2: \\ \mbox{Condition Code 1} \\ 20.63 + 3.75B + 4.38HB_1 - 1.88LB_1 \\ Case \ 3: \\ \mbox{Condition Code 2} \\ 20.0 + 5.63N + (4.38HB_1 - .63LB_1 \\ - 1.88N) \ (1 - T_{18}) \end{array}$

Unpack—UNPK

 $\begin{array}{l} \textit{Case 1:} \\ \textit{If } N_1 > 2N_2 \\ \textit{13.13} + \textit{1.56} N_1 + \textit{2.5} N_2 + \textit{1.56} (\textit{LB}_1) \ N_1 \\ + .94 \ (\textit{1} - \textit{LB}_1) \ (\textit{HB}_1 + \textit{2}) \\ \textit{Case 2:} \\ \textit{If } N_1 \leq 2N_2 \\ \textit{15.94} + \textit{2.34} N_1 + \textit{1.56} \ (\textit{LB}_1) \ N_1 + \textit{3.44} \textit{HB}_1 \\ - \textit{4.69} \ (\textit{LB}_1) \ (\textit{HB}_1) - .31 \textit{LB}_1 \end{array}$

Zero and Add-ZAP 24.38 + 2.5M + 1.88HB₁

System/360 Model 40 Instruction Timings 51

Legend for System/360 Timing

This section contains legends for the timing formulas for the cases where multiple timing formulas f_{ℓ} , instructions are listed. In some cases more than one timing formula for an instruction may be given.

Legends A_1 to A_4 are timing formulas for Store Multiple or Load Multiple instructions depending on quantity of general registers and position with respect to doubleword boundaries.

- A₁: Use if the number of registers is 2, and if the operand lies on doubleword boundaries
- A₂: Use if the number of registers is > 2 and even, and if the operand lies on doubleword boundaries
- A₃: Use if the number of registers is even, and if the operand does *not* lie on doubleword boundaries
- A4: Use if the number of registers is odd

Legends A_5 and A_6 are timing formulas for the Subtract Halfword instruction.

- A₅: Use if leading 16 bits are *not* changed by Subtract Halfword instruction
- A₆: Use if leading 16 bits are changed by Subtract Halfword instruction

Legends B_1 to B_4 are timing formulas to be used when addressing a channel.

- B_1 : Use when addressing the multiplexer channel in the multiplex mode
- $B_2: \ Use \ when \ addressing \ the \ multiplexer \ channel \ in \\ the \ burst \ mode \ \ first \ execution$
- B_3 : (Same as B_2) executions subsequent to the first, during the same burst mode operation
- B₄: Use when addressing the selector channel

Legends CH_1 to CH_4 are timing formulas to use for Compare Halfword instruction, depending on the nature of the numbers being handled.

- CH1: Use if signs differ
- CH₂: Use if signs are alike, and the high-order 16 bits of the first operand are significant
- CH₃: Use if inequality is found in byte 2
- CH₄: Use if inequality is found in byte 3, or if comparison is equal

Legends C_1 to C_3 are timing formulas to use for radix (number base) conversion instructions, depending on the size of the number converted.

- C1: Use when the number converted contains eight or less decimal digits
- C_2 : Use when the number converted contains more than eight decimal digits, but seven or less hexadecimal digits
- C₃: Use when the number converted contains more than seven hexadecimal digits

Legends CVD_0 to CVD_4 are timing formulas to use for the Convert to Decimal instruction, depending on the number of leading zero bytes.

- CVD₀: Use if there are no leading zero bytes
- CVD1: Use if there is one leading zero byte
- CVD₂: Use if there are two leading zero bytes
- CVD_3 : Use if there are three leading zero bytes
- CVD₄: Use if there are four leading zero bytes
- Legends D_1 to D_8 are timing formulas to be used depending on the state of the addressed channel.
- D_1 : Use if the multiplexer channel is busy and in the multiplex mode
- D_2 : Use if the multiplexer channel is busy and in the burst mode first execution
- D_3 : (Same as D_2) executions subsequent to the first, during the same burst mode operation
- D₄: Use if the multiplexer channel is idle
- D_5 : Use if the multiplexer channel has an interruption pending
- D_6 : Use if the selector channel is busy
- D₇: Use if the selector channel is idle
- D₈: Use if the selector channel has an interruption pending

Legends E_1 to E_4 are timing formulas to use for the Execute instruction, depending on the instruction length code and varying conditions.

- E_1 : Use when subject instruction is one halfword long
- E2: Use when subject instruction is two halfwords long
- E_3 : Use when subject instruction is a three-halfword character instruction
- E₄: Use when subject instruction is a three-halfword decimal instruction

Legends V_1 to V_4 are timing formulas to use for the Move instruction, depending on the location of operand fields.

- V_1 : Use if first and second operand fields start and end on doubleword boundaries
- V_2 : Use if first and second operand fields start at corresponding byte addresses within doublewords but do not lie on doubleword boundaries
- V_3 : Use if first and second operand fields do not start at corresponding byte addresses within double-words or if N < 8.
- V₄: Use if first and second operand fields start on doubleword boundaries but do not end on doubleword boundaries. N must be greater than seven to use this case.

NOTE: A byte address of a doubleword can have the value 0, 1, 2, 3, 4, 5, 6, or 7.

This section contains the legends for terms to be used in the timing formulas for System/360.

ABV = Absolute value (i.e., unsigned value) ofNWBL₁ - NWBL₂

- B = Total number of bytes of the first operand which are processed (applies to instructions with a single-length field)
- E = Time for the subject instruction which is executed by the Execute instruction
- ED = External delay
- F = Input/output field length specified in Transfer I/o instruction
- $F_1 = 1$ if the branch operation is successful = 0 otherwise
- $F_2 = 0$ if the R_2 field (specified in the RR formatted branch instruction) is zero (i.e., branch is suppressed)
 - = 1 otherwise
- $G_1 = 1$ if an overflow interruption occurs (PSW bit 36 = 1 or fixed-point divide interruption occurs
 - = 0 otherwise
- $G_2 = 1$ if overflow occurs and fixed-point interruption is masked (PSW bit 36 = 0) = 0 otherwise
- $G_3 = 0$ if operand to be converted is positive = 1 otherwise
- $G_4=1$ if condition code is zero; i.e., all of the selected bits are zero or mask is all zero
 - = 0 otherwise

- $G_5 = 0$ if first operand is positive = 1 otherwise
- GR = Number of general registers loaded or stored
- $HB_1 = 1$ if the address of the high-order (leftmost) byte of the first operand is odd = 0 otherwise
- $HB_2 = 1$ if the address of the high-order (leftmost) byte of the second operand is odd = 0 otherwise
- H = number of significant (i.e., other than high-order zeros) hexadecimal digits in the binary operand
- $H_2 =$ Number of high-order hexadecimal zeros in the second operand

$$egin{array}{lll} \mathrm{H}_3 \ = \ \mathrm{H}_2/2 \ \mathrm{if} \ \mathrm{H}_2 \ \mathrm{is \ even} \ = \ \mathrm{H}_2/2 + 1 \ \mathrm{if} \ \mathrm{H}_2 \ \mathrm{is \ odd} \end{array}$$

$$H_4 = 4 - H/2$$
 if H is even
= $4 - \frac{H-1}{2}$ if H is odd

 $(H_4 has a minimum value of 1)$

- K_1 = Number of zero-hexadecimal digits (both leading and imbedded) in the absolute value (recomplemented if negative) of the factor with a smaller absolute value. In Multiply Halfword K_1 applies only to the 16 low-order bits of that factor
- $L_1 = 1$ if a guard digit is involved = 0 otherwise
- $LB_1 = 1$ if the address of the low-order (rightmost) byte of the first operand is odd = 0 otherwise
- $LB_2 = 1$ if the address of the low-order (rightmost) byte of the second operand is odd = 0 otherwise
- $M = \text{greater of } N_1 \text{ or } N_2$
- MK = number of times the mark address is stored in the Edit and Mark instruction
- $MQ_1 = 0$ if multiplier or quotient lies on a word boundary = 1 otherwise
- N = total number of bytes in the first operand for those instructions with a single length field
- $N_1 = \text{total number of bytes in the first operand (destination)}$

- $N_2 = total number of bytes in the second operand (source)$
- $N_3 = total number of bytes which overlap between the first and second operands$
 - = 0 for nonoverlapping fields, and for overlapping fields where the address of the second operand is greater than or equal to (\geq) the first operand address
- $N_4 \,=\, total \ number \ of \ field \ separator \ characters \ in \ the \\ edit \ pattern$
- $N_5 = total number of control characters in the edit pattern$
- N_6 = number of bytes of the field which lie outside of that part of the field bounded by double words
- $NWBB_1 = number of word boundary crossovers for that part of the first operand processed$
- $NWBB_2 = number of word boundary crossovers for that part of the second operand processed$
- $NWBL_1 = number of word boundary crossovers for the first operand (destination)$

$$\begin{split} NWBL_1L_2 \ = \ number \ of \ word \ boundary \ crossovers \\ for \ that \ part \ of \ the \ first \ operand \ which \\ consists \ of \ N_2 \ bytes \ of \ high-order \ zeros \end{split}$$

- $NWBL_2 = number of word boundary crossovers for the second operand (source)$
- $NWBQ_1 =$ number of word boundary crossovers for the quotient field
- $NWBR_1 = number of word boundary crossovers for the remainder field$
- ${
 m q}_4={
 m quotient}$ found by dividing the number of positions to be shifted by 4
- $q_8 =$ quotient found by dividing the number of positions to be shifted by 8
- $Q_4 = 1 \text{ of } q_4 = 0$ = 0 otherwise

 $\mathrm{QS}\ =\ \mathrm{smaller}\ of\ N_1-8\ or\ N_1-N_2$

- r_4 = remainder found after dividing the number of positions to be shifted by 4
- $R_3 =$ remainder when N is divided by 8

 $\begin{array}{rl} R_4 \ = \ 1 \ \text{if} \ r_4 = 0 \\ = \ 0 \ \text{otherwise} \end{array}$

SG = number of signs in the field to be edited

 $\begin{array}{rl} S_1 &=& 1 \mbox{ if } r_4 = 3, \mbox{ or if } q_4 = 0 \\ &=& 2 \mbox{ if } r_4 = 3 \mbox{ and } q_4 = 0 \\ &=& 0 \mbox{ otherwise} \end{array}$

- $S_2 = -1$ if $r_4 = 0$ = 1 if $r_4 = 1$, and $q_4 = 0$ = 0 otherwise
- $\begin{array}{rl} S_3 &= 0 \text{ if } r_4 = 0, \text{ and } q_4 \neq 0 \\ &= 1 \text{ if } r_4 = 0, \text{ and } q_4 = 0 \\ &= 3 \text{ if } r_4 = 1 \\ &= 5 \text{ if } r_4 = 2 \text{ or } 3 \end{array}$
- $\begin{array}{l} S_4 \ = \ 0 \ \text{if} \ r_4 = 0 \\ = \ 4 \ \text{if} \ q_4 = 0 \ \text{and} \ r_4 = 1, \text{or} \ \text{if} \ q_4 \neq 0 \ \text{and} \ r_4 = 2 \\ = \ 3 \ \text{if} \ q_4 = 0 \ \text{and} \ r_4 = 2, \text{or} \ \text{if} \ q_4 \neq 0 \ \text{and} \ r_4 = 3 \\ = \ 2 \ \text{if} \ q_4 = 0 \ \text{and} \ r_4 = 3 \\ = \ 5 \ \text{if} \ q_4 \neq 0 \ \text{and} \ r_4 = 1 \end{array}$
- $S_5 = 1$ if the even-numbered register is zero = 0 otherwise
- $S_6 = 1$ if operand is negative = 0 otherwise
- $S_7 = 1$ if $r_4 \neq 0$ and operand is negative = 0 otherwise
- $T_1 = 1$ if the result field is recomplemented (i.e., changes sign) = 0 otherwise
- $T_2 = 1$ if the result field is zero = 0 otherwise
- $\begin{array}{l} T_3 \,=\, 1 \text{ if } N_2 < \mbox{$\frac{1}{2}$} \, (N_1 + 1) \\ = \, 0 \text{ otherwise} \end{array}$
- $T_4 = 1$ if the second operand has leading hexadecimal zeros = 0 otherwise
- $T_6 = 0$ if $N_2 \le 4$
 - = 1 otherwise

 $\begin{array}{rcl} T_7 \ = \ 0 \ \text{if} \ N_1 \le 8 \\ \ = \ 1 \ \text{otherwise} \end{array}$

- $T_8 = 0$ if fields do not overlap = 1 otherwise
- $T_9 = 0$ if any nonzero function byte is found = 1 otherwise

 $\begin{array}{l} T_{11} \, = \, 1 \ \text{if} \ N_1 > \frac{1}{2} \ (N_2 + 1) \\ = \, 0 \ \text{otherwise} \end{array}$

 $T_{12} = 1$ if R_1 field of the Execute instruction is not zero = 0 otherwise $\begin{array}{l} T_{13} \, = \, 0 \ \text{if} \ N_2 \geq N_1 \\ = \, 1 \ \text{otherwise} \end{array}$

- $\begin{array}{l} T_{14} \,=\, 1 \mbox{ if } NWBL_2 = 0 \\ = \mbox{ 0 otherwise } \end{array}$
- $T_{15} = 1$ if B = N and operands are equal = 0 otherwise

 $\begin{array}{l} T_{16} \ \equiv 0 \ \text{if} \ N_1 \geq N_2 \\ \ \equiv \ 1 \ \text{otherwise} \end{array}$

 $\begin{array}{l} T_{17} \,=\, 1 \text{ if } N_1 > \displaystyle \frac{N_2}{2} \\ = \, 0 \text{ otherwise} \end{array}$

 $T_{18} = 1$ if N = 1= 0 otherwise $\begin{array}{l} T_{19}\,=\,1 \text{ if } N_1>2N_2\\ =\,0 \text{ otherwise} \end{array}$

- $T_{20} = 1$ if signs are unlike for Add Decimal or if signs are alike for Subtract Decimal, when second operand > first operand = 0 otherwise
- U_1 = select out delay plus device delay
- U_2 = device delay for halt I/O sequence
- V = absolute value (i.e., unsigned value) of $N_1 N_2$
- X = number of binary 1's in the fraction of the number to be halved
- W = total number of doublewords in the first operand for those instructions with a single lengthfield

				CHAN LO	NEL AD	SYST	EM I	LOAD	SE	LECTO	R		MUL	TIPLEY	KER CH.	ANNEL		
INPUT/		NOMINAL				1	2	3	C	HANNE	L	WAIT-		PREV-				
OUTPUT		DATA	CYCLE	DATA	DC	DC	DC	DC&T	PRIC	RITY L	OAD	ING	DEVICE	IOUS	CPU		DRITY I	LOAD
DEVICE	KEY	RATE	TIME	LOAD	LOAD	NODC	DC	ANY	TIME	A	В	TIME	LOAD	LOAD	INTF	TIME	A	1
<i>Consoles</i> 1052 Ptrkbd	2M	14.8cs	Var									70.0	.034	.143	28.0	.200 70.0	5.63 3.06	
Punched Co	ard I/O	and Printe	rs								1							
1442-N1																		
Reading EBCD	1M	.53kb	150 ms	0.3	0.4	1.0	1.5	1.9	$.200 \\ 2.80$	0.48	0.31 0.14	.800	4.20	12,5	39.0	.200 2.80	7.05 17.3	7.5
Card Image	1 M	1.07kb	150 ms						2.80 .200 2.80	0.48	$0.14 \\ 0.62 \\ 0.28$.800	5.90	12.5	26.5	.200 2.80	17.05 13.4	7.5 5.3
Punching EBCD	2M	.12kb	656 ms	0.1	0.0	0.0	0.0	0.0	.200	0.75	0.01	11.0	0.30	0.90	39.0	$.200 \\ 12.5$	8.56	0.6
Card Image	2M	.24kb	656 ms	0.1	0.0	0.0	0.0	0.0	.200	0.75	0.02	11.0	0.43	0.90	26.5	$.200 \\ 12.5$	8.56	0.9
1442-N2 Punching		Same a	s 1442-N	1 1 Pun	ching													
1443-N1 Printer 13 Char Set	ЗМ	1.44kc	100 ms	0.0	0.0	0.0	0.0	0.0	.200 1.70 100.	18.0	10.6	18.5	25.8	0.54	29.6	.200 4.77 100.	477. 454.	10
39 Char Set	ЗМ	.72kc	200 ms	0.0	0.0	0.0	0.0	0.0	$.200 \\ 1.70 \\ 200.$	18.0	10.6	18.5	25.8	0.54	29.6	.200 4.77 200.	477. 466.	10 2.
52 Char Set	3М	.58kc	250 ms	0.0	0.0	0.0	0.0	0.0	$.200 \\ 1.70 \\ 250.$	18.0	10.6	18.5	25.8	0.54	29.6	.200 4.77 250.	477. 468.	10
63 Char Set	3М	.48kc	300 ms	0.0	0.0	0.0	0.0	0.0	.200 1.70 300.	18.0	10.6	18.5	25.8	0.54	29.6	.200 4.77 300.	477. 469.	10 1.

1— May be overrun
2— Will not overrun — Synchronous mechanical operation
3— Will not overrun — Asynchronous operation
—B Burst mode operation on multiplexer channel
—M Multiplex mode operation on multiplexer channel

Table 1. IBM System/360 Model 40 Channel Evaluation Factors

					1	NNEL DAD	SYSTE	мт	OAD	SI	ELECTO	R		м	ULTIP	LEXER	CHANN	EL	
	INPUT/		NOMINAL				1	2	3	c	HANNE	r L	WAIT		PREV-				
	OUTPUT		DATA	CYCLE	DATA	DC	DC	_	DC&T	PRIC	RITY I	LOAD		DEVICE	IOUS	CPU	PRIC	RITY	LOAD
	DEVICE	KEY	RATE	TIME		LOAD	NODC		ANY	TIME	Α	в	TIME	LOAD	LOAD	INTF	TIME	А	В
1	2821 Ctrl Unit 2540 Card Read Punch 51 Col Rd EBCD	2M	1.07kb	75 ms	0.0	0.0	0.0	0.0	0.0	.200 .480	10.0	21.0	8.00	21.8	1.22	21.0	.200 1.75	175.	100
	~ 1								0.0	75.0	9.95	0.13	0.00	40.0	1 00	21.0	75.0	171.	2.34
	Column Binary	2M	2.13kb	$75 \mathrm{ms}$	0.0	0.0	0.0	0.0	0.0	.200 .960 75.0	20.0 19.8	$\begin{array}{c} 21.0 \\ 0.27 \end{array}$	8.00	42.8	1.22	21.0	.200 3.42 75.0	342. 326.	100. 4.56
	Std Read EBCD	2M	1.33kb	60 ms	0.0	0.0	0.0	0.0	0.0	.200 .480 60.0	10.0 9.94	21.0 0.16	6.50	26.9	1.50	21.0	.200 1.75 60.0	175. 170.	100. 2.90
	Column Binary	2M	2.67kb	60 ms	0.0	0.0	0.0	0.0	0.0	.200 .960 60.0	20.0 19.7	21.0 0.33	6.50	52.6	1.50	21.0	.200 3.42 60.0	342. 324.	100. 5.70
	Punch EBCD	2M	.33kb	200 ms	0.0	0.0	0.0	0.0	0.0	.200 .480 200.	10.0 9.98	21.0 	14.0	14.1	0.70	23.7	.200 1.98 200,	198. 196.	100. 0.90
	Column Binary	2M	.67kb	200 ms	0.0	0.0	0.0	0.0	0.0	.200 .960 200.	20.0 19.9	21.0 0.10	14.0	27.7	0.70	23.7	.200 3.88 200.	388. 381.	100. 1.94
	1403 Ptr Model 2 Std 600 LPM	ЗМ	1.32kc	100 ms	0.0	0.0	0.0	0.0	0.0	.200 .660 100.	 16.5 16.4	25.0 0.16	15.7	14.4	0.64	16.5	.200 2.26 100.	226. 221.	100. 2. 26
	UCS 750 LPM	3 M	1.65kc	80 ms	0.0	0.0	0.0	0.0	0.0	.200 .660 80.0	$\begin{array}{c} 16.5\\ 16.4\end{array}$	25.0 0.21	15.7	14.4	0.64	16.5	.200 2.26 80.0	226. 219	100. 2.83
	Mdl 3&N1 Std 1100 LPM	3M	2.42kc	54.5 ms	0.0	0.0	0.0	0.0	0.0	.200 .660 54.5	16.5 16.3	25.0 0.30	15.7	14.4	0.64	16.5	$.200 \\ 2.26 \\ 54.5$	226. 216	100. 4.10
	UCS 1400 LPM	3M	3.08kc	42.8 ms	0.0	0.0	0.0	0.0	0.0	.200 .660 42.8	$\begin{array}{c} 16.5\\ 16.3\end{array}$	25.0 0.38	15.7	14.4	0.64	16.5	.200 2.26 42.8	226. 214.	100. 5.30

May be overrun
Mill not overrun – Synchronous mechanical operation
Will not overrun – Asynchronous operation
Burst mode operation on multiplexer channel
M Multiplex mode operation on multiplexer channel

ſ								NNEL	SYS	ſEM	LOAD				PRIO	RITY L	OAD			
					NOMINAL	GAP OR			1	2	3	N	IO DAT	A		D	ATA CI	HAININ	G	
	INP	UT/OU	TPUT		DATA	CYCLE	DATA	DC	DC	DC	DC&T	c	HAININ	1G	COUI	T =	20	COUN	т =	100
		DEVIC	E	KEY	RATE	TIME	LOAD	LOAD	NODO	DC	ANY	TIME	Α	в	TIME	A	в	TIME	A	В
	MAG	00 sei netic readin	TAPE																2	
		DEN-	BYTE			GAP														
	MDL	SITY	CONV			TIME														
	1	200	No	1B	7.5kc	20.0ms	1.3	1.3	3.1	4.7	6.0	.200	2.40	0.94	.200 1.03	2.40 1.05	1.31	$.200 \\ 1.34$	2.40	1.01
			Yes	1B	5.6kb	20.0ms	1.3	1.3	3.1	4.7	6.0	$2.56 \\ .200 \\ 3.43$	2.40	0.94	.200 1.77	1.05 2.40 1.05	0.98	.200 .355	1.05 2.40 1.05	0.76
		556	No	1B	20.8kc	20.0ms	3.5	3.6	8.6	13.2	16.8	.200	2.40		.200	2.40		.200	2.40	
			Yes	1B	15.6kb	20.0ms	3.5	3.6	8.6	13.2	16.8	.923 .200 1.28	2.40	2.60 1.95	.355 .200 .502	1.02 2.40 1.03	3.64 2.73	.449 .200 .645	$1.03 \\ 2.40 \\ 1.04$	2.81
		800	No*	1B	30.0kb	16.0ms	5.1	5.3	12.7	19.4	24.7	.200	2.40		.200	2.40		.200	2.40	
					00 711	20.0	. .		10 7	10.4	047	.640		3.75	.267	1.00	5.25	.341	1.02	4.05
			Yes	1B	22.5kb	20.0ms	5.1	5.3	12.7	19.4	24.7	.200 .854	2.40	2.81	.200 .352	2.40 1.02	3.93	.200 .452	2.40	3.03
	2	200	No	1B	15.0kc	10.0ms	2.6	2.7	6.3	9.6	12.3	.200 1.28	2.40	1.88	.200 .523	2.40 1.03	2.62	.200 .674	2.40 1.04	2.02
			Yes	1 B	11.3kb	10.0ms	2.6	2.7	6.3	9.6	12.3	.200	2.40		.200	2.40		.200	2.40	1.50
					(1 -	10.0	- 1		170	070		1.70		1.41	.690	1.04	1.97	.895	1.04	1.52
		556	No	1B	41.7kc	10.0ms	7.1	7.5	17.8	27.2	34.6	.200 .461	2.40	5.21	.200	0.98	7.29	.200 .248	$2.40 \\ 1.00$	5.65
			Yes	1 B	31.3kb	10.0ms	7.1	7.5	17.8	27.2	34.6	.200	2.40		.200	2.40		.200	2.40	
												.614		3.91	.256	1.00	5.47	.327	1.02	4.22
		800	No*	1B	60.0kb	8.0ms	10.2	11.0	26.1	39.9	50.9	.200 .320	2.40	7.50	.200	0.95	10.5	.200	0.98	8.10
			Yes	1B	45.0kb	10.0ms	10.2	11.0	26.1	39.9	50.9	.200 .426 ·	2.40	5.63	.200	0.98	7.88	.200 .230	2.40 1.00	6.08
	3	200	No	1B	22.5kc	6.7ms	3.8	4.0	9.4	14.3	18.3	.200	2.40		.200	2.40		.200	2.40	
			77	1.0	10.011	0.7	20	4.0	0.4	149	10.0	.854 .200	2.40	2.81	.352 .200	1.02 2.40	3.93	.450 .200	$1.03 \\ 2.40$	3.04
			Yes	1B	16.9kb	6.7ms	3.8	4.0	9.4	14.3	18.3	1.14	2.40	2.11	.200	1.03	2.95	.200	1.04	2.28
		556	No	1B	62.5kc	6.7ms	10.6	11.5	27.3	41.7	53.2	.200	2.40		.200	0.95	10.9	.200	0.97	8.44
1			Yes	1B	46.9kb	6.7ms	10.6	11.5	27.3	41.7	53.2	.307 .200	2.40	7.81	.200	0.98	8.2	.200	2.40	
		800	No*	1B	90.0kb	5.3ms	15.3	17.2	40.7	62.2	79.3	.410 .200	2.40	5.86	.200	0.90	15.8	.221 .200	1.00 0.94	6.33 12.2
		000	140									.213		11.3						
			Yes	1B	67.5kb	6.7ms	15.3	17.2	40.7	62.2	79.3	.200 .284	2.40	8.44	.200	0.94	11.8	.200	0.97	9.13
	Loa Key: 1–	ds for • May	nine tra seven o be over t mode	r nine run		ltiplexer	channe	el el												

					ļ	CHAN LO		SYST	rem :	LOAD				PRIO	RITY L				
				NOMINAL	GAP OR			1	2	3		IO DAT					HAININ		
INP	UT/OU	TPUT		DATA	CYCLE	DATA	DC	DC	DC	DC&T	C	HAININ				20			$\frac{100}{100}$
	DEVIC	Е	KEY	RATE	TIME	LOAD	LOAD	NODC	DC	ANY	TIME	A	в	TIME	A	В	TIME	A	I
	WRITIN	ĩG																	
	DEN-	BYTE																	
	SITY	CONV			-						200	0.15		200	2.15		.200	3.15	Ì
1	200	No	1B	7.5kc	20.0ms	1.3	1.3	3.1	4.7	6.0	.200 3.36	3.15	0.94	.200 1.60	$3.15 \\ 1.05$	1.31	2.08	1.05	1.
		Yes	1B	5.6kb	20.0ms	1.3	1.3	3.1	4.7	6.0	.200	3.15		.200	3.15		.200	3.15	
		200	2.0	0.010							4.50		0.70	2.14	1.05	0.98	2.75	1.05	0.'
	556	No	1B	20.8kc	20.0ms	3.5	3.6	8.6	13.2	16.8	.200	3.15		.200	3.15		.200	3.15	
		T 7	170	15 011	00.0	3.5	3.6	00	13.2	16.0	$1.21 \\ .200$	3.15	2.60	.548	$1.42 \\ 3.15$	3.89	.695	$1.03 \\ 3.15$	3.0
		Yes	1B	15.6kb	20.0ms	3.5	3.0	0.0	13.2	10.0	1.62		1.95	.200	1.03	2.73	1.00	1.04	2.
	800	No*	1B	30.0kb	16.0ms	5.1	5.3	12.7	19.4	24.7	.200	3.15		.200	3.15		.200	3.15	
	000	110	10	ooronis		0.1					.840		3.75	.410	1.00	5.25	.527	1.02	4.
		Yes	1B	22.5kb	20.0ms	5.1	5.3	12.7	19.4	24.7	.200	3.15		.200	3.15		.200	3.15	3.
											1.12		2.81	.541	1.02	3.93	.700	1.03	0.
2	200	No	1B	15.0kc	10.0ms	2.6	2.7	6.3	9.6	12.3	.200	3.15	1.88	.200 .810	$3.15 \\ 1.03$	2.62	.200	$3.15 \\ 1.04$	2.
		Yes	1B	11.3kb	10.0ms	2.6	2.7	6.3	9.6	12.3	1.68 .200	3.15	1.00	.200	3.15	2.02	.200	3.15	2.
		162	ID	11.0KD	10.01115	2.0	2.1	0.0	0.0	12.0	2.23		1.41	1.06	1.04	1.97	1.37	1.04	1.
	556	No	1B	41.7kc	10.0ms	7.1	7.5	17.8	27.2	34.6	.200	3.15		.200	3.15		.200	3.15	
								1-0			.605		5.21	.298	0.98	7.29	.382	1.00	5.
		Yes	1B	31.3kb	10.0ms	7.1	7.5	17.8	27.2	34.6	.200 .806	3.15	3.91	.200 .393	$3.15 \\ 1.00$	5.47	.200	3.15 1.02	4.
	800	No*	1B	60.0kb	8.0ms	10.2	11.0	26.1	39.9	50.9	.200	3.15	0.01	.200	3.15		.200	3.15	
	000	INO	ID	00.0KD	0.0113	10.2	11.0	20.1	00.0	00.0	.420		7.50	.210	0.95	10.5	.268	0.98	8.
		Yes	1B	45.0kb	10.0ms	10.2	11.0	26.1	39.9	50.9	.200	3.15		.200	3.15		.200	3.15	
											.560		5.63	.275	0.98	7.88	.354	1.00	6.0
3	200	No	1B	22.5kc	$6.7 \mathrm{ms}$	3.8	4.0	9.4	14.3	18.3	.200	3.15		.200	3.15		.200	3.15	
		V	1B	16.9kb	$6.7 \mathrm{ms}$	3.8	4.0	0.4	1/2	18.3	$\begin{array}{c} 1.12 \\ .204 \end{array}$	3.15	2.81	.542 .200	$1.02 \\ 3.15$	3.93	.697	1.03 3.15	3.0
		Yes	10	10.9KD	0.71115	0.0	4.0	9.4	14.0	10.0	1.49	0.10	2.11	.719	1.03	2.95	.925	1.04	2.
	556	No	1B	62.5kc	6.7ms	10.6	11.5	27.3	41.7	53.2	.200	3.15		.202	0.95	10.9	.200	3.15	
											.403		7.81				.258	0.97	8.
		Yes	1B	46.9kb	6.7ms	10.6	11.5	27.3	41.7	53.2	.200	3.15		.200	3.15		.200	3.15	
								(a -		70 0	.538		5.86	.255	0.98	8.24	.340	1.00	6.
	800	No*	1B	90.0kb	5 .3ms	15.3	17.2	40.7	62.2	79.3	.200 .280	3.15	11.3	.200	0.95	15.8	.200	0.94	12
		Yes	1B	67.5kb	6,7ms	15.3	17.2	40.7	62.2	79.3	.200	3.15		.200	0.94	11.8	.200	3.15	
		100									.373		8.45				.243	0.93	9.

Loads for seven or nine track

Key: 1– May be overrun –B Burst mode operation on multiplexer channel

						NNEL	ev	STFM	LOAD				PRIC	ORITY 1	LOAD			
			NOMINAL	GAP OR			1	2	3]	NO DAT	A		I	DATA CI			
INPUT/OUTP	UT		DATA	CYCLE	DATA	DC	DC	DC	DC&T	c	HAINI	NG	COU	NT =	20	COU	nT =	100
DEVICE		KEY	RATE	TIME	LOAD	LOA	D NOD	C DC	ANY	TIME	A	В	TIME	A	В	TIME	A	В
2400 serie	s																	
MAGNETIC TA	APE																	
	ONV ONV						GAP TIME											
4 800	#	1B	30kb	16.0ms	5.1		12.7	19.4	24.7	.200 .640	2.40 0	0 3.75	.200 .267	2.4 1.0	0 5.25	.200 .346	2.4 1.0	0 4.1
1600	#	1B	60kb	16.0ms	10.2	11.0	26.1	39.9	50.9	.200 .320	2.40 0	0 7.5	.200 0	1.0 0	10.5 0	.200 0	1.0 0	8.1 0
5 800	#	1B	60kb	8.0ms	10.2	11.0	26.1	39.9	50.9	.200 .320	2.40 0	0 7.5	.200 0	1.0 0	10.5 0	.200 0	1.0 0	8.1 0
1600	#	1B	120kb	8.0ms	20.4	23.9	56.8	86.6	**	.200	0	15.0	.200	1.0	21.0	.200	1.0	16.2
6 800	#	1B	90kb	5.3ms	15.3	17.2	40.7	62.2	79.3	.200	0	11.3	.200	1.0	15.8	.200	1.0	12.2
1600	#	1B	180kb	5.3ms	30.6	39.1	••	**	••	.200	0	22.5	.200	1.0	31.5	.200	1.0	24.3
WRITING 4 800										.200 .840	3.15 0	0 3.75	.200 .410	3.15 1.0	0 5.25	.200 .530	$\substack{3.15\\1.0}$	0 4.1
1600										.200 .420	$\begin{array}{c} 3.15 \\ 0 \end{array}$	0 7.5	.210 0	1.0 0	10.5 0	.200 .265	$3.15 \\ 1.0$	0 8.1
5 800		ll data for rea								.200 .420	3.15	0 7.5	.200 0	1.0 0	$\begin{array}{c} 10.5 \\ 0 \end{array}$.200 .265	$\begin{array}{c} 3.15\\ 1.0\end{array}$	0 8.1
1600 6 800	as									.200 .200	0 3.15	15.0 0	2.00 .200	1.0 1.0	21.0 15.8	.200 .200	1.0 1.0	$16.2 \\ 12.2$
1600										.280 .200	0	$\begin{array}{c} 11.3\\ 22.5\end{array}$	0 .200	0 1.0	0 31.5	0 .200	0 1.0	0 24.3

				CHAN	NEL	SYST	TEM I					PRIORI	TY LOA	ND			
	r	NOMINAL	GAP OR	LO	٨D	1	2	3	NC	DATA				A CHA	INING		
INPUT/OUTPUT		DATA	CYCLE	DATA	DC	DC	DC	DC&T	СН	AINING		COUN	√т =2	20	COUN	т <u>=</u>	100
DEVICE	KEY	RATE	TIME	LOAD	LOAD	NODC	DC	ANY	TIME	Α	В	TIME	A	в	TIME	A	I
Direct Access Storage			Rotatn Time														
2302 Disk Storage Models 3 and 4	1B	156kb	34.0ms	20.1	30.1	71.3	**	**									
2303 Drum	1C	303.8kb	17.5ms	39.1	**	**	**	**									
2311 Disk Storage	1B	156kb	25.0ms	20.3	30.4	72.1	**	**	.200	3.40	21.3	.200	1.60	28.9	.200	3.40	21
Drive Model 1									.8	2.80	20.3				.8	1.06	22
2314 Direct Access Storage	1C	312kb	25.0ms	40.9	**	**	**	**	.200	2.05	41.5						
Facility									.8	1.17	40.9						
2321 Data Cell Drive	1B	54.7kb	50.0ms	7.3	10.2	24.2	36.9	47.0									

Key: 1– May be overrun –B Burst mode operation on multiplexer channel –C Selector channel only

1		NOMINAL			15	LINE M	IAXIMU	м		NR	_		+	MAXIM		
,		DATA	CPU	WAIT	DEV	PREV		ITY LO	AD B	OF LA	WAIT	DEV LOAD	PREV	PRIC	A RITY L	LOAD B
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	в	LA	TIME	LOAD	LUAD	TIME	A	
Communication Equipm 2702 Transmission Ctl IBM Term Ctl-I	ient															
75 bps	1M	8.3cps	29.6	116. 58.1	.016 .033	.086 .172	.200 .200	$\begin{array}{c} 6.15 \\ 5.41 \end{array}$	$.020 \\ 12.0$	$\frac{1}{2}$	116. 57.5	0.16	.086 .174	.200	$\begin{array}{c} 6.15 \\ 5.78 \end{array}$.020 6.01
				38.4	.049	.261	.573 .200	$\begin{array}{c} 12.3\\ 5.41 \end{array}$.040 12.0	3	38.7	.049	.259	1.09	$12.3 \\ 5.78$.040 6.01
				28.8	.066	.347	1.09	18.4 5.41	$.060 \\ 12.0$	4	28.8	.066	.348	2.11	$\begin{array}{c} 18.3\\ 5.78\end{array}$.060 6.01
				23.0	.083	.434	1.60	24.5 5.41	.080 12.0	5	22.8	.083	.439	3.13	24.3 5.78	.080 6.01
				19.2	.099	.521	2.11	$30.5 \\ 5.41$.100 12.0	6	18.8	.101	.531	4.16	$30.3 \\ 5.78$.100 6.01
				16.3	.117	.613	2.62	$36.6 \\ 5.41$.120 12.0	7	15.9	.120	.631	5.18	$36.3 \\ 5.78$.120 6.01
				14.4	.132	.695	3.13	42.6 5.41	.140 12.0	8	13.9	.137	.721	6.21 .200	$\begin{array}{c} 42.2\\ 5.78\end{array}$.140 6.01
				12.5	.152	.802	3.65	48.6 5.41	.160 12.0	9	12.9	.148	.776	7.23	$\begin{array}{c} 48.0\\ 5.78\end{array}$.160 6.01
				11.5	.165	.869	4.16	54.6 5.41	$ \begin{array}{c} 12.0 \\ 0.18 \\ 12.0 \end{array} $	10	10,9	.174	.918	8.25 .200	53.9 5.78	.180 6.01
				10.5	.180	.948	4.67	$ \begin{array}{c} 60.6 \\ 5.41 \end{array} $.200 12.0	11	9.90	.192	1.01	9.28 .200	59.6 5.78	.200 6.01
				9.58	.198	1.04	5.18	$66.5 \\ 5.41$.220 12.0	12	8.91	.213	1.12	10.3	$\begin{array}{c} 65.4\\ 5.78\end{array}$.220 6.01
				8.62	.220	1.16	5.69	72.4	.240 12.0	13	8.91	.213	1.12	11.3	$\begin{array}{c} 71.1 \\ 5.78 \end{array}$.240 6.01
				8.14	.233	1.23	6.21 .200	78.3 5.41	$.260 \\ 12.0$	14	7.92	.240	1.26	12.3 .200	76.7 5.78	.260 6.01
				7.66	.248	1.31	6.72.200	$\begin{array}{c} 84.2\\ 5.41\end{array}$.280 12.0	15	6.93	.274	1.44	13.4 .200	82.4 5.78	.280 6.01
							7.23	90.1	.300	16	6.93	.274	1.44	14.4	87.9 5.78	.300 6.01
										17	5.94	.320	1.69	15.4 .200	93.5 5.78	.320 6.01
										18	5.94	.320	1.69	16.4 .200	99.0 5.78	.340 6.01
										19	5.94	.320	1.69	17.5.200	104. 5.78	.360 6.01
										20	4.94	.384	2.02	18.5 .200	110. 5.78	.380 6.01
										21	4.94	.384	2.02	19.5 .200	115. 5.78	.400 6.01
:										22	4.94	.384	2.02	20.5 .200	121. 5.78	
										23	4.94	.384	2.02	21.6 .200	126. 5.78	.440 6.01
										24	3.95	.481	2.53	22.6 .200	131. 5.78	.460 6.01
										25	3.95	.481	2.53	23.6 .200	136. 5.78	.480 6.01
										26	3.95	.481	2.53	24.6 .200	141. 5.78	.500 6.01
1										27	3.95	.481	2.53	25.7 .200	147. 5.78	.520 6.01
										28	3.95	.481	2.53	26.7 .200 27.7	152. 5.78 157.	.540 6.01 560
										29	3.95	.481	2.53	.200 28.7	157. 5.78 162.	$.560 \\ 6.01 \\ .580$
										30	2.96	.642	3.38	.200 29.8	162. 5.78 167.	.580 6.01 .600
										31	2.96	.642	3.38	.200 30.8	5.78 172.	.600 6.01 .620
Key: 1– May be c	overrui	n –M	Multir	olex mo	de ope	ration	on Mul	tiplexe	r Chan	nel						

.....

		NOMINAL			15	LINE M	(AXIMU	M		NR	31 LINE MAXIMUM								
•	1	DATA	CPU	WAIT	VAIT DEV		PRIOR	RITY LO	DAD	OF	WAIT	DEV	PREV	PRIORTY I		LOAD			
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	В	LA	TIME	LOAD	LOAD	TIME	A	В			
Communication Equipr	nont													[t			
2702 Transmission Ctl	10111	(1													}			
IBM Term Ctl-I																			
75 bps	IM	8.3cps	29.6	116.	.053	.086	.200	6.12	.452	1	116.	.053	.086	.200	6.14	.204			
(with autopolling)							.482	6.33	.020	-			1000	.994	6.32	.020			
				58.1	.106	.172	.200	5.41	12.0	2	57.5	.107	.174	.200	5.78	6.01			
							.577	12.1	.371					1.09	12.1	.186			
		1	{				1.47	12.6	.040					3.01	12.6	.040			
				38.4	.160	.261	.200	5.41	12.0	3	38.7	.159	.259	.200	5.78	6.01			
							1.09	18.1	.371					2.11	18.1	.186			
				28.8	.214	.347	2.47.200	$\begin{array}{c}18.9\\5.41\end{array}$.060 12.0	4	28.8	.214	.348	5.03	18.7 5.78	.060 6.01			
		}		20.0	.417	.511	1.60	24.1	.371	-	20.0	.414	.540	3.14	24.1	.186			
							3.46	25.1	.080		1			7.04	24.8	.080			
				23.0	.267	.434	.200	5.41	12.0	5	22.8	.270	.439	.200	5.78	6.01			
]					2.12	30.0	.371					4.16	30.0	.186			
							4.45	31.3	.100					9.06	30.8	.100			
				19.2	.321	.521	.200	5.41	12.0	6	18.8	.327	.531	.200	5.78	6.01			
							2.63	36.0	.371					5.19	36.0	.186			
			[]	10.0	077	010	5.44	37.4	.120	-	150	000	001	11.1	36.7	.120			
				16.3	.377	.613	.200	5.41	12.0	7	15.9	.388	.631	.200	5.78	6.01			
							$\begin{array}{c} 3.14 \\ 6.43 \end{array}$	$\begin{array}{c} 42.0\\ 43.5 \end{array}$.371 .140					$\begin{array}{c} 6.21 \\ 13.1 \end{array}$	$\begin{array}{c} 42.0\\ 42.5\end{array}$.186 .140			
			(14.4	.428	.695	.200	5.41	12.0	8	13.9	.443	.721	.200	5.78	6.01			
							3.66	48.0	.371	U	10.0			7.24	47.9	.186			
							7.43	49.5	.160					15.1	48.3	.160			
				12.5	.493	.802	.200	5.41	12.0	9	12.9	.477	.776	.200	5.78	6.01			
			1				4.17	53.9	.371					8.26	53.9	.186			
							8.42	55.5	.180					17.1	54.0	.180			
				11.5	.535	.869	.200	5.41	12.0	10	10.9	.564	.918	.200	5.78	6.01			
		1]				4.68	59.9	.371					9.29	59.8	.186			
				10.5	.583	.948	9.41 .200	61.5	.200	11	9.90	.621	1.01	19.1	59.6	.200			
				10.5	.565	.940	5.19	$5.41 \\ 65.9$	12.0.371	11	9.90	.021	1.01	$.200 \\ 10.3$	$\begin{array}{c} 5.78\\ 65.8\end{array}$	6.01			
		1					10.4	67.5	.220					21.2	65.1	.220			
				9.58	.642	1.04	.200	5.41	12.0	12	8.91	.690	1.12	.200	5.78	6.01			
1							5.71	71.9	.371	~-				11.3	71.8	.186			
							11.4	73.3	.240					23.2	70.5	.240			
				8.62	.713	1.16	.200	5.41	12.0	13	8.91	.690	1.12	.200	5.78	6.01			
							6.22	77.8	.371					12.4	77.7	.186			
				0.14		1.00	12.4	79.2	.260		7.00		1.00	25.2	75.9	.260			
				8.14	.755	1.23	.200	5.41	12.0	14	7.92	.777	1.26	.200	5.78	6.01			
							$\begin{array}{c} 6.73 \\ 13.4 \end{array}$	83.8 85.0	.371 .280					$13.4 \\ 27.2$	83.7 81.1	.186			
				7.66	.802	1.31	.200	5.41	.280	15	6.93	.888	1.44	.200	5.78	6.01			
						1.01	7.25	89.8	.371	10	5.00	.000	1.17	14.4	89.7	.186			
		1					14.4	90.8	.300					29.2	86.3	.300			
										16	6.93	.888	1.44	.200	5.78	6.01			
		1]	15.4	95.6	.186			
				Í										31.2	91.4	.320			
									1	17	5.94	1.04	1.68	.200	5.78	6.01			
														16.5	102.	.186			
									1	10	504	1.04	1 60	33.3	96.5	340			
										18	5.94	1.04	1.68	$.200 \\ 17.5$	5.78 108.	6.01			
		1												35.3	108.	.180			
										19	5.94	1.04	1.68	.200	5.78	6.01			
		1								10	5.51	1.01	1.00	18.5	114.	.186			
		1												37.3	106.	.380			
										20	4.94	1.24	2.02	.200	5.78	6.01			
		1												19.5	120.	.186			
			1	ļ										39.3	111.	.400			
		1				i	L	1	1					L		L			

	NOMINAL			15	LINE M	AXIMU	NR		31 LINE		MAXIMUM				
	DATA	CPU	WAIT	DEV	PREV	PRIOR	ITY LO	AD	OF	WAIT	DEV	PREV	PRIC	DRITY	LOAD
INPUT/OUTPUT DEVICE K	EY RATE	INTF	TIME	LOAD	LOAD	TIME	Α	В	LA	TIME	LOAD	LOAD	TIME	A	В
Communication Equipmen	t														
2702 Transmission Ctl IBM Term Ctl-I															
75 bps II (with autopolling)	M 8.3cps	29.6							21	4.94	1.24	2.02	$.200 \\ 40.6$	5.78 125.	6.0 .180
									22	4.94	1.24	2.02	41.3 .200	116. 5.78	.420 6.0
													21.6 43.3	131. 120.	.18 .44
									23	4.94	1.24	2.02	$.200 \\ 22.6$	5.78 137.	6.0 .18
· ·									24	3.95	1.56	2.53	45.3 .200	125. 5.78	.460 6.0
			1		i .								$\begin{array}{c} 23.6\\ 47.4 \end{array}$	143. 129.	.18
									25	3.95	1.56	2.53	$.200 \\ 24.7$	5.78 149.	6.0 .18
					İ.				26	3.95	1.56	2.53	49.4 .200	134. 5.78	.50 6.0
													$25.7 \\ 51.4$	155. 138.	.18 .52
									27	3.95	1.56	2.53	.200 26.7	5.78 161.	6.0 .18
									28	3.95	1.56	2.53	53.4.200	142. 5.78	.54 6.0
1													$27.7 \\ 55.4$	167. 146.	.18 .56
									29	3.95	1.56	2.53	.200 28.8	5.78 173.	6.0 .18
									30	2.96	2.08	3.38	57.4.200	151. 5.78	.58 6.0
													29.8 59.5	179. 155.	.18 .60
									31	2.96	2.08	3.38	.200 30.8	5.78 185.	6.0 .18
													61.5	158.	.62

					10 1	11415 1417	XIMUN			NR			LINE			
/ /		DATA	CPU	WAIT	DEV	PREV		ORITY		OF	WAIT TIME	DEV	PREV LOAD	PRI	ORITY I	LOAD B
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	В	LA	TIME	LOAD	LUAD	TIME	A	
Communication Equipm 2702 Transmission Ctl IBM Term Ctl-I	ient															
135.5 bps	1M	14.8cps	29.6	$\begin{array}{c} 66.7 \\ 33.1 \end{array}$	0.28 .057	$.150 \\ .302$.200 .200	$\begin{array}{c} 6.15\\ 5.41\end{array}$.035 12.0	$\frac{1}{2}$	$\begin{array}{c} 66.4\\ 32.7\end{array}$.029 .058	.150 .306	.200 .200	$6.15 \\ 5.78 \\ 12.9$.035 6.01
				22.1	.086	.453	.573 .200 1.09	12.3 5.41 18.3	.070 12.0 .105	3	21.8	.087	.459	1.09 .200 2.11	$ \begin{array}{r} 12.2 \\ 5.78 \\ 18.2 \end{array} $.070 6.01 .105
				16.3	.117	.613	.200 1.60	5.41 24.4	12.0 .140	4	15.9	.120	.631	$.200 \\ 3.13$	$5.78 \\ 24.2$	6.01 .140
				12.9	.147	.773	$.200 \\ 2.11$	5.41 30.4	12.0 .175	5	12.9	.148	.776 .918	.200 4.16 .200	$5.78 \\ 30.0 \\ 5.78$	$\begin{array}{c c} 6.01 \\ .175 \\ 6.01 \end{array}$
				11.0 9.10	.172 .209	.907 1.10	.200 2.62 .200	5.41 36.3 5.41	$12.0 \\ .210 \\ 12.0$	6 7	10.9 8.91	.174 .213	1.12	5.18 .200	35.8 5.78	$\begin{array}{c} 0.01\\ .210\\ 6.01\end{array}$
				8.14	.233	1.23	3.13 .200	42.3 5.41	.245 12.0	8	7.92	.240	1.26	6.21 .200	41.5 5.78	.245 6.01
			-	7.18	.264	1.39	3.65 .200	48.2	.280 12.0	9	6.93	.274	1.44	7.23 .200 8.25	47.2 5.78 52.8	.280 6.01 .315
				6.22	.305	1.61	$4.16 \\ .200 \\ 4.67$	54.0 5.41 59.9	.315 12.0 .350	10	5.9	.320	1.69	8.25 .200 9.28	52.8 5.78 58.3	6.01 .350
				5.74	.331	1.74	$.200 \\ 5.18$	$\begin{array}{c} 5.41 \\ 65.7 \end{array}$	$\begin{array}{c} 12.0\\.385 \end{array}$	11	5.94	.320	1.69	.200 10.3	5.78 63.7	6.01 .385
				5.26 4.78	.361 .397	1.90 2.09	.200 5.69 .200	5.41 71.4	12.0 .420	12 13	4.94 4.94	.384 .384	2.02 2.02	.200 11.3 .200	$5.78 \\ 69.0 \\ 5.78$	6.01 .420 6.01
				4.78 4.30	.397	2.09	6.21 .200	5.41 77.1 5.41	$12.0 \\ .455 \\ 12.0$	13 14	3.95	.481	2.53	12.3 .200	74.3 5.78	.455
				4.30	.441	2.32	$6.72 \\ .200$	82.8 5.41	.490 12.0	15	3.95	.481	2.53	13.4 .200	79.5 5.78	.490 6.01
							7.23	88.5	.525	16	3.95	.481	2.53	$14.4 \\ .200 \\ 15.4$	84.7 5.78 89.8	.525 6.01 .560
										17	2.96	.642	3.38	$\begin{array}{c} .200\\ 16.4 \end{array}$	5.78 94.8	6.01 .595
										18	2.96 2.96	.642 $.642$	3.38	.200 17.5 .200	$5.78 \\ 99.7 \\ 5.78$	6.01 630 6.01
										19 20	2.96	.642	3.38	18.5 .200	105. 5.78	6.01 6.01
										21	2.96	.642	3.38	19.5 .200	109. 5.78	.700 6.01
										22	2.96	.642	3.38	20.5 .200 21.6	114. 5.78 119.	.735 6.01 .770
										23	1.97	.965	5.08	$\begin{array}{c} .200\\ 22.6 \end{array}$	5.78 123.	6.01 .805
										24	1.97	.965	5.08	.200 23.6	5.78 128.	6.01 .840
										25 26	1.97 1.97	.965 .965	5.08 5.08	.200 24.6 .200	5.78 132. 5.78	6.01 .875 6.01
										20 27	1.97	.965	5.08	25.7 .200	137. 5.78	.910 6.01
										28	1.97	.965	5.08	26.7 .200	141. 5.78	.945 6.01
										29	1.97	.965	5.08	27.7 .200 28.7	145. 5.78 149.	.980 6.01 1.02
										30	1.97	.965	5.08	.200 29.8	5.78 153.	6.01 1.05
										31	1.97	.965	5.08	.200 30.8	$5.78 \\ 157.$	$\begin{array}{c} 6.01 \\ 1.09 \end{array}$

		NOMINAL			15	LINE N	IAXIMU	л		NR		3	LINE	MAXIM	UM	
		DATA	CPU	WAIT	DEV	PREV		RITY L	OAD	OF	WAIT	DEV	PREV	PRIC	DRITY I	LOAD
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	B	LA	TIME	LOAD	LOAD	TIME	Α	В
Communication Equip	nent															
2702 Transmission Ctl																
IBM Term Ctl-I																
135.5 bps	IM	14.8cps	29.6	66.7	.092	.150	.200	6.12	.452	1	66.4	.093	.150	.200	6.14	.204
(with autopolling)				00.1	100	202	.482	6.32	.035		20 7	100	.306	.994 .200	$\begin{array}{c} 6.31\\ 5.78\end{array}$.035
				33.1	.186	.302	.200 .577	$5.41 \\ 12.1$	12.0	2	32.7	.188	.300	1.09	12.1	6.01 .186
							1.47	12.6	.070					3.01	12.5	.070
				22.1	.279	.453	.200	5.41	12.0	3	21.8	.282	.459	.200	5.78	6.01
							1.09	18.1	.371					2.11	18.1	.186
				10.0	.377	.613	2.47 .200	18.8 5.41	105 12.0	4	19.9	.388	.631	5.03 .200	18.5 5.78	1.105 6.01
				16.3	.577	.013	1.60	24.1	.371	4	19.9	.300	.031	3.14	24.1	.186
							3.46	24.9	.140					7.04	24.4	.140
				12.9	.475	.773	.200	5.41	12.0	5	12.9	.477	.776	.200	5.78	6.01
							2.12	30.0	.371					4.16	30.0	.186
				11.0	.558	.907	4.45 .200	30.9 5.41	1.175 12.0	6	10.9	.564	.918	9.06 .200	30.1 5.78	$.175 \\ 6.01$
				11.0	.000	.501	2.63	36.0	.371		10.9	.004	.910	5.19	36.0	.186
							5.44	36.9	.210					11.1	35.7	.210
				9.10	.676	1.10	.200	5.41	12.0	7	8.91	.690	1.12	.200	5.78	6.01
							3.14	42.0	.371					6.21 13.1	$\begin{array}{c} 42.0\\ 41.2 \end{array}$.186 .245
				8.14	.755	1.23	6.43 .200	42.8 5.41	.245 12.0	8	7.92	.777	1.26	.200	41.2 5.78	6.01
				0.14	.100	1.20	3.66	48.0	.371		1.02		1.20	7.24	47.9	.186
							7.43	48.6	.280					15.1	46.5	.280
				7.18	.856	1.39	.200	5.41	12.0	9	6.93	.888	1.44	.200	5.78	6.01
							4.17	53.9	.371		ļ			$\begin{array}{c} 8.26\\ 17.1 \end{array}$	53.9 51.7	.186 .315
				6.22	.988	1.61	8.42 .200	54.4 5.41	12.0	10	5.94	1.04	1.68	.200	5.78	6.01
				0.22	1000	1.01	4.68	59.9	.371		0.01		1.00	9.29	59.8	.186
							9.41	60.1	.350					19.1	56.7	.350
				5.74	1.07	1.74	.200	5.41	12.0	11	5.94	1.04	1.68	.200	5.78	6.01
							$\begin{array}{c} 5.19\\ 10.4 \end{array}$	$65.9 \\ 65.7$.371 .385					$\begin{array}{c} 10.3 \\ 21.2 \end{array}$	$\begin{array}{c} 65.8\\ 61.6\end{array}$.186 .385
				5.26	1.17	1.90	.200	5.41	12.0	12	4.94	1.24	2.02	.200	5.78	6.01
							5.71	71.9	.371					11.3	71.8	.186
					1 00		11.4	71.3	.420	1.0	1.01	1.04	0.00	23.2	66.3	.420
				4.78	1.29	2.09	$\begin{array}{c} .200\\ 6.22 \end{array}$	5.41 77.8	12.0	13	4.94	1.24	2.02	.200 12.4	5.78 77.7	6.01 .186
							12.4	76.8	.455					25.2	71.0	.455
				4.30	1.43	2.32	.200	5.41	12.0	14	3.95	1.56	2.53	.200	5.78	6.01
							6.73	83.8	.371					13.4	83.7	.186
				4.30	1.43	2.32	13.4.200	$\begin{array}{c} 82.2 \\ 5.41 \end{array}$.490 12.0	15	3.95	1.56	2.53	27.2 .200	75.4 5.78	.490 6.01
				-±.30	1.40	20.02	.200 7.25	5.41 89.8	.371	10	0.00	1.00	⊿. ∪0	.200	5.78 89.7	.186
							14.4	87.6	.525					29.2	79.8	.525
										16	3.95	1.56	2.53	.200	5.78	6.01
														15.4	95.6	.186
										17	2.96	2.08	3.38	31.2 .200	83.9 5.78	.560 6.01
										' '	2.00	_	0.00	16.5	102.	.186
														33.3	88.0	.595
										18	2.96	2.08	3.38	.200	5.78	6.01
1														17.5 35.3	$\begin{array}{c} 108.\\91.9 \end{array}$.186 .630
										19	2.96	2.08	3.38	.200	5.78	6.01
														18.5	114.	.186
									ļ				0.00	37.3	95.7	.665
										20	2.96	2.08	3.38	.200 19.5	$5.78 \\ 120.$	6.01 .186
														19.5 39.3	120. 99.3	.186
· · · · · · · · · · · · · · · · · · ·		L	I			L			L	l						
Key: 1– May be o	verrur	M = M	Multip	lex mode	e opera	tion of	n Mult	plexer	Chann	el						

Table 1. (continued)

		NOMINAL			15	LINE M	AXIMU	M		NR		31	LINE	MAXIM	UM	
		DATA	CPU	WAIT	DEV	PREV	PRIOF	UTY LO	DAD	OF	WAIT	DEV	PREV	PRIC	ORITY I	OAD
NPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	Α	В	LA	TIME	LOAD	LOAD	TIME	A	В
Communication Equipm	ient															
2702 Transmission Ctl																
IBM Term Ctl-I																
135.5 bps										21	2.96	2.08	3.38	.200	5.78	6.01
(with autopolling)										1				20.6	125.	.186
														41.3	103.	.735
										22	2.96	2.08	3.38	.200	5.78	6.01
														21.6	131.	.186
														43.3	106.	.770
										23	1.97	3.13	5.08	.200	5.78	6.01
														22.6	137.	.186
														45.3	109.	.805
										24	1.97	3.13	5.08	.200	5.78	6.01
														23.6	143.	.186
														47.4	112.	.840
		1								25	1.97	3.13	5.08	.200	5.78	6.01
										1			_	24.7	149.	.186
														49.4	115.	.875
										26	1.97	3.13	5.08	.200	5.78	6.01
														25.7	155.	.186
														51.4	118.	.910
										27	1.97	3.13	5.08	.200	5.78	6.01
											1.0.	0.20	0.00	26.7	161.	.186
										1				53.4	121.	.945
										28	1.97	3.13	5.08	.200	5.78	6.01
											~	0.20		27.7	167.	.186
										!				55.4	123.	.980
										29	1.97	3.13	5.08	.200	5.78	6.01
											101	0.10	0.00	28.8	173.	.186
										1				57.4	126.	1.02
										30	1.97	3.13	5.08	.200	5.78	6.01
												5.25		29.8	179.	.186
														59.5	128.	1.05
										31	1.97	3.13	5.08	.200	5.78	6.01
												5.25		30.8	185.	.186
														61.5	130.	1.09
										1	L	L	I	1		

Table 1. (continued)

		NOMINAL			15	LINE M	IAXIM	JM		NR		3.	LINE	MAXIM	UM	
		DATA	CPU	WAIT	DEV	PREV	PRI	ORITY 1	LOAD	OF	WAIT	DEV	PREV		DRITY 1	
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	В	LA	TIME	LOAD	LOAD	TIME	A	
Communication Equipm	ent													1		
2702 Transmission Ctl									[ļ	(v	vith au	topolli	ng)	
IBM Term Ctl-I					100	007	200	0.14	174		1.4.4	400	005	200	6 10	.4
600 bps	IM	66.6cps	29.6	14.4	.132	.695	.200	6.14	.174	1	14.4	.428	.695	.200 .482	$6.12 \\ 6.26$	
				7.18	.264	1.39	.200	5.41	12.0	2	7.18	.856	1.39	.200	5.41	1
				1.10	.204	1.00	.573	12.1	.348	-	1.10		1.00	.577	12.1	
						1					1			1.47	12.2].:
				4.78	.397	2.09	.200	5.41	12.0	3	4.78	1.29	2.09	.200	5.41	1
							1.09	17.9	.522					1.09		
				3.34	.568	2.99	.200	5.41	12.0	4	3.34	1.84	2.99	2.47	17.7	1
				0.04	.506	2.99	1.60	23.5	.696	-1	0.04	1.04	2.00	1.60	24.1	1.
							1.00	-0.0			Į			3.46	23.0	
				2.86	.663	3.49	.200	5.41	12.0	5	2.86	2.15	3.49	.200	5.41	1
					[2.11	28.9	.870					2.12	30.0	
				0.00		1 00	000	5.41	19.0	6	2.38	2.58	4.19	4.45	27.8 5.41	1.8
				2.38	.797	4.20	$.200 \\ 2.62$	34.2	12.0 1.04	0	2.30	2.00	4.19	2.63	36.0	
							2.02	04.2	1.04		1			5.44	32.4	1
				1.90	.998	5.25	.200	5.41	12.0	7	1.90	3.23	5.25	.200	5.41	1
					1		3.13	39.2	1.22					3.14	42.0	
					1 00	F 00	200	~ 41	10.0		1 40	4.20	7.02	6.43 .200	36.5 5.41	
				1.42	1.33	7.02	.200 3.65	$5.41 \\ 44.1$	12.0 1.39	8	1.42	4.32	1.02	3.66	48.0	
							3.00	44.1	1.59		[7.43	40.4	1
				1.42	1.33	7.02	.200	5.41	12.0	9	1.42	4.32	7.02	.200	5.41	1
							4.16	48.8	1.57					4.17	53.9	
									100	10	1 40	4.00	7.00	8.42	43.9	1
				1.42	1.33	7.02	.200	$5.41 \\ 53.4$	$ 12.0 \\ 1.74 $	10	1.42	4.32	7.02	.200	5.41	
							4.67	55.4	1.74	ł				9.41	47.0	i
				.944	2.01	10.6	.200	5.41	12.0	11	.944	6.51	10.6	.200	5.41	1
							5.18	57.7	1.91					5.19	65.9	1.
											0.14	0 51	10.0	10.4	49.8	1
				.944	3.01	10.6	.200	5.41	12.0	12	.944	6.51	10.6	.200 5.71	5.41	
							5.69	61.9	2.09					11.4	52.3	2
				.944	2.01	10.6	.200	5.41	12.0	13	.944	6.51	10.6	.200	5.41	1
				10 + 1		10.0	6.21	65.9	2.26		1			6.22	77.8	1.
														12.4	54.4	2
				.944	2.01	10.6	.200	5.41	12.0	14	.944	6.51	10.6	.200 6.73	5.41 83.8	
							6.72	69.7	2.44		1			13.4	56.2	2
				.944	2.01	10.6	.200	5.41	12.0	15	.944	6.51	10.6	.200	5.41	1
							7.23	73.4	2.61					7.25	89.8	
))			14.4	57.6	2
IBM Term Ct1-II	1M	60.0cps	29.6	14.4	.132	.695	.200	6.14	.166	1	14.4	.428	.695	.200	6.12	1.
600 bps								1		_				.482	6.26	
-			1 1	7.18	.264	1.39	.200	5.41	12.0	2	7.18	.856	1.39	.200	5.41	1
							.573	12.1	.332					.577	12.1 12.2	
				4.78	.397	2.09	.200	5.41	12.0	3	4.78	1.29	2.09	.200	5.41	1
							1.09	17.9	.498					1.09	18.1	
				I										2.47	17.8	.4
				3.34	.568	2.99	.200	5.41	12.0	4	3.34	1.84	2.99	.200	5.41	
							1.60	23.5	.664					1.60 3.46	24.1 23.1	
		1	۱ I		1	1	1	1		}	1	1		0.20	20.1	1.4

Key: 1— May be overrun —M Multiplex mode operation on Multiplexer Channel

Table 1. (continued)

.

		NOMINAL			15	LINE M	MAXIM	JM	•	NR		31	LINE	MAXIM	UM	
		DATA	CPU	WAIT	DEV	PREV		ORITY I		OF	WAIT	DEV	PREV		DRITY I	LOA
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	В	LA	TIME	LOAD	LOAD	TIME	A	
Communication Equipm	ent									}						
2702 Transmission Ctl IBM Term Ctl-II												(v	vith au	topolli 	ng)	
600 bps				2.86	.663	3.49	$.200 \\ 2.11$	$5.41 \\ 290.$	$\begin{array}{c} 12.0 \\ .830 \end{array}$	5	2.86	2.15	3.49	.200 2.12	5.41 30. 0	1
														4.45	28.0	
	ļ			2.38	.797	4.20	.200	5.41	12.0	6	2.38	2.58	4.19	.200	5.41	1
		 					2.62	34.3	.996					2.63 5.44	$36.0 \\ 32.6$	
				1.90	.998	5.25	.200	5.41	12.0	7	1.90	3.23	5.25	.200	52.6 5.41	1
				1.50	.300	0.20	3.13	39.4	1.16	· ·	1.00	0.20	0.20	3.14	42.0	
		}				ĺ	0.10	0011	1.10					6.43	36.9	1
	ļ			1.42	1.33	7.02	.200	5.41	12.0	8	1.42	4.32	7.02	.200	5.41	1
		j				(3.65	44.4	1.33					3.66	48.0	
				1.10	1 00		200	- 43	12.0		1.40	4.00		7.43	40.9	1
		}		1.42	1.33	7.02	$.200 \\ 4.16$	$\begin{array}{c} 5.41 \\ 49.1 \end{array}$	$12.0 \\ 1.49$	9	1.42	4.32	7.02	.200	$5.41 \\ 53.9$	
							4.10	49.1	1.49					$\begin{array}{c} 4.17\\ 8.42\end{array}$	53.9 44.5	
]		1.42	1.33	7.02	.200	5.41	12.0	10	1.42	4.32	7.02	.200	5.41	
]			1.00		4.67	53.7	1.66					4.68	59.9	
			ļ										ł	9.41	47.8	1
			ļ	.944	2.01	10.6	.200	5.41	12.0	11	.944	6.51	10.6	.200	5.41	1
							5.18	58.2	1.83					5.19	65.9	
				.944	2.01	10.6	.200	5.41	12.0	12	.944	6.51	10.6	10.4.200	50.7	1
				.944	2.01	10.0	.200 5.69	$\begin{array}{c} 5.41 \\ 62.5 \end{array}$	12.0	12	.944	0.51	10.6	5.71	$5.41 \\ 71.9$	
							5.05	02.0	1.35			1		11.4	53.4	$\begin{vmatrix} 1\\1 \end{vmatrix}$
				.944	2.01	10.6	.200	5.41	12.0	13	.944	6.51	10.6	.200	5.41	1
							6.21	66.6	2.16					6.22	77.8	
														12.4	55.7	2
				.944	2.01	10.6	.200	5.41	12.0	14	.944	6.51	10.6	.200	5.41	1
							6.72	70.5	2.32					6.73	83.8	
				.944	2.01	10.6	.200	5.41	12.0	15	.944	6.51	10.6	13.4.200	$57.7 \\ 5.41$	2
					4.01	10.0	7.23	74.2	2.49	10		0.01	10.0	7.25	5.41 89.8	
				}						1				14.4	59.3	2
	l	L	I	1	I	l	L		L	L	1			I	L	L
Key:																
1- May be overrun -M Multiplex mode op		14.10		C1												

Table 1. (continued)

		NOMINAL)	15	LINE M	AXIMU	м		NR		3	1 line	MAXIM	UM	-
_		DATA	CPU	WAIT	DEV	PREV		ORITY I		OF	WAIT	DEV	PREV LOAD	PRIC	ORITY I	LOAD
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	В	LA	TIME	LOAD	LOAD	TIME	A	Б
Communication Equipm 2702 Transmission Ctl	rent 															
Telegraph Ctl-I 45 bps	1 M	6.0cps	29.6	159. 79.7	.012 .024	$.063 \\ .126$.200 .200	$6.15 \\ 5.41$.013 12.0	$\frac{1}{2}$	159. 79.3	.012 .024	.063 .126	.200 .200	6.15 5.78	.013 6.01
				52.8	.036	.189	.573	12.3 5.41	.026	-	52.6	.036	.190	1.09 .200	$12.3 \\ 5.78$.026 6.01
				39.8	.048	.251	1.09 .200	$\begin{array}{c} 18.4 \\ 5.41 \end{array}$.039 12.0	4	39.7	.048	.252	2.11 .200	18.4 5.78	.039 6.01
				31.7	.060	.316	1.60 .200	$24.5 \\ 5.41$.052 12.0	5	31.7	.060	.315	3.13 .200	24.4 5.78	.052 6.01
				26.4	.072	.379	2.11	30.6 5.41	.065 12.0	6	25.8	.074	.388	4.16 .200	30.5 5.78	.065 6.01 .078
				22.5	.084	.444	2.62 .200	36.7 5.41 42.8	.078 12.0 .091	7	21.8	.087	.459	5.18 .200 6.21	36.5 5.78 42.5	.078 6.01 .091
				19.7	.097	.509	3.13 .200 3.65	$ \begin{array}{r} 42.8 \\ 5.41 \\ 48.8 \end{array} $.091 12.0 .104	8	19.8	.096	.504	.200 7.23	42.5 5.78 48.4	6.01
				17.3	.110	.579	.200 4.16	$5.41 \\ 54.9$.104 12.0 .117	9	16.8	.113	.594	.200 8.25	5.78 54.4	6.01
				15.8	.120	.632	.200 4.67	5.41 60.9	12.0	10	15.9	.120	.631	.200 9.28	5.78 60.3	6.01
				14.4	.132	.695	$.200 \\ 5.18$	5.41 66.9	12.0 .143	11	13.9	.137	.721	.200 10.3	$\begin{array}{c} 5.78 \\ 66.2 \end{array}$	6.01 .143
				12.9	.147	.773	$.200 \\ 5.69$	$\begin{array}{c} 5.41 \\ 72.9 \end{array}$	12.0.156	12	12.9	.148	.776	.200 11.3	$5.78 \\ 72.0$	6.01 .156
				12.0	.159	.834	.200 6.21	$5.41 \\ 78.9$	12.0	13	11.9	.160	.841	.200 12.3	5.78 77.9	6.01
				11.2	.172	.907	.200 6.72	5.41 84.9	12.0	14	10.9 9.90	.174 .192	.918 1.01	.200 13.4 .200	5.78 83.7 5.78	6.01 .182 6.01
				10.5	.180	.948	.200 7.23	5.41 90.8	12.0 .195	15 16	9.90 8.90	.192	1.01	14.4	5.78 89.4 5.78	.195
										10	8.91	.213	1.01	15.4.200	95.2 5.78	.208 6.01
										18	7.92	.240	1.26	16.4.200	101. 5.78	.221 6.01
										19	7.92	.240	1.26	17.5 .200	107. 5.78	.234 6.01
										20	7.92	.240	1.26	18.5 .200	112. 5.78	.247 6.01
										21	6.93	.274	1.44	19.5 .200	118. 5.78	.260 6.01
										22	6.93	.274	1.44	20.5 .200	124. 5.78	.273 6.01
										23	5.94	.320	1.69	21.6 .200 22.6	129. 5.78 135.	.286 6.01 .299
										24	5.94	.320	1.69	.22.6 .200 23.6	135.578 140.	.299 6.01 .312
										25	5.94	.320	1.69	$\begin{array}{c} .200\\ 24.6 \end{array}$	5.78 146.	6.01 .325
										26	5.94	.320	1.69	$.200 \\ 25.7$	$5.78 \\ 151.$	6.01 .338
										27	4.94	.384	2.02	.200 26.7	5.78 157.	6.01 .351
									i	28	4.94	.384	2.02	.200 27.7	5.78 162.	6.01 .364
										29 20	4.94	.384	2.02	.200 28.7	5.78 168.	6.01 .377
										30 31	4.94 4.94	.384 .384	2.02 2.02	.200 29.8 .200	5.78 173. 5.78	6.01 .390 6.01
											1.01	1001	2.02	30.8	178.	.403
Key: 1– May be o	overru	n –M	Multi	plex mo	de ope	ration	on Mul	ltiplexe	er Char	nel						

		NOMINAL			15	LINE :	MAXIM	UM		NR				MAXIM		
		DATA	CPU	WAIT	DEV	PREV		ORITY	LOAD B	OF LA	WAIT	DEV LOAD	PREV LOAD	PRI	ORITY I	LOAD B
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A		LA	TIME	LUAD	LOAD			² .
Communication Equipm 2702 Transmission Ctl Telegraph Ctl-I	p ent															
57 bps	1M	7.5cps	29.6	125. 62.4	$.015 \\ .030$.080 .160	.200 .200	$\begin{array}{c} 6.15 \\ 5.41 \end{array}$	$.016 \\ 12.0$	$\frac{1}{2}$	$125. \\ 62.5$.015 0.03	$\begin{array}{c} .080\\ 0.16\end{array}$.200 0.20	$6.15 \\ 5.78$.016 6.01
				41.3	.046	.242	.573 .200	$\begin{array}{c} 12.3 \\ 5.41 \end{array}$	$\begin{array}{c} .032\\ 12.0 \end{array}$	3	41.6	.046	.240	1.09 .200	12.3 5.78	.032 6.01
				31.2	.061	.321	$1.09 \\ .200$	$\begin{array}{c} 18.4\\ 5.41 \end{array}$	$.048 \\ 12.0$	4	30.7	.062	.325	2.11 .200	18.3 5.78	.048 6.01
				24.9	.076	.401	$1.60 \\ .200$	$\begin{array}{c} 24.5\\ 5.41 \end{array}$	$.064 \\ 12.0$	5	24.8	.077	.403	3.13 .200	24.4 5.78	064 . .064
				20.6	.092	.485	$2.11 \\ .200$	$\begin{array}{c} 30.6\\ 5.41 \end{array}$.080 12.0	6	20.8	.091	.480	4.16 .200	30.4 5.78	.080 6.01
				17.7	.107	.564	2.62.200	$\begin{array}{c} 36.6\\ 5.41 \end{array}$	$.096 \\ 12.0$	7	17.8	.107	.561	5.18 .200	36.4 5.78	.096 6.01
				15.3	.124	.652	3.13 .200	$\begin{array}{c} 42.7\\ 5.41 \end{array}$	$\begin{array}{c} .112\\ 12.0 \end{array}$	8	14.9	.128	.673	6.21 .200	42.4 5.78	$\begin{array}{c} .112 \\ 6.01 \end{array}$
				13.4	.142	.745	3.65.200	$\begin{array}{c} 48.7\\ 5.41 \end{array}$	$.128 \\ 12.0$	9	13.9	.137	.721	7.23 .200	48.3 5.78	.128 6.01
				12.5	.152	.802	4.16 .200	$\begin{array}{c} 54.8\\ 5.41\end{array}$.144 12.0	10	11.9	.160	.841	8.25 .200	54.2 5.78	.144 6.01
				11.0	.172	.907	4.67 .200	$\begin{array}{c} 60.8\\ 5.41 \end{array}$.160 12.0	11	10.9	.174	.918	9.28 .200	60.0 5.78	.160 6.01
				10.1	.189	.994	5.18.200	$\begin{array}{c} 66.7 \\ 5.41 \end{array}$	$.176 \\ 12.0$	12	9.90	.192	1.01	10.3 .200	65.8 5.78	.176 6.01
				9.58	.198	1.04	5.69 .200	$\begin{array}{c} 72.7 \\ 5.41 \end{array}$.192 12.0	13	8.91	.213	1.12	11.3 .200	71.6 5.78	.192 6.01
				8.62	.220	1.16	$6.21 \\ .200$	$\begin{array}{c} 78.7 \\ 5.41 \end{array}$.208 12.0	14	8.91	.213	1.12	12.3 .200	77.4 5.78	.208 6.01
				8.14	.233	1.23	6.72.200	$\begin{array}{c} 84.6\\ 5.41\end{array}$.224 12.0	15	7.92	.240	1.26	13.4 .200	83.1 5.78	.224 6.01
							7.23	90.5	.240	16	6.93	.274	1.44	14.4 .200	88.8 5.78	.240 6.01
							1			17	6.93	.274	1.44	15.4 .200	94.5 5.78	.256
										18	6.93	.274	1.44	16.4 .200	100. 5.78	.272 6.01
										19	5.94	.320	1.69	17.5	106. 5.78	.288 6.01
										20	5.94	.320	1.69	18.5 .200	111. 5.78	.304
										21	5.94	.320	1.69	19.5 .200	117. 5.78	.320 6.01
										22	4.94	.384	2.02	20.5	122. 5.78	.336 6.01
										23	4.94	.384	2.02	21.6 .200	128. 5.78	.352 6.01
										24	4.94	.384	2.02	22.6 .200 23.6	133. 5.78	.368 6.01 .384
										25	4.94	.384	2.02	23.6 .200 24.6	139. 5.78 144.	.384 6.01 .400
										26	3.95	.481	2.53	24.6 .200 25.7	144. 5.78 149.	.400 6.01 .416
										27	3.95	.481	2.53	25.7 .200 26.7	149. 5.78 155.	6.01 .432
										28	3.95	.481	2.53	20.7 .200 27.7	155. 5.78 160.	.432 6.01 .448
										29	3.95	.481	2.53	.200 28.7	5.78 165.	6.01 .464
										30	3.95	.481	2.53	.200 29.8	5.78 170.	6.01 .480
										31	3.95	.481	2.53	.200 30.8	5.78 175.	.400 6.01 .496
Key: 1– May be o	overru	n –M	Multi	plex mo	de ope	ration	on Mu	ltiplexe	er Char	nnel						

		NOMINAL			15 1	LINE M	AXIMUN	м		NR			1 line			
		DATA	CPU	WAIT	DEV	PREV		ORITY I	LOAD B	OF LA	WAIT	DEV LOAD	PREV LOAD	PRIC TIME	ORITY I	LOAD B
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	в	LA	IIME	LUAD	LOAD			l
Communication Equipm 2702 Transmission Ctl Telegraph Ctl-I	nent -															
75 bps	1M	10.0cps	29.6	$\begin{array}{c} 96.0\\ 48.0\end{array}$.020 .040	.104 .208	.200 .200	6.15 5.41	.021 12.0	$\frac{1}{2}$	95.2 47.6	.020 .040	.105 .210	.200 .200 1.09	$6.15 \\ 5.78 \\ 12.3$.021 6.01 .042
				31.7	.060	.316	.573 .200 1.09	12.3 5.41 18.4	.042 12.0 .063	3	31.7	.060	.315	.200 2.11	5.78 18.3	6.01 .063
				24.0	.079	.417	.200 1.60	5.41	12.0	4	23.8	.080	.420	.200 3.13	5.78 24.3	6.01 .084
				19.2	.099	.521	$.200 \\ 2.11$	5.41 30.5	12.0 .105	5	18.8	.101	.531	.200	5.78 30.3	6.01 .105
		2		15.8	.120	.632 .745	.200 2.62 .200	5.41 36.6 5.41	$ \begin{array}{c} 12.0\\.126\\12.0\end{array} $	6 7	15.912.9	.120 .148	.631 .776	.200 5.18 .200	5.78 36.2 5.78	6.01 .126 6.01
				13.4 12.0	.142 .159	.745	3.13 .200	$ \begin{array}{c} 5.41 \\ 42.6 \\ 5.41 \end{array} $	12.0	8	12.9	.140	.841	6.21 .200	42.1 5.78	.147
				10.5	.180	.948	3.65	$\begin{array}{c} 48.6 \\ 5.41 \end{array}$.168 12.0	9	9.90	.192	1.01	7.23 .200	48.0 5.78	.168 6.01
				9.58	.198	1.04	4.16	54.6 5.41	.189 12.0	10	8.91	.213	1.12	8.25 .200 9.28	53.8 5.78 59.6	.189 6.01 .210
				8.62	.220	1.16	4.67 .200 5.18	60.5 5.41 66.5	.210 12.0 .231	11	7.92	.240	1.26	9.28 .200 10.3	59.0 5.78 65.3	6.01 .231
				7.66	.248	1.31	.200 5.69	5.41 72.4	12.0	12	7.92	.240	1.26	$.200 \\ 11.3$	5.78 70.9	6.01 .252
				7.13	.264	1.39	$.200 \\ 6.21$	$\begin{array}{c} 5.41 \\ 78.3 \end{array}$	12.0 .273	13	6.93	.274	1.44	.200 12.3	5.78 76.6	6.01 .273
		i i		6.70 6.22	.283 .305	1.49 1.61	.200 6.72 .200	5.41 84.1 5.41	12.0 .294 12.0	14 15	5.94 5.94	.320 .320	1.69 1.69	.200 13.4 .200	5.78 82.2 5.78	6.01 .294 6.01
				0.22	.305	1.01	7.23	90.0	.315	16	5.94	.320	1.69	14.4.200	87.8 5.78	.315
										17	4.94	.384	2.02	15.4 .200	93.2 5.78	$\begin{array}{c} .336\\ 6.01 \end{array}$
										18	4.94	.384	2.02	16.4 .200	98.7 5.78	.357 6.01 .378
							а 2 2			19	4.94	.384	2.02	17.5 .200 18.5	104. 5.78 109.	.378 6.01 .399
		ļ								20	3.95	.481	2.53	.200 19.5	5.78 115.	6.01 .420
										21	3.95	.481	2.53	.200 20.5	5.78 120.	6.01
							- - -			22 23	3.95 3.95	.481 .481	2.53 2.53	$.200 \\ 21.6 \\ .200$	5.78 125. 5.78	6.01 .462 6.01
										20 24	3.95	.481	2.53	22.6 .200	131. 5.78	.483 6.01
										25	2.96	.642	3.38	23.6 .200	136. 5.78	.504 6.01
										26	2.96	.642	3.38	24.6 .200 25.7	141. 5.78 146.	.525 6.01 .546
		i								27	2.96	.642	3.38	.200 26.7	5.78 151.	6.01 .567
										28	2.96	.642	3.38	$.200 \\ 27.7$	5.78 156.	6.01 .588
										29 30	2.96 2.96	.642 .642	3.38 3.38	.200 28.7 .200	5.78 161. 5.78	6.01 .609 6.01
										30 31	2.96 2.96	.642	3.38	.200 29.8 .200	5.78 166. 5.78	.630 6.01
							M.	14:5-1	Charles					30.8	171.	.651
Key: 1– May be	overru 	n –M	Multi	plex mo	ae ope	ration	on Mu	mpiexe	r Unar	mei						

ĩ

TO C 275 BREAK LIKEN

		NOMINAL				LINE I			0.15	NR	WAIT	3 DEV	PREV	MAXIM	UM DRITY I	
INPUT/OUTPUT DEVICE	KEY	DATA RATE	CPU INTF	WAIT TIME	DEV LOAD	PREV LOAD		ORITY I	LOAD B	OF LA	WAIT TIME		LOAD	TIME	A	
		I TAIL		1111112	LOAD	Lond	11.112									t
Communication Equipm 702 Transmission Ctl	ieni I															
elegraph Ct1-II																
110 bps	1M	10.0cps	29.6	96.9	.020	.103	.200	6.15	.021		97.2	.020 .039	.103 .206	.200	6.15 5.78	.0 6.
		1		48.5	.039	.206	.200 .573	$\begin{array}{c} 5.41 \\ 12.3 \end{array}$	$12.0 \\ .042$	2	48.6	.039	.200	1.09	12.3	0.
				32.1	.059	.311	.200	5.41	12.0	3	31.7	.060	.315	.200	5.78	6
							1.09	18.4	.063		22.0	000	400	2.11	18.3 5.78). 6
		(24.0	.079	.417	.200 1.60	$\begin{array}{c} 5.41 \\ 24.5 \end{array}$	$\begin{array}{c} 12.0 \\ .084 \end{array}$	4	23.8	.080	.420	3.13	24.3	0.0
		l		19.2	.099	.521	.200	5.41	12.0	5	18.8	.101	.531	.200	5.78	6
		1	ļ				2.11	30.5	.105			100	001	4.16	30.3	.]
				15.8	.120	.632	$.200 \\ 2.62$	$\begin{array}{c} 5.41 \\ 36.6 \end{array}$	12.0 .126	6	15.9	.120	.631	.200 5.18	5.78 36.2	6
		l		13.4	.142	.745	.200	5.41	120 12.0	7	13.9	.137	.721	.200	5.78	6
		ļ		10.1			3.13	42.6	.147					6.21	42.1	[.]
				12.0	.159	.834	.200	5.41	12.0	8	11.9	.160	.841	.200 7.23	5.78	6
				10.5	.180	.948	3.65.200	$\begin{array}{c} 48.6 \\ 5.41 \end{array}$	$\begin{array}{c} .168 \\ 12.0 \end{array}$	9	9.90	.192	1.01	.200	5.78	6
				10.0	.100	.010	4.16	54.6	.189					8.25	53.8	
		1		9.58	.198	1.04	.200	5.41	12.0	10	8.91	.213	1.12	.200 9.28	5.78 59.6	6
				8.62	.220	1.16	4.67.200	$\begin{array}{c} 60.5 \\ 5.41 \end{array}$	$\begin{array}{c}.210\\12.0\end{array}$	11	7.92	.240	1.26	.200	5.78	6
				0.02	.220	1.10	5.18	66.5	.231					10.3	65.3	
				7.66	.248	1.31	.200	5.41	12.0	12	7.92	.240	1.26	.200	5.78	6
		}		7.18	.264	1.39	5.69 .200	$\begin{array}{c} 72.4 \\ 5.41 \end{array}$	$.252 \\ 12.0$	13	6.93	.274	1.44	11.3	70.9	6
				7.10	.204	1.09	6.21	78.3	.273	10				12.3	76.6	
		5		6.70	.283	1.49	.200	5.41	12.0	14	6.93	.274	1.44	.200	5.78	6
				6.00	205	1.61	6.72.200	$\begin{array}{c} 84.1 \\ 5.41 \end{array}$	$.294 \\ 12.0$	15	5.94	.320	1.69	13.4 .200	82.2 5.78	6
				6.22	.305	1.01	7.23	90.0	.315	15	0.01	.020	1.00	14.4	87.7	
	}		}							16	5.94	.320	1.69	.200	5.78	6
										1.77	101	.384	2.02	15.4	93.2 5.78	6
										17	4.94	.304	2.02	16.4	98.7	1.3
										18	4.94	.384	2.02	.200	5.78	6
				u						10	101	004	2.02	17.5 .200	104. 5.78	6
										19	4.94	.384	2.02	18.5	109.	1.3
										20	3.95	.481	2.53	.200	5.78	6
												40.1	0 50	19.5	115.	.4
										21	3.95	.481	2.53	$.200 \\ 20.5$	5.78 120.	6
										22	3.95	.481	2.53	.200	5.78	6
	1									20	0.07	401	0 50	21.6	125.	.4
										23	3.95	.481	2.53	$.200 \\ 22.6$	$5.78 \\ 131.$	6
										24	3.95	.481	2.53	.200	5.78	6
													0.00	23.6	136.	.5
										25	2.96	.642	3.38	.200 24.6	$5.78 \\ 141.$	6
										26	2.96	.642	3.38	.200	5.78	6
														25.7	146.	
										27	2.96	.642	3.38	$.200 \\ 26.7$	$5.78 \\ 151.$	6 .5
										28	2.96	.642	3.38	.200	5.78	6
	l	Į												27.7	156.	.5
	l									29	2.96	.642	3.38	$.200 \\ 28.7$	$5.78 \\ 161.$	6 . e
	l	l								30	2.96	.642	3.38	.200	5.78	6
		l												29.8	166.	.
		l								31	2.96	.642	3.38	.200	5.78	6 . (
		1					. 1		.					30.8	171.	1.4

Table 1. (continued)

		NOMINAL			15	LINE N	IAXIMU	J M		NR				MAXIM		
		DATA	CPU	WAIT	DEV	PREV		ORITY I		OF	WAIT	DEV	PREV		DRITY I	-
INPUT/OUTPUT DEVICE	KEY	RATE	INTF	TIME	LOAD	LOAD	TIME	A	В	LA	TIME	LOAD	LOAD	TIME	A	<u>'</u>
World Trade TTY					010	0.00	200	0.15	014	1	144	.013	.070	.200	6.15	0.
50 bps	1M	6.6cps	29.6	144.	.013 .026	.069 .139	.200 .200	$\begin{array}{c} 6.15 \\ 5.41 \end{array}$	$\begin{array}{c} .014\\ 12.0 \end{array}$	$\frac{1}{2}$	$\begin{array}{c} 144. \\ 71.4 \end{array}$.013	.140	.200	5.78	6.
				72.0	.026	.139	.200	12.3	.028	4	11.4	.041	.140	1.09	12.3	1.0
				48.0	.040	.208	.200	5.41	12.0	3	47.6	.040	.210	.200	5.78	6.
				10.0	.010	00	1.09	18.4	.042	-				2.11	18.4	0.
				36.0	.053	.278	.200	5.41	12.0	4	35.7	.053	.280	.200	5.78	6
							1.60	24.5	.056	_	20.0	000	0.40	3.13	24.4	
				28.8	.066	.347	.200	5.41	12.0	5	28.8	.066	.348	.200 4.16	5.78 30.5	6
				24.0	.079	.417	2.11 .200	$\begin{array}{c} 30.6 \\ 5.41 \end{array}$	$\begin{array}{c} .070\\ 12.0 \end{array}$	6	23.8	.080	.420	.200	5.78	6
				24.0	.019	1.411	2.62	36.7	.084	0	20.0			5.18	36.5	
				20.1	.094	.496	.200	5.41	12.0	7	19.8	.096	.504	.200	5.78	6
							3.13	42.7	.098					6.20	42.4	
				17.7	.107	.564	.200	5.41	12.0	8	17.8	.107	.561	.200	5.78	6
	.	ł			100	000	3.65	48.8	.112		15.9	.120	.631	7.23	48.4 5.78	6
				15.8	.120	.632	.200	$5.41 \\ 54.8$	12.0 .126	9	10.9	.120	.031	8.25	54.3	
				14.4	.132	.695	.200	5.41	12.0	10	13.9	.137	.721	.200	5.78	6
				1	.102		4.67	60.8	.140					9.28	60.2	
				12.9	.147	.773	.200	5.41	12.0	11	12.9	.148	.776	.200	5.78	6
							5.18	66.9	.154			1.00	0.13	10.3	66.1	
				12.0	.159	.834	.200	5.41	12.0	12	11.9	.160	.841	.200	5.78 71.9	6
				11.0	.172	.907	5.69 .200	$\begin{array}{c} 72.8 \\ 5.41 \end{array}$	$.168 \\ 12.0$	13	10.9	.174	.918	.200	5.78	6
				11.0	.174	.907	6.21	78.8	.182	10	10.0		.010	12.3	77.7	
				10.1	.189	.994	.200	5.41	12.0	14	9.90	.192	1.01	.200	5.78	6
							6.72	84.8	.196					13.4	83.5	
				9.58	.198	1.04	.200	5.41	12.0	15	8.91	.213	1.12	.200	5.78	6
							7.23	90.7	.210	10	8.91	.213	1.12	14.4	89.2	6
						1				16	0.91	.213	1.12	15.4	94.9	
										17	7.92	.240	1.26	.200	5.78	le
														16.4	101.	
										18	7.92	.240	1.26	.200	5.78	6
	1													17.5	106.	
				ł						19	6.93	.274	1.44	.200	5.78	6
										20	6.93	.274	1.44	18.5	112. 5.78	$ \ddot{e} $
										20	0.30	.214	1.77	19.5	118.	
			l .							21	5.94	.320	1.69	.200	5.78	6
														20.5	123.	
			1							22	5.94	.320	1.69	.200	5.78	6
										00	504	.320	1 60	21.6	129. 5.78	$\frac{1}{\epsilon}$
		ĺ				l				23	5.94	.320	1.69	22.6	134.	
										24	5.94	.320	1.69	.200	5.78	6
											0.01		1.00	23.6	140.	
										25	4.94	.384	2.02	.200	5.78	6
														24.6	145.	
										26	4.94	.384	2.02	.200	5.78	6
										27	4.94	281	2.02	25.7	151. 5.78	6
										41	4.34	.384	2.02	26.7	156.	
										28	4.94	.384	2.02	.200	5.78	$ \epsilon$
			ļ	ļ										27.7	161.	.
										29	4.94	.384	2.02	.200	5.78	6
										•		40.1		28.7	167.	
										30	3.95	.481	2.53	.200	5.78	6
				1						31	3.95	.481	2.53	29.8 .200	172. 5.78	6
	1	1	1	1	1	1	1		1	OT 1	0.00	.101	<u></u>	30.8	177.	

Key: 1— May be overrun —M Multiplex mode operation on Multiplexer Channel

Table 1. (continued)

		NM	ax
	TERMINAL CONTROL	15 LINE	31 LINE
	IBM Type I		
	75 bps	242	117
	135.5 bps	139	67
	600 bps	30	
	IBM Type II		
	600 bps	30	
	Telegraph I		
	45 bps	332	160
	57 bps	260	126
	75 bps	200	96
	Telegraph Type II		
	110 bps	202	98
	WTC Telegraph		
	50 bps	300	145
	75 bps	200	96
	-	15 line max	31 LINE MAX
1	Device Load	$\frac{10 \text{ LINE MAX}}{1.9}$	$\frac{51 \text{ LINE MAX}}{1.9}$
I	Previous Load	10.0	10.0
•			

Segment 1		Or	ie Line	Priorit	y Loa	d Func	tion
TERMINAL		15	LINE N	AX	31	LINE N	IAX
CONTROL	b	TIME	A	в	TIME	A	в
IBM Type I							
75 bps	0.02	.200	6.149	0.02	.200	6.149	0.02
135.5 bps	0.035	.200	6.148	0.035	.200	6.149	0.035
600 bps	0.174	.200	6.139	0.174	.200	6.139	0.174
IBM Type II						1	
600 bps	0.166	.200	6.140	0.166	.200	6.140	0.166
Telegraph Typ	e I						
45 bps	0.013	.200	6.149	0.013	.200	6.149	0.013
57 bps	0.016	.200	6.149	0.016	.200	6.149	0.016
$75 \ bps$	0.021	.200	6.149	0.021	.200	6.149	0.021
Telegraph Typ	be II						
	0.021	.200	6.149	0.021	.200	6.149	0.021
World Trade	Felegra	ph					
50 bps	0.014	.200	6.149	0.014	.200	6.149	0.014
75 bps	0.021	.200	6.149	0.021	.200	6.149	0.021

Table 2. IBM System/360 Model 40 Evaluation Factors for2702 Special Analysis

Segment 2

. 1

	Multip	le Line F	riority L	load Fun	ction
15	5 LINE MA	x	31	LINE MA	AX
<u>TIME</u> .200	$\frac{A}{5.411}$	<u>в</u> 12.01	<u>TIME</u> .200	$\frac{A}{5.781}$	<u>в</u> 6.005

15 lin	E MAX		31 li	NE MAX	
NUMBER (LINES)F TIME	NUMBER OF LINES	TIME	NUMBER OF LINES	TIMI
2	0.574	2	1.086	17	16.44
3	1.086	3	2.110	18	17.47
4	1.598	4	3.134	19	18.49
5	2.110	5	4.158	20	19.51
6	2.622	6	5.182	21	20.54
7	3.134	7	6.206	22	21.56
8	3.646	8	7.230	23	22.58
9	4.158	9	8.254	24	23.61
10	4.670	10	9.278	25	24.63
11	5.182	11	10.302	26	25.66
12	5.694	12	11.326	27	26.68
13	6.206	13	12.350	28	27.71
14	6.718	14	13.374	29	28.73
15	7.230	15	14.398	30	29.75
		16	15.422	31	30.78

Table 3. IBM System/360 Model 40 Priority Load Factors for 2702

<u></u>	SELECTOR	MULTIPLEXER
	CHANNEL	CHANNEL
Data Service	1.25 µs/Byte	see Table 1**
Command Chaining	17.5 µs/CCW	$68.1 + U_1 \mu s / CCW^*$
if status modifier, add		
add'l	.625 µs/CCW	1.25 μs/CCW
if status modifier plus		
carry, add add'l	1.25 μs/CCW	1.25 μs/CCW
if TIC add	5.625 µs/TIC	7.5 μ s/TIC
Data Chaining	10.625 µs/CCW	20.0 μs/CCW
if TIC	5.0 μ s/TIC	12.5 μ s/TIC
Program Controlled		
Interruption	40.63 µs/PCI	61.88 µs/PCI
Channel End Interruption	40.63 μs/each	60.63 μs/each
Device End or Control		
Unit End Interruption	$45.0 + U_1$	$56.88 \pm U_1$
	µs∕each*	µs∕each*
$^*U_1 =$ Select out delay -		
**The CPU Intf column	in Table 1 lists	interference caused
by multiplex mode devi	ces in microsecor	ds per byte of data
transferred. Burst mode	operation of the	multiplexer channel
causes 100 percent CPU		-

Table 4. IBM	System/360	Model	40	CPU	Interference Factors

	SELECTOR C	HANNEL	LOAD LIMITS
	CHAININ	G SPECIF	ICATIONS
	No DC	DC	DC & TIC
One channel in operation	60	50	40
Two channels in operation Selector Channel 1	50	32	21.6
Selector Channel 2	41	32	21.6

Table 5. IBM System/360 Model 40 Selector Channel Load Limits — with Multiplexer Channel Operating in Byte-Multiplex Mode

	COMBINED SELECTOR CHANNEL LOAD LIMITS (SEL 1 & SEL 2) NO DC	MULTIPLEXER LOAD LIMITS
Selector Channels Not Operating	0	25
Selector Channels Operating	41	16


 Table 6. IBM System/360 Model 40 Channel Loa Limits
 Limits

 with Multiplexer Channel Operating in Burst Mode

POSI	NON	ON MULTIPLEX	ER CHANNEL		1	1	2	2		3	4		5	;	6		7		8	
C	EVICE																			
۷	VAITIN	IG TIME										~								
		TIME	А	В	А	В	A	В	А	В	A	В	A	В	A	В	A	в	A	В
SELEC HANI	TOR NEL 1																			
DEVI																				
ELEC	TOR NEL 2				-															
DEV	CE																			
			-																	
						A SUM														
	1				QUOTIENT															
ľ					DEVICE LOAD			A SUM												Barana (1997) 1997 1997 1998
	2				PREVIOUS		QUOTIENT		-											
CHANNEL	-			1	LOAD SUM		DEVICE LOAD			A SUM										
	3						PREVIOUS		QUOTIENT		-									
							LOAD SUM		DEV:CE LOAD			A SUM	1							
	4				1				PREVIOUS		QUOTIENT									
s									LOAD LOAD SUM		DEVICE LOAD			A SUM						
POSITION ON MULTIPLEXER	5								50M	<u> </u>	PREVIOUS		QUOTIENT							
ŝ											LOAD LOAD SUM		DEVICE LOAD			A SUM				
	6				1								PREVIOUS LOAD		QUOTIENT					
ł													LOAD SUM		DEVICE LOAD			A SUM		
	7				-									L	PREVIOUS LOAD		QUOTIENT			
		L	L												LOAD		DEVICE LOAD			A Si
																	PREVIOUS LOAD		QUOTIENT	
																	LOAD LOAD SUM		DEVICE LOAD	
																			LOAD	

• Figure 8. Example of Blank Worksheet

Appendix 91



• Figure 9. Sequence for Worksheet Entries

			Mode			_			·		-						DATE			
POSI	TION	ON MULTIPLE	XER CHANNE	iL		1		2		3		4		5	6		:	7	8	8
(DEVICE				1442-	N,	1442-	Nz	144	3	1057	2								
	WAITIN	IG TIME			. Be	×	11.0	>	18.	5	70.	0								
		TIME	A	В	A	В	A	В	A	В	A	В	А	В	A	В	A	В	A	, в
ELEC	TOR NEL 1	.200	3.40	SI'3	2.80	20.3	08.5	50.3			200									
DEV	ICE	.800	2.80	E.05	(.80	20.5	2.80	.3	2.80	20.3	6.80	20.3								
ELEC	TOR NEL 2 KB ICE	.200	3.15			7:50	-	7.50		700		7.50								
DEV	(B ICE	.420	-	7.50		7.20		7.50	-	7.50	-	7.50								
		.200	7.05	7.55	2.80	A SUM	1		1511											
	1	2.80	13.4	5.30	QUOTIENT	3.50	13.4	5.30	13.4	5,30	13.4	5.30								
	005.	8.54		DEVICE LOAD	5.90	16.2	A SUM													
	12.5	-	0.98	PREVIOUS LOAD	17.50	QUOTIENT	1.48	1 -	0.98	-	0.98									
	00S.	-	100	LOAD SUM	49.70	DEVICE LOAD	0.43	16.2	A SUM	417	-									
		4.77 200	466	2.38			PREVIOUS LOAD	0.90	QUOTIENT	0.88	717									
MULTIPLEXER	4				_		LOAD SUM	35,91	DEVICE LOAD	25.8	433.2	A SUM								
NW 7									PREVIOUS LOAD	0.54	QUOTIENT	6.19								
NO NO	5								LOAD SUM	61.3	DEVICE LOAD	.034		A SUM						
POSITION											PREVIOUS LOAD		QUOTIENT							
	6										LOAD SUM	40.30	DEVICE LOAD			A SUM				
													PREVIOUS LOAD		QUOTIENT					
	7				-								LOAD SUM		DEVICE LOAD			a sum		
															PREVIOUS LOAD		QUOTIENT			
															LOAD SUM		DEVICE LOAD PREVIOUS			A SU
																	LOAD	<u> </u>		
																	SUM		LOAD	
																			SUM	

• Figure 10. Worksheet Example

Appendix 95

```
SYSTEM IDENTIFICATION __ Model 40
```

POS	TION	ON MULTIPLE	XER CHANNE	L		1		2		3	1	4		5	1	6	:	7	8	8
	DEVICE				2702-	ວ' s	2.70Z 31-10	50's	2540	R	2540F)	1403-N	١	1403-	١N	144	3	105	52
	VAITIN	IG TIME			.9'	44	1.9		6		14	.o	16	5.7	15	7.7	18	.5	70.	.0
		TIME	A	в	A	В	А	В	A	В	A	В	A	В	А	в	А	В	А	В
ELEC	TOR VEL 1	.200	3.40	21.3							3.0.0				2.0-	_				
23 DEV		.800	2.80	20.3	5.80	CO.3	08.5	5.05	S.80	20.Z	08.5	20:3	08.S	20.3	0 <i>8</i> .5	20.3	08.5	20.3	2.80	50. <u>-</u>
ELEC	TOR NEL 2	.200	0.94	12.2					1		-		1							
	0-3				0.94	12.2	0.94	12.2	0.94	12.2	0.94	12.2	0.94	12.2	0.94	12.2	0.94	12.2	0.94	12.2
011			1		1															
					1															
-		.200	5.41	12.0	3.74	a sum														
	1	7.23	74.z	2.49	QUOTIENT	4.0	5.41	12.0	5.41	12.0	74.2	2.49	74.2	2.49	74.2	2.49	74.2	2.49	74.2	2.49
	2	.200	5.78	6.01	DEVICE LOAD	2.01	9.15	A SUM												
	2	30.8	157.	1.09	PREVIOUS LOAD	10.6	QUOTIENT	4.64	5.78	6.01	5.78	6.01	5.78	60	578	6.01	5.78	6.01	157.	1,09
CHANNEL		1.75	175.	-	LOAD SUM	49.1	DEVICE LOAD	.965	14.93	A SUM										
		60.0	170.	00.5			PREVIOUS LOAD	5.08	QUOTIENT	2.3	175	-	175	-	175	-	175	-	170	2.9
MULTIPLEXER		1.98	198	_			LOAD SUM	55.19	DEVICE LOAD	26.9	258.72	A SUM								
MULTI	4	200	196	0.99	-			L	PREVIOUS	1.50	QUOTIENT	18.5	198	-	198		198	-	198	
POSITION ON		2.26	226	_	-				LOAD	81.2	DEVICE LOAD	14.1	456.72	a sum					1	
IION	5	54.5	216	4.10	1					±	PREVIOUS	0.70	QUOTIENT	29.1	- 226	-	520		216	4.10
õ		2.26	226	~							LOAD SUM	74.3	DEVICE LOAD	14.4	682.72	A SUM		•		
	6	54.5	216	4.10	1						L		PREVIOUS LOAD	0.64	QUOTIENT	43.4	226		516	4.10
		4.77	477				~						LOAD	85.1	DEVICE LOAD	14.4	908.7z	A SUM		
	7	250	468	1.90	-								L	•	PREVIOUS	0.64	QUOTIENT	49.1	477	-
		l		1	- I								``		LOAD SUM	99.4	DEVICE LOAD	25.8	1511.94	A SUM
															L	·	PREVIOUS	0.54	QUOTIENT	21.6
																	LOAD	116.3	DEVICE LOAD	.034
																		L	LOAD	68.8

• Figure 11. Worksheet Example with Two 2702's and a 2821

IBM 2702 WORKSHEET


NUMBER OF LINES =	REVOL	UTION	i	= 1	i	= 2	i	= 3	1.	- 4	1 -	5	1.	- 6	1=	- 7	i =	8
LINE NUMBER =	†] =		12 =		t2 =		[†] 2 ⁼		*2 =		*2 =		*2 =		t2 =		t ₂ =	
SUBTRACT: K ≈			n =		n =		n =		n =		n =		n =		n =		n =	
n _{max} =	A1	B1	A ₂	⁸ 2	A2	B2	A2	B2	A2	B2	A2	^B 2	A2	B2	A2	B2	A2	B2
SELECTOR CHANNEL 1															1			
SELECTOR CHANNEL 2																		
															+			
DEVICE 2			1															
DEVICE 3				İ	1										1			
DEVICE 4																		
DEVICE 5																		
DEVICE 6								ļ							ļ			
DEVICE 7	_																	
DEVICE 8												ļ				· ·		
DEVICE 9									_									
DEVICE 10																		
SUM A's AND B's MULTIPLY: †; X SUM B;	\rightarrow						\searrow		\searrow		\searrow		\searrow				\searrow	
		<u>ا</u>		J		4		J	$ \vdash $	<u></u>		J		J		J		L
B REMAINDER															1			
DEVICE LOAD																		
PREVIOUS LOAD																		
LOAD SUM			<u> </u>															
LOAD LIMIT 31 Line 2				5.4		1.4	+	42.4		0.4	+	8.4	286			4.4	382.	
LIMIT 31 Line 2	702		97	7.6	196	.8	2'	96.0	39	5.2	49	4.4	59	3.6	69	2.8	792.	.0

MAXIMUM NUMBER OF REVOLUTIONS TO COMPLETE SERVICE: n + (j - 1) k

Figure 12. Example of Blank 2702 Worksheet

IBM 2702 WORKSHEET

NUMBER OF LINES =	1,24	REVO	DUTION		i = 1		; = 2	i	- 3	1	- 4	1.	5	1.	6	i	7	i =	- 8
LINE NUMBER =		† ₁ = .	7,26	†2 =	9 (9) ^t 2 = 1			ERRUN	*2 =		^t 2	·	[†] 2		[†] 2 ·		t2 =	
SUBTRACT: K =	3,25	n =	1,28	n = 1,	28 🔕	> n = 1	॰ 📎		3)	n a		n		n		n =		n =	
n _{max} =	4	Α1	Bl	A2	B2	A2	B2	A2	^B 2	A2	B2	A2	B2	A2	B2	A ₂	8 ₂	A2	B ₂
SELECTOR CHA., INE	il 1 🗼	ł	4	4	ł	+	+												
SELECTOR CHANNE	EL 2												1						·
DEVICE 1																			
DEVICE 2																			
DEVICE 3											:								
DEVICE 4	6	8,27	8,27	10	10	10'	10'												
DEVICE 5	T	1										ĺ							
DEVICE 6																			
DEVICE 7																			
DEVICE 8																			
DEVICE 9														 					
DEVICE 10	<u> </u>		¥			<u> </u>													
SUM A's AND B's		11	11	13	ĺЗ	13'	13'						<u></u>					1	
MULTIPLY: + X SUA	м В _і	\geq	12	\geq	14	\geq	14			\geq		\geq	1	\sum		\geq		\geq	
A REMAINDER					15		15'												
B REMAINDER					16		16												
DEVICE LOAD					5 —														
PREVIOUS LOAD					5 -								· · · · · · · · · · · · · · · · ·						
LOAD SUM					17		Metc.												
	15 Line 2702) 🗕	18>	46.4		94.4	1	42.4	19	0.4	23	8.4	286	.4	33	4.4	382.	.4
LOAD LIMIT	31 Line 2702	હ	2)	 ~	97.6	ı	96.8	29	96.0	39	5.2	49	4.4	593	3.6	69	2.8	792.	.0
AXIMUM NUMBER O						1	RATION SA												



Appendix 101




Figure 14. Flowchart for 2702 Special Analysis Worksheet Procedure

SYSTEM IDENTIFICATION Model 40

-						1		2	1		1	4								
	~~~			<b>.</b>					1	3	2702/1-1			5	6		,		8	
	DEVICE				2702/15		2702/15		2762/10-		10-	0300		43						
	WAITIN	IG TIME	,		. 94	4	.94	4	1.4	2	.9'	<del>}4</del> +	16	5.5						
		TIME	A	В	A	В	A	В	A	В	A	В	A	В	А	В	A	в	A	В
CHAN	CTOR INEL 1	.200	1.60	28.9	1.60	28.9	1.60			20.0			110							
DEV	IDC.				1.00		1.00	289	1.60	28.9	1.60	<b>78</b> .9	1.60	289						
	CTOR INEL 2	.200	3.40	21.3					1											
23		.8	2.80	20.3	7.80	20.3	08.5	20.3	08.5	20.3	2.80	20.3	2.80	203						
				1			1		1				1	1						
					-															
		.200	5.41	12.0	11.110	A SUM														
	1			12.0	4.40	·	5.41	12.0	5.41	12.0	5,41	12.0	74.2	2.5					ļ	
		7.23	74.2	2.49	QUOTIENT	4.7														
	2	.200	5.41	12.0 1	LOAD PREVIOUS	2.0	9.81	A SUM	5.41	0.51	5.41	0.51	74.2	2.5						
ŧ		7.23	74.z	2.49	LOAD	10.6	QUOTIENT	10.4	2. 11		5.41		11.2							
CHANNEL	3	.200	5.41	0.51	LOAD SUM	66.5	DEVICE LOAD	2.0	15.22	A SUM		0.51		17						
		4.67	53.7	1.66			PREVIOUS LOAD	10.6	QUOTIENT	10.7	5.41	10.0	53.7	٦.]						
POSITION ON MULTIPLEXER		.200	5.41	12.0			LOAD SUM	84.2	DEVICE LOAD	1.3	20.63	a sum								
MULT	4	7.23	74.2	2.49	1				PREVIOUS LOAD	7.0	QUOTIENT	21.9	74.2	2.5						
NO		1100							LOAD SUM	92.2	DEVICE LOAD	2.0	7.085	A SUM						
ITION	5				1						PREVIOUS	10.6	QUOTIENT	15.2						
POS	-										LOAD	119.7	DEVICE	25.8		A SUM		·		
	6				-						SUM	11.2.1	LOAD PREVIOUS		QUOTIENT					
													LOAD LOAD		DEVICE			4 CIII.		
	7				-								SUM	99.4	LOAD PREVIOUS			A SUM	-	
															LOAD		QUOTIENT			
															LOAD SUM		DEVICE LOAD			A SUM
																	PREVIOUS LOAD		QUOTIENT	
																	LOAD SUM		DEVICE LOAD	
																			LOAD SUM	



## IBM 2702 WORKSHEET

SYSTEM IDENTIFICATION	Madal	10-2702	
SYSTEM IDENTIFICATION	i i i i i i i i i i i i i i i i i i i	40-0100	

STEM IDENTIFIC	ATION Mod	el 40.	-2702	2			-									Ľ	DATE		
	JES =	REVOLU	UTION	i	- 1	1	- 2	i	- 3	i	- 4	1	5	i-	6	i	- 7	1	≈ 8
LINE NUMBER=		t1 =	0	12	464	†2	944	[†] 2 [•] 1.	424	¹ 2  -	904	t2 Z.	384	[†] 2 ⁻		[†] 2		[†] 2	
SUBTRACT: K =		n =	11	n =	1(	nz	15	n -	13	n	14	n;	15	n -		n		n =	
n _{max} =	30	Al	Bl	A2	B ₂	A2	B2	A ₂	82	A ₂	B2	A2	B2	A2	B2	A2	B2	A2	B ₂
SELECTOR CHA	NNEL 1 2311	0	0	1.60	28.9	1.60	<b>78.9</b>	1.60	C.85	1.60	<i>e</i> .85	1.60	<b>78.9</b>						
SELECTOR CHA	NNEL 2 2311	0	0	3.40	21.3	280	20.3	2.80	20.3	2.80	20.3	Z.80	20.3						ļ
DEVICE 1	2702	0	0	5.41	17.0	5.41	12.0	5.41	12.0	5.41	12.0	5.41	12.0				· ·		
DEVICE 2	2702	0	0	5.41	12.0	5.41	12.0	5.41		5.41	12.0	5.41	12.0				<u>+</u>		
DEVICE 3	2702	0	0	5.41		5.41	12.0	5.41	0.51	5.41	12.0	5.41	12.0				+		
DEVICE 4	2102			3.11	10.0	5.41	12.0	5.41	10.0	5.41	12.0	5.41	12.0						
DEVICE 5								<u> </u>				<u> </u>							
DEVICE 6										+						+	+		ļ
DEVICE 7																			
DEVICE 8				1						1									
DEVICE 9												<u> </u>							
DEVICE 10				† -								1	+						
SUM A's AND E	3's	0	0	21.23	86.2	20.63	85.2	20.63	85.2	20.63	85.2	20.63	85.7				1	+	
MULTIPLY: +; X	SUM B:	$\mathbf{\mathbf{x}}$	0	$\geq$	40.0	$\mathbf{\mathbf{x}}$	80.3	$\sim$	121.3	$\mathbf{\Sigma}$	162.2	$\sim$	EOS		1			$\searrow$	1
A REMAINDER	· · · · · · · · · · · · · · · · · · ·		k		21.23	1	20.63		20.6		20.6	· · · · · ·	20.6		4	~>	st		4
B REMAINDER					40.00		80.3		21.3	+	162.2	1	203				,		
DEVICE LOAD					1.9		1.9		1.9		1.9		1.9		*******				
PREVIOUS LOA	D				10.0		10.0		10.1		10.1		10.0						
LOAD SUM					73.13		112,83		153.8		194.7		235.5						
	15 Line 2702			46	.4	94	.4	14	2.4	19	0.4	23	8.4	286		33	34.4	382	.4
LOAD LIMIT	31 Line 2702			97	.6	196	.8	25	26.0	39	5.2	49	4.4	593		69	2.8	792	.0
			_																

MAXIMUM NUMBER OF REVOLUTIONS TO COMPLETE SERVICE: n + (j - 1)k - 15 + (5-1)10 = 55

• Figure 16. IBM 2702 Special Analysis Worksheet Example (Sheet 1 of 2)

### IBM 2702 WORKSHEET

								10/11 2/ (											
TEM IDENTIFICATIO	N_Mog	le 4	0-2702	2												í	DATE		
UMBER OF LINES =		REVOL	UTION	i	= 1	j =	2	1	= 3	i =	4	1-	- 5	i-	= 6	i	= 7	j=	8
.INE NUMBER=	5	ti⁼ 2	432	[†] 2 ⁼ <b>2</b> .	896	t₂ ≈ <b>3.</b>	376	†2 =		t ₂ =		t2 =		*2 =		t2 =		t2 =	
SUBTRACT: K =	9	n =	5	n =   1	5	n= 16	5	n =		n =		n		n =		n =		n =	
n _{max} =	30	Al	Bl	A ₂	B ₂	A ₂	B2	A2	⁸ 2	A2	^B 2	A2	B ₂	A ₂	8 ₂	A2	B2	A2	В
SELECTOR CHANNEL	1 2311	1.6	28.9	1.6	289	1.6	28.9												
SELECTOR CHANNE	2 2311	7.8	20.3	2.8	20.3	8.5	E.05												
DEVICE 1	2702	5.4	12.0	5.4	12.0	5.4	12.0												
DEVICE 2	2702	5.4	0.51	5.4		· · ·	12.0										+		
DEVICE 3	2702	5.4			12.0		12.0												
DEVICE 4		I																	
DEVICE 5					-														
DEVICE 6							_												
DEVICE 7																			
DEVICE 8																			
DEVICE 9																			
DEVICE 10																			
SUM A's AND B's		20.6	85.2	20.6	85.2	20.6	85.Z					Ļ		Ļ	ļ	<u> </u>			
MULTIPLY: ti X SUM	Bi	$\geq$	207	$\geq$	2.47	$\geq$	288	$\geq$		$\geq$		$\geq$		$\succ$		$\geq$		$\geq$	
A REMAINDER					0.0		0.0												
B REMAINDER			L	10.0						-									
DEVICE LOAD			1.9		1.9														
PREVIOUS LOAD		10.0		10.0							-								
LOAD SUM	-				51.9		92.9												
LOAD	15 Line 2702	15 Line 2702			5.4	94.4			12.4	190			8.4	286			34.4	382.	
LIMIT	31 Line 2702			97	7.6	196	.8	25	96.0	395	.2	49	4.4	593	3.6	6	92.8	792.	0

 $X_{n-1}$ 

MAXIMUM NUMBER OF REVOLUTIONS TO COMPLETE SERVICE: n + (j - 1)k = 16 + (2 - 1)9 = 24

• Figure 16. IBM 2702 Special Analysis Worksheet Example (Sheet 2 of 2)

Adapter Channel-to-channel 1052		5
Adder		
Address compare switch	. 14,	17
Address switches		
Addressing of storage		15
Arithmetic-logic unit		
Autopolling (2702)	. 68,	72
Average timing formulas		44
Binary shift operations	·····	50
Card reader channel evaluation	. 57.	59
CCW chaining and fetching		19
Central processing unit time, example of determining		
available		41
Chaining		
Channel		
Chaining		19
Characteristics		
Control		
Data chaining in gaps		
Evaluating a heavily loaded		25
Evaluation factors		
Fetching CCW's		
Implementation		
Late command chaining		
Load limits		89
Multiplexer		
Priority		
Program conventions		
Begisters		
Registers		19
Selector	, <b>2</b> 6,	19 89
Selector	l, <b>2</b> 6,	19 89 20
Selector	l, <b>2</b> 6,	19 89 20
Selector	l, 26,	19 89 20 5, 7
Selector	l, 26,	19 89 20 5, 7 41
Selector	l, 26,	19 89 20 5, 7 41
Selector	l, 26, 5 	19 89 20 5, 7 41 89
Selector	L, 26, 	19 89 20 5, 7 41 89 30
Selector	l, 26, E	19 89 20 5, 7 41 89 30 26
Selector	ι, 26, ξ	$     19 \\     89 \\     20 \\     5, 7 \\     41 \\     89 \\     30 \\     26 \\     7 \\     14 \\     $
Selector	ι, 26, ξ	19 89 20 5,7 41 89 30 26 7 14 23
Selector       5, 8, 9, 21         Storage Addressing       -         -to-channel adapter feature       -         Channel interference       Evaluation procedure         With CPU       -         Channel loading       Multiplexer         Selector       -         Channels       -         Check reset key       -         Classes of commands       -         Command chaining       -	ι, 26, ξ	19 89 20 5, 7 41 89 30 26 7 14 23 20
Selector       5, 8, 9, 21         Storage Addressing       -         -to-channel adapter feature       -         Channel interference       Evaluation procedure         With CPU       -         Channel loading       Multiplexer         Selector       -         Channels       -         Check reset key       -         Classes of commands       -         Command chaining       -         Commands, classes of       -	. 26,	19 89 20 5,7 41 89 30 26 7 14 23 20 24
Selector	, 26, 	19 89 20 5,7 41 89 30 26 7 14 23 20 24 22
Selector       5, 8, 9, 21         Storage Addressing       -         -to-channel adapter feature       Channel interference         Evaluation procedure       With CPU         Channel loading       Multiplexer         Selector       Selector         Channels       Check reset key         Classes of commands       Command chaining         Commands, classes of       Concurrent input/output operations         Configurator, Model 40       Model 40	41, 23,	19 89 20 5,7 41 89 30 26 7 14 23 20 24 22 6
Selector       5, 8, 9, 21         Storage Addressing       -         -to-channel adapter feature       Channel interference         Evaluation procedure       With CPU         Channel loading       Multiplexer         Selector       Selector         Channels       Check reset key         Classes of commands       Command chaining         Commands, classes of       Concurrent input/output operations         Configurator, Model 40       Model 40	41, 23,	19 89 20 5,7 41 89 30 26 7 14 23 20 24 22
Selector	. 23,	$19\\89\\20\\5,7\\41\\89\\30\\26\\7\\14\\23\\20\\24\\22\\6\\5$
Selector       5, 8, 9, 21         Storage Addressing       -         -to-channel adapter feature       Channel interference         Evaluation procedure       With CPU         Channel loading       Multiplexer         Selector       Selector         Channels       Check reset key         Classes of commands       Command chaining         Commands, classes of       Concurrent input/output operations         Configurator, Model 40       Console typewriter	41, 23, 5, 9,	$19\\89\\20\\5,7\\41\\89\\30\\26\\7\\14\\23\\20\\24\\22\\6\\5$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Concurrent input/output operations       Configurator, Model 40         Console typewriter       Conventions, channel program         Convert instructions       Setem	1, 26, 41, 23, 5, 9,	$\begin{array}{c} 19\\ 89\\ 20\\ 5,7\\ 41\\ 89\\ 30\\ 26\\ 7\\ 14\\ 23\\ 20\\ 24\\ 22\\ 6\\ 5\\ 10\\ 22\\ 52\end{array}$
Selector       5, 8, 9, 21         Storage Addressing	1, 26, 41, 23, 5, 9, 14,	$\begin{array}{c} 19\\ 89\\ 20\\ 5,7\\ 41\\ 89\\ 30\\ 26\\ 7\\ 14\\ 23\\ 20\\ 24\\ 22\\ 6\\ 5\\ 10\\ 22\\ 52\\ 17\\ \end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Concurrent input/output operations       Configurator, Model 40         Console typewriter       Conventions, channel program         Convert instructions       Setem	1, 26, 41, 23, 5, 9, 14,	$\begin{array}{c} 19\\ 89\\ 20\\ 5,7\\ 41\\ 89\\ 30\\ 26\\ 7\\ 14\\ 23\\ 20\\ 24\\ 22\\ 6\\ 5\\ 10\\ 22\\ 52\\ 17\\ \end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Commands, classes of       Concurrent input/output operations         Configurator, Model 40       Console typewriter         Conventions, channel program       Convert instructions         CPU check switch       CPU check switch         CPU time, example of determining       CPU time, example of determining	1, 26, 1, 26, 1, 26, 14, 23, 	$\begin{array}{c} 19\\89\\20\\5,7\\41\\89\\30\\26\\7\\14\\22\\26\\5\\10\\22\\52\\17\\41\end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Commands, classes of       Concurrent input/output operations         Configurator, Model 40       Console typewriter         Conventions, channel program       Convert instructions         CPU check switch       CPU time, example of determining         Data chaining (I/O)	1, 26, 1, 26, 1, 26, 14, 23, 	$\begin{array}{c} 19\\ 89\\ 20\\ 5,7\\ 41\\ 89\\ 30\\ 26\\ 7\\ 14\\ 23\\ 20\\ 24\\ 22\\ 6\\ 5\\ 10\\ 22\\ 52\\ 17\\ 41\\ 22\end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Command chaining       Concurrent input/output operations         Configurator, Model 40       Console typewriter         Conventions, channel program       Convert instructions         CPU check switch       CPU check switch         CPU time, example of determining       Data chaining in gaps	1, 26, 41, 23, 5, 9, 14,	$\begin{array}{c} 19\\89\\20\\5,7\\41\\89\\30\\26\\7\\14\\23\\20\\24\\22\\6\\5\\10\\22\\52\\17\\41\\220\end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Command chaining       Concurrent input/output operations         Configurator, Model 40       Console typewriter         Convert instructions       CPU check switch         CPU check switch       CPU time, example of determining         Data chaining in gaps       Data switches	1, 26, 41, 23, 5, 9, 14,	$\begin{array}{c} 19\\ 89\\ 20\\ 5,7\\ 41\\ 89\\ 30\\ 26\\ 7\\ 14\\ 23\\ 20\\ 24\\ 22\\ 6\\ 5\\ 10\\ 22\\ 52\\ 17\\ 41\\ 220\\ 15\\ \end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Command chaining       Concurrent input/output operations         Configurator, Model 40       Console typewriter         Conventions, channel program       Convert instructions         CPU check switch       CPU time, example of determining         Data chaining in gaps       Data switches         Device load in multiplex mode evaluation       Device load in multiplex mode evaluation	1, 26, 41, 23, 	$\begin{array}{c} 19\\ 89\\ 20\\ 5,7\\ 41\\ 89\\ 30\\ 26\\ 7\\ 14\\ 23\\ 20\\ 24\\ 22\\ 6\\ 5\\ 10\\ 22\\ 52\\ 17\\ 41\\ 220\\ 15\\ 30\end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Concurrent input/output operations       Configurator, Model 40         Console typewriter       Control panel, system         Convert instructions       CPU check switch         CPU time, example of determining       Data chaining in gaps         Data chaining in gaps       Data switches         Device load in multiplex mode evaluation       Device priority in multiplex mode evaluation	د. 26, 26, 26, 26, 26, 26, 26, 26, 26, 26,	$\begin{array}{c} 19\\89\\20\\5,7\\41\\89\\30\\26\\7\\14\\23\\20\\24\\22\\6\\5\\10\\22\\52\\17\\41\\22\\0\\15\\30\\30\end{array}$
Selector       5, 8, 9, 21         Storage Addressing       -to-channel adapter feature         Channel interference       Evaluation procedure         With CPU       Channel loading         Multiplexer       Selector         Channels       Check reset key         Classes of commands       Command chaining         Command chaining       Concurrent input/output operations         Configurator, Model 40       Console typewriter         Conventions, channel program       Convert instructions         CPU check switch       CPU time, example of determining         Data chaining in gaps       Data switches         Device load in multiplex mode evaluation       Device load in multiplex mode evaluation	, 26, , 24, , 41, , 23, , 5, 9, , 14, , 14,	$\begin{array}{c} 19\\89\\20\\5,7\\41\\89\\30\\26\\7\\14\\23\\20\\24\\22\\5\\10\\22\\52\\17\\41\\220\\15\\30\\30\\30\end{array}$

Direct control3Disk storage device channel evaluation65Display key14, 16Drum storage device channel evaluation65
Emergency pull switch11, 12Evaluating heavily loaded channels25Execute instruction52External interruption time9
Fetching CCW's19Floating-point registers5, 7, 8
General channel information18General registers5, 7, 8
IBM 2702 Transmission Control         Channel evaluation         Telegraph Ctl-I         (75 bps)         (135.5 bps)
(600 bps)       75         (45 bps)       77         (57 bps)       79         (75 bps)       81         Telegraph Ctl-II (110 bps)       83         World Trade TTY (50 bps)       85
Consideration of in multiplex mode evaluation 35 Special analysis of performance of 36, 87 IBM 2821 Control Unit, consideration of in multiplex
mode evaluation
Instruction time       50         Interruption       9         Operations       50         Operations, concurrent       22         Input/output devices, command classifications for       24         Instruction configurations       9         Instruction set       5         Instruction times       44
Interference caused by priority devices
Interruption Key 11, 13 Times 5 Interval timer 5
Key switch and meters
Late command chaining
Load         11, 12           Manual         11, 13           System         11, 10           Test         11, 10           Wait         11, 10
Load 31 Device 31 Key 21, 15 Light 11, 15

Index 111

Limits Previous Priority Sum Sums for 2702 Unit switches Loading, selector channel Local storage Log-out key Loss of performance		33 30 33 36 13 26 , 8 16
Machine check interruption		۵
Magnetic tape channel evaluation		61
Main storage		
Manual light		
Meters		
Multiplex mode evaluation		
Device load in		30
Device priority in		
Device wait time in		30
Load sum in		33
Previous load in	· · · · · · · · · · · · · · · · · · ·	33
Priority loads in		32
Procedure		34
Multiplexer		
Channel		
Channel loading		
Subchannels	5, 7,	21
Operator controls Operator intervention controls Optional features, Model 40 Overrun Overrun test Exception Procedure		13 5 22 26
Panel, system control	59	10
Performance time, lost		
Power-on/off key		
Previous load in multiplex mode evaluation	· · · · · · -,- •	33
Printer channel evaluation	57,	59
Printer-keyboard	5,	57
Priority, channel		
Priority device		30
Priority load		
Factors for 2702	39, -	87
Formula		
Priority loads		31
Priority of devices in multiplex mode evaluation		30
Processing unit, 2040	5	, 7
Processor storage (main storage)		5
Program interruption		9
PSW restart key	14,	16

Punched card channel evaluation Rate switch Read only storage Reset, check Reset, system	13, 5, 7	14 ', 8 14 10
Scope of conventions (I/O) Selector channel Selector channel loading Special analysis of 2702 performance Start key Stop key Stop key Storage	5, 9,	21 26 36 14
Addressing       Local       Main       Protection       Read only       Select switch	5, 7 5, 8, 5, 7	7, 8 15 5 7, 8
Store key Store and display Supervisor call interruption time Sychronization (buffered I/O) System/360 timing legend System control function of	14,	16 10 9 39 52
Initial program loading Store and display System reset System control panel System control panel controls Operator controls	5, 9,	10 10 10
Operator intervention controls Key switch and meters Light (test) Light (wait) System description	11, 11,	13 17 13 13 5
System light System reset System reset key Test light		10 14
Test, overrun Time, lost performance Timing assumptions Timing considerations Timing legend Typewriter	. 5,	33 44 44 52 57
Variable-field-length instructions Wait light Wait time in multiplex mode evaluation Wait times, ranges of Worksheet example Worst case loads (I/O)	11,	13 30 32 35

<b>READER'S COMMENT FO</b>	RM
----------------------------	----

IBM System/360 Model 40 Functional Characteristics

A22-6881-2

• How did you use this publication?

As a reference source As a classroom text As	
• Based on your own experience,	rate this publication

As a reference source:	• • • • • •				
	Very	Good	Fair	Poor	Very
	Good				Poor
As a text:			• • • • • •		
	Very	Good	Fair	$\mathbf{Poor}$	Very
	Good				Poor

• What is your occupation?

• We would appreciate your other comments; please give specific page and line references where appropriate. If you wish a reply, be sure to include your name and address.

fold

#### YOUR COMMENTS PLEASE . . .

This SRL bulletin is one of a series which serves as reference sources for systems analysts, programmers and operators of IBM systems. Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

# BUSINESS REPLY MAIL NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

**IBM CORPORATION** 

P.O. BOX 390 POUGHKEEPSIE, N.Y. 12602

ATTENTION: CUSTOMER MANUALS , DEPT. 898

fold

FIRST CLASS PERMIT NO. 419 POUGHKEEPSIE, N.Y.

. . . . . . . . . . . . . . . .

fold



International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [USA Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International]



International Business Machines Corporation Data Processing Division 112 East Post Road, White Plains, N.Y. 10601 [USA Only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International]