

ASSEMBLER / BCS

TRAINING MANUAL

ASSEMBLER / BCS

TRAINING MANUAL



11000 Wolfe Road Cupertino, California 95014

First Edition: December 1967 Revised: April 1970

© Copyright, 1970, by
HEWLETT-PACKARD COMPANY
Cupertino, California
Printed in the U.S.A.

Second Edition

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system (e.g., in memory, disc or core) or transmitted by any means, electronic, mechanical, photocopy, recording or otherwise, without prior written permission from the publisher.

PREFACE

This training manual is an introduction to programming for the HP 2116 computer, but the information also applies to the 2115 and 2114 computers. The book focuses only on information pertinent to programming concepts; specific operating procedures may be found in the manuals listed below.

The training manual describes number systems, general computer hardware characteristics as well as the specific characteristics of the HP computers. The Assembler and Basic Control System are explained; flowcharting and program coding are included in sections on problem analysis and instruction formats. Explanation for coding machine instructions, assembler pseudo operations and input/output requests is given.

Other computer publications provided by Hewlett-Packard include:

ALGOL Programmer's Reference Manual
Assembler Programmer's Reference Manual
Basic Control System Programmer's Reference Manual
FORTRAN Programmer's Reference Manual
Specifications and Basic Operation Manual
Standard Software Systems Operating Manual
Symbolic Editor Programmer's Reference Manual

NEW AND CHANGED INFORMATION

All known errors in this manual have been corrected. Changes in the text are marked by a vertical line in the margin.

CONTENTS

INTRODUC	TIC) N			vii
CHAPTER	1	NUMI	BER SYSTE	EMS	1-1
		1.1	1.1.1 1.1.2	n of Number Systems Decimal Number System Binary Number System Octal Number System	1-1 1-1 1-2 1-3
		1.2 1.3	Number 3 Arithmet 1.3.1 1.3.2 1.3.3	System Conversion ic Operations Addition Subtraction Multiplication	1-3 1-10 1-10 1-11 1-11
		1.4		Division r Arithmetic	1-12 1-12
CHAPTER	2	THE XYZ COMPUTER		2-1	
		2.1 2.2 2.3 2.4 2.5	Instruction Accumulation Instruction Other Resident Fample F	ons gisters	2-1 2-2 2-3 2-3 2-4
CHAPTER	3	THE	HP 2116	COMPUTER	3-1
		3.1	3.1.1 3.1.2 3.1.3 3.1.4	on Format Data Format Memory Reference Instructions Register Reference Instructions Input≠Output Instructions	3-1 3-1 3-2 3-6 3-6
		3.2 3.3	3.3.1 3.3.2 3.3.3 3.3.4	s n Sequence Fetch Phase Indirect Phase Execute Phase Interrupt Phase Halt Phase	3-10 3-12 3-13 3-13 3-13 3-13
CHAPTER	4	THE.	ASSEMBLE	CR	4-1
		4.1 4.2 4.3 4.4 4.5	Relocatal	Programs ole Programs	4-1 4-2 4-2 4-3 4-3
		4.6	Program	Location Counters	4-5

		4.7	$4.7.1 \\ 4.7.2$	ler Processing Pass One Pass Two Pass Three		4-6 4-6 4-7 4-7
CHAPTER	5	THE	BASIC CO	NTROL SYSTEM	j.	5-1
		5.1	5.1.1	Programs Basic Binary Loader Relocating Loader Loading Process		5-1 5-1 5-2 5-2
•		5.2 5.3	Input/Ou Debuggin	itput		5-2 5-4
CHAPTER	6	PROI	BLEM ANA	LYSIS (FLOWCHÁRTING)		6-1
CHAPTER	7	INST	RUCTION	FORMAT		7-1
		7.1	Label F	ield		7-1
			7.1.1	Label Symbol		7-1
			7.1.2	Asterisk		7-2
		7.2	Op Code			7-2
		7.3	Operand			7-3
			7.3.1	•		7-3
			7.3.2	Numeric Term		7-5
			7.3.3			7-5
				Combination Expressions		7-6
		P 4	7.3.5	Literals		7-7
		$7.4 \\ 7.5$		nts Field		7-10 7-10
		7.6	Manual 1 Coding (Conventions		7-10
CHAPTER	8	MAC	HINE INST	RUCTIONS		8-1
		8.1	Memory	Reference		8-1
		0.1	8.1.1	LDA/LDB		8-1
			8.1.2	STA/STB		8-2
			8.1.3	ADA/ADB		8-2
			8.1.4	AND		8-3
			8.1.5	XOR		8-4
			8.1.6	IOR		8-5
			8.1.7	JMP		8-6 8-6
			8.1.8 8.1.9	JSB ISZ		8-8
			8 1 10	CDA/CDB		8_8

	8. 2	Register Reference	8-9
		8. 2. 1 Shift-Rotate Group	8-9
		8.2.2 Alter-Skip Group	8-12
		8. 2. 3 NOP	8-15
	8.3	Input/Output Instructions	8-15
		8.3.1 STC	8-16
		8.3.2 CLC	8-16
		8.3.3 LIA/LIB	8-17
		8.3.4 MIA/MIB	8-17
		8.3.5 OTA/OTB	8-17
		8.3.6 STF	8-18
		8.3.7 CLF	8-18
		8. 3. 8 SFC	8-18
		8. 3. 9 SFS	8-18
		8. 3. 10 CLO, STO, SOC, SOS	8-18
	0.4	8.3.11 HALT	8-19
	8.4	Extended Arithmetic Unit Instructions	8-20
		8. 4. 1 MPY 8. 4. 2 DIV	8-20
		8. 4. 2 DIV 8. 4. 3 DLD	8-21
		8. 4. 4 DST	8-22
		8. 4. 5 Shift-Rotate Instructions	8-23 8-24
CHARTER A			
CHAPTER 9	PSEU	JDO INSTRUCTIONS	9-1
	9.1	Assembler Control	9-2
		9.1.1 NAM	9-2
		9. 1. 2 ORG	9-3
		9.1.3 ORR	9-4
		9. 1. 4 ORB	9-5
		9.1.5 END	9-5
		9. 1. 6 REP	9-6
		9.1.7 IFN/IFZ	9-7
	9.2	Object Program Linkage	9-8
		9. 2. 1 COM	9-8
		9. 2. 2 ENT	9-11
		9. 2. 3 EXT	9-12
	9.3	Address and Symbol Definition	9-13
		9.3.1 DEF	9-13
		9. 3. 2 EQU	9-16
	0.4	9. 3. 3 ABS	9-17
	9.4	Storage Allocation and Constant Definition	9-18
		9. 4. 1 BSS	9-18
		9. 4. 2 ASC	9-19
		9. 4. 3 DEC	9-20
	0.5	9. 4. 4 OCT	9-24
	9.5	Arithmetic Subroutine Calls 9.5.1 MPY	9-25
		9.5.2 DIV	9-25 0-27
		9.5.2 DIV 9.5.3 FMP	9-27 9-27
		9.5.4 FDV	9-27
		9.5.4 FDV 9.5.5 FAD	9-29 9-30
		9.5.5 FAD 9.5.6 FSR	9-30 0-31

	9.5 9.5 9.6 9.6 9.6 9.6 9.6 9.6 9.6	.8 DST .9 SWP sembly Listing Control .1 UNL .2 LST .3 SKP .4 SPC .5 SUP .6 UNS	9-32 9-32 9-33 9-34 9-34 9-35 9-35 9-36 9-36
CHAPTER 10	BCS INPU	T/OUTPUT REQUESTS	10-1
	10. 10. 10. 10. 10.2 Mag 10. 10.3 Cle	a Transfer Request 1.1 Function, Subfunction, and Unit-Reference 1.2 Reject Address 1.3 Buffer Address 1.4 Buffer Length gnetic Tape Control Request 2.1 Function, Subfunction, and Unit-Reference 2.2 Reject Address ar Request 3.1 Function and Unit-Reference	10-1 10-2 10-4 10-5 10-5 10-6 10-7 10-8 10-8
	10.4 Stat	tus Request 4.1 Function and Unit-Reference	10-8 10-10 10-10
CHAPTER 11	ASSEMBLI	ER INPUT AND OUTPUT	11-1
	11.2 Sou 11.3 Bin 11.4 Lis 11. 11.	ntrol Statement rce Program ary Output t Output 4.1 Assembly Listing 4.2 Symbol Table Listing cor Messages	11-1 11-2 11-2 11-2 11-2 11-3 11-4
CHAPTER 12	SAMPLE E	EXERCISES	12-1
APPENDIX A	Review An	swers	A-1
APPENDIX B	ASCII Chai	racter Format	D-1
APPENDIX C	Binary Coo	ded Decimal Formats	C-1
APPENDIX D	Input/Outp	ut Devices	D-1
APPENDIX E	I/O Record	d Formats	E-1
APPENDIX F	Consolidat	ed Coding Sheet	F-1
INDEV			

INTRODUCTION

The term computer usually calls to mind a huge box with switches, dials, and blinking lights: an engineering marvel, the electronic "brain". The computer, however, is virtually useless without two other vital elements: some method of translation between the computer and its users, and a person capable of stating the logical processes the computer must perform to solve his problem.

These three elements of computing correspond to the terms hardware, software, and programmer.

HARDWARE

Computer hardware consists of four general elements:

- 1. Control -- directs transfer of data and controls operations performed.
- 2. Arithmetic element --element in which computations are performed.
- 3. Memory -- place where information to be processed is stored.
- 4. Input/Output -- allows information to be transferred between the computer memory and external devices such as paper tape readers and punches, printers, and so forth.

A greatly simplified illustration of the flow of information between these elements is given on the following page.

SOFTWARE

Computer hardware recognizes information as patterns of "off/on" current pulses, or <u>bits</u>. Since it would be difficult for a person to easily express himself in the "off/on" language which is understood by the computer, a method of translating was devised.

The term "software" originated to differentiate between hardware, a physical device, and translators and control systems, which are a sequence of computer instructions. Software translators and control systems are usually stored on a medium such as paper tape or magnetic tape, from which they are input to the computer and executed.

PERIPHERAL DEVICES [][][][] INPUT INTERFACE CONTROL ARITHMETIC UNIT MEMORY

Translators accept and translate readily understandable instructions into machine language. Translators are composed of two general categories:

Assemblers allow expression of instructions as abbreviated mnemonic codes. In general, one code is translated into one machine instruction. However, most assemblers contain pseudo instructions and subroutine calls, which generate a number of machine instructions to perform a specific task.

Compilers allow expression in a language more nearly resembling words and/or formulas. One instruction statement may generate many machine instructions. Compilers are usually designed with a certain type of problem in mind. Thus, assemblers are machine-oriented languages; compilers are problem-oriented languages. For example, FORTRAN, or FORmula TRANslation, allows easy expression of complex

mathematical formulas for scientific use. ALGOL, or <u>ALGO</u>-rithmic <u>Language</u>, provides a concise language for expressing a large class of numerical processes.

Another type of software is the <u>control</u> <u>system</u> (also called <u>monitor</u> <u>system</u> or <u>operating</u> <u>system</u>). A control system provides functions useful to translated programs produced by assembler and compiler systems, for example, program loading and error detection aids.

PROGRAMMING Programming, then, consists of:

- (1) Analyzing a problem and determining the process necessary to obtain a solution.
- (2) Coding the solution process in the software language which is most applicable.

The "off/on" computer language can be related to a "zero/one" number system called the binary number system.

1.1 DEFINITION OF NUMBER SYSTEMS

Number systems are characterized by:

- (1) radix, or <u>base</u>; the number of unique symbols used in the system. In the decimal number system, the base is ten, corresponding to the ten unique symbols 0 through 9. In the binary number system, the base is two, corresponding to the two unique symbols 0 and 1.
- (2) modulus; the number of unique quantities or magnitudes a system can distinquish. The modulus of the binary and decimal number systems is infinite; any quantity can be expressed with either of these systems. However, a machine with a physical limit to the number of digits it can hold has a modulus. For example, a decimal adding machine with ten digits, or counting wheels, would have a modulus of 10¹⁰, or 10,000,000,000. (0 to 9,999,999,999) A binary computer which can hold a unit of 12 binary digits (or bits) has a modulus of 2¹², or 4096 (in decimal). (The formula for the modulus of a number system is bⁿ, where b = base, n=number of digit positions available).

1.1.1 DECIMAL NUMBER SYSTEM

The value which a digit assumes in a number system is dependent upon its position. For example, in the decimal number system:

...thousands hundreds tens units
$$\uparrow$$
 tenths hundredths... (10³) (10²) (10¹) (10⁰) (10⁻¹) (10⁻²)

Positions to the left of the decimal point increase in value in ascending powers of ten, beginning with zero. Positions to the right of the decimal point decrease in value in ascending negative powers of ten, beginning with -1.

Thus, the number 32,768.9 represents:

$$3 \times 10^4 + 2 \times 10^3 + 7 \times 10^2 + 6 \times 10^1 + 8 \times 10^0 + 9 \times 10^{-1}$$

1.1.2 BINARY NUMBER SYSTEM

Similarly, in the binary number system, positions relate to ascending positive and negative powers of two:

Value (in decimal) 32 16 8 4 2 1
$$1/2$$
 1/4 2⁵ 2⁴ 2³ 2² 2¹ 2⁰ 2^{-1} 2⁻² . . .

Thus, the binary number 1011.01 represents:

$$1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2}$$
. or $8 + 2 + 1 + 1/4 = 11 \frac{1}{4}$ (in decimal)

Observe that this number, in binary, represents quite a different magnitude than the same number in decimal. To distinguish the number system in which a quantity is being expressed, the base is appended as a subscript at the end of a number.

1.1.3 OCTAL NUMBER SYSTEM

Another number system useful in computer terminology is the <u>octal</u> number system, with a base of 8. The octal number system is useful in that the unique symbols, 0 through 7, correspond to all the quantities expressable in a 3-digit group in the binary number system.

<u>octal</u>	binary
0	$000 (0 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = 0)$
1	$001 \ (0 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 1)$
2	$010 (0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 2)$
3	$011 \ (0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 3)$
4	100 $(1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 = 4)$
5	101 $(1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 5)$
6	110 $(1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 6)$
7	111 $(1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 7)$

Thus, the octal number system can be used as a convenient "shorthand" method of expressing binary numbers.

1.2 NUMBER SYSTEM CONVERSION

Octal to Binary and Binary to Octal

The simplest conversion is the binary to octal or octal to binary conversion, because of the correspondence of one octal digit to a triplet of binary numbers. The triplets must be measured from the binary point.

Examples:

1 000 011. 012 (zero's are implied at each end to fill the triplet.)

Binary/Octal to Decimal

In previous sections of this chapter, we have used a process for converting binary numbers to decimal. The process may be stated more generally as follows:

The number a_n a_{n-1} . . $a_2a_1a_0$. $a_{-1}a_{-2}$. . a_{-m} where the a's represent the digits and the subscripts represent the position of the digit from the binary or octal point, may be converted by the following formula:

$$a_n \times b^n + a_n \times b^{n-1} + \dots + a_2 \times b^2 + a_1 \times b^1 + a_0 \times b^0 + a_{-1} \times b^{-1} + \dots + a_{-m} \times b^{-m}$$

where b = base from which conversion is being made.

Examples:

765.428 =

$$7 \times 8^2 + 6 \times 8^1 + 5 \times 8^0 + 4 \times 8^{-1} \times 2 \times 8^{-2} = 448 + 48 + 5 + .5 + .03125 = 501.53125_{10}$$

$$1 \times 2^{3} + 1 \times 2^{2} + 0 \times 2^{1} + 1 \times 2^{0} + 0 \times 2^{-1} + 1 \times 2^{-2} =$$

8 + 4 + 0 + 1 +0 + .25 = 13.25₁₀

010 111 001 100 011₂ = 27143₈ =
$$2 \times 8^4 + 7 \times 8^3 + 1 \times 8^2 + 4 \times 8^1 + 3 \times 8^0 = 8192 + 3584 + 64 + 32 + 3 = 11,875_{40}$$

(In this example, rather than work with the longer binary number, we first convert to octal, then to decimal.)

Decimal to Octal/Binary

To convert decimal numbers to binary and octal involves a slightly more complicated process: divide the decimal number by the base to which conversion is to be made, attaining a quotient (q_1) plus a remainder (r_1) . Divide q_1 by the base, again attaining a quotient (q_2) , plus a remainder (r_2) . Repeat this process until a zero quotient plus a remainder (r_n) is obtained. The converted number is $r_n r_{n-1} \dots r_3 r_2 r_1$.

Examples:

To convert 175₁₀ to octal: (q_1) $21 R7 \rightarrow (r_1)$ 8 1775

base to which conversion is to be made (q_2) $8 \sqrt{21}$ (q_1) (q_1) (q_2) (q_3) (q_2) (q_2) $175_{10} = 2 5 7_8$ $(r_3 r_2 r_1)$

To convert 175₄₀ to binary:

$$\frac{87}{2)175} R1 \xrightarrow{-(r_4)}$$

$$\frac{43}{2)87} R1 \xrightarrow{-(r_2)}$$

$$\frac{21}{2)43} R1 \xrightarrow{-(r_3)}$$

$$\frac{10}{2)21} R1 \xrightarrow{-(r_4)}$$

$$\frac{5}{2)10} R0 \xrightarrow{-(r_5)}$$

$$\frac{2}{2)5} R1 \xrightarrow{-(r_6)}$$

$$\frac{1}{2} R0 \xrightarrow{-(r_7)}$$

$$\frac{0}{2} R1 \xrightarrow{-(r_8)}$$

 $175_{10} = 10101111_2$ (Convert this to octal and compare with the answer to the previous example.)

To convert 28, 768₁₀ to binary:

(rather than make numerous divisions by 2, we first convert to octal, then to binary)

$$8)7$$
 R7

$$28,768_{10} = 70140_8 = 111\ 000\ 001\ 100\ 000_2$$

To convert fractional decimal numbers to octal or binary.

Multiply the fraction times the base to which conversion is to be made, attaining an integer (i_1) and a fraction (f_1) . Multiply f_1 times the base, again attaining an integer (i_2) and a fraction (f_2) . Repeat this process until an integer (i_n) and a zero fraction is obtained, or until the desired degree of accuracy is obtained. The converted number is $.i_1i_2i_3$. $.i_n$.

Examples:

To convert . 75₁₀ to octal:

$$(base) (i_1)$$

$$.75 \times 8 = 6.00 \rightarrow (f_1)$$

$$.75_{10} = .6_{8}$$

To convert .357 $_{10}$ to octal:

(base)
$$(f_1) \qquad (i_2)$$

$$.856 \times 8 = 6 .848$$

$$(f_2) \qquad (i_3)$$

$$.848 \times 8 = 6 .784$$

$$(f_3) \qquad (i_4)$$

$$.784 \times 8 = 6 .272 \longrightarrow (f_4)$$

$$\vdots$$
and so forth

 $.357_{10} = .2666_8$ (accurate to four places)

To convert .97₁₀ to binary:

$$.97 \times 2 = 1 .94$$

$$(f_1)$$

$$.94 \times 2 = 1 .88$$

$$(f_2)$$

$$.88 \times 2 = 1 .87$$

$$(f_3)$$

$$.76 \times 2 = 1 .52$$

$$(f_4)$$

$$.52 \times 2 = 1 .04$$

$$(f_5)$$

$$.04 \times 2 = 0 .08$$

$$(f_6)$$

$$.08 \times 2 = 0.16$$

$$\vdots$$
and so forth

 $.97_{10} = .1111100_2$ (accurate to 7 places)

To convert $.97_{10}$ to octal, then to binary:

$$.97 \times 8 = 7.76$$
 $.76 \times 8 = 6.08$
 $.08 \times 8 = 0.64$
 $.64 \times 8 = 5.12$
 $.12 \times 8 = 0.96$
 $.96 \times 8 = 7.68$
 $...$
 $.97_{10} = .760507_{8} = .111 110 000 101 000 111_{2}$
(accurate to 18 places)

To convert a mixed decimal number to octal or binary, the previous two processes are combined:

Example:

To convert 321.4210 to octal:

$$8)321$$
 R1
 $8)321$ R2
 $42 \times 8 = 3.36$
 $8)40$ R0
 $36 \times 8 = 2.88$
 $8)5$ R5
 $88 \times 8 = 7.04$

 $321.42_{10} = 501.327_8$ (accurate to 3 places)

1.3

ARITHMETIC OPERATIONS

Arithmetic operations in the octal and binary number systems follow the same rules as for the decimal number system.

1.3.1 ADDITION

In the decimal number system, a carry is generated each time the addition in a column reaches the base (10) or an integer multiple of the base. The difference between the sum and the base multiple is then placed in the column being added as part of the answer. The same is true in octal and binary.

For example:

decimal

Carry→2

- 7 The sum in the rightmost column is 22. The +6 base has been reached twice, indicating a
- +5 carry of 2. The difference between the sum
- +4 and the base multiple is 2(22-20=2), which 22 is placed in the rightmost column as part of the answer. Nothing but the carry is added

in the second column.

octal

Carry—→2

- 7 The sum of the rightmost column is 22 in
- +6 decimal. The base has been reached twice,
- +5 indicating a carry of 2. The difference be-+4 tween the sum and the base multiple is
- tween the sum and the base multiple is
 6(22-16=6) which is placed in the rightmost column as part of the answer. Nothing but the carry is added in the second column.

binary

Carries → 1

111

- 11 The sum of the rightmost column is 3 in
- +11 decimal. The base has been reached once,
- $\frac{+11}{1001}$ indicating a carry of 1. The difference between the sum and the base multiple is

1(3-2=1), which is placed in the rightmost column as part of the answer. The carry is added in the second column for a partial sum in decimal of 4. The base has been reached twice, indicating a carry of two 1's. The difference between the sum of the second column and the base multiple is 0(4-4=0), which is placed in the second column as part of the answer. The carries are added in the third column for a decimal answer of 2. The base has been reached once, indicating a carry of 1. The difference between the sum of the third column and the base multiple is 0(2-2=0), which is placed in the third column as part of the answer. Only the carry is added in the fourth column.

1.3.2 SUBTRACTION

Borrows from the preceding column have the value of the system base. In the decimal system, the borrow is 10; in octal, 8, and in binary, 2.

Fo	r	example	:
•		•	

decimal	<u>octal</u>	binary	
101010 - borrows	888 > borrows	2 2 2 Dorrows	
9123	7123	1010	
<u>-798</u>	<u>-567</u>	<u>-101</u>	
8325	6334	101	

1.3.3 MULTIPLICATION

As in addition, a carry is generated each time a product reaches a multiple of the base. The partial products are added in the same system as the one in which multiplication is taking place.

For example:

Octai	binary
$ \begin{array}{r} 274 \\ \times 5 \\ \hline 234 \\ 142 \\ \hline 1654 \end{array} $ multiplication carry	$ \begin{array}{c} 111 \\ \times 11 \\ \hline 111 \\ \hline 1001 \\ 11 \end{array} $ addition carry
	×5 234 142 → multiplication carry

decimal	octal	<u>binary</u>
563 ×75	563 ×75	1111 ×11
505 231 521 342 carries	167 331 325 452	ries $ \begin{array}{c} 1111 \\ 1111 \\ \hline 10001 \\ \underline{111} \end{array} $ addition
42225	54147	01101 corries 1 1 101101

1.3.4 DIVISION

Binary or octal division is the same as decimal division except that intermediate multiplications and subtractions must be performed in the appropriate system. Borrows for subtraction and carries for multiplication are not shown below.

decimal	octal	<u>binary</u>
563 75) 42225	563 75) 54147	1111 111 <u>)1101001</u>
37 5	461	111
472	604	1100
450	556	111
225	267	101 0
225	267	111
		111
		111

1.4 COMPUTER ARITHMETIC

Addition is the basic arithmetic operation for the computer The seventy basic instructions in the HP 2116 include an "add" instruction, but not subtract, multiply, or divide. The Assembler for the HP 2116 contains these instructions; they are constructed from other basic computer instructions. The following paragraphs deal with computer representation of negative numbers and computer subtraction.

A negative number is represented in the computer as the complement of the positive value. There are various kinds

of complements; the HP 2116A uses the base complement, or two's complement. For the decimal number system, the base complement is the ten's complement; for octal, the eight's complement.

These complements are formed by subtracting the numbers from an integer power of the base.


322 – 10's complement of 678_{10}	$235 - 8'$ complement of 543_8	$101 - 2's complement of 11011_2$
1000 678	1000 543	100000 11011
decimal	octal	binary

With the base complement, it is possible to subtract by complementing the subtrahend and adding, disregarding the final carry. The final carry is that which extends beyond the leftmost digit of the minuend or subtrahend, whichever is longer.

The base complement of the subtrahend is found by subtracting the subtrahend from the integer power of the base which is one digit position longer than the minuend or subtrahend, whichever is longer.

For example:

decimal



In the last example, a larger number is subtracted from a smaller number; the answer is negative. The answer 7001 is in 10's complement form; by taking the 10's complement of 7001 (10,000 - 7001 = 2999), it is seen that the answer is correct.

```
octal
  6576 minuend
                                6576 minuend
                               +4521 8's complement of subtrahend
-3257 subtrahend
                              1)3317
  3317
                               throw away final carry
 777777 minuend
                                777777 minuend
                               +777223 8's complement of subtrahend
   -555 subtrahend
 777222
                                777222
                              throw away final carry
binary
                                 101\,101 minuend
 101101 minuend
                               +110101 2' complement of subtrahend
 -1011 subtrahend
                                1\100010
1010010
                              throw away final carry
 11001 minuend
                                11001 minuend
  -111 subtrahend
                               +11001 2's complement of subtrahend
 10010
                              1)10010
                              throw away final carry
                                    101 minuend
     101 minuend
                                +00111 2's complement of subtrahend
 -11001 subtrahend
                                         negative answer in 2's complement form
                                   1100
 -10100
```

In the last example, a larger number is subtracted from a smaller number; the answer is negative. The answer 1100 is in two's complement form; by taking the 2's complement of 1100(100000-01100 = 10100), it is seen that the answer is correct.

Another type of complement useful in working with computers is the <u>one's complement</u> of a binary number. The one's complement is formed simply by changing 1's to 0's and 0's to 1's. For example, the 1's complement of the binary number 100111011₂ is 011000100₂. The one's complement is useful in that the two's complement of a binary number can be formed by taking the one's complement of the number and adding 1.

For example:

11011 original number

00100 one's complement

+ 1

00101 two's complement

REVIEW

1.	The	\cdot computer	recognizes	information	as	patterns	of

- What are the two general types of software translators?
- A number system is characterized by its and its
- What is the base of the (a) binary number system?
 - (b) octal number system?
 - (c) decimal number system?
- Define "complement" as applied to the computer.

Exercises

- 6. Convert:
 - (a) 110111₂ to decimal
 - (e) 512₁₀
- to binary

- (b) 312₁₀ to binary
- (f) 111011100_2 to decimal
- (c) 7658₁₀ to octal (g) 398.75₁₀
- to octal

- (d) 32777_8 to decimal
- (h) 277.0053₈
- to decimal

- Find the solution for:
 - (a) 10110111₂
- (d) 101110₂
- + 1110112

- (b)
- (e) 10111₂
- 3122₈-777₈ (c)
- (f) 26_8)12472₈
- 8. Convert the following to their base complement:
 - 1111110, (a)
- (c) 97654₁₀
- (e) 101010101₂

- (b)
 - 377₈
- 52910 (d)
- (f)
- 101011₈

A general discussion of computer hardware was given in the Introduction. To illustrate a few of these hardware requirements more specifically, we shall examine the central processor of a hypothetical device called the XYZ computer.


First, let us examine some of the properties we would like the central processor to have:

- 1. The ability to recognize and execute a set of instructions.
- 2. The ability of these instructions to refer to data stored in memory.

2.1 INSTRUCTION FORMAT

The computer is constructed to process information in units of a specified number of bits. These units are called <u>words</u>. To simplify this discussion, we shall define the XYZ computer as constructed to process 5-bit words. By defining the size of the word, we implicitly set a limit to the computer's <u>memory size</u> (number of words in memory) and also to the <u>instruction repertoire</u> (number of instructions or commands which the computer can recognize).

Each instruction the computer will recognize must be contained in five bits. Therefore, if each instruction is recognized as a certain pattern of bits, thirty-two (2⁵) different instructions could be defined. However, most of the capabilities we would like also involve operands, or data to be processed. For example, the instruction "add" is meaningless without quantities to sum. So, part of the instruction word must be used to give the operation and part must be used to refer to an operand. Suppose the XYZ instruction word is defined as follows:



The number of commands is now limited to four (2^2) and the number of operand references to eight (2^3) . Since the operands are stored in memory, this means that we may refer to eight different words or memory locations. Thus the memory size has been effectively limited to eight locations. References to memory locations are made through binary addresses, permanently fixed by construction to each location as represented by the diagram below:

Address	Memory					
000	х	x	x	x	x	
001	х	х	x	х	х	
010	х	x	х	х	х	·
011	х	х	х	х	х	
100	х	х	х	х	х	
101	х	х	х	х	х	
110	х	х	х	х	х	where each x is a 0
111	х	х	х	х	х	or 1.
	(5-bit words)					

2.2 ACCUMULATOR

In the previous section, the means of referring to one operand in memory was discussed. For operations such as addition, however, we need to refer to another operand. There is no more room in the instruction word to refer to another operand. Therefore, the XYZ computer contains a register called the accumulator, or A-register, which can be used to hold an operand. The "add" instruction obtains one operand from memory and the other from the A-register, adds them and stores the result back in the A-register. The A-register is 6 bits in lengths; the high-order bit is used for overflow, when an add or other operation creates a number longer than 5 bits. For example, if $1011_2(23_{10})$ is added to 10000_2 (1610), the answer 1001112 (3910) cannot be contained in 5 bits. The 1 is carred into the 6th bit to indicate that overflow has occurred.

2.3 INSTRUCTIONS

The XYZ instruction repertoire is defined as follows:

Operation Code

binary	octal	Mnemonic	Result
00	0	LDA	load the A-register with the contents of the memory location specified by the last 3 bits of the instruction. The contents of the memory location are unmodified.
01	1	ADA	add the contents of the memory location specified by the last 3 bits of the instruction to the contents of the A-register; store the result in the A-register. The contents of the memory location are unmodified.
10	2	HLT	halt; stop processing.
11	3	STA	store the contents of A in the memory location specified by the last three bits of the instruction. The contents of A are unmodified.

2.4 OTHER REGISTERS

Other registers in the central processor receive and process instructions:

T-REGISTER

The T-register, or transfer register is a 5-bit register which holds instructions and data as they are being transferred between memory and the other registers.

I-REGISTER

The I-register, or instruction register, is a 2-bit register which receives, recognizes, and initiates execution of the instruction code after an instruction has been transferred from memory to the T-register.

M-REGISTER

The M-register, or memory address register, is a 3-bit register which receives the address portion of an instruction which has been transferred from memory to the T-register.

P-REGISTER

The P-register, or program counter, is a 3-bit register which holds the memory address of the instruction which is currently being executed.

Instructions and data flow between registers in the following manner:

- 1. Fetch instruction—transfer instruction from memory to T-register; then to I and M registers. If operand is required, go to step 2; if not, to step 3.
- 2. Fetch operand--transfer operand to T-register.
- 3. Execute--perform the desired function.
- 4. Increment the P-register by 1, replace the contents of M with the contents of P, go to step 1.


2.5 SAMPLE PROGRAM

A simple program to add the contents of two memory locations and store the result in a third location is given below.

Assume that the program and the values have been stored in memory at some previous time.

Mnemonic	Address	Cont	ents	s of	me	moı	ry before execution.
LDA 7	000	0	0	1	1	1	
ADA 6	001	0	1	1	1	0	
STA 5	010	1	1	1	0	1	
HLT	011	1	0	0	0	0	
	100	х	x	х	x	х	(x's may be 1's or 0's)
	101	х	х	x	x	x	or ors)
	110	0	0	1	0	1	This is added to location 7
	111	0	1	1	1	1	to location i

Contents of memory after execution.



REVIEW

1.	A computer is constructed to process information in units of bits called
2.	References to locations in memory are made through binary
3.	Certain patterns of bits are recognized by the computer as
4.	Operands may be located in or in the, or both, depending upon the instruction.
5.	Define "overflow".
6.	A series of instructions resulting in the solution to a particular problem may be termed a
7.	A computer having a 12-bit word divided into a 5-bit operation code field and a 7-bit operand address field would be able to refer to memory locations.

, .				
	,			

The XYZ computer illustrated important computer concepts: the idea of word length, patterns of bits being recognized as instructions, a program consisting of a series of instructions stored in consecutive memory locations, execution of instructions one at a time from these memory locations, and so forth.


The underlying theory of memory addressing, instruction word format, and registers are the same in the XYZ and the 2116. The difference is primarily in size of the machine word and a somewhat larger set of registers. However, these differences expand the capabilities considerably.

3.1 INSTRUCTION AND FORMAT DATA

The 2116 processes data in 16-bit words. An operand data word is handled as shown below. The instruction word format varies according to the type of instruction.

3.1.1 DATA FORMAT

Data used as an operand is formatted as follows:




The sign bit indicates positive (bit 15=0), or negative (bit 15=1). Negative data is stored in two's complement form. Thus, a value may range from $+32767_{10}$ to -32768_{10} .

15	12	9	6	3	0	1	_15_	12	9	6	3	0
0	111	111	111	111	111		ı	000	000	000	000	000

3.1.2 MEMORY REFERENCE INSTRUCTIONS

Instructions which refer to locations in memory are formatted as follows:




Operation code and memory address have the same function here as in the XYZ computer. Note that the memory address field is 10 bits long; this implies that we can refer to $2^{10} = 1024_{10}$, memory locations. However, with the Z/C bit it is possible to expand the number of addressable locations to 2048_{10} . With the D/I bit, the number of addressable locations is expanded to a maximum of $32,768_{10}$ (32K). The minimum amount of memory space provided with the 2116A is 4096 (4K) words.

A theoretical division of the basic 4K memory is made in $1,024_{10}$ - word blocks called pages. The zero page, or base page, occupies locations 0-17778. Pages 1, 2, and 3 occupy locations $2000-3777_8$, $4000-5777_8$, and $6000-7777_8$, respectively.

Base (Zero)/Current Page

The Z/C bit determines whether the instruction address refers to a location in the base page (Z/C=0) or the current page (Z/C=1). The current page is the page in which the instruction is located. For example, the diagram below represents two instructions from a program located in page 3. The first instruction refers to an address in the current page. The second instruction refers to an address in the base page. Thus, the Z/C bit doubles the number of directly addressable memory locations.



Direct/Indirect Addressing

The D/I indicates direct or indirect addressing. With direct addressing, the contents of the instruction address is the operand used. Direct addressing is indicated by D/I = 0. With indirect addressing, the contents of the instruction address is used as a 15-bit operand address. Indirect addressing is indicated by D/I = 1.

In the example shown below, the notation (x) is used to denote the contents of x. For example, (A) means the contents of the A-register; (77₈) means the contents of location 77₈.


Mnemonic	octal address	D/I	Op Code	z/c	Address
	0			 	
	1			i i	
	2			1 ; 1 ;	
	3			i i	
	4				
	5	0	0001	1	1 111 111 111
				\sim	,
				•	
				•	
	3771				
LDA 5	3772	0	1100	0	0 000 000 101
LDA 5, I	3773	1	1100	0	0 000 000 101
	3774				
	3775				
	3776				
				•	
				•	
		\bigcirc		·	
	7773				
	7774		 		
	7775		! ! !		
	7776		 	1	. ,
	7777	0	0000	0	1 111 111 111

The first LDA instruction refers to the address 5. Since direct addressing is indicated by D/I = 0, (5), or 007777_8 is loaded into the A-register.

The second LDA instruction also refers to the address 5. However, since indirect addressing is specified by D/I=1, (5) is used as the operand address, and (7777), or 0017778 is loaded into the A-register.

With indirect addressing, then, 15-bit addresses can be used which allow us to refer to $2^{15} = 32,768_{10}$ memory locations with addresses from 0 to 777778. This is done at the expense of using 2 words for each instruction, one for the instruction and one for the address.


If the contents of the instruction address (location 5 in the above example) also contains a 1 in bit 15, the D/I bit, the contents of the 15-bit address is used as an address, and so on to any level.



The LDA instruction refers to location 4777_8 . Since indirect addressing is specified, location 4777_8 is assumed to be an address. However, location 4777_8 contains a D/I bit which is set to 1, and (4777_8) is treated not as an address, but as the address of an address. (4777_8) = 1777_8 the address of the address of the operand. (7777_8) = 7777_8 , the address of the operand. (7777_8) = 177527_8 , the actual operand which is loaded into the A-register.

3.1.3 REGISTER REFERENCE INSTRUCTIONS

Instructions which manipulate registers are formatted as follows:



The type indicator is set to all zeros to indicate register reference instructions. The other 12 bits specify the command or combination of commands.

3.1.4 INPUT/OUTPUT INSTRUCTIONS

Instructions which control data transfer between the computer and input/output devices are formatted as follows:

1	5	14	13	12	_11_	10	9	8	7	6	5	4	3	2	١	0
		•	•	•		•	•	•	•	•	•	•	•	•	•	•
	i	typ ndic	e ator			ins	itru	ıctio	on		s	ele	ct	со	de	

The type indicator is set to 1000 to indicate input/output instructions.

The instruction portion of an I/O (input/output) command defines the operation to be performed.


I/O CHANNEL

Data transfer takes place through the I/O hardware system. Up to this point, the discussion of computer hardware has been centered around the manipulation of data between the computer memory and the arithmetic registers. The I/O hardware system provides interface (a common boundary, or meeting point) between the central processor and external input/output devices; this interface allows transfer of data between the computer and external devices.

Up to sixteen I/O devices may be connected to the HP 2116 main unit; an HP 2155A I/O extender may be added to increase the total capability to 48 devices. Each device is connected to the computer through an interface component, consisting of a card and cable which is plugged into a slot in the main frame of the computer. Each interface card, or channel, consists of:

- (a) an I/O buffer for temporary storage of data as it is being transferred. The buffer may be up to 16 bits in length; the actual length depends on the device being used. Since transfer of data to or from an external device takes a comparatively long time, the I/O buffer eliminates the necessity of tying up one of the working registers while the I/O operation is taking place. Thus, once an I/O operation is initiated, other instructions may be executed while the operation is taking place.
- (b) a control bit which, in effect, "turns on" the I/O channel. When set, it enables the connected device to perform its I/O function and allows the flag to cause an interrupt.

(c) an I/O flag bit. This bit is set to 1 by a signal from an I/O device when an operation has been completed. When the interrupt system is enabled, setting the flag causes an interrupt. The currently executing instruction is interrupted and control is passed to an interrupt location associated with the device. The interrupt locations are in low order memory, in locations 10₈ through 77₈. The device having the highest priority is assigned location 10, the device having the next highest priority is assigned location 11, and so forth. Priority is determined by the slot in which the interface card for the device is placed.



The flag bit, when set, inhibits all interrupts on lower priority devices.

SELECT CODE

As shown in the input/output instruction format, bits 5-0 form a select code. This code provides the necessary reference to I/O device or function. The select codes correspond directly to the interrupt addresses of the I/O devices, and also to functions having interrupt addresses, such as Power Failure Interrupt.

Select Code Assignments

Select Code	Interrupt Location	Assignment
00	none	Interrupt System Disable/Enable
01	none	Switch Register or Overflow
02	none	DMA Channel 1 Initialize
03	none	DMA Channel 2 Initialize
04	4	Power Failure Interrupt
05	5	Memory Protect Interrupt
06	6	DMA Channel 1 Completion Interrupt
07	7	DMA Channel 2 Completion Interrupt
10	10	I/O Device, highest priority
11	11	I/O Device 2nd highest priority
•	•	
•	•	
•	•	
77	77	I/O Device, lowest priority

As shown in the table above, some select codes are reserved for specific uses while others are available for assignment to any optional I/O device. The first five (octal codes 00-04) are reserved for non-interrupting functions. Select code 00 is reserved for enabling or disabling the interrupt system; certain I/O instructions using this select code set or clear the flag bit for all I/O devices. For certain input instructions, select code 01 refers to the 16 toggle switches on the computer console known as the Switch Register. Select codes 02, 03, 06, and 07 are reserved for use by Direct Memory Access, Option M11. Direct Memory Access is a hardware option which allows the transfer of blocks of data directly between an external I/O device and memory. As discussed above, the transfer of data between external device/buffer/working register takes place one element of data at a time. The length of the element depends upon the I/O device. Select code 05 is the highest priority interrupt, reserved for Power Failure Control.

3.2 REGISTERS

The HP 2116 contains 7 working registers:

T-Register

The 16-bit transfer register holds all data as it is transferred between memory and other registers in the control element.

P-Register

The 16-bit program counter holds the address of the instruction currently being executed. Only bits 0-14 are used. The P-register is automatically incremented after execution of each instruction.

M-Register

The 16-bit memory address register contains the address of the memory location currently being read from or written into.

A-Register

The 16-bit A-register is an accumulator and holds operands and the results of arithmetic and logical operations performed by programmed instructions. This register may be addressed by any memory reference instruction as location 00000, permitting inter-register operations such as "add B to A" with a single word instruction.

B-Register

The 16-bit B-register is a second accumulator which can be used in the same manner as the A-register, with the exceptions of the logical "and", "inclusive or", and Exclusive or" operations. The B-register may be referenced by any memory reference instruction as location 00001 for inter-register operations with A.

E-Register

The 1-bit extend register indicates a carry from bit 15 of the A or B-registers by any add or increment instruction. The E-register can be set, complemented, or tested; it can also be rotated in conjunction with the A- or B-registers.

OV-Register

The 1-bit overflow register indicates that an add or increment

instruction referring to the A- or B-register has caused one of these accumulators to exceed the maximum positive or negative number, $+32,767_{10}$ to $-32,768_{10}$. For positive numbers, this occurs when a carry is made from bit 14 to bit 15, implying that the result of the addition of two positive numbers is a negative number. For negative numbers, overflow occurs when a carry is not made from bit 14 to bit 15, implying that the result of the addition of two negative numbers is a positive number.

In both of the following examples, the OV-register would be set. In the later example the carry from bit 15 causes the E-register to be set.

Positive Overflow

Negative Overflow

The OV-register can be cleared, set, or tested; a second overflow does not change the OV-register unless it has been cleared first.

3.3 OPERATION SEQUENCE

The HP 2116 operates using any of the following machine phases: Fetch, Indirect, Execute, Interrupt, and Halt. Each phase takes 1.6 microseconds, called a machine cycle, with the exception of the ISZ instruction, whose Execute phase takes 2.0 microseconds, and the Halt phase, which may be held indefinitely until the halt is terminated.

3.3.1 Fetch Phase

The M-register is set equal to the P-register. The instruction whose address is indicated by the contents of the M-register is transferred to the T-register. Bits 15-10 of the instruction are transferred to a special instruction register. Processing continues according to the type of instruction:

Memory Reference Instructions

Bits 9-0 of the T-register are transferred to the M-register. (In the case of the JMP instruction, bits 9-0 of the T-register are transferred to bits 9-0 of the M- and P-register. The Fetch phase is then re-initiated if the D/I bit of the instruction =0; if D/I = 1, processing continues with the Execute phase.) If the Z/C bit of the instruction =0, bits 15-10 of the M-register are cleared to zero; this causes reference to the zero (base) page. If Z/C = 1, bits 15-10 remain the same as bits 15-10 of the P-register; this causes reference to the current page. If the D/I bit of the instruction equals 1, the Indirect phase is initiated; otherwise, the Execute phase is initiated.

Register-Reference and Input/Output Instructions

These instructions require only one machine cycle; they are executed at this point. The P-register is incremented, and the fetch phase re-initiated.

3.3.2

INDIRECT PHASE The contents of the location whose address is specified by the contents of the M-register are transferred to the T-register, then to the M-register. If bit 15 of the T-register = 0, the execute phase is initiated; if bit 15 = 1, the indirect phase is re-initiated. (In the case of the JMP instruction, the contents of the T-register are also transferred to the P-register when bit 15 = 0, and the Fetch phase is re-initiated.)

3.3.3

EXECUTE PHASE The instruction is executed, the P-register is incremented, and the Fetch phase re-initiated.

3.3.4

INTERRUPT

PHASE

The machine enters the interrupt phase when an interrupt occurs on an I/O device. The normal program sequence is halted, and the computer fetches the next instruction from one of the interrupt locations. The P-register is decremented by 1, and bits 15-6 of the M-register are cleared to zero. Bits 5-0 of the M-register are set to the select code of the interrupting device. The Fetch phase is re-initiated.

3.3.5

HALT PHASE

The machine enters the halt phase when a HLT instruction is executed, or when the HALT button on the computer console is pushed. Machine processing is terminated and the interrupt phase is inhibited. Processing continues when the RUN button on the computer console is pushed.

REVIEW

1.	The HP 2116 recognizes three basic types of instructions; these are:
2.	The memory in the HP 2116A is divided into theoretical 1,024-word blocks called
3.	What is this division of memory based upon?
4.	The Z/C bit allows reference to memory locations in the page or the page.
5.	Indirect addressing is indicated by
6.	Indirect addressing allows reference to memory locations.
7.	The I/O hardware system provides interface between the and the
8.	What are the three components of an I/O channel through which a programmer communicates with an external device?
a	What determines the intermint priority of an I/O device?

It has been illustrated that a computer program is a sequence of instructions which, when executed by the computer, solves a specific problem. The Assembler for the HP 2116 is itself a program: a sequence of instructions solving the problem of how to write computer programs more easily.

The assembler translates programs written in a symbolic language consisting of mnemonic operation codes, operands, and labels. The symbolic program which is input to the computer to be translated by the Assembler is called the source program. The translated binary program which is output as a result of the assembly process is called the object program. The object program may then be input to the computer for execution.

4.1 OPERATION CODES

Mnemonic operation codes are recognized by the Assembler to be translated as machine instructions or pseudo instructions.

Machine instructions are those built into the computer - the Assembler translates these instructions into the binary code which can be directly executed by the computer. For example, LDA is translated into the bit combination which is interpreted as 'load the A-register.'


Pseudo instructions: (1) provide information to the Assembler about the program being assembled, (2) allow definition of storage areas and constants, and (3) provide calls to arithmetic subroutines which perform often-used functions not available with any one machine instruction. For example:

- (1) END tells the Assembler it has reached the end of the source program.
- (2) DEC allows the user to define one or more decimal constants.
 - BSS allows the user to reserve a block of storage locations.

(3) FMP allows the user to multiply two values. This function is not available as one machine instruction; however, this code calls a subroutine (a group of instructions) which performs multiplication.

4.2 Labels

A label for an instruction provides the ability to refer to the instruction or the value or storage area generated by the instruction. For example:



As instructions are input to be translated, the Assembler assigns the instructions to consecutive memory locations in the order they are input and maintains a table relating symbolic labels to the location or address assigned. In the above example, VAL would be related to the memory address where the decimal 9 generated by the DEC 9 pseudo instruction is stored.

4.3 OPERANDS

Some instructions require the designation of an operand. In some cases, the operand value is specified in the instruction, as the 9 is specified in the above example. In other cases, an operand address is specified. Symbolic operand addresses may be used, provided these symbols have been defined somewhere within the program. For example:

VAL	DEC	9	
	•		the symbolic operand,
	•		VAL, is defined by the
	•		label VAL in the DEC
	LDA	VAL	instruction, above.

The Assembler searches the symbol table for the address associated with VAL and uses this address in translating the instruction.

4.4 ABSOLUTE PROGRAMS

An <u>absolute</u> program is one whose addresses are not modified as a result of loading at object program execution time. For the program to execute correctly, the object program must be loaded into the same memory locations each time it is used. Consider the previous example:

VAL DEC 9

LDA VAL

Suppose the starting location for the program had been set at assembly time to be 100_8 , and the DEC 9 instruction translated to be at location 121_8 . The LDA VAL instruction, then, has been translated as "load the A-register with the contents of location 121_8 ."

If it were possible for the object program to be loaded for execution starting at location 1308, the decimal 9 resulting from the DEC 9 instruction would be at location 1518. Therefore, the LDA VAL instruction, translated to load A with 1218, is incorrect.

Absolute programs, then, must be loaded into the locations determined at assembly time, or all memory reference instructions will be incorrect.

4.5 RELOCATABLE PROGRAMS

When the user requests a relocatable assembly, the Assembler assigns relative addresses to instructions. The first instruction requiring memory space is assigned relative location 0, the second, relative location 1, and so on. Then, at the time the translated program is loaded into the machine for execution, the BCS Relocating Loader (see Section 5.12) adds the relative address to the starting address for each instruction using an operand address. The first available location is determined by the Relocating Loader and used as the starting location. For example:

Mnemonic Label		Opcode	Mnemonic Operand Address	Relative Operand Address
	0	LDA	QUAN	5 5
	1	ADA	ETHEL	6
	2	AND	MASK	7
	3	STA	QUAN	5
	4	HLT		
QUAN	5	BSS	1	
ETHEL	6	DEC	7	
MASK	7	ОСТ	777	

Suppose that the first available starting address determined by the loader is 20008. The Relocating Loader modifies the operand addresses by adding 20008.

Mnemonic Label	Location	Opcode	Mnemonic Operand	Actual Operand Address
	2000	LDA	QUAN	2000 + 5 = 2005
	2001	ADA	ETHEL	2000 + 6 = 2006
	2002	AND	MASK	2000 + 7 = 2007
	2003	STA	QUAN	2000 + 5 = 2005
	2004	HLT		
QUAN	2005	BSS	1	
ETHEL	2006	DEC	7	
MASK	2007	OCT	000777	

No matter where the program is loaded, the modified operand addresses always refer to the desired operands.

If the Relocating Loader encounters a Memory Reference instruction referring to a location in a page other than the current page, or page 0, a full 15-bit address is placed in an available location in the base page. The relocatable loader then provides an indirect reference to this location, which is then used as the operand address of the instruction. The same word in the base page is used if other similar references are made to the same location.

4.6 PROGRAM LOCATION COUNTERS

The program location counter is an Assembler-maintained counter which implements the absolute and relative address assignment discussed in the previous two sections.

When an absolute assembly is requested by the user, the value of the program location counter is set to the value indicated by the user in his request for an absolute program (See ORG, Section 9.1.2). The first instruction requiring memory space is associated with this absolute address value; the next instruction requiring memory space is associated with this value plus one, and so forth.

When a relocatable assembly is requested by the user, the program location counter is set to zero. The first instruction requiring memory space is associated with relative address zero, the next instruction requiring memory space with relative address one, and so forth.

Two other counters, the base page location counter, and the common location counter are maintained by the Assembler. The base page location counter is maintained for assigning instructions and data from a relocatable program to contiguous locations base page, at the user's request (see ORB, section 9.1.4). The common location counter is maintained for assigning data from a relocatable program to an area of common storage. Data in a common storage area may be referred to by different programs. (see COM, section 9.2.1)

4.7

ASSEMBLER PROCESSING

The source program, punched on paper tape or prepared on some other medium, is input to the computer for translation. The Assembler performs its translation in two or three examinations of the source code. Each examination is called a pass. If any errors are found during these passes, the Assembler issues diagnostic messages. These messages are listed in Section 11.5.

4.7.1 PASS ONE

During the first pass, the symbol table is generated. Upon request, the symbol table may be listed during the first pass.

The format of a symbol table entry in memory is as follows:

Word 1

15	13	10	7	0
00	n	type	char.	1
cha	r.	2	char.	3
cha	r.	4	char.	5
rel	. 01	r abs.	address	

00 not used

n number of words in entry (2-4)

type 0 absolute

1 relocatable

2 base page relocatable

3 common

4 external

The length of the label symbol affects the size of the entry. A one-character symbol requires only two words; a full five-character symbol requires four words. There is a specific amount of storage available for the symbol table. When the number and length of the symbol table entries exceeds the amount of storage available, the symbol table will overflow. When this occurs, it is necessary to reduce the size of the table by reducing the number of labels or their length.

The Assembler is designed such that when an absolute assembly is requested, the portion of the Assembler which provides relocatability is overlaid, or destroyed, by the symbol table. Thus, an absolute assembly allows a larger symbol table than a relocatable assembly. If several absolute and relocatable programs are being assembled consecutively, without re-loading the Assembler, the relocatable programs must be input before the absolute programs.

4.7.2


PASS TWO

After the first pass, the source program is reloaded and reexamined. During the second pass, the assembly is completed; operation codes are translated, and operand addresses are generated where specified. A translated binary object program or a program listing may be requested as output. Both may be requested if the necessary output devices are available.

4.7.3

PASS THREE

If both a program listing and an object program are requested, and only one punch output device is available, the object program is punched on the second pass, and the source program is input for a third pass. The program listing is generated on this third pass. The following diagram illustrates Assembler processing.



ASSEMBLER PROCESSING

REVIEW

- 1. The Assembler converts a symbolic program into a translated binary program which may be executed by the computer.
- 2. What are the two general types of instructions available to the Assembly-language programmer?
- 3. The Assembler creates a which is used to relate symbolic labels to the address assigned to them.
- 4. Define an absolute program.
- 5. Define a relocatable program.
- 6. What is a "pass"?
- 7. The HP 2116 Assembler requires how many passes to complete an Assembly?

The Basic Control System (BCS) for the HP 2116 is a computer program which provides capabilities of use to both the assembly language programmer and the compiler language programmer.† BCS is constructed of several separate programs, each of which may be modified to meet the particular hardware requirements at an installation.

Some of the capabilities relating to the Assembler include loading programs, simplified I/O (Input/Output), and debugging (error detection) aids.

5.1 LOADING PROGRAMS

The manner in which programs of different types are brought into memory and given control forms an important part of the translation process. Two loader programs are used: the Basic Binary Loader and the Relocating Loader.

5.1.1 BASIC BINARY LOADER

The Basic Binary Loader is responsible for loading into memory all translated (binary) absolute programs. In addition to user object programs, this includes standard software systems that are in absolute form: BCS, FORTRAN, the Assembler, and so forth.

The Basic Binary Loader is not a part of BCS; it is a binary program which resides permanently in the last 64_{10} locations in memory. The Basic Binary Loader is loaded directly into memory, one location at a time, by manually setting the toggle switches on the computer console.

If the Basic Binary Disc Loader is used instead of the Basic Binary Loader, the operator must press PRESET before RUN.

[†] Only those aspects of BCS which relate to the Assembler and particularly the novice assembly language programmer are discussed in this manual. For a detailed description of BCS with complete operating instructions, refer to the Basic Control System Programmer's Reference Manual.

5.1.2 RELOCATING LOADER

The Relocating Loader is the portion of BCS which is responsible for loading translated (binary) relocatable programs and in the process, modifying the relative addresses provided by the Assembler such that they refer to the correct memory locations once the program is loaded. Memory references which cross page boundaries are also handled by the Relocating Loader. A full 15-bit address is placed in the base page and an indirect reference to the base page location is inserted in the Memory Reference instruction.

5.1.3 LOADING PROCESS

A source program may be coded such that it is translated as an absolute or relocatable program. The process of loading and executing differs somewhat in each case. First, the Assembler is loaded, using the Basic Binary Loader. When the loaded Assembler is given control, through manipulation of the console switches, it reads and translates the source program, producing an object program. If absolute, the object program may be loaded immediately into memory using the Basic Binary Loader, and executed. If relocatable, BCS must first be loaded, using the Basic Binary Loader. The Relocating Loader may then be requested to load the object program and give it control for execution.

5.2 INPUT/ OUTPUT

As illustrated by the previous sections, there are many ways to transfer information to and from a computer. The previous sections of this chapter described means of loading computer programs. These computer programs may in turn read data and write data to and from areas in the computer for processing.

The difference between loading data and reading data is mainly one of terminology, depending upon the purpose of the data. A program is loaded into memory for the purpose of execution. Data is read into a computer to be manipulated by an executing program. In short, data which is loaded acts; data which is read is acted upon. For example, the Assembler is loaded into the computer for execution; it then reads the source program and translates (manipulates) it, producing an object

LOADING PROCESS DASKE BIRARY REALEST **ASSEMBLER** BASIC BINARY LOADER **OBJECT PROGRAM** ASSEMBLER SOURCE PROGRAM **LISTINGS** ABSOLUTE OBJECT RELOCATABLE OBJECT **PROGRAM PROGRAM** BASIC BINARY LOADER LOADER OBJECT PROGRAM OBJECT PROGRAM(S) BASIC BINARY BASIC BINARY LOADER LOADER OBJECT PROGRAM BC5 DATA PROGRAM ANSWERS LISTINGS BASIC BINARY LOADER **PROGRAM** BCS **ANSWERS** DATA OBJEČI PROGRAMIS LISTINGS

The Shaded Blocks Indicate The Executing Program

program. The object program is then loaded into the computer for execution. This object program may in turn read data which it processes to form the results intended.

The Assembler contains input/output instructions which may be used to transfer data between the computer and various input/output devices. Input/output is a complicated process, however, and many machine instructions must be used to complete an I/O operation. The Basic Control System simplifies input/output by allowing the user to, in effect, tell BCS what is to be done and "letting BCS do it". This is accomplished through calling sequences in assembly language. The Input/Output Control program (.IOC.) of the Basic Control System interprets the call, initiates the operation, and returns control to the program making the request.

5.3 DEBUGGING AIDS

BCS provides various facilities for program testing, error detection, and error correction -- a process generally known to programmers by the title "debugging". The portion of BCS which provides these aids is the Debugging system, a relocatable program which is loaded into memory along with the user's relocatable object program.

The Debugging system supervises the execution of the user's object program; it interprets each instruction, takes action if indicated by a Debugging system control statement, and causes the instruction to be executed.

With the control statements, the user may modify the contents of storage locations and registers, stop execution of the object program at a certain point, display contents of registers and memory locations, and terminate the debugging process.


REVIEW


- 1. What facilities does BCS provide to the Assembly-language programmer?
- 2. What are the two loading programs available to the programmer to load object programs? What type programs do each load?
- 3. Which of the above loading programs is a part of the Basic Control System?
- 4. What is the difference between data that is read or written and data which is loaded?
- 5. Define "debugging."

C.		
	,	


The first and most important part of writing a computer program is analysis: reducing a problem's solution into logical steps. Flowcharting provides a helpful tool for this purpose. A flowchart is a graphical representation of a solution process. Flowcharts illustrate logic; errors in program logic can be found and corrected at the flowchart stage, saving wasted coding efforts. Flowcharts not only aid in preliminary design of a program, they provide valuable documentation after the program has been written.


The basic flowchart symbols are given below:






Decision. This symbol represents the determination of a factor from which several paths may be taken. For example:







These and other specialized symbols discussed below are connected by directional lines to form a flowchart:




Normal flow direction is from left to right or top to bottom; however, when this is impossible or particularly cumbersome, arrows may be used to clarify opposite flow directions. For example, if we elaborate on the previous example:



Specialized symbols include:





Flowcharts may be as simple or detailed as desired. The programmer may start with a very general flowchart and, as the problem's solution becomes more clear, develop a very detailed chart. The flowchart is a tool for the programmer's benefit, and may be used in whatever manner he sees fit.

REVIEW

- 1. Flowcharting is a helpful tool in problem _____
- 2. Which symbol represents a decision?
- 3. "Long Shot" Al, the inveterate horse racing enthusiast, came to the track one day with \$4.00 and a heart full of hope. Scanning the program for the first race, he came to the following plan: "If Orphan Sandy is at 10-to-1 or better, I'll put \$2.00 on her to win, and \$2.00 on Shotgun to place. If less than 10-to-1, I'll sink the whole \$4.00 on Orphan Sandy to win. If I lose the first race, I'll walk home. If I make more than \$2.00 and less than \$4.00, I'll flip a coin to see if I stay and bet again or go home. Heads, I stay; tails, I go home. If I come out ahead, I'll definitely stay and bet some more."

Draw a flowchart of the above plan.

4. Devise a flowchart illustrating the process of testing 200 quantities stored on a paper tape device for being positive, negative, or zero. A count is to be kept of the number of quantities in each group and this count is to be printed on a teleprinter.

Source language instructions are recognized by the Assembler in a certain format. An instruction may be specified in as many as four fields, in the following order -- the Label, Op Code, and Operand fields described in Chapter 4 and a Remarks field allowing the user to specify explanatory comments if he wishes.

Fields are separated by one or more spaces; the statement is terminated by an end-of-statement mark. On paper tape, the end-of-statement mark consists of a carriage return, (CR) , and a line feed, (LF)


A statement may contain up to 80 characters including blanks, but excluding the end-of-statement mark. Fields beginning in character positions 73-80 are not processed by the Assembler.

7.1 LABEL FIELD

This field begins in character position one, immediately following the end-of-statement mark for the previous statement. A space in character position one indicates the statement has no label.

7.1.1 LABEL SYMBOL

A label symbol may be constructed of from one to five alphanumeric characters, A through Z, 0 through 9, and the period. The first character of a label must be alphabetic or a period.



Each label must be unique within the program; no two statements may have the same label

7.1.2 ASTERISK

An asterisk in character position one indicates that the entire statement is a comment. Positions 2 through 80 are then available for programmer's remarks. Only positions 1 through 68 are printed as part of the assembly listing on the HP 2752A Teleprinter, however. An asterisk within the label field is illegal in any character position other than one.


Comments are not translated by the Assembler as part of the object program; that is, they do not take up memory space at execution time.

Example:

	Label		Operati	on				Ор	eran	d				_								_														co	nme	nts	
1		5		- 1	0				15					20					25					30					35					40					45
*	TH	ΙS	I	s	A		С	0	M	M	E.	N	T	-	-	N	0	T	1	Δ	N		I	N	s	T	R	U	c	T	I	0	N			Γ			
*	EΑ	СН	С	0	۱M	E	2	Т		L	Ι	N	Ε	Г	М	U	s	T	Ī	н	Α	٧	E		A	N		*	Γ	I	N	ī	C	0	L			1	

7.2 OP CODE FIELD

The operation code field follows the label field and is separated from it by at least one space. If there is no label, the operation code may begin anywhere after character position one. The op code field is terminated by a space immediately following an operation code. Specific operation codes are discussed in Chapters 8 and 9.



Α	N	N	Α		ō	A		s	T	Α	R								
	Α	D	A	T	F	Ε	R	N											
			П	T					S	1	A		Г	R	Α	L	Ρ	Н	
	Γ		П	Т					Γ								1		

Both of these sequences of code would be translated and executed correctly. However, the first would be much easier to read, both on the coding sheet and on the assembly listing.

7.3 OPERAND FIELD

The operand field follows the op code field and is separated from it by at least one space. It is terminated by a space (except when the space follows a plus sign, a minus sign, a comma, or a left parenthesis) or by an end-of-statement mark if the remarks field is omitted.

The operand field may contain an expression or a literal; an expression consists of one of the following:

- 1) symbolic term
- 2) numeric term
- 3) asterisk
- 4) combination of symbolic terms, numeric terms, or asterisk, joined by arithmetic operators + and -.

An operand expression may be absolute or relocatable. In an absolute program all operand expressions are considered absolute. A relocatable program may contain absolute or relocatable operand expressions; however, the absolute address expressions must have a value less than 778.


In some cases, an expression may be followed by an indicator. For example, the operand field of Memory Reference instructions may be followed by a , I to specify indirect addressing. These indicators are discussed with the instructions with which they may be used.

7.3.1 Symbolic Term

A symbolic term is constructed using the same rules as for a label -- one to five characters in length, consisting of A through Z, 0 through 9, and the period. The first character must be alphabetic or a period.

A symbol used in the operand field must be defined elsewhere in the program as a label of a machine instruction or a BSS, ASC, DEC, OCT, DEF, ABS, EQU, or arithmetic subroutine pseudo instruction. In the special case of the COM and EXT pseudo instructions, an operand term defines a symbol which may be used as an operand term in other instructions.

A symbolic term may be preceded by a plus or minus sign. If preceded by a plus or no sign, the associated value is used. If preceded by a minus sign, the two's complement of the associated value is used. A single negative term may be used only with the ABS pseudo operation.



Absolute or Relocatable Symbolic Terms

A symbolic term may be absolute or relocatable. If the program is defined as absolute, or if a symbol has been defined as absolute in an EQU pseudo instruction, the value assigned to the symbol by the Assembler remains fixed; the term is absolute. If the program is defined as relocatable, the actual value of the symbol is established on loading; the term is relocatable.

A relocatable term may be program relocatable, base page relocatable, or common relocatable. A symbol that names an area of common storage (via the COM pseudo) is a common relocatable term. A symbol that is allocated to the base page (via the ORB pseudo) is a base page relocatable term. A symbol that is defined in any other manner is a program relocatable term.

7.3.2 NUMERIC TERM

A numeric term may be decimal or octal. In an absolute program, the maximum value of a single numeric operand depends on the type of machine or pseudo instruction:

Pseudo in	structions		32,767 ₁₀	or	1777778
Memory 1	Reference	instructions	1023 ₁₀	or	17778
Input/Outp	ut instructi	ions	⁶³ 10	or	77 ₈

If a numeric term is preceded by a plus or no sign, the binary equivalent of the number is used in the object code. If preceded by a minus sign, the two's complement of the binary equivalent is used. A single negative numeric term may only be used with the ABS pseudo operation. An octal number is followed by the letter B; for example, 377B -177777B.

Examples:

	Lab	el		Ор	erat	ion				С	perand	_	•
h	Т	П	T	L	D	Α	10			•	B	7	Valid for absolute program
П		П	T	s	Т	Α		ij	ð.	2		1	Valid for absolute program
				s	Т	Α		7	S E	•			Valid for absolute or relocatable program
				Α	В	s		-1	7	8			Valid for ABS pseudo instruction
Ш									1	L	\coprod		_

7.3.3 ASTERISK

An asterisk in the operand field refers to the value in the program location counter (or base page location counter) at the time the source program statement is encountered. The asterisk is assigned a relocatable value in a relocatable program, an absolute value in an absolute program.

Example:

1	Labe	ı	5	Ор	erat	ion	10			01	erar 15	ıd
				L	D	Α		*				
								Г				

When this instruction is executed, the A-register will be loaded with the translated binary representation of the instruction itself.

7.3.4

COMBINATION EXPRESSION

Numeric terms, symbolic terms, and the asterisk may be combined using the arithmetic operators + and - to form operands. These expressions are either absolute or relocatable depending upon the manner in which their absolute and/or relocatable terms are combined.

Decimal and octal integers, and symbols defined as being absolute in an EQU pseudo instruction are absolute terms.

The asterisk and all symbols that are defined in the program are assigned relocatable or absolute values, depending on the type of assembly.

Absolute Combinations

An absolute combination may be any arithmetic combination of absolute terms. It may also contain relocatable terms alone or in combination with absolute terms. If relocatable terms do appear, there must be an even number of them; they must be of the same type (program, common, or base page relocatable), and they must be paired by sign (a negative term for each positive term). The paired terms do not have to be contiguous, that is, next to each other in the combination. The pairing of terms by type cancels the effect of relocation; the value represented by the pair remains constant.

An absolute expression reduces to a single absolute value. The value of an absolute combination may be negative only for ABS pseudo operations.

Examples:

If PR1 and PR2 are program relocatable terms; BS1 and BS2, base page relocatable; COM1 and COM2, common relocatable; and ABS an absolute term, then the following are absolute terms:

10				Op	erar 15	ıd		_		20				 25	
	Α	В	s	-	С	0	М	ı	+	С	0	М	2		
Γ	Α	В	S	+	Α	В	s								
	*	-	Ρ	R	١										
	В	s	ı	-	*										
Γ	A	В	S	-	Ρ	R	ı	+	Ρ	R	2				
Γ	Р	R	ı	-	Ρ	R	2								
L	В	s	1	-	В	s	2	-	Α	В	s				
	-	Ρ	R	ı	+	<u>a</u>	R	2							
	С	0	M	ı	-	С	0	M	2	+	A	В	S		
	-	Α	В	s	-	Δ	R	1	+	Ρ	R	2			

The asterisk is base page relocatable or program relocatable depending on the location of the instruction.

Relocatable Combinations

A relocatable combination is one whose value is changed by the loader. All relocatable combinations must have a positive value.

A relocatable expression may contain any odd number of relocatable terms, alone, or in combination with absolute terms. All relocatable terms must be of the same type. Terms must be paired by sign with the odd term being positive.

A relocatable combination reduces to a single positive relocatable value, adjusted by the values represented by the absolute terms and paired relocatable terms associated with it.

Examples:

If PR1, PR2, and PR3 are program relocatable terms; BS1, BS2, and BS3, base page relocatable terms; COM1, COM2, and COM3, common relocatable; and ABS an absolute term, then the following are relocatable terms:

10				0	erar 15	ıd		_		20					25				30
	Ρ	R	١	-	Α	В	s												
	Ρ	R	1	-	Ρ	R	2	+	Ρ	R	3								
	*	+	Α	В	s														
	Α	В	s	+	В	s	1												
	В	S	1	-	В	S	2	+	В	s	3	-	Α	В	S				
	-	С	0	M	١	+	С	0	М	2	+	С	0	M	3				
	С	0	М	١	-	С	0	M	2	+	С	0	M	3	-	Α	В	S	
	Р	R	ı	-	Ρ	R	2	+	*										

7.3.5 LITERALS

Literals provide a simplified means of defining constants in the source program. They are processed by the Assembler provided for 8K or larger machines (8,192-word memory or larger); literals may be used only in relocatable programs. Literals may be used in the operand field of certain instructions to specify an actual operand value, rather than an operand address. The literal values specified in the source program are preceded by an equal sign and an identifier. The equal sign signifies that the value is a literal, and not an address expression; the identifier defines the type of literal:

- =D one-word decimal integer within the range -32,767 through 32,767.
- =F two-word floating point decimal number. Any positive or negative real number within the approximate range 10⁻³⁸ to 10³⁸, and zero. Decimal numbers with fractional values must be specified with a decimal point (32.75). Decimal numbers without fractional values may be specified with or without a decimal point (32 or 32.). (Section 9.4.3 describes the manner in which floating point numbers are stored in memory).
- =B octal integer; a signed or unsigned number consisting of one to six octal digits b₁b₂b₃b₄b₅b₆ where b₁ may be 0 or 1, b₂-b₆ may be 0-7.
- =A two ASCII characters; blank fill is used for a Ø or if only one letter follows the A.
- =L an expression which, when evaluated, will result in an absolute value. All symbols used must be previously defined.

The literal value is specified immediately after the identifier; no spaces may intervene.

Literals may be used as operands with the following instructions only:

Only one literal may be specified in an operand field. The Assembler translates the literal into its binary value, assigns the value to a memory location, and translates the instruction so that it refers to the location where the literal value is stored. The Assembler assigns the literals to the memory locations immediately following the last instruction of the program. These locations are printed on the source program listing during pass 2 of the assembly, unless the SUP pseudo instruction is specified to suppress this listing. (See Example below.)

If the same literal is used in more than one instruction, only one value is generated, and all instructions using this literal refer to the same location.


Examples:

Γ,	 Labe	5	 Ор	erat	ion	10				0	peror 15	nd				20
		Ń	L	D	Α	Γ	=	D	1	9	8					Γ
П			X	0	R		=	В	7	7						
			┙	D	Α			Α	Z	0						
			М	Ρ	Y		=	D	_	9						
			F	D	٧		"	F	1	9		7	5			
			F	M	Ρ		=	F	-	2	1		9	Ø	7	
			L	D	Α		=	L	Α	D	-	В	+	7	7	В

A loaded with binary equivalent of 198_{10} . Logical product of (A) and 000077_8 . A loaded with ASCII characters NO. (A) times -9_{10} . (AB) divided by 19.75_{10} . (AB) multiplied by -21.907_{10} . A loaded with the result of value of AD - value of B + 77_8 .

The listing segment shown below was produced from a source program using the following literals:

8000	00000			NAM	START
0003	00036		Α	EQU	30
0004	00050		В	EQU	40
0005	00000	000000	LOC	BSS	12
0006	00014	000000	START	NOP	
0007	00015	Ø62Ø12R		LDA	=D20
0008	00016	072000R		STA	LOC
0009	00017	062013R		LDA	=B75
0010	00020	072001R		STA	LOC+1
0011	00021	016001X		DLD	=F10.0
	00022	000014R			
0012	00023	016002X		DST	L0C+2
	00024	000002R			
0013	00025	Ø16001X		DLD	=F-10.0
	00026	000016R			
0014	00027	016002X		DST	LOC+4
	00030	000004R			



7.4 COMMENTS FIELD

The comments field allows the user to transcribe comments on the list output produced by the Assembler. The field follows the Operand field and is separated from it by at least one space. The end-of statement mark, (CR) (LF or the 80th character in the entire statement terminates the field. If the listing is to be produced on the 2752A Teleprinter, the total statement length, excluding the end-of-statement mark, should not exceed 52 characters, the width of the source language portion of the listing. Statements consisting solely of comments may contain up to 68 characters including the asterisk in the first position. On the list output, statements consisting entirely of comments begin 16 positions to the left of the source portion of statements containing instructions.

The comments field should be omitted on the NAM and END pseudo operations or in the following input/output statements without operands; SOC, SOS, and HLT. If comments are used the Assembler attempts to interpret them as an operand.

7.5 MANUAL NOTATION

Notation used in this manual to represent source language instructions are as follows:

Symbols expressed in lower case are to be supplied by the user. For example,

m memory address -- an expression (Section 7.3).

sc select code -- an expression

lname a label symbol

Bracket [] indicate a field or portion of a field that is optional.

Braces $\{$ $\}$ indicate that one of the included set may be selected.

7.6 CODING CONVENTIONS

To ensure maximum legibility, most programmers code source programs in capital letters on coding sheets provided for this purpose. To distinguish between certain characters, the following conventions have been established:

alphabetic	I1
numeric	11
alphabetic	O0
numeric	zero0
alphabetic numeric	Z

REVIEW

- 1. What are the four fields of an instruction, in the order they are specified?
- 2. What is the permissible length of an operand symbolic term?
- 3. What characters may be used to construct a valid label?
- 4. How do you specify an unlabeled instruction?
- 5. What is the method of coding a statement consisting entirely of comments?
- 6. Which of the following labels are illegal?
 - (a) ABC
 - (b) A.B.C.
 - (c) 2AB
 - (d) .BC2
 - (e) BA*
 - (f) ROTATE
- 7. What characters terminate a statement?
- 8. What is the range for numeric operand terms in the following instructions?
 - (a) Pseudo instructions
 - (b) Memory reference instructions
 - (c) Input/Output instructions
- 9. What character may be appended to a numeric operand term to distinguish the term as octal?
- 10. What is the function of the asterisk in the operand field?
- 11. Which of the following literals are illegal?
 - (a) =B927
- (e) =L77
- (b) =D926
- (f) = F32
- (c) =D9.35
- (g) = B777
- (d) = AAA
- (h) = 329

MACHINE INSTRUCTIONS

These instructions are the machine's instruction repertoire; the assembler translates mnemonic labels, operation codes, and operands to the instruction format as described in Chapter 3.

8.1 MEMORY REFERENCE

Memory reference instructions are those which refer to locations in memory. They include instructions to perform arithmetic and logical operations and instructions which alter the sequence of execution.

8.1.1 LDA/LDB

These instructions load the A or B register with the contents of the specified address, or with the specified literal. The contents of the address are unchanged.

Label	Op Code {LDA} {LDB}	Operand m [,I] lit
	m	absolute or relative address expression
	I	indirect addressing indicator
	lit	literal value

•	Before Execution	After Execution
LDA ALFRE	(A)=012312 ₈	(A)=001767 ₈
	(ALFRE) =001767 ₈	(ALFRE) =001767 ₈
LDB ALFRE, I	(B)=076543 ₈	(B)=155555 ₈
	$(ALFRE) = 002316_8$	(ALFRE) =002316 ₈
	(2316 ₈)=155555 ₈	(2316 ₈)=155555 ₈
LDA =77B	(A)=015762 ₈	$(A)=000077_{8}$

STA/STB

These instructions store the contents of the A or B register in the specified address.

<u>Label</u>	Op Code	Operand
	(STA) (STB)	m[,I]
	m	absolute or relative address
	I	indirect addressing indicator

Examples:

		Before Execution	After Execution
STA	PLACE	(A)=017653 ₈	(A)=017653 ₈
		(PLACE)=054327 ₈	(PLACE)=017653 ₈
STA	PLACE, I	$(A)=153455_8$	(A)=153455 ₈
		(PLACE)= 100677_8 \neg	$(PLACE)=100677_8$
		$(677_8)=000534_8$	$(677_8)=000534_8$
		$(534_8)=177777_8$	$\sqrt{(534_8)=153455_8}$
			The 1 in bit 15 of location PLACE means that the contents of the location specified by the right-most 15 bits is to
			be used as an indirect

8.1.3 ADA/ADB

Adds the contents of the A or B register to the contents of the specified address or to the literal, storing the result in the A or B register. The contents of the address are unchanged.

address.

Label	Op Code	Operand
	\langle ADA \langle ADB \langle	\{ m [, I] \} \\ \lit \}
	m	absolute or relative address expression or literal
	•	indirect address indicator
	lit	literal value

Examples:

	Before Execution	After Execution
ADA EGAD	(A)=001702 ₈	(A)=001727 ₈
	(EGAD)=000025 ₈	(EGAD)=000025 ₈
ADA EGAD, I	(A)=001702 ₈	(A)=005431 ₈
	(EGAD)=001652 ₈	(EGAD)=001652 ₈
	$(1652_8) = 003527_8$	$(1652_8) = 003527_8$
ADA =D16	(A)=005320 ₈	(A)=005340 ₈

8.1.4 AND

Forms the logical product of the contents of the A-register and the specified address or literal and stores the result in the A-register. The logical product of two bits is defined as follows:

$$0 \land 0 = 0$$

$$0 \land 1 = 0$$

$$1 \land 0 = 0$$

$$1 \land 1 = 1$$

Op Code	Operand
AND	\{ m[,I]\} \\ \lit \}
m	absolute or relative address
I	indirect address indicator
lit	literal value
	AND m

	Before Execution	After Execution
AND MASK	(A)=037654 ₈	(A)=000654 ₈
	(MASK)=000777 ₈	(MASK)=000777 ₈
AND MASK, I	(A)=037654 ₈	(A)=037400 ₈
	(MASK) = 0007778	(MASK) = 0007778
	$(777) = 177500_8$	(777)=177500 ₈
AND = 77B	(A)=053461 ₈	$(A)=000061_{8}$

XOR

Forms the logical "exclusive or" of the contents of the A register and the specified address or literal and stores the result in the A register. The "exclusive or" operation for two bits is defined as follows:

$$0 \neq 0 = 0$$

$$0 \neq 1 = 1$$

$$1 \neq 0 = 1$$

$$1 \neq 1 = 0$$

Label

m absolute or relative address

I indirect address indicator

lit literal value

	Before Execution	After Execution
XOR ZELDA	(A)=	(A)=
	0 011 010 110 001 1112	1 100 101 001 110 000 ₂
	(ZELDA)=	(ZELDA)=
	1 111 111 111 111 111 ₂	$1\ 111\ 111\ 111\ 111\ 111_2$
	Note that by taking the of all 1's, the 1's comp	exclusive or with a mask lement is formed.

XOR SCOTT,I (A)= (A)=
$$0 011 010 110 001 111_{2} 0 110 000 011 011 010_{2}$$

$$(SCOTT)= (SCOTT)=$$

$$0 000 001 010 011 111_{2} 0 000 001 010 011 111_{2}$$

$$(1237_{8})= (1237_{8})=$$

$$0 101 010 101 010 101_{2} 0 101 010 101 010 101_{2}$$

$$XOR = 777B (A)=$$

$$0 010 011 100 101 110_{2} 0 010 011 011 010 001_{2}$$

IOR

Forms the logical "inclusive or" of the contents of the A register and the specified memory location and stores the result in the A register. The "inclusive or" operation for two bits is defined as follows:

$$0 \lor 0 = 0$$

 $0 \lor 1 = 1$
 $1 \lor 0 = 1$
 $1 \lor 1 = 1$

m absolute or relative address

I indirect address indicator

lit literal value

JMP

Alters sequence of execution. The next instruction to be executed is located at the specified memory location.

<u>Label</u>	Op Code	Operand	
	JMP	m[,I]	

m absolute or relative address expression specifying next statement to be executed.

I indirect address indicator; if specified, the contents of memory location m are used as the address containing the next statement to be executed.

Examples:

1	ı	abe	,I	5		Оре	rati	on	10				С	pera 15	nd		21)				25					30					35				40		Co	mme	nts	45					50		
						I	o	R		G	L	Α	D				T	Ī	IC	7	E		T	Н	Α	T		Т	Н	I	s	I	SI	E C	U	E	N	С	Ε		0	F						Г
L	o	0	Ρ			L	D	Α		Ŀ	Ε	R	N	Π]1	N	IS	T	R	l	C	T	Ι	0	2	s		R	E	S	UL	T.	S		I	N		Α		N	Ε	٧	Ε	R	-
						s	T	Α		F	Ε	R	N	+	Ī			Ε	1	N C	I	1	I	;	L	0	0	Ρ	-	-	T	н	E	C	C	M	Р	U	T	Ε	R		W	I	L	L		
						Α	N	D		M	Α	S	K					K	E	E	F	•	Ε	X	Ε	С	U	Т	I	N	G	T	T	HE	T	S	Т	Α	T	Ε	M	Ε	N	Т	S			Г
							T			F	Ε	R	N	+	2		T	F	F	5 0	N	1	L	0	0	Ρ		Т	0		0	0	P!	S	I	N	D	Ε	F	I	N	I	T	Ε	L	Υ		
0	0	P	S			J	м	ρ		ш	0	0	p				T	T	T	T		T	T																	Γ								
							•						Ī	Γ	Γ		1	I	Ī		T		Τ															Γ										
					П		٠						Γ	Ī	Γ		T	T	T	Ţ	T	T	T									1																
1					П		•						Γ	Ī	Γ	I		Τ			T	Γ	Γ														Ι											
						L	D	Α		F	Ε	R	N	Ī	Γ		T	7	۲	1 6	:	J	ι	M	Р		1	s		T	0		T	HE		L	0	С	Α	Т	I	0	N					
					П	Α	D	Α		Α	D	R	N	1				5	F	9	C	I	F	I	Ε	D		В	Y		T	Н	Ε	C	C	N	T	Ε	N	T	s		0	F				
						s		Α		F	E	R	N	Ī	Γ		T	L	. 0	0	2	T	I	0	N		F	Ε	R	N		W	H.	I	; _F	1	Н	A	s		В	Ε	Ε	N				
						J	M	P		F	Ė	R	h		1			N	10) ()]	F	I	E	D		В	Y		Т	Н	Ε	(c c) [I	Ε	N	Т	S		0	F					
П					П								I	T	Γ	П		ι		0	: 4	T	-[]	0	N		Α	D	R	М		1	T								1							1

8.1.8

JSB

The jump subroutine instruction generates a <u>return address</u> by adding 1 to the contents of the program location counter. This address is stored in the specified address and control transfers to the specified address+1. The user returns control to the main program by a JMP indirect to the first location of the subroutine.

Label Op Code Operand

JSB m[,I]

m absolute or relative address

I indirect addressing indicator

This instruction is particularly useful for a utility subroutine which may be called at several points in the main program.

Example:

Main Program

Subroutine

1	L	bel	5	O	ærat	ion	10				0	perar 15	nd				2
				П	•		Γ							Г	Γ		
			Τ	П	•	Г		Г			Г						
٦	П	T		П			Γ	Г							Г		_
1	П			L	D	Α	Γ	В	R	υ	С	Ε		Г	Г	П	
٦		T		Α	D	Α		Ρ	L	Α	С	Ε		Г			
				s	Т	A		В	R	υ	С	Ε					
	П		П	J	s	В		A	G	н	Α						
Į				L	D	A		F	R	E	Ε	N	Г				
				×	0	R		Ε	X	С	L						
		T	П	Т	•			Г								П	
		T	П	П			Г			Г			Г			П	
		T		П	•		Γ	Г									
				J	s	8		Α	G	н	Δ		Г		Г		
				L	D	Α				S							
	П	T		H	Г		Г	Г			Г						

		Labe	ı		Ор	erat	ion					0	perar	nd			
1				5				10					15				20
Δ	G	Н	Α		L	D	Α		N	0	N	Ε					
					L	D	Α	Г	Α	D	D	R					
					Α	N	D		М	Α	s	K					Γ
					s	Т	A		P	L	Α	С	Ε				Γ
					J	M	P		Α	G	Н	Α	,	I			
П																Г	

The first time the JSB to AGHA is executed, the address for the LDA FREEN instruction is placed in AGHA and execution transfers to location AGHA+1, the LDA ADDR instruction. The LDA NONE instruction is never executed; it is destroyed when the return address is inserted in that location. The JMP AGHA, I at the end of the subroutine transfers control back to the main program at the LDA FREEN instruction. The next time AGHA is called, the address for the LDA FISBY instruction is placed in AGHA and execution transfers to location AGHA+1. The JMP AGHA, I then transfers control back to the main program at the LDA FISBY instruction.

ISZ

Increment and skip if zero. ISZ adds one to the contents of the specified address. If this quantity is then zero, the next instruction in memory is bypassed.

<u>Label</u>	Op Code	Operand
	ISZ	m[,I]
	m	absolute or relative address
	I	indirect addressing indicator

This instruction is particularly useful in executing a loop a specific number of times before continuing with processing.

Example:

1	L	abel		5		Op	era	tion	10					Ор	erano				20					25					30					35				40	,	Co	mme	nts	45					50	
T	T			Ĭ		Γ		Γ	Ť	Τ	T	T	1		٦	T	T	T	Ť	Τ	Γ	Γ	Γ		Γ		П	7	٦				T	Ĩ	T	T	T	T	T	T	Γ	Γ	Ť	Γ	Γ	Γ		٦	Γ
T							•	T	T	T	Ī	T	1				1	1		T					Γ									1	T		T		T	T	Γ	Ī	Γ	Γ	Г				Γ
Ι							•			I		I						I																															
EÌ٨	V	I	L			L	D	Α		G	l	J	4	N						c	0	U	N	T		Н	Α	S		В	Ε	Ε	N		P	₹Æ	٤	/I	0	U	S	L	Y						
						Α	D	Α		9	ŞL	J	1							D	Ε	F	I	N	Ε	D		Т	0		С	0	N	r l	A]	[]	ı	-	7			T	Н	Ε		1	s	Z	
T									T	Ī								Ī		I	N	S	Т	R	U	С	T	I	0	N		Α	D	0	S	Ī		T	0		С	0	U	N	T				
T							•	Γ	Γ	T	T	T			T	T				D	U	R	1	N	G		Ε	Α	С	Н		Ρ	AS	S	s	1	F	1 F	NO	U	G	Н		Т	Н	Ε			Γ
T							•	Γ	Γ	Ī	T	T	Ī					T	T	L	0	0	Р			W	Н	E	N		T	Н	E		S	Ξ	Įί	JΕ	N	С	Ε		Н	Α	s				ĺ
T						I	\$	2		¢	C) (j	V	T			1		В	Ε	Ε	N		Ε	X	Ε	С	U	T	Ε	D	1	Δ	-	r	T	•	L		0	F		s	Ε	٧	Ε	N	
T						J	M	P	Γ	Ε	١	1	I	L				Ī	T	T	I	М	Ε	s	,		С	0	υ	N	Т	=	Ø	1	1 4	N E)	T	Н	Ε		J	М	Р	100	Ε	M	I	L
T						L	D	В		F	2 4	A L	. 1	Р	н			Ī		I	N	s	Т	R	U	С	Т	I	0	N		I	S	1	В	/ F	2	18	s	Ε	D	-	-	С	0	N	Т	R	0
T					Г	s	T	В		s	1	1	1		1	1	T	T	T	P	Α	s	s	Ε	s		T	0		L	D	В	F	2	A L	_ F	> F	١.	T	<u>. </u>	!		-						
T	7								Τ	T	T	T	1		T		1	T	T	Τ		Г		Г	Г								T	1	T	T	T		T		1		-						Γ

8.1.10 CPA/CPB

This instruction compares the contents of the A- or B-register and the contents of the specified address or the literal. If they are not equal, the next instruction is skipped. If they are equal, the next instruction is executed.

<u>Label</u>	Op Code	Operand
	CPA	m[,I]
	CPB	lit
	m	absolute or relative address
	I	indirect addressing indicator
	lit	literal value

Examples:

1	Lo	bel		5	(Оре	rati	on	10				(Oper	and 5				20					25					30					35				40		Co	mmei	nts	45					50		
T	T		T	T	T	1	•		Γ	Γ	Γ	T	T	T	T		Π		\neg				Γ		Γ									T	T	T	T	T	Γ					П				1		
T	T			T	1	1	•		Γ			T	T	T	T	T	Γ																	1	T	T		T	Γ	Г			Г							_
T	1		7	1	1	1			Г	Γ		T	T	T	T		T		1					Г	T					П	٦	1	7	T	T	T	T	T	Γ				Г	П				1	1	_
Ť	T	7	7	1	t	1	D	Α	r	В	u	C)	Ť	T	†	T		7	Т	н	F	-	c	0	N	Т	E	N	Т	s		0	=†	1	c	C	Α	Т	T	0	N		В	u	D		A	R	F
\dagger	t	1	7	1		-+		A	⊢	+−	+-	+-	+-	1	r	Ť	T	1								Ε				-	-	н			1 8				N							0		T	Ì	=
†	t	1	7	1	+	+	М	$\overline{}$	_	-	+-	-	-	. /	-	†	t	\vdash		-	-	_		⊢-	-	0	-			_	-	N		†	+	[F	+	+	Н	+-	1	-	-	R	-	H		7	1	_
†	†	1	\forall	+	-	-+	-	A	_	o	-	_	-	Ť	†	†	t	-	7	_		_	Α	-	F	_	_		E			M		+	-	-	.L	-	+	+-		-	-	-	_	С	7	7	0	N
†	t	1	\dagger	†	+	+	-	Α		В	-	-	-	+	\dagger	+	+	1			S				F	С						-+	Ī	-	-	-	ΙE	+	-	_	_	E		_	0		·	1		•
+	t	+	+	+	Ť	+		_	H	F	F	Ť	+	+	+	+	+	1	\rightarrow	-					,	Ť	-		Р	$\overline{}$		\rightarrow	L	-	-	-	S	-	N	+	├-	-		_	_	C	11	Ţ	_	_
+	+	+	+	+	+	+			H	f	+	+	+	+	+	+	+	\vdash	_							U	-	_	_				0									I	_		_	Ĭ	-	+	_	
+	+	+	+	+	+	+		-	H	├	┝	+	+	+	+	+	+	-	-	-			+-	_	+	-	_	_	U		-	4	0	1	+	+	10	E	3	H	W	ŀ	-	_	_	Н	\vdash	\dashv	-	
+	+	+	+	+	+	+	-	_	H	⊦	┝	╁	+	+	+	+	+-	├-	+	^	ט	A	H	U	N	Ε	ŀ	_	Н	Н	+	+	+	+	+	+	+	+	\vdash	H	-	-	-	H	-	H	\dashv	\dashv	-	_
+	+	+	+	+	4.	4		D	┝	L	-	+	-	-	+	+	╀	H	+	_		_	H	-	_		_	_		-		+	_	+	+	+	-		-	7	_	_	-		_	H	_		-	
+	+	+	4	+	4			В						<u> </u>	4	+	┝	-	-	_	H	-	-	-	+	N	-	_		-	-	-	01	+	+	+	C	A	+-	+	+	-	-	-		L	E	N	4	_
+	+	4	4	4	÷	4		8		Ŀ				4	+	+	+	ļ	_		R	_	-	-	_	M	Р		_	-		-	T (-	1	1	ų.	Ł	I	+	-	_			A	_	,	_	_	_
4	1	4	4	1	+	+		Ρ	L	-	+-	N	+-	4	1	+	Ļ	_		-	H	-	_	-	M	P	L	_	_	M		-	N:	-	_	₹L	+-	+	╀-	+	+-	+-		S	-	Ε	X	E	С	_
1	1			1	4	٩	D	В	⊢	╄	+-)	+-	1	1	1		L		U	T	Ε	D	·	L	I	F		U	N	Ε	Q	U	٩l	<u>.</u>	4	E	X	E	C	U	T	I	0	N	Ц				
\perp	1				Ŀ	S	T	В	L	Н	E	L	. E	Ξħ	V					С	0	N	T	I	N	U	Ε	S		W	I	Т	Н	1	4 [A	1	=	D	1				L						_
١		-		Ì	1	J	M	Ρ		*	-	1	9	ó																		ı	l	1																

8.2 REGISTER REFERENCE

The register reference instructions manipulate the working registers A, B, and E. They include a Shift-Rotate group and an Alter-Skip group.

8.2.1 SHIFT-ROTATE GROUP

This group contains 19 basic instructions that can be combined to produce more than 500 different single cycle operations.

CLE Clear E-register (set to zero).

ALS/BLS Shift A- or B-register left one bit, place a zero in the least significant bit (bit 0). Sign bit (bit 15) is unaltered.

Example, BLS:

ARS/BRS Shift A- or B-register right one bit, extend sign bit. Sign bit is unaltered:

Example, BRS:

RAL/RBL Rotate A- or B-register left one bit.

Example, RAL:

(A) =
$$0 000 101 001 110 111$$
 (before execution (A) = $0 001 010 011 101 110$ (after execution)

RAR/RBR Rotate A- or B-register right one bit.

Example, RBR:

ALR/BLR Shift A- or B-register left one bit, clear the sign bit, place a zero in the least significant bit.

Example, ALR:

ERA/ERB Rotate E and A- or B-register right one bit.

Example, ERB:

ELA/ELB Rotate E and A- or B-register left one bit.

Example, ELA:

(E) =
$$\begin{bmatrix} 0 & (A) = 1 & 111 & 110 & 011 & 001 & 100 & (before execution) \\ (E) = \begin{bmatrix} 1 & (A) = 1 & 111 & 100 & 110 & 011 & 000 & (after execution) \\ & & & & & & & & & & & & & \end{bmatrix}$$


ALF/BLF Rotate A- or B-register left four bits.

Example, BLF:

(B) =
$$0 \ 110 \ 010 \ 111 \ 101 \ 000$$
 (before execution)
(B) = $0 \ 101 \ 111 \ 010 \ 000 \ 110$ (after execution)

SLA/SLB Skip the next instruction if the least significant bit of the A- or B-register is zero.

When combined, the instructions must be given in the order shown below, separated by commas. Instructions for the A-register may not be combined with instructions for the B-register.



Any combination as shown above requires only one machine cycle for execution. For example:

ARS

ARS (coded on two lines) requires two machine cycles, but

ARS, ARS (coded on one line) requires one machine cycle.

Examples:

Label	5	'	Ope	ratio	on	10					perc 15					20					25					30					35				40		Со	nmer	nts	45					50	
		П		D	Α		Α	L	I	C	E	Τ	Τ				I	F		Α	L	I	С	E		c	0	N	T	A	I	N	3	Α	T	Ø		1	N	П	Т	Н	E	П	T	Γ
\Box	1		•••			Г				T	T	T	T	T			-	_	Δ	s	Т											N.				Т		Т	Н	F	П		П	П	7	Γ
+	+			D		H	Δ	N	G	1	. E	t	t	†				D						L								U						I	_	H	H	-	П	$^{+}$	+	_
++	+			T		-					. E		t	╁	\vdash						P				-	┨	-	-	4	+	``	7	+	┝	۲	Ë	H	•	Ĭ	Н	H	-	H	$^{+}$	+	Н
+	+	H	7		_	┝	^	14	0	-	-	╄	╀	H		H	٦	_	-	٢	_	-	ט			\dashv	+	+	+	+	+	+	+	╁	\vdash	H		Н		H	Н	_	Н	+	+	H
++	+	Н	+	+	_	_	H	-	╀	╁	+	╀	╀	H	Н	Н	L	H	_	H		H		-	-	\dashv	+	+	+	+	-	+	-	╁	H	┝	H	Н	-	Н	Н	_	Н	\dashv	\dashv	_
++	+	Н	+	•	-	L	H	L	\vdash	╀	+	╀	+	H	H	Н	L	_	_	Ļ		L						_	_	_		+		╀	Ļ	H	l.		_	_	Н	_		_	4	-
+	+	H	- 1	•					140	ļ	+	ļ	+	-							T	-							I				[N		A					T			N		_	L
\dashv	4					4	т		A	_	1	L	L	L	Ц		_	I	-	-	Α	_				E				В						1			_		_			E		
		-	\rightarrow	M	_						٧		L				_	Н	_					G								ΑI							N		Α			A		
		<u>Ll</u>	J	M	Ρ		Ρ	0	S	T	٧	1					Z	Ε	G	Α	Т	I	٧	Ε		A	N	D		J	M	Р	N	E	G	Т	٧		Ι	s		Ε	X	E	c	-
				•						L							υ	T	Ε	D			I	F		Z	Ε	R	0	,		T	۱E		0	R	I	G	I	N	A	L	П			
		П		•			Г			T		T	T				Q	U	Α	N	T	I	T	Y		I	N		Α		W	AS	3										-	J	М	P
П	T	П					Γ		T	T	T	T	T	Г			N	Ε	G	Т	٧	Г	I	s		s	ĸ	I	Р	Р	E	O		N			J	M	Ρ					T		Ī
	T	П					T		T	T	T	T	T	T			-	s						U					7	1	1	7	T	T	П		Г				П		П	T	7	Γ
$\top \top$	+	H	1		_	Т	T	F	t	t	t	t	T	T			T	Т	Н	-	r	Г			7	1	7	7	7	7	7	+	T	†	Ħ	T	Т				П		П	T	7	Γ
$\forall \dagger$	+	H			R		n		F	+	t	t	†	t	\vdash		R	0	T	Δ	Т	F	Н	a	u	Δ	N	т	I	т	٧l	1	[1	В	H		F	F	Т	П	3	П	В	┰	7
\dashv	+	H	7		2.2.	::9:	f	-		+	+	t	+	t			Ë	Ť	Ė	-	ŀ	F	Н	7	Ť	٦	-	Ť	╗	+	┧	+	Ť	╁	۲	┢	Ē	Ē	·	H	Н	_	Н	7	╕	Ė
+	+	Н	+			-	H	-	+	+	+	t	╁	╁	Н	H	┝	\vdash	┝	\vdash	┝	┝	-	\dashv		\dashv	\dashv	+	+	\dashv	\dashv	+	+	+	Н	\vdash	-	Н		-	H	_	Н	+	\dashv	_
+	+	Н	+	+	_	┝	┝	-	+	+	+	╁	+	╁	H	H	┝	┝	-	\vdash	-	┝	Н	Н	+	\dashv	\dashv	+	\dashv	\dashv	\dashv	+	+	╁	H	⊢	-		-	Н	H		Н	+	+	H
++	+-	H		•			L		L		1	L	1					H	H	H	_	Ļ	_			\dashv		_		\dashv	_	+	+	+	⊬	Ŀ	_	L	Н	H	H	_	Н	4	\dashv	L
$\sqcup \sqcup$	-											4	A	•	E	L	Α	L	_	L		S		T				1			Ø		F			Α				-	υ		-	-	4	T
Ш	4		-	М		_			0			1	1	L	L	L	L	L	L	L	L	L	_	С						\rightarrow	В	-	N			F		В	_		\vdash	ı	=	1	4	-
	\perp	Ц	J	M	P		В	I	C	F	F	T	L	L	L					L		T	0		L	0	С	A	T	I	0	N	E	3 1	0	F	F		I	F	Ш		Ц	Ц		L
T		ΙĪ	I	I		١	Γ		1	1	1	Γ		1	1		Ī					R	I	T	I	1	=	Ø	. [I	I	Ι		1	1					1	ΙĪ		T	ı		ĺ

8.2.2 ALTER-SKIP GROUP

This group contains 19 basic instructions that can be combined to produce more than 700 different single cycle operations.

CLA/CLB Clear the A- or B-register to zeros.

Example, CLA:

(A) = 0 010 111 001 110 101 (before execution)

(A) = 0 000 000 000 000 000 (after execution)

CMA/CMB Complement the contents of the A- or B-register, one's complement form.

Example, CMB:

(B) = 0 000 010 101 111 000 (before execution)

(B) = 1 111 101 010 000 111 (after execution)

CCA/CCB Clear, then one's-complement the A- or B-register (set to one's).

Example, CCA:

(A) = 1 111 000 010 101 011 (before execution)

(A) = 1 111 111 111 111 111 (after execution)

CME Complement the E-register.

CLE Clear the E-register (set to zero).

CCE Clear, then one's complement the E-register.

SEZ Skip next instruction if E is zero.

SSA/SSB Skip next instruction if sign of A- or B-register is positive; that is, if bit 15=0.

INA/INB Increment the contents of the A- or B-register by one.

Example, INB:

(B) = 0 001 101 110 010 111 (before execution)

(B) = 0 001 101 110 011 000 (after execution)

SZA/SZB Skip the next instruction if the contents of the A- or B-register is all zeros.

SLA/SLB Skip the next instruction if the least significant bit (bit 0) of the A- or B-register is zero.

RSS Reverse the sense of the skip instructions prededing the RSS in the statement. That is, the SSA/SSB, SZA/SZB, SLA/SLB instructions skip on 1's when followed in the same statement by an RSS instruction.

When combined, the instructions must be given in the order shown below, separated by commas. Instructions for the A-register may not be combined with instructions for the B-register.

Any combination as shown above requires only one machine cycle for execution. If more than one skip instruction is used in a statement, any true condition will cause the skip to occur. The only exception is SSA, SLA, RSS or SSB, SLB, RSS. The indicated register must contain a quantity which is negative and odd (bit 0=1) for the skip to occur. An RSS following more than one skip instruction in a statement reverses the sense of all the skip instructions.

Label 1 5	Operation 10	Operand 15	20 25	30 35	Comments 40 45	50
	LDA	LANI	SIGNBIT	OFLANI	TESTED FOR	ØOR
	554		I. IF Ø,	LANIIS	POSITVEJ	MP
		NEGPL	POSPLIS	EXECUTED	IFI, LA	NIIS
	JMP	POSPL	NEGATIVE	JMP NEG	PL IS EXEC	UTED
		DICK	TESTS (D	ICK) FOR	ODD OR EVE	N
			(BIT Ø=1	OR Ø). I	F ODD, JMP	
		ODRTN	ODRTNIS	EXECUTED	IF EVEN,	J.MP
	JMP	EVRTN	EVRTN IS	EXECUTED).	
	LDA	CAROL	IF (CARO	L) ARE NE	GATIVE, A	JUMP
	SSA,	RSS	IS MADE	TO XYZ. I	F POSITIVE	, THE
	830		VALUE IS	CONVERTE	D TO NEGAT	IVE
	JMP	XYZ	AND A JU	MP IS MAD	E TO XYZ.	
	71111				1 1 1	

HH	₩	4	4	4	<u> </u>	┞	╀	1	+	+	+	+-	Н	\vdash	4	+	+	+	+	╀	L	_	Н	Н	-	+	4	\perp	1	4	+	+	+	+	+	1	╀	4	۰	+	ب	Н	\vdash	Ļ
	l li	니	D	Α		E	D				L				C		N	1 F	Α	R	Ε	S		С	0	N.	T	E۱	V	T S	S) F	1	L	0	C	Α	T	I	0	N	S	L
	П	C	M	Α	,	I	N	ΙΔ	N		I	T			E	: C)	1	N	D		Q	U	Α	N			IF	=[Ţ	(E	Ξ)	Г	L	E	S	S		T	Н	Α	N	Ī
	Π,	Δ	D	Α		Q	U	A	N	T	T	T			(C	Įί	I	N)	,		Α		J	U	MI	Р	1	[S		MΑ	D	E	Ī	Т	0		L	T		R	ŀ
		3	ş	Ā		h	5	3			T				1	F	-	(E	D)	Г	G	R	Ε	A.	T	EF	श	ŀ	T	1	AN	1	(C	U	A	N)		П	Α	T
	П	J	М	Р		L	T		F	T	Ť	T		T	J	l	JN	A F	·	Т	0		G	Т		R.	Т	(0	$\overline{}$	_	_	₹ 5	_		I	F	-	(E	D)	П	T
		q	z	A	Г	Ī	T	Ī	T	T	T	1		П	E) L	J	L	S		(Q	υ	A	N)	,	1	4	,	J	JN	1 P	1	T	0	T	E	Q	٦.	R	T	Ī
			M			G	R		R	T	1				C) (3	; L) R	S			Г						T			T		T	T		T	Г	Γ					T
	Ħ,	J	M	Ρ		Ε	Q		R	T	1	T		П	T		T			T	Г						1	T	1				1	T		T	T	Г	Γ			П		Ī
	П						Γ	T		Γ	Τ	T			T	T		T		Ī							Ţ	T	T		T	T		Τ	T	Γ	Ī	Г	Г					Ī
	T		D					E			I				٦	ΓE	: 8	3	S		(J	0	Ε)		F	O	₹	ı	NE	=	G A	T	I	٧	Έ	:	A	N	D	П		Ī
		S	S	В		٤		ŀ		ř	į	8			E	3]	[]		Ø	=	1			I	F	1	T	RI	JE	E		(CN	18	١,	I	N	B	Γ	I	s			Ī
	П	Ĉ,	M	B		1	ħ	ŧ		T	T	T			5	3	(1	F	P	E	D	_	_	Ε	X	E	C	U٦	r :	I	10	1	C	0	N	T	I	N	U	E	S			Ť
	П		۵					٧			T			П	٧	۷ı	1	T	1	L	D	A	-			W	_		_	I	_	_	F	VL.	S	E	١,	T	Т	Н	E		Г	Ť
	П					Γ	T		Ī	T	T			П	1	١	JN	A E	3 E	R		I	S		С	0	M	P	_	ΕI	ME	=	N٦	E	D	1	A	N	D		Γ	П	Γ	T
	П					T		T	T	1	T	T		П	E	٤)	(E	Ξ (2	T	I	0	N		С	0	N	T :	I	N	U	=	S	٧	٧I	7	Н	ı	L	D	A	П		T
	П	٦			Г	T	1	1	T	T	T	1	T	П	1	= 0	٥V	VI	T	T	Τ	Τ	Г		П		7	1	1	T	7	1	Ť	T	T	1	T	T	t	T	1	П	T	t

8.2.3 NOP

When a no-operation instruction is encountered in a program, no action takes place; the computer goes on to the next instruction. A full memory cycle is used in executing a no-operation instruction.

Label	Op Code	Operand
	NOP	(not used)

A subroutine to be entered by a JSB instruction should have a NOP as the first statement. A NOP statement causes the assembler to generate a word of zeros.

8.3 INPUT/OUTPUT INSTRUCTIONS

The input/output instructions: (1) allow the transfer of data between the computer and an external device, (2) enable or disable external interrupt, (3) check the status of I/O devices, and (4) check for arithmetic overflow condition.

Because of the variety of ordinary input/output devices and specialized HP data acquisition devices which may be attached to the HP 2116A, one particular instruction may have a number of different results.

Very generally speaking, the STC instruction "turns on" the control bit, transferring or enabling the transfer of one data

element. The size and format of an element depends largely on the type of data the device is expected to convey. For example, a digital voltmeter provides a data element in the form of a two-word binary representation of a decimal number, giving the number of volts measured. A teleprinter machine provides an element in the form of a binary representation of an ASCII character. The size and format of a data element for HP devices connectable to the HP 2116A is given in Appendix D, with samples of coding.

The instructions LIA, LIB, MIA, MIB, OTA, and OTB control the transfer of data between the channel buffer and the A- and B-registers. The flag bit is set automatically when data transmission between the device and the channel buffer is completed. Instructions are also available to set, clear, or test the flag bit. If the interrupt system is enabled, and the control bit is set, setting the flag bit causes program interrupt to occur; control transfers to the interrupt location related to the channel. If the interrupt system is disabled, no interrupt can occur; in this case the programmer may use the instructions which test the flag to determine when transfer is completed. The flag bit may be cleared by specifying the two characters, C following the select code in most I/O instructions.

8.3.1

STC

This instruction transfers or enables the transfer of one data element between the channel buffer and the device.

<u>Label</u>	Op Code	Operand
	STC	sc[,C]

The set control instruction sets the control bit for the channel indicated by the select code (sc). The C option clears the flag bit before any transmission initiated by the STC is completed.

If sc=1, the statement is treated as a NOP (no-operation) instruction.

8.3.2

CLC

The clear control instruction clears (sets to zero) the control bit for the channel specified by the select code (sc), effectively disconnecting the device.

Label	Op Code	Operand
	CLC	sc[,C]

When the control bit is cleared, interrupt on the channel is disabled, although the flag bit may still be set by the device. If sc=0, control bits for all channels are cleared, and all flags are set; all devices are disconnected. If sc=1, this statement is treated as a NOP (no-operation) instruction.

The C option clears the flag bit for the channel.

8.3.3 LIA/LIB

These instructions clear, then load the A- or B-register with the contents of the I/O buffer indicated by sc.

Label	Op Code	Operand
	$\left\{ egin{matrix} ext{LIA} \ ext{LIB} \end{matrix} \right\}$	sc[,C]

If sc=1, the contents of the Switch Register are loaded into A or B. If C is specified when sc=1, the Overflow bit is cleared after transfer from the switch register is complete. Otherwise, C clears the flag bit for the channel.

8.3.4 MIA/MIB

These instructions merge ("inclusive or") the contents of the I/O buffer indicated by sc into the A- or B-register.

<u>Label</u>	Op Code	Operand
	${\mathbf {MIA} \choose \mathbf{MIB}}$	sc[,C]

If sc=1, the contents of the Switch Register are merged into A or B. If C is specified when sc=1, the Overflow bit is cleared after the merge is complete. Otherwise, C clears the flag bit for the channel.

8.3.5 OTA/OTB

Label	Op Code	Operand
	${OTA \choose OTB}$	sc[,C]

This instruction causes the contents of the A- or B-register to be output to the I/O buffer indicated by sc. The C option clears the flag bit for the channel.

8.3.6

STF

Label

Op Code

Operand

STF

sc

The set flag instruction sets the flag bit of the channel indicated by sc. If sc=0, the entire interrupt system is enabled; if sc=1, the overflow bit is set.

8.3.7

CLF

Label

Op Code

Operand

CLF

sc

The clear flag instruction clears the flag bit of the channel indicated by sc. If sc=0, the entire interrupt system is disabled; if sc=1, the overflow bit is cleared to zero.

8.3.8

SFC

Label

Op Code

Operand

SFC

sc

The skip if flag clear instruction skips the instruction immediately following if the flag bit for channel sc is zero.

8.3.9

SFS

Label

Op Code

Operand

SFS

sc

The skip if flag set instruction skips the instruction immediately following if the flag bit for the channel indicated by sc is one.

8.3.10

CLO,STO

SOC,SOS

In addition to using a select code of 1, the overflow bit may be accessed by the following instructions.

Label

Op Code

Operand

CLO

(not used)

This instruction clears the overflow bit to zero.

Label	Op Code	Operand
	STO	(not used)

This instruction sets the overflow bit to one.

Label	Op Code	Operand
	SOC	[C]

The skip if overflow clear instruction skips the instruction immediately following if the overflow bit is zero. The C option clears the overflow bit after the test is made. If C is not used, comments must be omitted.

Label	Op Code	Operand
	SOS	[C]

The skip if overflow set instruction skips the instruction immediately following if the overflow bit is one. The C option clears the overflow bit after the test is made. If C is not used, comments must be omitted.

8.3.11 HALT

The halt instruction stops computer processing.

$$\begin{array}{c|c} \underline{\text{Label}} & \underline{\text{Op Code}} & \underline{\text{Operand}} \\ \hline & \underline{\text{HLT}} & \boxed{\text{sc } \lceil, C \rceil} \end{array}$$

The computer stops processing and holds the setting of the flag bit for the channel designated by sc. If the C option is specified, the flag bit for the channel is cleared.

The HLT instruction is displayed in the T-register and the P-register indicates the HLT location plus one.

If neither the sc nor the C option is used, the comments must be omitted.

8.4

EXTENDED

ARITHMETIC

UNIT

INSTRUCTIONS

When the Extended Arithmetic Unit option is included in the computer configuration, additional arithmetic and shift capabilities are available. Four of these instructions (MPY, DIV, DLD, and DST) cause two computer words to be generated; the first word is the instruction code, and the second, a 15-bit operand address. When assembled for configurations without the EAU option, these four instructions result in calls to subroutines. The remaining mnemonics, if used in a non-EAU Assembler, would be considered as operation code errors.


8.4.1

MPY

This instruction multiplies the contents of the A-register by the contents of a memory location and stores the product in registers B and A.

Label	Op Code	Operand
	MPY	\{ m [, I] \\ lit \}
	m	absólute or relative address expression
	I .	Indirect addressing indicator
	lit	literal value

The result is stored right-justified in the combined B and A registers:



For example:

	Before Execution	After Execution
MPY	$(A) = 000173_{8}$	(B) = 000000
	$(VALUE) = 000034_8$	$(A) = 006564_8$
	(B) = any quantity	$(VALUE) = 000034_8$
MPY DANTE	$E(A) = 101325_8$	(B) = 177103_8
	$(DANTE) = 061111_8$	$(A) = 172275_{8}$
	(B) = any value	(DANTE) = 061111 ₈
MPY = D20	$(A) = 000075_{8}$	(B) = 000000
		(A) = 002304

Note that in the second example, the negative answer (in eight's complement form) is really 1774354275. Split into the two 16-bit registers and right-justified, it is represented as shown above.


8.4.2

DIV

DIV divides the contents of B and A by the contents of a memory location and stores the result; the quotient is stored in A and the remainder in B.

<u>Label</u>	OP Code	Operand
	DIV	\ m [, I] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	m	absolute or relative address.
	I	indirect addressing indicator.
	lit	Literal value

The Overflow bit is set if the divisor equals zero or if the dividend exceeds the A-register, otherwise, exit with Overflow bit cleared.



For example:

DIV ALAN	Before Execution	After Execution
	(B) = 000000	(B) = 000000
	$(A) = 054147_8$	$(A) = 000563_8$
DIV =B73	$(ALAN) = 000075_{8}$	$(ALAN) = 000075_8$
	(B) = 000000	$(B) = 000002_{8}$
	$(A) = 000075_8$	$(A) = 000001_8$

8.4.3

DLD

DLD loads the A and B registers with the contents of two consecutive words in memory.

Label	Op Code	Operand
	DLD	{ m[, I] }
	m	location of first wordthe contents of this location is loaded into the A-register. Location m+1 is loaded into B-register.
	I	indirect addressing indicator
	lit	literal value (F only)

For example:

DLD FLPT	Before Execution (A) = any quantity	After Execution (A) = 0177778
	(B) = any quantity	(B) = 177400 ₈
	(FLPT) = 0177778	$(FLPT) = 017777_8$
	$(FLPT+1) = 177400_8$	$(FLPT+1) = 177400_8$
DLD IND, I	(A) = any quantity	$(A) = 035467_{8}$
	(B) = any quantity	$(B) = 054100_{8}$
	$(IND) = 002177_8$	$(IND) = 002177_8$
	$(2177_8) = 035467_8$	$(2177_8) = 035467_8$
	$(2200_8) = 054100_8$	$(2200_8) = 054100_8$

8.4.4

DST

DST stores the contents of the A and B registers into two consecutive memory locations.

Label	Op Code	Operand
	DST	m[, I]
	m	location of first wordthe contents of the A-register is stored in this location. The contents of the B-register is stored in location m+1.
	I	indirect addressing indicator.

For example:

	Before Execution	After Execution
DST TROUT	$(A) = 000042_8$	$(A) = 000042_{8}$
	(B) = 177401_8	$(B) = 177401_8$
	(TROUT) = any quantity	$(TROUT) = 000042_8$
	(TROUT +1) = any quantity	$(TROUT + 1) = 177401_8$
DST IVAN, I	$(A) = 017532_8$	$(A) = 017532_8$
	(B) = 152525_8 (Note 1 in column 15)	(B) = 152525 ₈
	$(IVAN) = 102027_8$	$(IVAN) = 102027_8$
	$(2027_8) = 002777_8$	$(2027_8) = 002777_8$
	$(2777_8) = 000000$	$(2777_8) = 17532_8$
	$(3000_8) = 017000_8$	$(3000_8) = 152525_8$

8.4.5 SHIFT-ROTATE INSTRUCTIONS


The EAU Shift-Rotate instructions provide the capability to shift or rotate the B- and A-registers 1 to 16 bit positions.

ASR n Arithmetically shift the B- and A-registers right n bits. Sign bit (bit 15 of B) is extended.

Example, ASR 5:


ASL n Arithmetically shift the B- and A-registers left n bits. Place zeros into the least significant bits. The sign bit (bit 15 of B) is unaltered. The Overflow bit is set if bit 14 differs from bit 15 before each shift, otherwise, exit with Overflow bit cleared.

Example, ASL 5:




RRR n Rotate the B-and A-registers right n bits.

Example, RRR 8:



RRL n Rotate the B- and A-registers left n bits.

Example, RRL 7:




LSR n Logically shift the B- and A-registers right n bits. Place zeros into the most significant bits.

Example, LSR 5.

LSL n Logically shift the B- and A-registers left n bits. Place zeros into the least significant bits.

Example, LSL 5:



- 1. The CPA instruction skips on what condition?
- 2. The ISZ instruction skips on what condition?
- 3. To what location does the instruction JSB 227B (absolute) pass control?
- 4. Assume the above instruction is executed at absolute location 137B. What is placed in location 227B?
- 5. Assume that 50 values are stored in consecutive locations beginning at relative address TAG. What is the relative address of the last value?
- 6. How many shift-rotate instructions can be combined in one line of coding? Alter-skip instructions?
- 7. What is wrong with the following combinations?
 - (a) ALS, CLE, RBL
 - (b) CLA, ALS
 - (c) BLS, BLS, CLF
 - (d) ALF ALF
- 8. What is a good first instruction for a routine which is to be entered by a JSB instruction?
- 9. Give an instruction which enables the interrupt system.
- 10. When the interrupt system is enabled, the control bit for the device is set, and the device sets its associated flag bit on, what happens?
- 11. An STC instruction is required to enable the transmission of:
 - (a) an element of data
 - (b) one computer word
 - (c) a character
- 12. Data transfers between a channel buffer and a device are controlled by which instructions?
- 13. The instruction HLT 11B, C is stored in absolute location 37678. What is displayed in the P-register when this instruction is executed?

- 14. Write a sequence of code which will add the values stored in CAT and DOG and store the result in SUM.
- 15. Calculate X = Y + Z and compare X to Q. If unequal, calculate X + W + Q and store the result in R2. If equal, calculate X + W and store in R1.
- 16. Test bits 3, 5, and 9 of location TEST; if all are on (=1), jump to location ON. If not all are on, jump to location OFF. Define any constants necessary by giving label and value; for example, CONST = 19₁₀.
- 17. Calculate X-Y. If the result is odd, jump to a subroutine which tests the results for positive or negative. If the result is negative, convert to positive and return to the main program. If the result is positive, return to the main program. If X-Y is even, the program is to continue in sequence.

Pseudo instructions, as the name implies, are not "real" instructions; they are commands to the Assembler rather than commands to the machine which must be interpreted by the Assembler.

Pseudo instructions may be classed in six general categories according to their capabilities:

Assembler Control
Object Program Linkage
Address and Symbol Definition
Storage Allocation and Constant Definition
Arithmetic Subroutine Calls
Assembly Listing Control

The terms program, subprogram, routine, and subroutine all refer to a set of instructions which are, by themselves, complete. That is, they solve some specific problem or set of problems. The distinction arises through the manner in which these entities relate to the solution of the problem at hand.

With a complex problem, for example, it may be possible to split the problem into separate smaller problems. Each of these may be solved, coded, assembled and tested by a different person or group of persons. Each of these separate problem solutions may be considered a subprogram or subroutine; when combined or <u>linked</u> by pseudo instructions, these form the whole program or routine. Or, there may be a main program/routine which calls various subprograms/subroutines during its execution.

The distinction between these terms is an abstract concept, depending entirely on the way the programmer defines and codes his problem, using pseudo instructions which define program/subprogram boundaries, communication areas and linkage points.

9.1

ASSEMBLER

CONTROL

These instructions essentially define a set of instructions as a separate entity, a program. They also provide information to the Assembler about the program being assembled: whether it is absolute or relocatable, for example.

The label field of this class of pseudo instruction is ignored by the Assembler in all cases.

9.1.1 NAM

The NAM pseudo instruction defines a relocatable program.

Operand

On Code

1	<u> </u>
NAM	[name]
name	One to five alphanumeric chaters; the first must be alpha
	or a period. This name is pr

One to five alphanumeric characters; the first must be alphabetic or a period. This name is printed on the output listing. If omitted, remarks must be omitted also, or they will be interpreted as the name.

If a program is to be assembled in relocatable form, the NAM statement must immediately follow the ASMB control statement (see Section 11.1). Only statements consisting entirely of comments (* in column 1) and/or an HED pseudo instruction may intervene.

When a NAM instruction is encountered, the program location counter is set to zero. The first instruction requiring memory space following the NAM is assigned relative location zero; the second, relative location one, and so forth.

,		Lab	el	5			Оре	rati	ion	11	,				0	pera 15	nd				20	,					25					30					35					40		Con	men	ıts	45					50		
Α	S	٧	ΙB		Ţ.	T			Г	Γ	T	T					Γ	T		T		T	I	T	T																								П					
Γ	Γ	Γ	Ī		T	ı	V	A	7		ŀ		3	R	Ť	Ŋ	Γ	T		Γ	T	Ī	1	4	E		Р	R	0	G	R	Α	M		L	0	С	Α	Т	I	0	N		С	0	U	N	Т	Ε	R		1	s	
Γ	Τ	Γ		Г	T	Ī		D	A	Ī	-	\neg	M				Ī	Ī	T	T	T	1	S E	=	τ		Т	0		R	Ε	L	Α	Т	I	٧	Ε	Г	L	0	C	Α	T	1	0	N		z	Ε	R	0			
Γ	T			Γ	T	ŀ	X	0	R	T	1	N	Α	s	K	I	Ī	Ī	Ī	Ī	T	F	- (וכ	R		Т	Н	Ε		L	D	Α		Ε	M	υ		I	N	S	R	U	С	Т	I	0	N	П	1		F	0	R
	Γ				T	Ī	s	T	A	Ţ	1	٩	В	L	Ε		Γ	Γ	T			Ī	Г	+	E		X	0	R		M	Α	s	ĸ	ı		I	N	s	Т	R	U	С	T	I	0	N	,		Ε	Т	С		
	Ī			Γ	T	T				T	T	1					Ī	T	T		T	T	1	•																														
	T	Γ		Γ	Τ	T				I	T	1				Γ	Γ	Γ	F	I	T	T	T			1												Γ																
	Γ	I	Γ	T	T	١				Ī	T	1					Γ	T	T	I	T	T		1																								Γ		Γ				

9.1.2 ORG

ORG defines the origin address of an absolute program, or the address at which portions of absolute or relocatable programs are to begin.

Op Code	Operand
ORG	m

m

When ORG is used to define the beginning of an absolute program, m is a decimal or octal integer specifying the initial setting of the program location counter. When ORG is used to define a beginning address of a portion of a relocatable program, m must be a program relocatable expression; for a portion of an absolute program, any expression. Any symbols used in an expression must be defined in the coding previous to the ORG.

All instructions requiring memory space following an ORG are assigned consecutive addresses starting with the value of the operand. If used to define the origin address of an absolute program, ORG must immediately follow the ASMB control statement (see Section 11.1). Only statements consisting entirely of remarks (* in column 1) and/or an HED pseudo instruction may intervene.

	L	abe	ı	5		Ор	erati	on	10				•	Эре	rand 5				2	10					25					30					35					40		Co	nmei	nts	45					50	
J	S	M	В	Ì					Ĺ	Γ	I	Τ	T	T	T			T	T	T	T				Ī	Γ														٦											Γ
T	1					Ó	æ	G		2	¢	ø	ı	a l			T	T	T	ŀ	Т	Н	Ε		Ρ	R	0	G	R	Α	М		L	0	С	Α	Т	I	0	N		С	0	U	N	Т	Ε	R		I	5
I	T					L	D	Α		S	Δ	N	1	T	T		T	I		1	S	Ε	T		T	0		2	Ø	Ø	Ø		(0	С	T	Α	L)	,		1	M	Ρ	L	Y	I	2	G		
T						Α	D	Α	Γ	c	Δ	T	•	T	T	T	T		T	ŀ	T	Н	Α	T		Α	T		T	H	Ε		L	D	Α		s	Α	M		I	N	s	Т	R	υ	С	Т	I	0	1
Ī	1					Ĭ			Γ	Γ	Γ	T	T	T	T		1				I	s		Α	S	s	I	G	Ν	Ε	D		Α	В	s	0	L	U	T	Ε		L	0	С	Α	Т	I	0	N		
Ī							•			Γ	Γ		Ì	T	T	1	1	T	T	1	2	Ø	Ø	Ø	,	Г	Α	D	Α		С	Α	Т		Т	0		2	Ø	Ø	ı	,		Ε	T	С					
Ť	1				1				Г		Γ		T	T	1	1	1	1	1	1					_	Г														٦		Ì									İ
1	S	М	В						Г		T	T	Ţ	T	1	1	T	T	T	1	1				_	Г														٦											İ
T						N	۸	Ý		P	F	ķ	į		3	1			T	Ť	T	Н	Ε		F	I	R	s	T		Α	D	Α		Р	L	С		I	N	S	T	R	U	С	T	I	0	N		Ī
T	1			٦	_		D			Q	1	Τ	T	T	T	T	1	Ţ	T	1	A:	S	s	Ι	G	N	Ε	D		R	Ε	L	A	T	I	٧	Ε		L	0	С	Α	Т	I	0	Ν		1			ľ
1	I	R	s	Т		A	D	A	Γ	P	L	. 0	:	T	T	T	Ī		T	T	(0	С	T	A	L)	-	-	T	Н	Ε		L	D	Α		Α	T		F	0	L	L	0	W	I	N	G		ľ
Ť	1			٦		s	Т	Α	Γ	Q	2	T	T	T	1	1	T	1	T	ŀ	T	Н	Ε		0	R	G		Ρ	S	Ε	U	D	0		I	s		Т	Н	Ε	N		Α	s	S	I	G	N	Ε	1
t	1			1	1	O	R	G					ď,		ı		7	1	T	1	R	Ε	L	Α	Т	I	٧	Ε		L	0	С	Α	Т	I	0	N		1	Ø	Ø		(0	С	Т	A	L)		ľ
T	1			٦		L			•	A	-	-	T	T	T	Ī		1	T	T	1			П																1											Ī
t	7			7	7			_	T	T	T	T	†	+	†	+	+	T	†	†	7	7		П	_	Г			_		П		7		٦			٦		7	_					П		П	П		r

9.1.3

ORR

ORR resets the program location counter to the value existing when an ORG or ORB instruction was encountered.

Op Code Operand (not used)

More than one ORG or ORB statement may occur before an ORR is used. If so, the program location counter is reset to the value it contained when the first ORG or ORB of the string occurred.

Γ,	ı	abe	ı	-	-	Ope	atio		10				0	pere					20					25					20	_				35				40		Cor	nmer	nts	45					50		_
Δ	s	м	R	Ň	Т	Ţ	T	T	٦			Γ	Γ	ľ	Ť	Т	Τ	Τ	20	Г	Γ	Γ	Γ	[Г		Г	Г	30	П			П	Ť	Т	Τ	Γ	Π	П				1	П		П	П	Ĩ		7
F	J		٦	H	+	N	4 1	1	1	P	т	N	H	t	t	t	t	t		Ŧ	Н	F		9	-	Α	D	т	Н	L	n	^	Н	T	N	+	T	N	s	т	R	11	C	т	T	o	N		I	
0	Т	^	D	+	۲,	+	ביייי אוכ	+	-	-	_	м	-	-	+	t	+	-	H	<u> </u>	⊢	-	T	+-	-	E	├	-	_	_	_	_	-	ï	+	+-	-	_	С	_	_			\perp		1-1	E			
۲	•	_	-		ť	_	_ F	-	1	-	_	141	┝	H	+	+	+	+	-	⊢	Н	-	-	-	-	Α	-	-	-	T		-	-	PL	-	+	-	_		_	_			T	_	0	-		I	
Н	Н		_	Н	_	_	_	-	+		_	_		H	+	+	╁	+	-	-	-	-	-	-	-	+-	-	-	$\overline{}$	_	_								C							+	+	-	1	3
Н	H	_		Н) F	:-Ы:				S			+				H	_	+	_	_	_	•	E	υ	-						ΙŅ			+		_	_	-		_	-		2	+-+	-	\dashv	4
H		_	_	Н			1								1	1	×	8	L	i.	-	-	-	A	-	+	·		_	Н	-	-	\rightarrow	RF	-	\leftarrow	N	-	\vdash	-	-	-	-	-	0	-	\vdash	\dashv	\dashv	-
S	Т	A	ĸ		_	-	Γ/	-				L			╀	+	+	+	-	-	-	S	-	-	S	+-	├-	Н	-	-	-	-	\rightarrow	GF	+	+	-	_	_	-	-	-	_	0	-	Н	H	-	4	4
Н		_		\sqcup	-+	-)	+				L			1	Ļ	1	+	ļ.	_	-	-	-		_	R	-		0	\vdash	-	Н	-	-	/ A	+-		_	_	I	-	-	-	Α	-	Щ	Н	_	4	_
Ц		_	L	Ц			Γ/		1	Q	P	L	С	+	1	1	Ļ		L	 -	₩	-	-	R	╄	+-	├—	Н		-	-	-	-	- :	+-	+	+	-	_	,	-	-	-	В	-	-	Α	-		_
Ц				Ц	-		ě						L	L	L	L	L	1		I	S	ŀ	A	S	S	I	G	N	Ε	D		R	Ε	卢	١	I	٧	Ε		L	0	С	Α	T	I	0	N		3	-
Ц					_	-+) E	-	_	_		Ν	<u></u>	L	L	L	L			L			L	L	L	L								l		L	L													_
Ц			L	Ц	1	4) E	3		D	0	G	L	L	┖	L	L	L	L	L	L	L		L	L	L				L			Ш	\perp	L	L	L	Ц												_
Ц				Ц	1	1	•	1						L		Ĺ	L								L									┙																_
							•																					-						1										. !					.	į
							•	T								-																		T		l								П						
A	s	M	В				T	T							T	Ī									Γ									T		Γ								П		П				7
					1	V	AN	И	1	R	T	N	2		T	Ī	T	T		Т	Н	Ε		S	Т	A	R	T		L	D	Α	П	R/	۱L	P	Н		I	N	s	Т	R	U	С	Т	I	0	N	7
s	T	Α	R	Т			D	۸	1	R	Α	L	P	۲	i	T	T			I	S		Α	S	s	I	G	N	Ε	D		R	Ε	L	T	I	٧	Ε		L	0	С	Α	Т	Ι	0	N		П	7
s	Т	0	R			ΔI	5	A		Т	0	M			T		T			z	Ε	R	0		Г	R	Ε	L		L	D	В		s ·	Γι	ī	I	s		Α	s	s	I	G	N	Ε	D		П	7
			Г		j	Ы	٧.	3		S	ī	O	R	ļ,	h	ŀ	ı	3		R	Ε	L	Α	T	I	ν	Ε		L	0	С	Α	Т	I) N	ī	ī	6		(0	С	T	Α	L)			П	7
R	Ε	L	T	П	Ť		DE	-				U		ľ	T	T			T	₩	+-	D	+-			В				м		-	-	Εl	-	+	I	v	Ε	_	-	-	-		-	+-+	Ó	N	П	7
Г			T		1	Α	D	зİ	-+	_	-	N	+-	T	t	t	t	T	T	3	3	T	(o	+-	+-	-	L)	T.	Ė	-	н	-	+-	R	R	Н	I	-	-	-		₩	-	Т	I	o	N	1
-		_	t	H	_		2		_		-	-	٠.,	i			1	T	T	-	+	+-	+-	T	+	+	+	Н	-	Ė	Р	-		GF	+	+	+-	\vdash		<u> </u>	-	-	-	0		+	H		À	┪
r	H	-	T	H	-		D			90	X	М		۲	Ť		1	†	T	-	ļ.,	-	Η.	╌	4-	R	₩	+-	0	-		Н	-	-	1 4	+	+	-	-	-	T	-	-	A	\vdash	-	H		П	┪
H	H	-	+	Н			D	_	_	_		υ	-	1	+	$^{+}$	$^{+}$	+	+	-	+	+-	+-	R	-	+-	+	Н	-	₽-	L-	_	-	s.	_	+-	R	\vdash	-		-		-	-	-	Ε	D			\dashv
H	\vdash	-	╁	Н	_			-	\dashv	ř	۲	۲	F	+	+	+	+	+	+					Ε			+-	T	-	╄	-	+	-	+	-		S	_	-	-	-	-		-	E	+	+	\dashv		\dashv
\vdash	-	-	╁	H	-		T .	-	-	-	_	M	1	١.	+	+	+	+	+							v	+	+	-	_	_	_		I		_	2	-	٣	٦	3	1	0	4	-	۲	H		H	\dashv
H	-	-	+	Н	-+	\rightarrow	V	-		R			1	ť	+	+	+	+	+	۲	-	1	A	+	╀	٧	۴	+	۲	۲	٦	A		+1	יוע	+	1	ŀ	\vdash	-	\vdash	-	-	\vdash	+	\vdash	Н	Н	-	4
\vdash	L	-	+	Н	\dashv	٦	VI	4	-	۲	C	L	╀	+	+	+	+	+	Ͱ	H	+	\vdash	+	+	+	+	\vdash	+	_	H		+	\vdash	+	+	+	+	\vdash	\vdash	_	-	-	-	H	-	\vdash	H	H	H	\dashv
L	L	-		H	\dashv	4	7	4	_	┞	-	-	+	+	+	+	+	+	+	╀	+	+	-	1	╀	+	\vdash	+	<u> </u>	\vdash	-	-	H	4	+	+	+	H	L	-	-	-	 -	\vdash	-	+	\vdash	Ц	-	-
H	-	L	1	H	\dashv	-	+	4	_	L	-	+	+	+	+	+	+	+	+	╀	H	+	+	+	+	+	\vdash	+	-	╀	L	┝		+	+	+	\vdash	L	H	-	-	L	-	\vdash	-	+	-	Н	H	4
L	L		L	Ш	Ц			┙		L		L	L				\perp	L		L	Ĺ	L	L	L	L	_	L		L	L	L	L.		\perp	L			L	L	L		L		L	_	Ļ	L	Ш	乚	ᆜ

9.1.4

ORB

ORB permits the assignment of a portion of a relocatable program to the base page.

Op Code Operand (not used)

The ORB statement requires no operand; the assignment of base page locations is made by the Assembler. All statements that follow the ORB statement are assigned contiguous locations in the base page; this assignment terminates when an ORG, ORR, or END statement is encountered.

For example:

1	-	Lab	el		5	0	era	tion	1	0				,		rand				2	0					25					30					35					40		Co	nme	nts	45					50		
Α	s	N	١E	3 ,				T	I	T				T	T	T	T	T		T	l	. [5	Α		s	Т	Α	R	1	I	S		Α	s	s	I	G	N	Ε	D		R	Ε	L	Α	Т	I	٧	Ε	П		_
I					1	N	Δ	N	ı	1	R	T	N	13	5	T	T			T	L	_ ()	С	A	T	I	0	N		Z	Ε	R	0			T	Н	Ε		0	R	В		С	Α	υ	S	Ε	s	П		
I			I			L	D	Δ	I	1	s	T	Δ	F	₹	T					ī	ī	4	E		١	Ø	Ø		S	T	0	R	Α	G	E		L	0	С	Α	T	I	0	N	s		Α	N	D			
								Δ		1	R	E	L		I	I	1				٦	Г	1	Ε		D	Ε	С	Ι	M	Α	L		١	Ø		G	E	N	Ε	R	Α	T	Ε	D		В	Y		T	н	Ε	
				I	I	Ö	ř	8		I				I	Ι	I			\Box	T	I	C I	V	Р	υ	Т		В	s	S		١	Ø	Ø		Α	N	D	-	T	Ε	N		D	Ε	С		1	Ø		\Box		
I	N	P	l	- ار	Т	В	S	S	1		I	Ø	Ø	5]	[V	s	T	R	υ	С	Т	I	0	N	S		T	0		В	Ε		Α	s	s	I	G	N	Ε	D		С	0	N	_
T	Ε	١		I	I	D	E	C	I		١	Ø				T					7	٦ 1		G	υ	0	υ	s		L	0	С	Α	Т	I	0	N	S		I	N		τ	Н	Ε		В	Α	s	Ε			
T				T	T	0	F	f	į	1				T	T	T	Ī				F	> /	1	G	Ε			W	Н	Ε	N		T	Н	Ε		0	R	R		I	S		Ε	N	С	0	U	N	T	E	R	_
Ţ				T	T	S	T	Δ	V	1	R	E	L		۱	I				T	E	E)	,		Т	Н	Ε		Р	R	0	G	R	Α	M		L	0	С	Α	Т	I	0	N		С	0	U	N	Т	Ε	R
Ī			T	T	1	Α	L	F	Ţ	,	Α	L	F		Ī	1	T			T	1	[]	S		s	Ε	Т		Т	0	-	Т	Н	Ε		V	Α	L	U	Ε		Ι	T		Н	Α	D		В	Ε	-		
I			T		1	A	N	C	T	1	M	Α	S	1	(1	1	T		T	F	-	וכ	R	Ε		T	Н	Ε		0	R	В	,		Α	N	D		S	Т	Α		R	Ε	L	+	١		Ι	S		
T			T		1		T				R	E	L	. 1	۲ 2	2	T	T	T	T	1	1	3	s	I	Ġ	N	Ε	D		R	Ε	L	Α	Т	I	٧	Ε		L	0	С	A	Т	I	0	N		2		T		
I						O	F	e		I				I							7	F	1	E		N	Ε	X	Т		0	R	В		C	Α	U	S	Ε	S		T	Н	Ε		0	С	Τ	Α	L		7	7
M	Α	S		<		0	C	T	T	I	7	7		T	T	T	T	T	T	T	T	3 1	Ξ	N	Ε	R	Α	Т	Ε	D		В	Y		M	Α	S	K		0	С	Т		7	7		т	0		В	E		
I						Ö	F	F	į	I				T	T			I	T		5	3	Γ	0	R	E	٥		Α	F	Т	Ε	R		Т	Н	Ε		D	E	С	I	M	Α	L		١	Ø		Ι	N		
						L	D	Δ	Ī	I	F	I	1	E							Ī	ΓĮ	4	Ε		В	Α	S	Ε		Ρ	Α	G	Ε			T	Н	Ε		0	R	R		С	Α	U	s	Ε	s	T		
Ī					I		•		I					Ī		1					ı	_ [٥,	Α		F	I	N	Ε		Т	0		В	Ε		Α	S	S	I	G	N	E	D		R	Ε	L	Α	T	I	٧	E
			I		1		•		I					I			I			Ţ	l	-()	С	Α	T	I	0	N		6																						
T			T		I			Γ	Γ					T	T	Ī		T			T		T																												T		_

9.1.5 END

END signifies the end of source language coding; the Assembler terminates each translation pass for a program upon encountering this instruction.

Op Code Operand [m]

m name appearing as a statement label in current program. If specified, it identifies the location to which the BCS loader transfers

control after a relocatable program is loaded. A NOP should be stored in this location as control is transferred to this location by the loader with a JSB instruction.

If the operand field is blank, the remarks field must be blank also; otherwise, the Assembler attempts to interpret the first five characters of the remarks as the transfer address symbol.

For example:

_		Lab					200	atio	_	_		_	_	_	0~	rano	_						_				_																	_						_				_
1			··	5	_	`		0.10		10		_		_		15					20			_	_	2	5_		_		_	30					35					40		С.	mme	nts	45					50	_	
A	s	M	В	١.	1	.].						L		1																																								
			T	I	T	r	V	41	N		Ρ	R	C)	3	I									T	T	I		1																	Γ		П		П	П	П		
V	Α	L	l	E	:	C) l	E (3	5	T	1	1	1								T	T	T	T	T	1	1														Г		Г	T	П		П	٦	٦	П	_
s	Т	0	F	E	:	E	3	S	s		5	0	T	T	1	1						Г	Г	T	Ť	T	T	T	1	1												П				Г	Γ		7	П	1		П	
	Г		T	T	T	T	+	•	1		Г		T	Ť	1	7		1	1			Г	Γ	T	T	T	T	T	1	1	1											П			Г			П	7	П	T	T	П	_
	Г		T	T	T	Ť	Ť	•	1				T	Ť	1	1			1					T	T	T	t	1	1	1	1											П									7	1	П	_
	Г		T	T	T	T	1	•	1				T	T	1	1			1	1					Ť	T	†	T	1	1																	r	П	1		7		П	_
М	Α	S	K		T	1	0	c -	т		1	7	7	•	7	7	7			1		L	0	C	Α;	7	1	[וכ	N		в	Ε	G	I	N		(Ι	D	Ε	N	Т	I	F	I	Ε	D	7	В	Y	1	П	_
В	Ε	G	I	1	1	١	1) I	Ы					T	T	1	1	1	٦			Ε	N	C)	I	1	N:	3	T					I						s							0		I	T	I	0	N
	_		T	T	Ť	l		5	A		V	Α	L	. 1	ار	E	1	1		1		Α	T		W	11	1	I (21	Н	1	М	Α	С	Н	I	N	Ε	_	Ε	X	Ε	С	υ	Т	Α	В	L	E	П	C	0	D	_
	Г		T	T	Ť	-	-+-	5	-		I	N	F	,	T	7		1		1			N		;	Ε	3 1	ΞC	3	I					T													R		W				
	Г		T	T	T	T	1	•	1					T	1	7			1	1		N	0	T	1	٧	7	[5	3 1	Н		Т	0		T	R	Α	N	s	F	Ε	R		С	0	N	T	R	0	L	T	Т	0	
			T	T	t	T	1	•	1					T	T	7		7	7			V	A	L	. U	E	1	,	1	S	I	N	С			Т	Н	Ε			Ε			M	Α	L		3	5	П	I	N		_
			T	T	T	T	T	•	1				Γ	T	T	7			٦			T	Н	Δ	T	T	Į		0	C,	Α	Т	I	0	N		1	S		N	0	T		Ε	X	Ε	С	υ	T	Α	В	L	Ε	
	Г		T	T	Ť	1	3	Г	в		s	Т	Δ	ı	₹	7	Ì		1					T	T	T	Ť	1	1	T	7							П						Г		Γ			7	П	T	1	П	_
	Г		T	Ī	Ť	1)	۷I	Р		В	Ε	G	;	[]	N	,	I				T	Н	E		J	ı	MF	>	1	В	E	G	Ι	N	,	I		I	N	s	Т	R	υ	С	Т	I	0	N	П	T	1	П	
	Г	Г	T	T	T	1	1	¥.	٥		B							1				R	Ε	1	·l	F	r I	V S	3						R				T	0		Т	Н	Ε		L	0	Α	D	Ε	R			_
٦		Г	T		T	T	Ī	Ī	1	_	Γ		ľ	T		1								Γ	T	T	T		T	T					1				,				٦,								7			_

9.1.6 REP

The REP pseudo instruction causes the instruction immediately following the REP to be repeated a specified number of times. REP may be used only when the source program is translated by the Assembler provided for 8K or larger machines (8, 192-word memory or larger).

Label	Op Code	Operand	Comments
	\mathbf{REP}	• n	

n any absolute expression, specifying the number of times the instruction following the REP is to be repeated. If symbolic terms are used, they must be defined in the source program previous to the REP.

A label, if used, is assigned to the first repetition of the instruction following the REP. A label should not be specified in the instruction being repeated, since it would not then be unique.

An REP pseudo instruction followed by another REP pseudo instruction is an error; the Assembler issues a diagnostic message and no repetitions occur.

REP may not be used to repeat comment lines.

Example:

		Labe	ı		Op	erot	ion				0	erano
1			_	5	 _			10		_	 _	15
									l			
Α	F	Т			R	E	Р	Γ	4			
					D	Ε	С		4	5		
		_	$\overline{}$		Г	Г		1	Г			

would be translated as:

AFT DEC 45 DEC 45 DEC 45 DEC 45

9.1.*7* IFN/IFZ

The IFN and IFZ pseudo instructions cause the inclusion of instructions in a program provided that either an 'N" or "Z", respectively, is specified as a parameter for the ASMB control statement. The IFN or IFZ instruction precedes the set of statements that are to be included. The pseudo instruction XIF serves as a terminator. If XIF is omitted, END acts as a terminator. IFN and IFZ may be used only when the source program is translated by the assembler provided for 8K or larger machines.

Label	Op Code	Operand	Comments
	IFN	All source lang	uage statements
	•	appearing betwe	een the IFN and
	•	the XIF pseudo	instructions are
	•	included in the	program if the
	XIF	character ''N'' i	s specified on
		the ASMB contr	olstatement.

IFZ	All source language statements
•	appearing between the IFN and
•	the XIF pseudo instructions are
•	included in the program if the
XIF	character "Z" is specified on
	the ASMB control statement.

When the particular letter is not included on the control statement, the related set of statements appears only on the Assembler output listing.

Any number of IFN-XIF and IFZ-XIF sets of coding may appear in a program, however, they may not overlap. An IFZ intervening between an IFN and XIF (or vice versa) results in a diagnostic being issued during compilation; the second pseudo instruction is ignored. When both pseudo instructions are used in the program and both characters are entered on the control statement, the character that appears last determines the set of coding that is to be included in the program; both sets may not be selected in the same assembly.

9.2 OBJECT PROGRAM LINKAGE

These pseudo instructions establish "links", or means of communication, between a main program and its subprograms or between several subprograms which are to be run as a single program.

Labels may be used, but are ignored by the Assembler. The operand field is usually divided into many subfields, separated by commas. The first space not preceded by a comma or left parenthesis terminates the entire field.

9.2.1 COM

The COM pseudo instruction reverses a block of storage locations which may be used by several relocatable subprograms.

Op Code	Operand
COM	$name_1[(size_1)] [, name_2[(size_2)],$
	\dots , name _n [(size _n)]

Op Code Operand

namei

Each name identifies a segment of the block of common storage for the program in which the COM appears. This name may be used in the operand field of the DEF, ABS, EQU pseudo instructions, or any Memory Reference instruction. When used, it refers to the first word of the segment.

sizei

A decimal or octal integer specifying the size (in words) of the related name portion of the block. If size is omitted for a name, one word is allocated.

To refer to the common block, other subprograms must also include a COM statement. The segment names and sizes may be the same or they may differ. Regardless of the names and sizes specified in the separate subprograms, there is only one common block for the combined set.

As a simple example, suppose that two subprograms are to use the same data which is read into the computer from an external device. The data consists of names of employees at a company.


These names are read one at a time into a common area. One subprogram refers to the whole name, including the last name, first name, and middle initial. Another subprogram refers to these separately. This could be coded as follows:

,		Labe	1	5	_	Ор	erat	ion	10		_		01	eran	nd				20
-	L			4		A.	^	М	L	6	9	P	D		L			L	H
	7	5		1	-	0	-	T		7	-	_	ĸ	-	-	-	-	-	H
_	-		H	\dashv	-	_	•	-	H	L	-	_	-	-	H				
						¢	0			N	A	M	E	1	2	9)		
T	Ε	N	Н	4	_	D	Ε	С	L	1	Ø		_	_	L	L	L	_	
_	H	H	H	-	_		•	-	\vdash	L		-	-	-	H	-			
							•												

		Labe	1			Op	erat	ion					0	perar	nd																			
1	_			5		-	_		10	_	_	_	_	15	_	_	_	_	20		_	_		25	_	_	_	_	30	_		_	_	Ť
-	H	-	-	Н	+	N	Α	М	-	s	В	Ρ	R	2	-		-	-	-	H	_	_			-	-	-	-	-	\vdash				1
						Ċ	Ö	м		L	٨	S	Ť	ţ		4	١		f	1	Ŗ	S	Ŧ	ĺ		4	ì		M					İ
T	w	Ε	N			D	Ε	С		2	Ø																							
N	Α	s	κ			0	С	Т		7	7	7	7																					
							·		L	L	L				L			L			L				L						L			
																																L		
																Γ																-		

Any number of COM statements may appear in a subprogram. Storage locations are assigned contiguously; the length of the common block is equal to the length of all segments named in all COM statements in the subprogram.

Example:



	Lab	el			Op	erati	ion					(Open																												Cor	mei	nts							
г	т	_		П	_		_	10	т-	Τ-	_	_	1	+	_	_	_	T ²	<u> </u>	_	_	-	-	25	_	_	_	_	30	_	_	_	_	35	_	τ-	τ-	_	40	_				45		_	_		50	_
L	1		L				L	L	L	L	L	L		1	1	L	1	1	1	1					L	L	L	L		L	L		L		L	L											L	Ш		L
					N	Α	М						3 2			1		1	1	1	1														l														ļ l	١
	Ī	Ī			¢	0	М		A	A	V	d	ı	1	١,	ŀ	ij		ı		2	ı		A	A	b	ı	ŧ	3	١																			П	
Ĺ		I	L			•						I	I	I					I																															
_		L			L	\cdot		L	L	L	L	l				1			1					L	L		L	L			L			L	L	L		L		L										L
L						·		L		L	L	l		1		1			1						L		L					L	L		L	L				L					L					L
					ڀ	D	Α	L	A	Δ	C	Н	1 2	2					l	_ (0	Α	D	S	L	Α		W	I	Т	Н		2	N	D	L	W	0	R	D		0	F		s	Ε	G	M	Ε	ľ
						٠								1					1	Α	Α	D	,		7	T	Н		W	0	R	D		0	F		С	0	M	M	0	2		В	L	0	С	K		L
						·		L	I																																									
						·																																												
Ī	T	Т	T	Г	Ε	N	D	Γ	Τ	T	T	T	T	T	T	T		1	T						Γ		Γ	Τ	Γ	Γ		Γ	T	T	Γ	Γ									Г			Γ		Γ

Organization of the common block:

PROG1 Segment Name	PROG2 Segment Name	Common Block Location
ADDR1	AAA	Relative Location 0
	4.45	1
	AAB	2 3
	AAD	4
ADDR2		5
		6
		7
		8 9
ADDR3		10
		11
		12
		13
ADDR4		14
ADDR4		15 16
		17
		18
		19

The first common length declaration processed by the BCS loader establishes the total common storage allocation. Subsequent programs must contain common length declarations which are less than or equal to the length of the first declaration.

The loader also establishes the origin address (common relocation base) of the common block; the origin cannot be set by the ORG or ORB pseudo instruction. All references to the common area are relocatable.

9.2.2 ENT

ENT defines entry points to the program or subprogram.

Op Code	Operand
ENT	$\mathtt{name}_1[\ \mathtt{,name}_2,\ldots,\mathtt{name}_n]$
name	Each name is a symbol assigned as a label for some instruction in the program.

Entry points allow another subprogram to refer to that specified point in the subprogram. A maximum of 14 entry points may be specified for a subprogram. Symbols appearing in an ENT statement may not also appear in EXT or COM statements in the same subprogram.

9.2.3 EXT

EXT defines external points, labels in other subprograms referenced in this subprogram.

Op Code	Operand
EXT	$\mathtt{name}_1[\ ,\mathtt{name}_2,\ldots,\mathtt{name}_n]$
name	Each name must be defined as an entry point in some other subprogram.

The names defined in the EXT statement may be used in Memory Reference instructions and the EQU and DEF pseudo instructions. An external symbol must appear alone in a Memory Reference instruction; it may not be in a multiple term expression or be specified as indirect. References to external locations are processed as indirect addresses linked through the base page in a manner similar to that described in Section 5.1.2.

Example:

,	-	Lab	el				Ope	rati	on	••				(rond					~					_	۰.					~~						_			-	••		Co	nme	nts	.,								-
Ť		Γ	Т	T	T	Ti	M	Δ	M	10	Р	P	0	10			T	Т	П		20			Τ	T	Т	25			Г	_	30	Г	Г	Т	Γ	35	Г	T	Г	Г	40			Г		45	Т	Т	Т	Т	50	T	Ţ	٦
	_	0	L	+	+	+	-+	-+	_	_	ŀ	-	ř	+	+	7	+	+	1	-	-	┝	-	t	+	+	+	Н	_	H	H	H	H	-	\vdash	H		┝	+	+	-	H	H	-	H	-	-	╁	╁	┝	╁	H	+	+	┪
M	A	3	1	+	+	4	9	s	3	H		L	╀	+	+	+	+	+	-	-	_	L	H	+	+	+	-	Н		L	-	-	L	L	-	┝	-	H	+	-	L	_		L	L	-	-	⊢	⊢	┝	╀	┡	╀	+	4
4		L	1	1	4	4	4	•	_	L	L	L	L	1	1	4	4	4	_			L	L	1	1	4				L	_	_	L	L	L	L	L	L	Ļ	_	L		L	L	L	_	L	L	L	L	↓_	Ļ	╀	1	4
			L	1	1	1		٠			L		L	1	1	1	1	1				L	L	L	1	1				L		L	L			L		L	L		L					L	L	L	L	L	L	L	L	1	_
						1	١																																									ı					l		į
		Γ	Γ	T	T	li	Ε	N	T		c	N	S	k	r	J	A.	A	S	K		Г	Γ	Τ	T											Γ		Γ			Γ			Г				Γ	Γ		Γ	Γ	T	Τ	7
С	N	s	T	•	1	i	В	s	S			7		Ϊ	T	Ī						Γ	T	T	T	1									T	Γ	T	T	Г	T			Г	Γ		T	Г	Γ	Г	Ī	T	T	T	Ť	7
	H	Ť	Ť	Ť	t	1	E	S X	Ŧ		u			1	di			s	T	Α	R	ï	t	T	†	7		Г		Г		Г	T	T	T	T	T	T	T	T	T		m					T	T	T	T	T	t	Ť	7
В	F	G	T		J			0		۳	۳		۳	Ť	7	7	-	7	-		***	-	٢	t	+	+	_	Н		\vdash		Т	H	H	t	t	\vdash	t	t	T			H	H	-	T	Ė	t	t	t	t	t	t	t	7
H	F	۲	+	+	7	+;	-	D		┝	١,	^	M	١,	١.	+	+	+	-		-	┝	t	+	+	+		-	-	-	-	-	┝	H	+	+	+	H	+	-	┝	-	-	-	-	+	╁	╁	╁	╁	+	+	$^{+}$	+	╡
Н	┝	┝	+	+	+	+	\rightarrow	-		⊢	-	+	+	+-	-+-	+	+	+	-	-	_	١.	١.	1				H			L		Ļ	_	-	_	L	+	+	_	_		L	_	_	_	L	Ŀ	_	Ļ	+	_	۱,	+	4
Ц	L	L	+	4	4	4	5	T	A	L	M	Α	5	1	4	4	4	4	_		_	J			4						D	-			A					R									E	U		T	-	-	4
	L	L	1	1	4	4	_	٠		L	L	L	L	ļ	1	1	1	_					١		1	P	R	0	G	Α	,	L	В	U	T	1	A	F	E	L	Α	С	T	U	A		L		+	L		C			닠
Ш	L	L	L	1	1	\perp		٠		L	L	L	L	1		1						T	-	-	וכ	-	-		-	N	-				G					Ε						+-	+	E	+	L	-	R	E	:	_
					١	-				l						1						D	E	: 1	F	I	N	E	D		A	S		Ε	X	T	Ε	R	N	A	L	S		Ι	N		P	R	O	G	Α		1		
	Г	Γ	T	T	1	1	J	S	В		S	T	Δ	\ F	₹.	Т						A	1	1	ס		E	N	T	R	Y		P	0	I	N	T	S	;	T	N		Р	R	0	G	В	Ι.	Г		Г	Г	T	T	-
П	Γ	T	T	Ť	1		L	D	Α	Γ	J	Δ	N	A	A		1					T	T	Ť	1					T			T			T	T	T	T	T			Г	Г		T		T	T	T	T	T	Ť	T	7
Н	H	t	t	+	1	1	T			T	t	t	t	+	1	1	+		-	_	-	t	t	†	+	1		H	r	t	T		t	t	t	t	t	t	†	t	t	T	H		-	t	t	t	+	t	+	t	†	+	+
Н	┪	+	$^{+}$	$^{+}$	+	+	-		-	╁	+	t	t	$^{+}$	+	+	+	-	-	-	\vdash	t	+	+	+	-	-	┝	H	t	+	H	H	t	+	+	+	t	+	+	+	H	\vdash	H	H	H	+	+	+	t	+	+	t	+	4
\vdash	H	+	+	+	+	+	-	•	H	Ͱ	╁	+	+	+	+	+	+	-		H	\vdash	╁	+	+	+	-	-	\vdash	H	+	+	-	╁	H	+	+	+	+	+	+	+	H	┝	H	H	+	H	+	+	ł	+	+	+	+	4
H	1	+	+	+	4	4	_	_	L	┞	L	1	ŀ	+	4		-	-		-	L	╀	+	+	+	-	<u> </u>	H	-	-	\vdash	-	\vdash	+	+	+	+	+	+	+	+	-	L	-	-	\perp	+	╀	+	+	+	+	+	+	4
L	L	L	\perp	1			E	N	D	L	В	E	. 0	. اِدَ	L	N				L	L	L	L	1	\perp		L	L	L	L	L	L	L	L		L	L	L	1	L		L	L	L	L	L	L	L	L	L	L	\perp	1	\perp	_

Ι,		Lgb	el		_	0	perc	tio		10	_	_		(rano	1			_	20					25	_			_	30					35			_	_	40		Co	nmei	nts	45		_			50	_	_
Ė	Г	Г		T	T	N	I	N	_	_	Р	R	0	G	-		1				20	Г	Г	Τ	Γ	25	Г				30	П				35			Г	Г	40	П	Г			Ť					٦		
s	Т	Α	R	T	†	N	IC	F	5	1			Ī	t	Ť	1	1	7	_	_	r	r		T		-	T	-			_		1					T		Г		Г	_	Г		r	r		Н				٦
r	T	T	T	Ť	t	L	c	1	1	1	С	N	s	7	г	1					Г	T	T	T	T	T	T	T	T		_	П	7				T			T		Г				r	Г			П		Г	
Г					T	A	C	1	1	1	M	Α	S	H	(Г													П			
Γ				T	Ī	T	•	-	T					T	T					_		Γ		T			Γ																				Г					Г	
Γ		Γ	Γ	T	T	T		T	T				Γ	T	T	1						Γ		T	С	N	s	T	Г	Α	N	D		M	Α	s	K		Α	R	Ε		R	Ε	F	Ε	R	R	E	D		Т	0
							•																		I	N		P	R	0	G	В		В	υ	T		A	R	Ε		Α	С	T	U	Α	L	L	Y				
					I	J	١	1	9				A									L			L	0	С	A	Т	I	0	2	S		I	Z		P	R	0	G	Α			Н	Ε	N	С	Ε				
						E																L			T	Н	E	Y		Α	R	Ε		D	Ε	F	I	N	E	D		Α	s		Ε	X	Т	Ε	R	N	Α	L	S
				I		E	2	d			C	N	5	þ			M	٨	S	K		Ĺ			I	N		P	R	0	G	В		A	N	D		Ε	N	T	R	Y		P	0	I	N	T	S		I	N	
J	A	N	Α	L	_	C	E		=		S	T	Α	F	₹.	T								L	P	R	0	G	A								L					L				L	L						Ц
L						E	1	1	þ						1	1											ŀ																				1					Į	

9.3 ADDRESS AND SYMBOL DEFINITION

Label

The pseudo operations in this group assign a value or a word location to a symbol used as an operand elsewhere in the program.

9.3.1 DEF

The address definition (DEF) pseudo instruction provides the means to define a direct or indirect address.


Operand

Op Code


lname	DEF	m[,I]
	lname	symbol used as an operand of a Memory Reference instruction using indirect addressing.
	m	any address expression valid for type of program being assembled (absolute or relocatable).
	I	indirect addressing indicator. Signifies that the address specified by m is used as an indirect address. (For multiple level indirect addressing).

The Assembler generates a 15-bit address pointing to the location specified by m. This address may be referred to in other instructions by lname.


For example:



The m parameter in the JSB statement may be a symbol which appears as an operand in EXT or COM statements in the same program.




The I option in the DEF statement may be used for multi-level indirect addressing. For example:



The DEF statement allows address modification in relocatable programs. Relocatable programs should <u>not</u> modify memory reference instructions directly, as the example below illustrates.

Incorrect Example:



The "LDTBL LDA TBL" and "TBL BSS 100" instructions are in different pages; therefore, the BCS Relocating Loader provides a 15-bit link address in the base page and modifies the address of the LDTBL instruction to refer to this link address (see arrows). The ISZ instruction, then, erroneously increments the reference to the link address, so that the next time the LDTBL instruction is executed, the A-register is loaded with the contents of the location whose address is contained in absolute location 101.

,		Lab	ei.	5	_	0	pera	tion	10					Ope	rand	_	_		_	20		_		_	25				_	30					35			_	_	40		omn	ents	45					50		_
_	Τ	Τ	Т	Ť	Τ	N	A	M	_	_	X	Δ	1	_	_		T	T	П	٦	Г	Γ	Π	Τ	Ī	T	T	Τ	Γ	Г					Ñ	П	Т	T	Ţ	Ť	T	T	T	Ť	T	Т	Γ	П	٦	Т	_
_	t	t	T	T	T	Ī	1.		t	f	T	Ť	Ť	T	†	+	7	7	1	-	Г	-	T	t	t	t	t	t	T	_					Н		7	7	1	†	†	+	+	t	$^{+}$	+	t	H	\dashv	\top	-
	t	t	+	t	t	H	1.	+	╁	t	t	t	+	+	†	+	+	+	+	-	-	H	H	t	t	+	t	╁	\vdash	-		Н			Н	Н	+	+	+	+	+	+	+	+	+	╁	╁	Н	\dashv	+	-
-	╁	+	+	╁	+	H	1.	H	╁	H	H	t	+	+	+	+	+	+	+	-	_	H	┝	+	t	+	t	+	\vdash	_	-		-	Н	\vdash	Н	+	+	+	+	+	$^{+}$	+	+	+	╁	╁	Н	\dashv	+	-
	L		ı				1			ļ.	8		+	+	+	+	+	+	+	-	_	-	H	╁	╁	╁	H	╁	┝	_	H	_	H	H	Н	Н	+	+	+	+	+	+	+	+	╀	╁	╁	Н	\dashv	+	_
				Ŀ				F						+	+	+	+	+	4	-	-	-	-	+	L	+		+		_		_					_	1	_	+	+	Ļ	+	+	+	-	-			+	_
T	В	L	+	+	╀	R	+	S	╀	Ľ	0	C	4	+	+	4	4	4	4			Н				S					W				-	R					-+-	-	-	טונ	71	F	1	Ε	5	4	_
	╀	L	+	Ļ	Ļ	L	ŀ	L	1	L	L	Ļ	+	4	4	4	4	4	4	_	_	Н		+-				Ε							T	_			В	_	-+	3 1	-	1	\perp	L	1	Ц	_	4	
	L	L	L	L	L	L	Ŀ	L	L	L	L	Ĺ	1	1	1		1											N	T	I	N		-	-	Н	-	-	-+	-	-	3 1	-	-		L						_
							ŀ		1_												Α	D	D	R	E	S	S		Α	Т		L	0	С	Α	Т	I	0	N	1	I	E	L								
L	b	T	В	L	ľ	L	D	Α	Ι	I	Т	В	L	Ι,	, [I										Γ		Ī												T		I	I	T	Τ						
	Γ	Γ	T		Γ			Γ	T	Ī	Γ		T	T	T		1	1				Г		T		Τ		Τ										1	1	T	T	Ī		Τ	Τ		Γ				
	T	Т	T		Γ	Γ			Γ	Ī	T		T	T	1	1	1	7	٦			Г		T	1	T	1	Τ		Г							1	1		1	1	T	T		T		T		\neg	T	-
_	T	T	T	T	T	T	1.	T	t	T	T	T	T	Ť	†	7	1	7	7			Г	T	T	T	T	T	T	1	Г	Г					П		1	1	1	\dagger	Ť	T	T	t	T	T		7	7	
_	t	T	T	T	t	ī	s	Z	t	ī	Т	E	3 1	T	†	T	7	1	7		_	Г	T	T	t	T	t	T	T	-	T						1	1	7	1	1	Ť	T	T	t	T	T	П	7	7	-
-	t	t	\dagger	t	t	f		+	t	f	t	f	Ť	+	†	+	+	+	+	-	H	H	t	\dagger	t	t	1	t	T		\vdash	_					+	+	+	+	+	+	t	t	t	+	t	H	7	+	_
-	t	+	+	t	t	t	١.	t	t	t	t	†	+	+	†	+	+	+	+	-	H	H	H	\dagger	t	\dagger	t	+	h	Н	\vdash				Н	H	+	+	+	+	+	\dagger	t	\dagger	t	+	t	H	+	+	-
-	t	+	+	+	╁	H		╁	+	t	t	+	+	+	+	+	+	+	+	-	H	\vdash	+	+	+	+	t	+	+	-	-	-	-	-	Н	Н	+	+	+	+	+	+	+	+	+	+	H	Н	\dashv	+	_
-	╁	+	+	+	╀	F	╄	-	+	╁	+	+	+	+	+	+	+	+	+	-	\vdash	\vdash	-	+	+	╀	+	+	+		-	H	-	H	Н	H	+	+	+	+	+	+	+	+	╀	+	H	Н	-	+	-
	L	L	\perp	\perp	L	E	IN	D	L	L	L	L	T	1	1	\perp		\perp			L	L	L	L	L	L	L	L	L	L	L	_								1	\perp	1	\perp		丄	L		Ш			,


9.3.2 EQU

EQU assigns to a symbol an address value other than the one normally assigned by the program location counter.

Label	Op Code	Operand
lname	EQU	m
	lname	symbol which may be used to refer to the value represented by m.
	m	any expression, relocatable or absolute; cannot be negative. Must be previously defined in the source program.

EQU may be used to equate two address symbols, such that both symbols refer to the same location, or it may be used to give an absolute address value to a symbol.

For example:



	Lo	abe l	_		_	Or	erat	ion		_			C	per						_		_							_		-			_			_		_		Co	mme	ents	_		_		_			
1		_,		5	_			_	10	_	_	_	_	1:	5		_	_	20	_	_	_		25					30					35	_		_,		40		_			45					50	_	
Ц					L	N	Α	M		R	E	G	I	S	L	L				L				L	1	L				L										L	L	L		L	L	L	L			L	
H	١						٠								ı			ļ		l							-																		ĺ					1	ĺ
П	T					Γ		Γ	Γ	Γ	Γ	Γ	Γ	T	T		Γ			Ī			T	T	T																				Γ						T
	1							Ī	Γ	T	T	Γ	Γ	T	T		T			Ī	Г			Г	Ī																				Γ			T	Γ	Γ	Τ
Α	T	1				Ε	Q	u	T	Ø		Γ	T	T	1	F	ıΕ	T	S	1	N	1 E	30	L	T	Α	T	I	s		Ε	Q	υ	Α	Т	Ε	D		Т	0		Α	В	s	0	L	u	T	Ε	T	T
В	T					Ε	Q	U		ī	T		Т	T	L	. C	C	Α	Т	I	C) 1	ı	2	1	(L	0	С	Α	T	I	0	N		R	Ε	F	Ε	R	R	I	N	G	T	Т	0		T	T	T
T	T								Ī	T	T	Г	T	T	Δ	V-	F	E	G	I	S	7	Ε	F	1	T	s	Y	М	В	0	L		В		I	s		Ε	Q	U	A	Т	Ε	0		T	0	T	T	T
T	T						•	Ī	T	T	T		Γ		A	В	S	0	L	ι	T	E		L	ŀ	C	A	T	I	0	N		1		(R	Ε	F	Ε	R	R	I	N	G		Т	0			T	T
	T					Г		Ī	Γ	T	Ī	Γ		T	$\overline{}$	Н	_	_	В	_	$\overline{}$	_	_	I	1	T	Ε	R)													Γ			Γ	T	T	T	Γ	T	T
	1	1				L	D	A		8		Γ		T	7	Н	E		A	-	R	E	G	I	1	T	Ε	R		I	s		L	0	Α	D	Ε	D		W	I	T	Н		Т	Н	E		Γ	T	T
						Г		Γ	T	T	T			Γ	C	C	N	T	Ε	1	T	S	;	C	F	-	Т	Н	Ε		В	-	R	Ε	G	I	s	Т	Ε	R		Γ						T	Ī		Τ
	Ī					Γ	•	Ī	Γ	T					T	T	T		Γ	Γ			T		T																				I						T
	T						٠			T					T					T	Γ		T	T	T																				Γ			Γ		T	T
Ī	T	1				Ε	N	0	T	T	Γ	Γ		Γ	Τ	T	T		Γ	Γ	Τ	T	Τ	Г	T	Т	Γ															Γ	Γ	Γ	Γ	Γ	T	Γ	Г	Τ	Τ

9.3.3 ABS

ABS defines a 16-bit absolute value.

Label
lnameOp Code
ABSOperand
m

lname A label symbol, if used, refers to the value represented by m.

Label

Op Code

Operand

m

any absolute expression; if a single symbol is used, it must be defined as absolute elsewhere in the program.

For example:

_													_																														_								
١,		Labe	Н	5		0	erat	ion	10						ranc 15	1			20)				2	5				31	3				35					40		Cor	nmen	ts	45					50		
\vdash	Г	Γ	Γ			N	A	М	т	Ь	Δ	I	1	s ·	Y	T	T	T	Ť	Τ	T	Τ	T	T	T	T	T	T	Ť	T	T	Т	Γ	Ť	Γ	Г			Π					Ė	Γ	П	П	Т	٦	T	
	T		T	T		r		T	t	T	t	T	†	†	1	+	十	T	T	t	T	T	T	t	t	T	T	T	t	t	T	T	T	T	T		П	-			П	1			r	П	T	7		1	_
	H	T	H	Г		H		r	t	t	t	t	\dagger	+	1	+	t	t	t	t	t	t	t	t	t	t	t	t	t	t	t	t	┢	H	-	-	Н	_	H		H	+		-	H	Н	\exists	+	1	+	_
H	┢	-	t	H		-		t	t	t	t	+	†	+	+	+	\dagger	t	†	t	+	t	+	t	†	†	t	\dagger	t	t	t	t	H	H	H	H	Н		Н		П	1	-	-	H	П	+	$^{+}$	1	+	_
A	В	T		h		Ε	Q	υ	t	3	5	1	†	†	1	+	t	Ť	t	Ь	E	F	I	1	ıΕ	. 5	;†	s	Y	M	В	0	L	t	A	В	Н	Т	0		R	E	F	Ε	R		Т	0	1	T	_
r	T	T	П					T	T	t	T	T	†	1	T	1	T	T	T	A	+	+-	+	+-	ιt	+-	+	†	L	lo	C	Α	Т	+	0	-	-	3	-							П	1	Ť	1	7	_
T	T	T	Г	T	П	<u> </u>	•	T	t	t	t	t	†	1	1	\dagger	\dagger	t	Ť	t	Ť	Ť	+	T	t	t	Ť	T	T	T	Ť	T	T	1	Ė		П		Н			7		H	H	П	1	\dagger	1	1	_
r	T	T	T		Н	l		T	t	t	T	1	1	+	1	\dagger	\dagger	Ť	t	t	t	t	+	T	†	t	t	t	t	T	t	T	l	t								1		Т	T	П	7	+	1	+	_
М	3	5	Г	П	П	Α	В	s	T	F	Δ	E	3	1	1	1	T	T	T	L	O	C	, A	1	1	c)	ı	N	13	5	T	С	0	N	Т	Α	I	N	s		-	3	5	t.	П	T	7	7	1	
P	7	Ø	Г			Δ	В	s	T	A	E	+	-	ΔI	в	1	T	T	T	L	0	C	. Δ	٦	I	C) (ı	P	7	Ø	T	С	0	N	Т	Α	I	N	s		7	Ø		Γ	П	T	T	1	T	
P	3	Ø				_	В	+	-	A	Ε	3 -	- 5	5	1			T	T	L	C	C	Δ	1	1	. c)	ı	F	3	Ø	Γ	С	0	N	Т	Α	I	N	s		-	Ø		Γ	П		T			
Г	Γ	Γ	Г					Г	T	T	T		T	1	1	1	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	Γ	T	Г				П						T	П	T	T	1	T	
Г	Γ	Г	Γ			Г	•		T	T	Ī	T	1		T	1	T	T	T	T	T	1	T	T	T	T	T	T	T	T	T											7				П	T		1	T	
Γ	Γ								Ī	T		Ī	1	1	1		T		T	T		Ī	T	T		T				T																П				1	
			Г		Г	Ε	N	D	T	T	T	T	1	1	1		T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	T	Γ	Г	Γ				П						Γ		T	T	٦		

9.4 STORAGE ALLOCATION AND CONSTANT DEFINITION

These pseudo instructions define blocks of storage locations and constants.

9.4.1

BSS

BSS reserves a block of consecutive memory locations for data storage or for a work area.

<u>Label</u>	Op Code	Operand
lname	BSS	m
	lname	A label symbol, if used, refers to the first word of the defined stor- age area.
	m	a positive integer or any expression which results in a positive integer. If an expression is used, the symbols must be previously defined in the program.

The program or base page location counter advances according to the value of the operand. The initial content of the area reserved by the statement is unaltered.

For example:

Γ,	L	abe	ſ	5		(pe	ratio		10					Ope	ronc				20					2	:5					30					35					40		Cor	nme	nts	45					50		
П					I	1	ı	Δ	И		Ε	X	Δ	1	1	T	T							T	T	1									Γ				Γ								П					Γ	
П						T		•	1		Г			T										T		1																					Г		Γ				
П	1				Ī	T	1	•				Γ	T	1	T	1	T	1						T	T	1												Γ		Γ							Г						
П						T	1	•	1					T		1								T														Ī															
T	A	В			Γ	E	3	S	s		ī	Ø	Q	5		1	T	7			Α	Γ	I	2	50	Ø.	-	W	0	R	D		s	Т	0	R	A	G	E		Α	R	Ε	Α		I	s		s	Ε	Т		
П						T		\cdot					T	T		1					Α	s	I	C	E	Ξ			Т	Н	Ε		F	I	R	s	Т		W	0	R	D		0	F		Т	Н	Ε				
П	1				Γ	Ī	1	•	7			T	T	T	T	T				~	S	Т	C	R	1	1	G	Ε		Α	R	Ε	Α		M	Α	Y	Γ	В	Ε		R	Ε	F	Ε	R	R	Ε	D		Т	0	
П	1				I	T						Γ	T	T	T	1	7				В	Y	Γ	T	1	1	В	,		Т	Н	Ε		S	Ε	С	0	N	D		В	Y		т	Α	В	+	١	,		Ε	Т	С
П	1				Γ	E	=	NI	D		Γ	Γ	T	T	T	1	1						Γ		T	1																											

9.4.2

ASC


ASC generates the binary representation of a string of ASCII (American Standards Code for Information Interchange) characters into consecutive computer words.

Label	Op Code	Operand
lname	ASC	n, (2n characters)
	lname	A label symbol, if used, refers to the first word of characters gen- erated by the operand.
	n	any expression resulting in an unsigned decimal value in the range 1 through 28. Any symbol used must be defined in the coding previous to the ASC.
	⟨2n characters⟩	ASCII characters to be generated. Since the binary representation of two ASCII characters may be stored

ASCII characters to be generated. Since the binary representation of two ASCII characters may be stored in one computer word, 2×(number of words requested by n) is the number of characters generated. If less than 2n characters are detected before the end-of-statement mark, spaces are filled in the remaining spaces. If more than 2n characters are specified, the excess characters are treated as remarks.

Each character generates seven binary bits; these bits are right-justified in each half of the computer word.

For example:



The code for the ASCII symbols (CR) (carriage return) and (LF) (line feed) cannot be generated by ASC. The OCT pseudo instruction (Section 8.4.4) must be used.

9.4.3

DEC

DEC generates a string of decimal constants into consecutive binary words.

Label	Op Code	Operand
lname	DEC	$\mathtt{d_1}[\mathtt{,d_2,\ldots,d_n}]$
	lname	A label symbol, if used, refers to the first value generated by the operand.
	$\mathtt{d_i}$	a decimal integer value or floating point expression

INTEGER CONSTANTS

If d_i is a decimal integer, it may be positive, negative, or zero, in the range of 0 to 2^{15} -1, or $32,767_{10}$. The integer constant is converted into one binary word and appears as follows:

15	14	0
s	numb	er

sign bit; 1 implies negative number (in 2's complement form)

0 implies positive number

Examples:

Instruct	ion	$\underline{ ext{Results}}$									
DEC	7,-17,32767	0	000	000	000	000	111				
	, ,	1	111	111	111	101	111				
		0	111	111	111	111	111				
DEC	-32767,8	1	000	000	000	000	001				
	·	0	000	000	000	001	000				
		*									
	•	`	sig 🖳	n bit							

FLOATING POINT CONSTANTS

The floating point capability expands the set of numbers which can be expressed from whole numbers in the range $-32767 \le int \le 32767$ to any real number in the approximate range $10^{-38} \le real \le 10^{38}$.


This is accomplished through the conversion of these real numbers to binary floating point format.

These floating point numbers are expressed in the operand field of the DEC pseudo instruction in any of the following forms, where n is any whole number and e is the power of 10 to which the n portion is multiplied.

Form	Examples
± n. n	6.7, -32.691, +91.75, 98.6
±n.	6., -713., +321764., 200.
±.n	.75, +.000001,3
±n.nE±e	3.2E2, 517.9E-4, -21.53E-1 (3.2E2 expresses 3.2×10^2 , or 320; 517.9E-4 expresses 517.9 × 10^{-4} , or .05179; -21.53E-1 expresses -21.53 × 10^{-1} , or -2.153)
±.nE±e	.21E3, .100975E-2,9E-5 (.21E3 expresses .21×10 ³ , or 210; .100975E-2 expresses .100975×10 ⁻² , or .00100975;9E-5 expresses9×10 ⁻⁵ , or000009)

Form	Examples
±n. E±e	-3. E-5, 700. E3, 121766. E-4
	(-3. E-5 expresses $-3 \times 10^{-5} =00003$; 700. E3 expresses 700×10^{3} , or 700,000; 121766. E-4 expresses 121,766 $\times 10^{-4}$, or 12.1766)
± nE± e	-321E5, 79E-2, 769E-7
	$(-321E5 \text{ expresses } -321 \times 10^5, \text{ or } 32,100,000; 79E-2 \text{ expresses } 79 \times 10^{-2}, \text{ or } .79; 769E-7 \text{ expresses } 769 \times 10^{-7}, \text{ or } .0000769)$

Any number expressed in one of the above formats is converted by the Assembler to floating point format; expressed as a 23-bit binary fraction and a 7-bit binary exponent. The binary point of the fractional portion is assumed to the immediate left of bit 14 in word 1. Both the fraction and the exponent carry a sign bit indicating positive (0) or negative (1); thus a floating point number occupies 32 bits, or two computer words:



As illustrated by the expressions 2.5, 250E-2, .25E1, there are many ways of expressing the same value. These expressions are all converted to the same floating point format through a convention called normalizing.

Normalizing consists of placing the point directly to the left of the most significant digit and adjusting the exponent such that the normalized number and the number specified have the same value. For positive binary numbers, the most significant digit is the left-most 1-bit. For negative binary numbers (in 2's complement form) the most significant digit is the left-most zero-bit. For example, to convert the expression 45E-1 to normalized binary:

$$45E-1=4.5_{10}=4.4_{8}=100.1_{2}=.1001_{2}\times 2^{3}$$

The expressions 4.5, 4500E-3, .00045E4 all result in the same normalized binary number .10012 $\times\,2^3$.

To convert a decimal number to floating point format, this procedure is followed:

(1) Convert the decimal number to binary

Examples: (a)
$$2.5_{10} = 2.4_8 = 10.1_2$$

(b)
$$-435E-2 = -4.35_{10} = -4.2546314_8 =$$
 $-100.010101100110011001100_2 =$ $011.101010011001100110100_2$

(in 2's complement)

(2) Normalize


(a)
$$10.1_2 = .101 \times 2^2$$

- (b) 011.101010011001100110100₂ = $.011101010011001100110100₂ \times 2³$
- (3) Convert the exponent to binary (if negative, convert to 2's complement)

(a)
$$2_{10} = 10_2$$

(b)
$$3_{10} = 11_2$$

(4) Express in 2-word floating point format



Examples of DEC:

Instruction	Gene	rated floating point values
DEC 695, 400E-4	word 1	1010011100001010
	2	0011110100000000
	3	0101000111101011
	4	1000010111111001
DEC 2.5, -1.0	word 1	0101000000000000
	2	000000000000100
	3	100000000000000
	4	000000000000000

9.4.4 OCT

OCT generates one or more octal constants in consecutive words.

Operand

Op Code

Label

lname	OCT	$o_1[,o_2,\ldots,o_n]$
	lname	A label symbol, if used, refers to the first octal constant generated.
	oį	octal constant, one to six digits: $b_1b_2b_3b_4b_5b_6$, where b_1 may be 0 or 1, b_2 - b_6 may be 0 - 7. Constants less than 6 characters are right-justified in the computer word. If no sign is given, the constant is assumed positive. The letter B must not be used after the constants in the operand field; it is used when defining an octal term in any instruction other than OCT.

Examples:

Inst	ruction	Generated Words
OCT	77	0000000000111111
OCT	107642, -177, 101	01 1000111110100010
		111111110000001
		0001000001000001
OCT	1976	(Illegal; octal constants only include digits 0 through 7)
OCT	-177777	15 0 100000000000001
OCT	177B	(Illegal; B is not used to indicate an octal number in the OCT pseudo instruction.)

9.5 ARITHMETIC SUBROUTINE CALLS

9.5.1 MPY These pseudo instructions provide calls to arithmetic subroutines which perform often-used functions not available with any one machine instruction.† This group of pseudo instructions may only be used in relocatable programs; the operand field may contain any relocatable expression or an absolute expression resulting in a value less than or equal to 77_8 .‡

This pseudo instruction calls a subroutine which multiplies the contents of the A-register by the contents of a memory location or a literal and stores the product in registers B and A.

<u>Label</u>	Op Code	Operand
	MPY	\[\left(\text{m[,I]} \\ \left(\text{lit} \) \]
	m	absolute or relative address. If absolute, must result in value less


than or equal to 77₈. † Each call generates two words of code:

‡ If the configuration includes the Extended Arithmetic Unit option, the mnemonics MPY, DIV, DLD, and DST result in machine instructions; they may be used in absolute as well as relocatable programs.

Label Op Code Operand

I indirect addressing indicator
lit literal value

The result is stored right-justified in the combined B- and A-registers:



The lower blocks (8ⁱ) indicate the octal place value of the bit positions. Negative numbers are in two's complement form.

For example:

	Before Execution	After Execution
MPY VALUE	$(A) = 000173_{8}$	(B) = 000000
	$(VALUE) = 000034_8$	$(A) = 006564_8$
	(B) = any quantity	$(VALUE) = 000034_8$
MPY DANTE	$(A) = 101325_8$	$(B) = 147761_8$
	$(DANTE) = 061111_8$	$(A) = 154275_8$
	(B) = any value	$(DANTE) = 061111_8$
MPY D20	$(A) = 000075_8$	(B) = 000000
		(A) = 002304


Note that in the second example, the negative answer (in eight's complement form) is really 1774354275. Split into the two 16-bit registers and right-justified, it is represented as shown above.

DIV

DIV divides the contents of B and A by the contents of a memory location or a literal; the quotient is stored in A and the remainder in B.

Label	Op Code	Operand
	DIV	\[\langle m [, I] \\ \langle \] \[\langle \]
	m	absolute or relocatable address. If absolute, must result in value less than or equal to 77_8 .
	I	indirect addressing indicator
	lit	literal value

Initially, the dividend is stored right-justified in the combined B- and A-registers:



An attempt to divide by zero causes the overflow bit to be set.

For example:

	Before Execution	After Execution
DIV ALAN	(B) = 000000	(B) = 000000
	$(A) = 054147_8$	$(A) = 000563_8$
	$(ALAN) = 000075_8$	$(ALAN) = 000075_8$
DIV = B73	(B) = 000000	$(B) = 000002_8$
	$(A) = 000075_8$	$(A) = 000001_8$

9.5.3 FMP

This pseudo instruction multiplies the floating point quantity in registers A and B by a two-word floating point quantity in memory or a literal and stores the result in the A and B registers in floating point format.

Label	Op Code	Operand
	FMP	<pre>{ m[,I] } lit</pre>
	m	location of first word of two-word floating point quantity
	I	indirect addressing indicator
	lit	literal value

For example:

	Before Execution	After Execution
FMP SOCK	$(A) = 050000_8$ $(B) = 000004_8$	$(A) = 130000_8$ $(B) = 000004_8$
	Quantity in A and B registers represents 2.5 ₁₀ in floating point format.	Quantity in A and B registers represents -2.5 ₁₀ in floating point format.
	(SOCK) = 100000 ₈ (SOCK+1) = 000000 Quantity in two memory locations represents -1.0 ₁₀ in floating point format.	(SOCK) = 100000 ₈ (SOCK+1) = 000000
FMP = F10.0	$(A) = 074000_8$ $(B) = 000004_8$	$(A) = 045400_8$ $(B) = 000014_8$
	Quantity in A and B registers represents 3.75 ₁₀ in floating point format.	Quantity in A and B registers represents 37.5 ₁₀ in floating point format.

FDV

FDV divides the floating point quantity in registers A and B by a two-word floating point quantity in memory or a literal and stores the result in the A- and B-registers in floating point format.

Label	Op Code	Operand
	FDV	\ m[, I] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	m	location of first word of two-word floating point quantity
	I	indirect addressing indicator
	lit	literal value

For example:

	Before Execution	After Execution
FDV SOCK	$(A) = 050000_{8}$ $(B) = 000004_{8}$	$(A) = 130000_{8}$ $(B) = 000004_{8}$
	Quantity in A and B registers represents 2.5 ₁₀ in floating point format.	Quantity in A and B registers represents -2.5 ₁₀ in floating point format.
	$(SOCK) = 100000_8$	$(SOCK) = 100000_8$
	(SOCK+1) = 000000	(SOCK+1) = 000000
	Quantity in two memory locations represents -1.0 in floating point format.	
FDV = F2.0	$(A) = 074000_8$	$(A) = 074000_8$
	$(B) = 000004_8$	$(B) = 000002_8$
	Quantity in A and B registers represents 3.75 ₁₀ in floating point format.	Quantity in A and B registers represents 1.875 ₁₀ in floating point format.

FAD

This pseudo operation adds the floating point quantity in registers A and B to a two-word floating point quantity in memory or a literal and stores the result in the A- and B-registers in floating point format.

Label	Op Code FAD	Operand \[\lambda m [, I] \\ \lambda \text{lit} \]
	m	location of first word of two-word floating point quantity
	I	indirect addressing indicator
	lit	literal value

For example:

_		
	Before Execution	After Execution
FAD SOCK	$(A) = 050000_8$ $(B) = 000004_8$	$(A) = 060000_{8}$ $(B) = 000002_{8}$
	Quantity in A and B registers represents -2.5 ₁₀ in floating point format.	Quantity in A and B registers represents 1.5 ₁₀ in floating point format.
	$(SOCK) = 100000_8$ (SOCK+1) = 000000	$(SOCK) = 100000_8$ (SOCK+1) = 000000
	Quantity in two memory locations represents -1.0 in floating point format.	
$FAD = F1\emptyset.25$	$(A) = 074000_8$ $(B) = 000004_8$	$(A) = 070000_{8}$ $(B) = 000010_{8}$
	Quantity in A and B registers represents 3.75 in floating point format.	Quantity in A and B registers represents 14 ₁₀ in floating point format.

FSB

FSB subtracts a two-word floating point quantity in memory or a literal from a floating quantity in registers A and B and stores the result in the A- and B-registers in floating point format.

Label	Op Code	Operand
	FSB	\ m [, I] \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	m	location of first word of two-word floating point quantity
	I	indirect addressing indicator
	lit	literal
For example:		

	Before Execution	After Execution
FSB SOCK	$(A) = 050000_{8}$ $(B) = 000004_{8}$	$(A) = 070000_{8}$ $(B) = 000004_{8}$
	Quantity in A and B registers represents 2.5 ₁₀ in floating point format.	Quantity in A and B registers represents 3.5 ₁₀ in floating point format.
	$(SOCK) = 100000_8$	$(SOCK) = 100000_8$
	(SOCK+1) = 000000	(SOCK+1) = 000000
•	Quantity in two memory locations represents -1.0 in floating point format.	
FSB = F3.5	$(A) = 074000_8$	$(A) = 040000_8$
	$(B) = 000004_8$	(B) = 000377_8
	Quantity in A and B registers represents 3.75 in floating point format.	Quantity in A and B registers represents .25 ₁₀ in floating point format.

DLD

DLD loads the A and B registers with the contents of two consecutive words in memory.

Label	Op Code DLD	Operand m[,I]
	m	location of first word the contents of this location is loaded into the A-register. Location m+1 is loaded into B-register.
	· T	indirect addressing indicator

For example:

	Before Execution	After Execution
DLD FLPT	(A) = any quantity	(A) = 0177778
	(B) = any quantity	$(B) = 177400_8$
	(FLPT) = 0177778	$(FLPT) = 017777_8$
	$(FLPT+1) = 177400_8$	$(FLPT+1) = 177400_8$
DLD IND, I	(A) = any quantity	$(A) = 035467_8$
DLD IND, I	(A) = any quantity(B) = any quantity	$(A) = 035467_8$ $(B) = 054100_8$
DLD IND, I	· · · · · · · · · · · · · · · · · · ·	•
DLD IND, I	(B) = any quantity	$(B) = 054100_8$

9.5.8 DST

 DST stores the contents of the A and B registers into two consecutive memory locations.

Label	Op Code	Operand
	DST	m[,I]
	m	location of first word the contents of the A-register is stored in this location. The contents of the B-register is stored in location m+1.
	_	

I indirect addressing indicator

For example:

	Before Execution	After Execution
DST TROUT	$(A) = 000042_8$	$(A) = 000042_8$
	$(B) = 177401_8$	$(B) = 177401_8$
	(TROUT) = any quantity	$T(TROUT) = 000042_8$
	(TROUT+1) = any quan- tity	(TROUT+1) = 1774018
DST IVAN, I	$(A) = 017532_8$	(A) = 000000
	(B) = 152525 ₈ (Note 1 in column 15)	(B) = 0170008
	$(IVAN) = 102027_8$	$(IVAN) = 102027_8$
	$(2027_8) = 002777_8$	$(2027_8) = 002777_8$
	$(2777_8) = 000000$	$(2777_8) = 000000$
	$(3000_8) = 017000_8$	$(3000_8) = 017000_8$

9.5.9

SWP

This instruction exchanges the contents of the A and B registers. The contents of the A register is shifted into the B register and the contents of the B register, into the A register. The SWP instruction may be used only in a configuration which includes the Extended Arithmetic Unit option.

Label Op Code Operand
SWP

The instruction has no operand.

9.6 ASSEMBLY LISTING CONTROL

Assembly listing control pseudo instructions allow the user to control the Assembly listing output during pass 2 or 3 of the assembly process. These pseudo instructions may be used only when the source program is translated by the Assembler provided for 8K or larger machines (8, 192-word memory or larger).

9.6.1

UNL

UNL allows suppression of selected portions of the source program from the assembly listing.

Label

Op Code

Operand

UNL

All listable output following the UNL pseudo instruction is suppressed until either an LST or END pseudo instruction is encountered. The UNL is also suppressed from the listing. The source statement sequence numbers, printed in character positions 1-4 of the listing, are incremented to allow for the instructions encountered between a UNL and an LST or END. Diagnostic messages for errors encountered in the suppressed instructions will always be printed. The binary object program is not affected.

9.6.2

LST

LST re-initiates the listing of the source program which was suppressed by a previous UNL psuedo instruction.

Label

Op Code


Operand

LST

A UNL instruction followed by another UNL instruction, an LST followed by an LST, or an LST not preceded by a UNL are not considered errors by the Assembler.

Example:

The Assembler listing shown below was generated from the following source program segment:



00012 062001R 0014 0015

LDA KNIT1 STA PURL2

0019

00013 072004R

LST

Note that the UNL, ISZ, and JMP instructions are not listed, but the source statement sequence number is increased from ØØ15 to ØØ19.

9.6.3

SKP

SPC

SKP causes the Assembly listing to be skipped to the bottom of the current page.

Label

Op Code

Operand

SKP

The SKP instruction is not printed on the listing; however, the source statement sequence number is incremented to allow for the SKP. Listing continues with the instruction following the SKP at the top of the next page.

SPC causes the Assembly listing to be skipped a specified number of lines on the list output, or to the bottom of the page (whichever occurs first) before printing the next instruction.

Label

Op Code

Operand

SPC


n

n any absolute expression; specifies the number of lines to be skipped.

The SPC instruction is not printed on the listing; however, the source statement sequence number is incremented to allow for the SPC. Listing continues with the instruction following the SPC.

For example:

The Assembler listing shown below was generated from the following source program segment:



0021 00017 062006R 0022 00020 072007R LDA FREEN STA FISBY

0024 00021 062002R 0025 00022 072003R LDA COOL STA POOL

Note that the SPC instruction is not listed, but the source statement sequence number is incremented from $\emptyset\emptyset22$ to $\emptyset\emptyset24$.

9.6.5

SUP

SUP suppresses the listing of all but the first code line generated by the following pseudo instructions:

ASC	\mathbf{DIV}	FAD	FSB
OCT	DLD	FDV	MPY
DEC	DST	\mathbf{FMP}	

SUP also suppresses the listing of literal values generated by the Assembler, if specified immediately before the END statement in the source program.

Label	Op Code	Operand
	SUP	


9.6.6 UNS

UNS re-initiates the listing of extended code lines which were suppressed by an SUP instruction.

An SUP instruction preceded by an SUP, UNS preceded by UNS, or UNS not preceded by SUP is not considered an error by the Assembler.

For example:

The listing segment shown below was generated from the following source program segment:



ØØ2 7	00023	Ø62Ø25R		LDA	LINEI		
0028	00024	072010R		STA	BABLE		
0029				SUP			
0030	00025	041114	LINE1	ASC	15, BLESSINGS ON	THEE, LITT	ILE MAN
0031				UNS			
0032	00044	041101	LINE2	ASC	15, BAREFOOT BOY	WITH CHEEK	OF TAN
	00045	051105					
	00046	043117					
	00047	047524					
	00050	020102					
	000.51	047531					
	00052	020127					
	00053	044524					
	00054	0 4 40 40					
	00055	041510					
	00056	0 42 50 5					
	00057	Ø 4544Ø					
	00060	047506					
	00061	020124					
	00062	040516					

9.6.7 HED

This pseudo instruction causes a specified heading to be printed at the top of a page.

Label	Op Code	Operand
	$_{ m HED}$	m

m a string of up to 56 ASCII characters to be printed as a heading


If HED is specified before the NAM or ORG pseudo instruction at the beginning of a program, the heading m will be printed at the top of the first page of the pass 2 list output and at the top of every following page until another HED instruction or the end of the listing occurs.

If HED is specified elsewhere within the program, the Assembler skips to the top of the next page, prints the heading, and continues listing with the instruction following the HED.

The source statement containing the HED pseudo instruction is not printed on the listing, but the source statement sequence number is incremented to allow for the instruction.

Example:

The listing segment shown below was generated from the following source program segment:



PAGE 0002 #01 THIS IS A RELEVANT AND REVEALING EXAMPLE

0001			ASMB,	و ا ولا	Γ
ØØØ3	99999			NAM	TEST
0004	00000	000000	CO UN T	855	1
0005	90001	000000	KNI TI	BSS	1
0006	00002	000000	COOL	B55	1
0007	80003	000000	POOL	BSS	1
8000	00004	000000	PURL2	BSS	1

Note that the HED pseudo instruction is not listed, but the source statement sequence number is incremented from $\emptyset\emptyset\emptyset1$ to $\emptyset\emptyset\emptyset3$.

- 1. Which of the following are invalid?
 - (a) NAM PROG
 - (b) NAMPROG
 - (c) NAM .123
 - (d) NAM E.RASE
 - (e) NAM
 - (f) NAM 2016
- 2. When is the ORG pseudo not valid in a relocatable assembly?
- 3. What is the significance of the Operand field in the END statement of a relocatable program?
- 4. Which of the following COM statements should be loaded first? Why?
 - (a) COM A(5), B(8), C(15)
 - (b) COM A(4), B(3), C(10), D(20)
 - (c) COM E(6), A(7)
- 5. If the symbol CAT is used in PROGA to refer to a label in PROGB, what must be specified to provide the necessary linkage between the two programs?
- 6. What pseudo is used to generate an indirect address?
- 7. How many characters may be generated by ASC?
- 8. Write a routine which will find the 2's complement of the 25 values placed in consecutive locations beginning at POS and store the complements in the 25 locations beginning at NEG. Assume the POS area as the first 25 locations in a common area.
- 9. Given 50 quantities stored in locations TAB to TAB+49. Write a routine to store in locations TAG to TAG+49 in reverse order. Assume the TAB area as the first 50 locations in a common area.

The Input/Output Control routine (.IOC.), a part of the Basic Control System, provides a simplified method of performing I/O operations. The user provides the information necessary, and .IOC. interprets the call, initiates the operation, and returns control to the user's program.

Several operations may be performed: (1) transferring data between the computer and an I/O device, (2) positioning of a reel of magnetic tape, (3) terminating a previously issued I/O request before all data is transferred, and (4) determining the status of an operation or a device.

Input/output operations are accomplished through a set of subroutines called <u>drivers</u>. The I/O request provides information as to which device is to be used, whether data is to be transferred into or out of the computer, and the format of the data (binary or ASCII). The .IOC. routine then checks an internal equipment table, determining the channel to which the device is connected, and gives control to the related driver. The driver routine reads or writes the specified amount of data, processing all interrupts that occur during the transfer.

Input/Output requests are specified as a series of Assembly-language instructions. A JSB instruction to .IOC. is specified first; thus .IOC. must be declared as an external point in the program with the EXT pseudo instruction. The JSB is followed by other instructions which form the call. .IOC. always returns control to the instruction following the last instruction of the I/O request.

10.1 DATA TRANSFER REQUEST

The general form of the data transfer request is:

JSB .IOC.
OCT \(\frac{\text{function}}{\text{subfunction}} \(\text{vnit-reference} \)
JSB \(\text{JMP} \)
reject address

DEF \(\text{buffer address} \)


10.1.1

FUNCTION,

SUBFUNCTION,

AND UNIT
REFERENCE

The second instruction of the data transfer request defines the function to be performed and the unit of equipment for which the action is to be taken. This information is supplied in the form of an octal constant. .IOC. interprets the bit combination as follows:



FUNCTION

Bits 15-12 define the function to be performed; 01_8 defines a read operation, 02_8 defines a write operation.

SUBFUNCTION

The subfunction (bits 11-6) defines the options for certain input/output operations:

- p = 1 Print input; the ASCII data read from the 2752A Teleprinter is to be printed as it is received.
- v = 1 Variable length binary input: the value in bits 15-8 of the first word on an input paper tape indicates the length of the record (including the first word). If the value exceeds the length of the buffer (defined by the fifth word of the Input/Output request), only the number of words specified as the buffer length are read. If v = 0, the buffer length always determines the length of the record to be transmitted. If the device does not read paper tape, the parameter is ignored.

m = 1 Mode: the data is transmitted in binary form exactly as it appears in memory or on the external device. If m = 0, the data is transmitted in ASCII format. (See Record Formats, Appendix E.)

Allowable combinations of function and subfunction codes are as follows:

Operation	Octal Value of Bits 15-6
Read ASCII or BCD record	0100
Read ASCII record and print	0104
Read binary record	0101
Read variable length	
binary record	0103
Write ASCII or BCD record	0200
Write binary record	0201

Combinations considered illegal by . IOC. are rejected.

UNIT-REFERENCE

The value specified for the unit-reference field indicates the unit of equipment on which the operation is to be performed. The number may represent a standard unit assignment or an installation unit assignment. Standard unit numbers are as follows:

Number	Name	Usual Equipment Type
1	Keyboard Input	Teleprinter
2	Teleprinter Output	Teleprinter
3	Program Library	Punched Tape Reader
4	Punch Output	Tape Punch
5	Input	Punched Tape Reader
6	List Output	Teleprinter

Installation unit numbers may be in the range 78-748 with the largest value determined by the number of units of equipment available at the installation. The installation unit number specified in an I/O request is related to a specific device through a BCS equipment table (EQT), defined at the time the computer and related software is installed. This table defines the type of equipment (Teleprinter, magnetic tape, and so forth), the channel on which each unit is connected, and other related details. The first unit described in the table is referred to by

the number 7_8 ; the second, 10_8 ; the third, 11_8 ; and so forth. The entries for one possible equipment table might establish the following relationships:

Installation Unit Number	<u>Device</u>	I/O Channel
7	Teleprinter	12 and 13
10	Punched Tape	
	Reader	10
11	Tape Punch	11

The standard unit numbers are associated with physical equipment via a standard equipment table (SQT) and the EQT. The SQT is a list of references to the EQT. SQT is also created at the time the computer and related software is installed. Each standard unit may be a separate device, or a single device accessed by several standard unit numbers as well as an installation unit number.

10.1.2 REJECT ADDRESS

.IOC. transfers control to the third instruction of the I/O request if the input/output operation cannot be performed. On transfer, status information is provided in the A- and B-registers which may be checked by the user's program. The third word usually contains a reject address which is the starting location of a user subroutine designed to check the cause of the reject and take appropriate action.

	15 14	13 8	7	0
A-register	a	equipment type	status	
	15 14		•	10
B-register	d ///			/// c

The contents of the A-register indicate the physical status of the equipment (see Status Request, Section 10.4).

The contents of the B-register indicate the cause of the reject:

- d = 1 The device or driver subroutine is busy and therefore unavailable, or, for Kennedy 1406 Tape Unit, a broken tape condition encountered.
- c = 1 A Direct Memory Access channel is not available to operate the device.

d = c = 0

The function or subfunction selected is not legal for the device.

For HP 2020A/B Magnetic Tape unit, device or driver is busy, or device is in local status.

10.1.3 BUFFER ADDRESS

The buffer address specified in the fourth instruction is the location of the first word of data to be writted on an output device or the first word of a block reserved for storage of data read from an input device. The block must have been reserved in the program by a BSS or COM instruction.

10.1.4 Buffer Length

The octal or decimal integer specified in the fifth instruction is the number of words or 8-bit characters to be input or output. If the length is given as words, the specification is a positive integer; if characters, a negative integer. For example, either DEC 10 or DEC -20 would specify the same amount of data to be transferred.

Characters may be specified only if the device is capable of 8-bit character transmission. The buffer length for data that may be printed on the Teleprinter should be no more than 72 characters (36 words). The buffer length for data transmitted via a Direct Memory Access channel may be up to 16K words; character transmission is applicable, but only an even number of characters will be transmitted.

Examples:

_	-	Lab	el .	_	_	0	pera	tion	10				,	Ope	rand	-				20								_		_		_								40		Co	mme	nts	45							_
i			Т	Ť	Т	IN	٨	M			6	C	10	7	Ť	Т	Т	Т	Ť	7		Г	Г	Т	25	Т	Т	Г	Т	31	Ť	Т	Т	Т	35	Т	Т	Г	Т	40	Г	_	Г	Г	15	Т	Т	Т	Т	50		
-	-	-	╁	╁	+	۳	F	+	+	f	۲	+	+	+	+	+	+	+	+	\dashv	Н	L	-	┝	┝	╀	╁	H	+	╁	+	+	+	+	+	╀	╀	H	┝	┝	⊢	-	-	H	+-	┞	⊢	╀	╀	H	H	
_	L	_	1	1	+	╀	ļ.	╀	╀	╀	1	+	+	+	4	4	4	4	+	4		L	L	_	L	╀	\perp	L	1	L	+	+	+	+	+	Ļ	\perp	L	1	Ļ	L	L	L	L	L	L	L	\perp	\perp	Ш		
_			L	L	ļ	L	Ŀ	L	L	L	L	L	ļ	1	1	4	1	4	4	\perp		L	L	L	L	L	L	L	L	L	L	ļ	1	Ļ	1	L	L		L	L	L	L				L	L	L	L			_
				L	L	L	Ŀ	L	L	L			l	1	1									L	L	L	L		L	L	1	l	L	Ĺ	L	L	L		L	L	L		L			L	L		L			
ı						E	×	T		١.	I	C	0		.	1					D	Ε	C	L	A	F	E			I	: c	0	: .		A	s		Ε	X	T	Ε	R	N	Α	L		İ					
L	I	N	Ε	Γ	Ī	В	S	S		3	6	;	T	T	T	1			T		R	Ε	s	E	R	V	E		s	T	c	F	RΑ	10	E		A	R	E	A	s	-	-	3	6	Γ	W	0	R	D	s	,
			T	T	Ť			N		+	+-	+	1	1	1	75 (Ø	1	7									F	Ť	Δ	N	r	,	1	Ø	a	T	w	0	R	n	S			I					Ε		
-	Н	H	H	t	t			F				8		Τ	ť		1	+	$^{+}$	1	ŗ	0	M	M	0	k	1	0	1	5			()	ť	F	6	6	-	0	v	В	۲	-	Ė	-	۲	┢	ŀ	۲	-		_
-	-	_	\vdash	+	+	۲		+-	╀	۴	1	-	+	+	+	+	+	+	+	\dashv	Ĭ	۲	-	141	۲	۳	+	٥	-	۲	+	+	+	+	۴	۲	F	+	-	^	۲	ŀ	H		-	H	-	H	╁	H	H	_
-		_	\vdash	+	╀	╀	1	╀	╀	+	\vdash	+	+	+	+	+	+	+	+	4		L	-	-	\vdash	╀	-	\vdash	+	1	+	+	+	+	+	┞	+	-	-	H	<u> </u>	H	Н	-	-	┞	-	+	+	Н		_
_	_	Ļ	Ļ	Ļ	╀	1	Ŀ	L	L	Ļ	Ļ	Ļ	+	4	4	4	4	4	4	4		L	_	L	L	L	-	L	1	L	1	+	+	1	+	L	L	-	L		_	L	L	L		L		-	L	Ш		
R	E	A	D	1	1			8				C			1	4	4	4	4				Α	D	L	7	2		Α	S	C]	I	1	С	Н	Α	R	Α	С	T	Ε	R	S	L			1	M			
			L	L	L	-	+-	T	-			2				1		1	┙				Ε)														D		L			
ĺ					İ			P		R	Ε	J	1	1	ᅦ				1	-	S	T	0	R	Ε	ı	Α	T	1	L	. 1	١	ıΕ			I	F		R	Ε	Q	U	Ε	S	T		I	S				į
			Γ	Γ	Τ	D	E	F	Γ	L	I	N	E	:	T	T	T	T		1	R	Ε	J	Ε	С	T	Ε	D	,	Γ	T	F	I E	N	ıs	F	Ε	R		С	0	N	T	R	0	L		T	0			
				T	T	To	E	c	Τ	-	7	2		T	T	1	1	1	7						D		1	Г	Ť	Г	T	T	T	T	T	T		T							Г	Г	Г	T	П	П	П	
			T	T	t	t	1.	Ť	T	t	T	Ť	T	T	†	7	1	1	7	1		_	Ť	Ė	Ē	t	T	T	$^{+}$	T	t	Ť	t	t	t	t	T	T	T	Н	Н	-	Н	_	T	H	\vdash	t	H	П	Н	-
-		_	H	t	t	╁	١.	t	t	t	t	$^{+}$	+	+	+	+	+	+	+	+	-	_	H	H	t	t	\vdash	t	+	t	t	t	$^{+}$	\dagger	+	H	+		\vdash	Н	H	_		_		-	\vdash	Ť	Н	Н	H	-
-	Н	-	╁	t	+	╁	+	t	╁	t	t	+	+	+	+	+	+	+	+	\dashv	-	H	-	H	H	╁	╁	H	╁	H	╁	+	+	+	+	H	+	H	H	Н	Н	-	H		H	H	┢	+	H	Н	Н	-
	0		T	١.	╀	+.	ŀ	-	╀	╀		+	+	+	+	+	+	+	+	\dashv		_	Ŀ	L	Ŀ	╀	+	_		\vdash	╁	١,			+		+		_		L	_	H	_	Ļ.	H	ŀ.	-	H	H	Н	
W	٣	1	Ľ	+	+			8		Ŀ		C			:+	+	+	4	+						E								N												N				I		H	_
_		L	Ļ	Ļ	Ŧ			T) 1				4	4	4	4	4	ı	1	,	L			E	L	I	Н	I	+	₹ D	1	D	E	V	1	C	Ł	L	υ	Ł	S	C	R	1	В	E	ט		_
		L	L	L	L			۱P				J		۱	3	1	1	4	1																T													L	Y			
				L	L	D	E	F	1			F									S	T	0	R	E	D	L	I	N		T	1	1E													K		L				
			Г			D	E	C	ſ	I	2	Ø)		T		T				S	Т	Α	R	T	I	N	G		Δ	T		L	C	C	A	T	I	0	N		В	U	F		Γ		Г				
		Г	T	T	T	T	1.	T	T	T	T	T	Ť	T	T	1	1	7	7			Г		Γ	Γ	T	T	Γ	T	T	T	T	Ť	T	T	T	Γ			П	Г				Г	Γ		T	П	П	П	_
		Г	T	T	T	T	1.	T	t	t	T	Ť	T	†	T	7	7	1	1	1		Г	Γ	T	Τ	T	T	T	T	T	T	T	T	t	T	T	T	T			T		П		T	T	T	T	H	П		_
Н		۲	t	t	t	†	t.	+	t	t	t	+	t	\dagger	+	+	+	+	+	+	-	\vdash	H	t	t	t	t	H	+	t	+	+	+	$^{+}$	+	t	+	H	H	Н	\vdash	_	H	-	-	\vdash	+	t	+	Н		4
Н	-	H	H	+	+	-	-	I C	+	+	+	+	+	+	+	+	+	+	+	\dashv	_	-	H	+	+	+	+	+	+	+	╁	+	+	+	+	╀	+	\vdash	\vdash	-	H	-	H	-	-	1	+	f	+	Н	\vdash	-
	Ш	L	L	L	L	IE	ľ	1	L	L	L		L	\perp	⊥		\perp		1			L	L	L	L	L				L	L	\perp			\perp	L	L	L	L		L		L			L	L	L		Ш		

10.2 MAGNETIC TAPE CONTROL REQUESTS

This request controls the positioning of a reel on a magnetic tape device. The calling sequence is similar to the data transmission request, but consists of only three words:

EXT	.IOC.		
•			
•			
•			
JSB	.IOC.		
OCT [JSB]	\(\function\)	⟨subfunction⟩	(unit-reference)
JMP	reject addre	ess	

10.2.1
FUNCTION,
SUBFUNCTION,
AND UNITREFERENCE

The second instruction of this request defines the function to be performed and the unit of equipment for which the action is to be taken. This information is supplied in the form of an octal constant. .IOC. interprets the bit combination as follows:

15	12 11	98	6	5	0
function		sub fund	tion	u	nit-reference

FUNCTION

A function code of 03_8 in bits 15-12 defines the calling sequence as a tape positioning request.

SUBFUNCTION

The subfunction defines the type of positioning:

Octal Code	Operation
1	Write end-of-file
2	Backspace one record
3	Forward space one record
4	Rewind
5	Unload

Write End-of-File

A standard EOF character (178) is written on tape, Control returns to the normal location. A three-inch gap is written before the EOF mark. A status request will show the EOF bit set in the status field.

Backspace one record

The tape is positioned at the beginning of the previous record.

Forward space one record

The tape is positioned at the beginning of the next record.

Rewind

This command initiates a rewind operation and then returns control to the normal return location.

Rewind and Standby

This causes the tape to be positioned at load point and switches the device to local status. Control returns to the normal return location after the operation is initiated.

UNIT-REFERENCE

The unit reference field is defined in the same manner as for the data transmission request. 10.2.2 REJECT ADDRESS

10.3 CLEAR REQUEST The reject address, which is usually specified in the third instruction, is the starting location of a user subroutine designed to check the cause of the reject and take appropriate action. Status information is provided in the A- and B-registers as for the data transmission request.

The clear request terminates a previously issued input or output operation before all data is transmitted.† The calling sequence is as follows:

10.3.1
FUNCTION
AND UNITREFERENCE

The second instruction of the clear request defines the function to be performed and the unit of equipment for which the action is to be taken. This information is supplied in the form of an octal constant. .IOC. interprets the bit combination as follows:



FUNCTION

A function code of 00_8 in bits 15-12 defines the calling sequence as a clear request.

UNIT-REFERENCE

The unit-reference field is defined in the same manner as for the data transmission request.

If the unit-reference number is specified as 00 (i.e., the second word of the calling sequence is OCT \emptyset), all previously requested input and output operations are terminated. This request, the system clear request, makes all devices available for the initiation of a new operation. On return from a system clear request, the contents of the A- and B-registers are meaningless.

[†] The devices are not ready immediately; the driver, however, is available on return.

Examples:

,		Lab	el	5		Оре	erati		10	_			C	Opero					20					25					30				3	_				40		Con	mer	nts	45		_		_	50	
İ	Γ	Г	Γ	Ť	П	N	Α	_	_	Т	I	М	E	_	Ť	Γ	П	Ť	Ť	T	T	T	Ť	Ť	T	T	T	T	Ť	T		T	Ť	T	Τ	Γ	Γ	Ü	Γ				Ñ	П	٦			٦	
							•							Ī	T					Ī	1	1	T	1	1	1		1	1	1	1		T		T	Ī				П			П	Π	7	П	1		T
							•								I																l				T									П					
							•																I			I	I	I					I	Ι															
	L		L		-	Ε	_	$\overline{}$				0	C	<i>.</i>	L								L								С			S						R	N	Α	L						
V	s	Ġ			Ц	В	s	S		3	6	L	L						ı	₹E	:	S	Εļ	۲,	V	Ε		3 (6	١	N	0	2	S		F	0	R		M	s	G							
	L		L	L	П		•		L	L	L	L	L	1	L	L	Ц	1	1	1	1	_	1	1	1	1	4	1	1	1	1	1	1	1		L			L					Ш		Ш			
	L	L		L	П	4	•		L	L	L		L	1	L	L	Ш	1	1	1	1		4	1	1	1	1	4	1	1	1	4	1	1	L	L		L						Ц					
	L	L	L	L	Ш	4	•	_	L	L	L		L	1	1	L	Ц	1	1	-	1	1	4	1	1	4	1	1	1	1	1	4	1	\downarrow	1	L	L		L								_		
R	Ε	Ą	D	M	-	J		_	Ŀ	Ŀ		0			1	L	Ц	1	-	₹ €	-+-	-	-+	_	A	-	-							Δ						Α				0			0	_	_
		L	L			0						4		ð	\downarrow	L	Ш	4		- 1					F						н				L											W			
	L	L	-			J						J		1	1	L	Ц	4					T				1	R	Εļ	T	IJ				A	F	T	E	R		I	N	I	T	I	Α	T	I	N
	L	L	Ļ	-	-	D	_					G	1	1	1	1	Н	4	_	Γŀ	-	-			E									1 E										s				S	1
_	L	L	L	L		D	_	_	_	3	_		L	Ł	+	1	Н	4		T			A												(Н				4	4
-	L	L	H	\vdash	Н	J	_	В	L	T	I	M	E	F	1	-	Н	+	4	3 1	1 1	E	C I	K	S		T			4	T B I	1 1	M E		A								F	0	R	Ц	A	4	+
_	L	L	H	+	Н	-	•	-	L	H	-	\vdash	ŀ	ł	╀	Ļ	Н	+	-	VI	- `	5	S	4	G	٥	+	T	٩	4	В	-	-	10	N	P	L	E	1	٤	ט	·	Н	H	_	Н	4	-	+
_	\vdash	_	-	H	Н	4	•	4	H	H	L	\vdash	+	+	+	H	H	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	L	-	Н		H	\dashv	-	Н	Н	_	Н	-	-{	+
		2	-	D	Н	J	ė				*	0			+	╁	Н	+	+	I F	+	-	TI	ا.	_	-	A I	-				3 1	+	+	S	-	N	_	Ļ	Н	_			N	_	0		_	_
	*					o	****	****	****	ì		۳	1	***	+	H	Н	+					H				A								C					Ε				M					U
	H	-	t	+	Н	*				1	-	+	+	+	╁	-	Н	+	_	T	_	-	-	_	E							I :			L							_	-	IV	1	1	,	-	+
-	\vdash	-	H	t	H	+	•	\dashv	\vdash	┝	L	H	+	+	+	+	Н	+	+	1	1	-	+	1	-	4	9	-	7	+	+	-1.	+	+	-	-	-	1	٦	<u></u>			\dashv	Н	-	+	+	-	+
_	H	-	t	t	Н	+	•	Н	\vdash	\vdash		+	+	$^{+}$	+	+	H	-	\dagger	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	-	\vdash	-	Н	┝	Н	\dashv	\dashv	Н	H	-	\dashv	+	1	+
_	\vdash	-	t	+	Н	E	_	ח	-	H	-	+	+	+	╁	t	+	-	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	-	+-	Н	┝		+	-	\vdash	H	-	Н	+	\dashv	+
			L	L	Ш		N	υ	L	L	L	_	L		1.							- 1		- 1	- 1			- 1	- 1		- [1	1				1				. 1	ı	_				

1	ı	abe	ı	5		Оря	erotic		10				(Oper 1:					20					25					30					35					40		Cor	nmer	nts	45					50	
Ì			Γ	Ň	T	N	Αl	~7	_	υ	R	G	E	E N	_	Г	Τ	Γ	Ë	Γ	Γ	Г	Г	[Γ	Γ	Г		30	П		Г		Ñ					Ñ					-,	Г			П	٦	
1	7			П	7	Ì	•	1		F		Ť	Ť	Ť	1	+	t	T	T	T	T		Г	-	T	r	T	Н						П						-				_	Н	-		H	+	-
†	1		H		1	+		7	_	_	-	l	t	+	\dagger	+	\dagger	t	t	H	H	-	H	1	f	+	H	Н	_	Н		Н	-	Н	Н	Н					Н	Н	Н		H			-	1	
1	7		\vdash	H	+	+		+	-	H	-	H	$^{+}$	t	t	+	t	t	+	┢	H	\vdash	-	-	H	┝	H	Н	-				-		Н		-	Н	Н	-	H	H	H	-	H	_	Н	\dashv	+	_
+	+		-	Н	+	_	X	+		\vdash	Т	0		+	+	+	+	+	H	-	_	_	-	^	6	_	-	Н	т	_	_		-	_	0	\vdash	_	v	_	_	_			_	H		Н	\dashv	-	_
1		_	_		-	-	-	-	_	Ŀ	-	+	1	1	╀	+	+	1	L						R					0	-	_	_		s		Ε	X	4	E								4	-	
7	D	A	R	A	4	В	S	۶	-	5	Ø	L	+	+	1	+	1	L	L	R	E.	S	E	R	٧	E	L	5	Ø		W	0	R	ט	S	Ц	F	0	R		1	N	Ρ	U	T	L	Α	R	E	Α
1	_		-		4	4	•	4	4	L	L	L	ļ	1	1	1	1	L	Ĺ.,	L	L	L		L	L	L	L			L			L	Ц		Ц												Ш		
1					1	\bot	•	1		_	L	L	1	1	1	l	L	L	L	L				L											Ц															
1							•			L					l				L																			Į												
1						J	S	В			1	0	0	: .	Ι					С	۰	E	Α	R		Α	L	L		Ъ	R	Ε	٧	1	0	υ	S	L	Y		I	s	s	υ	Ε	D				
T				П		0	S I	т		Ø			T	T	T					I		0			Ε																								1	
1							S				I	0	O		T	T	T	T	T	R	Ε	Α	D		Α							В	L	Ε		L	E	N	G	T	Н		В	I	N	Α	R	Y	1	
1	1		Г	T		o		т		Ø					ţ	8	T		t	R	Ε	С	0	R	D	Г	F	R	0	М		υ					1	Ø		I				٦				+	1	
1					-	-	М	ρĺ		R					Ť	\dagger	T	T	T		D					r				Н					П		1		7					7				7	1	٦
†	7		Н	H	_	-	E	-						ì A	t	$^{+}$	t		1	-	F	-	-	H	Ė	-	-		_	Н					Н		+	1	+	7	7			-	Н			+	1	-
†	+	-	-	\dashv	\rightarrow	-	E	-+		5			۳	+	+	+	╁	+	H	\vdash	H	_	-	_	Н			-	-	Н		Н	Н		Н	-	-		\dashv	\dashv	-		+	-	-	-		+	+	-
+	+	-		\dashv	+	4		4	\dashv	۲	-	\vdash	+	÷	+	+	₽	H	\vdash	┞	-	_	H	-	Н	H	\vdash	-		Н		-	Н	\dashv	Н		+	-	\dashv	+	+		-	4	Н	-	Н	+	+	-
+	+	-	-	\dashv	+	4		+	-	H	_	H	+	+	╀	+	╀	\vdash	H	\vdash	_	L	L		H	H		-	-	Н	Ц	Н	Н	\dashv	Н		+		\dashv	-	-	-	-	-		4	\mathbb{H}	+	-	4
+	4	_	H	\dashv	+	4	+	+	\dashv	H	_	H	+	+	╀	+	Ļ	H	L	H	L	_	L	_	H	H	H	-	-	Н		Н	Н	_	Н		4		-	4	-	4	-	4	_	-	Н	\dashv	4	4
4	4	_		\dashv	4	_	•	-	_	Н		L	1	1	1	+	1	L	L	L	L		Ш	L	L	L		4	_	Ц				4	Ц		4		4	_			-	_	_	4	Ц	_	4	_
┙			L			E	N	미			L			-	1		1	١.																					٠			ı				-			١	

10.4 STATUS REQUEST

This request may be directed to .IOC. to determine the status of previous input/output requests or to determine the physical status of one or all units of equipment. The general form of the request is as follows:

10.4.1 FUNCTION AND UNITREFERENCE

The second instruction of the status request defines the function to be performed and the unit of equipment for which the action is to be taken. This information is supplied in the form of an octal constant. .IOC. interprets the bit combination as follows:



FUNCTION

A function code of 04_8 in bits 15-12 define the function as a status operation.

UNIT-REFERENCE

The unit-reference field is defined in the same manner as for the data transmission request.

If the unit-reference number is specified as 00 (i.e., the second word of the calling sequence is OCT 4000), the request is interpreted as a system request.

If information is requested for a single unit, .IOC. returns to the location immediately following the request with the status information in the A- and B-registers:

	15 14 13	8 7	0
A-register	a equipm	ent type status	
	15 14		0
B-register	m transmissi	ion log	

<u>a</u> availability of device;

- O The device is available; the previous operation is complete.
- 1 The device is not available; the previous operation is complete but a transmission error has been detected or the device (tape) is in local status.
- The device is not available; the operation is in progress.

equipment type

This field contains a 6-bit code identifying the device referred to:

device refe	rred	to:
00-07	Pap	er tape devices
	00	2752A Teleprinter
	01	2737A Punched Tape Reader
	02	2753A Tape Punch
10-17	Unit	Record devices
20-37	Mag devi	netic Tape and Mass Storage ces
	20	Kennedy 1406 Incremental Tape Transport
	21	HP 2020 Magnetic Tape Unit
40-77	Inst	rumentation devices
	40	Data Source Interface
	41	Integrating Digital Voltmeter
	42	Guarded Crossbar Scanner
	43	Time Base Generator
	77	HP 2401C/HP 2911 Scanning Driver (HP 2018 System)

status

The status field indicates the actual status of the device when the data transmission is complete. The contents depend on the type of device referred to:

Teleprinter reader or Punched Tape reader:

Bits 7-0

Condition

xx1xxxxx

end-of-tape (10 feed frames)

Tape punch:

Bits 7-0

Condition

xx1xxxxx

tape supply low

Kennedy 1406 Incremental Tape Transport:

Bits 7-0

Condition

xx1xxxxx

end-of-tape mark sensed

xxxx1xxx

broken tape; no tape on write

head

xxxxxxx1

device busy

HP 2020 Magnetic Tape Unit

Bits 7-0[†]

Condition

1xxxxxxx

end-of-file record (17₈) encountered while reading, forward spacing, or backward

spacing

x1xxxxxx

start-of-tape marker sensed

xx1xxxxx

end-of-tape marker sensed

xxx1xxxx

timing error on read/write

xxxx1xxx

I/O request rejected:

- a. tape motion required but controller busy
- b. backward tape motion required but tape at load point
- c. write request given but reel does not have write enable ring

[†] Hardware status bit 8 is not included in status field (similar information in bit 0).

Bits 7-0	Condition
xxxxx1xx	Reel does not have write en- able ring or tape unit is re- winding
xxxxxx1x	Parity error on read/write
xxxxxxx1	Tape in motion or unit in local status

 $\underline{\underline{m}}$ This bit defines the mode of the data transmission.

0 ASCII or BCD

1 binary

transmission log

This field is a log of the number of characters or words transmitted. The value is given as a positive integer and indicates characters or words as specified in the calling sequence. The value is stored in this field only when the request is completed; that is, when all data is transmitted or when a transmission error is detected.

If a system status request is made, the information in the A and B registers is as follows:

- b System Status
 - 0 no device busy
 - 1 at least one device is busy

HP 2020A/B Status Information

If errors (timing or parity) are detected during input/output operations, the HP 2020A/B subroutine will attempt to repeat the operation four more times; a total of five Read or Write operations will be initiated.

For an output operation, the sequence of instructions involves a write, a backspace, writing a three inch gap, and then the next write attempt. If the error persists after the five attempts, control returns to the user program at the normal return location. If a Status operation is performed at this point, the word in the A-Register would contain a 1 in the "a" field and either the timing bit (4) or the parity error bit (1) set in the status field. For a Write operation, the record produced by the last attempt will be on tape. For a Read, the buffer will contain the record read on the last attempt.

If the End-of-Tape marker is sensed on a Write operation, the EOT bit is set in the status field and control returns to the normal return location. If another Write is then attempted, the "a" field is set to 1 indicating a transmission error and control returns to the normal return location; no data will be written. If the End-of-Tape marker is sensed on a Read operation, the EOT bit is set in the status field and control returns to the normal return location. Another Read operation may be attempted if it is known that another record exists on the tape; if there is no record, reading continues through the physical end of the tape. This could also occur if the last record on the tape is placed before the EOT marker. (Forward motion is terminated by an end-of-record gap.)

Timing Errors

All operations are performed with the interrupt system active; data transfer is accomplished on interrupt command. Consequently, the priority of the device and state of the interrupt system are significant. When establishing the hardware configuration, the tape device should be given the highest priority channels. If not, the Library subroutine ENDIO should be called before every Read and Write command. During the execution of any input/output operation, the interrupt system may not be inhibited for more than 5 machine cycles; otherwise, a timing error may occur on high density (556 bpi) tapes.

Examples:

1	Lo	bel		5		U	pero	rior	١	10				C	pero 15	ind				20					25					30					35					40		Cor	mme	nts	45					50		
Τ	T				Г	N	A	Ī	٨	1	s	Т	С	۲	K	T	П			T	Ī									T		T		T	T	T	T								П	П	_	П		П	Γ	r
T	1	1				Γ		T	T					T	T	T		1	T	1															1		_									П		П		П	П	Ī
T	T	1			T	Γ		T	Ť	1				t	T	T	П		1	1	T										T	1	1	7	1	1		1		_					П	П		П	П	П	П	İ
t	T	1		_	H	T	1.	t	t	1	1		T	t	T	t	П	1	1	1	7					П	٦	1		1	1	1	1	7	1	7	7	1	7						П	П	_	H	П	П	П	
t	+	1	_	_	H	E	×	h	r			I	0	C	+	t	Н	1	\forall	+	D	F	С	1	Δ	R	F	T	7	т	0	c	7	7	Δ	S	1	F	X	┰	F	R	N	Δ	L		_	H	Н	П	Г	ł
-	1	^	R	Δ	\vdash		S					ø		f	+	t	Н	7	+							٧		1	S	_ T	0	R	Δ	G	F	1	Δ	R	F	Δ	-	-	-		F	Ė		H	Н	Н	r	ł
Ť	+	÷	_	_	┝	۲		f	7	+	÷	_		t	\dagger	t	H	+	+	+	7	-	_	_	-	Ė	-	-	-	÷	Ť			7	7	-	7	+		٦	•	-	-	-	Н			H	Н	H	H	
t	+	1	_	-	\vdash	H	١.	t	+	+		-		t	+	+	H	+	+	+	+	-	-				-		-	7	-	+	-		+	+	1	+	1				-	H	Н	H		H	H	Н	H	
t	+	+	_	-	H	┝	١.	t	+	1	-	-	H	t	+	╁	H	+	+	+	+	7	-			H		-		1	+	+	+	+	+	+	+	+	+	1	-		-		Н	H		H	Н	H	H	
E	+	_	_		┝	١,	9	-	+	+	-	_	0		+	╁	H	+	+	+	R	_	^	_	-	Α	N	-	^	e	_	T	т	+		_		_	0	_		_	_	_	M	H	11	N	+	-	L	
1	- 1	-	U	141	┝		0								5	+	Н	+	+						0	1	NI NI	_	_	ٵ	NI.	11	T	В	-	_ D		1										R			A	
╀	+	+	_	_	\vdash	1	1	_	_				C			+	H	+	+	-	1	_	<u>'</u>	^	T	I	0	N	-	+	N	<u>ر</u>	P)	۸	٦	1	+	1	J	-	_	14	U		3	H	J	-	_	-	f	
+	+	+	_	_	\vdash		E								A	+	Н	+	+	+	_	J	·	H	1	۲	J	14	-	+	IN	^	מ	^	+	+	+	-	-	-	_		-	_	H	Н	-	H	Н	Н	H	
+	+	+		L	\vdash		E					Ø		-	H	+	Н	-	+	+	+	-	-			H		_	-	+	+	+		+	+	+	+	-	-	\dashv	_	_	-	-	Н	Н	<u> </u>	H	H	H	-	
+	+	4	_	_	L	۲	1	1	4	-	_	W	-	+	╀	+	Н	4	-	+	-	-	_		_	H		_	4	4	-	+	+	-	+	4	-		-	_			-		\vdash	Н	-	H	H	H	H	
+	+	-	_	_	L	H	ŀ	+	+	4		-	H	+	+	╀	Н	4	4	+	4	-	_	_	_	H	H	-	-	\dashv	-	+	-	+	+	+	-	4	-	_	_		-		\vdash		-	Н	Н	H	-	
+	+	-	_	L	L	L	1.	+	+	4		Ļ	Ļ	+	+	╀	Н	4	-	4	-	-			_	L		_		4	-	4	-	\dashv	4	4	4	-	-	4	_	_	_	_	Ш		-	Ш	Ш	H	-	
_	4	_	_	Ļ	_	L	•	1	4	4		Ļ	Ļ	1	+	╀	Н	-	4	4	-		_	L	_	L	Ļ	_	_	_	_	-	4	_	_	4	_	_	_	_	_	_	_	_	Ш		Ļ	L	Ш	Ш	L	
3 1	T /	4	T	M	L		9						_		1		Н	-	4																													T			I	
1	1	4	L	L	L		0			4	4	Ø	Ø	1	5	1	Ш		4	4	В	I	T		1	5	Ц	I	S	4	S	E	T	,	4	U	N	I	T	_	1	5	_	I	S	Ц	В	υ	S	Y	_	
4	4	4	_	L	L		\$ 5			4		L	L	1	Ļ	L				4	L	0	0	Р		0	Z		S	T	Α	T	u	s	1	R	E	Q	U	Ε	S	Τ	_						-	0		4
1	1		L	L	L	+	١	+	-+	4	S	T	Α	T	N	4	Ш		4							0			I	S		С	0	M	Р	L	E	T	Ε	٠	_	R	0	T	Α	Т	Ε	L		N	D	
\perp			L	L	L		1					L	L		1	L					С											4	-	-	I	F		S	Ε	T	,		T	R	Α	N	S	F	Ε	R	L	
\perp			L	L	L					,	R	S	S								С	0	N	T	R	0	L		Т	0		Ε	N	D	-	0	F	-	T	Α	P	Ε		С	Н	E	С	K			L	
					L		N				Ρ	R	0	O	S	L					R	0	U	T	I	N	Ε			R	0	T	Α	T	E		Α	N	D		С	Н	Ε	С	K		В	I	T		5	
Ξ)	Т				A	l		=	,	Α	L	F		Ι					-1	-	-	I	F		s	Ε	Т	,		T	R	A	N	s	F	E	R		C	0	N	T	R	0	L		T	0			
						F	1	١	-						1				1		E	N	D	Р	R		R	0	υ	т	I	N	Ε		(P	Ε	R	F	0	R	M	S		Ε	N	D	I	N	G		
T				Г	Γ	S	S	1	Δ				Ī	T	T	Γ					Ρ	R	0	С	Ε	s	s)		I	F		N	0	T		S	E	Т	,		Т	R	Α	N	s	F	Ε	R			1
T					Γ	J	۱	1	9		Ε	N	D	F	R						С	0	N	Т	R	0	L		Т	0		Α	В	0	R	T		R	0	υ	T	1	N	Ε		(Ρ	Ε	R	_		Ì
T	1				Γ	J	۱	A F	5		Α	В	0	F	7	T)			I	1
T	1					T	1	T	1				Ī	T	T	T					R	Ε	Q	U	Ε	s	T		I	s		С	0	M	Р	L	Ε	T	Ε	D			С	0	N	Т	I	N	υ	E		1
				Г	T	T	١.	T	1			Г	T	T	T	T					Р	R	0	С	E	s	s	1	N	G		Α	T			0	С	Α	Т	I	o	N		Р	R	0	С	s				
T	1	7			Γ	T	1.	1	1		_		T	T	T	T	П							_		Г							1	1	1	1	1		1				T	Г	П	П	Ī		Ħ		T	
T	1				T	T	1	1	1	1		-	T	t	Ť	t	П	-		1	D	Ε	Т	E	R	м	I	N	Ε	1	С	Α	υ	s	Ε	1	0	F	7	R	Ε	J	Ε	С	Т	.	Г	I	F		r	Ì
R,	j	c	Т	-	t	5	5	3 1	зİ	\exists	H		t	t	t	t	П	1	7																													Ē			H	ł
Ť	+		Ė		t	+-	IN	-	-		R	F	Δ	r	N	1	Н	1	+																															R	L	1
+	+	+	-	-	H	-	٨	-	_						7		+-	\dashv	-	-	-)	=	=	Ĕ	-	ř	Ė	_	_		-	-	=	_	7	-	P		_	_	=	-	-	·	Н	브	÷			0		1

,		Lab	el		5		Ope	rati	on	10					Ор	eran 15	d			20					25					30					35					40		Co	nmei	nts	45					50		
				I	I		N	Α	M		s	Y	1	S	s	T																																			I	I
								•					T					П		I																																
				I	Ι			•			Γ		I																																						L	
			Γ		I			•																																				L		L		L		L		L
Α	G	Α	I	1	V		J							כ				П		ŀ	T	Ε	S	Т		Α	L	L		D	Ε	٧	Ι	С	Ε	s		T	0		S	Ε	Ε		I	F		Α	N	Y		
			T	T	T	i	0	C	T		4	g	1	ð	Ø	Ø			T	7	Δ	R	Ε		s	Т	Ι	L	L		В	υ	s	Y	_	-		I	F		Α	T		L	E	Α	S	T			Γ	
			T	T	T		S				T	T						П	1	(2	N	E		D	E	٧	I	С	Ε		I	s		s	Т	Ι	L	L		В	υ	S	Y	,	Г	K	E	Ε	Р	Γ	
			T	T	T	1	J	M	Ρ	Γ	Α	G	,	4	I	N		П	1	ŀ	T	Ε	S	T	I	N	G		s	Y	S	T	Ε	M		s	T	Α	T	U	S			I	F		N	0	N	Ε	Γ	T
П			T	T	1	1	J	M	Ρ	Γ	8	E	:	3	I	N		П		1	Δ	R	Ε		В	υ	s	Y	,		J	U	M	Р		Т	0		В	Ε	G	١	N								T	
			T	T	1	1	E	N	D	Γ	T	T	T	1				П	7	1						Г														•		•									T	T

REVIEW

1.	What is the name of the BCS routine which provides simplified I/O ?
2.	The above name must be specified in an pseudo when any BCS I/O calling sequence is specified in a routine.
3.	Input/output operations are accomplished through a set of subroutines called
4.	Installation unit numbers are related to specific devices through the
5.	A request may be specified to terminate a previously issued I/O operation.
6.	Specify an I/O request to read a 10-word ASCII record from the punched tape reader with installation unit assignment 10. Transfer control to location ERROR if the operation cannot be performed.
7.	Code the ERROR routine in the above question to check for the cause of the error, print either ILL FN ON TR (in the case of illegal function or subfunction)
	or
	TR DV BSY (in the case of the device or driver busy) on the standard teletype device, and halt.

The Assembler accepts as input a paper tape containing a control statement and a source language program. A relocatable source language program may be divided into several subprograms or into a main program and several subroutines; the designation of these elements is optional. The output produced by the Assembler may include a punched paper tape containing the object program, an object program listing, and diagnostic messages.

11.1 CONTROL STATEMENT

The control statement must be the first statement of the source program; it directs the Assembler.

ASMB,
$$p_1, p_2, \ldots, p_n$$

ASMB indicates the control statement; it must begin in character position one. Following the comma are two or more parameters, in any order, which define the output to be produced. No spaces may be specified within the control statement. The control statement must be terminated by an end-of-statement mark, (CR) (LF)

The parameters may be any legal combination of the following starting in character position 6:

- A Absolute: The addresses generated by the Assembler are to be interpreted as absolute locations in memory. The object program may be loaded by the Basic Binary Loader.
- R Relocatable: The object program may be loaded by the BCS Relocating Loader.
- B Binary output: A program is to be punched according to one of the above parameters.
- N All coding segments starting with IFN are to be assembled into program. (Void if Z follows.)
- Z All coding segments starting with IFZ are to be assembled into program. (Void if N follows.)

- L List output: A program listing is to be produced either during pass two or pass three according to one of the above parameters.
- T Table print: List the symbol table at the end of the first pass.

Either A or R must be specified with any combination of B, L or T.

11.2 SOURCE PROGRAM

The source program follows the control statement. Each statement is followed by an end-of-statement mark. The first statement of the program must be a NAM statement for a relocatable program or an ORG statement indicating the origin of an absolute program. The HED pseudo instruction and statements consisting entirely of comments (indicated by the asterisk in position one), however, may appear between the ASMB statement and the NAM or ORG statement. The last statement must be an END statement and usually contains the transfer address for the start of a relocatable program.

11.3 BINARY OUTPUT

The punch output includes the instructions translated from the source program. It does not include system subroutines referenced within the source program (arithmetic subroutine calls, input/output requests to BCS, etc.). These routines must be loaded into memory at object program execution time.

11.4 LIST OUTPUT

List output as requested by the L and T parameters on the ASMB statement has the following format:

11.4.1 ASSEMBLY LISTING

The Assembler provides a listing of the Assembled source program if requested by the L parameter on the ASMB statement for the program. Each page of the listing is preceded by the page number (PAGE xxxx).

If the source program is assembled by the Assembler provided for 8K and larger machines, the number of the source tape cur-

rently being processed by the Assembler is printed following the page number (#xx). Headings requested by the HED pseudo instruction are printed as specified.

The body of the listing has the following format:

Columns	Content		
1-4	Source statement sequence number generated by the Assembler		
5-6	Blank		
7-11	Location (octal)		
12	Blank		
13-18	Object code word in octal		
19	Relocation or external symbol indicator		
20	Blank		
21-72	First 52 characters of source statement		

Lines consisting entirely of remarks are printed as follows:

Columns	Content
1-4 5-72	Source statement sequence number Up to 68 characters of remarks

11.4.2 SYMBOL TABLE LISTING

The Assembler produces a listing of the symbol table during pass 1, if requested by the T parameter on the ASMB statement for the program. Each page of the listing is preceded by a page number (PAGE xxxx).

A Symbol Table listing has the following format:

Columns	Content
1-5	Symbol
6	Blank
7	Relocation or external symbol indicator
8	Blank
9-14	Value of the symbol

The characters that designate an external symbol or type of relocation for the Operand field or the symbol are as follows:

Blank	Absolute
R	Program relocatable
В	Base page relocatable
C	Common relocatable
X	External symbol

At the end of each pass, the following is printed:

** NO ERRORS *

or

** nnnn ERRORS *

The value nnnn indicates the number of errors.

11.5 ERROR MESSAGES

The Assembler recognizes certain coding errors in the source program and produces a 1- or 2-letter mnemonic followed by the sequence number and the first 62 characters of the statement in error. The messages are printed on the Teleprinter during the passes indicated:

Error Code	Pass	Description
CS	1	Control statement error:a) The control statement contained a parameter other than the legal set.b) Neither A nor R, or both A and R were specified.
		c) There was no output parameter (B, T or L).
DD	1 ****	Doubly defined symbol: A name defined in the symbol table appears more than once as:
		a) A label of a machine instruction.
		b) A label of one of the pseudo operations:
	to gradus standing P	ASC ABS DEC OCT
	Algebra (1997) Orași de la Santa (1997)	DEF Arithmetic sub- routine call

Error		
Code	$\underline{\text{Pass}}$	Description
		c) A name in the operand field in a COM or EXT statement. •
		An arithmetic subroutine mne- monic appears in a program both as a pseudo instruction and as a label.
EN	1	An entry point has been defined in the operandfield of an EXT or COM statement or has been equated to an absolute value.
EN 0000 < symbol>	2	An entry point specified in an ENT statement does not appear in the label field of a machine or BSS instruction.
IF	1	An IFZ follows an IFN (or viceversa) without an intervening XIF. The second pseudo instruction is ignored.
IL	1	Illegal instruction:
		a) Instruction mnemonic cannot be used with type of assembly requested in control statement. The following are illegal in an absolute assembly: NAM EXT ENT COM ORB Arithmetic subroutine calls
		b) The ASMB statement has an R parameter, but NAM is not detected as the first op code.
		Illegal character: A literal has been specified with an illegal character for its type (e.g., A-Z, 8 or 9 in an = B literal).
IL	2 or 3	Illegal character: A numeric term used in the operand field contains an illegal character (e.g., an octal constant contains A-Z, 8 or 9).
		Illegal instruction: ORB in absolute assembly.

Error Code	Pass			Desci	ription	
M	1, 2, or 3	Ill	egal o	perand	:	
		a)	_	erand i requiri		sing for an op
		b)				nal and omit- included for:
			SO	C :	SOS	HLT
		c)	the fo	llowiną catable	g instr	sion in one of uctions from am is greater
			DEI			ce * outine calls
		d)	an op		eld otl	is used with ner than ABS,
		e)	a com			han I follows the following
			ISZ JMP JSB	LDA	XOR IOR CPA	Arithmetic subroutine
		f)				han C follows the following

g) A relocatable expression in an ABS or REP statement.h) An illegal operator appears in

LIB

MIA

MIB

OTA

OTB

HLT

statements:

STC CLC

LIA

h) An illegal operator appears in an operand field (e.g. + or - as the last character).

Error Code	Pass	Description
		i) An ORG statement appearing in a relocatable program includes an expression that is base page or common relocatable or abso- lute.
		j) A relocatable expression contains an illegal mixture of program, base page, and common relocatable terms.
		k) An external symbol appears in an operand expression or is fol- lowed by a comma and the let- ter I.
		 The literal or type of literal is illegal for the operation code used.
		m) Operand of EAU shift-rotate instruction = \emptyset or > 16 .
NO	1	No origin definition: The first statement in the assembly containing a valid op code following the ASMB control statement and remarks, if any, is neither an ORG nor NAM statement. If the A parameter was given on the ASMB statement, the program is assembled starting at 2000; if an R parameter was given, the program is assembled starting at zero.
OP	1	Illegal op code following control statement. A valid op code has not yet been encountered and the statement being processed does not contain an asterisk in position one. The statement is assumed to contain an illegal op code; it is treated as a remarks statement.

Error Code	Pass	Description
OP	1, 2, or 3	Illegal op code: A mnemonic appears in the op code field which is not one of the accepted machine or pseudo codes. A word is generated in the object program.
ov	1, 2, or 3	Numeric operand overflow: The numeric value of a term or expression has overflowed its limit:
		2 ⁶ -1 Input/Output, Overflow, Halt 2 ¹⁰ -1 Memory Reference 2 ¹⁵ -1 DEF and ABS operands; data generated by DEC; expressions concerned with program location counter. 2 ¹⁶ -1 OCT
R?	Before 1	An attempt is being made to assemble a relocatable program following the assembly of an absolute program. The Assembler must be reloaded.
SO	1	There are more symbols defined in the program than the symbol table can handle.
SY	1	Illegal Symbol: A label field contains an illegal character or is greater than 5 characters. A label with illegal characters may result in an erroneous assembly if not corrected. A long label is truncated on the right to 5 characters.
		Too many control statements: A control statement has been input on the teleprinter and the source tape. The Assembler assumes that the source tape control statement is a label, since it begins in column 1. Thus the commas are considered as illegal characters and the "label" is too long. The binary object tape is not affected by this error,

Error Code	Pass	Description
		and the control statement entered via the teleprinter is the one used by the Assembler.
SY	2 or 3	Illegal Symbol: A symbolic term in the operand field is greater than five characters; the symbol is truncated on the right to 5 characters.
		Too many control statements: see above.
TP	1,2, or 3	An error has occured while reading or writing magnetic tape. if the T-Register contains 102040, an irrecoverable error has occured; restart the assembly. Otherwise, correct condition and resume.
UN	1, 2, or 3	Undefined Symbol:
		 a) A symbolic term in an operand field is not defined in the Label field of an instruction or is not defined in the operand field of a COM or EXT statement.
		b) A symbol appearing in the oper- and field of one of the following pseudo operations was not de- fined previously in the source program:
		BSS ORG ASC END EQU

Examples:

1		Labe	1	5		Op	erat	ion	10				0	perar 15	nd				20
Α	s	M	В	,	R	Ι,	L	,	Т	Γ			Γ		Γ				
Г						Ε	N	T		W	Н	Ε	R	Ε					
ı	Α	М				0	С	Т		9	9	9	9						
N	0	Т				0	0	Ρ		3	2								
Т	0	0				D	Ε	С		3	2	7	6	8					
В	R	١	T	Ε		L	D	Α		?									
В	R	ı	Т	Ε		s	Т	Α		F	0	R	G	Ε	Т				
						J	M	Р		В	R	1	T	Ε	,	D	Ų	Н	
						Ε	N	D		Г									

PAGE 0001

0001

ASMB, R, L, T

2000 CN

ENT WHERE

02 0004 NOT 002 32

DD 0007 BRITE STA FORGET

IAM R ØØØØØØ

NOT R 000001

100 R 000002 BRITE R 000003

**0003 ERRORS*

PAGE 0002

EN 0000 WHERE **0001 ERRORS*

PAGE 0003 #01

0001

ASMBOROLO I

NO 0002

ENT WHERE

0002

ENT WHERE

IL 0003 IAM OCT 9999

0003 00000 000000 IAM OCT 9999

02 0004 NOT 00P 32

0004 00001 000000 NOT OOP 32

OV 0005 TOO DEC 32768

0005 00002 000000 TOO DEC 32768

UN 0006 BRITE LDA ?

0006 00003 062002 BRITE LDA ?

SY 0007 BRITE STA FORGET

UN 0007 BRITE STA FORGET

0007 00004 072002 BRITE STA FORGET

JMP BKITE, DUH M 0008

0008 00005 026003R JMP BRITE, DUH

0009

END

**0008 ERRORS*

- Code a routine to check the answers to the examples for the MPY, DIV, FMP, FDV, FAD, and FSB pseudo-instructions, given in Section 9.5. That is, determine whether an MPY instruction multiplying the two values 173₈ and 34₈ would result in the A-register containing 006564₈ and the Bregister containing 000000, and so forth.
- 2. Code a routine to generate 15 fixed point integers, sort the integers according to positive or negative, and print them in octal on the teleprinter. Negative numbers are to be complemented and preceded by a minus sign, and appropriate headings provided:

POSITIVE VALUES

XXXXX

XXXXX

XXXXX

(Indent positive values six spaces)

·


NEGATIVE VALUES

-XXXXX

-XXXXX

(Indent negative values five spaces and precede with minus sign)

-xxxxx



PAGE ØØØ1

0001			ASMB, R, B, L, T
AQUAN	R	000000	
VAL UE	R	Ø00ØØ1	
AUUAT	R	000002	
DANTE	R	000003	
• 75	R	000004	
• Ø	R	000005	
• VAL	R	000006	
.2.5	R	000007	
SOCK	K	000011	
TEST	R	000013	
BEGIN	R	000015	
MPY	Χ	000001	
• DI V	Χ	000002	
• DLD	Χ	000003	
• FMP	Χ	000004	
• FDV	Χ	000005	
• FAD	Χ	000006	
• FSB	Х	00000 7	
** N()	ERRORS*	


```
PAGE 0002 #01
0001
                     ASMB, R. B. L. T
0001
     00000
                           NAM CHECK
2000
     00000 000173
                     AQUAN OCT 173
      00001 000034
                     VALUE OCT 34
0003
      00002 101325
                     AQUAT OCT 101325
0004
      00003 061111
                     DANTE OCT 61111
0005
                           OCT 75
0006
      00004 000075
                     .75
      00005 000000
                           OCT Ø
0007
                     • Ø.
0008
      00006 054147
                     · VAL
                           OCT 54147
0009
      00007 050000
                     .2.5
                           DEC 2.5
      00010 000004
0010
      00011 100000
                     SOCK
                          DEC -1.0
      00012 000000
0011
      00013 074000
                     TEST DEC 3.75
      00014 000004
      00015 000000
0012
                     BEGIN NOP
0013
      00016 062000R
                           LDA AQUAN
0014
      00017 016001X
                           MPY VALUE
      00020 000001R
0015
      00021 102000
                           HL T
0016
      00022 062002R
                           LDA AQUAT
      00023 016001X
                           MPY DANTE
0017
      00024 000003R
0018
      00025 102000
                           HL T
0019
      00026 062004R
                           LDA .75
0020
      00027 016001X
                           MPY = D20
      00030 000115R
0021
      00031 102000
                           HL T
0022
      00032 062006R
                           LDA · VAL
      00033 066005R
0023
                           LDB .Ø
     00034 016002X
                           DIV .75
0024
      00035 000004R
      00036 102000
0025
                           HL T
      00037 062004R
0026
                           LDA .75
0027
      00040 066005R
                           LDB .Ø
0028
      00041 016002X
                           DIV = B75
      00042 000116R
0029
      00043 102000
                           HL T
0030
      00044 016003X
                           DLD .2.5
      00045 000007R
      00046 016004X
0031
                           FMP SOCK
      00047 000011R
0032
      00050 102000
                           HL T
0033
      00051 016003X
                           DLD TEST
      00052 000013R
0034
      00053 016004X
                           FMP = F10.0
      00054 0001172
0035
      00055 102000
                           HL T
0036
      00056 016003X
                           DLD .2.5
      00057 000007R
0037
      00060 016005X
                           FDV SOCK
      00061 000011R
      00062 102000
0038
                           HL T
      00063 016003X
0039
                           DLD TEST
      00064 000013R
      00065 016005X
0040
                           FDV = F2.0
      00066 000121R
0041
     00067 102000
```

HL T

PAGE 0003 #02

NO ERRORS*

0042	00070	016003X	DL D	•2•5
	00071	000007R		
0043	00072	Ø16ØØ6X	FAD	SOCK
	00073	000011R		
0044	00074	102000	HLT	
0045	00075	Ø16003X	DL D	TEST
	00076	000013R		
0046	00077	Ø16ØØ6X	FAD	=F10.25
	00100	000123R		
0047	00101	102000	HL T	
0048	00102	Ø16003X	DL D	•2•5
	00103	000007R		
0049	00104	Ø16ØØ7X	FSB	SOCK
	00105	000011R		
ØØ 5Ø	00106	102000	HL T	
ØØ51	00107	016003X	DL D	TEST
	00110	000013R		
ØØ 52	00111	Ø16ØØ7X	FSB	=F3.5
	00112	ØØØ125R		
0053	00113	102000	HL T	
0054	00114	126015R	JMP	BEGIN. I
	00115	000024		
	00116	000075		
	00117	050000		
	00120	000010		
	00121	040000		
	00122	000004		
		051000		
		000010		
	00125	070000		
	00126	000004		
0055			END	



PAGE 0001

000 1			ASMB, R, B, L, T
VAL UE	R	000000	
COUNK	R	000001	
NEGPL	R	000002	
POSPL	K	000021	
NEGMD	R	000040	
NEGAD	R	000041	
POSMD	R	000042	
POSAD	R	000043	
P CO UN	R	000044	
N CO UN	R	000045	
TEMP	R	000046	,
•10C•	Х	ØØØØØ1	
O UT	R	ØØØØ 4 7	
В		ØØØØØ 1	
NEG5	R	000050	
NEG2	R	000051	
HEAD1	ĸ	000052	
HEAD2	R	000062	
MASK	R	000072	
CONST	R	000073	
MINUS	R	000074	
OUTPT	R	000075	
BEGIN	R	000103	
LOOP	R	000104	
CHECK	R	000114	
CAT	K	000117	
WRITE	ĸ	000122	
NEXTP	R	000133	
NEXTN	ĸ	000155	
FIN	K	000164	
CONVI		000165	
AGAIN		000167	
IOCHK	ĸ	000214	
** N() [EKKOK5*	

```
PAGE 0002 #01
0001
                   ASMB, R, B, L, T
0001
                        NAM . 8CNV
    00000
0002 00000 154321
                  VALUE OCT 154321
0003 00001 177761
                  COUNR DEC -15
0004 00002 000000 NEGPL BSS 15
0005 00021 000000 POSPL BSS 15
0006 00040 000002R NEGMD DEF NEGPL
0007
     00041 000002R NEGAD DEF NEGPL
0008 00042 000021R POSMD DEF POSPL
0009
     00043 000021R POSAD DEF POSPL
0010 00044 000000 PCOUN BSS 1
0011 00045 000000 NCOUN BSS 1
0012 00046 000000 TEMP BSS 1
0013
                         EXT .IOC.
ØØ14 ØØØ47 ØØØ1ØØR OUT
                       DEF OUTPT+3
0015 00001 B
                        EQU 1
0016 00050 177773
                  NEGS DEC - 5
0017 00051 177776 NEG2 DEC -2
0018 00052 050117 HEAD1 ASC 8, POSITIVE VALUES
      00053 051511
     00054 052111
     00055 053105
     00056 020126
     00057 040514
     00060 052505
     00061 051440
     00062 047105 HEAD2 ASC 8, NEGATIVE VALUES
ØØ19
     00063 043501
     00064 052111
      00065 053105
     00066 020126
     00067 040514
      00070 052505
      00071 051440
                  MASK OCT 7
0020
     00072 000007
0021
     00073 000060
                  CONST OCT 60
0022 00074 020055 MINUS ASC 1, -
0023 00075 020040 OUTPT ASC 6,
     00076 020040
     00077 020040
     00100 020040
     00101 020040
     00102 020040
0024 00103 000000 BEGIN NOP
0025 00104 062000R LOOP LDA VALUE
                                   LOAD A WITH VALUE -- ROTATE TO
0026 00105 001300
                        RAR
                                   GENERATE NEW VALUE
0027 00106 072000R
                       STA VALUE
                                   STORE IN VALUE
0028 00107 002021
                        SSARSS
                                   IS THE VALUE NEGATIVE?
ØØ29 ØØ11Ø Ø26117R
                        JMP CAT
                                    NO--JUMP TO CAT
0030 00111 003004
                        CMA, INA
                                    YES--CONVERT TO TWOS COMPLEMENT
                       STA NEGMD, I STORE IN NEGPL AREA
ØØ31 ØØ112 172040R
0032 00113 036040R
                        ISZ NEGMD INCREMENT INDIRECT ADDRESS
0033 00114 036001R CHECK ISZ COUNR
                                    ALL 15 VALUES GENERATED, STORED?
0034 00115 026104R
                        JMP LOOP
                                    NO--GO BACK FOR NEXT VALUE
0035 00116 026122R
                        JMP WRITE
                                    YES--JUMP TO WRITE
                       STA POSMD, I STORE POSITIVE VALUE IN POSPL AREA
0036 00117 172042R CAT
0037 00120 036042R
                       ISZ POSMD INCREMENT INDIRECT ADDRESS
0038 00121 026114R
                        JMP CHECK JUMP TO LOCATION CHECK
```

PAGE 0003 #02

```
0039
      ØØ122 Ø160Ø1X WRITE JSB .IOC.
                                       *CALL .IOC.
0040
      00123 020006
                           OCT 20006
                                        *DEFINE OUTPUT, DEVICE, FORMAT
                                        *IF BUSY, KEEP TRYING
0041
                           JMP WRITE
      ØØ124 Ø26122R
0042
                                        *START OF OUTPUT AREA
      00125 000052R
                           DEF HEAD1
                                        *LENGTH OF OUTPUT AREA
0043
      00126 000010
                           DEC 8
                                       LOAD ADDRESS OF LAST POS. VALUE+1
0044
      ØØ127 Ø62Ø42R
                           LDA POSMD
0045
                                        CONVERT TO TWOS COMPLEMENT
      00130 003004
                           CMA, INA
0046
      00131 042043R
                           ADA POSAD
                                        ADD ADDRESS OF FIRST POS. VALUE
0047
      00132 072044R
                           STA PCOUN
                                        STORE - (NO. OF POS. VALS) IN PCOUN
0048
      00133 162043R NEXTP LDA POSAD, I LOAD A WITH A POSITIVE VALUE
                                        POSITION FOR CONVT ROUTINE
00 49
      00134 001200
                           RAL
0050
      ØØ135 Ø72Ø46R
                           STA TEMP
                                        STORE IN TEMPORARY LOCATION
                           JSB CONVT
                                        JUMP TO CONVERT-WRITE ROUTINE
0051
      ØØ136 Ø16165R
                           ISZ POSAD
                                        INCREMENT INDIRECT ADDRESS
0052
      00137 036043R
ØØ 53
      00140 036044R
                           ISZ PCOUN
                                        ALL POSITIVE VALS. PRINTED?
0054
      00141 026133R
                           JMP NEXTP
                                       NO--GO BACK FOR NEXT ONE
0055
      00142 016001X
                           JSB .IOC.
                                        *YES--PRINT NEGATIVE HEADING
      00143 020006
0056
                           OCT 20006
                                        *DEFINE OUTPUT, DEVICE, FORMAT
                           JMP *-2
                                        *IF BUSY, KEEP TRYING
0057
      00144 026142R
                           DEF HEAD2
                                        *START OF OUTPUT AREA
0058
      00145 000062R
0059
      00146 000010
                           DEC 8
                                        *LENGTH OF OUTPUT AREA
                                        LOAD ADDRESS OF LAST NEG. VALUE+1
0060
      00147 062040R
                           LDA NEGMD
0061
      00150 003004
                           CMA, INA
                                        CONVERT TO TWOS COMPLEMENT
0062
      00151 042041R
                           ADA NEGAD
                                        ADD ADDRESS OF FIRST NEG. VALUE
ØØ 63
      00152 072045R
                           STA NCO UN
                                        STORE - (NO. OF NEG. VALS) IN NCOUN
0064
      ØØ153 Ø62Ø74R
                                        LOAD A WITH MINUS SIGN
                           LDA MINUS
                           STA OUTPT+2 STORE IN OUTPT AREA
0065
      00154 072077R
0066
      00155 162041R NEXTN LDA NEGAD,I LOAD A WITH NEGATIVE VALUE
0067
      00156 001200
                           RAL
                                        POSITION FOR CONVT ROUTINE
0068
      00157 072046R
                           STA TEMP
                                        STORE IN TEMP
                                        JUMP TO CONVERT-WRITE ROUTINE
0069
      ØØ16Ø Ø16165R
                           JSB CONVT
0070
      00161 036041R
                           ISZ NEGAD
                                        INCREMENT INDIRECT ADDRESS
0071
      00162 036045R
                           ISZ NCOUN
                                        ALL NEGATIVE VALS. PRINTED?
0072
      ØØ163 Ø26155R
                           JMP NEXTN
                                       NO--GO BACK FOR NEXT ONE
0073
      00164 126103R FIN
                           JMP BEGIN
                                        YES--
0074
      00165 000000
                     CONVT NOP
                                        LOAD B WITH CHARACTER-COUNTER
0075
      00166 066050R
                           LDB NEG5
0076
      00167 062046R AGAIN LDA TEMP
                                        LOAD A WITH OCTAL QUANTITY
0077
                                        POSITION (NEXT) DIGIT
      00170 001723
                           ALF, RAR
0078
      ØØ171 Ø72Ø46R
                           STA TEMP
                                        RESTORE IN TEMP
0079
      00172 012072R
                                        MASK OUT ALL BUT ONE DIGIT
                           AND MASK
                                        MAKE ASCII CHARACTER
0080
      ØØ173 Ø32Ø73R
                           IOR CONST
                                        IS THIS 1ST, 3RD, OR 5TH DIGIT?
0081
      00174 004010
                           SLB
                                        YES--LEFT JUSTIFY
0082
      00175 001727
                           ALF, ALF
                                        MERGE WITH 2ND/4TH DIGIT OR BLANK
0083
      ØØ176 132Ø47R
                           IOR OUT, I
      00177 172047R
0084
                           STA OUT, I
                                        STORE IN OUTPT AREA
0085
      00200 006011
                                        IS THIS 1ST, 3RD, OR 5TH DIGIT?
                           SLB, RSS
0086
      00201 036047R
                           ISZ OUT
                                        NO--INCREMENT INDIRECT ADDRESS
                                        ALL OCTAL CHARACTERS PROCESSED?
ØØ87
      00202 034001
                           ISZ B
0088
      00203 026167R
                           JMP AGAIN
                                        NO--GO BACK FOR NEXT ONE
0089
      00204 016001X
                                        YES--CALL . IOC. TO WRITE
                           JSB .IOC.
                                        *DEFINE OUTPUT, DEVICE, FORMAT
0090
      00205 020006
                           OCT 20006
                                        *IF BUSY, KEEP TRYING
0091
      ØØ2Ø6 Ø262Ø4R
                           JMP *-2
0092
                           DEF OUTPT
                                        *START OF OUTPUT AREA
      00207 000075R
0093
      00210 177765
                           DEC -11
                                        *LENGTH OF OUTPUT AREA
0094
      ØØ211 Ø62Ø47R
                           LDA OUT
                                        RE-INITIALIZE THE
                           ADA NEG2
                                             INDIRECT
0095
      00212 042051R
0096
      ØØ213 Ø72Ø47R
                           STA OUT
                                             ADDRESS
```

PAGE 0004 #02

```
*CHECK THE STATUS
0097
     00214 016001X IOCHK JSB .IOC.
                         OCT 40006
0098 00215 040096
                                     * OF THE TELEPRINTER
0099
     00216 002020
                         SSA
                                     BUSY?
0100
     00217 026214R
                         JMP IOCHK
                                     YES--KEEP TESTING
0101
     00220 062075x
                         LDA OUTPT
                                   NO--RE-INITIALIZE
0102 00221 072100R
                         STA OUTPT+3
                                         THE OUTPT
Ø103 ØØ222 Ø721Ø1R
                         STA OUTPT+4
                                          AREA TO
Ø104 Ø0223 Ø72102R
                         STA OUTPT+5
                                         ALL BLANKS
0105 00224 126165R
                         JMP CONVI, I RETURN CONTROL TO CALLING ROUTINE
0106
                         END
** NO ERRORS*
```

```
POSITIVE VALUES
      73064
      35432
      16615
      43543
      64354
      32166
      15073
      61507
NEGATIVE VALUES
     -11630
     -70472
     -56117
     -27050
     -71343
     -34562
     -47135
```

Introduction and Chapter 1

- 1. Bits
- 2. Assemblers and compilers
- 3. Radix, or base, and modulus
- 4. (a) 2 (b) 8 (c) 10
- 5. "Complement" may be defined as a method of representing a negative number in the computer.
- 6. (a) 55_{10} ; (b) 100111000_2 ; (c) 16752_8 ; (d) 13823_{10} ;
 - (e) 1000000000_2 ; (f) 476_{10} ; (g) 616.6_8 ; (h) 191.010439_{10}
- 7. (a) 11110010_2 ; (b) 33345_8 ; (c) 2123_8 ; (d) 101011_2 ;
 - (e) 1110011₂; (f) 367₈
- 8. (a) 10_2 ; (b) 401_8 ; (c) 2346_{10} ; (d) 471_{10} ;
 - (e) 10101011_2 ; (f) 676767_8

- 1. Words
- 2. Addresses
- 3. Instructions
- 4. Memory A-register
- 5. "Overflow" may be defined as the condition arising when an operation produces a result larger than can be contained in a computer register or word.
- 6. Program
- 7. 128


Chapter 3

- 1. Memory reference instructions, register reference instructions, input/output instructions.
- 2. Pages
- 3. The division of memory into pages is based upon the 10-bit address field of the memory reference instructions. $2^{10} = 1,024$.
- 4. Zero (base) page or the current page.
- 5. The D/I bit = 1.
- 6. 32,768
- 7. Central processor (computer) and the external I/O devices.
- 8. Control bit, flag bit, and channel buffer.
- 9. The slot in which the interface card for the device is placed.

Chapter 4


- 1. Source, object
- 2. Machine instructions and pseudo instructions.
- 3. Symbol table
- 4. An absolute program is one whose addresses are translated permanently and are not modified as a result of loading at object program execution time.
- 5. A relocatable program is assigned relative addresses at assembly time which are modified as a result of loading at object program execution time.
- 6. A "pass" is defined as one Assembler examination of the source code.
- 7. Two or three passes are required to complete an assembly, depending on the assembly output selected and the number of devices available for the output.


- 1. Method of loading programs, simplified input/output, debugging aids.
- 2. The Basic Binary Loader, which loads absolute programs, and the Relocating Loader, which loads relocatable programs.
- 3. The Relocating Loader.
- 4. Data which is loaded is intended to be executed; data which is read or written is to be acted upon.
- 5. "Debugging" is a term used to mean program error detection and correction.



Chapter 6 (Cont'd)







- 1. Label, Op Code, Operand, Comments
- 2. 5 characters
- 3. 1-9, A-Z, and the period (.).
- 4. Leave character position one blank.
- 5. Asterisk in character position 1 followed by remarks.
- 6. (c), (e), (f)
- 7. CR LF carriage return and line feed.
- 8. (a) $32,767_{10}$ or 177777_8 ; (b) 1024_{10} or 1777_8 ; (c) 64_{10} or 77_8
- 9. B
- 10. Permits reference to the value of the program location counter at the time the statement is encountered.
- 11. (a), (c), (e), (h)

Chapter 8

- 1. When the contents of A and the contents of the specified address are not equal.
- 2. When the contents of the specified address plus one is equal to zero.
- 3. 130₉
- 4. 408
- 5. TAG+49
- 6. Four shift-rotate instructions may be combined; eight alter-skip instructions may be combined.
- 7. (a) Instructions for A- and B-register are combined.
 - (b) Shift-rotate and alter-skip instructions are combined.
 - (c) Instructions are out of order.
 - (d) Comma separating instructions omitted.
- 8. NOP
- 9. STF 0
- 10. The executing program is interrupted and control is transferred to the interrupt location for the channel causing the interrupt.
- 11. (c) a character
- 12. STC, CLC
- 13. 003770₈

The answers to the coding problems, shown below, represent one possible solution for a problem. There may be other solutions, equally valid.

- 14. LDA CAT
 ADA DOG
 STA SUM
 15. LDA Y
- ADA Z CPA Q
 - JMP UNEQ ADA W
 - STA R1 JMP STOP
 - UNEQ ADA W
 - ADA Q
 - STA R2
 - JMP STOP

Chapter 8 (Cont'd)

```
16. MASK = 0001050<sub>8</sub>

LDA TEST

AND MASK

CPA MASK

JMP ON

JUM OFF

17. LDA Y
```

CMA, INA
LDB X
ADB ØØØØ
SLB, RSS
JSB ODD

ODD NOP
SSB, RSS
JMP ODD, I
CMB, INB
JMP ODD, I

Chapter 9

- 1. (b), (d), (e), and (f) are invalid
- 2. If used as the first statement in the program or if the operand field contains an absolute expression.
- 3. It provides the loader with the starting address of the object program to which the loader transfers control.
- 4. (b) should be loaded first because the maximum size of the common area is determined by the COM statement which is loaded first.
- 5. In PROGA, the pseudo EXT CAT must be specified. In PROGB, the pseudo ENT CAT must be specified.
- 6. DEF
- 7. 56 characters

The following answers represent one possible solution to the problem. There may be other equally valid solutions.

Chapter 9 (Cont'd)

8.	POSA POSA NEGA COUNT MASK	NOP LDA XOR STA ISZ ISZ ISZ JMP JMP DEF DEF OCT COM NEG	POSA, I MASK NEGA, I NEGA, I POSA NEGA COUNT LOOP POSNG, I POS NEG -25 177777 POS (25) BSS 25
9.	REV LOOP TABA TAGA DECRM	NOP LDA STA ISZ LDA ADA STA ISZ JMP JMP DEF DEF COM BSS	TABA, I TAGA, I TABA TAGA DECRM TAGA COUNT LOOP REV, I TAB TAG+49 -1 TAB (50)

- 1. .IOC
- 2. EXT
- 3. drivers
- 4. equipment table
- 5. Clear

Chapter 10 (Cont'd)

```
6.
                  JSB
                        . IOC.
                  OCT
                        010010
                  JMP
                        ERROR
                  DEF
                        BUFA
                  OCT
                        12
                  EXT
                        . IOC.
          BUFA
                  {\tt BSS}
                        10
7.
          ERROR SSB
                  JMP
                        DVBUS
                        . IOC.
                  JSB
                  OCT
                        020002
                  JMP
                        HALT
                  DEF
                        D1
                  DEC
                        6
                  JMP
                        HALT
                        . IOC.
          DVBUS JSB
                  OCT
                        020002
                  JMP
                        HALT
                  DEF
                        D2
                  DEC
                        5
          HALT
                  JSB
                        . IOC.
                  OCT
                        040002
                  SSA
                        *-3
                  JMP
                  HLT
          D1
                  ASC
                        6, ILL FN ON TR
          D2
                  ASC
                        5, TR DV BSY
                  EXT
                        . IOC.
                        ERROR
                  ENT
```

ASCII CHARACTER FORMAT

b ₇					0	0	0	0	ŀ	i	ı	ı
b ₆					0	0	ı	1	0	0	ı	1
b <u>5</u>					0	1	0	1	0	1	0	
	b4											
		bз										
			b2									
	0	•	•	9€0	NULL	DCo	ть	0	0	Р	†	†
	0	0	0	1	SOM	DC I	!	1	Α	Q	-	-1
	0	0	1	0	EOA	DC 2	11	2	В	R		
	0	0	1	1	ЕОМ	DC 3	#	3	C	s		N
	0	1	0	0	EOT	DC 4 (STOP)	\$	4	D	Т	11	A-1
	0	1	0	ı	WRU	ERR	%	5	Ε	U	N	s
	0	1	1	0	RU	SYNC	8.	6	F	٧	- S	G
	0	1	1	1	BELL	LEM	(APOS)	7	G	W	_s_	N
	1	0	0	0	FEo	So	(8	Н	X	 G	D
	1	0	0	1	HT SK)	9	I	Y	_ N	l_
	1	0	1	0	LF	S2	*	:	J	Z	E D	_
	1	0	1	1	VTAB	S3	+	;	К	С	L - Ī	•
	1	1	0	0	FF	S ₄	(COMMA)	<	L	١		ACK
	1	1	0	_	CR	S ₅		=	М]	L _	0
	1	1	ı	0	so	S ₆	•	>	N	†	L _ l	ESC
	1		1	1	SI	S ₇	/	?	0	•		DEL

Standard 7-bit set code positional order and notation are shown below with b₇ the high-order and b₁ the low-order, bit position.

 b_7 b_6 b_5 b_4 b_3 b_2 b_1 EXAMPLE: The code for "R" is: 1 0 1 0 0 1 0

LEGEND

NULL SOM EOA EOM EOT WRU RU BELL FE HT SK LF VTAB FF CR SO SI	Null/Idle Start of message End of address End of message End of transmission "Who are you?" "Are you?" Audible signal Format effector Horizontal tabulation Skip (punched card) Line feed Vertical tabulation Form feed Carriage return Shift out	DC ₁ -DC ₃ DC ₄ (Stop) ERR SYNC LEM S ₀ -S ₇ b < ACK D ESC DEL	Device Control Device control (stop) Error Synchronous idle Logical end of media Separator (information) Word separator (space, normally non-printing) Less than Greater than Up arrow (Exponentiation) Left arrow (Implies/Replaced by) Reverse slant Acknowledge Unassigned control Escape Delete/Idle
DC _o	Device control reserved for data link escape		, .

Kennedy 1406/1506 ASCII-BCD Conversion

Symbol	BCD (octal code)	ASCII Equivalent (octal code)	Symbol	BCD (octal code)	ASCII Equivalent (octal code)
(Space)	2Ø	Ø4Ø	Α	61	ıøı
!	5 2	ø41	В	62	1ø2
#	13	ø43	С	63	1ø3
# \$	53	ø44	D	64	1ø4
%	34	ø45	E	65	1ø5
&	6Ø	, Ø46	F	66	1ø6
ı	14	, Ø47	G	67	1,07
(34	ø50	Н	7Ø	1 1Ø
)	74	ø51	1	71	111
*	54	ø52	J	41	112
+	6Ø	ø53	K	42	113
,	33	ø54	L	43	114
_	4Ø	ø55	M	44	115
١.	<i>7</i> 3	, Ø56	N	45	116
/	21	ø57	0	46	11 <i>7</i>
'		,	P	47	12ø
ø	12	ø6ø	Q	50	121
ĺ	9/1	Ø61	R	- 51	122
2	92	ø62	S T	22	123
3	ø3	ø63	T	23	124
4	ø4	ø64	U	24	125
5	ø ₅	ø65	V	2 5	126
6	ø6	Ø66	W	26	127
7	ø7	ø67	X	27	13ø
8	1ø	ø7ø	Y	30	131
9	11	Ø71	Z	31	132
:	15	Ø72	ſ	75	133
;	56	, Ø73	1	36	134
, <	76	<i>,</i> ø74]	55	135
=	13	,ø75	,		
>	16	, Ø76			
?	72	, Ø77			
@	14	1øø			

Other symbols which may be represented in ASCII are converted to spaces in BCD (20)

HP 2020A/B ASCII - BCD Conversion

Symbol	ASCII (Octal code)	BCD (Octal code)	Symbol	ASCII (Octal code)	BCD (Octal code)
(Space)	4Ø 41	2Ø 52	A B	1Ø1 1Ø2	61 62
	42 43	37 13	C D	1Ø3 1Ø4	63 64
# \$ %	44 45	53 34	D ; E F	1Ø5 1Ø6	65 66
% &	46 47	60 † 36	G H	107 110	67 70
(5ø	75	I	111	71
*	51 52	55 54	K K	112 113	41 42
+	53 54	6Ø 33	L M	114 115	43 44
, -	55	4Ø	N	116	45
<i>i</i>	56 57	73 21	O P Q	117 12Ø 121	46 47 50
Ø	6Ø 61	12 Ø1	R S	122 123	51 22
Ø 1 2 3	62 63	ø2 ø3	T U	124 125	23 24
4 5 6	64 65	ø4 ø5 ø5	V W	126 127	25 26
6	66	ø6 ø7	X Y	13Ø 131	27 30
7 8	67 7ø	1,0	\mathbf{z}	132	31
9	71	11		133	7 5 ‡
:	72 73	15 56	1	135 136	55 ‡ 77
; <	74	76	←	137	32
>	75 76	35 16			
? @	77 1øø	72 14			


[†] BCD code of 60 always converted to ASCII code 53 (+).

[‡] BCD code of 75 always converted to ASCII code 50 (() and BCD code of 55 always converted to ASCII code 51 ()).

The following list contains HP devices which may be connected to the HP 2116, the size and format of the element transferred, and sample input/output subroutines which transfer one or more elements of data, assuming interrupt system disabled.

HP 2752A TELEPRINTER

The teleprinter transfers an 11-bit element; bits are transmitted in serial fashion, one bit about every 9.1 msec. Each bit is transferred into bit 7 of the A- or B-register, and out from bit 0 of the A- or B-register. The flag bit is set after transmission of each bit. The format of an element is as follows:



where the 1's and 0 are control characters meaningful to the device and x's are the binary representation of an ASCII character. The bits are transferred in order from b_1 to b_{11} .

Sample coding, input:

READ	NOP		
	LDA STA	K1 CTR	Set counter to -11.
3	CLA STC	TELIN, C	Clear the A-register. Enables element transfer (sets control bit)†.
A	RAR SFS JMP	13B *-1	Rotate A right one bit. Is transfer of one bit completed? Nokeep testing.

[†] The HP 2752A will actually begin to input a character when (1) a key is punched (2) tape is placed in HP 2752A punched tape reader and switch is moved to START position. The flag will not be set until either of the former actions takes place and the transfer of one element is completed.

	MIA	TELIN, C	Yesplace bit in A-register, clear flag so that test for completion of transfer of next bit is valid.
	ISZ	CTR	Have all 11 bits been transferred?
	JMP RAL, RA AND	A AL B	Noreturn for next bit. Yesrotate A left two bits. Mask out control bits and 8th character bit.
	STA CLC JMP	CHAR TELIN READ,I	Store the element. Turn off the device. Exit from the routine.
CTR K1 B TELIN	BSS OCT OCT COM EQU	1 177765 000177 CHAR 13B	
Sample c	oding, ou	tput:	
TYPE	NOP LDA STA LDA	K1 CTR CHAR	Set counter to -11. Load A-register with ASCII character to be output.
	ALS		Shift left one bit (get 0 control
	IOR STC	C TLOUT†	bit). Add two 1-bits as control bits. Enables data output (sets control bit).
D	SFS JMP OTA	TLOUT D TLOUT, C	Is transfer of one bit completed? Nokeep testing. Yesoutput next bit and clear flag so that test for completion of transfer of next bit from buf- fer to device is valid.

[†] Note that, C is not specified for the STC. The flag bit will be set at the time this instruction is executed—the flag bit is set automatically when the device is turned on—line, and the routine leaves the flag set when it exits. Thus, the first time the loop from D to the ISZ is executed, control will pass to the OTA. Otherwise, if C were specified and the flag cleared, the two instructions beginning at D would be executed indefinitely.

	RAR ISZ	CTR	Position next bit for transfer. Have all 11 bits been transferred?
	$egin{array}{c} { m JMP} \\ { m CLC} \\ { m JMP} \end{array}$	D TLOUT TYPE, I	Notransfer next bit. Yesturn off device. Exit from subroutine.
C TLOUT	OCT COM EQU	003000 CHAR 12B	

HP 2754A

TELEPRINTER

Same as HP 2752A Teleprinter, above.

HP 2737A PUNCHED TAPE READER

The punched tape reader transfers an 8-bit element to bits 7-0 of the A- or B-register. The format is as follows:

Paper tape track 1 —→bit 0

Paper tape track 2 → bit 1

Paper tape track 8 → bit 7

The binary representation of an ASCII character is transferred to bits 6-0; the eighth track, going to bit 7, is always zero.

Sample coding (assume select code 10_8):

\mathbf{READ}	NOP		
	STC	PTRD, C	Set control bit, clear flag.
	SFS	PTRD	Transfer of element complete?
	JMP	*-1	Nokeep testing.
	LIA	PTRD	Yesplace the element in the A-register.
	STA	CHAR	Store the element.
	CLC	PTRD	Turn off the device.
	JMP	READ, I	Exit from the routine.
	COM	CHAR	

HP 2737B

PUNCHED TAPE

READER-SPOOLER I/O is the same as for the HP 2737A Punched Tape Reader, above.

HP 2753A

TAPE PUNCH

The tape punch transfers an 8-bit element from bits 7-0 of the A- or B-register. The format is as follows:

bit
$$0 \longrightarrow Paper tape track 1$$

bit $1 \longrightarrow Paper tape track 2$

bit 7 → Paper tape track 8

The binary representation of an ASCII character is transferred from bits 6-0; bit 7, going to the eighth track, is always zero.

Sample coding:

WRITE	NOP		
	LDA	CHAR	Load A with element to be output.
	OTA	TPNCH	Transfer element to channel buf-
			fer and clear flag.
	STC	TPNCH	Output element to device.
	SFS	TPNCH	Is transfer from buffer to de-
			vice complete?
	JMP	*-1	Nokeep testing.
	CLC	TPNCH	Yesturn off device.
	$_{ m JMP}$	WRITE, I	Exit from routine.
	COM	CHAR	
TPNCH	EQU	11B	

HP 2401C AND HP 3460A DIGITAL

VOLTMETERS

The HP 2401C and 3460A Integrating Digital Voltmeters provide data through the Digital Voltmeter Data Interface. Data is requested by the user's program through the Digital Voltmeter Programmer and the Crossbar Scanner Programmer.

Digital Voltmeter Programmer

Data is output to the Digital Voltmeter Programmer as an 8-bit element from bits 7-0 of the A- or B-register.

The element, in effect, tells the voltmeter the sample period, the type of reading to be taken, and the range. The format is as follows:

b ₇	ь ₆	b ₅	b ₄	b ₃	$\mathbf{b_2}$	b ₁	b ₀	Provides
					0	0	0	Autorange
					0	0	1	+ 10 Gain, 2411A
					0	1	0	0.1V Range
					0	1	1	1V Range
					1	0	0	10V Range
					1	0	1	100V Range
					1	1	0	1000V Range
					1	1	1	10 Megohm Range
		0	0	0				AC Normal
		0	0	1				AC Fast
		0	1	0				Frequency
		0	1	1				Period
		1	0	0				DC Volts
		1	0	1				Ohms
0	0							1 Sec. Sample Period
0	1							0.1 Sec. Sample Period
1	0						1	0.01 Sec. Sample Period

Crossbar Scanner Programmer

An STC for the Crossbar Scanner Programmer initiates a reading on the voltmeter.† Information may be transferred to the Crossbar Scanner Programmer with OTA/OTB, giving information as to the type of reading to be taken, without providing an STC.

A sixteen-bit element is output to the Crossbar Scanner Programmer; however, not all the bits are significant. When the

[†] An STC causes the channel to be selected which in turn sends an encode after the channel is reached.

flag bit is set to zero, the element supplies a delay time and type of measurement:



o = f = o Signifies volts measurement


o = 1 Signifies ohms measurement

f = 1 Signifies frequency measurement

delay Signifies delay before measurement


value	delay
000	15 msec.
001	17.5 msec.
010	22 msec.
011	27 msec.
100	42 msec.
101	62 msec.
110	145 msec.
111	500 msec.

When the flag bit is set to 1, the element supplies 3 digit BCD identification of which channel is to be read from the 2911A (Crossbar Scanner). The channel is automatically incremented by each successive STC instruction for the Crossbar Scanner Programmer after the first STC.



Digital Voltmeter Data Interface

The Digital Voltmeter Data Interface provides the reading from the HP 2401C or 3460A Integrating Digital Voltmeter in the form of a 32-bit element:



decimal 10⁻ⁿ multiplier range function the type of reading: Function Period $\frac{8\text{-}4\text{-}2\text{-}1\ Code}{0\ 0\ 0\ 0}$ 0001 +Vdc $\text{-} \mathbb{V} dc$ 0010 kHz0011 k 0100 m 0101 Overload $1 \ 0 \ 0 \ 1$ Vac 1 0 1 1 $10^{5} - 10^{0}$ A six BCD digit value

Sample coding--reading 200 inputs on the HP 2401C:

RDVLT	NOP		
	LDA	RDNG	Load A with data for Digital Voltmeter Programmer.
	OTA	DVMPR	Set up voltmeter to take reading of DC volts.
	LDA	DELAY	Load A with ohms/frequency/delay indicator; a delay of 27 msec, volts to be measured.
	LDB	INP	Load B with channel identification for first measurement.
	\mathtt{CLF}	SCANR	Clear flag and output ohms/fre-
	OTA	SCANR	quency/delay indicator.
	STF	SCANR	Set flag to enable output of channel identification.
	OTB	SCANR	Output the channel identification.
LOOP	STC	DVMDI, C	Ready the Data Interface, clear
			flag so it will indicate when read-
			ing has been taken.
	STC	SCANR	Set control bit; initiate the mea-
			surement. The channel identi-
			fication is automatically incre-
			mented at each successive STC.
	SFS	DVMDI	Has reading been taken?
	JMP	*-1	Nokeep testing.
	LIB	DVMDI	Yesload B with first word.
	LIA	DVMDI	Load A with second word.
	DST	VPLC,I	Store the reading.
	ISZ ISZ	VPLC	Modify storage address.
	ISZ ISZ	VPLC CNTR	All 200 readings been taken?
	JMP	LOOP	Noreturn for next input.
	CLC	DVMDI	Yesturn off data interface de-
	CHC	TO A TATTOT	vice.
	JMP	RDVLT,I	Exit from routine.

CNTR	DEC	-200	
DVMPR	EQU	17B	
SCANR	EQU	20B	
DVMDI	EQU	21B	
RDNG	OCT	144	
DELAY	OCT	3	
INP	OCT	1	
VLPC	DEF V	STOR	
	COM V	STOR (400)	

KENNEDY 1406 AND 1506 INCREMENTAL TAPE TRANSPORTS

The Kennedy 1406 and 1506 Incremental Tape Transports record BCD data at 200 bpi at a recording speed of 0 to 400 characters per second.

The following commands are available:

Octal Value Bits 15-14	Command
0	Write (step)
1	Write file gap
2	Write record gap
3	Write file gap

A data character is transferred from bits 5-0 of the A- or B-register.

Status bits may be transferred from the buffer to bits 6, 5, 3 and 1 of the A- or B-register. They are as follows:

b ₀	busy	This bit is one when the unit is busy. When zero, the unit is ready to accept a command.
b ₃	broken tape	There is no tape on the write head. This bit is zero when the tape is rethreaded.
b ₅	end-of-tape	This bit is set to one when the end-of-tape reflective marker is sensed. It remains set until the tape is rewound (manual control)

b₆ load point

The start-of-tape marker has been sensed. This bit is set only when this marker is opposite the photosensor.

Sample coding:

The following are samples for writing two characters on tape, writing a record gap and a file gap on tape, and for testing status. The unit is on channel 21.

a. Write (step):

WRIT1	LDA OTA STC SFS JMP LDA OTA STC	CHAR INCTP INCTP, C INCTP *-1 CHAR+1 INCTP INCTP, C	Load character with zero command bits in A-register, output A to buffer. Set control bit, clear flag bit. Test if character written; then write second character.
INCTP CHAR	EQU OCT OCT	21B 7Ø 47	BCD characters: HP. Bits 15 and 16 of each are zeros (write command).

b. Write record gap:

WRTRG	CLA		Clear A-register
	CCE		Set E-register to one
	ERA		Rotate 1-bit into bit 15 of A
	OTA	INCTP	(creating write record gap com-
	STC	INCTP, C	mand). Output command to buf-
	•		fer, set control bit, and clear
	•		flag.
INCTP	EQU	21B	-

c. Write file gap:

\mathbf{WRTFG}	CLA CCE ERA, ERA		Clear A-register
			Set E-register to one
			Rotate 1-bits into bits 15 and 14
	OTA	INCTP	of A (creating write file gap
	STC	INCTP, C	command). Output command to
	•	•	buffer, set control bit, and clear
INCTP	EOH	21B	flag.
INCIP	EQU	41D	

d. Test status:

CKST	LIA INCTP SZA, RSS	Load status bits into A-register. Any bits set?
	JMP (cont.) SLA, RSS JMP (cont.)	Bit 0 = 1?
	RAR, RÀR RAR SLA, RSS	Bit 3 = 1?
	JMP (cont.) RAR, RAR	Bit 5 = 1?
	$\begin{array}{ccc} \mathrm{SLA}, \mathrm{RSS} \\ \mathrm{JMP} & (\mathrm{cont.}) \\ \vdots \end{array}$	

HP 2020A/B MAGNETIC TAPE UNIT

The HP 2020A/B Magnetic Tape Unit is operated through two channels, a command channel and a data channel. Requests and status information are relayed through the command channel; data is transferred through the data channel.


Command Channel

A request element is transferred from bits 7-0 of the A- or B-register:

Octal Value Bits 7-0	Command
071	Write record, odd parity (Binary)
031	Write record, even parity (BCD)
015	Write end-of-file gap
063	Read record, odd parity (Binary)
023	Read record, even parity (BCD)
003	Forward space record
101	Backspace record
201	Rewind
241	Rewind and unload
300	Clear

The flag bit is set on the command channel when any tape motion operation is completed.

A status element is transferred from the command channel to bits 7-0 of the A- or B-register:



b₀ busy

This bit is one when the tape is in motion or the transport is in local status. When zero, the tape unit is ready to accept a command.

b₁ parity error

This bit is set to one if a vertical or longitudinal parity error occurs during a read or write operation. Parity is not checked on forward space record and backspace record operations.

b₂ write not enabled

This bit is one when either the tape reel does not have a write enable ring or the tape unit is rewinding.

b₃ reject

A command will be rejected (ignored) and this bit set if:

- (1) Tape motion is required and the unit is busy.
- (2) Backward tape motion is required and the tape is at load point. If a rewind and unload command is given while the tape is at load point, the command will be ignored but the reject bit will not be set.
- (3) A write command is given and the tape reel does not have a write enable ring.

b₄ timing

This bit is set if the data channel flag has not been cleared or the interrupt request not acknowledged between data interrupt requests while reading or writing.

b ₅	end-of-tape	This bit is set when the end-of- tape reflective marker is sensed while the tape is moving for- ward. It remains set until a re- wind command is given.
^b 6	start-of-tape	This bit is one when the start of tape marker is under the photo sense head.
ь ₇	end-of-file	This bit is set to one when a one-character tape mark (17 ₈) record is detected while reading, forward spacing or backspacing.
p ⁸	local	The device is in local status.

The parity error, reject, timing, and end-of-file bits are reset when a command resulting in tape motion is accepted. The busy and start-of-tape bits are reset when the condition is no longer true.

Data Channel

Data is transferred between the data channel and bits 5-0 of the A- or B-register as a 6-bit element. Parity is generated (output) or checked (input) as requested by the command channel element.

The flag bit is set on the data channel when one character has been transferred between the data channel buffer and the tape device. Clearing the control bit on a write even or odd parity operation causes an end-of-record gap to be generated.

Sample coding, input one record:

RDTAP	NOP		
	LIA	CC	Load status element.
	SLA		Test busy bitunit busy?
	JMP	*-2	Yeskeep testing.
	\mathbf{CLF}	DC	Clear flag on data channel so
			test for completion of transfer
			of element is valid.
	LDA	RRE	Set commandread even parity.
NEXT	OTA	CC,C	Output command, clear flag so
	SFC	CC	test for completion of transfer
	JMP	X	of record is valid.
	SFS	DC	One element transferred?
	\mathbf{JMP}	*-3	Nokeep testing.

	LIA	DC,C	Yes, load character, clear flag so test for completion of transfer of the record is valid.
	STA	BUF,I	Store element.
	ISZ	BUF	Modify storage address. Has complete record been read?
	$_{ m JMP}$	NEXT	Nogo back for next element.
X	JSB	SCHEK	Yestransfer control to routine to check status word for parity errors, etc.
	$_{ m JMP}$	RDTAP, I	Exit from routine.
CC	EQU	15B	
DC	EQU	16B	
RRE	OCT	23	
${f BUF}$	\mathbf{DEF}	${f BUFR}$	
	COM	BUFR(50)	The programmer should be aware of the size of the records being read so that an adequate input buffer area can be provided.

ASCII RECORDS (PAPER TAPE)

An ASCII record is a group of characters terminated by an end-of-record mark, consisting of a carriage return, (R), and a line feed, (R).

For an input operation, the length of the record transmitted to the buffer is the number of characters or words designated in the request, or less if an end-of-record mark is encountered before the character or word count is exhausted. The codes for CR and LF are not transmitted to the buffer. An end-of-record mark preceding the first data character is ignored.

For an output operation, the length of the record is determined by the number of characters or words designated in the request. An end-of-record mark is supplied at the end of each output record by the input/output system.

If the last character of an output record is \leftarrow , however, the end-of-record mark is omitted. This allows control of Teleprinter line spacing. The user may write a message (the \leftarrow is not printed) and expect the reply to be typed on the same line. The reply must be terminated with the $\stackrel{\frown}{\text{CR}}$ (LF).

If, a RUB OUT code† followed by a CR LE is encountered on input from the Teleprinter or Punched Tape Reader, the current record is ignored (deleted) and the next record transmitted.

If less than ten feed frames (all zeros) are encountered before the first data character from the Punched Tape Reader, they are ignored. Ten feed frames are interpreted as an end-oftape condition.

[†] RUB OUT) which appears on the Teleprinter keyboard is synonymous with the ASCII symbol, (DEL).

BINARY RECORDS (PAPER TAPE)

A binary record is transmitted exactly as it appears in memory or on an 8-level paper tape. The record length is determined by the number of characters or words in the buffer, as designated in the request.


Binary input records may be specified as variable in length. The first word of the record contains a number in bits 15-8 specifying the length of the record in words, including the first word. The entire record, including the word count, is transmitted to the buffer. If the actual length exceeds the size of the buffer, only the number of words equivalent to the buffer length is transmitted.

On input operations, less than ten feed frames preceding the first data character are ignored. Ten feed frames are interpreted as an end-of-tape condition. On output, the system writes four feed frames to serve as a physical record separator.

BINARY RECORDS (MAGNETIC TAPE)

A binary record on magnetic tape is a group of 6-level tape "characters" recorded in odd parity and terminated by a record gap. † The record length is determined by the number of characters or words in the buffer as designated in the request.

Each computer word is translated into three tape "characters" (and vice versa) as follows:



[†] Odd parity: a seventh bit is recorded on tape if the total of the bits in the six levels is an even number.

Even parity: a seventh bit is recorded on tape if the total of the bits in the six levels is an odd number.

For output operations on the HP 2020, the minimum buffer length is three computer words. If less are specified, zeros are supplied to fill a three word record.

BINARY CODED DECIMAL RECORDS

A BCD record on magnetic tape is a group of BCD characters recorded in even parity and terminated by a record gap. (See Appendix C for BCD character set.) A request to write a BCD record results in the translation of each 7-level ASCII character in the buffer area into a 6-level BCD character on magnetic tape. The translation process does not alter the original contents of the buffer. A request to read a BCD record results in the translation of each BCD character into an ASCII character after the block has been read.

The length of the record is determined by the number of characters or words designated in the request. A record gap is supplied at the end of each record by the input/output system. For an Incremental Magnetic Tape operations, the record gap is omitted if the last character in the buffer is a + ; the + is not written on tape.

A WRITE request for the Incremental Magnetic Tape specifying a buffer length of zero causes a record gap only to be written.

For the HP 2020 Magnetic Tape Unit, the maximum record length is 120 tape characters or 120 ASCII characters. If a buffer is specified greater then 120 characters, the first 120 are transmitted and the remaining characters are skipped. For output operations, the minimum buffer length is 7 characters. If less are specified, spaces are supplied to fill to 7 characters.

INPUT/OUTPUT FORMATS FOR INSTRUMENT REQUESTS

Use of the Data Source Interface driver subroutine requires the specification of a "dummy" buffer for an binary output (removal of "hold-off") operation and either a two-or-eightword buffer for an input operation. If a Read Binary operation is requested, the 32 bits (8 BCD digits) of information are read directly into the two-word buffer.† If a Read ASCII operation is performed, the 8 BCD digits are converted into 16 ASCII characters in the following format:

 $\mathbf{r} \quad \mathbf{f} \quad \mathbf{d}_{5} \quad \mathbf{d}_{4} \quad \mathbf{d}_{3} \quad \mathbf{d}_{2} \quad \mathbf{d}_{1} \quad \mathbf{d}_{o} \quad \mathbf{E} - \mathbf{s} \, \mathbf{s} \, {}_{\wedge} \, {}_{\wedge} \, \mathbf{g} \, \mathbf{g}$

r range - a negative power of 10

f function †

d₅-d₀ six digit data value

E-ss range expressed as an exponent of two digits

^ \ two blanks

gg function expressed as a two-digit number

Example:

1	Lo	bel		_		Ор	erati	ion			_			Ор	erar 15	d					_					٠.																	Co	mme	nts	45				_	50	_	_
Ή	T	7		5	П	_		_	10	Т	Τ	Т	1		15			Г	Г	21	Ť	Т	Т		_	25	Г				30	Г		Г	1	35	_	_	_	1	40			_		T-3	Т	Т	T	Т	150	Г	Г
+	+	+	-	-	Н	_	Н	_	┞	H	+	+	+	4	-	_	_	L	H	H	+	+	+	-	-	_	H	-	<u> </u>			L	L	<u> </u>	H	-	H	-	-	-	ŀ	H		-	-	╀	╀	┝	╁	⊬	H	H	H
+	1	4	_	4	Ц		•	-	L	L	\downarrow	4	4	_		L	_	-	L	1	1	4	4			_	L	_	_			L	L		_	L	_	L	L	L	L	L	L	_	Ļ	Ļ	1	L	1	1	_	L	L
\perp	1						•		L	L	L	1	1						L	L	1	1					L	L				L		L	L		L		L	L	L	L		L	L	L	L	L	L	L	L	L	L
0 9	3	I	0	Т		J	S	В						C							1																																
Т	T	1				0	С	T	Γ	2	C)	1	1	5					T	F	? [E	М	0	٧	E		D	٧	M		11	Н	0	L	D	-	0	F	F	"	,		D	٧	M	1	0	N			
1	1	1			_	_	М		Г	R	F	١,	1					Г	T	Ť						N				1	5	Г					Г	Г	Г	Г	T	Г	ľ	Г		Т	T	T	T	T		Г	
\dagger	+	+	_	-				T		0		Ť	+		Ë	_	-	ľ	T	t				М			F	-		Ė	Ť			H	H	H	-	H	-	H	H	H		H	T	+	t	t	t	t	H	T	H
+	+	+	-	Н		0		Ť	H	o		+	+	-		-	-	-	H	t						Ē	<u>_</u>	-	H	H	-	\vdash	-	-	H	-	┝	+	-	┝	+	H	\vdash	H	H	+	t	t	+	+	-	H	H
+	+	+	-	-	Н	<u></u>	_	-	L	۲	+	+	4	_		L	_	Ļ	H	+	1.		_	_	F	-	-	-	_	_	_	<u>.</u> .	_		+	-	H	⊢	-	-	H	-	H	L	H	+	╀	+	+	╀	-	H	-
1	4	4	_		Ц	_	•	L	L	L	Ļ	1	4			L	L	-	L	+	1	4 (U	K	M	Д	L	L	K	ᆫ	1	U	K	N	_		L	_	-	L	L	L	L	-	L	-	Ļ	+	+	╀	1	L	L
1	1				Ц		٠		L	L	L	1			L			L	L	L	1	1					L		L	L		L			L		L	L	L	L	L	L	L	L	L	L	L	L	\perp	L	L	L	L
Ì	1	1			1		•		l	l			Ì																								l																
DS	3	I	I	N	П	J	S	В	Γ]		5	С					Г	T	T	T																							I		T	Γ		Г		Г	
1	1	7			П		С			1	C) (5	1	Ś			Ī	T	Ť	F	7	Εĺ	Α	D		Α	N	D		C	0	N	٧	E	R	T	Γ	T	0	T	Α	S	С	I	I	T	Ī	T	Τ	Г	Γ	Г
†	+	1			H	_	-	P	t	×	+	+	\rightarrow	-	Ť	r		T	T	t				0	_	H		N			ı			Α				R	E				Ė	Ť	Ť	T	t	T	T	T	T	T	t
+	+	+	-	Н	Н			F						c	Ι	H	-	-	+	+	1	-		X	T	Ε	E	N		Ċ	Н	1	B	Α	c	T	E			۲	۲	ť	H		t	+	t	t	$^{+}$	$^{+}$	+	t	t
+	+	-	_		Н	2	_	1		т-				3	1	\vdash	H	+	+	+	+;	3		_	,	E	1		-	۲	Ľ	۲	١,	1	۲	+	┞	۲,	+	+	+	H	-	H	+	+	+	+	+	+	╁	\vdash	+
+	4	4			Н		-		-	F	1	1	b		-	L	-	Ļ	-	+									L	L	_	L	L	1	-	1	L	-	L	+	Ļ	-	-	-	+	+	+	+	+	4	ـ	╀	Ł
\downarrow	4				Ц			P		ļ.		4	•		L	L	L	Ļ	L	1	1	V	0	R	M	Α	L	L	R	E	T	U	R	N	L	L	L	L	L	L	Ļ	L	L	L	L	1	╀	Ļ	1	1	Ļ	L	Ļ
В	F	D	S	I		В	S	S	L	8	3							L			1					L	L	L		L	L	L	L	L	L	L	L	L		L	L	L	L	L	L				\perp	\perp	L	L	L
T							•		Γ		I	T				Ī			1	1							ľ					١																1		1		1	
	1		Г	Π	П	Γ			T	T	T	T				Γ		T	T	T	T						Γ			Γ		Γ					Γ	Ī			T	Γ			T	T	T	T	T	T	T	T	I
\vdash	1	_			П	r		1	t	†	†	+		_		t	T	1	t	†	†	7		_	T	T	t	T	T	T	T	T	T	T	T	1	t	1	T	t	\dagger	t	T	T	t	$^{+}$	1	†	+	+	T	T	T

[†] See Appendix D

When a Write request is made for Digital Voltmeter Programmer, a one-word buffer must be specified. This word contains the voltmeter program: sample period (bits 7-6), function (bits 5-3), and range (bits 2-0).† If bit 15 contains a 1, an encode command is sent to the Voltmeter (always 0 if the configuration includes a Scanner).

Example:

Γ		Lai	bel			_		OF	er	atic	on	_		_	_	_	_	0	era		_			-									_	_	_		_									_	_			C	mm	ents				_					_
H	_	_	_		5	_	-	_	_	-	_	10	_	_		_	_	_	15	_	-		 -	T ²	0		_	_	-	-	25		_	_	_	_	30	_	_	1	_	- 1	15	-	_		-	40	_	_	_	_	-4	5 T	_	_		_	50	_	_
Ц		L			L	l	1	_	Ŀ	•			L		_	L	1		L	L				1	1	_			1			L	L							L	1		1						L	L	L	l	┙	1							L
П		-				ı			ŀ	•				١						l		ı			١																													١							
						Ī				•			I							I	T			I				Ī	1					T	T					l	T	T	1									1	T								
D	٧	٨	1	0	T	Ī	1	J	19	3	В		T,		Ι	()	C		Γ	T							Ī					T	Ī						I	T	T	1							Γ	Γ	T	T	T							
П			T			T	1	o	(3	T		1	2	0	1	ı	1	3	T				T	1	P	R	(5	G	R	1	١	1		D	٧	M		C	. 1	1	4	N	N	Ε	L		1	3		T		T							Γ
П			1			Ī		J	1	M	Ρ		F	₹	E	J	1	E	K	Ī	Ţ			T				Ī	1					T	1					Ī	T	T	Ī							Γ	Ī		T	T	1						Γ
П			1			T	1	D	E	=	F							L			T			T	1	ō	N	E	=	-	W	C	F	? [)	1	В	U	F	F	E	F	₹		S	Ρ	Ε	C	ī	F	1	E	: [)	1					Г	
П		Γ	1			T	1	ō	1	3	T		ŀ	1						Γ	1		Ī	T	1			T				Γ		T	1						T									Γ	Γ	T		T							
П		Ī	1			T	1		Ī	•			T	Ī		Ī	1			T	T			T	1	N	0	F	?	M	Α	L		1	2	E	T	U	R	N	ı	T	1			Г					Γ	Ī	Ī	1	1					Г	Γ
П		Γ	1			T			1	•			T	1		Ī	1	_		T	T			T	1			T	1			T	T	T		1					1	1	1								Γ	T	T	1	1						Г
П			1			T	1		1	•		Г	T	1		Γ	1			T	1			T	1			Ī	1				T	Ī	1					Ī	T	T	1						Г	Γ		T	T	T	1						Γ
В	F	1	1	L	T	1	1	ō	1		T		ľ	1	0	()	2	4	1	7			T	1	1	=	E	Ξ	N	C	C)	=		D	٧	M	١,	2	2 :	=		0	1		S	E	C		9	5 4	1	М	Ρ	L	Ε			Г
П			1			Ť	1		ŀ	•		Γ	T	1		T	1			T	T		Γ	T	1		E											С				DI					4			0		١	10)	L	Т				Г	_
П		Γ	1			T	1		ŀ	•			Ī				1			Γ	T		Γ	T	1	R	Α	1	V	G	Ε	I	T	T						Γ	T	T	1							Γ		T		T							
П		T	1			Ť	1		1	•		Γ	T	1						T	1		Γ	T	1			T	1			T	T	1	Ţ					T	T	T	1						Γ	Γ	T	T	T	T	1						

When a Scanner Programmer output operation is performed, the system requires a two-word buffer. The first word contains the scanner program: the function (bits 4-3) and the delay (bits 2-0).† The second word contains the channel number for the start of the scan. The driver subroutine converts the binary channel number value produced by the Assembler to the BCD format required by the device.

Example:

	Lo	bel		5		Ope	rati	on	10					0	erar 15	d			20					2	5				30					35					40		Ce	mme	ents	45				50	
Τ		T		T	T		•		Γ	T								Γ		Γ	Γ	Π	T	T	T	Τ	Ī			Г						Г						Γ			Γ				
T		T		T			•			T												Γ			T	T		T		Γ															Γ				
	T						•		Γ	Γ									Γ			Γ	T		T	T	T			Γ						Γ				Г		I			Γ				
C)	V ()	T		J	S	В]		0	С	٠								I			T																			Γ				
	I	T		I	1	0	С	T	Г	2	()	1	1	4	Г		Γ		S	E	N	IC)	F	F	2	G	R	Α	M		Α	N	D		С	Н	Α	Ν	N	E	L		T	0			
Γ	T	T		T	T	J	М	Ρ		F	E		J	Ε	K					S	C	Δ	N	IN	ΙE	F	?	0	N		С	Н	А	N	N	E	L		1	4		Π	Γ		Γ				
	T	T				D	Ε	F	Г	В	F		S	С	N			Γ			2	Γ		T	T																	Γ			Ī				
Γ					1	D	Ε	С		2															T																								
	Ī	T		T	1	J	M	Ρ			١.												T	T	T		T								Г							Ī			Γ				
F	: (S		N	1	0	С	T		C	3	3								0	=	٧	0	L	. 1	S	,	3	=	2	7	M	S	Ε	С		D	Ε	L	Α	Y								
Γ	T	T	Ī	T	T	D	E	С	Γ	1	C)	0							S	T	Α	F	7	T	C	: -	Α	N	N	Ε	L		1	0	0									Γ			,	
Γ	T	1		T	T		•		Γ	Γ		T				Г				Γ		Γ	I	T	T		T																		Γ				
I		T		T			•			T		I												T	T								Г			Γ									Γ				
Τ	T	T		T	T		•		Γ	Τ		T				Г		Γ		Γ										Г												Ī			Γ				

15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
D/I D/I D/I D/I D/I D/I D/I D/I D/I	AND XOR IOR JSB JMP ISZ AD* CP* LD* ST*	001 010 011 001 010 011 100 101 110	0 0 0 1 1 1 A/B A/B A/B	Z/C Z/C Z/C Z/C Z/C Z/C Z/C Z/C					Memory	y Addre	ss ——			
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0	SRG	000	A/B NOP	000	D/E	*LS *RS R*L R*R *LR *LR ER* EL*	0 0 0 1 1 1 1	000 001 010 011 000 01 .16 .11	CLE	D/E 000	SL*	*LS *RS R*L R*R *LR ER* EL*	(000 001 010 011 100 101 110 111
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
0	ASG	000	A/B	1	CL* CM* CC*	01 10 11	CLE CME CCE	01 10 11	SEZ	SS*	SL*	IN*	SZ*	RSS
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
1	IOG	000	0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H/C 0 1 0 0 H/C H/C H/C 0 1 H/C H/C	HLT STF CLF SFC SFS MI* LI* OT* STC CLC STO CLO SOC SOS	0 0 0 1 1 1 1 1 0 0 0	000 001 001 001 000 001 110 111 111 1001 1001		000 000 000 000	— Selec	et Code	001 001 001 001	
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
1	EAU	000	MPY* DIV** DLD** DST** ASR ASL LSR LSL RRR RRL	k	000 000 100 100 001 000 001 000 001		010 100 010 100 000 000 000 000 001		0 0 1 1 0 0	000 000 000 000 1 1 0 0	•	o	000 000 000 000 mber f —	•
No	1	* = A or B. D/I, A/B, Z/C **Second word				/1.								

INDEX

ADC 7-7 7-5 0-16	Channel, Input/Output 3-7
ABS 7-7, 7-5, 9-16 Absolute	Characters 7-1, 7-3, 11-5
	Character transmission 10-5
Assembly 4-5	CLA 8-12
Expression 7-3, 7-6	
Operand 7-3	CLB 8-12
Programs 4-3, 5-1, 7-5, 9-3, 11-1	CLC 8-16
Terms 7-4, 7-6	CLE 8-9, 8-13
Value 7-5	Clear Flag Indicator 8-16
Accumulator 2-2	Clear request 10-8
ADA 7-8, 8-2	CLF 8-18
ADB 7-8, 8-2	CLO 8-18
Address, Instruction 3-10	CMA 8-13
Address modification 9-15, 9-16	CMB 8-13
Addressable locations 3-2	CME 8-13
ALF 8-11	COM 7-4, 9-8, 9-12
ALR 8-10	Comma 7-3, 8-11, 8-14, 8-16, 9-8
ALS 8-9	Comments 7-10
Alter-Skip Instructions 8-12	Common
AND 7-8, 8-3	Location counter 4-5, 9-11
Arithmetic operators 7-3	Relocatable 7-4, 7-7, 9-11
Arithmetic subroutines 4-1, 9-25	Storage 4-5, 9-8
ARS 8-10	Compilers viii
	Complement 1-12
ASC 7-4, 9-19	Configuration 10-14
ASCII 7-8, 9-19, 10-1, 10-3, 10-13, E-1	Constants
ASL 8-25	ASCII 9-19
ASMB 11-1	
ASR 8-24	Decimal floating point 0-21
Assembler viii, 4-1, 5-1, 7-1	Decimal floating point 9-21
Assembler control instructions 9-2	Octal 9-24
Assembly listing 11-2	Control statement
Asterisk 7-1, 7-3, 7-5, 7-6	11-1, 11-4, 11-8
Availability, device 10-11	Control system ix
	CPA 7-8,8-8
	CPB 7-8,8-8
Backspace 10-7	Current page 3-2, 3-12, 4-5, 5-2
Base (zero) page 3-2, 3-12, 4-5, 5-2, 9-5	Cycle, machine 3-12
Base page	
Location counter 4-5, 9-5	
Relocatable 7-4, 7-7	Data storage 9-8, 9-18
Basic Binary Loader 5-1	Debugging aids 5-4
Basic Control System (BCS) 5-1, 9-5, 10-1	DEC 4-1, 7-4, 9-20
Binary	Decimal
Data 10-1, 10-3, 10-13, E-2	Number system 1-1
Number system 1-2	Constants 9-20
Binary Coded Decimal (BCD) 10-3, E-3	DEF 9-13
BLF 8-11	Diagnostic messages 4-6
BLR 8-10	Direct addressing 3-2, 3-4
BLS 8-9	Direct Memory Access (DMA) 3-9, 10-1, 10-5
BRS 8-10	DIV 7-8, 8-4, 9-24
	DLD 7-8, 8-22, 9-32
BSS 4-1, 7-4, 9-18	Driver 10-1, 10-4
Buffer	DST 8-23, 9-32
Address 10-1, 10-5	201 0 20,0 02
Input/Output 3-7	
Length 10-2, 10-5	TPT A O 11
	ELA 8-11
	ELB 8-11
CCA 8-13	END 4-1, 7-10, 9-5
CCB 8-13	End-of-file 10-7, 10-12
CCE 8-13	End-of-statement mark 7-1, 7-10
	Inc

End-of-tape 10-14	Time Base Generator 10-11
ENT 7-4, 9-11	Installation unit numbers 10-3
Entry point 9-11, 11-5	Instruction
EQU 7-4, 9-12, 9-16	Definition 2-1, 2-3
Equal sign 7-8	Illegal 11-5
Equipment table (EQT) 10-3	Input/Output 3-6
Equipment type 10-4, 10-11	Memory Reference 3-2
ERA 8-10	
	Modification 9-15
ERB 8-10	Register Reference 3-6
Error message 11-4	Integer 7-8, 9-20
Expressions 7-3, 7-6, 7-8, 7-10	Interface 3-7
EXT 9-12	Interrupt 3-8, 3-9, 3-13, 10-1, 10-14, D-1
Extend bit 3-10, 3-16	IOR 7-8, 8-5
Extended Arithmetic Unit Instructions 8-20	ISZ 8-8
External references 9-12	
	IMD 0 C
FAD 7-8, 9-30	JMP 8-6 JSB 8-6
	05D 0-0
FDV 7-8, 9-29	
Flag, Input/Output 3-7	
Floating point 7-8, 9-27, 9-29, 9-30, 9-31	Label
Flowchart 6-1	Definition $4-2$, $4-6$
FMP 4-2, 7-8, 9-27	Field 7-1
FSB 7-8, 9-31	Symbol 7-1, 7-4, 7-10, 11-4
Function 10-1, 10-2, 10-7, 10-8, 10-10	LDA 7-8, 8-1
,,,,,,,	LDB 7-8, 8-1
	LIA 8-17
Hardware	LIB 8-17
Definition vii	List output 9-33,11-2
Input/Output 3-7	Literals 7-7
Registers 3-10	Location counters 4-5
HED 9-2, 9-3, 11-3	LSL 8-26
HLT 7-10, 8-19	LSR 8-26
	LST 9-34
IFN 9-7	
IFZ 9-7	
INA 8-13	Memory reference instructions 3-2, 3-12, 4-5, 7-
NB 8-13	7-5, 8-1, 9-12, 9-
Indirect addressing 3-4, 3-13, 4-5, 7-3, 9-12, 9-13,	Memory size 2-1, 7-7
9-15	MIA 8-17
Input/Output	MIB 8-17
	Modulus 1-1
Channel 3-7, 10-4	
Instructions 3-6, 3-12, 7-5, 8-15	MPY 7-8, 8-20, 9-25
Interrupt 3-8, 3-9	
Operations 5-2	
Select code 3-8, 7-10	NAM 7-10, 9-2
Input/Output Control (. IOC.) 10-1	NOP 8-15, 9-6
Input/Output devices	Normalizing 9-21
Data Source Interface 10-11, D-6, E-4	Number systems 1-1
Guarded Crossbar Scanner 10-11, D-5, E-6	Numeric terms 7-3, 7-5
Incremental Magnetic Tape 10-1, D-8, E-2, E-3	1,411.0210 0021115 1 0, 1 0
Integrating Digital Voltmeter 10-11, D-4, D-5,	
E-5	Object program 4-1
— ·	
Magnetic Tape 10-6, 10-11, 10-14, D-10, E-2,	Object program linkage 9-8
E-3	OCT 7-4, 9-20, 9-24
Punched Tape Reader 10-3, 10-11, D-3, D-4,	Octal
E-1, E-2	Constant 9-24
Tape Punch 10-3, 10-11, D-4, E-1, E-2	Number 7-5
Teleprinter 10-3, 10-11, D-1, D-3, E-1, E-2	Number system 1-3

One's complement 1-15	SOC 7-10, 8-18
Operand 2-1, 4-2, 4-4, 7-3, 7-5, 7-8, 11-6, 11-9	Software vii
Operation codes 4-1, 7-2, 11-7	SOS 7-10, 8-18
ORB 9-4, 9-5	Source program 4-1, 4-6, 11-2
Origin 9-2, 9-3, 11-7	Space 7-1, 7-2
ORG 9-3, 9-4	SPC 9-35
ORR 9-4	SSA 8-13
OTA 8-17	SSB 8-13
OTB 8-17	STA 8-2
Overflow 2-2, 3-10	Standard equipment table (SQT) 10-4
	Standard units 10-3
	Starting location 4-3
Page	Statement 7-1
Current 3-2, 3-12, 4-5, 5-2	Status
Zero (base) 3-2, 3-12, 4-5, 5-2, 9-5	Field 10-12
Pass 4-6	Magnetic Tape 10-14
Period 7-1	Reply 10-4
Priority 3-9	Request 10-10
Program 9-1	STB 8-2
Program location counter 4-5, 8-6, 9-3, 9-4	STC 8-16
Program relocatable 7-4, 7-7	STF 8-18
Programming ix	STO 8-18
Pseudo instruction 4-1, 7-5, 9-1	Subfunction 10-1, 10-2, 10-7, 10-8
	Subprogram 9-1
5 V 4 4	Subroutine 9-1
Radix 1-1	SUP 9-36
RAL 8-10	Switch Register 3-9
RAR 8-10	SWP 9-33
RBL 8-10	Symbol Table 4-2, 4-6, 11-2, 11-3, 11-8
RBR 8-10	Symbolic term 7-3, 7-4, 11-8, 11-9
Record 10-3, E-1	System
Register 2-2, 2-3, 3-10	Clear 10-8
Register reference instructions 3-6, 3-12, 8-9, 8-24	Status 10-13
Reject address 10-1, 10-4, 10-8	SZA 8-13
Relative address 4-3	SZB 8-13
Relocatable	525 0 10
Assembly 4-5	,
Operand 7-3	T
Programs 4-3, 9-3, 9-8, 9-15, 9-25	Tape positioning 10-6, 10-7
Terms 7-4, 7-6, 7-7	Transfer address 9-5
Value 7-5	Transmission 10-8, 10-13
Relocating Loader 4-3, 4-5, 5-1, 5-2, 9-5	Two's complement $1-13, 9-20, 9-23$
Remarks 9-3	
REP 9-6	
Routine 9-1	Unit-reference 10-1, 10-3, 10-7, 10-10
RRL 8-25	UNL 9-34
RRR 8-25	UNS 9-36
RSS 8-13	0112 0 00
1000 0 10	
	Variable langth record 10 9
C-141-0-0	Variable length record 10-2
Select code 3-8	
SEZ 8-13	
SFC 8-18	
SFS 8-18	XIF 9-7
Shift Rotate Instructions 8-9, 8-24	XOR 7-8, 8-4
Sign bit 8-9, 8-10, 8-24, 8-25 9-20, 9-23, 9-26	
SKP 9-35	
SLA 8-11, 8-13	
SLB 8-11 8-13	Zero (hase) page 3-2 3-12 4-5 5-2 9-9





READER COMMENT SHEET ASSEMBLER/BCS TRAINING MANUAL

HP 02116-9073

April, 1970

Hewlett-Packard welcomes your evaluation of this text. Any errors, suggested additions, deletions, or general comments may be made below. Use extra pages if you like.

ROM	
NAME: .	
ADDRESS:	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
_	

NO POSTAGE NECESSARY IF MAILED IN U.S.A.

BUSINESS REPLY MAIL

No Postage Necessary if Mailed in the United States Postage will be paid by

SUPERVISOR, SOFTWARE PUBLICATIONS

HEWLETT - PACKARD

CUPERTINO DIVISION 11000 Wolfe Road Cupertino, California 95014 FIRST CLASS PERMIT NO.141 CUPERTINO CALIFORNIA



FOLD

FOLD

