

DEVICE ADAPTER UNIT MODULE MANUAL WDAU66LA/LC 58010008

THIS APPLIES TO THE FOLLOWING CABINETS:

WIOU100A/B WIMU600D WDAU001A/B

BULL CONFIDENTIAL & PROPRIETARY

58010008-501 DIST. CODE NCO, XAN The following notice is provided in accordance with the United States Federal Communications Commission's (FCC) regulations:

Warning: This equipment generates, uses, and can radiate radio frequency energy, and if not installed and used in accordance with the instruction manual, may cause interference to radio communications. The equipment manufactured after October 1,1983 has been tested and found to comply with the limits for a Class A computing device pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference, in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

This document and the information contained herein are confidential to and the property of Bull HN Information Systems Inc., and are made available only to Bull employees for the sole purpose of maintaining Bull's products. This document, any copy thereof, and the information contained herein, shall be maintained in strictest confidence; shall not be copied in whole or in part except as authorized by the employee's manager; and shall not be disclosed or distributed (a) to persons who are not Bull employees, or (b) to Bull employees for whom such information is not necessary in connection with their assigned responsibilities. Upon request, or when the employee in possession of this document no longer has need for the document for the authorized purpose, this document and any copies thereof shall be returned to the employee's manager. There shall be no exceptions to the terms and conditions set forth herein except as authorized in writing by the responsible Bull Vice President.

-	RECORD OF REVISION					
REV	DATE	AUTHORIZATION	PAGES AFFECTED			
A	11/84	PHAFPW982	58010008-012 58010008-031 58010008-500 58010008-011,1F 58010008-530,1 THRU 5F 58010008-530,1 THRU 5F 58010008-015,1-1, 1-2F 58010008-051,2-1 THRU 2-2F 58010008-100,3-1 THRU 3-91F 58010008-800,1F 58010008-900,1,2,3F 58010008-101,1F 58010008-102,1F 58010008-103,1F 58010008-803,1F 58010008-804,1F 58010008-804,1F 58010008-805,1F 58010008-805,1F 58010008-106,1F 58010008-106,1F			
В	1/85	PHAFPW986	58010008-107,1F 58010008-109,1F 58010008-110,1F 58010008-500 58010008-014,1F 58010008-530,1 58010008-100,3-22 & 3-26 58010008-101,1F 58010008-401,1,2F 58010008-402,1,2F 58010008-402,1,2F 58010008-103,1F 58010008-403,1,2,3,4F 58010008-104,1F 58010008-404,1,2F			

		RECORD	OF REVISION
REV	DATE	AUTHORIZATION	PAGES AFFECTED
С	5/86	PHAFPW806	VOLUME 1
			58010008-012,1F
1		ì	· ·
			58010008-031,1F
		1	58010008-501
		ì	58010008-014,1F
		İ	58010008-034,1F
- 1			58010008-035,1F
			58010008-531,1 THRU 5F
1			58010008-015,1-1, 1-2F 58010008-051,2-1 THRU 2-5F
j			58010008-051,2-1 1HRU 2-5F 58010008-800,1F
			58010008-800,1F
			30010000-700,1, ZF
			VOLUME 2
	•		58010008-502
i		·	58010008-011,1F
1			58010008-532,1F
}			58010008-101,1F
ł		1	58010008-401,1 THRU 5F
İ			58010008-102,1F
j			58010008-402,1 THRU 4F
l			58010008-802,1F
ļ			58010008-103,1F
[58010008-403,1 THRU 10F
}			58010008-803,1F
			58010008-104,1F
			58010008-404,1 THRU 6F
ļ			58010008-804,1F
			58010008-105,1F
}			58010008-405,1 THRU 10F
			58010008-111,1F
Ì			
į			
ĺ			1
l		1	

		RECOR	D OF REVISION
REV	DATE	AUTHORIZATION	PAGES AFFECTED
D.	7/89	PHAFPW815	VOLUME 1
			58010008-012,1F
			58010008-030,1F
			58010008-501
			58010008-011,1F
			58010008-014,1, 2F
			58010008-034,1F
			58010008-035,1F
			58010008-531,1 THRU 5F
			58010008-015,1-1, 1-2F
			58010008-051,2-1 THRU 2-5F
			58010008-100,3-1 THRU 3-91F
			58010008-800,1F
			58010008-900,1, 2F
			VOLUME 2
			58010008-502
			58010008-011,1F
			58010008-532,1F
			58010008-101,1F
			58010008-401,1 THRU 5F
			58010008-102,1F
			58010008-402,1 THRU 4F
!			58010008-802,1F
			58010008-103,1F
			58010008-403,1 THRU 10F
l			58010008-803,1F
		ļ	58010008-104,1F
			58010008-404,1 THRU 6F 58010008-804,1F
			58010008-804,1F
Ì			58010008-105,1F
			58010008-106,1F
			58010008-107,1F
			58010008-108,1F
			58010008-109,1F
1			58010008-110,1F
			58010008-111,1F
ļ			58010008-112,1F
			58010008-113,1F
			58010008-114,1F
			58010008-115,1F
į	l	1	58010008-116,1F

REV	DATE		
REV	DATE	AUTHORIZATION	PAGES AFFECTED
l			
İ			
			1
1			
1			
1			
			i .
1			
]			
1			
ŀ			
1			
		<i>'</i>	
- 1			
-			

SUMMARY OF REVISION D CHANGES:

Volume 1 Changes:

- 1. Removed all reference to Honeywell.
- 2. Changed binder to the new gray binder.
- 3. Changed spine to 2 inches.
- 4. Changed Honeywell Confidential and Proprietary to Bull Confidential and Proprietary.
- 5. Added CL2 Cable Requirements.
- 6. Changed Customer Service Division to Customer Service Operation. Also Changed CSD to CSO.
- 7. Added Options WCAB001B, WACT66LE, WACT003A, WACT003B, and WGND001A to Volume 2 Table of Contents located in Volume 1.

Volume 2 Changes:

- 1. Removed all reference to Honeywell.
- 2. Changed binder to the new gray binder.
- 3. Changed spine to 2 inches.
- 4. Changed Honeywell Confidential and Proprietary to Bull Confidential and Proprietary.
- 5. Added Option Tab 12: Added WCAB001B Option and Installation Kit Parts List and Installation Instructions.
- 6. Added Option Tab 13: Added WACT66LE Option and Installation Kit Parts List and Installation Instructions.
- 7. Added Option Tab 14: Added WACT003A Option and Installation Kit Parts List and Installation Instructions.
- 8. Added Option Tab 15: Added WACT003B Option and Installation Kit Parts List and Installation Instructions.
- 9. Added Option Tab 16: Added WGND001A Option and Installation Kit Parts List and Installation Instructions.

Bull HN Information Systems, Inc P. O. Box 8000, MS C84 Phoenix, Arizona 85066—8000	
DEVICE ADAPTER UNIT MODULE MANUAL WDAU66LA/LC ERRORS IN PUBLICATION	MANUAL # 58010008 REVISION REV D DATED JULY 1989
SUGGESTIONS FOR IMPROVEMENT TO P	UBLICATION
Your comments will be investigated !	by appropriate technical personnel
and action will be taken as required acknowledged; however, if you required FROM: NAME	re a detailed reply, check here.
ADDRESS	
PHONE #	

REV D

TABLE OF CONTENTS VOLUME 1

BINDER, B-SIZE, 4-RING, 2-INCH (GRAY)	58009884-026
SPINE, 2-INCH	58010008-030
STANDARD SEPARATOR TABS, B-SIZE	58009885-016
SEPARATOR TABS, 100# STOCK, B-SIZE	58010008-012
TITLE PAGE	58010008-501
PREFACE PAGE	58010008-011
RECORD OF REVISION	58010008-014
SUMMARY OF CHANGES	58010008-034
USER REMARKS	58010008-035
TABLE OF CONTENTS	58010008-531
CL2 CABLE REQUREMENTS (YELLOW TAB)	58096634-602
GENERAL (TAB)	58010008-015
PHYSICAL OUTLINE (TAB)	58010008-051
THEORY OF OPERATION (TAB)	58010008-100
PARTS (TAB)	58010008
WIRE LISTS/SCHEMATICS (TAB)	58010008
CIRCUIT/LOGIC (TAB)	58010008

PARTS DAU Maintenance Interface.Procedures
DAU Test Interface Board PL
Module & Backpanel Asm 58059556 & PL
Connector Guide Asm 58034134 & PL
Connector Guide Asm 58034050 & PL
I/O Cable Asm 58034110 & PL
1/0 Cable Asm 58081041 & PL
I/O Cable Asm 58034102 & PL
DAU Panel Asm 58059634 & PL
Jumper Board Asm 58047483 & PL
PSI Adapter Cable Asm 58006130 & PL
IPL Cable Select
IPL Cable Select 58059992 & PL
IPL Cable Select 58082911 & PL
Internal Bulkhead Cable Asm
Internal Bulkhead Cable Asm
Backpannel Jumper 58081329 & PL
Cable Configurator PPU 58059979
Cable Configurator PPU (shielded)

WDASE (TAB) WDASE LBD				
FE/Cable Adapter Schematic 58051465 DAU Panel Wiring 58057946 Maintenance Panel WL 58057946 PSI Free-Edge WL 58028075 Connector Guide Schematic 58052546 CKT/LOGIC WDAEI (TAB) WDAEI LBD 58075910 WDAEI ASM 58075910 WDAMP-1 (TAB) FUNC PWA WDAMP-1 58060527 WDAMP LBD 58075894 WDAMP ASM 58075892 FW Accumulation Kit WDAMP-1 58060528 WDAMP CIL 58075892 FW CIL WDAMP-1 58060530 WDASB (TAB) WDASB LBD 58088872 WDASE (TAB) WDASE LBD 58088872 WDASE LBD 58075900 RSS	Microfi	che Index	58010008-	800
DAU Panel Wiring. \$8059634 Maintenance Panel WL. \$8057946 PSI Free-Edge WL. \$8028075 Connector Guide Schematic. \$8028075 Connector Guide Schematic. \$8052546 CKT/LOGIC WDAEI LBD. \$8075914 WDAEI ASM. \$8075910 WDAEI CIL \$8075912 WDAMP-1 (TAB) FUNC PWA WDAMP-1 \$8075912 WDAMP LBD. \$8075912 WDAMP LBD. \$8075894 WDAMP ASM. \$8075894 WDAMP ASM. \$8075890 FW Accumulation Kit WDAMP-1 \$8060527 Installation Instructions WDAMP-1 \$8060528 WDAMP CIL \$8075890 FW ACCUMULATION KIT WDAMP-1 \$8060528 WDAMP CIL \$8075892 FW CIL WDAMP-1 \$8060530 WDASB (TAB) WDASB (TAB) WDASE (TAB) WDASE (TAB) WDASE LBD. \$8075904 WDASE (TAB)	FE/Cabl	e Adapter Schematic	58051465	
Maintenance Panel WL. 58057946 PSI Free-Edge WL. 58028075 Connector Guide Schematic. 58052546 CKT/LOGIC WDAEI LBD. 58075914 WDAEI ASM. 58075910 WDAEI CIL. 58075912 WDAMP-1 (TAB) FUNC PWA WDAMP-1 58075912 WDAMP LBD. 58075894 WDAMP ASM. 58075894 WDAMP ASM. 58075894 WDAMP ASM. 58075890 FW Accumulation Kit WDAMP-1 58060529 Installation Instructions WDAMP-1 58060528 WDAMP CIL. 58075892 FW CIL WDAMP-1 58060530 WDASB (TAB) WDASB LBD. 58088874 WDASB CIL. 58088872 WDASE (TAB) WDASE (TAB) WDASE LBD. 58075904 RSS S8075900 RSS	DAU Pan	el Wiring	58059634	
CKT/LOGIC WDAEI (TAB) WDAEI LBD				
CKT/LOGIC WDAEI (TAB) WDAEI LBD	PSI Fre	e-Edge WL	58028075	
WDAEI (TAB) WDAEI LBD	Connect	or Guide Schematic	58052546	
WDAEI LBD	CKT/L00	SIC		
WDAEI ASM	WDAEI	(TAB)		
WDAEI ASM		WDAFI IRD	58075914	
WDAEI CIL		WDAET ASM	58075910	RSS
FUNC PWA WDAMP-1				
WDAMP LBD	WDAMP-	1 (TAB)		
WDAMP LBD		FUNC PWA WDAMP-1	58060527	
WDAMP ASM				
FW Accumulation Kit WDAMP-1 58060529 Installation Instructions WDAMP-1 58060528 WDAMP CIL 58075892 FW CIL WDAMP-1 58060530 WDASB (TAB) 58088874 WDASB ASM 58088870 WDASB CIL 58088872 WDASE (TAB) 58075904 WDASE ASM 58075900 RSS				RSS
Installation Instructions WDAMP-1		FW Accumulation Kit WDAMP-1	58060529	
WDAMP CIL				
FW CIL WDAMP-1 58060530 WDASB (TAB) WDASB LBD 58088874 WDASB ASM 58088870 RSS WDASB CIL 58088872 WDASE (TAB) WDASE LBD 58075904 WDASE ASM 58075900 RSS		WDAMP CIL	58075892	
WDASB LBD		FW CIL WDAMP-1	58060530	
WDASE CIL	WDASB	(TAB)		
WDASB ASM		WDASH IRD	. 58088874	
WDASE (TAB) WDASE LBD		WDASB ASM	58088870	RSS
WDASE LBD				
WDASE ASM 58075900 RSS	WDASE	(TAB)		
WDASE ASM 58075900 RSS		WDASE LRD	. 58075904	
				RSS

WIRE LISTS/SCHEMATICS

SECTION	DESCRIPTION				REV D
	DESCRIPTION	PAGE NO.	SECTION	DESCRIPTION PAGE	GE NO.
1.0	GENERAL			TA	<u> 3C NO.</u>
	GENERAL	1-1	3.2.6.2	SERVICE ENABLE OUT (SEO)	2-10
1.1	INTRODUCTION		3.2.6.3	STROBE IN (STI)	. 3-10
1.1.1	INTRODUCTION	1-1	3.2.6.4	STROBE OUT (STO)	. 3-10
1.1.1.1	SCOPEGENERAL TAR	1-1	3.2.6.5	TERMINATE OUT (TMO)	. 3-11
1.1.1.2	GENERAL TAB	1-1	3.2.6.6	TERMINATE IN (TMI)	. 3-11
1.1.1.3	PHYSICAL OUTLINE TAB.	1-1	3.2.6.7	CHANNEL PROGRAM WAITING (CPW)	. 3-11
1.1.1.4	THEORY OF OPERATION TAB		3.2.6.8	IOC INSTRUCTION WAITING (IIW)	. 3-12
1.1.1.5	PARTS TAB	1-1	3.2.6.9	OPERATIONAL OUT (OPO)	. 3-12
1.1.1.6	MINE CISIS/SCHEMATICS TAB	, ,	3.2.6.10	OPERATIONAL IN (OPI)	. 3-12
1.1.1.7	OFFICIAL TABLES, AND AND AND AND AND AND AND AND AND AND	• •	3.2.6.11	RESET OUT (RSO)	. 3-12
1.1.2	CKI/LUGIC IAB	, ,	3.2.7	HARDWARE DESCRIPTION	. 3-12
1.1.2.1	1 0KF 03E	, ,	3.2.7.1	DATA PATH (DO-7 P)	. 3-13
1.1.2.2	CSC TRAINING		3.2.7.2	DATA PATH (DO-7,P)	. 3-13
1.1.2.3	VSV IICCO INSTALLATION AND MAINTENANCE	, ,	3.2.7.3	READ DATA PATH	. 3-13
1.1.2.3	COUNTRY ASSISTANCE CENTER (TAC)	, ,	3.2.7.4	LOAD READ REGISTER (\$LD-RD-REG)	. 3-13
	NET ERENCE DOCUMENTATION	1 2	3.2.7.5	READ REGISTER TULL RESET	. 3-14
1.3	FEEDBACK	1-2	3.2.7.6	READ REGISTER TERMINATION	. 3-14
2 0			3.2.7.7	READ LATCH CONTROL	. 3-15
2.0	PHYSICAL OUTLINE	2-1	3.2.7.8	DATA TRANSMITTERS	. 3-16
2 2			3.2.7.9	CONTROL SIGNAL TRANSMITTERS	. 3-16
3.0	THEORY OF OPERATION	3-1	3.2.7.4	CONTROL SIGNAL RECEIVERS	. 3-17
				WRITE DATA PATH	. 3-17
3.1	BASIC PRINCIPLES OF DAU SUBSYSTEM	3-1	3.2.7.11	LOAD WRITE LATCH	. 3-17
3.2	CHANNEL INTERFACE (CI)	2 1	3.2.7.12	LOAD WRITE REGISTER	. 3-18
3.2.1	CI OVERVIEW	2 1	3.2.7.13	PAD SWITCH CONTROL	. 3-18
3.2.2	CI BLUCK DIAGRAM		3.2.7.14	TERMINATE	. 3-20
3.2.3	WICKOFROCESSUR INTERFACE LOGIC	2 1	3.3	MICROPROCESSOR (MP)	. 3-21
3.2.3.1	WALLE CONTROL		3.3.1	MP OVERVIEW	. 3-21
3.2.3.2	WICKOFROCESSOR WRITE ADDRESSING	2 4	3.3.2	MP BLOCK DIAGRAM	. 3-21
3.2.3.3	NEAD CONTROL	2 4	3.3.3	MP ADDRESSING	3-21
3.2.3.4	HARDWARE REGISTER ADDRESSING	2 4	3.3.3.1	STATUS O (READ ONLY) (B10A)	3-23
3.2.4	MANDIARE REGISTER DESCRIPTION	2 (3.3.3.2	AUXILIARY REGISTER (WRITE ONLY) (B10C)	3-23
3.2.4.1	WALLE OF CONTROL (BOXO)	2 /	3.3.3.3	SIAIUS 1 (0-3 READ, 4-7 WRITE) (B10E)	3-24
3.2.4.2	NCAD HARDWARE REGISTER (BOXO)	2 7	3.3.3.4	ADDRESS BUSES	3-24
3.2.4.3	WALLE OR READ MODE REGISTER (ROY1)		3.3.3.5	DATA BUSES	. 3-24
3.2.4.4	WRITE OR READ T&D REGISTER (BOX2)	3-7	3.3.3.5.1	DATA BUS O	3-24
3.2.4.5	WRITE READ REGISTER (BOX3)	3-8	3.3.3.5.2	DATA BUS 1	2 - 2 4
3.2.4.6	READ READ REGISTER (BOX3).	3-8	3.3.4	MP HARDWARE DESCRIPTION	. 3-24
3.2.4.7	WRITE READ REGISTER AND TERMINATE (BOX4)	3-8	3.3.4.1	8088 MICKUPROCESSOR	3-24
3.2.4.8	WRITE READ REGISTER AND SERVICE CODE (BOX5)	3-8	3.3.4.1.1	INPUTS	3-24
3.2.4.9	WRITE READ REGISTER AND SERVICE CODE AND TERMINATE (BO	3-8	3.3.4.1.2	OUTPUTS	3-25
3.2.4.10	READ WRITE REGISTER (BOX4)	UADJ 3-8	3.3.4.1.3	BIDIRECTIONAL	3-25
3.2.4.11	READ CI STATUS (BOX5)	3-8	3.3.4.2	KAM5	3-25
3.2.4.12	READ PSI STATUS (BOX6)	3-9	3.3.4.3	EPROMS	3-25
3.2.5	SERVICE CODES.	3-9	3.3.4.4	BOARD INPUT/OUTPUT DATA	. 3-26
3.2.6	IST INTERPACE		3.3.4.5	8253 INTERVAL TIMER	3-26
3.2.6.1	SERVICE CODE IN (SCI)	3-10	3.3.4.6	8259 INTERRUPT CONTROLLER	3-26
		3-10	3.3.4.7	8251A USART	. 3-26
					- -

REV D SECTION DESCRIPTION PAGE NO. SECTION DESCRIPTION PAGE NO. 3.3.4.8 WRITE TO DEVICE..... 3-51 3.5.4.2 3.3.4.9 3.5.4.3 3.3.4.10 3.5.4.4 3.4 3.5.4.5 3.4.1 3.5.4.6 3.4.2 3.5.5 CLOCK CONTROL AND DISTRIBUTION..... 3-31 3.4.3 3.5.5.1 3.4.4 3.5.5.2 3.4.5 3.5.5.3 3.4.6 3.5.5.4 3.4.6.1 3.5.5.5 3.4.6.2 3.5.5.6 LOCATED ERROR PATTERN (LPO-LP3) (OUTPUTS, 3-STATE)..... 3-52 3.4.6.3 3.5.5.7 3.4.7 3.5.5.8 3.4.8 3.5.5.9 3.4.9 3.5.5.10 3.4.10 3.5.5.11 3.4.11 3.5.5.12 3.4.12 3.5.5.13 3.4.13 3.5.6 3.4.14 3.5.6.1 3.4.15 SYNC BYTE REGISTER..... 3-42 3.5.6.2 3.4.16 3.5.6.3 3.4.17 3.5.6.4 3.4.18 3.5.6.5 3.4.19 3.5.6.6 3.4.19.1 3.5.6.7 3.4.19.2 3.5.6.8 3.4.19.3 3.5.6.9 3.4.19.4 3.5.6.10 3.4.19.5 3.5.7 3.4.19.6 3.5.8 3.4.19.7 3.5.9 3.4.19.8 3.5.10 EIGHT BIT COUNTER..... 3-58 3.4.19.9 3.5.11 3.4.19.10 3.5.12 3.5 3.5.12.1 3.5.1 3.5.12.2 3.5.2 3.5.12.3 3.5.3 3.5.12.4 3.5.3.1 3.5.12.5 3.5.3.2 3.5.12.6 3.5.3.3 3.5.13 3.5.3.4 3.6 3.5.3.5 3.6.1 3.5.4 3.6.2 3.5.4.1 3.6.3

SECTION	DESCRIPTION			REV D
	OCS CRITTION	PAGE NO.	SECTION	DESCRIPTION PAGE NO.
3.6.3.1	CONTROL REGISTERS	3_62	2	
3.6.3.2	DATA FLOW	2 (2	3.6.6.5	DEFECT SKIP REGISTERS
3.6.3.3	WRITE OPERATIONS	2 _ 4 E	3.6.6.6 3.6.6.7	DEFECT SKIP COMPARE
3.6.3.4	READ OPERATIONS	2 - 4 5	3.6.6.8	DEFECT SKIP CONTROL
3.6.4	CONTROL REGISTERS	265	3.6.6.9	DEFECT SKIP DURING READ OPERATION
3.6.4.1	ADDRESSING	2 (5	3.6.6.10	DEFECT SKIP DURING WRITE OPERATION
3.6.4.2	REGISTER DESCRIPTION	2 ((SEQUENCER LOGIC
3.6.4.2.1	CLEAR AND CONTROL REGISTER (BO40) (WRITE ONLY)	2 ((3 6 6 10 2	SEQUENCER CONTROL FLIP-FLOPS
3.6.4.2.2	SEQUENCER STATE COUNTER (BO41) (READ ONLY)	2	3 6 6 10 3	SEQUENCER ADDRESS REGISTER/COUNTER
3.6.4.2.3	SERVENCER RAM ADDRESS (LSB) (B042)	2	3 6 6 10 4	SEQUENCER RANDOM ACCESS MEMORY (RAM)
3.6.4.2.5	SEQUENCER RAM ADDRESS (MSB) (B043)	2 4 7	3.6.7	SEQUENCER COMMAND DECODE
3.6.4.2.6	SEQUENCER RAM DATA (LSB) (8044)	2 (7	3.6.8	TYPICAL SEQUENCER OPERATION
3.6.4.2.7	SEQUENCER RAM DATA (MSB) (B045)	2 - 4 7	3.7	DISK INTERFACE (DI)
3.6.4.2.8	MODE REGISTER (8046)	2 4 7	3.7.1	DEVICE SELECTION CONTROL
3.6.4.2.9	FURI REGISTER (BO47)	2 (0	3.7.2	COMMAND TRANSMITTERS
	WEGGER (BOAR)	2 / 2	3.7.3	DLI CONTROL TRANSMITTERS
3 6 4 2 11	TIELD COUNT AND STARTING RECORD (ROAD)		3.7.4	DATA TRANSMITTERS
3 6 4 2 12	COUNT SYNC BYTE (BO4A)	3-69	3.7.5	DATA RECEIVERS
3 6 4 2 13	FIFO UN (BO4C)	3-69	3.7.6	DLI CONTROL (SENSE) RECEIVERS
3 6 4 2 14	FIFO IN (BO4D) (READ ONLY)	3-69		3-90
3.6.4.2.15	DATA REGISTER 'DREG' (BO4E) (READ ONLY)	3-69		
3.6.4.2.16	OPTION PLUG REGISTER (BO4F) (READ ONLY)	3-69		
3.6.4.2.17	DLI COMMAND REGISTER (BOSO) (READ ONLY)	3-70		
3.6.4.2.18	EDAC CONTROL REGISTER (BO51) (READ ONLY)	3-70		LIST OF ILLUSTRATIONS
3 6 4 2 19	REVISION LEVEL REGISTER (B052) (READ ONLY)	3-71		
3.6.4.2.20	STATUS 1 REGISTER (B055) (READ ONLY)	3-71		DAU MODULE MANUAL
3.6.4.2.21	STATUS 2 REGISTER (8056) (READ ONLY)	3-71		
3.6.4.2.22	STATUS 3 REGISTER (8057) (READ ONLY)	3-72		
3.6.4.2.23	FLAG MASK REGISTER (B060)	3-72	<u>FIGURE NO.</u>	DESCRIPTION PAGE NO.
3.6.4.2.24	FLAG BYTE (B061)	3-72		
3.6.4.2.25	CYLINDER LOWER (B062)	3-73	2.0-1	DEVICE ADAPTER UNIT PHYSICAL OUTLINE2-1
2.0.4.2.20	CICINDER OPPER/HEAD (BO63)		2.0-2	DAU BOARD LAYOUT AND OPTIONS2-2
	DCICUI SKIP U REGISTER (ROKA)			
7.0.7.2.20	DEFECT SKIP O REGISTER (ROKS)	•	3.1-1	DAU FUNCTIONAL BLOCK DIAGRAM
	DEFECT SAIR I REGISTER (ROKK)		3.2-1	CI BOARD MAJOR BLOCK DIAGRAM
2.0.4.2.30	DEFECT SKIP I REGISTER (BO67)	2-74	3.2-2	MICROPROCESSOR WRITE CONTROL
7.0.5	SEQUENCER OPERATION CODES	2 7 5	3.2-3	MICROPROCESSOR READOUT
3.6.5.1	BRANCH TYPE	2 75	3.2-4	CI TO PSI INTERFACE
3 . 6 . 5 . 2	IMMEDIATE TYPE	2 7/	3.2-5	READ DATA PATH
3.6.5.3	READ TYPE	3-77	3.2-6 3.2-7	LOAD READ REGISTER CONTROL
3 . 6 . 5 . 4	MRITE TYPE	3 _ 7 0	3 . 2-7 3 . 2-8	LOAD READ LATCH TIMING (2T/4T)
3.6.6	LUGIC GROUPS	2 70	3.2-8 3.2-9	READ LATCH CONTROL
3.6.6.1	D REGISTER DATA FLOW	3 - 70	3.2-9 3.2-10	DATA TRANSMITTERS
3 6 6 2	COMPARE NETWORK	3 – 70	3.2-10	CONTROL SIGNAL TRANSMITTERS 3-16
3.6.6.3	DEFECT SKIP LOGIC	3-80	3.2-11	CONTROL SIGNAL RECEIVERS
3 . 6 . 6 . 4	BYTE COUNTER	3-03	J. 2-12	WRITE DATA PATH

BULL CONFIDENTIAL & PROPRIETARY

TABLE OF CONTENTS

58010008-531

FIGURE NO.	DESCRIPTION	PAGE	<u>NO.</u>
3.2-13	LOAD WRITE LATCH TIMING (2T/4T)		3-19
3.2-14	WRITE LATCH CONTROL		3-19
3.2-15	WRITE REGISTER CONTROL		3-20
3.2-16	TERMINATE		3-20
3.3-1	MP BOARD MAJOR BLOCK DIAGRAM		3-22
3.4-1	SB BOARD MAJOR BLOCK DIAGRAM		3-28
3 . 4 – 2	STORE BOARD MEMORY MAP (4XX & 50X Modes)		3-29
3 . 4 - 3	STORE BOARD MEMORY MAP (501 Mode)		3-30
3.4-4	CLOCK CONTROL AND DISTRIBUTION		
3 . 4 - 5	COMMAND DECODE		3-32
3 . 4 - 6	MODE REGISTERS AND CONTROL		3-34
3 . 4 – 7	A-REGISTER CONTROL		3-36
3 . 4 – 8	WRITE BUFFER ADDRESS AND SECTOR CONTROL		3-37
3 . 4 - 9	READ BUFFER ADDRESS AND SECTOR CONTROL		3-38
3.4-10	STORE BUFFER - B-REGISTER AND CONTROLS		3-40
3.4-11	SHORT BLOCK, BYTE COUNTER AND SECTOR TRANSFER CONTRO)L	3-41
3.4-12	BUFFER FULL AND SYNC BYTE REGISTER		3-43
3.4-13	LAST DATA, LAST EDAC BYTE AND DEN REGISTER		3-43
3 . 4 - 1 4	READ-ALTER-REWRITE	. 	3-46
3.5-1	DATA INPUT SWITCH		3-48
3.5-2	ERROR LATCHING, READY AND EDAC BYTE CONTROL		3-49
3.5-3	4XX EDAC MAJOR BLOCK DIAGRAM		3-50
3.5-4	BEP CHIP		3-53
3 . 5 – 5	BURST ERROR PROCESSOR BLOCK DIAGRAM		3-57
3.5-6	EIGHT BIT COUNTER		3-59
3.5-7	50X EDAC MAJOR BLOCK DIAGRAM		3-63
3 . 6 - 1	SEQUENCER LOGIC MAJOR BLOCK DIAGRAM		3-64
3 . 6 – 2	D REGISTER AND INPUT FIFO		3-81
3 . 6 - 3	COMPARE GATING NETWORK		3-82
3 . 6 – 4	DEFECT SKIP LOGIC		3-86
3.6-5	SEQUENCER CONTROL		3-88
3.6-6	SEQUENCER RAM AND ADDRESS COUNTER		3-89
3 . 7 – 1	DISK INTERFACE (DI) (WDAEI AND/OR MPCDI BOARDS)		3-9

LIST OF TABLES

DAU MODULE MANUAL

TABLE NO.	DESCRIPTION PAGE NO	<u>.</u>
3.3-1	MICROPROCESSOR ADDRESS SPACE	1
3.3-2	MICROPROCESSOR BOARD ADDRESSES	3
3 . 4 – 1	SB BOARD REGISTER MAP	2
3.5-1	56-BIT POLYNOMIAL MAXIMUM SHIFTS/FACTOR	6
3 . 6 – 1	COUNT FIELDS FOR 4XX AND 50X DEVICES	0

VOLUME 2

OPTIONS

TAB	MODEL	NAME	<u>DWG. NO.</u>
1	WDAU66LA/LC	DISK DAU OPTION	58010008-101
2	WDAU66LB/LD	DISK DAU OPTION	58010008-102
3	WDDA66LC/LD	DEVICE LINK ADAPTER	58010008-103
4	WDDI66LA/LB	DISK DEVICE INTERFACE	58010008-104
5	WADC66LB/LD	ADDITIONAL DATA CHANNEL	58010008-105
6	WCAP66LB	CAPACITOR RIDE-THRU	58010008-106
7	WACT66LC	ACTUATOR MODULE	58010008-107
8	WACT66LD	ACTUATOR MODULE	58010008-108
9	WCAP100A	PLANAR REG CAPACITOR	58010008-109
10	WPSR003A	+5V PLANAR POWER REGULATOR	
11	WCAB001A	CABLE CABINET (19 INCH)	58010008-111
12	WCABOO1B	CABLE CABINET (19 INCH)	58010008-112
13	WACT66LE	ACTUATOR MODULE	58010008-113
1 4	WACT003A	ACTUATOR MODULE	
1 5	WACTOO3B	ACTUATOR MODULE	
16	WGND001A	SHIELDED CABLE GROUNDING SYSTEM	58010008-116

1.0 GENERAL

1.1 INTRODUCTION

This section contains an introduction to the WDAU66LA/B/C/D Device Adapter Unit Module Manual which describes the scope, purpose, and structure of the manual.

1.1.1 SCOPE

This manual is designed as part of the Product Maintenance Documentation (PMD) for the Series WDAU66LA/B/C/D Device Adapter Unit. The manual is primarily for use by the Customer Services Operation (CSO) and LCPD Manufacturing. The manual is Bull Confidential & Proprietary and is divided into sections separated by tabs.

1.1.1.1 GENERAL TAB

This section contains the introductory material.

1.1.1.2 PHYSICAL OUTLINE TAB

This section contains an outline drawing of the functional unit showing the installed location of its options and optimum replaceable units.

1.1.1.3 THEORY OF OPERATION TAB

This section contains a multilevel description of unit operation—keyed—to Major—Block, Intermediate Block and Flow diagrams. Coverage will give the specialist the information necessary to trace signals in—the—Logic—Block Diagrams (LBDs).

1.1.1.4 PARTS TAB

This section contains the DAU assembly and subassembly drawings and Parts Lists (PLs).

1.1.1.5 WIRE LISTS/SCHEMATICS TAB

This section contains the MICROFICHE INDEX which lists the logic wire lists that are contained on microfiche cards located in the microfiche card box. It also contains the schematics pertinent to the DAU assemblies and subassemblies.

1.1.1.6 OPTIONS TAB

This section contains the installation kits and installation instructions for the DAU options.

1.1.1.7 CKT/LOGIC TAB

This section contains the Logic Block Diagram (LBD), the Revision Status Sheet (RSS), and the Component Installation List (CIL) and/or installation instructions for each circuit board.

1.1.2 PURPOSE

This manual is a reference document which contains information to aid CSO instructors and students in training on the DAU and CSO installation and maintenance of the DAU in the field.

1.1.2.1 CSO TRAINING

The student should become familiar with, and be able to, effectively use this manual even if the student is supported with additional material (handouts) by the instructor.

1.1.2.2 CSO FIELD INSTALLATION AND MAINTENANCE

This manual can be used by CSO for installation of the DAU options or for direct maintenance of the DAU at customer sites to isolate failures not found by T&D ORU callout and replacement.

1.1.2.3 CSO TECHNICAL ASSISTANCE CENTER (TAC)

This manual can be used for remote support of field sites. It should be part of a primary reference library for use by TAC in contact with CSO or a maintenance computer at a customer site.

1.2 REFERENCE DOCUMENTATION

REV D


The following manuals contain supplemental documentation for servicing the DAU:

- 58010075 Test and Repair Manual for ELS-1E/2
- 58010012 Test and Repair Manual for DPS 8 52/70
- 58009933 Test and Repair Manual for DPS 88

1.3 FEEDBACK

Send any comments on this manual to:

Bull HN Information Systems, Inc. P. O. Box 8000, MS C84 Phoenix, Arizona 85066-8000 2.0 PHYSICAL OUTLINE






FIGURE 2.0-1. DEVICE ADAPTER UNIT PHYSICAL OUTLINE

		WIOU100A/B	OR WIMU600D CABINETS
MODULE	 SLOT 	 BOARD 	FUNCTION
A 3	A	MPCDI	THIRD WDD166LA/LB OPTION
	l B	MPCDI	SECOND WDD166LA/LB OPTION
	C	MPCDI	FIRST WDD166LA/LB OPTION
	D	WDAEI	FIRST DAU (WDAU66LA/LC)
	E	WDASE	
	F	WDAMP	
	G	WDASB	FIRST DAU (WDAU66LA/LC)
	Н	WDACI	SECOND WDDA66LC/LD OPTION
	J	WDACI	FIRST WDDA66LC/LD OPTION
	К		
	<u> </u>		
	М		
	N		
	P		
	Q		
	R		
	S		
	U		

		WIOU100A/B	OR WIMU600D CABINETS
MODULE	 SLOT 	BOARD	 FUNCTION
А3	A	MPCDI	 FIFTH WDDI66LA/LB OPTION
	В	MPCDI	THIRD WDD166LA/LB OPTION
	C	MPCDI	 FIRST WDDI66LA/LB OPTION
	 D	WDAEI	 FIRST DAU (WDAU66LA/LC)
	E	WDASE	 FIRST DAU (WDAU66LA/LC)
	 F	 WDAMP	 FIRST DAU (WDAU66LA/LC)
	G	WDASB	 FIRST DAU (WDAU66LA/LC)
	 H	WDACI	THIRD WDDA66LC/LD OPTION
	J	WDACI	 FIRST WDDA66LC/LD OPTION
	K		
		WDACI	SECOND WDDA66LC/LD OPTION
	M	WDACI	 FOURTH WDDA66LC/LD OPTION
	N	WDASB	 SECOND DAU (WDAU66LB/LD)
	l P	WDAMP	 SECOND DAU (WDAU66LB/LD)
	Q	WDASE	 SECOND DAU (WDAU66LB/LD)
	R	WDAEI	 SECOND DAU (WDAU66LB/LD)
	5	MPCDI	 SECOND WDD166LA/LB OPTION
	 T	MPCDI	 FOURTH WDD166LA/LB OPTION
	 U	MPCDI	 SIXTH WDD166LA/LB OPTION

ONE DAU INSTALLED

TWO DAUS INSTALLED

FIGURE 2.0-2. DAU BOARD LAYOUT AND OPTIONS (SHEET 1 OF 4)

BULL CONFIDENTIAL & PROPRIETARY

PHYSICAL OUTLINE

		WDAUOO	1A/B CABINETS	1
MODULE	 SLOT 	BOARD	 FUNCTION 	1
A 1	A	MPCDI	 THIRD WDDI66LA/LB OPTION	
	 B	MPCDI	SECOND WDDI66LA/LB OPTION	1
	C	MPCDI	FIRST WDDI66LA/LB OPTION	! !
		 WDAEI	FIRST DAU (WDAU66LA/LC)	
	E	 WDASE		! !
 	F	WDAMP	 FIRST DAU (WDAU66LA/LC)	!
[G	WDASB		
! !	Н	WDACI	SECOND WDDA66LC/LD OPTION	
1	J	WDACI	FIRST WDDA66LC/LD OPTION	
! 	K			
1	L			
1	M	 		
1	i I N	1		
	P	1		
\ \ !	Q			
1	l R	1	1	
1	S			
1	1 7		 	
	l U			

ONE	DALL	INSTAL	IED
ONE	UAU	INCOLAL	

1		WDAU001A	A/B CABINETS	
 MODULE 	 SLOT	BOARD	FUNCTION	
 A1	 A	MPCDI	 FIFTH WDDI66LA/LB OPTION	!
	 B	MPCDI	 THIRD WDDI66LA/LB OPTION	
 	С	MPCDI	FIRST WDD166LA/LB OPTION	!
! 	D	 WDAEI !	 FIRST DAU (WDAU66LA/LC)	!
1.	l E	 WDASE		i
	 F	 WDAMP	 FIRST DAU (WDAU66LA/LC)	1
1	G	WDASB	FIRST DAU (WDAU66LA/LC)	
	H	WDACI	THIRD WDDA66LC/LD OPTION	
1	J	WDACI	FIRST WDDA66LC/LD OPTION	1.14
1	K	1		1
	 	WDACI	SECOND WDDA66LC/LD OPTION	1
!	ļ M	WDACI	FOURTH WDDA66LC/LD OPTION	
i 	l N	WDASB	SECOND DAU (WDAU66LB/LD)	
	l J P	WDAMP	SECOND DAU (WDAU66LB/LD)	1
1	Q	WDASE	SECOND DAU (WDAU66LB/LD)	1
1	R	WDAEI	SECOND DAU (WDAU66LB/LD)	1
1	S	MPCDI	SECOND WDDI66LA/LB OPTION	1
!	l T	MPCDI	! FOURTH WDDI66LA/LB OPTION	
	 U 	MPCDI	 SIXTH WDDI66LA/LB OPTION	

TWO DAUS INSTALLED

FIGURE 2.0-2. DAU BOARD LAYOUT AND OPTIONS (SHEET 2 OF 4)

		WDAUOO	1A/B CABINETS	
MODULE	 SLOT 	 BOARD 	FUNCTION	
Aı	 A	MPCDI	 SEVENTH WDDI66LA/LB OPTION	
	l B	MPCDI	 FOURTH WDDI66LA/LB OPTION	
	С	MPCDI	 FIRST WDDI66LA/LB OPTION	
	D	WDAEI	 FIRST DAU (WDAU66LA/LC)	
	i E	WDASE	 FIRST DAU (WDAU66LA/LC)	
	F	WDAMP	 FIRST DAU (WDAU66LA/LC)	
	G	WDASB	 FIRST DAU (WDAU66LA/LC)	
	н	WDACI	FOURTH WDDA66LC/LD OPTION	
	J	WDACI	 FIRST:WDDA66LC/LD OPTION	
	κ			
	L	WDACI	SECOND WDDA66LC/LD OPTION	
	М	WDACI	 FIFTH WDDA66LC/LD OPTION	
	N	WDASB	SECOND DAU (WDAU66LB/LD)	
	P	WDAMP	SECOND DAU (WDAU66LB/LD)	
	Q	WDASE	SECOND DAU (WDAU66LB/LD)	
	R	WDAEI	SECOND DAU (WDAU66LB/LD)	
	S	MPCDI	SECOND WDDI66LA/LB OPTION	
	T	MPCDI	 FIFTH WDD166LA/LB OPTION	
	U	MPCDI	 EIGHTH WDDI66LA/LB OPTION	

		WDAUOO	1A/B CABINETS	
MODULE	 SLOT 	 BOARD 	FUNCTION	
А3	A	MPCDI	 NINETH WDDI66LA/LB OPTION	
	В	MPCDI	 SIXTH WDD166LA/LB OPTION	
	c	MPCDI	 THIRD WDD166LA/LB OPTION	
	D	WDAEI	 THIRD DAU (WDAU66LA/LC)	
	l l E	WDASE	THIRD DAU (WDAU66LA/LC)	
	ļ F	WDAMP	 THIRD DAU (WDAU66LA/LC)	
	G	WDASB	 THIRD DAU (WDAU66LA/LC)	
	ļ ļ	WDACI	 SIXTH WDDA66LC/LD OPTION	
	J	WDACI	 THIRD WDDA66LC/LD OPTION	
	K	 		
	 L			
	ļ M			
	N			
	P			
	Q			
	l I R	!		
	S	 		
	 T	!		
	l U	1		

THREE DAUS INSTALLED

FIGURE 2.0-2. DAU BOARD LAYOUT AND OPTIONS (SHEET 3 OF 4)

		WDAU001	A/B CABINETS	
MODULE	 SLOT	BOARD	FUNCTION	
A 1		MPCDI	I NINTH WDDI66LA/LB OPTION	İ
	B	MPCDI	 FIFTH WDDI66LA/LB OPTION	
	C	MPCDI	 FIRST WDDI66LA/LB OPTION	
	D	WDAEI	 FIRST DAU (WDAU66LA/LC)	
	i E	 WDASE	 FIRST DAU (WDAU66LA/LC)	1
 	 F	 WDAMP	 FIRST DAU (WDAU66LA/LC)	
	 G	 WDASB	 FIRST DAU (WDAU66LA/LC)	1
! 	l l H	 WDACI	 FIFTH WDDA66LC/LD OPTION	!
] -	 	 WDACI	FIRST WDDA66LC/LD OPTION	!
 	ļ K	! 		
 		WDACI	SECOND WDDA66LC/LD OPTION	!
! 	M	WDACI		! !
	l N	WDASB	 SECOND DAU (WDAU66LB/LD)	!
1	 P	WDAMP	SECOND DAU (WDAU66LB/LD)	
	ļ Q	WDASE	SECOND DAU (WDAU66LB/LD)	
	ļ R	WDAEI	SECOND DAU (WDAU66LB/LD)	ļ
1	 S	MPCDI	SECOND WDD166LA/LB OPTION	
	ļ T	MPCDI	 SIXTH WDDI66LA/LB OPTION	
1	l l	MPCDI	 TENTH WDDI66LA/LB OPTION	

 	WDAU001A/B CABINETS						
 MODULE 	 SLOT	BOARD	FUNCTION				
 A3	 A	MPCDI	ELEVENTH WDDI66LA/LB OPTION				
 	l B	MPCDI					
} !	С	MPCDI	THIRD WDD166LA/LB OPTION				
	l D	WDAEI	THIRD DAU (WDAU66LA/LC)				
	į E	I WDASE					
 	l ∽F	I I WDAMP					
1	G	WDASB	THIRD DAU (WDAU66LA/LC)				
 	Н	WDACI	SEVENTH WDDA66LC/LD OPTION				
1	J	WDACI	THIRD WDDA66LC/LD OPTION				
1	K						
1	L	WDACI					
	М	WDACI					
	I I N	WDASB					
	l P	WDAMP					
	Q	WDASE					
	R	WDAEI					
1	S	MPCDI					
1	Т	MPCDI	EIGHTH WDD166LA/LB OPTION				
	l U	MPCDI	TWELFTH WDD166LA/LB OPTION				

FOUR DAUS INSTALLED

FIGURE 2.0-2. DAU BOARD LAYOUT AND OPTIONS (SHEET 4 OF 4)

3.0 THEORY OF OPERATION

3.1 BASIC PRINCIPLES OF DAU SUBSYSTEM

The DAU is a Microprogrammed Peripheral Device Adapter Unit for the control of 4XX (MSU0402 and MSU0451) and 50X (MSU0500, MSU0501/MSU0501N) type devices. It provides control for seeking, address verification and read or write operations. The upstream connection to an I/O Controller is via the PSI/PSIA 2- or 4-trip interface. The downstream connection is to the device via the device level interface.

Figure 3.1-1 is a functional block diagram of the DAU. It shows that the DAU is implemented in five board types for the minimum configuration. The DAU consists of a low performance microprocessor (MP), a high performance sequencer (SE) and support hardware (CI, SB, and EI). All major data buses and control signals between the different board types are shown on this diagram

Overall supervision is accomplished by the microprocessor with support chips. It operates as a memory-mapped I/O using a split bus.

The microprocessor controls the command dialog with the PSIA by loading and reading registers in the PSI interface logic. It controls data transfer by preconditioning the interface and store logic, requests data transfers from/to the PSIA by issuing hardware service codes, and monitors store space available or data ready. The sequencer monitors a store full flag and will halt the impending write if the data is not available or impending read if space is not available.

In cases where the data transfer is internal between the store board and the EDAC board or store board to store board, the microprocessor sets the store read and write sector addresses, loads the number of sectors affected counter, and loads the Store Mode Register. The microprocessor then monitors the completion flag.

Device control is accomplished by a unique sequencer which is loaded by the microprocessor firmware at startup. Once started this sequencer can independently select any type of data or control required by the device and can monitor for any type error or exception. The DAU has the ability to sustain multisector reads or writes to the end of track, switch heads and continue with the transfer.

The sequencer microtask assignment is accomplished by loading hardware registers, counters, and the sequencer starting address (dependent on the task). The microprocessor then returns to multitasking. When the sequencer completes its task or encounters an error or exception, it sets a flag or flags in a status register which is monitored by the microprocessor.

All users' data paths and most control paths carry parity. Integrity of the write EDAC bytes is checked by wrapping them back into the EDAC from the final DAU register, where parity is generated or checked. The

REV D

Microprocessor executes the 4XX EDAC correction by fetching bytes from the store, correcting them, and then restoring the corrected bytes.

The corrected sector is then recirculated through the EDAC to assure that the microprocessor did not err or that the correction was not programmed wrong. Parity is carried on the I/O split bus up to the microprocessor chip. The hardware does the 50X EDAC correction and its integrity is also verified.

3.2 CHANNEL INTERFACE (CI)

3.2.1 CI OVERVIEW

The purpose of the CI board is to provide a vehicle for the microprocessor (firmware) to control the flow of data from the DAU to I/O interface.

The CI is a hardware communication circuit board which connects the DAU to the PSI (see Figure 3.1-1). The DAU firmware controls the CI. Up to two CIs can be connected to the DAU. Each CI has two PSI ports which allow the CI to be shared by two physical PSI channels. The two channels can be connected to the same I/O or two different I/Os. The CI can transfer data over both physical PSI channels, but not simultaneously, and only by switching from one channel to the other under control of the DAU firmware.

In addition, either channel may operate as a 2- or 4-trip interface. This allows connections to all I/O equipment. The 2- or 4-trip selection is made by a backpanel jumper plug.

A PSI Reset Out signal on any channel will initialize the DAU and start the preliminary self test. The self test will destroy any firmware that is in the DAU. So, firmware must be reloaded.

Firmware will be down line loaded from the system.

3.2.2 CI BLOCK DIAGRAM

Refer to Figure 3.2-1. This figure is a major block diagram of the CI board. It shows the data paths within the CI board and its connections to the PSI, SB, and MP boards. These data paths and their control are discussed in the following paragraphs.

3.2.3 MICROPROCESSOR INTERFACE LOGIC

3.2.3.1 WRITE CONTROL

Refer to the Microprocessor Write Control Diagram, Figure 3.2-2.

58010008-100




FIGURE 3.1-1. DAU FUNCTIONAL BLOCK DIAGRAM BULL CONFIDENTIAL & PROPRIETARY




FIGURE 3.2-1. CI BOARD MAJOR BLOCK DIAGRAM
BULL CONFIDENTIAL & PROPRIETARY

Signals \$MP-WR and \$MP-RD enter the CI board from the MP board and are used to clock their respective Write (FWR) and Read (FRD) flip-flops provided the microprocessor has selected this CI board (DSEL-IFX). FWR and FRD are synchronized by the free-running clock to produce control signals FWRT-CTL1, FWRT-CTL2, and FRD-CTL1. These signals are used to gate various control signals and data throughout the CI logic.

3.2.3.2 MICROPROCESSOR WRITE ADDRESSING

In order for the microprocessor to perform its required functions, the CI board has been designed with numerous registers and counters which the microprocessor has the ability to load and read back.

Figure 3.2-2 shows the microprocessor address lines DMPADR-12 through MPADR-15 as inputs to a 1 of 8 select chip. The CI selected signal (DSEL-IFX) is used to enable the chip. The 1 of 8 select chip decodes the address lines into commands which are used to control the setting of the various registers and control flip-flops.

CMD-SEL-RESET address BOXO is ANDed with FWRT-CTL2 to generate DCMD-BOXO. DCMD-BOXO is ANDed with the microprocessor's data lines DMPDTA(0-7) to load the CI Control Register.

DCMD-BOXO, ANDed with DMPDTA-0, toggles the F-ON-LINE flip-flop, which returns CI-ON-LINE to the microprocessor. F-ON-LINE enables the PSI interface signals on the CI board.

Line CIX-ONLINE comes from the ONLINE/OFFLINE switch mounted on the DAU Control Panel. This line passes through the CI board. It allows the microprocessor to determine if a CI board is present or not when the switch is in the online position.

DCMD-BOXO, ANDed with DMPDTA-1, sets the Partial Clear flip-flop F-PCLR. F-PCLR is used to reset selected control and error logic on the CI board.

DCMD-B0X0, ANDed with DMPDTA-2, sets the Total Clear flip-flop F-TCLR. F-TCLR is used to initialize the CI logic.

DCMD-BOXO, ANDed with DMPDTA-3, sets the Transfer Request flip-flop FXFRREQ. FXFRREQ allows the loading of zeros from the Pad Switch if a full sector of data is not transferred from the central system.

DCMD-B0X0, ANDed with DMPDTA-6, sets the F-OPIO and F-OPI1 flip-flops. DMPDTA-7 resets either F-OPIO or F-OPI1, depending on which PSI port is selected by the Mode Register (R-PORT-1).

CMD-LD-MODE address BOX1 is ANDed with FWRT-CTL2 and \$FREE-RUNNING to generate \$LD-MODE. \$LD-MODE clocks the microprocessor data lines DMPDTA-(0-7) into the Mode Register.

CMD-LD-T&D address BOX2 is ANDed with FWRT-CTL2 and \$FREE-RUNNING to generate \$LD-TD. \$LD-TD clocks the microdata lines DMPDTA-(0-5) into the T&D Mode Register.

The remaining commands decoded by the Address Decoder are used to load the microdata line into the Read Register. These commands may send a Terminate In, a Service Code In, or both, to the PSI interface.

3.2.3.3 READ CONTROL

Refer to Figure 3.2-3. This figure shows the Microprocessor Read Control logic for the CI board. The CI Registers, status and selected control flip-flops are read by the microprocessor. The select 1 of 8 Readout switch is addressed by the micro when in the read mode (\$MP-RD). The selected byte is sent to the MP board, along with the generated parity bit. Parity is checked on the contents of the Mode Register, Read Register and Write Register when they are read. FRD-OUT-PTY-ERR is set if bad parity is detected.

3.2.3.4 HARDWARE REGISTER ADDRESSING

The addresses utilized by the microprocessor to access the various registers and control functions within the CI board are shown below. Some of the registers are write only, some are read only, and others have the capability to be loaded and read back.

ADDR	WRITE	READ
BOXO	CI Control	Hardwired Register
BOX1	Mode Register	Mode Register
B0X2	T&D Register	T&D Register
BOX3	Read Register	Read Register
BOX4	Read Reg. & Term.	Write Register
BOX5	Read Reg. & Serv. Code	CI Status
BOX6	Read Reg. & Serv. Code & Term	PSI Status
B0X7	Not Used	Not Used

NOTE: For addresses above, the "X" will be:

"0" or "1" for CI-0
"2" or "3" for CI-1




FIGURE 3.2-2. MICROPROCESSOR WRITE CONTROL
BULL CONFIDENTIAL & PROPRIETARY




FIGURE 3.2-3. MICROPROCESSOR READOUT

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

3.2.4.1 WRITE CI CONTROL (BOXO)

3.2.4 HARDWARE REGISTER DESCRIPTION

This address is used by the microprocessor to selectively set and/or reset particular flip-flops.

. 0	. 1	2	. 3	. 4	. 5	. 6	7
1 .	PART CLR	•	XFER REQ.			OPI-0	ONTROL

Bit

- O CI State: This bit will allow the microprocessor control of the ON/OFF line state of the CI board. Writing to this register with this bit = 1 will change the state of the ON/OFF line flip-flop (F-ON-LINE).
- Partial Clear: This bit at a one causes the Partial Clear flip-flop (F-PCLR) to set. Used by the microprocessor to reset selected flip-flops on the CI board (i.e., Term Rx, Term Tx, End Service Code).
- Total Clear: This bit at a one causes the Total Clear flip-flop (F-TCLR) to set. Used by the microprocessor to reset the total CI board.
- 3 Transfer Request: This bit at a one causes the Transfer Request flip-flop (FXFRREQ) to set. Used by the microprocessor to enable the transfer of Data to/from the PSIA.
- 4 Not Used
- 5 Not Used
- 6 OPI Control Set: This bit at a one will allow the microprocessor to set the Operational In line to both ports (PSI-0 and PSI-1).
- 7 OPI Control Reset: This bit at a one will allow the microprocessor to reset the Operational In line to the PSI. PSI-O or PSI-1 will be affected, depending on the state of the PSI Port Select bit in the Mode Register.

3.2.4.2 READ HARDWARE REGISTER (BOXO)

This address will be utilized by the microprocessor to obtain detailed hardware information from the Hardwired Register on the CI board.

0	1	2	3	4	5	6	7
CI STAT +		MP WRITE ERROR	MP READ	 	1	PSI 0	TRIP PSI 1

Bit

- O CI State: This bit will indicate whether the CI board is in an online or offline condition by testing the state of flip-flop (F-ON-LINE).
- 1 Not Used
- Microwrite Data Error: This bit will indicate that the CI board has detected a parity error in the data received from the MP or SB boards (FMP/BB-DTA-ERR).
- Microread Error: This bit will indicate that there has been an error while the microprocessor is trying to read a register from the CI board (FRD-OUT-PTY-ERR).
- 4 Not Used
- 5 Not Used
- PSI-0 2/4: This bit will indicate whether this PSI is in the 2-trip (=1), or the 4-trip (=0) mode of operation (HW-PORT0-2T).
- PSI-1 2/4: This bit will indicate whether this PSI is in the 2-trip (=1), or the 4-trip (=0) mode of operation (HW-PORT1-2T).

REV D

3.2.4.3 WRITE OR READ MODE REGISTER (BOX1)

This register is provided to allow the microprocessor to specify the type of operation it desires and the proper port to select.

0 1			4	_	6	7
READ WRITE	NO OPER	PSI PORT 	 SHUNT 	CNTR LOAD 	 IIW 	

Bit

- Read: This bit will allow the microprocessor to specify that the CI board is to be doing a read operation (R-READ-MODE). A read is a transfer of data, status, or service code from the DAU to the system.
- Write: This bit will allow the microprocessor to specify that the CI is to be doing a write operation (R-WRT-MODE). A write is a transfer of commands or data from the system to the DAU.
- No Operation: This bit may be set and read back for testing purposes, but it will produce no action within the CI board (R-NO-OP).
- PSI Port Select: This bit will allow the microprocessor to specify the port (R-PORT1) for the subsequent operation (PSI 0 = 0, PSI 1 = 1).
- 4 Shunt: This bit will allow the microprocessor to specify that the CI is to be operating in either of the previous conditions. (read or write mode), but the information is to go to/from the store board (R-SHUNT-MODE).
- Count Loaded: This bit will tell the CI board that the transfer counter (number of bytes to transfer) has been loaded (R-COUNT-LDED). When the counter expires, the CI board will send terminate to the system.
- 6 Illegal Instruction Word: This bit (R-IIW-MODE) will allow fetching of the fault byte.
- 7 Not Used: (R-MODE-REG-7)

3.2.4.4 WRITE OR READ T&D REGISTER (BOX2)

This register will be reserved for T&D functional use. It has yet to be determined just what information/operations can/will be performed.

0	1	2	3	4	. 5	6	7
WKAP	WRAP	DUAL	 R-TD3	 R-TD4	 R-TD5	0 	i

Bit


- Read Wrap Mode: This mode bit (R-RD-WRAP-MODE) will allow the microprocessor to initiate a read sequence (data from the buffer), but the data byte will stop at the Write Register. It must then be read by the microprocessor.
- Internal Wrap Mode: This mode bit (R-INTERNAL-WRAP) will allow the microprocessor to initiate a read sequence, the data will go from the buffer through the CI board and back to the buffer.
- 2 Dual Terminate: This mode bit (R-ENB-DUAL-TRM) will allow the microprocessor to test the terminate logic within the CI board.
- 3 Reserved for T&D.
- 4 Reserved for T&D.
- 5 Reserved for T&D.
- 6 OPI: This bit (read only) will reflect the state of the Operational In line (F-OPIO) to PSI O.
- 7 OPI: This bit (read only) will reflect the state of the Operational In line (F-OPI1) to PSI 1.

3.2.4.5 WRITE READ REGISTER (BOX3)

This address will be utilized when the microprocessor desires to send information (data or status) to the PSIA.

3.2.4.6 READ READ REGISTER (BOX3)

When the microprocessor reads the Read Register, the Read Register Full flip-flop will be reset.



Bit

0-7 Data, Status, or Service Code (R-REG-DATA).

3.2.4.7 WRITE READ REGISTER AND TERMINATE (BOX4)

This address will be utilized by the microprocessor when it desires to send information (data or status) to the PSIA. The hardware will also send terminate with this byte if it is in a read mode. If the write mode is selected, the hardware will generate a terminate to the PSIA with the next byte received. (Refer to address BOX3 for register pictorial.)

3.2.4.8 WRITE READ REGISTER AND SERVICE CODE (BOX5)


This address will be utilized by the microprocessor when it desires to send a service code to the PSIA. (Refer to address BOX3 for register pictorial).

3.2.4.9 WRITE READ REGISTER AND SERVICE CODE AND TERMINATE (BOX6)

This address will be utilized by the microprocessor when it desires to send a service code to the PSIA. The hardware will also send terminate with this byte. (Refer to address BOX3 for register pictorial).

3.2.4.10 READ WRITE REGISTER (BOX4)

This address will be utilized by the microprocessor when it wishes to obtain information (IDCW, FAULT BYTE, etc.) from the PSIA. The hardware will reset the Write Register Full flip-flop.



Bit 0-7 Information or Data (Z-WREG-PAD).

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

REV D

.2.4.11 READ CI STATUS (BOX5)

his address will be used when the microprocessor wishes to obtain the tatus of the CI board.

0		2				6 +	7
TERM RX 	TERM TX 	END SERV. CODE	XFER REQ. 	WRT FULL 	READ FULL 	WT/E IIW	CI ERROR

Bit

- O Terminate Received: This flag will indicate that the CI board has received a terminate signal (FTRM-RCVD) from the PSIA.
- 1 Terminate Transmitted: This flag will indicate that the CI board has transmitted a terminate signal (FTRM-SENT) to the PSIA.
- 2 End Of Service Code: This flag will indicate that the CI board has completed the dialog with the PSIA when sending a service code (FEND-SERV-CODE).
- 3 Transfer Request: This flag will indicate that the sector (either 64, 512 or absolute) transfer to/from the PSI is still in process (F-XFR-REQ).
- 4 Write Register Full: This bit will indicate to the microprocessor that the Write Register is full (FWRT-REG-FUL).
- 5 Read Register Full: This bit will indicate to the microprocessor that the Read Register is full (FRD-REG-FUL).
- Write parity error or IIW: This bit will indicate that a Write Latch Parity Error (FWLAT-ERR), Illegal Instruction Word (SEL-IIW), or OPO dropped on the selected PSI (FSEL-OPO-DROPED) had occurred (JMS-30).
- CI Error: This bit will indicate to the microprocessor that the CI board has detected a parity error (ANY-CI-ERROR) on either the microprocessor or store board data after it has passed the Read Register Switch (FMP/BB-DTA-ERR); or on the Microprocessor Read Out Register (FRD-OUT-PTY-ERR).

3.2.4.12 READ PSI STATUS (BOX6)

This address will be used by the microprocessor when it wishes to obtain the status of the PSI interface.

+	0	1	2	3	4	. 5		6	7
		PRTY ERROR			C 	PW	•	0	- 1
+		+	 +	 -+					PSI 1

Bit

- O IIW: This flag (SELIIW) will indicate that there has been a fault detected by the selected PSIA (PSIA 0 or PSIA 1, based on the PSI Port Select bit in the Mode Register).
- Parity Error: This bit indicates that the CI board has detected a parity error (FWLAT-ERR) on the selected PSIA interface (PSIA o or PSIA 1, based on the PSI Port Select bit in the mode Register).
- OPO Dropped: This flag will indicate that there has been a drop of the Operational Out Line (FSEL-OPO-DROPPED) on the selected PSI interface.
- 3 Not Used
- 4 CPW PSI 0: This flag will indicate that there is a Channel Program Waiting on PSI 0 (PSIO-CPW).
- 5 CPW PSI 1: This flag will indicate that there is a Channel Program Waiting on PSI 1 (PSI1-CPW).
- 6 OPO PSI 0: This flag will indicate the presence/absence of the Operational Out Line from PSI 0 (PSI0-OPO).
- 7 OPO PSI 1: This flag will indicate the presence/absence of the Operational Out Line from PSI 1 (PSI1-0PO).

3.2.5 SERVICE CODES

Service codes are firmware's method of communicating with the PSIA. The service codes for the DAU are listed on the following page. Notice that bits 0 through 3 must always be zero.

BITŞ	SERVICE CODE
0 3 4 7	DESCRIPTION
0000 0000	Invalid Code
0000 0001	
	Initiate New Channel Program
0000 0010	Move Pointer - Initiate Command Transfer
0000 0011	Back Pointer - Initiate Command Transfer
0000 0100	Read Binary
0000 0101	Read ASCII
0000 0110	Write Binary
0000 0111	Write ASCII
0000 1000	Special Interrupt Status
0000 1001	Termination Status
0000 1010	Invalid Code
0000 1011	Extended Status
0000 1100	Invalid Code
0000 1101	Termination Interrupt
0000 1110	Marker Interrupt
0000 1111	Special Interrupt

3.2.6 PSI INTERFACE

Figure 3.2-4 identifies the PSI to CI interface lines and their corresponding abbreviations. All lines with the designation IN originate at the DAU and terminate at the I/O Controller. All lines with the designation OUT originate at the I/O Controller and terminate at the DAU.

Mnemonics for the lines are obtained by using the first or most significant letters in the words that name the lines. The data lines (D) are followed by a digit indicating the position of the line in the data path.

3.2.6.1 SERVICE CODE IN (SCI)

This line extends from the DAU to the I/O Controller. When set, SCI indicates that the DAU has a service code to send to the I/O Controller. This line is fully interlocked with Service Enable Out (SEO). The DAU will not transfer the service code until SEO is high. SCI may not rise unless SEO is low. SCI remains high for the duration of the service code sequence and will fall when the DAU detects the drop of TMO for the last byte transferred in this service code sequence. SCI must fall after every service code sequence. If the DAU wants to send another service code sequence without any intervening data or command transfer, it must lower SCI until it detects the fall of SEO. Then it may again raise SCI and initiate the transfer of the next service code sequence. The first byte transferred in a service code sequence is always a service code.

3.2.6.2 SERVICE ENABLE OUT (SEO)

This line extends from the I/O Controller to the DAU and is used to indicate that the I/O is ready to receive a service code sequence. The line is fully interlocked with Service Code In (SCI). SEO will only rise after SCI rises, and can only be reset when the I/O detects the fall of SCI. The fall of SEO enables the DAU to initiate a new operation over the PSI. A hardware failure will be assumed if this line is reset while SCI is high or set while SCI is low.

No dialog other than a DAU initiated service code sequence may take place over the interface unless both SCI and SEO are in a logical zero state. SEO cannot be raised if a difference between STI and STO exists.

3.2.6.3 STROBE IN (STI)

The Strobe In line, in conjunction with Strobe Out (STO), controls the data transfers on the interface. This line extends from the DAU to the I/O Controller. It is activated by the DAU for a read or write operation.

For a read operation the STI line may be changed only if STI and STO are at the same logical level. A change of STI by the DAU when data is ready will cause the I/O to detect a difference between STI and STO. This will indicate to the I/O Controller that data is available on the data lines.




FIGURE 3.2-4. CI TO PSI INTERFACE

To obtain the data, the I/O will deskew STI a minimum of 40 nanoseconds, then store the data and check for a terminate condition. If a terminate condition exists, the I/O, when ready, will respond by setting the Terminate Out (TMO) line and performing the dialogue described for TMO. If a terminate condition does not exist, the I/O, when ready, will respond by forcing STO to the same logical level as STI. Detection of STI and STO being equal signals the DAU that the data lines may now be altered and that STI may be changed for another byte transfer when the new data is ready.

For a write operation, the roles of STI and STO are reversed. The I/O Controller will change STO when it places data on the data lines. When the DAU detects a difference between STI and STO it will deskew STO, store the data and check for a terminate condition. If a terminate condition exists, the DAU, when ready, will respond by setting the TMI line and performing the dialogue described for TMI. If a terminate condition does not exist the DAU, when ready, will respond by forcing the STI line to the same logical level as STO. In either case, the DAU may hold up the dialogue at this point by delaying the change of STI or TMI if necessary. Detection of STI and STO being equal signals the I/O that the data lines may now be altered and that STO may be changed for another byte transfer when the new data is ready.

STI will be forced to the reset state by the DAU while OPI or OPO are reset.

3.2.6.4 STROBE OUT (STO)

The Strobe Out line is used by the I/O Controller to indicate its participation in the dialog on the interface. This line extends from the I/O Controller to the DAU.

For a write operation, the STO line may be changed only if STI and STO are at the same logical level. A change of STO by the I/O when data is ready will cause the DAU to detect a difference between STI and STO, which will indicate to the DAU that data is available on the data lines. To obtain the data, the DAU will deskew STO a minimum of 40 nanoseconds, then store the data and check for a terminate condition. If a terminate condition exists, the DAU, when ready, will respond by setting the Terminate In (TMI) line and performing the dialogue described for TMI.

If a terminate condition does not exist, the DAU, when ready, will respond by forcing STI to the same logical level as STO. Detection of STI and STO being equal signals the I/O Controller that the data lines may now be altered and that STO may be changed for another byte transfer dialogue when the new data is ready.

For a read operation, the roles of STI and STO are reversed. The DAU will change STI when it places data on the data lines. When the I/O Controller detects a difference between STI and STO it will deskew STI, store the data and check for a terminate condition.

If a terminate condition exists, the I/O, when ready, will respond by setting the TMO line and performing the dialogue described for TMO. If a terminate condition does not exist the I/O Controller, when ready, will respond by forcing the STO line to the same logical level as STI. In either case, the I/O may hold up the dialogue at this point by delaying the change of STO or TMO if necessary. Detection of STI and STO being equal signals the DAU that the data lines may now be altered and that STI may be changed for another byte transfer when the new data is ready.

STO will be forced to the reset state by the I/O Controller while OPO or OPI are reset.

3.2.6.5 TERMINATE OUT (TMO)

Terminate Out is used by the I/O Controller to end the current dialogue whether a read or a write. The TMO line extends from the I/O Controller to the DAU and is used in conjunction with the TMI line to control the PSI terminate sequence.

For a write operation, TMO can indicate one of the following conditions:

- o For a data transfer, TMO implies that a byte being transferred is the last byte of a field and the data count is exhausted. Since data chaining is transparent to the DAU, TMO rises only when the count of the last data chained DCW in the data chain array is exhausted. Due to an error, the transfer may be terminated prematurely.
- o For a command or I/O instruction transfer, TMO indicates that the transfer is complete with the byte being sent on the current transfer and that no more bytes are forthcoming.
- o For any transfer, if the Terminate In line has been received with the most recent byte from the DAU. TMO will be sent to the DAU after data has been deskewed.

3.2.6.6 TERMINATE IN (TMI)

Terminate In is used by the DAU to end the current dialogue, whether a read or a write. The TMI line extends from the DAU to the I/O Controller.

For a write operation, TMI can indicate one of the following conditions:

- o For a data transfer, TMI indicates that the byte being received is the last byte the DAU will accept for this transfer sequence.
- o For a command transfer, TMI indicates that the byte being received is the last byte required by the DAU.

o For any transfer, if the Terminate Out line has been received with the most recent byte from the I/O Controller, TMI will be sent to the I/O after data is deskewed by the DAU.

For a read operation, TMI can indicate one of the following conditions:

- o For a data transfer, TMI indicates that the byte being transferred is the last byte available from the media for this data transfer sequence, or that the DAU is temporarily suspending the data transfer sequence. The suspended sequence may be resumed by using the appropriate service code.
- o For a service code sequence, TMI indicates that the byte being transferred is the last byte in the service code sequence.
- o For any transfer, the Terminate Out line has been received in answer to a change of the STI line for the most recent byte to the I/O Controller. TMI will be sent to the I/O Controller.

3.2.6.7 CHANNEL PROGRAM WAITING (CPW)

Channel Program Waiting indicates to the DAU that a channel program (DCW list) is waiting. The CPW line extends from the I/O Controller to the DAU.

A command received by the I/O Controller results in the I/O setting the CPW line to a logical one state. As soon as the DAU is able, it issues an Initiate New Channel Program service code to start the new channel program, and the I/O then begins transferring a logical channel number and the first IDCW to the DAU. CPW remains up until no new channel programs remain to be initiated. CPW resets when the last entry in the initiation queue is satisfied.

3.2.6.8 IOC INSTRUCTION WAITING (IIW)

IIW indicates to the DAU that the I/O Controller has a fault byte or instruction to send. The IIW line extends from the I/O Controller to the DAU. The DAU must, upon recognizing that IIW is high, send a service code to the I/O Controller at its next service code sequence opportunity. The I/O then sends the IOC instruction to the DAU, accompanied by a logical channel number if applicable.

If a data transfer is in progress at the time IIW rises, it should continue to its normal termination point. If however, the I/O Controller requires immediate transmission of an IOC instruction, it will terminate data transfer by sending TMO.

If IIW and CPW are up at the same time, the DAU must service IIW first. When IIW is high, the DAU must service it before any other service code sequence it wishes to send.

If IIW is to be set during a service code or data transfer sequence, it must be set prior to or simultaneously with the resetting of TMO.

IIW will reset when SCI is set for the transmission of the Initiate IOC Instruction service code or whatever service code is used to accomplish this action. If the IIW line is active at the end of a service code sequence, the DAU is to assume that any transfers called for by the service code will not occur.

3.2.6.9 OPERATIONAL OUT (OPO)

Operational Out indicates the state of the I/O Controller. When activated, it indicates that the I/O is operational and capable of communication with the DAU. When deactivated, it means that the I/O is powered down or is in a state that makes it incapable of responding on the PSI interface. The OPO line extends from the I/O Controller to the DAU.

When the PSI is physically disconnected from the I/O Controller, this line is deactivated. This line may be activated or deactivated at any time. If this line is deactivated while dialogue is in progress, the DAU ceases the dialogue on the PSI. If OPO is down, the DAU should not attempt any dialogues on the PSI.

3.2.6.10 OPERATIONAL IN (OPI)

Operational In indicates the DAU operational state to the I/O Controller. The OPI line extends from the DAU to the I/O Controller.

When activated, OPI indicates that the DAU is operational and capable of communication with the I/O Controller. When deactivated, it means that the DAU is powered down or is in a state that makes it incapable of responding on the PSI interface.

The Operational In line will be deactivated if it is set when the I/O Controller activates the Reset Out (RSO) line. The OPI line will remain deactivated until resetting (initialization) and any self diagnosis activities intrinsic to initialization are completed.

When the PSI is physically disconnected from the DAU, this line is deactivated. This line may be activated or deactivated at any time except it may not be activated if RSO is high. If it is deactivated while some dialogue is in progress on the interface, the I/O Controller will cease the dialogue on the PSI interface.

3.2.6.11 RESET OUT (RSO)

The Reset Out line extends from the I/O Controller to the DAU. Reset Out resets and initialized the DAU to a known state. The RSO line is implemented as a pulse.

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

When RSO is raised, the affected unit will immediately cease dialogue on the PSI. While initialization is taking place in the DAU, the OPI line will be in the logical zero state. When initialization is complete and RSO has dropped, OPI can be raised to a logical one.

3.2.7 HARDWARE DESCRIPTION

3.2.7.1 DATA PATH (D0-7.P)

The data path lines are a one byte wide path, eight bits plus odd parity, that extends between the DAU and the I/O Controller.

The nature of the information on the data lines (data, service code, etc.) is determined by the dialog.

Data can be put on the data lines by either the I/O Controller or the DAU. Data is put on the data lines by the I/O Controller whenever the I/O changes the state of STO or sets TMO to a logical one on an output operation. Data is out on the data lines by the DAU whenever the DAU changes the state of STI or sets TMI to a logical one on an input operation. When the state of STO is changed during a write operation, the DAU detects a logical difference between STO and STI, accepts the data from the data lines and sets STI to the same level as STO. For the last data byte the I/O Controller sets TMO to a logical one. Upon reception of the TMO signal the DAU accepts the data from the data lines and sets TMI to a logical one. Upon reception of the TMI signal the I/O Controller will reset TMO. The DAU recognizes the reset of TMO and resets TMI.

REV D

A read operation takes place in the same manner with STI and TMI initiating a byte transfer instead of STO and TMO.

3.2.7.2 READ DATA PATH

Refer to Figure 3.2-5.

Read data enters the CI board from either the MP board (DMPDTA 0-7,P) or the SB board (RBUFFER-DTA 0-7,P). The MP board supplies controller data such as status, service codes, etc. The SB board supplies data from its buffer through the B-register. This data is primarily read data from the device. Buffer data is gated through the Read Register Switch if the CI board is in the shunt mode, otherwise, the MP data is transferred. Data is transferred from the Read Register to the Read Latch then to the selected PSI port transmitters and onto the PSI interface. Control signals are used to move the data along the read path.

3.2.7.3 LOAD READ REGISTER (\$LD-RD-REG)

Refer to Figure 3.2-6.

\$LD-RD-REG is produced by data transfers from the SB board B-register or by one of the following microprocessor commands:

o CMD-LD-RD-REG: Loads Data or Status information into the Read Register.




FIGURE 3.2-5. READ DATA PATH

o CMD-LD-RD-REG-T:

Loads data or status into the Read Register

and sends terminate (TMI).

o CMD-LD-RD-REG-SC:

Loads service code into the Read Register. The logical channel number may also be

loaded with this command.

o CMD-LD-RD-REG-SCT:

Loads service code or logical channel number into the Read Register. A terminate (TMI)

will be sent with this command.

The Microprocessor Address Decode for each CI command is listed alongside these commands. Data transfers from the SB buffer are loaded into the Read Register by setting the B-register acknowledge flip-flop (FB-REG-ACK). The conditions to set this flip-flop are as follows:

- o The Read Register is empty $(\overline{FRD}-\overline{REG}-\overline{FUL})$ or is about to be emptied $(\overline{FRD}-\overline{SYNC})$.
- O The store board's B-register is full (FB-REG-FUL) and Read Shunt Stop is not set.
- o The CI board is in the read and shunt modes and the microprocessor has issued a Transfer Request (FXFRREQ).

3.2.7.4 READ REGISTER FULL RESET

Refer to Figure 3.2-6

The conditions that reset the Read Register Full flip-flop are:

- o Any Load Read Register command when the microprocessor is performing a read operation (FRD CTL1).
- O Upon sending/receiving a terminate to/from the I/O Controller (FSYNC-TRM-TXRX).
- O As data is transferred from the Read Register to the Read Latch (FRD-SYNC).

3.2.7.5 READ REGISTER TERMINATION

Read Register Terminate (FRD-REG-TRM) and Read Shunt Stop are set to terminate the read and to lock out further data transfers from the SB and MP boards. The microprocessor terminates transfers by issuing the Load Read Register Terminate or service code terminate commands.

The data transfer terminates when the last data byte has been sent (R-COUNT-LDED) and the SB board sends terminate (FB-REG-TRM).




FIGURE 3.2-6. LOAD READ REGISTER CONTROL

3.2.7.6 READ LATCH CONTROL


Refer to Figure 3.2-7.

Data is transferred from the Read Register to the Read Latch by \$LD-RD-LAT. This signal is produced if the Read Register is full (FRD-REG-FUL) on the rise and fall of each Strobe Out (STO) signal when the DAU is connected to a 2-trip PSIA or as STO falls (SEL-STO) when connected to a 4-trip PSIA. Refer to Figure 3.2-8.

The top leg of the \$LD-RD-LAT AND gate establishes whether a 2-trip or a 4-trip PSIA is employed in the disk subsystem. If the backpanel jumpers are not installed, the 2-trip logic is activated and the 4-trip logic is inhibited. The jumpers are installed when the DAU is connected to a 4-trip PSIA. The jumpers ground out the 2-trip PSIA logic. In 4-trip operation, Strobe Out (SEL-STO) must fall before data is transmitted. This is not required for 2-trip operation. The last byte is transferred to the Read Latch when Read Register Terminate (FRD-REG-TRM) sets and neither Terminate In (FTMI) or Terminate Out (SEL-TMO) are active.

\$LD-RD-LAT is inhibited if one of the following conditions exists:

- o The Read Latch contains data already (FRD-LAT-FILED).
- o The Mode Register is being loaded (FLD-MODE).
- o Terminate has been sent or received (FTRM-RCD-SENT10).
- o The Read Register is empty (FRD-REG-FUL).
- o The DAU is waiting for a Service Enable Out (WAIT-SEO).



**SLD-RD-LAT(4T) = (SEL-STIEQSTO *STO)+(SEL-TMIEQTMO *SEL-TMO)

FIGURE 3.2-7. LOAD READ LATCH TIMING (2T/4T)




FIGURE 3.2-8. READ LATCH CONTROL

3.2.7.7 DATA TRANSMITTERS

Refer to Figure 3.2-9.

The appropriate Data Transmitters <u>are enabled</u> depending upon whether the microprocessor has selected PSIO (R-PORT-1) or PSI1 (R-PORT-1) and which Transmitter Enable signal (ENB-0-DTX or ENB-1-DTX) is active.

A Transmitter Enable signal is generated if Operation Out is present at the respective port (either PSIO-OPO or PSI1-OPO), the CI board is online (F-ON-LINE) and in the read mode (R-READ-MODE).




FIGURE 3.2-9. DATA TRANSMITTERS

3.2.7.8 CONTROL SIGNAL TRANSMITTERS

Refer to Figure 3.2-10.

This figure shows the Control Signal Transmitters. These signals allow the CI board to communicate with the desired PSI interface.




FIGURE 3.2-10. CONTROL SIGNAL TRANSMITTERS

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

58010008-100


3.2.7.9 CONTROL SIGNAL RECEIVERS

Refer to Figure 3.2-11.

The Control Signal Receivers are enabled when the microprocessor places the DAU online (F-ON-LINE) and the OPO signal is present from the respective Port

The outputs from the Control Signal Receivers are then sent to 1 of 2 or 1 of 4 selectors to generate the select signals. The exceptions are the PSIO-CPW and PSI1-CPW signals. These two signals go directly to the microprocessor readout 1 of 8 select switch and are read as PSI Status.

The PSIO-RSO and PSII-RSO signals are ORed together on the CI board and sent to the MP board. This causes the DAU self-test to be run and the DAU to be initialized to a known state.






FIGURE 3.2-11. CONTROL SIGNAL RECEIVERS

BULL CONFIDENTIAL & PROPRIETARY

Refer to Figure 3.2-12.

3.2.7.10 WRITE DATA PATH

System data is loaded into the Write Latch from either $PS\underline{IO}$ or $PS\underline{I1}$ depending on which port the microprocessor has selected (R-PORT-1 or R-PORT-1).

Under T&Ds, the data from the Read Latch [LAT-DATA-(0-7,P)] is wrapped around to the Write Latch. This is accomplished by setting the internal wrap bit in the T&D Register and placing the DAU in both the write and read modes.

Write data passes through the Write Register, Pad Switch, Buffer, and on to the store board (SB). As data is transferred from the Write Latch, parity is generated. This is compared with the parity bit received with the data. If the two parity bits are not equal, a Write Latch Error Signal is generated.

3.2.7.11 LOAD WRITE LATCH

Refer to Figure 3.2-14.

The Write Latch is loaded by the signal \$LD-WRT-LAT which is generated by a 4-input NAND gate. The lower input to the NAND gate (ABORT-TRM-TXRX) is used to inhibit the loading of the Write Latch if it is already loaded (FWRT-LAT-FILED10), or the microprocessor has aborted the write due to an error (FWRT-ABORT).

The third input (R-WRT-MODE) indicates the CI board must be in the write mode.

The top two inputs to the NAND gate supply the timing for \$LD-WRT-LAT. This timing depends on whether the CI board is in the 2-trip or 4-trip mode of operation and the state of interface signals STO, STI, TMO and TMI. Refer to Figure 3.2-13 for Load Write Latch timing diagram.

For 2-trip operations, normal data transfers (not last byte) are based on STI not equal to STO delayed (SEL-STIEQSTO20) and the port jumpers removed (ACTIVE-PORT-2T). When these conditions are met, signal D2T-STO-LOAD is generated. The last byte is loaded by TMI not equal to TMO delayed (SEL-TMIEQTMO20), and TMO active (SEL-TMO). These conditions produce signal D2T-TMO-LOAD.

For 4-trip operations, normal data transfers are based on STI not equal to STO delayed (SEL-STIEQSTO5) and STO not (SEL-STO). These conditions produce signals D4T-STO-LOAD and D2T-NOSTOTMO. The last byte is loaded by TMI not equal to TMO delayed (SEL-TMIEQTMO20) and TMO has fallen (SEL-TMO). These conditions produce signals D2T-TMO-LOAD and D2T-NOSTOTMO.

3.2.7.12 LOAD WRITE REGISTER

Refer to Figure 3.2-14.

Each \$LD-WRT-LAT sets the Write Latch Filed flip-flop (FWRT-LAT-FILED) to denote that the Write Latch is full. FWRT-LAT-FILED is used to generate SET-WRT-SYNC. The other conditions needed to produce SET-WRITE-SYNC are:

- o Not attempting to unload the Read Latch (SET-RD-SYNC).
- o Write sync is reset (FWRT-SYNC).
- o The Write Register is empty now (FWRT-REG-FUL), or the SB board has the last data byte and its OK to load the Write Register (FWRT-REG-ACK).

SET WRITE SYNC sets FWRT-SYNC which in turn, resets FWRT-LAT-FILED and generates \$LD-WRT-REG to strobe the data into the Write Register.

Refer to Figure 3.2-15.

FWRT-SYNC also sets the Write Register Full flip-flop (FWRT-REG-FUL) to provide the handshake signal ACT-WT-REG-FUL to the SB board. When the SB board receives the data byte, it will respond with the acknowledge signal (FWRT-REG-ACK) to reset FWRT-REG-FUL.

3.2.7.13 PAD SWITCH CONTROL

System data is gated through the pad switch as long as WRT-SECT-PAD is low. Padding is invoked when the system is sending device data and terminates the transfer prior to reaching a sector boundary. This condition is detected on the SB board and causes WRT-SECT-PAD to go high. WRT-SECT-PAD will finish filling the sector with zeros until a Write Sector Terminate (DWT-SEC-TRM) is received from the SB board.

WRT-SECT-PAD is generated if Transfer Request (FXFRREQ) and FPAD are set and the DAU is not writing in the absolute mode (RABS-WRT). FPAD sets on receipt of Write Register Acknowledge (FWRT-REG-ACK) from the SB board, System Terminate (FWRT-REG-TRM), and Write Request Reset Not high (WRT-REQ-RESET).

WRT-REQ-RESET is held high because Absolute write (RABS-WRT) is not enabled and the SB board has not detected the end of the sector boundary (DWT-SEC-TRM). When sector padding is completed, DWT-SEC-TRM goes high and WRT-REQ-RESET goes low to reset FPAD.

From the pad switch, zeros pass through the buffer and on to the SB board, providing the microprocessor is still requesting data transfers (FXFRREQ) in the shunt mode.




FIGURE 3.2-12. WRITE DATA PATH




FIGURE 3.2-13. LOAD WRITE LATCH TIMING (2T/4T)




FIGURE 3.2-14. WRITE LATCH CONTROL

Refer to Figure 3.2-16.

The Write Latch Terminate flip-flop (FWRT-LAT-TRM) will set when the system terminates (SEL-TMIEQTM020) normal data transfers to the device as the last byte is loaded into the Write Latch (\$LD-WRT-LAT). Then Write Sync (FWRT-SYNC) comes true to load the last byte into the Write Register and sets FWRT-REG-FUL and Write Register Terminate (FWRT-REG-TRM). If the last byte fills out the current sector, DWT-SEC-TRM will be ANDed with these two signals to generate ACT-WT-TRM. This signal is sent to the SB board and indicates that the system terminated on a sector boundary and padding is not needed.




FIGURE 3.2-16. TERMINATE




FIGURE 3.2.15. WRITE REGISTER CONTROL

3.3 MICROPROCESSOR (MP)

3.3.1 MP OVERVIEW

The MP board contains the microprocessor and its associated logic as well as some spillover of the sequencer logic. Only the microprocessor and its associated logic will be discussed here, the sequencer logic will be discussed under the SE board paragraphs.

The microprocessor board is the control element of the DAU subsystem. It controls the random logic contained on the other DAU boards (CI, SE, SB and EI) by establishing the proper conditions and states, initiating processes, and monitoring the progress and results of those processes.

In order to exert this control, the microprocessor has the ability to read and write various registers on each board. In addition, the microprocessor can read and write various registers and peripherals on its own board. This includes the following:

- o 32K of RAM for operational firmware and data
- o 16K of EPROM for T&D and maintenance firmware
- O Intel 8253 Programmable Interval Timer (PIT) to provide various timing signals
- o Intel 8259 Programmable Interrupt Controller (PIC)
- o Intel 8251A Programmable Communication Interface (USART) to communicate with a terminal for maintenance and testing purposes
- o A 16-bit register, the contents of which are compared with the address bus in order to provide a "stop on address" signal

3.3.2 MP BLOCK DIAGRAM

Refer to Figure 3.3-1.

This figure is a Major Block Diagram of the microprocessor board (MP). This figure consists of the microprocessor chip and its supporting chips. These chips are discussed in the following paragraphs.

3.3.3 MP ADDRESSING

Although the 8088 microprocessor is capable of addressing up to one megabyte, the addressing scheme is simplified by restricting it to 64K. This means that the upper four address bits (A16-A19) are not used.

TABLE 3.3-1. MICROPROCESSOR ADDRESS SPACE

MSB	LSB		
0 7	8 15	HEX	CONTENTS
0000 0000	0000 0000	0000	
TO	T O	TO	32K RAM
0111 1111	1111 1111	7FFF	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1000 0000		8000	
Τ0	TO	TO	
1010 1111	1111 1111	AFFF	
1011 0000		B000	
Τ0	TO	TO	CI-O BOARD
1011 0000	0001 1111	BOIF	
1011 0000	0010 0000	B020	
ΤΟ	ΤO	ΤO	CI-1 BOARD
1011 0000	0011 1111		or I board
1011 0000	0100 0000	B040	
TO	ΤO	TO	SE BOARD
1011 0000	0101 1111		
1011 0000	0110 0000	B060	SEQUENCER
ΤΟ	ΤO	TO	LOGIC ON
1011 0000	0111 1111		MP BOARD
1011 0000	1000 0000	B080	
, TO	ΤO	T O	SB BOARD
1011 0000	1001 1111	B09F	
1011 0000	1010 0000	BOAO	
TO	TO	TO	EI BOARD
1011 0000	1011 1111		C. OUAND
1011 0000	1100 0000	BOCO	
ΤΟ	ΤO	TO	
1011 0000	1111 1111	BOFF	
1011 0001	0000 0000	B100	
10	TO	T O	MP BOARD
1011 0001	0001 1111	BllF	
1011 0001	0010 0000	B120	
Τ0	TO	TO	
1011 1111	1111 1111		
1100 0000	0000 0000	C000	
T0	TO	10	1/V 50000
1111 1111			16K EPROM
1	* 1111	F F F F	




FIGURE 3.3-1. MP BOARD MAJOR BLOCK DIAGRAM
BULL CONFIDENTIAL & PROPRIETARY

A breakdown of the microprocessor's 64K address space is shown in Table 3.3-1. Note that each board has 32 addressable locations, although not all 32 are used on every board.

A breakdown of the microprocessor board addresses is shown in Table 3.3-2.

TABLE 3.3-2. MICROPROCESSOR BOARD ADDRESSES

MS	5 B	LS	В		
0	7	8	15	HEX	CONTENTS
1011	0001	0000	0000	B100	PROGRAMMABLE
1011	0001	0000	0001	B 1 0 1	INTERVAL
1011	0001	0000	0010	B 1 0 2	TIMER
1011	0001	0000	0011	B103	
1011	0001	0000	0100	B 1 0 4	PROGRAMMABLE
1011	0001	0000	0101	B105	INTERRUPT CONTROLLER
1011	0001	0000	0110	B106	USART
					USAKI
1011	0001	0000	0111	B107	
1011	0001	0000	1000	B108	ADDRESS UPPER
1011	0001	0000	1001	B109	ADDRESS LOWER
1011	0001	0000	1010	B10A	STATUS O (READ ONLY)
1011	0001	0000	1011	B 1 0 B	UNUSED
1011	0001	0000		D100	AUVILIADY DEC (WDITE)
1011	0001	0000	1100	B10C	AUXILIARY REG (WRITE)
1011	0001	0000	1101	B10D	UNUSED
					5 .
1011	0001	0000	1110	B10E	STATUS 1
1011	0001	0000	1111	BloF	UNUSED

3.3.3.1 STATUS 0 (READ ONLY) (B10A)

0	1	2	3	. 4	5	6	. 7
MP TIMEOUT 	BOARD PARITY ERROR	RAM PARITY ERROR	EPROM PARITY ERROR	HP ADDR PARITY ERROR	BIT 0 OF AUX REG		BOARD TEST

Bit

- O Microprocessor time-out. This bit is set if firmware hangs up. Cleared by programming the interval timer.
- 1 Board parity error. Is set when bad data is received from any of the other DAU boards. It is cleared by a total or partial clear.
- 2 RAM parity error. Cleared by a total or partial clear.
- 3 ROM parity error. Cleared by a total or partial clear.
- 4 Microprocessor address parity error. The parity check is located on the SE board.
- 5 Bit O of the Auxiliary Register. Used for writing bad parity.
- 6 Not used.
- 7 Board Test. Equals 1 when in the board tester.

3.3.3.2 AUXILIARY REGISTER (WRITE ONLY) (B10C)

	7	,
SET	RED RED	RED RED

Bit

- O If set, bad parity will be generated (for testing purposes).
- 1 Connected to a green LED on the free edge of the board. The LED lights after firmware is loaded into the microprocessor. It will be turned off with any hardware error.
- 2 Connected to a red LED on the free edge of the board. This LED will light if a hardware error is detected on the CIO board during self-test. It will also light when a seek command is being executed by the DAU.
- 3 Connected to a red LED on the free edge of the board. This LED will light if a hardware error is detected on the CI 1 board during self-test. It will also light when a write command is being executed by the DAU.
- 4 Connected to a red LED on the free edge of the board. This LED will light if a hardware error is detected on the store board during self-test. It will also light when a read command is being executed by the DAU.

- 5 Connected to a red LED on the free edge of the board. This LED will light if a hardware error is detected on the sequencer board during self-test. It will also light when a read-alter-rewrite command is being executed by the DAU.
- 6 Connected to a red LED on the free edge of the board. This LED will light if a hardware error is detected on the microprocessor board during self-test. It will also light when a terminate command is sent or received by the DAU.
- 7 Connected to a red LED on the free edge of the board. This LED will light if a hardware error is detected on the EDAC (EI) board during self-test. It will also light when an initiate command is received by the DAU.

NOTE: The above register is loaded by self-test firmware to indicate failures. All lights come on near the beginning of self-test and are used as a lamp check. The Auxiliary Register is reset by the same signal that resets the microprocessor. It is also set by the firmware to indicate the type of command being executed by the DAU. When firmware is in the idle loop the red lights will be counting (lights incremented in sequence) to indicate the idle loop.

3.3.3 STATUS 1 (0-3 READ, 4-7 WRITE) (B10E)

0	1	2	_	4	5	6	7
TIMER O	USART TX RX READY	CI O ONLINE 	CI 1 ONLINE 		PWR ON MCLR	ENB PIT 	CLEAR ADD COMP

Bit

- O Runout of timer #O of the interval timer.
- 1 USART transmit or receive ready. (the OR of these two signals from the Maintenance Terminal).
- 2 Interface board CI-O online.
- 3 Interface board CI-1 online.
- 4 Notused
- 5 Power on Master Clear.
- 6 Enable Programmable Interval Timer.
- 7 Clear address compare flip-flop.

3.3.3.4 ADDRESS BUSES

The address bus is latched via three 8282 octal latches. Two of the 8282's are connected to the microprocessor's address and data bus (ADO-7). The outputs of one are used on the MP board for addressing components on the board, RAM, EPROM, etc. The outputs of the other are split. Five of the bits are sent to the backpanel to be used to address various components on other boards. These are address bits 11 through 15. The other three bits (8-10) go to the board select logic, along with eight bits from the third 8282, connected to the micro's address bus. Using these 11 bits, the board select logic provides a unique board select signal for each of the other boards, plus a select signal for the sequencer logic located on the MP board.

3.3.3.5 DATA BUSES

There are two separate bidirectional data buses. Both are buffered and driven by an 8286 octal transceiver connected to the micro's address and data lines. The two buses are used primarily for loading purposes.

- 3.3.3.5.1 DATA BUS 0: This bus contains various micro peripherals and logic, which is basically everything except RAM and data to and from other boards.
- 3.3.3.5.2 DATA BUS 1: This bus handles RAM and data to and from the other boards. It also has parity associated with it, since a parity check is provided for both RAM and board data.

3.3.4 MP HARDWARE DESCRIPTION

This section separates the hardware of the MP board into different areas and describes the functionality and implementation of each.

3.3.4.1 8088 MICROPROCESSOR

The best way to describe the implementation of the microprocessor is to list the inputs and outputs of the chip. They are as follows:

3.3.4.1.1 INPUTS

PIN	NAME	CONNECTED TO:	
17	NM I	A gate which OR's together RAM, EPROM, and	
		microprocessor address parity errors. Signal will stay high until error flip-flops are cleared.	1

PIN	NAME	CONNECTED TO:
18	INTR	The INT output of 8259 PIC.
19	CLK	The CLK output of the 8284 clock generator. Clock is provided to the 8284 via a 14.745600 megahertz oscillator. The CLK output of the 8284 is one-third (1/3) of its input frequency.
21	RESET	A signal which will go high during power up, when a command reset (RSO) is received from the PSI interface or when the Reset Switch on the Operator Panel is activated and the Online/Offline Switch is in the Offline position. Any of these actions causes the microprocessor to fetch and execute the self-tests.
2 2	READY	The output of the 8284 clock generator, but the inputs to the 8284 are not used.
2 3	^TEST	Ground.
31	HOLD	A free-edge pin so that the microprocessor can be put in HOLD for board test purposes. A pull-up resistor and inverter provide a low level to this input otherwise.
3 3	MN / ^MX	+5V to establish minimum mode. Minimum mode refers to the fact that there is only one processor, hence there is no bus contention.

1 3.4.1.2 OUTPUTS

PIN	NAME	CONNECTED TO:
2-8,39	A 8 – 1 5	One octal latch, and tristated with a driver of free-edge inputs. This allows the board tester to control these lines.
2 4	^ INTA	The 8259 Interrupt Controller. It is also used in logic to enable Data Bus O.
2 5	ALE	Logic used to latch the 8282 octal latches.
26	^DEN	Logic used to enable the 8286 data bus transceivers.
27	DT/^R	Logic to determine the direction of data flow through the 8286 bus transceivers.
28	I O / ^M	Not connected.

PIN	NAME	CONNECTED TO:
29	^WR	All logic and peripherals that the microprocessor has the capability of writing to. Also tristated with a free-edge input so that the board tester can control this line.
30	HLDA	Not connected.
32	^RD	All logic and peripherals that the microprocessor has the capability of reading. Also tristated with a free-edge input so that the board tester can control this line.
3 4	^\$\$0	Not connected.
35-38	A16-19	Not connected.

3.3.4.1.3 BIDIRECTIONAL

PIN	NAME	CONNECTED TO:
9-16	A 0 – 7	 Two 8282 latches to demultiplex the address Two 8286 transceivers to send and receive data 8216 driver/receivers for board test purposes A parity generate chip

3.3.4.2 RAMS

The MP board contains 32,768 bytes of RAM, organized as 32K X 9 bits. Eight bits are data and one parity bit. This is implemented using eighteen 16K X 1 RAM chips. Access times are fast enough so that no wait states are required. Bits 2 through 15 of the microprocessor's address go to all RAM chips. Bit 1 selects between the two sets of nine 16K X 1 chips. Parity is generated for each write to RAM, and is checked whenever information is read from RAM. A flip-flop (FRAM-ERR) is set and the signal NMI is generated in the event of a parity error. This flip-flop is reset by a total or partial clear.

3.3.4.3 EPROMS

The MP board contains 16,384 bytes of EPROM, organized as 16K X 9. Eight bits are data and one bit is parity. This is implemented using five 4K X 8 EPROM chips. Access times are fast enough so that no wait states are required. Four chips are used for data and the fifth is used for parity. Bits 4 through 15 of the microprocessor's address go to all EPROM chips. Bits 2 and 3 select between the four 4K X 8 chips. Parity is stored in the fifth EPROM.

Four parity bits are stored in each byte, one bit for each of the other four EPROMs. Bits 4 through 15 of the microprocessor's address go to this EPROM chip, and bits 2 and 3 control a separate switch to select the proper bit. Parity is checked whenever information is read from EPROM. A flip-flop (FROM-ERR) is set and a signal NMI is generated in the event of a parity error. This flip-flop is reset by a total or partial clear.

3.3.4.4 BOARD INPUT/OUTPUT DATA

Data to and from other boards is handled via Data Bus 1.

For data from the MP board to other boards, a driver is provided to send the bits to the backpanel. This driver is always enabled, as is a parity generator on this data. Other boards will only recognize this data if they have the proper board select, and if a write operation is in progress. A write operation is signaled by the presence of a write strobe (MPWR).

Data coming to the MP board from other boards is put through a 1 of 8 switch, and is buffered to Data Bus 1. Six of the switch positions are used, one for each of the other five boards and one for the sequencer logic on the MP board. Farity is checked whenever data is read. If an error occurred, a flip-flop (FBD-ERR) is set. This error signal is sent to the store board to generate a hardware error. The parity error flip-flop is reset by a total or partial clear.

3.3.4.5 8253 INTERVAL TIMER

The Interval Timer has three separate programmable counters, 0 through 2. The gate input of each is strapped to +5V. The CLK input of timers 0 and 1 come from a 4-bit counter which divides down the basic microprocessor clock. The runout of timer 0 sets bit 0 of status byte 1. In response, firmware updates the Time-In Q counters and RPS window. Also, runout of this counter increments the Auxiliary Register. This causes the red LEDs to increment, indicating that the DAU is in the Idle Loop.

The output of timer 1 is applied to the USART Transmitter/Receiver Clock inputs to control the rate which the USART character is transferred.

Timer 2 is used as an integrity check on the microprocessor. Its input is the output of timer 0, and its output is referred to as "microprocessor time out". Firmware loads this counter such that it will runout in approximately 0.45 seconds if firmware does not periodically reload it. Normally, it is reloaded periodically and should never runout unless firmware hangs up. Runout of this timer sets bit 0 in status byte 0 and drops OPI to the PSIA and OPO to the devices.

3.3.4.6 8259 INTERRUPT CONTROLLER

The INT output of the Interrupt Controller is tied directly to the INTR input of the microprocessor. The interrupt request inputs are as follows:

- O Address compare. This input will be latched high when the microprocessor reads or writes to the address contained in the address registers.
- 1 Hard errors from the SB, SE, CI, EI or MP boards.
- 2 Soft errors from the SE or SB boards.
- 3 Sequencer halt.
- 4 Hard errors from the SB, EI, CI, or MP boards of MP time-out (timer #2).
- 5 Hard or soft errors from the SE board.
- 6 Interface input FIFO output ready. This interrupt is the "OR" of these two signals from each interface board.
- 7 Timer interrupt, from timer 0 of the Interval Timer.

Interrupts 0 through 3 are dedicated to T&D functions.
Interrupts 4 through 7 are dedicated to firmware functions.
During normal operation firmware masks all interrupts except interrupt 4.

3.3.4.7 8251A USART (DAU MAINTENANCE INTERFACE)

The purpose of the USART is to provide visibility to the DAU via a terminal. The drivers and receivers associated with the USART were chosen for compatibility with the RS 423 interface standard. The USART outputs and inputs are connected to the left free edge. A -5V adapter is required for these drivers and receivers. The adapter is supplied as a special tool and plugs into the left free edge of the MP board. A description and instructions for use of this adapter is covered on drawing 58014349 (located behind the PARTS TAB).

3.3.4.8 ADDRESS COMPARE

Two 8-bit registers called "Address Registers" are provided for the microprocessor to write to. They are labeled REG-0 and REG-1. The contents of these registers are compared with the microprocessor's address bus. When the microprocessor reads or writes to the address contained in the address registers, the EQUAL flip-flop is set. The output of this flip-flop is sent to interrupt request 0 of the 8259 Interrupt Controller and to the SB board. It is used to stop the microprocessor and/or the DAU at a predetermined address.

The flip-flop is cleared by a total or partial clear, or by writing a Hex Ol to status byte 1 (address B10E).

3.3.4.9 BOARD TESTER LOGIC

Additional logic was included on the MP board to make it easier to test on the board tester. Drivers and receivers were placed so that the board tester can have access to the microprocessor's address and data buses via the free edge of the board. Various control lines are also brought in from the free edge in order to place the microprocessor in hold. The board tester is also given control of the RD, WR, DEN, DT/R and ALE outputs of the microprocessor.

3.3.4.10 OPERATOR PANEL INTERFACE

The following signals are exchanged between the MP board and the Operator Panel:

- o Power confidence (POWER-CONF*100) is received from the Operator Panel and is used to reset the microprocessor, the USART, and the Auxiliary Register during power-up or in case of a power failure.
- Two signals are received (CIO-ON-LINE*000 and CI1-ON-LINE*000) one from each of two external switches, to signal on or off line.

They can be read out in status byte 1 (address B10E). These signals are routed through the CI boards, so that the microprocessor will read a zero if the corresponding CI board is not present, regardless of the state of the switch.

- o The above two signals are "ORed" together and firmware can then put the DAU on line by setting an online flip-flop on the specific CI board.
- O A signal is provided to the Operator Panel to indicate a nonoperational or trouble condition. This signal is bit 1 of the Auxiliary Register "ANDed" with the DAU-ON-LINE signal. This results in an output signal (DAU-TROUBLE*000) that indicates when there is trouble in an online DAU.
- One signal is received from an external pushbutton switch (SWITCH-RESET*000) and is used to perform a reset and branch when the Online/Offline switch is online or execute the self-tests when Offline.

CAUTION

ACTUATION OF THE PUSHBUTTON WILL DESTROY FIRMWARE WHEN THE DAU IS OFFLINE.

3.4 STORE BOARD (SB)

3.4.1 SB OVERVIEW

Refer to the Block Diagram, Figure 3.4-1.

The basic function of the store board is speed matching between the PSIA and the disk device. This function is accomplished mainly by a buffer memory (called the store) made up of RAM chips. The store size is 16K bytes (nine 16K X 1 RAM chips).

There are two modes of addressing, absolute and sector. The absolute mode is used for formatting, loading firmware, transferring extended status, etc.

The sector mode is used for storing sectors of data to be written to or read from the device. Refer to the Store Maps, Figures 3-20 and 3-21. Note that the read or write is always referenced to the system. In write sector mode, except for T&D, the store contains no EDAC bytes.

The EDAC bytes are appended to the data via the EDAC board, EI, under control of the sequencer board, SE. In the 4XX or 500 modes, the sector size is 288 bytes, (4.5 bytes X 64 words). In the 501/509 modes, the sector size is 2304 bytes, (4.5 bytes X 512 words) of data. To facilitate sector address decode of the store, the 512 word mode consists of eight 64 word sectors.

In read sector mode, the EDAC bytes from the device are also read into the store. In the 500 read mode, the sector size is 288 bytes of data followed by six bytes of EDAC for a total of 294 bytes. In the 4XX read mode, the sector size is 288 bytes of data followed by seven bytes of EDAC for a total of 295 bytes. In this mode, the sync byte is contained in the EDAC generation and it is shunted to the Sync Byte Register on this board. The sync byte is used by the microprocessor in EDAC correction for the final EDAC check. In the 501 read mode, the sector size is implemented as eight 64 word sectors followed by six EDAC bytes to the last sector of data for a total of 2310 bytes, (8 X 4.5 X 64). The EDAC bytes are not sent to the system on normal read op-codes. Special op-codes are provided for test and diagnostics to receive the data and the EDAC bytes.

3.4.2 SB BLOCK DIAGRAM

Refer to Figure 3.4-1.

This figure is a Major Block Diagram of the SB board. It shows the data flow through the SB board as well as the major control logic. Basic data flow is from the Buffer Switch, through the A-register into memory or store. Data from memory go to the Read Register and on to the B-register.




FIGURE 3.4-1. SB BOARD MAJOR BLOCK DIAGRAM

HEX	DEC										
000	000		HEX	DEC		HEX	DEC		HEX	DEC	
	000	1 DATA	1000	4096		2000	8192		3000		
11F	287		111F	4383	9 DATA			17 DATA	,,,,	12284	1 35 3454
120	288	. 553.4	1120	4384		211F	8479		311F	12571	25 DATA
125	293	6 EDAC	1125	4389	6 EDAC	2120 2125	8480	6 EDAC	3120	12572	
126 127	294	1 EDAC	1126	4390	1 EDAC	2126	8485 8486		3125	12577	6 EDAC
1FF	295 511		1127	4391		2127	8487	1 EDAC	3126	12578	1 EDAC
200	512	KILLILIA A	11FF	4607		21FF	8703		3127	12579	
	J	2 DATA	1200	4608		2200	8704	The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	31FF 3200	12799 12800	Y
31F	799	2 0414	131F	4895	10 DATA			18 DATA	,,,,,	12000	1 20 0474
320	800	6 EDAC	1320	4896		231F	8991		331F	13087	26 DATA
325 326	805		1325	4901	6 EDAC	2320 2325	8992 8997	6 EDAC	3320	13088	6 EDAC
327	806 807	1 EDAC	1326	4902	1 EDAC	2326	8998	1 5000	3325	13093	
3FF	1023		1327	4903		2327	8999	1 EDAC	3326 3327	13094	1 EDAC
400	1024	V/////////	13FF	5119		23FF	9215		33FF	13095 13311	
		3 DATA	1400	5120	1	2400	9216		3400	13312	(/////////
51F	1311		151F	5407	11 DATA			19 DATA			37 0474
520	1312	4 5046	1520	5408		251F	9503		351F	13599	27 DATA
525	1317	6 EDAC	1525	5413	6 EDAC	2520	9504	6 EDAC	3520	13600	
526 527	1318	1 EDAC	1526	5414	1 EDAC	2525 2526	9509 9510	,	3525	13605	6 EDAC
5 F F	1319 1535		1527	5415	7/1/1/1/1/1/1/	2527	9511	1 EDAC	3526	13606	1 EDAC
600	1536	VIIIIIIII	15FF	5631		25FF	9727		3527 35FF	13607	
		1 4 8474	1600	5632	1	2600	9728		3600	13823 13824	
71F	1823	4 DATA	171F	5919	12 DATA			20 DATA	,,,,	2,024	
720	1824	6 EDAC	1720	5920		271F	10015		371F	14111	28 DATA
725 726	1829		1725	5925	6 EDAC	2720 2725	10016 10021	6 EDAC	3720	14112	1 5000
727	1830 1831	Legisla EDAC	1726	5926	1 EDAC	2726	10021	1 EDAC	3725	14117	6 EDAC
7 F F	2047		1727	5927		2727	10023		3726 3727	14118	1 EDAC
800	2048	KIMMINI	17FF 1800	6143		27FF	10239	VIIIIIIII	37FF	14119 14335	
		1 5 DATA	1600	6144	1	2800	10240		3800	14336	ATTICLE OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PAR
91F 920	2335		191F	6431	13 DATA	291F	10527	21 DATA			29 DATA
925	2336 2341	6 EDAC	1920	6432		2920	10527		391F	14623	
926	2342		1925	6437	6 EDAC	2925	10533	6 EDAC	3920	14624	6 EDAC
927	2343	(/////////////////////////////////////	1926	6438	1 EDAC	2926	10534	1 EDAC	3925 3926	14629 14630	L
9 F F	2559	1111111111111	1927 19FF	6439 6655		2927	10535	777777777777	3927	14631	1 EDAC
A00	2560		1 A 0 0	6656	THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE S	29FF	10751		39FF	14847	(11111111111111111111111111111111111111
BlF	2847	6 DATA		0030	I DATA	2 A O O	10752		3A00	14848	
820	2848		1B1F	6943	14 DATA	281F	11039	22 DATA	1015		30 DATA
825	2853	6 EDAC	1820 1825	6944	6 EDAC	2B20	11040	1	3B1F 3B20	15059 15060	
B 2 6	2854	1 EDAC	1826	6949 6950		2825	11045	6 EDAC	3825	15065	6 EDAC
827	2855	9//////////////////////////////////////	1827	6951	1 EDAC	2826	11046	1 EDAC	3826	15066	1 EDAC
BFF	3071		18FF	7167	(11111111111)	2B27 2BFF	11047		3B27	15067	
COO	3072	i	1 C O O	7168		2000	11263 11264	(11111111111111111111111111111111111111	3BFF	15359	
DIF	3359	7 DATA	1D1F		15 DATA		11204	1 1	3 C O O	15360	1
DSD	3360		1016	7455 7456	1	2D1F	11551	23 DATA	3D1F	15647	31 DATA
025	3365	6 EDAC	1025	7461	6 EDAC	2D20	11552	6 EDAC	3020	15648	
D 2 6	3366	1 EDAC	1026	7462	1 EDAC	2D25 2D26	11557	L	3025	15653	6 EDAC
D27 DFF	3367 3583		1027	7463		2D27	11558 11559	VIIIIIIIIII	3026	15654	1 EDAC
EOO	3584	111111111111111111111111111111111111111	1DFF	7679	111111111111111111111111111111111111111	2DFF	11775		3D27	15655	
		I B DATA	1600	7680		2E00	11776		3DFF 3E00	15871	
F1F	3871	8 DATA	1F1F	7967	16 DATA	***		24 DATA	7.00	15872	1
F20	3872	6 EDAC	1F20	7968		2F1F 2F20	12063		3F1F	16114	32 DATA
F25 F26	3877		1F25	7973	6 EDAC	2F25	12064 12069	6 EDAC	3F20	16115	4 5040
F 2 7	3878 3879	VIII EDAS	1F26	7974	1 EDAC	2F26	12009	<u> </u>	3F25	16120	6 EDAC
FFF	4095	(44444444)	1F27	7975		2F27	12071	VIII EDAC	3F26 3F27	16121	EPAC
			1FFF	8191	(///////////	2FFF	12283	(IIIIIIIIII)	3FFF	16122 16383	
									- · · ·		

FIGURE 3.4-2. STORE BOARD MEMORY MAP (4XX & 50X MODES)

BULL CONFIDENTIAL & PROPRIETARY

HEX	DEC		HEX	DEC		1150					
000	000		1000	4096		HEX 2000	DEC 8192		HEX	DEC	
11F	287	1 DATA	1115		9 DATA			17 DATA	3000	12284	25 DATA
120	288	1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/	111F 1120	4383 4384	7/7/7/7/7/7/7/7/7/7/7/7/7/7/7/7/7/7/7/7/	211F	8479	k	311F	12571	25 UATA
			,	.,,,,		2120	8480		3120	12572	11/1/1/1/1/1/
											1//////////////////////////////////////
1FF	511	(11111111111111111111111111111111111111	11FF	4607							
200	512		1200	4608	THE THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF THE PARTY OF T	21FF 2200	8703 8704		31FF	12799	
31F	799	2 DATA	131F	4005	10 DATA			18 DATA	3200	12800	1 2/ 24/2
320	800	1.11/1/11/11	1320	4895 4896	777777777777777777777777777777777777777	231F 2320	8991	7.777	331F	13087	26 DATA
						2320	8992		3320	13088	1///////////
											1//////////
3 F F	1023	(11111111111)	13FF	5119		2255					
400	1024		1400	5120		23FF 2400	9215 9216	YIIIIIIIIII	33FF 3400	13311	
51F	1311	3 DATA			11 DATA			19 DATA	3400	13112	1
520	1312	777777777777777777777777777777777777777	151F 1520	5407 5408	7.777	251F	9503		351F	13599	27 DATA
			.520	3408		2520	9504		3520	13600	7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.
								0//////////			
5 F F	1535		15FF	5631							
600	1536		1600	5632	KIIIIIIIIIII	25FF 2600	9727 9728		35FF	13823	(11111111111111111111111111111111111111
71F	1823	4 DATA			12 DATA	2000	4726	1	3600	13824	
720	1824	77777777777	171F 1720	5919 5920	7.7777.7777777	271F	10015	20 DATA	371F	14111	28 DATA
			1.20	3720	1/1/1/1/1/1/1/	2720	10016		3720	14112	
7 F F	2047	VIIIIIIII	17FF	6143				(//////////////////////////////////////			
800	2048		1800	6144	ETTITION OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF TH	27FF 2800	10239 10240	YUUUUUUUU	37FF	14335	111111111111111111111111111111111111111
91F	2335	5 DATA	191F	4422	13 DATA			21 DATA	3800	14336	20.0474
920	2336	11/1/11/11/11	1920	6431 6432	77777777777	291F 2920	10527	17 - 77 77 77 77 77 77 77 77 77 77 77 77	391F	14623	29 DATA
						2420	10528	1/1/1/1/1/1/	3920	14624	
		(1)									V.////////
9 F F	2559		19FF	6655		29FF	1075	<i>(((((((((((((((((((((((((((((((((((((</i>			0/1/1/1/1/1/
A 0 0	2560		1 A 0 0	6656		2 A O O	10751 10752		39FF 3A00	14847	
81F	2847	6 DATA	181F	6943	14 DATA			22 DATA	3400	14848	1 20 2074
820	2848		1820	6944	7777777777	281F 2820	11039 11040	7.777	381F	15059	30 DATA
		2.4/1/1/1/1/1							3B20	15060	(1/1/1/1/1/1/
											1//////////////////////////////////////
BFF Coo	3071 3072	(11111111111111111111111111111111111111	1 BFF	7167	(//////////////////////////////////////	2BFF	11263		1055		
000	3072	1	1000	7168		2000	11264		3BFF 3C00	15359 15360	
DIF	3359	7 DATA	101F	7455	I 15 DATA	2D1F	11551	23 DATA			31 DATA
D 2 0	3360		1020	7456		2020	11552	77777777777	3D1F 3D20	15647 15648	b.7777, 7777
		1/1/1/1/1/1/							7020	13046	
055					(111111111111)						
DFF E00	3583 3584	11111111111	1 DF F	7679	(11111111111111111111111111111111111111	2 D F F	11775	(111111111111)	3DFF	15871	
		B DATA	1 E 0 0	7680		2 E O O	11776		3E00	15872	
F 1 F F 2 O	3871	3 53.7	1F1F	7967	16 DATA	2F1F	12063	24 DATA	2515		32 DATA
F 2 5	3872 3877	6 EDAC	1F20 1F25	7968	6 EDAC	2F20	12064	4 50:0	3F1F 3F20	16114 16115	
F 2 6	3878	1//////////////////////////////////////	1F26	7973 7974	1//////////////////////////////////////	2F25 2F26	12069	6 EDAC	3F25	16120	6 EDAC
FFF	4095				(//////////////////////////////////////	4140	12070		3F26	16121	11/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1
	7073	(11111111111)	1FFF	8191		2FFF	12283		3FFF	16383	
											CANALANTIAL CONTRACTOR

FIGURE 3.4-3. STORE BOARD MEMORY MAP (501 MODE)
BULL CONFIDENTIAL & PROPRIETARY

If the DAU is in a read operation data from the B-register is gated to the CI board. If the DAU is in a write operation data from the B-register is routed to the SE and EI boards. If the DAU is in either the correction mode or the recirculate mode the data from the B-register goes to the EI board.

Data from the Buffer Switch, A-register and B-register may also be read by the microprocessor.

3.4.3 CLOCK CONTROL AND DISTRIBUTION

Refer to Figure 3.4-4.

The clock control and distribution logic consists of two oscillators, one normal and one high speed, and various control logic. The normal oscillator is 10.10 megahertz and produces a clock approximately every 100 nanoseconds. This clock is used for normal operations. The high speed oscillator is 10.63 megahertz and is used for marginal testing. The high speed oscillator is enabled by installing a jumper on the backpanel to ground. This jumper disables the output of the normal oscillator.

The enabled oscillator output is ANDed with EN-CLK and D-SUB-CLK to produce the free-running clock \$FRE-RUN. \$FRE-RUN is routed to the MP and SE boards and to the DAU clock gates \$DAU. \$DAU is routed to the MP, SE, EI and CI boards. Notice that the clock for the store board, \$FRE-RUN and \$DAU, are also routed through the backpanel. This is done to eliminate clock skew.

\$DAU is controlled by either RUN-STEP or ENAB-CLK. These signals are generated by FSTEP OR CSTOP. The FSTEP flip-flop is set by a step clock command (CMDSTPCLK) and write control signal FWRT-KRL1. CSTOP is the result of a Mode 2 Register command and some condition. RSTOP is a stop clock command in the Mode 2 Register. The STOP-CLK signal is the result of Mode 2 Register command to stop on a soft error (RSER-STOP) and a soft error (D-SOFT-ERR) or a command to stop on any hard error (RHER-STOP) and any hard error (D-ANY-HARD-ERR) or an address compare stop command (RADRCMPSTP) an address compare by the MP board (MP-ADR-CMP) and either a Read or Write Control signal (FRD-KRL1 or FWRT-KRL1). The STOP-CLK signal is routed to the SE board to reset the Data Control Strobe flip-flop (DCS). This stops data transfers from the device.

3.4.4 COMMAND DECODE

Refer to Figure 3.4-5.

The SB board has been designed with numerous registers and counters which the microprocessor has the ability to load and read back. In order to do this the microprocessor address lines DMPADR-11 through DMPADR-15 are used as inputs to three 1 of 8 select chips. The SB board selected signal (DSEL-BB) is used to enable the chips.




FIGURE 3.4-4. CLOCK CONTROL AND DISTRIBUTION

The one of eight select chips decode the address lines into commands, which are used to control the setting of the various registers and control flip-flops. This is shown in more detail in Table 3.4-1. Here address bits 08 through 10 are used to generate the board select signal DSEL-BB.

3.4.5 COMMAND SET

TABLE 3.4-1. SB BOARD REGISTER MAP

0	0	1	1	1	1	1	1			
8	9	0	1	2	3	4	5	HEX	WRITE	READ
									4	
.1	0	0	0	0	0	0	0	80	A-REG 0-7,P	A-REG 0-7,P
1	0	0	0	0	0	0	1	8 1		B-REG 0-7,P
1	0	0	0	0	0	1	0	8 2		BUFFER SWITCH 0-7,P
1	0	0	0	0	0	1	1	83	MODE 1 REG 0-7,P	MODE 1 REG 0-7,P
1	0	0	0	0	1	0	0	8 4	BFRFUL 0-4, DTA 3-7	
1	0	0	0	0	1	0	1	8 5	SET DEN 0-15	ERR REG 0-5, REV 6-7
1	0	0	0	0	1	1	0	86	SECTOR REQ	
1	0	0	0	0	1	1	1	8 7	STEP DAU CLOCK	
1	0	0	0	1	0	0	0	8 8	XFER CNT 4-7	SNAPSHOT 0-3, SEC CNT 4-7
1	0	0	0	1	0	0	1	8 9	CI CLEAR	
1	0	0	0	1	0	1	0	8 A	DAU CLEAR	
1	0	0	0	1	0	1	1	8 B	PARTIAL CLEAR	
1	0	0	0	1	1	0	0	8 C		
1	0	0	0	1	1	0	1	8 D	MODE 2 REG 0-7	
1	0	0	0	1	1	1	0	8 E		
1	0	0	0	1	1	1	1	8 F	RESET DEN 0-7	DEN 0-7
							0	90		
							1	91	WRITE ADR 5-12	
				0				9 2	WRITE ADR 0-4	
							1	93	READ ADR 5-12	
							0	9 4		READ ADR 0-4/SEC 16-1
							1	95	· · · · · · · · · · · · · · · · · ·	
							0		BYTE CNT 0-3	
1	0	0	1	0	1	1	1	97		




FIGURE 3.4-5. COMMAND DECODE

3.4.6 MODE REGISTERS AND CONTROL

Refer to Figure 3.4-6.

Signals MP-WR and MP-RD enter the SB board from the MP board and are used to clock their respective write (FWR) and read (FRD) flip-flops, provided the microprocessor has selected the SB board (DSEL-BB). FWR and FRD are synchronized by the free-running clock (\$FRE-RUN) to produce control signals FWRT-KRL1, FWRT-KRL2 and FRD-KRL1. These signals are used to gate various control signals and data throughout the SB logic.

3.4.6.1 MODE 1 REGISTER (B083)

Refer to Figure 3.4-6.

Microprocessor data (DMPDTAO-DMPDTA7 and DMPDTAP) is loaded into the Mode 1 Register by a load mode 1 command (CMD-LDMODE1), write control 2 (FWRT-KRL2) and the free-running clock (\$FRE-RUN). The outputs of the Mode 1 Register determines what mode the DAU is operating in. In other words, the Mode 1 Register determines data flow in the DAU.

0	_	_	3	•	•	•	7
	DECODE2	DECODE1	RECIRC. MODE	CORR. MODE	EDAC PLUS	MICRO MODE	WRITE/ READ

DECODE4, DECODE2 and DECODE1 bits are decoded as follows:

DECODE 4	DECODE 2	DECODE1	
0	0	0	64 Word Sector Mode
0	0	1	Absolute Mode
0	1	0	320 Word Sector Mode (Not Used)
1	0	0	512 Word Sector Mode
1	0	1	320 Word T&D (Not Used)
1	1	0	CI Wrap Around

ABSOLUTE MODE: Addresses the store contiguously. The absolute write mode is obtained by the hardware detecting the presence of the write/read mode bit and the absolute mode decode.

SECTOR WORD MODE: Specifies the sector size.

RECIRCULATE MODE: In the 501 mode, the recirculation mode is set to execute the read-alter-rewrite shuffle. In the 4XX mode, the recirculation mode is set to make the final CRC check after EDAC correction.

CORRECTION MODE: In the 50X mode, the correction mode is set to direct a sector of data through the correction process.

PLUS EDAC: The plus EDAC is set to control the sector size and switching when EDAC bytes are to be sent to, or received from, the system.

MICRO MODE: The microprocessor mode is set to enable data transfers between store and the microprocessor board.

WRITE/READ MODE: The write/read mode is set to enable the write/read switching and control logic (1 = write, 0 = read).

MODE 1 PARITY: This bit checks the integrity of the Mode 1 Register.

3.4.6.2 MODE 2 REGISTER (BO8D)

Refer to Figure 3.4-6.

Microprocessor data 0 through 5 (DMPDTAO through DMPDATA5) is loaded into the Mode 2 Register with a load mode 2 register command, (LD-MODE2), write control 2 (FWRT-KRL2) and the free-running clock (\$FRE-RUN). The output of the Mode 2 Register is used to stop the DAU clock (\$DAU). RSPARE3 sets the T&D mode.

0	1	2	3	4	5	6	7
HARD ERROR STOP	ADDRESS COMPARE STOP	•	SOFT ERROR STOP	•	•	•	READ SECTOR

HARD ERROR STOP: The hard error stop is set to stop the DAU clock when a DAU hardware failure is detected.

ADDRESS COMPARE STOP: The address compare stop is set to stop the DAU when an address compare flag is received from the microprocessor board.

PREPARE SYNC BYTE: The prepare sync byte is set to enable the microprocessor to read out the sync byte for test and diagnostics.

SOFT ERROR STOP: The soft error stop is set to stop the DAU clock when an EDAC or status error from the sequencer is detected.

STOP CLOCK: The stop clock is set to stop the DAU clock.

T&D MODE: The test and diagnostic mode is set to enable the 501 logic without the flag from the sequencer board.

WRITE SECTOR: A test and diagnostic read only indicator. It indicates that an invalid number of bytes of information has been received from the system.

READ SECTOR: A test and diagnostic read only indicator. It indicates that an invalid number of bytes of information has been requested by the system.

3.4.6.3 ERROR REGISTER (BO85)

0 1	2	3	4 5	6	7
MICRO A DATA REG PAR ERR PAR ERR	REG PAR ERR	OUT EF	İ	COUNT ONES	SEC 16

MICRO DATA PAR ERR: Indicates a parity error has been detected on the data received from the MP board (FDBUS-PRTER).

A REG PAR ERR: Indicates a parity error has been detected on the data contained in the A-register (FAREG-PRTERR).

B REG PAR ERR: Indicates a parity error has been detected on the data contained in the B-register (FBREG-PER).

READ OUT PAR ERR: Indicates a parity error has been detected on the data read into the Read-out Buffer. Parity is checked on the data read into the Read-out Buffer when Switch 1 is selected as the output control. Switch 1 controls the multiplexer which selects data from the A-register, B-register, Buffer Switch or the Mode 1 Register as output to the Read-out Buffer (FREGS-PRTYER).

ANY ERR: Indicates any hardware or software error has been detected by the DAU (D-ANY-ERROR).

SHORT BLOCK: Indicates insufficient data has been received (i.e. data does not begin or end on a sector boundary).

BYTE COUNT ONES: Counter has exhausted indicating END of data transfer.

SNAP SEC 16: Sector 16 position of the Snapshot Register.




FIGURE 3.4-6. MODE REGISTERS AND CONTROL

3.4.7 A-REGISTER CONTROL

Refer to Figure 3.4-7.

Data is loaded into the A-register from the 1 of 8 select Buffer Switch, by signal \$A-REG. The position of the Buffer Switch to be enabled is controlled by the encoder chip. The numbers at the input to the encoder correspond to the switch position to be enabled. Encoder position 0 will enable the MP data to the A-register, while encoder position 1 will enable the B-register data to the A-register, etc. The \$A-REG signal will be produced in response to the Encoder inputs if conditions are met. For example, the top input to the \$A-REG NOR gate will be enabled with a load A-register command (CMDLDAREG) and a Write Control 2 (FWRT-KRL2) or the DAU is in the correction mode (RCOR-MODE), the A-register is not full (FAREG-FUL) and the Correction Register on the EI board is full (FCREG-FUL). \$A-REG sets the A-register Full flip-flop (FAREG-FUL) on the next \$DAU.

FAREG-FUL and FRD-SECTOR reset, causes the generation of the write enable signal (\$WE) on the next \$DAU. \$WE enables the writing of the contents of the A-register into the buffer at the address specified by the write address. At the same time FAREG-FUL will be reset.

3 4.8 WRITE BUFFER ADDRESS AND SECTOR CONTROL

Refer to Figure 3.4-8.

The logic on this figure is used to control the address to which data is written into the store buffer. Remember, all data for the device from the system is written into the store buffer as 64 word sectors (288 bytes) with no EDAC bytes attached. When data is read from a device it is written into the store buffer as 64 word sectors with EDAC bytes attached. In the 4XX mode, a sector will consist of 288 bytes of data and seven EDAC bytes, for a total of 295 bytes. In the 500 mode, a sector will consist of 288 bytes of data and 6 EDAC bytes, for a total of 294 bytes. In the 501 mode, the 512 word sector (2310 bytes) is stored as eight 64 word sectors. The six EDAC bytes are attached to the last 64 word sector. The results is seven 288 byte sectors and one 294 byte sector. This was shown on Figure 3.4-2 for the 4XX and 500 modes and Figure 3.4-3 for the 501 mode.

Transfer Request, (FXFRREQ) on the CI board, (FSECREQ) on the SB board, sets FWR-SECTOR flip-flop if the data is from the central system (RWRT/RDSEC). FWRT-SECTOR enables data from the CI board (R-DATA 0-7,P) to be transferred to the A-register (Figure 3.4-7). The data is then transferred to the store and written into the location specified by the Write Address Counter (C-WADR-00-12) by the Write Enable Strobe (\$WE). \$WE increments the Write Address Counter.

FWT-SECTOR generates PLUSRD-DEV if the DAU is not in the correction, recirculate, or plus-EDAC modes.

PLUSRD-DEV is then ANDed with D501WNLSTSEC to generate W286. The 286th data byte loaded into store generates the WDCD286 decode of the Write Address Counter and CWB-SECADR is generated.

CWB-SECADR is ANDed with the loading of the 287th byte into store (\$WE) to set F-RD-SEC-DLY. The loading of the 288th byte into the A-register (\$A-REG) sets Increment Write Sector Address (FINCWSECADR). FINCWSECADR loads the next modulo 512 byte address into the Write Address Counter. This is done when FLD-ZEROS loads zeros into the lower write address counter bits (C-WADR04-12). Strobe Increment Write Sector Address (INCWSA) is generated to increment the counter to the beginning of the next sector.

When data is written into store from a device, CMD-WR-DCS generates PLUSRD-DEV. PLUSRD-DEV is then ANDed with a signal that corresponds to the device type. If the device type is either a 4XX or 500, PLUSRD-DEV is ANDed with WD4294-5293. A 4XX device will produce this signal when the 294th byte is loaded into store. A 500 device will produce this signal when the 293rd byte is loaded. If the device is a 501, the first seven 64 word sectors will be written, utilizing the W286 NAND gate. The eighth 64 word sector will utilize the C501EDAC NAND gate. This allows the six EDAC bytes to be stored with the last 64 word sector (D501WLASTSEC).

During a read from a device, signal RD-WTSEC-INC will be used to set FINCWSECADR in order to increment the Write Address Counter to the beginning of the next sector.

The Increment Read Sector Address (FINCRSECADR) and FSNAP-SHOT signals are used in the 501 mode, when a short block is received from the central system. The short block causes a read-alter-rewrite operation. FINCRSECADR is used to load an unused sector address into Write Address Counter in preparation for reading the next sector from the device. FSNAP-SHOT is used to load the Write Address Counter with the sector address to start the alter operation.

The Write Address Counter can be loaded by the microprocessor. The low order bits (C-WADRO5-12) are loaded with microprocessor data (DMPDTA0-7) by a Command Load Write Address Lower (CMDLDWALW). The remaining write address counter bits are loaded with microprocessor data (DMPDTA2-7) by Command Load Write Address Upper (CMDLDWAUP).

3.4.9 READ BUFFER ADDRESS AND SECTOR CONTROL

Refer to Figure 3.4-9.

The Read Address Counter can be loaded by the microprocessor. The low order bits (C-RADR05-12) are loaded with microprocessor data (DMPDTA0-7) by Command Load Read Address Lower (CMDLDRALW). The remaining read address counter bits are loaded with microprocessor data (DMPDTA2-7) by Command Load Read Address Upper (CMDLDRAUP).




FIGURE 3.4-7. A-REGISTER CONTROL




FIGURE 3.4-8. WRITE BUFFER ADDRESS AND SECTOR CONTROL BULL CONFIDENTIAL & PROPRIETARY




FIGURE 3.4-9. READ BUFFER ADDRESS AND SECTOR CONTROL
BULL CONFIDENTIAL & PROPRIETARY

Each time data is read from the store and strobed into the B-register (\$B-REG) the Read Address Counter is incremented. When data is read from store during a write to device operation, the signal D-WRITE is generated. This produces RW-PLUS, if the DAU is not in the T&D mode (REDAC-PLUS) to transfer EDAC and therefore EN-286RDSEC. When the 286th byte of the sector is read, WRDC-286 will be decoded from the Read Address Counter and DW288-SECTOR and D-RDB-SECADR are generated. When the 287th byte is strobed into the B-register flip-flop, FRDB-SECADLY will set. As the 288th byte is strobed into the B-register, the Increment Read Sector Address flip-flop (FINCRSECADR) sets. The next DAU clock (\$DAU) sets FIRSA which loads zeros into the low order bits of the Read Address Counter (C-RADR04-12). At the same time, signal \$INCRSA is generated to increment the sector portion of the Read Address Counter.

When data is read from store during a read to system operation, the CI board generates a Transfer Request (FXFRREQ on the CI board, FSECREQ on the SB board). This is ANDed with read sector (RWRT/RDSEC) to set the FRD-SECTOR flip-flop. The remainder of the read buffer address and sector control logic operates the same as the write to device operation.

Remember, during both of the above operations, only data is transferred. The EDAC bytes are not transferred.

During EDAC PLUS, correction, and recirculate operations all inputs to the D-RDB-SECADR NOR gate will be utilized. Their operation is similar to that explained for the write buffer address and sector control logic.

3.4.10 STORE BUFFER AND CONTROLS

Refer to Figure 3.4-10.

The store buffer is shown with three inputs; the A-register data (R-AREGO-7,P), the Write Enable Strobe (\$WE), and the 14 Address Select Lines (BADROO-12/SEC1-16). The address select lines come from a 1 of 2 select chip. This chip selects between the Write Address Counter (C-WADROO-12/SEC1-16) and the Read Address Counter (C-RADROO-12/SEC1-16). The Write Address Counter inputs will be selected when the A-register is full (FAREG-FUL) and the DAU is not reading a sector (FRD-SECTOR is low). The Read Address Counter inputs will be selected when the DAU is reading a sector (FRD-SECTOR) and the B-register is not full (FBREG-FUL).

When the Read Address Counter is selected as the store address, the write Enable signal (\$WE) will be low. The contents of the RAM address are read out and strobed into the Read Bit Register (RD-BITO-7,P) by the B-register strobe (\$B-REG). The data passes on to the B-register and is available to the other boards. \$8-REG will be produced when:

o Writing to a device (FCMD-WRITE), neither the A- or B-registers are full (A + BREG-FUL), and the write is not inhibited by one of the modes (D-WRTDEV-INH).

REV D

- The DAU is in the correction mode (RCORMODE), the B-register is not full (FBREG-FUL), and the device is not a 4XX (DEV-4XX).
- o The DAU is in the recirculate mode (RCIR-MODE), the device is a 4XX (DEV4XX/501), and the B-register is not full (FBREG-FUL).
- o The B-register is not full and either the DAU is in the microprocessor mode (RMPMODE), in a read sector operation (FRD-SECTOR), or in the absolute read wrap mode (RABS-READ-WRP) with a transfer request from the CI board (F-SEC-REQ).

\$B-REG sets the B-register full flip-flop on the next \$DAU. FBREG-FUL can also be set by DPAD-SETBFUL. However this input is generated when the DAU is in the TD300 mode and is not presently used.

FBREG-FUL is reset when data is transferred from the B-register or when a new mode is loaded into the Mode 1 Register (\$LDMD1).

3.4.11 BYTE COUNTER

Refer to Figure 3.4-11.

The microprocessor loads the 2's complement of the number of bytes or sectors to be transferred into the byte counter. CMDLDBYT-LW loads the low-order eight bits of the byte counter with microprocessor data (DMPDTA0-7). CMDLDBYT-UP loads the high-order four bits with DMPDTA 4-7. The byte counter is incremented each time a data byte is sent to, or a 64 word sector is received from, the central system. When the byte counter reaches a count of all ones, B-register Terminate (FB-REG-TRM) is sent to the CI board to stop data transfer.

The byte counter is used to terminate data transfers to/from the system. when the DAU is performing any of the following operations:

- o Read-alter-rewrite when the system is writing to a 501 device. The block count limit is loaded into the counter. The counter is incremented by each 64 word sector (FINCWSECADR).
- o Read Absolute Mode (RABSREAD). Microprocessor loads the number of bytes to be sent to the system.
- o 320 Word Sector Correction Pad (not used).

3.4.12 SECTOR TRANSFER CONTROL

Refer to Figure 3.4-11.




FIGURE 3.4-10. STORE BUFFER - B-REGISTER AND CONTROLS




FIGURE 3.4-11. SHORT BLOCK-SNAPSHOT-BYTE COUNTER AND SECTOR TRANSFER CONTROL

The sector transfer control logic is used when the DAU is in the 50X correction mode. It allows one sector of data to be gated through the EI board in order to correct the data. The Sector Counter will be loaded with a one for the 50X mode (64 word sector) or eight for the 501 mode (512 word sector) by the Command Load Transfer Register (CMDLDXFRREG). This command also resets the Transfer Equal Zero flip-flop (FXFR=0). As long as FXFR=0 is reset, byte transfers for the sector to be corrected are enabled. Each time a 64 word sector is transferred, the Increment Read Sector Address signal (FINCRSECADR) is generated. FINCRSECADR produces \$INCRSA which decrements the Sector Counter. The FINCRSECADR that occurs after the Sector Counter equals one sets the Transfer Equal Zero flip-flop (FXFR=0) and resets the Sector Counter to zero. FXFR=0 going set inhibits any further byte transfers.

3.4.13 SHORT BLOCK AND SNAPSHOT REGISTER

Refer to Figure 3.4-11.

MODE-RAR is set when firmware determines that system data will be transferred to a 501 Device in 64 word sectors (GCOS) rather than in 512 word sectors (CP6). The Read Alter Rewrite firmware routine is entered initially only if the starting address of the transfer is not on a modulo 512 word starting address. Otherwise, the normal write routine is started and if the system sends a Short Data Block, the RAR is performed at the end of the transfer.

DSHORT-BLK is generated when data transfers are terminated before 512 words have been transferred. Data transfers can be stopped by the DAU when the byte counter equals all ones and CNT-SHRT-BLK is generated or by the CI board when it sends ACT-WT-REGTRM. DSHORT-BLK sets the FSNAP-DLY flip-flop on the next \$DAU. At this same time the Snapshot Register is loaded with the current contents of the Buffer Write Address. The Snapshot Register will continue to be loaded by each \$DAU until the FSNAP-SHOT flip-flop is set. This occurs when the next 64 word sector boundary is reached and FLD-ZEROES is generated to increment the sector address. FLD-ZEROES also resets the FSNAP-DLY flip-flop.

3.4.14 BUFFER FULL REGISTER

Refer to Figure 3.4-12.

The signal BUF-FUL informs the sequencer that a sector or more of data is in the store and available for transfer. At least one sector of data must be in store before a write to a device or read to the system can be initiated.

When the sequencer receives the BUF-FUL signal, it replys with CMD-WR-DCS and FCMD-WRITE is generated to enable the transfer of data from the store.

The buffer counter may be loaded by the microprocessor with the load buffer full command (CMDLDBUFFUL). The buffer counter is incremented as a sector of data is loaded into store and decremented as a sector is read. The buffer counter is incremented/decremented by one for each 64 word sector written/read from store when a 4XX/500 device is selected. For a 501 device the counter is incremented/decremented by one as each 512 word sector is written/read.

3.4.15 SYNC BYTE REGISTER

In the 4XX mode, the sync byte is included in the EDAC sector generation. So it is stored in the Sync Byte Register so that it can be included in the final CRC check following data correction. Both the Sync Byte Register and FS-SYNC flip-flop outputs go to the EI board. FS-SYNC is used to hold off the transfer of data from store until after the sync byte has been transferred during the recirculate mode. The first DB-REG-ACK from the EI board resets FS-SYNC which allows data to be transferred from the store.

3.4.16 LAST DATA BYTE

Refer to Figure 3.4-13.

The last byte flip-flop is set when the last byte of a sector is clocked into the B-register by \$B-REG. For the 4XX or 500 mode this occurs on the transfer of the 288th byte for each 64 word sector. For the 501 devices this occurs when the 288th byte of the eighth 64 word sector is transferred. Last byte is reset when the last byte is unloaded from the B-register by BUFF-STB.

3.4.17 LAST EDAC BYTE

Refer to Figure 3.4-13.

FLAST-EDAC is generated when the DAU is in the recirculate mode. Remember the recirculate mode enables the final CRC check in order to verify the accuracy of data correction utilizing EDAC. FLAST-EDAC is set when the last byte of a sector is received from the store. This is indicated by FINCRSECADR which occurs when the read address is incremented to the next sector address. In the 4XX mode, FINCRSECADR occurs when the 295th byte is read from store. In the 500 mode, it occurs when the 294th byte is read for 64 word sectors. In the 501 mode, it occurs when the 294th byte of the eighth 64 word sector (D501RLASTSEC) is read. FLAST-EDAC is sent to the EI board to enable the setting of F-EDAC-ERROR if the correction attempt was not successful.




FIGURE 3.4-12. BUFFER FULL AND SYNC BYTE REGISTER




FIGURE 3.4-13. LAST DATA, LAST EDAC BYTE AND DEN REGISTER

3.4.18 DEVICE EVENT NOTIFICATION

Device event notification is stored in two 8-bit registers (FDEN00-07 and FDEN08-15). There is one bit for each of the 16 possible devices which can be connected to a DAU. The FDEN registers can be loaded with the device event notification lines from any device by a Set Device Event Notification Command (CMDSETDEN) from the microprocessor. The FDEN registers can be selectively reset by microprocessor data (DMPDTA0-7) and either CMDRSTDENA or CMDRSTDENB microprocessor command.

3.4.19 DATA PATHS PER MODE

3.4.19.1 MICROPROCESSOR TO STORE

The microprocessor must first load the desired write store address. Next the microprocessor must load 23 hex into Mode Register 1. This places the store board into the absolute write and microprocessor mode. When the microprocessor executes a load A-register command the following takes place: The A-register full flip-flop sets, the A-register is clocked into the store, the write address is incremented, and the A-register full flip-flop resets. Succeeding data bytes can be loaded as desired.

3.4.19.2 STORE TO MICROPROCESSOR

The microprocessor must first load the desired read store address. Mode bits in the Mode 1 Register, such as recirculate and correction, must be set off so that these functions do not interfere with the operation. Next a 22 hex must be set into the Mode 1 Register. This places the store board into absolute read and microprocessor mode (Figure 3.4-6). The microprocessor mode allows the B-register to be loaded from the store, the read address to be incremented, and the B-register full flip-flop to be register full flip-flop resets, the next byte is read into the B-register, the read address is incremented, and the B-register full flip-flop sets. Each succeeding byte is read in the same manner.

3.4.19.3 SYSTEM TO MICROPROCESSOR

The store board must be placed into the absolute write mode and the two's complement of the number of bytes to be transferred loaded into the SB byte counter. The PSIA and the CI boards must be set up for a write data transfer and the transfer request on the CI board set on. The transfer request and the terminate on the CI board must be monitored for completion of the transfer. The hardware operation is as follows: The Absolute Write enables the CI Write Register's output into the A-register. The CI sends the DWR-REG-FUL handshake signal to the store board as the CI Write Register is loaded.

Then the store board will set the FWRT-REG-ACK flip-flop which will enable the clocking of the Write Register into the A-register and the setting of the FA-REG-FUL flip-flop and the reset of the FWRT-REG-FUL flip-flop. Next the FA-REG-FUL enables the clocking of the A-register into the store and the increment of the store write address by one. At the completion of the data transfer, the microprocessor can read the data as explained in the STORE TO MICROPROCESSOR section. In addition, the firmware can read the data bytes directly from the Write Register as they are available and completely ignore the store board.

3.4.19.4 MICROPROCESSOR TO SYSTEM

The firmware must load the store as described in the section, MICROPROCESSOR TO STORE. Next, the microprocessor must place the PSIA in the read mode and load the proper mode controls on the CI board. Firmware loads the store read address, sets the store board in absolute read mode and loads the byte counter. Next, the transfer request on the CI board is set to enable the data transfer. The B-register will go full with the first byte and the read address increments by one. The FB-REG-FUL signal is sent to the CI board to set the acknowledge flip-flop, and transfer the data byte to the Read Register on the CI board. FB-REG-ACK is sent back to the store board to reset the FB-REG-FUL flip-flop. The following bytes are transmitted in the same manner until the byte counter expires or until the I/O terminates the operation.

3.4.19.5 SYSTEM TO DEVICE (WRITE)

The SB and CI boards are preconditioned as in the SYSTEM TO MICROPROCESSOR via the store board. However this time the store is preconditioned for sector operation. For ease of implementation, all write sector operations are written into the store modulo 288 bytes. The exception is the test and diagnostic mode with EDAC. The 512 word sector, (2304 bytes) is written into store as eight 64 word sectors. The firmware must precondition the store for this operation by loading a 02 hex into the Mode 1 Register for 64 word sectors and a 42 hex for 512 word sectors.

Hardware operation is as follows: The transfer request on the CI board will set the store board FWRT-SECTOR flip-flop. FWRT-SECTOR will enable the CI Write Register as input to the A-register. The A-register will transfer to the store in the same manner as the Absolute Write Operation. When hardware detects that the 287th byte has been transferred to store, the F-RDSEC-DLY flip-flop is set. When the 288th byte is written into the A-register, FINCWSECADR flip-flop is set. FINCWSECADR loads the next modulo 512 byte address immediately after the 288th byte is written into store. If a write/read store conflict exists, the read is delayed one clock. The store board contains store full logic that informs the sequencer that a sector or more of data is available for transfer to the device. If a sector is not available when the sector to be written is ready, the sequencer allows the device to take a latency.

If the store has a sector available, the sequencer raises the signal CMD-WRT which enables the store to load the B-register and the read address to increment by one. The sequencer returns a signal back to the store to reset the B-REG-FUL flip-flop and load the next data byte. The remaining sectors of data are written in the same manner. A signal D-LAST-DTA is sent to the sequencer, which is also counting bytes per sector. If the two counts do not agree the miscompare error flag is set.

3.4.19.6 DEVICE TO SYSTEM (READ)

Both the absolute and the read sector operation are used. The absolute operation is used for reading the record headers. The read sector operation is used for reading the data records. Since the absolute operation is basically the same as the read sector operation, only the read sector operation will be explained. The chief difference is that in the absolute operation the record size is variable.

In the 4XX mode, plus EDAC or absolute modes, the D-register on the sequencer board is directly selected as input to the A-register. In the 50X modes, the D-register D-REG or D-REG NOT switch on the EDAC board is selected as input to the A-register. The sequencer board switches to D-register D-REG or D-REG NOT when the EDAC bytes come through the switch. Inversion of the EDAC bytes is required because they are written onto the disk in the inverted form. Therefore they must be returned to their original form for EDAC error check. They are inserted into the store in case they require correction.

When the sequencer board obtains a data byte in the D-register to be transferred to the store, either directly of indirectly, it will raise the BUFF-STB and CMD-WRITE signals to enable the clocking of data into the A-register and the A-REG-FUL flip-flop. The setting of A-REG-FUL enables the clocking of the A-register into the store. This causes the Write Address to increment by one, and the A-REG-FUL flip-flop to reset. This process is repeated until a sector bound is encountered. In the 4XX mode, 64 word record (288 bytes of data and seven EDAC bytes) are loaded into When the sector boundary is encountered the Sector Address is forced to the next modulo 288 byte boundary. In the 500 mode 64 word record, the sector length is 288 bytes plus six, (6), EDAC bytes are loaded into store. In the 501 mode, the 512 word sector is implemented as seven 64 word sectors (288 bytes) with no EDAC. The last or eight sector is implemented as 64 words (288 bytes) and six EDAC bytes. To transfer data back to the system, firmware must issue a Request command to the CI board. The request flip-flop will set, which in turn sets the FRD-SECTOR flip-flop. FRD-SECTOR and FB-REG-FUL enables the clocking of the first data byte into the B-register and the store read address to increment. The transfer of data to the system is the same as described in the MICROPROCESSOR TO SYSTEM section. To increase performance, if the hardware detects a write/read conflict, priority is given to the read.

3.4.19.7 50X EDAC CORRECTION

The 50X EDAC Correction Operation will occur as the result of an EDAC error detected after reading a sector into store. The 501 or 500 mode bits from the sequencer will determine the sector size, 2310 bytes or 294 bytes.

To enter this mode the firmware is required to do the following: Set the read and write store sector address to the sector that caused the error, load the sector number counter with one, and turn on the correction mode bit.

The hardware functions as follows: The correction mode will select the processed bytes from the EDAC board as input to the A-register and enables the first read byte to be placed in the B-register. The read address is incremented and FB-REG-FUL is set. FB-REG-FUL is sent to the EDAC board along with the data byte. The EDAC board sets FB-REG-ACK which in turn resets FB-REG-FUL on the same clock that the EDAC register accepted that byte. When the EDAC board loads the corrected or processed byte into its correction register it sets FC-REG-FUL, which goes to the store board. FC-REG-FUL enables the setting of FC-REG-ACK on the store board. FC-REG-ACK enables the clocking of the correction register into the A-register, the setting of FA-REG-FUL, and the resetting of FC-REG-ACK and FC-REG-FUL. FA-REG-FUL enables the clocking of the A-register into the store, the incrementing of the Store Write Address, and the resetting of FA-REG-FUL. When the 293rd byte is loaded into the B-register, a look ahead flip-flop, FRDB-SECDLY, is set. FRDB-SECDLY, FB-REG-REG-FUL and FC-REG-ACK then sets the increment sector flip-flop, FINCRSECADR, as FB-REG-FUL is reset from retrieval of the 293rd byte. On the next clock the B-register will go full with the 294th byte. The last EDAC byte flip-flop, FLAST-EDAC, sets. FLAST-EDAC enables the 500 EDAC and CRC error check.

3.4.19.8 4XX CORRECTION

In the 4XX mode, the sequencer board informs the microprocessor that an EDAC error has occurred. The microprocessor's firmware will allow all the error free sectors to be returned to the system and stop the store transfer requests at the sector in error. Firmware then turns on the correction mode bit which is sent to the EDAC board. The correction syndrome is then read. Firmware calculates the address of the bits in error. Firmware then loads the store read and write address of the first byte in error. A string of 11 bits are correctable. They can cover up to three bytes. After fetching, correcting and restoring the bytes in error, the firmware turns off the correction mode.

3.4.19.9 FINAL CRC CHECK

The final CRC check is made to verify the data that was corrected during the 4XX correction mode.

Before considering the final CRC check, an explanation of the sync byte is in order. In the 4XX mode this byte, actually the record count, is the first byte received from the device. It is included in the EDAC generation for the sectors. Since it is included in the EDAC generation, it is saved in a special register on the store board in case it is required for a final CRC check. Also the FS-SYNC flip-flop is set and sent to the EDAC board.

When firmware checks the validity of the correction it loads the store read sector address, sets the sector count to 1, and turns on the recirculate mode. The first read byte is loaded into the B-register, the FB-REG-FUL flip-flop is set, and the store read address is incremented. FS-SYNC and recirculate enables the sync byte in the special register to be inputted to the EDAC board. The resetting of FB-REG-FUL by B-REG-ACK is inhibited until the first data byte in the B-register is transferred to the EDAC board. FB-REG-FUL is reset by the second B-REG-ACK, and the next byte is loaded into the B-register. This process continues until the sector count is exhausted.

3.4.19.10 READ ALTER REWRITE

Read-alter-rewrite mode (RAR-MODE) is set when firmware determines that system data will be transferred to a 501 device in 64 word sectors (GCOS) rather than 512 word sectors (CP6). The RAR firmware routine is entered initially only if the starting address of the transfer is not on a modulo 512 word starting address. Otherwise, the normal write routine is started, and if the system sends a short data block the RAR is performed at the end of the transfer. An example of the latter case follows.

Refer to Figure 3.4-14

This operation is entered as a result of the stopping of data transfer on a nonmodulo 512 word sector boundary when accessing data from a device formatted in 512 word sectors. For the write sector case, if the system stops sending data on the 10th 64 word sector, the controller must finish writing the complete proceeding 512 word sector to the device. This would be 64 word sectors 0 through 7. The DAU then sets the store write sector address to the beginning of an unused 512 word sector. The DAU must then switch from the write mode to the read mode. The next eight 64 word sectors from the device are then read into the unused 512 word sector (sector 0 in this case). This is done so that firmware can combine it the disk.

When the DAU receives a terminate from the system (ACT-WR-REG-TRM) or the byte counter exhausted (BYT-CNT-ONES) and the last sector was not detected (D501WLASTSEC) (the store write sector is not modulo eight), the short block signal is generated. This signal is sent to the sequencer and notifies it to read the next sector from the device. SHORT-BLOCK saves the present store write sector address in the Snapshot Register for firmware to use later.




FIGURE 3.4-14. READ ALTER REWRITE

FSNAP-SHOT loads zeros into the lower bits of the Buffer Write Address Counter and switches the state of the sector 8 bit by gating FSNAPSEC8 into this bit position. This sets the Write Address Counter to the beginning of an unused 512 word sector.

After the 512 word sector has been read, firmware must set up to execute the alter. This is done by reading the snapshot address and loading the store read sector address to modulo eight. The store write address is set to the beginning of the 512 word sector just read from the device. In this case it will be set to sector zero. The Sector Counter is loaded with three and the circulate mode is turned on. The hardware will transfer the three sectors (8 through 10) from the store through the B-register to A-register to the store (0 through 2). Firmware can monitor this transfer by reading out the Sector Counter. The 512 word sector is now ready to be rewritten to the device. In order for the DAU to do this, firmware must reset the store read address to the beginning of the 512 word sector, load the BFR-FUL counter to one, reset the circulate mode, and restart the sequencer. The altered sector will be written on the next revolution of the disk.

NOTE: If firmware so desires, it could have transferred the old five 64 word sectors to the new three 64 word sectors and rewritten them to the device starting at 512 word sector one.

3.5 ERROR DETECTION AND CORRECTION (EI)

The El board contains two distinct portions of logic which were placed on one board because of space limitations. One portion is interface logic that communicates directly with the devices. It was copied essentially intact from the existing MPCDI (device interface) boards. A description of this logic is given under the DISK INTERFACE paragraph, reference Section 3.7.

The remainder of the board contains the EDAC logic for both the 4XX and 50X type devices. The EDAC codes and algorithms are basically the same as used in previous MPCs, but some differences do exist. The logic was entirely reimplemented for microprocessor programmed control. This EDAC logic will be explained here.

3.5.1 EI OVERVIEW

The accurate recording of data on a media is ensured by appending to the data stream a series of bytes that are generated by an algorithm. Such bytes contain no new information.

BULL CONFIDENTIAL & PROPRIETARY

REV D

The algorithm can be expressed as the product of two polynomials, one of which is entirely defined by the data stream, the other of which depends upon the total number of bits to be examined.

Polynomial multiplication is executed in hardware through the use of shift registers. An error is detected when it is determined that the relationship between the recovered appended bits and the recovered data bit stream can no longer be described by the product of the same two polynomials.

There are several major differences between the 4XX EDAC and the 50X EDAC. One major difference is that the 4XX EDAC can correct a maximum of 11 contiguous errors, whereas the 50X EDAC can correct only a maximum of four contiguous errors. The 4XX EDAC corrects only data errors and the 50X corrects both count field and data errors. The number of errors that each EDAC can detect but not correct, and the time required for the detection and correction of errors also differ.

The mechanism with which each EDAC corrects detected errors is also different. The 4XX EDAC corrects errors in firmware while the 50X EDAC corrects errors in hardware. Other differences include the number of EDAC bytes appended to the data stream. The 4XX appends seven bytes of EDAC while the 50X appends six bytes.

3.5.2 EI BLOCK DIAGRAM

The Major Block Diagram for the EI board has been divided into two parts. One part covers the 4XX EDAC logic and is contained on Figure 3.5-3. The other part covers the 50X EDAC logic and is contained on Figure 3.5-7. These diagrams will be covered separately for each type of device.

3.5.3 COMMON LOGIC

The EDAC algorithms and polynomials used for the 4XX and 50X are completely different. Separate hardware is implemented for each, although there is some common hardware. The sequencer board determines which of the two EDAC logics are to be enabled. If any of the 50X mode bits in the sequencer's SEDC Register (SEDC-CO, SEDC-CN, SEDC-64 or SEDC-512) are set, the 50X EDAC logic is enabled. If none of the SEDC Register bits are set, the 4XX EDAC logic is enabled. The logic common to both EDAC logic is explained first.

3.5.3.1 DATA INPUT SWITCH

Refer to Figure 3.5-1.

Data from other boards to be passed through the EDAC logic is selected by a 1 of 4 selector on the EI board. Inputs to the selector are:

- o The D-register [DREG-(0-7,P)] from the SE board.
- o The one's complement of the D-register generated on the EI board.
- o The B-register [BREG-(00-07,P)] from the SB board.
- o The Sync Byte Register [RSB-(0-7,P)] from the SB board.

Switch selection is accomplished using various control signals from the SE and SB boards. The output [D-SW-(0-7)] is sent to both the 4XX and 50X EDAC logic and also back to the SB board.

In the 4XX mode, data is always used from the D-register except in the recirculate mode. In the 4XX recirculate mode, the first byte in the data stream is from the Sync Byte Register, and the rest of the data is from the B-register.

In the 50X mode, data from the D-register or the B-register is used. When in the correction mode, the B-register is used, otherwise the D-register is used. The exception is if the D-register has EDAC bytes in it, in which case the one's complement of the D-register is used.

Parity is checked on the output of this switch every time a byte of data is received from the SE or SB boards. A parity error is latched in the F-PAR flip-flop. The parity error is reported in a status byte readable by the microprocessor. It is also sent to the SB board where it is "ORed" into the HARD error logic. The F-PAR flip-flop is reset by a total or partial clear.

3.5 3.2 DATA OUTPUT SWITCH

Refer to Figure 3.5-3.

There are two separate data out switches, one for the 4XX EDAC logic and the other for the 50X EDAC logic (only the 4XX output switch is shown here). These switches are tristated together, and only one is enabled at any given time. Either the microprocessor address lines [DMPADR-(12-15)] or sequencer state lines [SEQ-STATE-(5-7)] can control the output selector. When the microprocessor has selected the board, its address has exclusive control of the output switch. Parity is generated on the output data and this along with the data are routed through common drivers to be sent to the SE and MP boards as R-EDAC-DATA-(0-7,P).




FIGURE 3.5-1. DATA INPUT SWITCH

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

The logic used to latch an EDAC error at the appropriate time is common to both 4XX and 50X. This is done by using three flip-flops in series. The first, FLAST-BYTE, latches when the last byte has been given to EDAC. The second, FLAST-BIT, latches when the last bit of the current byte has been passed through EDAC. The last flip-flop, F-EDAC-ERROR, is used to latch the error indication after the last bit of the last byte of a data stream is passed through EDAC. That is, when the first two flip-flops are set. This error signal is sent to the SE board and the MP board. It is referred to as EDAC soft error.

3.5.3.4 EDAC READY

Refer to Figure 3.5-2.

The flip-flop that signals to the SE board that EDAC is ready is common to both 4XX and 50X logic. This flip-flop, F-EDAC-READY, is reset whenever the EDAC logic is working with a byte of data, and is set at all other times. It is set by a total or EDAC clear to indicate the ready condition.

3.5.3.5 EDAC BYTES

Refer to Figure 3.5-2.

The flip-flop that is set when EDAC bytes as opposed to data bytes, are being transferred is common to both 4XX and 50X. The sequencer provides the signal EDAC-BYTES, that indicates when EDAC bytes are being transferred. This is used to set the F-EDAC-BYTES flip-flop after EDAC is finished with the current (last) byte of data. The F-EDAC-BYTES flip-flop is reset by a total or EDAC clear.


3.5.4 4XX EDAC

3.5.4.1 OVERVIEW OF THE 4XX EDAC LOGIC

Refer to Figure 3.5-3.

Error detection and correction for 4XX type devices is performed by a AMZ8065 Burst Error Processor (BEP) circuit. The AMZ8065 BEP is a LSI circuit that facilitates the most common error detection and correction schemes accommodating data streams of up to 585K bits at up to 20M bits/second effective data transfer rate.

The AMZ8065 BEP provides a choice of four standard polynomials, including the 56, 48, 35 and 32 bit versions, to satisfy a broad range of applications.



DEN-EDAC-BYTES

SE EDAC-BYTES

SE SPAR-OR-EDCL R

DSET-EDAC-BYTES

\$ DAU

\$ PAR-OR-EDCL R

FIGURE 3.5-2. ERROR LATCHING, READY AND EDAC BYTE CONTROL




FIGURE 3.5-3. 4XX EDAC MAJOR BLOCK DIAGRAM
BULL CONFIDENTIAL & PROPRIETARY

The circuit divides the data stream by the selected polynomial using the rules of algebra in polynomial fields. The resulting remainder is the check word which is then appended to the data for writing on the disk as a record. When the record is read back, the BEP computes the syndrome for data validation. If an error is detected, the location and pattern of this burst in the data stream is determined for correction.

3.5.4.2 WRITE TO DEVICE

The microprocessor sets the BEP controls (C_0-C_2) to compute check bytes. Write Data (D-SW-0-7) is clocked (BP-CLK) into the BEP one byte at a time. The EDAC-4STB strobe is generated for each byte. This strobe causes the 8-bit Shift Register to produce a clock to load each byte. The sequencer sends the EDAC-BYTES signal after the last data byte enters the BEP. This causes the control to switch to write check bytes.

The sequencer continues to use signal EDAC-4STB to output the seven check bytes at Q_0 through Q_7 one byte at a time. The check bytes are read out of the Output Selector Switch by Sequencer State Counter bit seven (SEQ-STATE-7).

3.5.4.3 READ FROM DEVICE

The microprocessor places the BEP into the read mode. This is done by making the signal CMD-WRITE low. BP-CLK is generated in the same way as in the write mode. After the last EDAC byte in entered, BEP output signal ER $(D-S_0)$ indicated whether or not an error was detected. If ER is high an error exists, and the syndrome held in the BEP Registers contain the information required to locate the error.

3.5 4.4 CORRECTION MODE

For 4XX type devices, data correction is accomplished by firmware. The BEP is used in this mode to locate the error pattern that is embedded in the syndrome that was produced by the read operation. The error pattern is found by repeated shifting of an Internal Feedback Register until output EP goes high. After locating the error pattern, three other internal registers are shifted until each register's bit configuration matches the error pattern. Firmware maintains a record of all this shifting in order to determine where in the data stream the error exists and whether the error is correctable.

To correct the data the microprocessor switches the controls to the correction mode. In this mode the microprocessor drives inputs P_0 through P_3 to provide the required shifting of the four BEP feedback registers. Input P_0 shifts the first feedback register. Signal R-DSYNC becomes true to produce the clock (BP-CLK). After each shift EP (D-S $_2$) is tested until the error pattern is found or until the maximum allowable number of shifts is exceeded.

If the latter occurs the error is uncorrectable and the process is aborted.

After finding the error pattern, the microprocessor will drive inputs P_1 through P_3 consecutively to shift the corresponding feedback register until each register matches the error pattern. For each match the corresponding match output (PM_2 through PM_4) becomes active. Should any register fail to match the error pattern after the maximum allowable shifts are performed the error is uncorrectable. If outputs PM_2 through PM_4 all go high within the allowed number of shifts, the error is correctable. The microprocessor then reads out the 11-bit error pattern available on outputs Q_0 through Q_7 and P_1 through PM_3 .

Firmware calculates the location of the error and then aligns the eleven bits of data in error with the 11-bit error pattern. For every "1" in the error pattern the corresponding data bit is complemented to correct the data.

3.5.4.5 RECIRCULATE MODE

After the correction process is completed the DAU is placed in the recirculate mode (RCIR-MODE) and the corrected data, now in the store, is passed back to the EI board to validate the correction.

To accomplish the validation, the microprocessor places the BEP controls back into the read mode. Each data byte is then clocked into the BEP in response to FB-REG-FUL. After the last byte is entered, the microprocessor reads output selector byte 5 and tests for an ER or a CRC error.

3.5.4.6 CRC AND ECC ERROR DETECTION

The CRC and ECC circuits function independently of the BEP. These circuits are fed serial data (R-SERIAL) from the parallel to serial converter circuit. The CRC performs error checking during the processing of the 4XX data fields. The ECC generates and checks the two count field bytes (ECCO-15). Signal SEDC-4-CN disables the CRC circuit during count field processing and signal SEDC-4-DT disables the ECC circuit while processing the data field. These signals are derived from bits 2 and 3 of the EDAC Control Register on the SE board. SEDC-4-CN is also used in conjunction with SEQ-STATE-7 to read out the two count field check bytes. An all zeros signal is produced if no errors are detected in the count field (D-AZ) or in the data field (D-CRC-AZ). Signal ANY-4-ERR is generated if an error is detected by either the CRC, ECC or BEP.

3.5.5 BEP INTERFACE SIGNAL DESCRIPTION

See Figure 3.5-4 for pin location for the following signals.

 V_{cc} +5V power supply.

V_{ss} Ground.

3.5.5.1 MASTER RESET (MR) (INPUT)

Low on this input initializes the BEP. This input must remain low for a specific time to accomplish initialization before returning to the quiescent high state. In general, the BEP requires initialization prior to performing Compute Check Bits, Read Normal, Read High Speed and the Load functions.

3.5.5.2 CLOCK (CP) (INPUT)

BEP operations are controlled by this input. Outputs become valid some propagation delay after the low to high transition on the CP input. The quiescent state of the CP input is high. Any changes on the data and control inputs must take place only when the CP input is high.

3.5.5.3 POLYNOMIAL SELECT (S₀-S₁) (INPUTS)

Logic levels on these two inputs select one of the four standard polynomials provided in the AMZ8065. The following chart specifies the polynomial select codes (the DAU uses only the 56-bit code).

<u>S 1</u>	<u>S 0</u>	POLYNOMIAL	NUMBER OF CHECK BITS
L	L	$(x^{22} + 1) & (x^{11} + x^7 + x^6 + x + 1) & (x^{12} + x^{11} + x^{10} + \dots + x + 1) & (x^{11} + x^9 + \dots + x + 1)$	56
L	Н	$(x^{21} + 1) & (x^{11} + x^2 + 1)$	32
н	L	$(x^{23} + 1) & (x^{12} + x^{11} + x^8 + x^7 + x^3 + x + 1)$	35
н	Н	$(x^{13} + 1) & (x^{35} + x^{23} + x^8 + x^2 + 1)$	48

3.5.5.4 DATA IN (D₀-D₇) (INPUTS)

These eight inputs are used for entering information into the BEP. D $_0$ is the least significant bit and D $_7$ is the most significant bit position.

High on any input corresponds to a 1 and a low corresponds to a 0. Data entry occurs on the low to high transition of the CP input. Any change on the D_0-D_7 inputs must take place only when the CP input is high.

3.5.5.5 FUNCTION SELECT (C_0-C_2) (INPUTS)

These three inputs specify the desired function according to the following table. Detailed description of each function is found in later sections. Any change on the C_0-C_2 inputs must take place only when the CP input is high.

C ₂	c_1	c_{0}	FUNCTION
L	L	L	Compute check bits .
L	L	Н	Write check bits
L	н	L	Read normal (Not Used by the DAU)
L H	H L	H L	Read high speed (DAU Uses) Load
н	L	н	Reserved
н	н	L	Correct normal (Full period clock around)
Н	Н	Н	Correct high speed (DAU Uses) (Chinese remainder theorem method)

3.5.5.6 DATA OUT (Q_0-Q_7) (OUTPUTS, 3-STATE)

The check bits are made available on these eight outputs one byte at a time. Q_0 is the least significant bit position and Q_7 is the most significant. The Q_0-Q_7 outputs are active only during the following conditions:

- o The C_0-C_2 inputs specify write check bits function.
- o The REP input is high.

During all other conditions $\,{\rm Q}_{\,0} - {\rm Q}_{\,7}\,\,$ outputs are in a high impedance state.

3.5.5.7 LOCATED ERROR PATTERN (LPO-LP3) (OUTPUTS, 3-STATE)

The LP $_0$ -LP $_3$ outputs together with the Q_0 - Q_7 outputs provide the 12-bit error pattern in which Q_7 is the most significant bit and LP $_0$ is the least significant bit position. The REP input must be high to read the error pattern.

If the REP input is low, the ${\rm LP_0-LP_3}$ outputs are in the high impedance state. The DAU does not use LPO, so error pattern is only 11 bits.

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

3.5.5.8 READ ERROR PATTERN (REP) (INPUT)

A high on this input activates the $\mathsf{LP}_0-\mathsf{LP}_3$ and $\mathsf{Q}_0-\mathsf{Q}_7$ outputs. This error pattern information is valid only after a high is indicated on the EP output during correction operations.

3.5.5.9 ERROR (ER) (OUTPUT)

High on this output indicates that the BEP has detected an error. This output must be considered valid only after the last check byte during read normal or read high speed functions has been entered. The resulting syndrome is then contained in the register array. A nonzero syndrome indicates error, while a zero syndrome indicates no error. The ER output always reflects the state of this register array. The ER output is low after initialization.

3.5.5.10 ERROR PATTERN (EP) (OUTPUT)

High on this output indicates that the error pattern has been found during the correction process. When the last check byte was entered during a read function the resulting syndrome is contained in the register array. The error pattern information is buried in this syndrome. To extract the error pattern, the BEP is clocked while the appropriate code is applied to the C_0-C_2 inputs until EP goes high. The number of clocks required to find the error pattern is used to calculate where in the data stream the error has occurred.

The EP output is valid only during the correction operations and must be ignored at all other times. The EP output will be low after initialization.

3.5.5.11 PATTERN MATCH (PM2-PM4) (OUTPUTS)


The DAU uses the Chinese remainder theorem for error correction, which causes the data to be loaded into several feedback shift registers simultaneously. The number of registers is equal to the number of factors of the polynomial. After a high speed operation, there are as many syndromes as there are factors. For correction, the register corresponding to the first factor must be shifted until the EP output indicates high. Then each register corresponding to the remaining factors must be shifted until a match occurs in each register with the error pattern contained in the first register. High on PM2, PM3 or PM4 outputs indicates that corresponding registers match. The PM2 corresponds to the second factor, PM3 corresponds to the third and PM4 corresponds to the fourth factor. If a polynomial has only two factors, the PM3 and PM4 outputs have no meaning. Indications on the PM2-PM4 outputs must be considered valid only during the correct high speed function and should be ignored at all other times.

3.5.5.12 POLYNOMIAL SHIFT CONTROL (PO-P3) (INPUTS)

Correction procedure using the Chinese remainder theorem method requires that each syndrome obtained from the high speed read function be shifted individually. The P_0-P_3 inputs provide this capability: P_0 corresponds to the first factor, P_1 corresponds to the second factor and so on. High on an input, allows the corresponding register to shift and a low causes it to hold. These inputs have an effect only during the correct high speed function. Any change on these inputs must occur only when the CP input is high.

3.5.5.13 ALIGNMENT EXCEPTION (AE) (OUTPUT)

The AMZ8065 BEP uses an 8-bit parallel mechanization of the feedback shift register configurations. Under certain conditions, the error pattern will not automatically line up in predetermined positions of the register array during the correction operations. High on the AE output indicates that such a condition has been detected. The BEP automatically switches into the one-bit shift mode. The number of clocks for which the AE output is high is used in the error location calculation.



NOTE: Pin 1 is marked for orientation.

FIGURE 3.5-4. BEP CHIP

3.5.6 BEP FUNCTIONAL DESCRIPTION

Figure 3.5-5 is a block diagram of the Burst Error Processor. It consists of four major sections; Register Array, Polynomial Divide Matrix, Status Logic and Control Logic.

3.5.6.1 REGISTER ARRAY

This section consists of 56 flip-flops used for check bit computation during write operation, syndrome computation during read operation and error pattern extraction during error correction operation. In general, the Polynomial Divide Matrix provides the bit patterns required for the Register Array. The combination of Register Array and Polynomial Divide Matrix mechanizes the familiar serial form of feedback shift register arrangement into an 8-bit parallel form. The $Q_0 - Q_7$ outputs of the BEP are obtained from the Register Array. When correction operations are complete, the error pattern is available on 12 outputs: eight bits on the $Q_0 - Q_7$ outputs and the remaining four bits on the LP $_0 - \text{LP}_3$ outputs. The Read Error Pattern (REP) input must be high for the error pattern to be available. The control logic generates clock signals for the Register Array.

3.5.6.2 POLYNOMIAL DIVIDE MATRIX

The Polynomial Divide Matrix is the heart of the BEP. The control logic decodes the Polynomial Select (S_0-S_1) and Function Select (C_0-C_2) inputs to generate the necessary gating signals to the matrix. The matrix establishes connections such that a byte of data presented on the D_0-D_7 inputs will be suitably divided by the selected generator polynomial. The BEP supports four different polynomials, selected by logic levels on the S_0-S_1 inputs. The DAU uses the 56 check bit polynomial only. The BEP can be used in three fundamentally different types of operations; write, read and correct. The various functions are selected by the C_0-C_2 control inputs.

3.5.6.3 WRITE

While data is being written on the disk, the BEP is in the compute check bits mode looking at the data bytes without affecting the flow of data to the disk. After the last data byte, the BEP is switched into the Write check bits function outputting the 4, 5, 6 or 7 check bytes. This is the additional information appended to the data stream that allows the detection and correction of possible read errors. The DAU uses seven check bytes only.

3.5.6.4 READ

When the read mode is enabled, bytes that are read from the disk traverse two paths. The first path directs the bytes through the A-register and

into the store. The second path directs the bytes through the EDAC error detection circuitry. When information, both data and check bytes, is being read the BEP must be in either the read normal mode or the read high speed mode. These modes differ only in the correction algorithm that will be used if an error has occurred. In both modes parallel bytes are read into the BEP. After the last information byte has been entered the ER output is checked. If ER is low, there is no error. If ER is high, a read error has occurred. If an error is detected then further processing of the data is interrupted. If the detected error is in the data field then the correction mode is enabled. The read mode must be preceded by an EDAC clear.

3.5.6.5 CORRECTION

After the read operation, the syndrome held in the Register Array contains all the information necessary to find the error location and the error pattern. In the correct normal mode, the error location is found by counting the number of clock pulses required to make the EP output go high. The error pattern is then available on the LP $_0$ -LP $_3$ and Q $_0$ -Q $_7$ outputs. These outputs can be used to Exclusive "OR" with data for correction.

In correct high speed mode, the error location is also found by counting clock pulses, but they are routed in succession to the different sections of the register array. This results in slightly more complicated but substantially faster operation.

3.5.6.6 GENERATE

The seven data field EDAC bytes (56 bits) that are to be written onto a 4XX series disk are generated from the data field through the use of the 56th order polynomial generator. The S_0-S_1 inputs select this polynomial. They are both grounded in the DAU. When the data field is eventually read from the disk, errors are detected and corrected through the use of the high speed correction technique. Using this technique, a single error pattern that spans less than 12 bits can be corrected.

The sequence of operations necessary to generate the EDAC bytes is as follows:

- 1. The CP input is in the high state
- 2. The BEP is initialized by activating the MR input low and then returning it high.
- 3. The S_0-S_1 inputs both low specify the 56 bit polynomial.
- 4. The C_0-C_2 inputs all low selects the compute check bits mode.
- 5. Place a byte of data on the D_0-D_7 inputs.

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

3-54

58010008-100

- 6. Make the CP input low and then high. This clocks the data into the RFP
- 7. Keep repeating from step 5 until all data bytes have been entered.

3.5.6.7 WRITE CHECK BITS

In compute check bits mode the polynomial matrix and the Register Array are connected in a feedback shift register configuration. However, when write check bits code is established on the C_0-C_2 inputs, the feedback paths are disabled such that the register array will behave as a simple shift register. When the last data byte is entered in the compute check bits mode, the register array holds the check bits. These check bits will be available on the Q_0-Q_7 outputs, one byte at a time.

The sequence of events to write the check bits is as follows:

- 1. The CP input is in the high state.
- 2. Establish appropriate code on the S_0-S_1 inputs. This code must be the same as that used for the compute check bits function. The S_0-S_1 inputs both low specify the 56 bit polynomial.
- 3. The C_0 input high and the C_1 and C_2 inputs low selects the write check bits function.
- 4. After a propagation delay the Q_0-Q_7 outputs will contain the first check byte.
- 5. Make CP input low then high. The next check byte will be available on the $\mathsf{Q}_0 \text{-} \mathsf{Q}_7$ outputs.
- 6. Repeat form step 5 until all seven check bytes have been read out.

3.5.6.8 READ HIGH SPEED

This function must be used for reading data if the Chinese remainder theorem method is to be used for error correction. In general, the Chinese remainder method accomplishes error correction in fewer clock cycles than the normal method. The only difference between read normal and read high speed modes is as follows: In the read normal, the input stream is divided by the expanded version of the polynomial, whereas in the read high speed mode, the input stream is simultaneously divided by all factors of the polynomial. Thus the high speed mode results in as many syndromes as the number of factors of the polynomial. If all syndromes are zero after entering the last check byte, the ER output will be low indicating error free operation. If there was an error the ER will be high.

The sequence of events in this mode are as follows:

- 1. The CP input is in the high state.
- 2. The S_0-S_1 inputs both low specify the 56-bit polynomial. This must be the same polynomial that generated the check bits originally.
- 3. The C_0 and C_1 inputs high and the C_2 input low selects the read high speed mode.
- 4. The BEP is initialized by activating the MR input low and then returning it high.
- $^{\circ}$ 5. Present a byte of data read from disk to the D_0 - D_7 inputs.
- 6. Toggle the CP input.
- 7. Keep repeating from step 5 until all data and check bytes are entered.
- 8. Test the ER output after entering the last check byte. A high on this output indicates a read error.

3.5.6.9 CORRECT HIGH SPEED

To employ the Chinese remainder theorem method, the syndromes must be obtained first using the read high speed function. This function gives as many syndromes as the number of factors in the polynomial. In other words, the register array is divided into four sections; each section implementing one factor of the polynomial. The first factor of every BEP polynomial is of the form (X^C+1). This factor is sometimes called the error pattern polynomial. The Chinese remainder theorem method requires that the syndrome obtained by the error pattern polynomial be repeatedly divided by the error pattern polynomial until the error pattern is found. The register section corresponding to the error pattern polynomial is repeatedly clocked. The error pattern is always characterized by a known number of consecutive zeros at predetermined bit positions.

After locating the error pattern, the error pattern register is prevented from clocking. Next, the register corresponding to the second factor is repeatedly clocked until it matches the error pattern and then this register is prevented from further clocking. This procedure is repeated for all remaining factors. As mentioned earlier, the $P_0\!-\!P_3$ inputs are provided in the BEP to control clocking of the individual registers and the $PM_2\!-\!PM_4$ outputs are provided to indicate matching of each register with the error pattern.

Every error detected may not necessarily be correctable.

If the number of clock cycles to find the error pattern exceeds the period of the error pattern polynomial, or the number of clock cycles required to match a register exceeds the period of the polynomial corresponding to that register, the correction process must be aborted. Table 3.5-1 lists the maximum number of shifts allowed for each of the four factors of the 56-bit polynomial.

TABLE 3.5-1. 56-BIT POLYNOMIAL MAXIMUM SHIFTS/FACTOR

FACTOR	MAXIMUM NO. OF SHIFTS
1	2 2
2	13
3	8 9
4	23

When the correction mode is enabled, the microprocessor executes the steps that are outlined below. If the error is determined to be uncorrectable then no further processing of the data occurs. If the error is determined to be correctable then the store address of the error is calculated by the microprocessor. The microprocessor then uses the hardware generated correction bits to correct the erroneous data bits that are located at the previously calculated store address. The recirculate mode is then enabled.

The sequence of events for the high speed correction process is as follows:

- The CP input is in the high state. The ER output is high indicating an error from the read high speed operations.
- 2. Select the 56-bit polynomial using the $\rm S_0-S_1$ inputs and specify correct high speed code on the $\rm C_0-C_2$ inputs.
- 3. Set inputs $P_0 P_3$ low.
- 4. Two external registers (R $_{1}$ and R $_{2}$) must be initialized to zero.
- 5. Test the EP output. If the EP output is high, the error pattern has already been found and $M_1=8R_1+R_2$. Bring P_0 input low and go to step 10. If the EP output is low go to next step.
- 6. Set the Poinput high.
- 7. If the EP output is low, test the AE output. If the AE output is low, clock the CP input. Increment register $\rm R_1$. If the AE output is high, clock the CP input and increment register $\rm R_2$.

- 8. If R_1+R_2 is greater than the period of the first factor (22), abort the correction process; the error is not correctable.
- 9. If the error is correctable, repeat from step 5.
- 10. Set input P₁ high.
- 11. Initialize external counter register M₂ to zero.
- 12. Test the PM_2 output. If the PM_2 output is high, the second factor located the matching error pattern. Set P_1 input low and go to step 16.
- 13. If the PM_2 output is low, clock the CP input and increment M_2 .
- 14. If M_2 is greater than the period of the second factor (13), abort the correction process; the error is not correctable.
- 15. If the error is correctable, repeat from step 12.
- 16. Set P₂ input high.
- 17. Initialize external counter register M_3 to zero.
- 18. Test the PM $_3$ output. If it is high, the third factor located the matching error pattern. Set P $_2$ input low and go to step 22.
- 19. If the PM_3 output is low, clock the CP input and increment M_3 .
- 20. If M_3 is greater than the period of the third factor (89), abort the correction process; the error is not correctable.
- 21. If the error is correctable repeat from step 18.
- 22. Set the P3 input high.
- 23. Initialize external counter register $M_{f 4}$ to zero.
- 24. Test the PM_4 output. If it is high, the matching error pattern is found by the fourth factor. Compute the error location.
- 25. If the PM $_4$ output is low, clock the CP input and increment M $_4$. If M $_4$ is greater than the period of the fourth factor (23), abort the correction process; the error is not correctable.
- 26. If the error is correctable, repeat from step 24.

3.5.6.10 ERROR PATTERN INFORMATION

The discussion of the correct high speed function described the procedure for finding the error pattern and calculating the location of the error burst. The AMZ8065 provides the error pattern on 12 outputs. Eight bits on the Q_0-Q_7 outputs and four bits on the LP_0-LP_3 outputs. The DAU only uses 11 of these outputs, Q_0-Q_7 and LP_1-LP_3 . It was also stated that the REP input must be high to read the error pattern from the BEP.

The error location calculated is always in number of bits. In the case of the 56-bit polynomial, the calculated error location value corresponds to the beginning of the error burst counting from the last check bit. The calculated error location is such that when 11 consecutive bits of the record are Exclusive ORed into the error pattern, the error burst is corrected.

3.5.7 RECIRCULATE MODE

After the data within the store has been corrected, it is then recirculated through the EDAC circuitry as if it had just been read from the disk. If an error is detected, it is an indication of a significant hardware or firmware problem. The correction mode will not be enabled. The recirculate mode must be preceded by an EDAC clear.




FIGURE 3.5-5. BURST ERROR PROCESSOR BLOCK DIAGRAM

3.5.8 ERROR CYCLIC CHECK (ECC)

The ECC logic is made up of four 4-bit Universal Polynomial Generator chips. The generator polynomial can be described by the expression ($P_C = \chi 16 + 1$). The two count field EDAC bytes that are to be written onto this 16th order generated from the count field through the use of read from the disk, the same polynomial. When the count field is eventually detect on count field data for the 4XX series disk are not corrected. The count field error detection circuitry is enabled for both the read and the write modes.

3.5.9 CYCLIC REDUNDANCY CHECK (CRC)

The CRC logic is made up of three 4-bit Universal Polynomial Generator chips. The CRC polynomial is $X^{11}+X^9+X^7+X^6+X^5+X+1$. This polynomial is a factor of the generator polynomial for both the count field and data field EDAC generators.

Effectively, the CRC logic compares the data with the appended EDAC characters. If the result is equal it indicated that the EDAC characters are a true representation of the data on which the EDAC was generated and the CRC will be zero. If the EDAC characters are not a true representation of the data then the CRC will not be zero. In the write mode, this CRC provides a check on the generated EDAC bits. In the read mode, the CRC provides an additional integrity check on the data. In the correction mode, the CRC ensures that the data has been corrected properly. The CRC chips are reset by a partial or EDAC clear.

3.5.10 EIGHT BIT COUNTER

Refer to Figure 3.5-6.

The 800 nanosecond clock, \$BP-CLK, that is required by the clock input of the BEP is provided by an 8-bit counter. The 8-bit counter can be enabled by each of the following signals:

- o EDAC-4STB EDAC STROBE (read or write mode).
- o DBSTB B-REGISTER-FULL (recirculate mode).
- o R-DSYNC MICROPROCESSOR WRITE STROBE (correction mode).
- o EDAC CLEAR (all modes: 4XX or 50X).

3.5.11 EDAC CLEAR

Before the EDAC circuity is used to detect count field or data field errors, the sequencer issues an EDAC CLEAR. The clear serves two functions. The first function is to initialize the count field error detection shift registers to all ones. This initialization is required before count field EDAC bytes can be generated or read. The second function is to enable the 8-bit counter described above. The 8-bit counter is then used to provide the 800 nanosecond reset signal, (\$CHP-RST), that is required by the BEP data field shift registers.

3.5.12 50X EDAC

3.5.12.1 OVERVIEW

EDAC as used for the 50X type device accommodates count fields of 8 or 16 bytes and data fields of 64 words (288 bytes) or 512 words (2304 bytes). Forty eight EDAC bits are appended to each field. The same polynomial is used to generate the EDAC bytes regardless of count or data field size, but four different polynomials are used during the checking process, one for each of the four different fields.

Input data, i.e. data or count fields, is partitioned into two segments, one consisting of even positioned bits, the other of odd positioned bits. Identical 24-bit shift registers operate on each segment simultaneously. This interleaved design provides for correction of single error bursts of length 4 or less and guaranteed detection of 16-bit error bursts or less with a very high probability of detecting bursts in excess of length 16. The partitioning of even and odd segments also greatly reduces the risk of miscorrection.

In addition, a Cyclic Redundancy Check (CRC) is used during writing, reading, and correcting to further increase data integrity.

3.5.12.2 50X WRITE

As write data is sent to the device, it is also sent to the EI board to generate the EDAC bytes for appendage to the data stream. After the EDAC bytes have been generated they will be returned to the EI board and used to check the data for integrity.

Once all the input data bits have been shifted through, the EDAC bytes can be read out by the sequencer or the microprocessor via a 1 of 8 selector on the output of the shift registers. The inverted outputs of the selectors are used, since the one's complement of the generated bits are actually stored on the device. This is because the EDAC bits for an all zeros field is all zeros, which is undesirable.

Input data from the D-register on the SE board is latched, even bits in one register (RE-RWC-DATA), odd bits in another (RO-RWC-DATA).

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION




FIGURE 3.5-6. EIGHT-BIT COUNTER
BULL CONFIDENTIAL & PROPRIETARY

These are shifted out serially through a shift register arrangement and into the even/odd EDAC generators, (RE-W00-W23 for even, R0-W00-W23 for odd) to generate the EDAC bytes. The polynomial represented by the shift registers is:

$$x^{24} + x^{23} + x^{22} + x^{21} + x^{20} + x^{15} + x^{14} + x^{13} + x^{10} + x^{9} + x^{3} + x^{2} + x + 1$$

This is equivalent to the following polynomial which is most frequently seen in documentation and literature.

$$(X^{15} + X^{14} + X^{13} + X^{12} + X^{11} + X^3 + X^2 + X + 1)(X^9 + 1).$$

After the EDAC bytes have been generated the sequencer will initiate their transfer to the device by entering the two's complement of the number of EDAC bytes (6) into the Sequencer State Counter (SEQ-STATE-5-7) and setting F-EDAC-BYTES. F-EDAC-BYTES inhibits the even/odd EDAC generators so that the EDAC bytes can be read out to the device. The transfer is complete when the State Counter reaches an all ones count. As the EDAC bytes are dispatched to the device, they are fed back via the D-register to the EI board for the CRC check. The EDAC bytes will cause the CRC to return to an all zeros value if no error was detected. If the CRC results is not all zeros, the F-EDAC-ERROR flip-flop will set (see Figure 3.5-2).

Notice, the write command disables the Even/Odd Shift Registers at the top of this drawing during the write operation.

3.5.12.3 CHECK

Read Data from the device is loaded into the store. It is also sent to the El board to check its integrity. As in the generate process, input data is received from the D-register on the SE board, partitioned into even and odd segments and latched in parallel (RE-DATA for even bits and RO-DATA for odd bits). These are shifted serially out through a shift register with feedback. The EDAC bytes that were stored on the device then follow through the same path. They are inverted before being latched because the EDAC bits were inverted before being stored on the disk.

Depending on the type of field being read, the input data is gated into different locations in the feedback loop, effectively forming a different polynomial for each field. The polynomials represented are:

COUNT FIELD ZERO: 16 BYTES
$$X^{19} + X^{18} + X^{15} + X^{14} + X^{13} + X^{8} + X^{6} + X^{5} + X^{4} + X + 1$$

COUNT FIELD N: 8 BYTES
$$X^{23} + X^{18} + X^{12} + X^{10} + X^5 + X^4 + X^3 + X + 1$$

DATA RECORD:
$$64 \text{ WORDS} \quad \chi^{23} + \chi^{16} + \chi^{13} + \chi^{10} + \chi^7 + \chi^5 + \chi^4 + \chi + \chi$$

DATA RECORD $X^{23} + X^{20} + X^{18} + X^{15} + X^{13} + X^{12} + X^{10} + X^{6} + X^{5} + X^{4} + X^{3} + X^{2} + X^{4}$

After the last EDAC byte has been shifted through, the two 24-bit shift registers contain what is called the "SYNDROME". If the syndrome (all 48 bits) equal zero, there has been no error. If any bit of the syndrome is one, and error has been detected, and the syndrome can be used to correct the error.

3.5.12.4 CORRECT

When an error has been detected, firmware will initiate the correction process. Correction is the same for any count or data field. It is accomplished by sending the data back, via the B-register on the SB board, through a parallel in/serial out register (RE-RWC DATA and RO-RWC-DATA) into a serial in/parallel out register (RC-REG) and back to the SB board. RCOR-MODE selects the B-register as input and disables the Even/Odd Shift Registers at the top of this drawing. As data is shifted through, the syndrome is also shifted, with zeros on the inputs. The data bits are exclusively ORed as they are shifted out of the Shift Registers with the bits being shifted out of the Syndrome Registers. Any data bit in error will be inverted by the Exclusive OR. When the first 22 bits in either syndrome are zero, the upper two bits indicate the location of the error, and are used to correct the data before it enters the Even/Odd CRC Register for validation. The corrected data is loaded into the Correction Register (RC-REG-00-07) and returned to the store for transmission to the system.

The Syndrome Register inputs are set to zero as its contents are shifted out. So, at the end of the shifting, these registers should contain all zeros if the data was corrected properly. If after all the bits (data plus EDAC) has been sent back through, the syndrome does not equal zero, the error was an uncorrectable one.

3.5.12.5 CYCLIC REDUNDANCY CHECK

An additional CRC check is performed on both the even and odd segments of the data for all three processes (generate, check and correct). The CRC polynomial is: $X^{16} + X^{11} + X^4 + 1$.

This polynomial is a factor of the generator polynomial and exists on a single chip. The check is performed on even and odd segments separately. Effectively, the CRC logic compares the data with the appended EDAC characters. If the result is equal it indicated that the EDAC characters are a true representation of the data on which the EDAC was generated and the CRC will be zero. If the EDAC characters are not a true representation of the data then the CRC will not be zero. In the write mode, this CRC provides a check on the generated EDAC bits. In the read mode, the CRC provides an additional integrity check on the data.

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

In the correction mode, the CRC ensures that the data has been corrected properly. The CRC chips are reset by a partial or EDAC clear.

3.5.12.6 CONTROL AND READ OUT

During 50X generate and check, the sequencer has control of the EDAC logic. It sends an EDAC Strobe (EDAC-STB) to the EI board to signal that another byte of data or EDAC is to be transferred. This strobe is used to latch the even data bits in one four-bit register (RE-RWC-DATA) and odd data bits in another (RO-RWC-DATA). It is also used to load a one into a separate four-bit Shift Register (RCOUNT1-4) used for control. This control register acts as a counter by shifting the one out with the next four clocks. A nonzero state of this counter enables four clocks to be sent to the appropriate polynomial generators.

The sequencer also provides a signal to indicate when EDAC bytes are being transferred (F-EDAC-BYTES). This signal is latched and during the generate mode, is used to inhibit shifting of the shift registers containing the EDAC bytes. This is done so the the EDAC bytes can be read out and sent back through other logic on the EI board for the CRC check.

During the 50X correction process, the store board controls the EDAC logic. A handshaking arrangement exists between the SB board and the EI board such that the board receiving a byte of data sends back a signal to acknowledge its receipt. Data to be corrected comes from the B-register and the process proceeds as follows:

- 1. A partial clear is issued to clear the CRC checkers, without affecting the syndrome.
- 2. The correction mode bit (RCOR-MODE) is set on the SB board.
- 3. The SB loads a byte of data into the B-register and sends a B-register full signal (FB-REG-FUL).
- 4. The EI board latches the byte from the B-register, sends back a B-register acknowledge (DBREG-ACK), and starts its control register (RCOUNT1-4). This is the same control register used to generate and check the EDAC.
- 5. The control register is nonzero for four clocks, enabling the shifting of the data byte and the syndrome through the correction logic, and into the C-register.
- 6. The C-register full flip-flop (FCREG-FULL) is set and the signal is sent to the SB board.
- 7. The SB board receives the byte and sends back a C-register acknowledge signal (FCREG-ACK).

8. Steps 2 through 7 are repeated until all data and EDAC have been passed through the C-register.

- 9. If the syndrome equals zero and there was no CRC error (status byte = OF) the data has been corrected properly.
- 3.5.13 STATUS BYTE

			3				7 ++
0	INPUT	EVEN	ODD	22	22	24	24
	DATA	CRC	CRC	EVEN	000	EVEN	ODD
	PE	ERR	ERR	= 0	= 0	= 0	= 0

Bit

- O Not used
- 1 Input data parity error
- 2 Even CRC error
- 3 Odd CRC error
- 4 Zero detected on first 22 even syndrome bits
- 5 Zero detected on first 22 odd syndrome bits
- 6 Zero detected on all 24 even syndrome bits
- 7 Zero detected on all 24 odd syndrome bits

After a total or EDAC clear, the status byte should equal OF. A partial clear will clear bits 1, 2 and 3 only.

NOTE: In order to have access to the 50X status byte, one of the 50X bits in the sequencer's SEDC Register (CO, CN, 64 or 512) must be set to enable the 50X output selector and disable the 4XX selector, when the microprocessor or sequencer has control of the output selector.

- 3.6 SEQUENCER (SE)
- 3.6.1 SE OVERVIEW

The purpose of the sequencer board in the DAU is to provide a vehicle for the microprocessor and firmware to control the action of the disk devices.

BULL CONFIDENTIAL & PROPRIETARY

REV D

This includes, seizing and/or releasing the device, obtaining summary and detail status, and performing seeks. The microprocessor sets up the sequencer to perform the actual read or write operation as requested by the external system.

In order for the microprocessor to perform it's required functions, the sequencer has been designed with numerous registers and counters which the microprocessor has the ability to load and read back. The sequencer has the capability, once started, of sustaining a read or write operation through numerous sectors on the disk. The limiting factor in this scheme is the ability of the microprocessor and system to keep the store empty on a read or the store full on a write operation.

3.6.2 SE BLOCK DIAGRAM

Refer to Figure 3.6-1.

Some of the sequencer logic resides on the microprocessor board due to space limitations. This logic consists of the flag, flag mask and cylinder/head address registers. This includes the compare logic and all of the defective track skip control logic.

3.6.3 HARDWARE DESCRIPTION

3.6.3.1 CONTROL REGISTERS

Let's go over the Major Block Diagram of the control registers. This block diagram depicts all of the control registers within the sequencer and the source of the information loaded into each one.

The microprocessor has the capability of loading the sequencer RAM, the Sequencer Address Counter, and most of the other registers. This includes the Port Number, Mode, Record Control (RCT), Count Sync Byte (CSYN) and Starting Record Count (SRC) Registers. Also the Flag Mask, Flag, Cylinder Lower (CL), Cylinder Upper/Head (CU/HD), and the two Defect Skip Registers (DEF 0 and 1). These last six (6) registers are located on the microprocessor board.

The sequencer can control the loading of some of the registers. These include the Sequencer State Counter (SEQ CTR), Field Count (FCT), Device Command (CMD), Status (STAT), and the EDAC Control (SEDC) Registers. The sequencer can also load the Sequencer Address Counter, Record Control (RCT), Count Sync Byte (CSYN) and controls the loading of the two Defect Skip (DEF 0 and 1) Registers with count field information from the device.

A couple of things about the registers should be pointed out at this time. You will note that the RCT and CSYN Registers can be loaded by either the microprocessor or the sequencer. Initially, before starting the sequencer into a read or write operation, the microprocessor must load both registers.

The RCT Register contains the two's complement of the number of records to be read, or the number of records from the starting record to the end-of-track. The CSYN Register will contain the starting count field number. The sequencer will also load these registers after an automatic head switch if it is allowed to do the switch.

The Cylinder Upper/Head Register is double buffered, i.e., the microprocessor must load this register twice prior to starting the sequencer into a read or write operation. The first load will place information into the secondary register and set a flip-flop indicating it is full. The second load will place the new information into the primary register and reset the full flip-flop.

The microprocessor may then decide to reload the secondary register with the next head number to be operated on, assuming the transfer will continue on multiple heads. This again will set the full flip-flop which will indicate to the sequencer that it is allowed to do the automatic head switch after finishing on the current track. When the current track has been read or written with no errors detected and the microprocessor has preloaded the next head information (cylinder upper must remain the same) the sequencer will be:

- 1. Send the next head number to the device
- 2. Transfer the Cylinder/Head information from the secondary to the primary register and reset the full flip-flop.
- 3. Preset the Count Sync Byte (CSYN) Register with a hex 80.
- 4. Preset the Record Count (RCT) Register with the two's complement of the number of records to the end-of-track.
- 5. Loop back to the top of the read or write sequence and prepare to continue the operation on the newly selected track.

This sequence of operations can continue throughout the current cylinder, as long as no error has been detected by the sequencer, the microprocessor continues to reload the next head number and the DAU/system is fast enough to keep the buffer either full (in a write command) or empty (in a read command).

3.6.3.2 DATA FLOW

Let us now go over the Major Block Diagram of the data flow. This block diagram depicts the data flow from the output FIFO, store or EDAC boards through the D-register to the device. Data also flows from the device through the D-register to the input FIFO, store or EDAC boards and to other control logic within the sequencer.

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION




FIGURE 3.5-7. 50X EDAC MAJOR BLOCK DIAGRAM
BULL CONFIDENTIAL & PROPRIETARY




FIGURE 3.6-1. SEQUENCER LOGIC MAJOR BLOCK DIAGRAM
BULL CONFIDENTIAL & PROPRIETARY

The source of the data/control information to the device is from the output FIFO, the store or the EDAC boards through the D-register switch. The D-register switch is a one of eight selector. Other inputs to this switch consist of a hard wired zeros, and hex 19. Also the Count Sync Byte Register (CSYN) is inputted to two positions of the switch, one for writing the count field sync (CSYN) and the other for writing the data field sync (DSYN) byte. This is because the data field sync byte can be written improperly, on system command. The last position of the switch is utilized for inputs from the device for read type operations.

3.6.3.3 WRITE OPERATIONS

A very brief description of a write operation follows: After the count field has been read and verified the sequencer will:

- 1. Set the device into a write operation by loading the DLI CMD Register.
- 2. Enable the "Zeros" switch position and write a predetermined number of bytes of zeros for the gap area.
 - 3. Enable the hex 19 and then the DSYN switch positions and write these bytes on the device.
 - 4. Enable the store position of the switch and write the data from the store. This data is wrapped back to the EDAC board, for cyclic code generation, at the same time it is sent to the device.
 - 5. Enable the EDAC position and write the applicable number of Error Detection and Correction bytes.
 - 6. Lastly, the sequencer will enable the "Zeros" position again and write a few bytes of zeros, to make sure all the data bytes have been written.

3.6.3.4 READ OPERATIONS

During read operations, data/control information from the device enters through the D-register switch into the D-register. This information, depending upon the type of operation being performed at the time, is routed to the input FIFO (control or count field) or to the store/EDAC boards (data). The information is also utilized in the compare function and can also be placed into the Defect Skip Register.

REV D

A very brief description of the read operation follows. After the count field has been read and verified the sequencer will:

- 1. Set the device into a read operation by loading the DLI CMD Register.
- 2. Enable the device input position of the D-register switch and wait for the first byte of information from the device. This byte should be the data field sync byte, which is routed to the compare network. If this byte compares to the Count Field Sync Register then the read operation is continued with the data being routed to the store and EDAC boards.
- 3. With the device input position still enabled, the EDAC bytes are also received and routed to both the store and EDAC boards.
- 4. The Device Command Strobe (DCS) is then reset and the sequencer enters into a no-op delay loop of short duration. This is to allow the EDAC board to process the last EDAC bytes.
- 5. The sequencer will then test a signal from the EDAC board to see if there was an error on the just read data field. Based on the result, the sequencer will either halt or prepare to read the next count field.

3.6.4 CONTROL REGISTERS

3.6.4.1 ADDRESSING

The addresses utilized by the microprocessor to access the various registers and control functions within the sequencer board are shown below. Some of the registers are write only, some are read only and others have the capability to be loaded and read back. These are indicated by an asterisk under the column WR/RD.

The following is a list of the addresses used to access the various register. Refer to the following section for a full description of each register or control function.

ADDR WR RD REGISTER/FUNCTION

3.6.4.2.1 CLEAR AND CONTROL REGISTER (B040) (WRITE ONLY): This address is used to halt the sequencer or to clear appropriate registers.

0	1	2	3	4	. 5	. 6	7
HALT SEQ.				DEV.	İ	F 	•

BIT

- Halt the Sequencer: Used by the microprocessor to halt the sequencer if it is running. This may be caused by a defective count field (i.e., one that cannot be found or read).
- 1 Not Used
- 2 Not Used
- 3 Not Used
- Device Initialize: The device currently selected by the Port Register is cleared/initialized. A "one" in this bit position sets the initialize flip-flop, a "zero" in this bit position resets the initialize flip-flop.
- 5 Not Used
- The input FIFO (data or status) from the device is cleared. This FIFO is utilized as a receptacle for data/status from the device during control commands, (i.e., cylinder, head, status information fetches). It is also used during a read/write command by the sequencer. The count field information is placed here in case of a miscompare so that the microprocessor can figure out what went wrong.
- The output FIFO (data) to the device is cleared. This FIFO is utilized as a receptacle for data, (i.e., cylinder, head, seek difference information) to be sent to the device.

3.6.4.2.2 SEQUENCER STATE COUNTER (B041) (READ ONLY): This readout gives an indication as to the progress of the sequencer in a particular state, (i.e., the number of times a state is repeated). The number loaded into this register must be in two's complement form. The register is then incremented until an all one's condition (runout) is detected.

	0	1	2	3	4	5	6	7
+-	+	+	+		+	+		+
1							•	1
1			SEQUENC	ER STATE	COUNTER			
1								Ì
+-		+		+	+	+	+	+

BULL CONFIDENTIAL & PROPRIETARY

B040 * Control/Clear B041 Sequencer State Counter B042 · · Sequencer RAM Address (LSB) B043 * Sequencer RAM Address (MSB) B044 * Sequencer RAM Data/Instruction (LSB) B045 * Sequencer RAM Data/Instruction (MSB) B046 * Mode Register B047 * Port Select Register B048 * Record Count Register (Two's Complement) B049 * Starting Record (One's Complement 4XX only) B04A . . Count Field Sync Byte B04B Not Used B04C * * FIFO (Data out to Device) B 0 4 D FIFO (Data in from Device) B04E Data Register (D-Register) B04F Option Plug B050 DLI Command Register (CMD to Device) B051 EDAC Control Register B052 Revision Level B053 Not Used B054 Status Register O B055 Status Register 1 B056 Status Register 2 B057 Status Register 3

The following addresses are utilized to access the registers located on the microprocessor board.

ADDR WR RD	REGISTER/FUNCTION
B060 · ·	Flag Byte Mask Register
B061 * *	Flag Byte Register
B062 · ·	Cylinder Lower Register
B063 · ·	Cylinder Upper and Head Register
B064 * *	Defect Skip O Register
B065 * *	Defect Skip O Register
B066 * *	Defect Skip 1 Register
B067 * *	Defect Skip 1 Register

3.6.4.2 REGISTER DESCRIPTION

The following is a description of all of the registers mentioned in the addressing section.

3.6.4.2.3 SEQUENCER RAM ADDRESS (LSB) (B042): This byte is the least significant byte of the Sequencer Address Register/Counter. The RAM address is used to step through and execute instructions out of the sequencer RAM.

0	1	2	3	4	5	6	7
++				++		++	+
ļ							i
1		SEQUE	NCER RAI	M ADDRESS	(LSB)		i
İ							i
++		·		+	·	+	+

3.6.4.2.4 SEQUENCER RAM ADDRESS (MSB) (B043): This byte is the most significant byte of the Sequencer Address Register/Counter.

0	1	2	3	4	5	6	7
START SEQ.		1				SEQU	ENCER
+	 	 +	 +	 +	! +	 +	1

Bit

- O Start Sequencer: If this bit is "one" when this address is loaded the sequencer will start executing instructions from the sequencer RAM at the just loaded address.
- Not Used
- 2 Not Used
- 3 Not Used
- 4 Not Used
- 5 Not Used
- 6 Most significant bit of the Sequencer Address Register.
- 7 Next most significant bit of the Sequencer Address Register.

3.6.4.2.5 SEQUENCER RAM DATA (LSB) (B044): This is the data (i.e., sequencer instruction information) which will reside in the RAM. This portion of the RAM data is the branch address, immediate data, of the instruction repeat count (i.e., the number of times the current instruction is repeated).

0	1	2 .	3	4	5	6	7
		·	·	NFORMATI		+	
++				+		+	+

3.6.4.2.6 SEQUENCER RAM DATA (MSB) (B045): This is the data (i.e., sequencer instructions) which will reside in the RAM. This portion of the RAM data is the operation code (instruction). It also contains two bits of parity.

NOTE: When this data is read or loaded, the sequencer will automatically increment to the next sequential RAM address.

. 0	1	2	3	4	5 .	6	. 7
	INSTF	RUCTION 1	INFORMAT I	ON	 	P0	
++			+	+	++		++

Bit

- 0-5 Sequencer Instruction: This is the particular operation code that the sequencer will operate on.
- 6 PO: This bit is the odd parity bit for bits 0 through 5 of this byte. Parity is checked by the sequencer when the instructions are fetched from RAM.
- Pl: This bit is the odd parity bit for the instruction information byte (BO44). Parity is checked by the sequencer when the instructions are fetched from RAM.

3.6.4.2.7 MODE REGISTER (BO46): This register contains control flags which will effect the operation of the sequencer.

0	1	2	3	•	5	6	7
DEV. INH.	DIAG.	 VERIFY	EDAC OVER-	RAR	!	 	DEST. COUNT SYNC
+	•	•		•	, +	•	++

Bit

- Device Inhibit: When this bit is set all sequencer outputs to the device are inhibited. This is utilized in conjunction with diagnostic select (bit 1) when it is desired to perform testing of the sequencer board.
- Diagnostic Select: When this bit is set, it places the sequencer in a state so that test and diagnostics can be run, i.e., different data paths are enabled and the device timing is generated within the sequencer board.

- Verify: When this bit is set, and the sequencer is placed in a read operation, the data from the device is sent to the EDAC board for verification, i.e., EDAC is calculated and checked. No data is sent to the store board.
- EDAC override: When this bit is set and the sequencer is placed in a write operation, the EDAC data that is written to the device originates from the operating system via the store board. Normally the EDAC would come from the EDAC board. Note, when in a read operation, the EDAC bytes are always sent to the store board.
- 4 Read-Alter-Rewrite: This bit is utilized on the store board only, and is used to enable the short block function.
- 5 Not Used
- 6 Not Used
- Destroy Data Field Sync Byte: When this bit is set and the sequencer is in a write or format operation the data field sync byte is destroyed (not written properly). This is used when the system program (MTAR) is attempting to recover a defective track and rebuild the data base.

3.6.4.2.8 PORT REGISTER (B047): This byte indicates to the sequencer the actual port, hence the physical device selected and also the type of format on that device.

0	1	2	3	. 4	. 5	6	7
TO	 	Т1		 	PORT S	++ ELECT	

Bit


- O To: This bit in conjunction with bit 2 defines the device type. See definition of T1 (bit 2) for device type coding.
- 1 Not Used

T1: This bit in conjunction with bit 0 defines the device type. The following is the code utilized for bits 0 and 2, to define the device type for the sequencer.

TO T1 DEVICE TYPE

- 0 0 501 Device (512 word record 8/trk)
- 0 1 500 Device (64 word record 40/trk)
- 1 0 4XX Device (64 word record 40/trk)
- 1 1 5YY Device (64 word record 46/trk)
- 3 Not Used
- Port Select: These four bits select the physical port on the DAU and hence the device. Bits 4 and 5 are decoded to select one of four port boards, and bits 6 and 7 are sent to the port board where they are used to select one of four ports.

3.6.4.2.9 RECORD COUNT REGISTER (B048): This register must be loaded with the two's complement of the number of records to be read/written or the number of records to the end of the track. The sequencer will increment this register after each record is read/written and when it becomes all "ones" it is time to switch heads (if allowed) or to stop.



3.6.4.2.10 FIELD COUNT AND STARTING RECORD (B049): This register is divided into two parts: The field count (bits 0 through 3) are read only. The starting record (bits 4 through 7) are write and/or read.

!	+	0 1	2 -	3	4	. 5	6	7
FIELD COUNT STARTING RECORD		FIELD	COUNT			STARTING	++ RECORD	

BIT

Field Count (read only): These four bits give an indication of the data field the sequencer was working on. This is used for the 4XX type of device only, where there are four (4) records for each count field.

- 4-7 Starting Record: These four bits, loaded in one's complement form, gives the sequencer the starting record number of a group of four used for the 4XX type of device only, where there are four records for each count field.
- 3.6.4.2.11 COUNT SYNC BYTE (BO4A): This register, when loaded by the microprocessor contains the starting count field number, i.e., where the data transfer is to start.

0	1	2	3		-	6	7
1	0		co	UNT FIEL		++	
+	+	+	++	+		+	+

BIT

- This bit must be loaded with a "one". This is the most significant bit of the sync byte on all types of devices connected to the DAU.
- This bit should be loaded as a "zero". It is not used as part of the count field sync byte. If loaded as a "one" the sequencer would not be able to compare the count field from the device.
- 2-7 These bits indicate to the sequencer which count field, hence which data field to search for before starting a data transfer.
- 3..6.4.2.12 FIFO OUT (BO4C): This register will be loaded with information to be transferred to the device, i.e., head, cylinder and seek difference information.

		. 2	_		·	-	•	7
1		+	+	+	+		+	
į		i	FIFO O	JTPUT TO	DEVICE			
+	+	+	+	+		+		

3.6.4.2.13 FIFO IN (B04D) (READ ONLY): This register will contain the information received from the device, i.e., cylinder, summary and detail status. This register is also used by the sequencer during a read of write operation. The count field information read from the device is saved in this register just in case the sequencer detects a miscompare on the count field. The microprocessor can then read this information and determine what went wrong.

	0	1	2	3	4	5	6	7
+	+				+	+		+
1								- 1
1			FIFO I	NPUT FROM	M DEVICE			. 1
								1

3.6.4.2.14 DATA REGISTER "DREG" (B04E) (READ ONLY): This register is the main register to or from the device. All data and control information passes through this register.

0	1	2	3	4	5	6	7
++				+			+
1							ı
		DA	TA IN-OL	IT REGIST	ER		1
j							ĺ
++		+					·

3.6.4.2.15 OPTION PLUG REGISTER (B04F) (READ ONLY): This byte will convey the state of the backpanel option plug. It will be used to determine if, for example, the 501 type of device is allowed to be configured.

							4				
											1
-	0	- 1	1	- 1	2	1	Ī		1	1	
-		1		- 1		- 1	ļ	1	1	1	1 .
+-		-+-		-+-		-+	 +	+	+	+-	 -+ "

Bit

- O Option O: Spare option position
- 1 Option 1: Spare option position
- Option 2: This option will indicate whether the 501 type (512 word sector size) device is allowed to be configured on the DAU.
- 3-7 Not Used

3-69

3.6.4.2.16 DLI COMMAND REGISTER (B050) (READ ONLY): This register, loaded by the sequencer, will contain the command to the device, i.e., head out, cylinder in or out, status request, seek lower, read, write, etc.

+-	0	1	2	3	4	5	6	7	
	R/W	 0/w 		DLI	COMMAND	TO DE	+	+	+
•			++				+	+	÷

Bit

O-1 Read/Write (R/W) and Output/Write (O/W): These bits are decoded and used by the sequencer to indicate the type of operation being performed on the device as follows:

R/W O/W Type of Operation

- O Control input i.e., detail status
- O 1 Control output i.e., seek information
- 0 Read data transfer
- 1 1 Write data transfer
- Command to the Device: Some representative commands are as follows (hex numbers includes bits 0 and 1). Refer to "PERFORMANCE SPECIFICATION FOR MASS STORAGE DEVICE LEVEL INTERFACE (DLI)", Number BL0026 for a full set and description of all DLI commands. Also, reference can be made to the specific device specification.

3.6.4.2.17 EDAC CONTROL REGISTER (B051) (READ ONLY): This register, loaded by the sequencer, indicates to the EDAC board the type of device and the type of field the sequencer is writing or reading.

				5	•	7
1	4	xx	1	9	50X	+
i ;	 CNT	DATA	CO	CN	64	512

Bit

- Not Used
- Data: This bit when a "one" indicates that the sequencer is currently processing a data field in a read or write operation (used by sequencer only).
- 2 4XX Count Field: This bit indicates to the EDAC board that the sequencer is currently processing a count field from the 4XX type device.
- 3 4XX Data Field: This bit indicates to the EDAC board that the sequencer is currently processing a data field from the 4XX type device.
- 50X Count Field Zero: This bit indicates to the EDAC board that the sequencer is currently processing count field zero from the 50X type device.
- 5 50X Count Field "N": This bit indicates to the EDAC board that the sequencer is currently processing some other count field (other than zero) from the 50X type device.
- 6 50X 64 Word Data Field: This bit indicates to the EDAC board that the sequencer is currently processing a 64 word data field from the 50X type device.
- 7 50X 512 Word Data Field: This bit indicates to the EDAC board that the sequencer is currently processing a 512 word data field from the 50X type device.

3.6.4.2.18 REVISION LEVEL (8052) (READ ONLY): This byte will indicate the revision status of the DAU hardware. This is taken from a dip switch mounted on the sequencer board.

0 ++	1	2 ++	3	4	5	6	7
			REVISIO	ON LEVEL	,		
++		++		·	+		

3.6.4.2.19 STATUS O (BO54) (READ ONLY): This is the first of four status bytes—that the microprocessor can read to analyze what is happening or did happen in the sequencer.

0	1		3		5	6	7 ++
J SEW.	DOWN	DEV.	R/W	LAST DATA	SHORT BLOCK	NO DATA	ANY ERROR

Bit

- O Sequencer Running: This bit indicates that the sequencer is running, it is doing something.
- OPI Down: This bit indicates that on the selected port the Operational In line from the device is down, i.e., the device doesn't exist or it is off line.
- Device Fault: This bit indicates that the device on the selected port has developed a fault condition.
- Read/Write Transfer Timing Error: This bit indicates that either the EDAC or the store board was not ready to transfer data or EDAC when the device either needed or wanted to get rid of another data byte.
- Last Data Error: This bit indicates that the data counters on the store board and the sequencer board did not run out at the same time, i.e., either the store or sequencer indicates that there is more than or fewer than 288 or 2304 bytes written on the device.
- Short Block: This indicates that while the sequencer was writing a 2304 byte record, the store detected a terminate from the PSIA before the next 2304 byte store was filled. The sequencer will automatically switch to a read operation and read the next 2304 byte record from the device, to prepare for a read-alter-rewrite.

REV D

No Data: This indicates that while the sequencer was in a data transfer operation the store either went empty (write) or filled up (read). The system was too slow.

Any Error: This is an indication that one of the error bits has been set in one of the first two status bytes.

3.6.4.2.20 STATUS 1 (B055) (READ ONLY): This is the second byte of status, error conditions detected by the sequencer.

0 1	2 +	3	4	5	6	7
DATA DATA CC SYNC	DATA SYNC DS	COUNT MIS- COMP	COUNT CC ERROR	D-REG PARITY ERROR	SEQ. DATA PE	MICRO DATA PF

Bit

- Data Cyclic Code Error: This indicates that the EDAC board has detected an EDAC error on the current data field.
- Data Sync Error: This indicates that the sequencer has detected a miscompare on the data field sync byte.
- Data Sync, Defect Skip, Error: This bit indicates that the sequencer hardware, while controlling a defect skip situation, has detected a miscompare on the data field sync byte following a defect.
- Count Miscompare: This bit indicates that the sequencer has detected a miscompare on the count field from the device. The error could be in the flag byte or the cylinder or head bytes. The microprocessor will have to read the count field information out of the FIFO to determine the actual miscompare.
- 4 Count Cyclic Code Error: This indicates that the EDAC board has detected an EDAC or ECC error on the count field.
- D-Register Parity: This indicates that we detected a parity error on data from the device or from the buffer or EDAC board.
- 6 Sequencer Data Parity Error: This indicates that during an instruction fetch from sequencer RAM a parity error was detected.
- 7 Micro Data Parity Error: This indicates that the sequencer has detected a parity error on data coming from the microprocessor.

3.6.4.2.21 STATUS 2 (B056) (READ ONLY): This status byte is mainly for information purposes only. It gives the state of some control flip-flops.

0 1	2	3	4	5	6	7
FIFO	CY/HD FULL 	DEF. SKIP INH.	DEF. SKIP COMP	TWO DEF. COMP	FEQU	CSYN =0

Bit

- 1 FIFO Out Output Ready: This bit indicates that there is something in the output FIFO, to the device.
- Cylinder/Head Register Full: This bit indicates that the microprocessor has loaded the next head address in the Cylinder/Head Register. This allows the sequencer to automatically switch heads at the end of the current track.
- Defect Skip Inhibit: This bit indicates that the sequencer is currently processing a defect on the device and data is inhibited.
- Defect Skip Compare: This bit indicates that the sequencer has detected a defect in the upcoming record or that it is currently processing a defect.
- Two Defects Compare: This bit indicates that the sequencer has detected two defects in the current record being read or written.
- FEQU: This bit indicates the current state of the equal (compare), flip-flop. This is used by the sequencer to hold the state of the compare on the count field or data field sync byte, when incrementing the record count, field count or starting record (all ones), and also when the count field (flag/cyl/head) is being compared.
- CSYN = 0: This bit indicates that the Count Field Sync Register, (six least significant bits), contains "zero", i.e., the sequencer is searching for count field zero.

3.6.4.2.22 STATUS 3 (B057) (READ ONLY): This status byte is for information only. It contains the state of some of the flip-flops.

		2 +				6	7
 SWO	 SRI		 SY2	 SY3	 SY4	 	

Bit

- O Serial Write Out (SWO): This bit indicates the state of the handshake flip-flop. This is used to indicate to the device that the sequencer has received a byte or that the sequencer has a byte to give to the device.
- Serial Read In (SRI): This bit indicates the state of the line from the device which indicates that the device has a data byte to send or that it has received a byte from the sequencer.
- Sync States (SY1, SY2, SY3 and SY4): These bits indicate the state of the Sync Shift Register. This is used to sync the bytes received from the device to the DAU clocking scheme.
- 6-7 Not Used

3.6.4.2.23 FLAG MASK REGISTER (B060): This register. loaded by the microprocessor, is utilized during a read or write operation. It is a mask which is applied to the flag byte coming from the device such that specified bits are "don't cares". A "one" in any bit position will inhibit (not compare) that particular bit from the device.

+	0 +	1	2	3	4	5	6	7
ļ		•	-			+	+	
								1
+	+		+	+	+	+		

3.6.4.2.24 FLAG BYTE (B061): This register, loaded by the microprocessor, will contain the flag byte that is expected from the device, (except for masked bits).

	_	2			5	· ·	7
1	HISI	1	1	FIX	LOG	TRACK	.
+		 -+	:	 	+	 	


Bit

- O Size: This bit indicates the size of the record on the device. A "zero" indicates 288 bytes, 64 word record sizes. While a "one" indicates 2304 byte, 512 word record sizes, (50X devices only). This bit is "zero" for 4XX type devices.
- HISI Format: This bit indicates that the disk pack has been formatted utilizing HISI Program MTAR, i.e., not formatted at the factory, (50X type devices only). This bit is "zero" for 4XX type devices.
- 2-3 Not Used
- Fixed Head: This bit indicates that this record resides on one of the fixed heads (50X devices only). This bit is "zero" for 4XX type devices.
- Log Track: This bit indicates that the record associated with this count field consists of logging information, (50X type devices only). The log contains a record of all defects on the disk pack. This bit will be "zero" on 4XX type devices.
- 6-7 Track Indicators: These bits contain a code indicating the condition of the track.

Bit 6 7

- 0 0 Good track (primary)
- 0 1 Good track (alternate)
- 1 0 Defective track alternate assigned
- 1 1 Defective track no alternate assigned

3.6.4.2.25 CYLINDER LOWER (B062): This register will contain the cylinder lower address of the current track being read or written. The sequencer utilizes this byte and compares it to the applicable byte from the device.



3.6.4.2.26 CYLINDER UPPER/HEAD (B063): This register, loaded by the microprocessor, will contain the address of the current track being read or written. The sequencer will compare this byte with the appropriate byte coming from the device.

NOTE: This register is double buffered, i.e., it must be loaded twice before the sequencer is started in a read or write operation or the contents can be read back. The reason for this is to facilitate the automatic head switching built into the sequencer. Refer to the Hardware Description Section for further information.

4	0	1	2	3	4	5	6	7
1	CYLINDE UPPER	R	 	Н	EAD NUM	BER	-	
+	+		 ++	+-	+	+-	+	

Bit

- O-1 Cylinder Upper: These two bits are the most significant bits of the cylinder number, i.e., binary weight 512 and 256.
- 2-7 Head Number: These bits contain the physical head number being accessed by this operation.

3.6.4.2.27 DEFECT SKIP O REGISTER (B064): This register will be loaded by the sequencer when it is reading a count field from the device (50X only). It contains information concerning the "first" defect within this record.

0	1	2	3	. 4	5	6	7
DEF 0 +	DEF 1 		DEF 3 	1	DEFECT :	POSITION	

Bit

- O Def O: This bit will indicate that there is a defect in the data field. If it is a "one" then bits 4-7 of this byte plus the next byte will contain the defect position.
- Def 1: This bit will indicate that there is a defect in the gap between the count field and the cata field.
- Def 2: This bit will indicate that there is a defect in the gap following the data field.
- Def 3: This bit, used in count field zero only, indicates that there is a defect between the index mark and the first count field. This bit will be "zero" in all other count fields.
- 4-7 Defect Position: These four bits are the most significant bits of the defect position located in the data field, if bit 0 is a "one".

3.6.4.2.28 DEFECT SKIP O REGISTER (B065): This byte will contain the least significant bits of the defect position located in the data field, if bit 0 of the previous byte is a "one".

0	1	2	3	4	5	6	7
 	·	DE	EFECT POS	SITION	+-		+
++-	+-	+-	+-	+	+-	+-	+

3.6.4.2.29 DEFECT SKIP 1 REGISTER (B066): This register will be loaded by the sequencer when it is reading a count field from the device (50X only). It contains information concerning the "second" defect within this record.

0	1	2	3	. 4	5	6	7
	DEF 1 	-	DEF 3 	 	DEFECT	POSITION	

Bit

- Def 0: This bit will indicate that there is a second defect in the data field. If it is a "one" then bits 4-7 of this byte plus the next byte will contain the defect position.
- Def 1: This bit will indicate that there is a second defect in the gap between the count field and the data field.
- Def 2: This bit will indicate that there is a second defect in the gap following the data field.
- Def 3: This bit, used in count field zero only, indicates that there is a second defect between the index mark and the first count field. This bit will be "zero" in all other count fields.
- 1-7 Defect Position: These four bits are the most significant bits of the defect position located in the data field, if bit 0 is a "one".

3.6.4.2.30 DEFECT SKIP 1 REGISTER (B067): This byte will contain the least significant bits of the second defect position located in the data field, if bit 0 of the previous byte is a "one".

+	0	1	2	3	4	5	6 .	7
 			DE	FECT PO	SITION	•		
+	+-	+-	+-	+	+-	+-	+-	 +

3.6.5 SEQUENCER OPERATION CODES

The heart of the sequencer board is the SEQUENCER LOGIC itself. It consists of an address counter, 1K X 16 bits of RAM storage, and the operation code decoder. The operation codes are divided into four groups:

- 1. Branch Type Operations
- 2. Immediate Type Operations
- 3. Read Type Operations
- 4. Write Type Operations

The output of the sequencer RAM is shown below. The RAM contains the operation codes and instruction information.

C)	1	2	3	4	5	6		7	8	9	10	11	12	13	14	15
+	- + -	+-	+-	+-	+	+		+	+	+		++	+				++
1						1		1	1								i
1	0 F	PERA	TION	CODE	<u>:</u>	i	Р	İ	P			INSTRU	CTION	INFO	RMAT	ON	i
j						İ		İ	i								i
+	- + -	+	+-	+-	+	+		+ -	+		+	++	+				++

The operation code is the specific instruction being executed. This is decoded and used through out the logic. These codes will be defined in the following paragraphs.

The parity bits is the odd parity of each byte which is checked when the instruction is pulled from RAM.

The instruction information will contain different types of information based on the type of operation code. This will be explained in more detail during the description of the different types of operation codes.

BRANCH TYPE This field will be the real branch address.

IMMEDIATE TYPE This field will contain different information depending on the instruction. Some uses of this data is listed below:

- 1. This field will not be used
- 2. Will contain a value to be loaded into a register
- 3. Will be a control bit to reset a condition
- 4. Will be a status to be set in the Status Register

READ TYPE This field will be the number of iterations of the operation code, i.e., the number of events or bytes to read.

WRITE TYPE This field will be the number of iterations of the operation code, i.e., the number of events or bytes to write.

3.6.5.1 BRANCH TYPE

The following is a list of the branch type instructions, including the mnemonic (used in the firmware), its octal code (used in the logic diagrams), and a brief explanation of its function. The instruction information for the branch type operations will contain the address to be branched to, therefore the sequencer is able to branch plus or minus 255 locations, but only within the same segment, i.e., within a 256 location area.

MNEM	<u>0 P</u>	DESCRIPTION
bun	00	Branch Unconditional: Just go to the address specified and continue execution from that instruction.
b e q	0 1	Branch If Equal: If the equal flip-flop is set, based on the action of some previous operation (compare sync byte or count field), then the branch is taken.
bссе	02	Branch If Cyclic Code Error: If an ECC or EDAC or AUX error has been detected by the EDAC board, then the branch is taken.
b s n z	0 3	Branch If Sync Byte Zero: If the six least significant bits of the count field sync byte are "zero". This is because count field zero is longer than the rest of the count fields.
bbfl	0 4	Branch If Buffer Full: If the store board indicates its buffer is full.
bsht	0 5	Branch If Short Block: If the store board had detected a terminate condition before the next 2304 byte buffer is full.
b501	06	Branch If Device Is 501: If the bits in the Port Register indicate this is a 501 type device. This is because the gap sizes are different on the 500 vs the 501 type device.
b c s 6	0 7	Branch If Count Sync Byte Bit 6: If count sync byte bit 6 = 0, a branch is taken because of the difference in gap length between records (sectors) within a group on the 4XX type device.
b c s 7	10	Branch If Count Sync Byte Bit 7: If count sync byte bit 7 = 0, a branch is taken because of the difference in gap length between records (sectors) within a group on the 4XX type device.

MNEM	<u>0 P</u>	DESCRIPTION
b s 0 1	11	Branch If Defect Skip 0 Bit $1=0$: If this bit is "zero" it indicates there is no defect between the count field and data field.
b s 0 2	1 2	Branch If Defect Skip 0 bit $2=0$: If this bit is "zero" it indicates there is no defect between the data field and the next count field.
b s 0 3	13	Branch If Defect Skip 0 bit $3=0$: If this bit is "zero" it indicates there is no defect between the index mark and the first count field.
b s 2 1	1 4	Branch If Defect Skip 1 bit $1 = 0$: If this bit is "zero" it indicates there is no defect between the count field and data field.
b s 2 2	15	Branch If Defect Skip 1 bit $2 = 0$: If this bit is "zero" it indicates there is no defect between the data field and the next count field.
b s 2 3	16	Branch If Defect Skip 1 bit $3 = 0$: If this bit is "zero" it indicates there is no defect between the index mark and the first count field.
bnft	17	Branch If New Format: If the code contained in the Port Register indicates 5YY, a branch is taken because of the different gap sizes.

3.6.5.2 IMMEDIATE TYPE

The following is a list of the immediate type instructions, including the mnemonic (used in the firmware), Its octal code (used in the logic diagrams), and a brief explanation of its function. The use of the instruction information will be explained for each operation code.

MNEM	<u>0 P</u>	DESCRIPTION
dcss	20	Device Command Strobe (set): When this operation code is encountered the DCS flip-flop is set. The device command strobe is an indication to the device that the command lines contain valid information. The Instruction Information portion of thes command is not used.

dcsr	21	Device Command Strobe (Reset): When this operation code is encountered the DCS flightles is asset.
		and an accordance of the DC2 illib-illob is beset this
		indicates to the device that the command is completed,
		and ignore the command on the command lines. The
		instruction information portion of this command is not
		u s e d .
lcsn	22	Load Count Sync Byte: This operation code will load
		INP COUNT EVAC byta with Aba := (
		the instruction information (named in
		the instruction information (normally hex 80). This is
		utilized after a head switch, to prepare the sequencer
		to search for count field zero.
icsn	23	Increment Count Sync Byte: This operation code will
		increment the count sync byte after a read or write
		sector operation, to prepare the sequencer for the next
		SPCIOR The inchange of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the sec
		command is not used.
lrct	24	Load Books Cours D
	- 1	Load Record Count Byte: This operation code will load the Record Count Pagister with About 1
		Register with the intormation
		contained in the instruction information byte. This is
		to prepare the sequencer for the next track after an
		automatic head switch.
ifct	25	Increment Field Count: This operation code will
		increment the Field Count Register. This register is
		utilized on the 4XX type of device only i.e., it keeps
		ITACK Of the chacific contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the contact of the
		Instruction Information but a group of four. The
		Instruction Information byte is not used for this operation code.
		operation code.
irct	26	Increment Record Count Register: This operation code
		Will increment the Description
		register is utilized to been Appelled to the
		records remaining to be read, written or the number of
		Information byte is not used. The Instruction
isrc	2.7	•
1316	27	Increment Starting Record Count: This operation code
		will increment the Starting Record Count Register
		INIS register is utilized to inform the sequencer what
		sector of a group of four to start the read or write
		(4XX only). The instruction information byte is not
		used.
××××	30	SPARE

DESCRIPTION

BULL CONFIDENTIAL & PROPRIETARY

MNEM

MNEM	<u>0P</u>	DESCRIPTION
lcmd	31	Load DLI Command Register: This operation code will load the DLI Command Register with the command contained in the instruction information byte. This is the specific command to the device. Refer to the addressing section for a partial list of commands.
lfct	32	Load Field Count Register: This operation code will load the Field Count Register with the count contained in the instruction information byte (normally 4, in two's complement form). This register keeps track of the specific sector of a group of four (4XX only).
x x x x	3 3	SPARE
rctl	3 4	Reset Control: This operation code will perform different functions depending on the specific bit set in the instruction information byte. These functions are defined below:
		Bit 08 Not Used 09 Not Used 10 Not Used 11 Halt the sequencer if the Cyl/Head Register is not loaded. This will prevent an automatic head switch.
		12 Halt the sequencer if we have detected a D-register parity error.
		13 Not Used
		14 Clear the input FIFO
		15 Reset the FEQUAL flip-flop, to get ready for another compare.
s e d c	35	Set EDAC Control: This operation code will reset the EDAC control logic and also set the SEDC Register to indicate to the EDAC board the type of field the sequencer will be operating on next. i.e., count field, or data field and the length of each. Refer to the register definition section address B051 for specific bit definitions.
stat	36	Set Status Register: This operation code will set the Status Register with the contents of the instruction information byte. This will convey information to the microprocessor on the type of error detected or if there even was an error.

REV D

halt 37 Halt sequencer: This operation code is utilized to halt the sequencer. The instruction information byte is not used.

3.6.5.3 READ TYPE

The following is a list of the read type instructions, including the mnemonic (used in the firmware), its octal code (used in the logic diagrams), and a brief explanation of its function. The instruction information for the read type operations will contain the number of iterations of the operation code (i.e., the number of bytes to read, or in the case of the no-op, it is the number of no-ops to perform).

MNEM	<u>0 P</u>	DESCRIPTION
ccsn	40	Compare Count/Data Field Sync Byte: This operation code will prepare the sequencer to perform a compare on the next byte of information coming from the device, which should be the count or data field sync byte. The sync byte is put into the input FIFO.
cenf	41	Compare Count Field Bytes: This operation code will prepare the sequencer to perform a compare on the flag, cylinder lower, cylinder upper and head bytes read from the count field. This information is also put into the input FIFO.
ccnb	42	Compare Count Field Bytes: This operation code is similar to "ccnf" except that the information is sent to the buffer board.
xxxx	4 3	Not Used
xxxx	4 4	Not Used
r d d s	4 5	Read Data, Defect Skip Control: This operation code will prepare the logic to read a data field from a 50X type device under defect skip control, (i.e., There may be defects on the media in the data field). This data is also sent to the EDAC board for error detection purposes.
rdtb	46	Read Data to Buffer: This operation code will prepare the logic to read a data field from the device into the buffer. This data is also sent to the EDAC board for error detection purposes.
rdtf	47	Read Data To FIFO: This operation code will prepare the sequencer to read the information from the device into the input FIFO.

MNEM	<u>0 P</u>	DESCRIPTION		•	REV D
			MNEM	<u>0 P</u>	DESCRIPTION
rdtx	50	Read Data To Register: This operation code will prepare the logic to read the information (normally the count field, defect skip) into the input FIFO and also into the appropriate Defect Skip Register.	wadm	60	Write Address Mark: This operation code is utilized by the sequencer to control writing the address mark on the device. This operation code is used during a format operation only.
recc	51	Read Cyclic Code: This operation will prepare the logic to read the cyclic code field from a 4XX type device. The ECC code is utilized on the count field only.	wcsn	61	Write Count Field Sync Byte: This operation code conditions the sequencer to write the count field sync byte, used during a format operation only
redc	5 2	Read EDAC: This operation code will prepare the sequencer to read the Error Detection and Correction Code from the device.	wdsn	62	Write Data Field Sync Byte: This operation code will condition the logic of the sequencer to write the data field sync byte. This is used during all write operations, including format.
xxx	5 3	Not Used	wdds	63	Write Data Defect Skie Control
idta	5 4	Ignore Data: This operation code will prepare the logic to read the data field and ignore its contents, (i.e., it is not used). This is so the sequencer can			Write Data, Defect Skip Control: This operation code will prepare the logic to write a data field to a 50X type device under defect skip control, (i.e., there may be defects on the media in the data field).
	s s t	step over data fields, on the 4XX type of device, but still remain in sync. As an illustration, the sequencer must start reading or writing the second, third or fourth data field of a group on the 4XX. In	wdtb	64	Write Data From Buffer: This operation code will prepare the logic to write a data field from the buffer.
		order to do this the sequencer must remain in sync with the device through the previous records to be able to miss the write splice on a read or where to put the splice on a write operation. The splice is the area in the gap where the write is started.	wdtf	65	Write Data From FIFO: This operation code will prepare the sequencer to send the information (normally control) from the output FIFO. This information, for example, could be cylinder, head, seek difference, etc.
x x x x	5 5	Not Used	wdtx	66	Write Data To Register: This operation code will
* * * *	5 6	Not Used			prepare the logic to write the information (normally the count field, defect skip) from the buffer and
NO-0P	5 7	No Operation: This operation code is just a no			places it into the appropriate Defect Skip Register. This is utilized during a format operation only.
1 (F 4 W		operation code, (i.e., it is used for delay purposes only).	wecc	67	Write Cyclic Code: This operation will prepare the logic to write the cyclic code field from the EDAC board to a 4XX type device.
3.6.5.4 W			wedc 70	70	Write EDAC: This operation code will prepare the
	The following is a list of the write type instructions, including the mnemonic, its octal code and a brief explanation of its function. The instruction information for the write type operations will contain the number of iterations of the operation code (i.e., the number of bytes to write).				sequencer to write the Error Detection and Correction Code from the EDAC board to the device.
			whex	71	Write Hex 19 Sync Byte: This operation code will enable the sequencer to write the hex 19 sync byte to the device.
			wzds	72	Write Zeros, Defect Skip: This operation code will prepare the sequencer to write a data field of ""

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION

prepare the sequencer to write a data field of "zeros" under the control of the defect skip logic. Used during a format operation and on 50X type devices only.

MNEM	<u>0 P</u>	DESCRIPTION
wzrd	73	Write Zeros, Data Field: This operation code will condition the logic to write a data field filled with "zeros". This is used during a format operation on the 4XX type of device only.
wzro	7 4	Write Zeros, Gap Area: This operation code will set up the sequencer to write a specific number of bytes of "zeros" to establish a gap area.
wzix	75	Write Zeros To Index: This operation code will condition the sequencer logic to write data bytes of "zeros" till the index mark is detected. This is used during a format operation only, to generate the gap from the last data field to the index mark.
x x x x	76	Not Used
widx	77	Wait For Index Mark: This operation code is utilized during a format operation only. It conditions the sequencer to wait for index mark before continuing the next operation code.

3.6.6 LOGIC GROUPS

8481 E 14

In the following paragraphs the hardware will be separated into specific groups with a brief description of their operation given.

3.6.6.1 D-REGISTER DATA FLOW

Refer to Figure 3.6-2.

The D-register is the center of activity for transfer of information between the DAU and the devices. The transfers are accomplished by interface signals SWO-OUT and SRI-IN. Except for the address mark line (DREG-M), all data and control information applied to the D-register are routed through the D switch (D-SW-0-7). The address mark line is activated by sequencer op code (OP60) to write the device address marks.

Parity is checked for device data, buffer data, EDAC data and output FIFO data. A zero parity bit is generated for zeros, CSYNC, DSYNC and HEX 19 bytes.

The D-register contents is sent to the MP, SB, and EI boards and to the input FIFO. It is also sent to any DI boards that are installed. The Input FIFO is loaded with cylinder, summary and detail status from the device during a read (0P40+41+47). This information is retrieved by the microprocessor (MP-RD) with address B04D (MP-ADEC-13).

REV D

Information selected from the D switch is determined by the decode logic as follows:

DECODE	INFORMATION SELECTED
000	Zeros for writing gaps, defective skip areas and formatting.
001	Data from the device (SEQ 00 & $\overline{01}$).
010	Buffer Data: Write data (OP63), format zeros 50X devices only (OP72), EDAC bytes originating from the system (MODE-EDAC-RD). Write data from buffer (OP64), write format data into Defect Skip Register (OP66), Write Data, Defect Skip not inhibited (BUFF-WSTB).
011	EDAC Data: Write cyclic code (OP67) from EI board to 4XX device. Write EDAC bytes (OP70) from EI board to device.
100	Output FIFO: Load output FIFO data (OP65).
101	CSYNC bytes: Write count field sync bytes (OP61).
110	DSYNC bytes: Write data field sync byte (OP62) or Write Sync byte after defect skip area (DEF-WDSN).
111	HEX-19: Write this character after the defect skip area (WHEX).

3.6.6.2 COMPARE NETWORK

Refer to Figure 3.6-3.

The compare network is located on the microprocessor board, This network consists of the following: The Flag Mask, Flag, Cylinder Lower, Cylinder Upper/Head Registers, the compare switching logic and the comparator chips themselves.

The compare network is utilized to compare the count field or data field sync bytes which occurred before each field on the disk. Also, the count field bytes consisting of the flag, cylinder lower and cylinder upper/head bytes will be compared to verify we are on the correct head and cylinder. This would normally be a straight forward piece of logic but because of the difference in format, between the 4XX and 50X type of device, a unique gating network was required.

Table 3.6-1 shows the difference between the 4XX and 50X count fields. Both devices will have a hex 19, which the device utilizes to find the beginning of a field. This byte is not returned to the DAU. The count/data field sync byte in front of each field is the first byte sent to the DAU. These are not shown in the table.

TABLE 3.6-1. COUNT FIELDS FOR 4XX AND 50X DEVICES.

BYTE	<u>50X</u>	<u>4 X X</u>
0 1 2 3	Flag Cylinder Lower Cylinder Upper/Head Record Def Skip O	Cylinder Lower Cylinder Upper/Head Flag Record
5 6 7 8	Def Skip O Def Skip 1 Def Skip 1 Cylinder Lower * Cylinder Upper/Head *	Cylinder Lower * Cylinder Upper/Head * Flag * Record *
A – B C – D E – F	Track Skip 3 Track Skip 2 Track Skip 1	

NOTE: The Count Field bytes followed by an asterisk are utilized for alternate track processing, i.e., if this track is formatted as defective, alternate assigned, these bytes will be the address of the alternate track.

The comparator switching logic will be the only area described in detail in this section. The one or four selector switch has as its inputs:

Select 0 Count Field Sync Register
Select 1 Flag Byte Register
Select 2 Cylinder Lower Register
Select 3 Cylinder Upper/Head Register

Now the challenge is to get the proper select code to the switch, and hence the proper information gated to the comparator at the proper time based on the device type.

The select inputs are controlled by a 4-bit Shift Register which is preset to a value of "0110" for the 4XX type of device and to "1101" for the 50X type of device. The two most significant bits of the Shift Register are utilized for the comparator switch selection process.

The output of these two bits will provide a selection code sequence of "10", "11" and "01" for the 4XX type of device and a sequence of "01", "10" and "11" for the 50X type of device.

It can be seen that each selection code will gate the proper register through the switch at the proper time and in the correct sequence so that the information from the specific device type can be compared.

It should be noted that the selection code of "00", which is used to gate the Count Sync Register through the switch for comparison is just the

inhibit function, i.e., if the sequencer is not in the OP41-42 control state.

These bytes are compared with their corresponding bytes from the device (DREG 0-7). All compares are gated by the appropriate sequencer op code to set the EQUAL flip-flop. Then the sequencer will enter the BRANCH IF EQUAL state (OPO1), and branch to the appropriate routine.

OP40 gates sync byte compares for those sync bytes located in their regular positions on the track. OP45 is used to gate a data sync byte that follows a defect skip area (WDSN). Should a miscompare occur in this case, DEF-SYNC-ERR sets. The sequencer is stopped, and the appropriate bits are set in status bytes 0 and 1. The EQUAL flip-flop is also set if the Field Count Register (FCT-ALL-1), Record Count Register (RCT-ALL-1), or the Starting Record Count Register (SRC-ALL-1) runs out (becomes all ones).

3.6.6.3 DEFECT SKIP LOGIC

Refer to Figure 3.6-4 for the following paragraphs.

The defect skip control logic also resides on the microprocessor board and consists of the following elements: The byte counter, the Defect Skip Registers (DEF 0 and 1), the defect skip comparator and the defect skip control logic itself. This defect skip function is applicable only for the 50X type of device. There is no skip function associated with the 4XX type of device. The defect skip logic is only utilized when a defect occurs in a data field. The defects in the gap areas are handled via the branch capability of the sequencer.

Before we get into the heart of the logic itself a brief description of the possibilities of occurrences of defects is in order. First of all it should be noted that there are a maximum of three defects on any one track and a maximum of two defects in any one record. A record, for this discussion, consists of the following: count field, gap 2, data field and then gap 3. To complicate matters, there are differences in the processing of the defects based on device type.

On the 500 type of device, any defect in the gap area will have a 512 byte skip (dead area) centered around the defect and there are no defects allowed in the data field. If a defect occurs where a data field would fall, a 512 byte skip area is placed before the count field thus pushing the count and data fields further down the track.

On the 500E, 501, or 501N type of device, the defect skip size will be 64 bytes wide in any area. Defects are allowed to fall in the data field.

Defects can occur in any gap area on the media, i.e., between the index mark and the first count field, between any count field and the associated data field, and between the data field and the next count field or index mark if it happens to be the last data field on the track.

BULL CONFIDENTIAL & PROPRIETARY

THEORY OF OPERATION




FIGURE 3.6-2. D-REGISTER AND INPUT FIFO
BULL CONFIDENTIAL & PROPRIETARY




FIGURE 3.6-3. COMPARE GATING NETWORK

As was noted previously, there are a maximum of three defects per track and they can occur in any combination but only two defects in any one record, i.e., any count field, data field and associated gap area.

The two defects in any one record present some interesting possibilities. They could both occur between the count field and data field, both be in the data field itself, or be in the gap following the data field. They could also be split and we could have one Defect in any of two fields. Refer to the REGISTER DEFINITIONS section, addresses B064 through B067 for a description of the flags the sequencer utilizes to determine if and where the defects exist.

3.6.6.4 BYTE COUNTER

Refer to Figure 3.6-4.

The byte counter is a 12-bit counter which is preset to two different values based upon the device type which we are about to read or write. The counter is preset to the two's complement of 288 bytes for the 500 or 500E type of device, (actual preset value is EEO Hex). The counter is preset to the two's complement of 2304 bytes for the 501 or 501N type of device, (actual preset value is 700 hex). The byte counter is loaded with one of these values when the sequencer is in the set EDAC control state (0P35).

The counter is incremented once for each byte read or written from/to the device (FSEQ-EXEC) when the sequencer is in the read (0P45) or write (0P63-72) mode. The end of the data field is indicated when this counter reaches an all ones condition.

The compare logic is enabled for "Compare If Equal" (A=B) only if bit 0 of the associated Defect Skip Register is set (DS-0-B0 or DS-2-B0). This bit indicates that a defect exists in the data field. The outputs of the compare logic is applied to the defect control logic.

3.6.6.5 DEFECT SKIP REGISTERS

Refer to Figure 3.6-4.

These registers consist of four 8-bit register chips which are utilized to hold the skip information until it is required during the actual read or write operation. They can be loaded by the microprocessor (MP-DATA-0-7) or by the sequencer (DREG-0-7) during the formatting or reading of a count field. These registers must be loaded by the microprocessor with count field zero defect skip information prior to a format operation.

Defect skip information is clocked (\$EXEC-CLK) into the Defect Skip Registers by the microprocessor addresses as follows:

MICRO ADDRESS	ADDRESS DECODE	DEF-0 REG	DEF-1 REG
B 0 6 4	MP-ADEC-04	MSB	
B065	MP-ADEC-05	LSB	
B066	MP-ADEC-06		MSB
B 0 6 7	MP-ADEC-07		LSB

The registers are loaded from the sequencer by loading the sequence state counter with the two's complement of four (FC hex) and executing the appropriate read (OP50) or write (OP66) command. The Defect Skip Registers will then be loaded as the counter increments as follows:

SEQ	STA	TE	DEF-0	DEF-1
CTR	6	7	REG	REG
	0	0	MSB	
	0	1	LSB	
	1	0		MSB
	1	1		LSB

3.6.5.6 DEFECT SKIP COMPARE

Refer to Figure 3.6-4.

The defect skip compare logic is always comparing the byte counter with the two Defect Skip Registers. Remember, there is the possibility of two defects within one data field. These defects could be close together, double defect, (DOUBLE-DEF) or separated, in effect two single defects, (DEF-SKP).

3.6 6.7 DEFECT SKIP CONTROL

Whenever there is a defect on the media, its exact location is calculated, either at the factory during media certification or by a system program "MTAR" during media testing. A skip (gap) area of 64 or 512 bytes is centered around it. The calculated location, which is entered into one of the defect skip bytes in the count field is the two's complement of the number of bytes from the start of the data field to the edge of the skip area surrounding the defect.

During a format or write operation these skip areas will be written over with zeros. Now during a read operation, the device must be controlled such that it does not read through the defective area. This is because it may cause the read data recovery circuit to become unlocked.

The defect skip detection logic compares the output of the 12-bit byte counter (BYTE-CTR-00-11) with the output of the first Defect Register (DS-A-00-11) and the second Defect Register (DS-B-00-11).

REV D

The byte counter is loaded with the two's complement of the number of data bytes for a sector read or write. The Defect Skip Registers are loaded with the two's complement of the number of bytes from the beginning of the data field to the edge of the defect skip area. Therefore, a compare between the byte counter and a Defect Skip Register locates the beginning of the defect skip area within the data field.

When a compare between the byte counter and a Defect Skip Register occurs, signal DEF-RW comes true to enable this section of the defect skip control logic. The first thing that happens is the step counter starts counting with each \$DAU-CLK.

At a count of one (PRESET-DS), the defect counter (DEF-CNT) is preset and a flip-flop (DEF-SKP-INH) is set which will inhibit the byte counter from counting. The preset value for the defect counter will depend on whether the operation is a read or a write. Data transfer to or from the store and EDAC boards is inhibited. If a read operation is in progress the control line DCS to the device is dropped thus stopping the read.

At a count of two (ENABLE-DS), the step counter is inhibited from counting further, the defect counter (DEF-CNT) is conditioned for counting, and if a read operation is in progress (OP45) the defect read counter (DEF-RD-CNT) is also enabled to count \$DAU-CLK's.

Now, lets separate the discussion into what happens during a read operation, then we will go over the write operation.

3.6.6.8 DEFECT SKIP DURING READ OPERATION

The preset value for the defect counter (DEF-CNT) will be 28 decimal in two's complement (E4 Hex) if a single defect has been detected and 60 decimal in two's complement (C4 hex) if a double defect has been sensed.

During a read operation, when the flip-flop (DEF-SKP-INH) is set the device command strobe (DCS) line to the device is dropped which inhibits the read and stops all inputs from the device. Now with the byte clocks (SRIs) from the device stopped, the sequencer must have some way of timing out, (counting through the defect area) so the counter (DEF-RD-CNT) is utilized. This counter along with the preset values in the defect counter (DEF-CNT) were selected to generate a delay of sufficient length such that the device command strobe (DCS) control could be enabled between the defect and the sync bytes which follow the defect. The defect read counter (DEF-RD-CNT) will divide down the DAU-CLK, i.e., for each 16 DAU-CLK's the defect counter (DEF-CNT) is incremented by one. When DEF-CNT reaches an all one's value, the signal DEF-WDSN becomes true which allows DCS to be sent to the device. Thus restarting the read operation.

The device then looks for the Hex 19 sync byte and when found sends the next byte (data field sync) to the sequencer. This byte generates an execute signal (FSEQ-EXEC), which will reset the DEF-SKP-INH flip-flop.

This byte is also compared to the count field sync byte to make sure no records have been skipped. When DEF-SKP-INH resets it allows the following bytes of information from the device to be sent to the store and EDAC boards. Thus restarting the read operation and EDAC generation.

3.6.6.9 DEFECT SKIP DURING WRITE OPERATION

The preset value for the defect counter in a write operation will be 66 decimal (BE Hex in two's complement form) for a single defect and 130 decimal (7E Hex in two's complement) for a double defect.

In the write mode of operation, when the DEF-SKP-INH flip-flop gets set, DCS control remains high. This allows the device to continue in a write operation. Data from the store board is inhibited, EDAC generation is stopped and 64 or 128 bytes of "zeros" are written on the device. The defect counter DEF-CNT is incremented by one for each byte written on the device.

The defect counter was preset to a value of either 66 or 130 decimal. After the 64 or 128 bytes of "zeros" are written, the signal DEF-WHEX becomes true which causes the hex 19 sync byte to be written on the device. On the count the counter reaches the maximum count (FF), signal DEF-WDSN comes true and the data field sync byte is written. After these bytes have been written, DEF-SKP-INH is reset thus restarting the normal write operation. The data from the store is again sent to the device and the EDAC board. EDAC generation is restarted, and the byte counter is enabled to count bytes as in a normal write operation.

3.6.6.10 SEQUENCER LOGIC

The following descriptions of the sequencer hardware will concern the logic implemented on the sequencer board. The heart of the sequencer is the sequencer logic itself. This logic consists of three flop flops (FSEQ-RUN, FSEQ-ADDR-LD and FSEQ-EXEC), the Address Register/Counter, the RAM, the State Register/Counter, the Command Decoder, the increment/branch decision logic and lots of control logic.

The speed of the sequencer is mainly driven by the device which is currently being used. For example, the 4XX data transfer rate is 806 KB, or one byte every 1.24 microseconds, whereas the 50X type of device has a transfer rate of 1.2 MB, or one byte every 834 nanoseconds. For the branch or immediate type of operation, the execution rate is 200 nanoseconds per instruction, or iteration count.

3.6.6.10.1 SEQUENCER CONTROL FLIP-FLOPS: Refer to Figure 3.6-5.

In order to get the sequencer running, the microprocessor must load the starting address of a routine into the Sequencer Address Register. When the most significant byte of the RAM address (MP-ADEC-03) is loaded, and bit 0 = 1 on the data bus, MP-START-SEQ sets. On the next clock FSEQ-SYNC sets which, in turn, sets the control flip-flop FSEQ-RUN. FSEQ-RUN enables the rest of the sequencer. It also indicates to the microprocessor that the sequencer is doing something. In many instances the microprocessor will simply loop on the set state of FSEQ-RUN waiting for the sequencer to complete its task. The FSEQ-RUN flip-flop will be reset with \$TOT-CLR, if a halt sequencer instruction is received from the microprocessor, if an error is detected or when a HALT command is reached in the sequencer RAM.

The FSEQ-ADDR-LD flip-flop is set initially when FSEQ-RUN sets. It is then set at the completion of each operation code (i.e., whenever the address counter is incremented or loaded). This flip-flop is used to control the loading of the sequence state counter. FSEQ-ADDR-LD is reset on the next \$MPD-CLK, with \$TOT-CLR, or if an error is detected.

FSEQ-EXEC is a flip-flop which is utilized to define one MPD-CLK as special, (i.e., it is the one that will be used to clock or increment registers/counters. The set function for the FSEQ-EXEC flip-flop consists of the following:

- 1. A no-op instruction is decoded (OP57).
- 2. For any branch or immediate instruction (SEQ-DATA-00).
- 3. Each time a byte of information has been sent or received from the device (FSY2).
- 4. When the instruction "wzix" or "widx" is in operation and the index mark from the device is sensed (FINDEX).

FSEQ-EXEC is reset on the next \$MPD-CLK, with \$TOT-CLR, or if an error is detected.

3.6.6.10.2 SEQUENCER ADDRESS REGISTER/COUNTER: Refer to Figure 3.6-6.

The Address Register/Counter is a 10-bit counter utilized to access any one of 1024 locations of RAM storage. The microprocessor can load the full ten bits and thus start the sequencer at any location. The sequencer has been limited to being able to load only the least significant eight bits for the branch type instructions, thus giving a branch range of up to a maximum of 255 locations but only within the same segment or 256 location block.

The LSB is loaded by either address B042 (MP-ADEC-02) or by decode of any branch instruction. The MSB is loaded with the high order two bits upon decode of address B043 (MP-ADEC-03). The counter is loaded from the microprocessor data bus if the micro is performing a write (MP-WR) to the counter; otherwise, the counter will be loaded from the sequencer's RAM.

The counter increments when the MSB of the RAM is read or loaded (MP-ADEC-05). It is also incremented upon setting the execute flip-flop (FSEQ-EXEC) for any of the following conditions:

- 1. A no-op or and immediate type instruction was executed.
- 2. Control type information (SEQ-DATA-00 not read or write) has transferred (SEQ-ST-ONES State Counter Exhausted).
- 3. Read/write data transfers have completed (BYTE-CTR-ONES).
- 4. Device index (DEV-IDX) was detected while the sequencer was in OP75 or OP77 control state.

3.6.6.10.3 SEQUENCER RANDOM ACCESS MEMORY (RAM): The RAM memory consists of four 1K by 4-bit chips. This RAM contains the entire operating firmware for the sequencer. This includes all format, read or write commands or programs for normal operation. The RAM is loaded with the sequencer codes during DAU initialization. The LSB is loaded by address B044 (MP-ADEC-04) and then the MSB is loaded (MP-ADEC-05). SEQ-DATA-00-15 contains the op codes (00-05) in octal format, parity bits (06-07) for both bytes, and the instruction information (08-15). The sequencer starts executing the op codes in RAM when the FSEQ-RUN flip-flop sets, and stops when it resets. The RAM is loaded once during DAU initialization and need not be loaded again unless a parity error is detected or some overlay (maintenance) has been used which wipes out the code. Parity is checked on each instruction pulled from RAM and if bad, it will stop the sequencer.

3.6.6.10.4 SEQUENCER STATE COUNTER: The sequencer state counter (SEQ-STATE) is loaded when each instruction is pulled from RAM. It is loaded with the two's complement of the number of iterations of the instruction required. There may be cases where this information is not used but it is loaded anyway. This counter is incremented once for each FSEQ-EXEC strobe. When it reaches a count of all one's (runout) it indicates that the number off iterations of this instruction have been completed. The SEQ-ADDR Register is incremented by one and the next instruction is placed in execution.

REV D

3.6.7 SEQUENCER COMMAND DECODE

The sequencer command decoder is a straight forward decode of six bits of the op-code read out of the RAM. It will provide 64 unique codes (00-77) octal).

3.6.8 TYPICAL SEQUENCER OPERATION

The following is a listing of a small portion of the WRITE 50X firmware routine which resides in the sequencer RAM. This is taken directly from the DAU firmware listing. Refer to this listing for the the following discussion.

```
wr5 50X dw (lcmd + rdh)
                                       set DLI cmd = read header
       dw (dcss)
       dw (rctl + 03h)
                                       reset fifo/flag
       dw (sedc + OCh)
                                       set edac control CO +CN
       dw (ccsn + low(-1))
                                       compare count sync byte
       dw (beq + wr5_lpa - base)
                                       test - count miscompare
       dw (dcsr)
                                       count miscompared
       dw (no-op + low(-50))
                                       delay
       dw (bun + wr5_50X - base
                                       go try again
wr5 lpa dw (ccnf + low(-3))
                                       compare next 3 bytes
       dw (rdtf + low(-1))
                                       read count to fifo
       dw (rdtx + low(-4))
                                       read count def to def reg
       dw (bsnz + wr5_lpb - base)
                                       test if CO
       dw (rdtf + low(-8))
                                       read rest of CO
wr5 lpb dw (redc + low(-6))
                                       read count edac
       dw (dcsr)
       dw (no-op + low(-5))
                                       delav
       dw (bcce + d5_cedac-base)
                                       test - count edac error
       dw (beq + wr5_lpc - base
                                       test - count compared
       dw (bun + d5 cmiss-base)
                                       count miscompared - exit
wr5 lpc dw (no-op + low(-40))
                                       delay
       dw (lcmd + wrt)
                                       set DLI cmd - write
       dw (bbfl + wr5_lpd - base)
                                       test - buffer has data
       dw (bsht + wr5 sht - base)
                                       test - short block
       dw (bun + d5_ndata - base)
                                       no more data to write
```




FIGURE 3.6-4. DEFECT SKIP LOGIC

If the microprocessor decides that the command it is executing is a write command to a 50X type of device it will use the starting address of "wr550X". It loads this address into the Sequencer Address Register.

The sequencer will then start executing this piece of code. The first instruction "lcmd" will load the DLI Command Register with a read header "BE" command to the device. Then "dcss" will set the device command strobe indicating that the command lines contain valid information. Then while the device is looking for the address mark and hex 19 sync byte, the sequencer will execute a couple of miscellaneous instructions. The first, "rctl" will reset the input FIFO and clear the equal flag. Then the next instruction will preset the EDAC board and set the SEDC Register. This register tells the EDAC board what type of field the sequencer will be operating on next. When the sequencer gets to the next op code "ccsn", it will have to wait for the device to send the count field sync byte, and then perform the compare. The next instruction "beq" will test the equal flag to see if the sync byte compared to the CSYN Register.

If there was a miscompare the sequencer does not take the branch. It falls through and executes "dcsr", which will reset the device command strobe flip-flop. This shuts off the read operation. The sequencer then goes through a "NO-OP" delay before taking the "bun" back to the top and retrying the operation.

Now, if the compare was equal, the sequencer would take the branch to wr5 lpa, the "ccnf" op code. Here again the sequencer must wait for the device to send in bytes of information. The next three bytes of information, the flag, cylinder lower, and cylinder upper/head are place into the input FIFO and also compared to the appropriate register. While this compare is taking place the equal flip-flop is remembering this condition. The next instruction "rdtf" will read the record number byte into the input FIFO when it is received from the device. Then "rdtx" will read the defect skip information from the count field into the input FIFO and also into the Defect Skip Registers.

We now come to another decision point, "bsnz" instruction tests the condition of the Count Field Sync Register (six least significant bits are equal zero). This is required because count field zero on the device is a different length than the rest. If it is count field zero, the branch is not taken and the sequencer will execute the "rdtf" instruction immediately following the "bsnz". This will read the remainder of count field zero into the FIFO.

Now that the count field had been read the next instruction will read the EDAC bytes and indicate to the EDAC board that these are the EDAC bytes. The next op code will reset DCS strobe to the device, thus stopping the read. The sequencer will then delay for awhile utilizing the NO-OP instruction.

REV D

This is to allow the EDAC board to process the last byte of EDAC and determine if there is an error or not.

The sequencer operation now will test to see if there were any errors in the count field. The first check "bcce" will branch if there is an error indicated from the EDAC board. The next check "beq" will test the equal flag to see if the cylinder/head tested correct. Then there is the "bun" if all else failed, this branch indicates that there was a miscompare error (i.e., the device is not on the correct cylinder or head or the flag byte was in error).

This completes the discussion on the sequencer firmware.

3.7 DISK INTERFACE (DI)

Refer to Figure 3.7-1.

The disk interface is located on the WDAEI board and up to three optional MPCDI boards. This logic connects the DAU to the Mass Storage Units with dc coupled line transmitters and receivers. Data is transferred across the DLI on bidirectional transmission lines, I-DIO-DI7,P, with a single byte wide data path (eight bits plus parity) in a byte serial data transfer mode. The DLI dialog control signals are transmitted and received on separate lines. Each board can connect up to four MSUs but only one MSU at a time can be selected for operation.

3.7.1 DEVICE SELECTION CONTROL

The device selection control allows one MSU only to be selected for operation at one time. It consists of two 1-of-4 data select chips on each board. The four board-select lines, DBRD-SEL-0-3, from the DAU are hardwired to the corresponding board slot for board selection. The two device select lines, FDEV-SEL-2,3 control the output of the data select chips to select the MSU port data and control lines as follows:

FDEV	-SEL	MSU/PORT
2_	3	SELECTED
0	0	Α
0	1	В
1	0	С
1	1	D

The control line, DEV-(A-D)-SEL/INH, activated by the selection process enables the transmitters and receivers for the port on the selected board and inhibits nonselected transmitters and receivers.




FIGURE 3.6-5. SEQUENCER CONTROL
BULL CONFIDENTIAL & PROPRIETARY




FIGURE 3.7-1. DISK INTERFACE (DI) (WDAEI AND/OR MPCDI BOARDS)

BULL CONFIDENTIAL & PROPRIETARY

Honeywell HONEYWELL INFORMATION SYSTEMS	INC.	SPEC. NO. 58014349	1/20	REV.
PHOENIX, ARIZONA	Dist. Code None	PROJECTION CODE		
PREPARED BY DATE TITE See sheet 20F	-	IANCE INTERFACE PROC	EDURES	

REVISION RECORD

A Level 3 Issued

JAN 3 1 1995

Sheets Affected
Sheets 1 thru 20F

HONEYWELL CONFIDENTIAL & PROPRIETARY

This document and the information contained herein are confidential to and the property of Honeywell information Systems, inc. and are made available only to Honeywell employees for the sole purpose of conducting Honeywell's business. This document, any copy thereof and the information contained herein shall be maintained in strictest confidence; shall not be copied in whole or in part except as authorized by the employee's manager; and shall not be disclosed or distributed (a) to persons who are not Honeywell employees, or (b) to Honeywell employees for whom such information is not necessary in connection with their assigned responsibilities. Upon request, or when the employee in possession of this document no longer has need for the document for the authorized Honeywell purpose, this document and any copies thereof shall be returned to the employee's manager. There shall be no exceptions to the terms and conditions set forth herein except as authorized in writing by the responsible Honeywell Vice President.

SPEC. NO.

SHEET REV.

10 TO CONTROL OF STREET REV.

10 TO CONTROL OF STREET REV.

10 TO CONTROL OF STREET REV.

11 TO CONTROL OF STREET REV.

12 TO CONTROL OF STREET REV.

12 TO CONTROL OF STREET REV.

TABLE OF CONTENTS

PARA	<u>TITLE</u>	PAGE
1.0 1.1 1.2	GENERAL DESCRIPTION	3
2.0	TERMINAL REQUIREMENTS	5
3.0	CABLE REQUIREMENTS	5
4.0	TEST INTERFACE BOARD DESCRIPTION AND CONNECTION	5
5.0	DAU MAINTENANCE INTERFACE MENU SUMMARY	7
6.0 6.1 6.2	MENU DESCRIPTION	9
	LIST OF ILLUSTRATIONS	
FIGU	RE TITLE	PAGE
1.0- 4.0-		

HONEYWELL CONFIDENTIAL & PROPRIETARY

1.0 GENERAL DESCRIPTION

This document describes the maintenance interface of Device Adapter Unit WDAU66LA/B. The maintenance interface is incorporated into the EPROMS of the WDAMP board and can function in a stànd—alone environment, i.e., even if firmware is not loaded. Figure 1.0-1 shows where and how the DAU maintenance port is connected to a terminal via a test interface board.

NOTE: The maintenance interface, including the terminal, cable, and the free-edge test interface board, are not required for normal operation of the DAU.

CAUTION

SOME OPTIONS OF THE MAINTENANCE INTERFACE CAN HAVE ADVERSE EFFECTS ON NORMAL OPERATION OF THE DAU. THE PERSON USING THESE OPTIONS MUST BE FAMILIAR WITH THE HARDWARE AND THE FIRMWARE.

The IC chip used for the maintenance interface is an INTEL 8251A programmable communications interface (USART). The USART chip provides visibility into the DAU via a terminal for testing and troubleshooting. The transmitters and receivers of the USART are compatible with the RS-423 interface standard (RS-232C serial) and their inputs and outputs are connected to the left free-edge of the WDAMP board. A test interface board is required for the physical interface to the terminal (see Section 4.0).

1.1 REFERENCE DOCUMENTATION

- TBM-N10-037 DAU Maintenance Interface 58081562
- DAU Test Interface PWA 58059036
- System Tools List
- o 58010008-100 DAU Theory of Operation

1.2 DOCUMENTATION REQUIREMENTS

o 58086200 Firmware Listing (Current)

HONEYWELL INFORMATION SYSTEMS INC.	SPEC. NO. 58014349	SHEET	REV.
		4	^




FIGURE 1.0-1. DAU MAINTENANCE INTERFACE

		T	
	SPEC. NO.	SHEET	REV.
· G	58014349		
HONEYWELL INFORMATION SYSTEMS INC.		5	^
<u></u>			

2.0 TERMINAL REQUIREMENTS

The terminal to be connected to the maintenance interface requires the following:

- o Interface RS-232C Serial TTY (async)
- o Display Echo or Local Copy
- o Baud Rate 300/1200
- o Stop Bits One
- o Parity Even or Mark (none)
- o Duplex Mode Half

The following terminal types meet the requirements and can be used as the user interface to the DAU:

- o Honeywell VIP7205
- o Honeywell ROSY 24 (TWU1003)
- o Honeywell ROSY 26 (TWU1005)
- o Execuport 4080 (with option C)

3.0 CABLE REQUIREMENTS

The following cables can be used for connecting the terminal to the test interface board:

- o 598400394-xxx
- 0 04910129-001
- 0 04910129-002
- 0 04910129-003

4.0 TEST INTERFACE BOARD DESCRIPTION AND CONNECTION

The test interface board (PWA 58081562-001) is a special tool required to access the maintenance capabilities of the DAU (ref: System Tools List 58059036). The board contains the following (see Figure 4.0-1):

- o A toggle switch SW1 controls power on/off
- o A toggle switch SW2 controls the interface
- o A rocker switch SW3 controls the baud rate and parity
- o A free-edge connector to the WDAMP board
- o An RS232 jack J1 cable connector to the terminal

SPEC. NO.

SHEET REV.

58014349

A




FIGURE 4.0-1. TEST INTERFACE BOARD

HONEYWELL CONFIDENTIAL & PROPRIETARY

Honeywell	SPEC. NO.	SHEET	REV.
HONEYWELL INFORMATION SYSTEMS INC.	58014349		A
and the state of the supplemental the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state	و الإناب وهو من بالعادة فعالم الواصفون بالماضات مستوف المرديد الإنجيدي بالرابيو بالأنيي	7	and the state of

The procedure for connecting and configuring the maintenance interface is as follows:

CAUTION

WHEN THE TEST INTERFACE BOARD IS CONNECTED OR DISCONNECTED FROM THE WDAMP BOARD THE TEST INTERFACE BOARD POWER SWITCH MUST BE OFF AND ITS INTERFACE SWITCH MUST BE IN DISABLE.

- 1. At terminal:
 - a. Set baud, parity, and echo (as required).
 - b. Connect cable from test interface board to terminal.
 - c. Turn terminal power on.
- 2. At test interface board (disconnected from DAU):
 - a. Set baud and parity same as terminal.
 - b. Ensure POWER switch is OFF.
 - c. Ensure INTERFACE switch is set to DISABLE.
 - Connect test interface board to left free-edge of WDAMP board.
 - e. Set POWER switch to ON.
 - f. Set INTERFACE switch to ENABLE.
- At terminal perform options from menu as required (see Section 5.0).
- 5.0 DAU MAINTENANCE INTERFACE MENU SUMMARY

The following menu can be obtained at any time by entering an "M" at the terminal.

BREAK aaaa

- Prints register contents at aaaa
- CALC nnnn (+)(-) nnnn Adds or subtracts hex numbers

(Menu Summary continued on next page)

Honeywell	SPEC. NO.	SHEET	REV.	۱
• •	58014349			ı
HONEYWELL INFORMATION SYSTEMS INC.		8		ı

5.0 DAU MAINTENANCE INTERFACE MENU SUMMARY (CONT.)

DEV	- Prints devices configured
DEV nn	- Prints dévice table
DEV nn D	- Prints device status
DEV nn S	- Prints device statistics
DLI p c d	- Issues DLI commands to device
6	- Reset STEP/STOP - cont. execution
6 aaaa	- Reset STEP/STOP - execute to aaaa
PEEKB aaaa [nn]	- Prints 8 or [nn] bytes from aaaa
PEEKW aaaa [nn]	- Prints 8 or [nn] words from aaaa
POKEB aaaa xx [xx]	- Writes byte(s) xx into aaaa
POKEW aaaa xxxx [xxxx]	- Writes word(s) xxxx into aaaa
s	- Step - Execute next instruction
S aaaa	- Step - From address aaaa
STOP aaaa	- Stop - execution at aaaa
STOPE	— Stop — on hard error
TRACE	- Print firmware trace information
TRACE ON	- Turns TRACE option on
TRACE OFF	- Turns TRACE option off
TRACE aaaa	- Turns TRACE off at aaaa
• -	

The following list of functions can be obtained at any time by entering an "F" at the terminal.

- Delete last character entered
 - Dêlete all input
- Ctl X Delete all input
- Ctl C Stops output, reset STEP/STOP & BREAK
- CTL E Changes USART echo (turn echo on or off)
- Ctl I Initialize DAU, rebuild device tables
- Ctl T Execute SELFTEST destroys firmware
- Ctl Z Reset device statistics

Morranovall	SPEC. NO.	SHEET	REV.
Lioneywell	58014349		A
HONEYWELL INFORMATION SYSTEMS INC.		9	

- 6.0 MENU DESCRIPTION
- 6.1 OPTIONS

BREAK aaaa

This option prints out the microprocessor register content when the instruction immediately prior to address (aaaa) is executed. This output repeats indefinitely, until reset by "Ctl C", or the USART interface is disabled.

EXAMPLE:

BREAK 6685

??
AX=0080 BX=E060 CX=0000 DX=6685 SI=8009 DI=0000 BP=3000 SP=05F2
IP=6685 CS=0000 FG=F207

?? AX=0080 BX=0F00 CX=0000 DX=4004 SI=8009 DI=0000 BP=3000 SP=05F2 IP=6685 CS=0000 FG=F213

CALC nnnn (+)(-) nnnn

This option adds or subtracts two numbers and gives the result in hex form. When patching firmware, this option can be used to calculate the displacement value for branch/jump/call instructions.

EXAMPLE:

?? CALC 3500+500

?? CALC 3500-500

SPEC. NO.

SHEET REV.

58014349

A
10

6.1 OPTIONS (CONT.)

DEV

This option prints out a list of all devices that are presently configured. The output gives the decimal and hex numbers, device type, current summary status, DAU port number (where device is connected), and the starting memory address of the device table.

EXAMPLE:

?? DEV

	>	DEVICE	ES_CON	FIGURE) <
DEC-	HEX-	-TYPE	-STAT-	-PORT	-TABLE ADR
01	01	451	30	2	2200
02	02	451	30	0	2000
13	0 D	500	00	6	2600
14	0 E	500	00	6	2680
15	0 F	501	00	4	2400
16	10	501	00	4	2480

DEV nn

This option prints out the contents of the device table in byte form.

EXAMPLE:

?? DEV 13

 2600
 66
 39
 00
 30
 00
 30
 00
 00
 00
 02
 F8
 02
 2D
 03
 2E
 03

 2610
 26
 0D
 0D
 CA
 26
 28
 00
 02
 00
 00
 00
 60
 00
 F8
 0A

 2620
 38
 02
 00
 00
 3E
 11
 01
 00
 00
 04
 CO
 68
 01
 00
 00

 2630
 00
 00
 00
 00
 21
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00
 00</td

no m			
Honeywell	SPEC. NO.	SHEET	REV.
2262269 00 600			NEV.
HONEYWELL INFORMATION SYSTEMS INC.	58014349		
			A
		11	

DEV an D

This option prints out the current information from the device, which includes the number, type, current servo position, and the summary and detail status bytes.

EXAMPLE:

?? DEV 13 D

DNR-OD	DTR-CA	CYU-00	CYL-00	HDL-00
SS40	DS1-00	DS2-00	DS3-00	DS4-00
DS5-00	DS6-00	DS7-00	DS8-00	SS40

DEV nn S

This option prints out the current device statistics in hex form.

EXAMPLE:

?? DEV 13 S

			_		-	٠.	_		-	19.95	_																	
	0																							_			0050	į
														N	1	-		_		_	_	,	_	_	_	_	4047	,
	E													-						-	_		_	_	_	_	7531	
D	A	T	A		X	F	E	R		C	0	M	M	A	N	D	S	_		_	_		_	_	_	_	OCBC	
S	E	E	K		I	N	C	0	M	P	L	E	Ť	E	S	_		_		_	_		_	_	_	_	0000	
H	E	A	D	E	R		٧	E	R	I	F	1	C	A	T	I	0	N		ΕI	RR	0	R	s-	_	_	0000	
X	F	E	R		T.	İ	M	İ	N	G		E	R	R	0	R	S	_						_			0000	
																								_				
C	0	U	N.	T	-	F	ī	Ē	1	D		F	D	٥	n	D	c	_		_	_		_	_		_	014F	
T	N.	TI	FI	P	F	A.	ċ	Ē	_	6	A	5	ï	T	ŭ	•	J E	_	Ď.	~ ·	- ?S		_	_	_	_	0000	
	Ϊ,		- ·) i			T	Ë		+	2	r				_	E	K	*	U !	(2			_	_	-	0000	
- - 1	<u> </u>	•	- ·	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	~	•		E	_	•	r	3	_	۲	K	U	L	E	5	Sŧ		•		-	-	_	0000	
	יע	• •	_	1		<i>J</i>	K	K	E	L	1	A	_ R	L	Ł	- 1	E	R	R	O F	₹S	•	_	-	-	-	013B	
2	,	9 (- 1		U		C	U	R	R	E	C	T	A	8	L	E	Ì	E	RF	10	R.	S	-	-	-	0014	
	A	1 8	. 1			H	E	5	- 1	L	O	5	T	-	•	-	•	-	•	-	-	٠	-	_	-	_	0000	
K I	<u> </u>	- [₹.	- /	1)	. 1	A	T	T	E۱	M	P	T	S.	-	•	-	•	-	-	•	-	-	_	-	000F	
5	E	۱,	₹(: 1	1	ì	A	L	E	R	7	S	•	_	•	-	•	-	•	-	-		-	_	_	-	0000	

HONEYWELL CONFIDENTIAL & PROPRIETARY

SPEC. NO.

HOBEYWELL INFORMATION SYSTEMS INC.

SPEC. NO.

SHEET REV.

58014349

6.1 OPTIONS (CONT.)

DLI p c d

This option issues DLI commands (c) to the device connected to DAU port (p) and also sends any output data (d). If DLI(cr) is input, a list of applicable commands (c) are output. The (p) is the DAU port number in hex form. If DLI p(cr) is input, the device is initialized. The (d) is optional and if not supplied, all zeros are sent on output type commands.

EXAMPLE:

?? DLI

20-HIU 21-HIL 22-CIU 23-CIL 24-API 26-DNR 27-DTR 28-SSR 29-DS1 2A-DS2 2B-DS3 2C-DS4 2D-DS5 2E-DS6 2F-DS7 3F-DS8 42-SFU 43-SFL 44-SRU 45-SRL 46-COU 47-COL 48-HOU 49-HOL

50-SZE 51-RLS 52-RCB 53-SSS 54-SLS 55-RDM 56-ENM 57-DSM 58-SPO 59-SPI 5A-ARC 5B-RRC 5C-HDS 5D-HDD 5E-SDM 5F-SDE

?? DLI 6

?? DLI 6 28

DEV INPUT = 00

?? DLI 6 50

?? DLI 6 28

DEV INPUT = 40

?? DLI 6 51

CE 350P-1 (12-78)

00 00				
Lioneywell	SPEC. NO.	SHEET	2514	ì
and and a so cent		JULE	REV.	ı
HOREYWELL INFORMATION SYSTEMS INC.	58014349			ı
			A	ı
	·	13	1	ı

G G aaaa

These options reset the STEP or STOP condition (if set) and normal instruction execution is resumed. If (aaaa) is supplied, a new STOP is established at that address.

EXAMPLE: See STOP aaaa Option.

PEEKB aaaa [nn]

This option prints out the contents of memory or the hardware registers in byte form starting at address aaaa. Eight contiguous locations are output, unless over-ridden by "nn" which has a maximum value of 99 decimal.

EXAMPLE:

?? PEEK 3500

3500 A0 4D 02 A2 0C B1 8D 2E

?? PEEK 3500 16

3500 A0 4D 02 A2 0C B1 8D 2E 00 30 2B FF A1 AA 00 A2

?? PEEK 3500 99

3500 A0 4D 02 A2 0C B1 8D 2E 00 30 2B FF A1 AA 00 A2 3510 02 B1 90 88 26 02 B1 A0 0E B1 32 06 5E 02 24 F0 3520 75 64 A1 50 02 22 26 06 B0 75 0B 22 06 26 B0 74 3530 08 BF 20 00 86 E0 E9 B9 01 02 06 F0 02 74 03 E9 3540 E6 02 03 06 08 30 74 31 8D 2E 00 1F 81 C5 00 01 3550 D1 E0 73 F8 A3 08 30 8B 46 08 85 06 8E B0 74 11

HONEYWELL CONFIDENTIAL & PROPRIETARY

SPEC. NO.

HONEYWELL INFORMATION SYSTEMS INC.

SPEC. NO.

SHEET REV.

58014349

6.1 OPTIONS (CONT.)

PEEKW aaaa [nn]

This option is the same as "PEEKB aaaa [nn]" except that the output is in word form.

EXAMPLE:

?? PEEKW 3500

3500 4DA0 A202 B10C 2E8D 3000 FF2B AAA1 A200

?? PEEKW 3500 16

3500 4DA0 A202 B10C 2E8D 3000 FF2B AAA1 A200 3510 B102 8890 0226 A0B1 B10E 0632 025E F024

POKEB aaaa xx [xx]

This option writes the supplied byte(s) "xx" into consecutive locations starting at address aaaa in memory or the hardware registers.

EXAMPLE:

?? POKE 3FFO 12 13 14

?? PEEK 3FF0

3FF0 12 13 14 00 00 00 00 00

POKEW aaaa xxxx [xxxx]

This option is the same as "POKEB aaaa xx [xx]" except that the write is in word form.

EXAMPLE:

?? POKEW 3FF0 1234

?? PEEKW 3FF0

3FF0 1234 0014 0000 0000 0000 0000 0000 0000

HONEYWELL CONFIDENTIAL & PROPRIETARY

ſ	Honeywell	SPEC. NO.	SHEET	REV.
1	· · · · · · · · · · · · · · · · · · ·	58014349		Δ
1	HONEYWELL INFORMATION SYSTEMS INC.		15	

S

This option allows the next instruction in sequence to be executed if the STEP or STOP option is set.

EXAMPLE: See STOP aaaa Option.

S aaaa

This option conditions the DAU to begin executing instructions at address "aaaa". See Note below for options available during the STEP option.

EXAMPLE:

?? \$ 6685

AX=0000 BX=0000 CX=0000 DX=0000 SI=8009 DI=0000 BP=3000 SP=05F8 IP=6685 CS=0000 FG=F246

Above Reg Content Okay? - (Y or N) = N
Enter Reg Info - (cr)only = no chg - E = end
AX=1234
BX=2345
CX=FFFF

DX=4511 SI=0

DI=0020

BP= SP=

IP=

CS=

AX=1234 BX=2345 CX=FFFF DX=4511 SI=0000 DI=0020 BP=3000 SP=05F8 IP=6685 CS=0000 FG=F246

Above Reg Content Okay? - (Y or N) = Y AX=FFFE BX=2345 CX=FFFF DX=4511 SI=0000 DI=0020 BP=3000 SP=05F8 IP=6688 CS=0000 FG=F346

?? S AX=FFFE BX=2345 CX=FFFF DX=4511 SI=0000 DI=0020 BP=3000 SP=05F6 IP=6D69 CS=0000 FG=F346

?? G

HONEYWELL CONFIDENTIAL & PROPRIETARY

HONEYWELL INFORMATION SYSTEMS INC.

SPEC. NO.

58014349

A

16

6.1 OPTIONS (CONT.)

STOP aaaa

This option conditions the DAU to halt normal instruction execution immediately prior to "aaaa". When the STOP condition is reached, the microprocessor register content is printed. See Note below for options available during the STOP option.

EXAMPLE: Follows Note below.

STOPE

This option conditions the DAU to halt normal instruction execution upon the detection of any hard error. When the STOPE condition is reached, the microprocessor register content is printed. See Note below for options available during the STOPE option.

EXAMPLE: See STOP aaaa Option.

NOTES: 1. The DAU is initialized if the USART interface is disabled.

2. Most options and control functions are available during the "S amam", "STOP amam", and "STOPE" conditions. If any is not available, a message "INVALID PARAMETERS" is output. Some of the options are listed below:

S — Execute next instruction in sequence
G — Reset option — resume normal operation
S aaaa — Execute instructions from address aaaa
G aaaa — Execute instructions normally until aaaa

Ctl C $-\$ Ctl I $-\$ Reset options - initialize DAU Ctl Z $-\$

Honeywell	SPEC. NO.	SHEET	REV.
HONEYWELL INFORMATION SYSTEMS INC.	58014349		Δ
		17	

NOTE 2 (CONT.)

EXAMPLE:

?? STOP 6685

AX=0080 BX=E060 CX=0000 DX=6685 SI=8009 DI=0000 BP=3000 SP=05F2 IP=6685 CS=0000 FG=F217

?? 5

AX=FFFE BX=E060 CX=0000 DX=6685 SI=8009 DI=0000 BP=3000 SP=05F2 IP=6688 CS=0000 FG=F317

?? S

AX=FFFE BX=E060 CX=0000 DX=6685 SI=8009 DI=0000 BP=3000 SP=05F0 IP=6D69 CS=0000 FG=F317

?? 5

AX=FFFE BX=E060 CX=0000 DX=6685 SI=F010 DI=0000 BP=3000 SP=05F0 IP=6D6D CS=0000 FG=F317

?? G 6685

AX=0080 BX=0F00 CX=0000 DX=4004 SI=8009 DI=0000 BP=3000 SP=05F2 IP=6685 CS=0000 FG=F217

?? S

AX=FFFE BX=0F00 CX=0000 DX=4004 SI=8009 DI=0000 BP=3000 SP=05F2 IP=6688 CS=0000 FG=F317

?? G

HONEYWELL CONFIDENTIAL & PROPRIETARY

SPEC. NO.

HOREYWELL INFORMATION SYSTEMS INC.

SPEC. NO.

58014349

A

18

6.1 OPTIONS (CONT.)

TRACE

This option causes the firmware TRACE information to be printed. The listing is from the last trace entered backward, i.e., a back-track of DAU activity. The firmware listing can be referred to for a description of the TRACE information.

EXAMPLE:

?? TRACE

7010 F700 0000 F600 F100 0711 760D F000 F700 7000 0000 7FFC F600 0040 F400 2511 F300 4AC0 F200 F100 7FEC 0791 360D F000 F700 0000 F600 003F F400 7FDC 2511 F300 4ACD F200 F100 0791 360D F000 7FCC F700 0000 F600 003E F400 2511 F300 4ACD 7FBC F200 F100 0791 360D F000 F700 0000 F600 7FAC 003D F400 2511 F300 4ACD F200 F100 0791 7F9C 360D F000 F700 0000 F600 003C F400 2511 7F8C F300 4AC0 F200 F100 0791 360D F000 F700 7F7C 0000 F600 0038 F400 2511 F300 4AC0 F200 7F6C F100 0791 360D F000 F700 0000 F600 003A 7F5C F400 2511 F300 4AC0 F200 F100 0791 360D 7F4C F000 F700 0000 F600 0039 F400 2511 F300 7F3C 4AC0 F200 F100 0791 360D F000 F700 0000 7F2C F600 0038 F400 2511 F300 4AC0 F200 F100 7F1C 0791 360D F000 F700 0000 F600 0037 F400 7F0C 2511 F300 4AC0 F200 F100 0791 360D F000 7EFC F700 0000 F600 0036 F400 2511 F300 4AC0 7EEC F200 F100 0791 360D F000 F700 0000 F600 7EDC 0035 F400 2511 F300 4AC0 F200 F100 0791

TRACE OF

These options enable or disable the TRACE option. Firmware normally traces the execution of all commands.

EXAMPLE: N/A

HONEYWELL CONFIDENTIAL & PROPRIETARY

Honeywell	SPEC. NO.	SHEET	REV.
HONEYWELL INFORMATION SYSTEMS INC.	- 58014349	19	A

TRACE aaaa

This option disables the TRACE option within firmware when address "aaaa" is reached.

EXAMPLE:

?? TRACE 6685

?? TRACE OFF

6.2 FUNCTIONS

0

This function deletes the last character entered. As many "O"s can be used as required to correct typing errors.

Ctl X

These functions delete all characters just entered.

Ctl C

This function stops any output in process. It can also be used to reset the BREAK, STEP, and STOP options.

Ctl E

This function enables/disables the character ECHO back to the terminal. The default is character ECHO.

Ctl I

This function initializes the DAU. If any commands are in the gueue, they are not executed.

Ctl T

This function, if repeated, performs a forced jump to fixed location FFFO hex which is the start of Self Test.

Ctl Z

This function sequences through the port tables and resets (zeros) the device statistics area.

HONEYWELL CONFIDENTIAL & PROPRIETARY

Honeywell	SPEC. NO.	SHEET	REV.
	50034340	-,,,	,
HONEYWELL INFORMATION SYSTEMS INC.	58014349	1	
		20 F	^
		201	ł

DATE: January 1985

TITLE: DAU MAINTENANCE INTERFACE PROCEDURES

APPROVED BY:

J. A. CASLAKE

8561/21 Dave

APPROVED BY:

J. M. WOODS, Mgr. IOSP Des. & Dev. 1-21-85

CONCURRED BY :

. E. RINEHART

1- 28-85


HONEYWELL CONFIDENTIAL & PROPRIETARY


	r			,			1=:			т		58	08156	2
		REV AUTHORITY	DATE		SIGNATI	JRE		B NO.	i T	PL	т т т	<u>ID</u>	WG. St	
		A LEVEL 1 ISSUE	YR MO	DAY	BUI	Wit 1	V V	002		ALL A	+ + -		+	_
		AI PHAC X S 6 25	OU ACA	KY	Flaga	1 784	A					+ -	`	
		AI PANO A 3623	109 DEC	20	1. mil	lui_			+ + + -	+	+			
		B PHATX5626	85 JAIN	109	RHADA	yth	B	B	-	B		E	3	
				-			22		 	 				
			-				<u>u</u>		 	-	1-1-1			
			 	-			70			$\downarrow \downarrow \downarrow$				
							88			1				
				1			0							
•														
	to the second second													
					kayan yan anamar ahasar ahasar kanaliki yaya. Asa andan									
			†											
		58059114			SCHEM.	DIA.	Α	A						
	Ì	58081744-001		++	PWB ETC		Ai			1 1				
	99		1				FC	OR CONTINUATION OF		STATUS	SEE SHEET		L	A
	24.141.40	Hone	ywell	}	10 Tules	MADE B		ten anaya 61	7-11-84	TITLE	PW A	SM INTERFA	CE BD	
	* NONING 1	HONEYWELL INFORMATION PHOENIX		STEM	S INC.	GROUP	IS SH	LTUS FOR EACH PAGE ! OWN BY LAST ENTRY II DING NUMBERED COLU	N THE	SIZE		n status fo 1562	OR SHEET	RE


			PD 85/01/10	*SECTION-	1+	С	58081562	1/1	В	
				002						
•	1 C	58059114	D SCHEM DIA DAU T	x						
•	5 C	58081744-001	A PWB ETCH DAU TEST	1						EA
•	3 A	43A114748P16	V CAPACITOR TANT	1						EA
•	4 A	43A114748P9	V CAPACITOR TANT	2						EA
•	5 A	58020393-004	W LP REG PS/CONVERTER	1						EA
•	6 A	70928104-021	V RESISTOR, 1/4H	1						EA
•	7 A	70928104-301	V RESISTOR 1/4 W	1						EA:
•	8 A	60067007-011	V SHITCH TOGGLE MIN	2						EA
•	9 A	58020295-001	V SH.ROCKER, DIP, SPST	1						EA
•	10 A	58053426-001	H CONNECTOR, PHB	1						EA
•	11 A	43A143895P1	P CONNECTOR BBPIN	1						EA
•	12 A	58014354	D DAU MAINT TOOL	x						

PW ASM

C 58081562 1/1 B







							r								
							•		·				580)595	56
	REV	AUTHORITY	DATE		SIGNATUI				LY 7	AB	PL				
			YR MO	DAY			0100	2003	004/005		AL	$\bot \bot \bot$		igsquare	
	A	LEVEL 1 ISSUE	91 11	02	J.M. Bon	0-30-81	AA	A			A				
3 0,1	B	PHAOXSO58	8202	15	CHBert	they !		B			\mathcal{B}				
	C	PHAOXS072	82 04	05	& Dreet	th c	<u></u>	11			C		1		
	D	PHADX5095	82 UN	03	BUans	uk 1					D				
		PHAC XS 120						E			E				
		PHADNIOOY					FF	1 1			F				
		PHA 4 X 5136					5				G				
		PHAONJO07						H			H				
		PHABXS151	1	1 1	l .		J	rl l			5				
	K	PHAOXS 163	83 03	14	T. Inau	4	K				K				
	L	PHABX5162 ADD TABS -004 2-005	ND		& Drent	h					4				
	LI	ADD TABS -005	83 04	04	S. mille				L141		4				
	m	PHATX5177	83 JUN	21	& Drent	th	n				m				
		PHATX5219			1		Λ	1 1			N				
		PHADXS256			_		PF				P				
		PHADBE090	ND						R		R				
	g FC	F 5805958	4				FOR		_	OF REVISION		SEE SHEET			
	3	Honey	ywell		-	MADE BY	S.	ame		21 Oct 81	e Mi	DOULE	ł RKD	NI /	15M
	9	r .			<u> </u>	APPROVE	/ Y	1/10		27 SEPTY	-		STATUS FOI		
	LOC	NEYWELL INFORMAT A PHOENIX A		TEM	3 INC.	GROUP IS CORRESPO	SHOV	VN BY L	AST ENT	RY IN THE	SIZE	1	9556		. 1
	D	A-3 (1-79)	· · · · · · · · · · · · · · · · · · ·			DIST.	CI	25	- 5						
	<u>.</u>	,			L.							- `			
	!														

																		·				[80	59	5	<u>56</u>
REV		AUTH	IOR I	ΤΥ			DATE			SIGNA	TURE	A	<u>S S</u>	En	DB	<u>LY</u>	TA	B					PL				, , ,
						YR	MO	DAY				001	002	003	004	005				_		1 1	ALL				
5	PHA	86	E	08	9	83	09	14	رعر	مد بر	th-	P	P	H	R	5				\perp			5				
T	PHH	EX	ر می	27	5	83	09	15	2	Phin	th		I										T			1_	
U	PHA	01	VJ	01	6	83	10	05	48	بمعدو	Th			U						\perp			1				
V	PHA	Ø X	15	3.	22	83	10	19	T	A	nous(V	V										M				
	PHA	e jy	4 5	34	1/	83	ND	11	2	نىيىد(مىزو(2	the The		W		VI								W				
,							NE	1	1	rin						WI											
<i>u</i> 2	ENX Leve ENX	51	2 49				ND				th			wz													
1	PHA								1					χ									X				
	PHA					•	NE	1	l.		th					Y							Y				
											rth				2								7				
											th	1		AA									AA				
							ľ	1			th				AB								AB				П
			<u>, , , , , , , , , , , , , , , , , , , </u>			- 1						1								1						1	
																				\top							
												1															
				· · · · · · · · · ·								1															
												F	OR C	ONTI	NUA	TION	OF REV	ISION	STATU	s s e e	SHEET						
88											MADE	BY S	. J,	9m	ES	ON	2100	T81	TITL	MODULE + BKPNL ASM.							
Honeywell											APPRO	VED /	J.	FLO	WE	£5	275E	P8	ma	DU	LLE	7	DK	, I N	<i> </i>	/T>	7111
но ос	NEYW	ELL				TIO P		STEN	IS INC	.	REVISION STATUS FOR EACH PAGE SHEET OR GROUP IS SHOWN BY LAST ENTRY IN THE CORRESPONDING NUMBERED COLUMN							SIZE REVISION STATUS FOR SHEET REV X 58059556 2F AB									
											DIST 5																

			PD 84/11	/19	X 5805	59556	1/	2 AB	
			001	002	003	004	005		
1 X	58071940-103	A BKPNL WRD WDAAO			1				EA
2 X	58066470-106	A BKPNL WIRED IPCAO	1						EA
2 X	58066470-406	A BKPNL WIRED IPCAO	NOINT						EA
3 X	58078410-307	A BKPNL WRD WXCA1		1					EA
3 X	58078410-206	A BKPNL WRD WXCA1		TOINT					EA
9 D	58060822	D MOD COMM ASM INSTR	x	×	×	x	x		
10 B	43B137240P3	W NUT CLIP	2	2	2	2	2		EA
11 C	43024320264	A CARD CAGE	1	1	1	1	1		EA
12 C	58059375-001	A THERMOSTAT CABLE ASM		1					EA
13 A	58056756-001	P ROD, SLIDE		3					EA
14 A	58053358-001	W NUT, PUSH-ON		6					EA
15 X	58078220-103	A BKPNL WRD TC3A0				i			EA
15 X	58078220-203	A BKPNL WRD TC3A0				INTCH			EA
15 X	58078220-002	A BKPL WRD TC3A0				NOINT			EA
16 X	58078230-103	A BKPNL WRD TC3A1					1		EA
16 X	58078230-203	A BKPNL WRD TC3A1					INTCH		EA

MODULE & BKPNL ASM

x 58059556

1/2 AB

001 002 003 004 005 NOINT

PD 84/11/19

16 X 58078230-002 A BKPL WRD TC3A1

EA

MODULE & BKPNL ASM

X 58059556

2/F AB

2/F AB


58034134 TAB DWG SM REV AUTHORITY SIGNATURE 001002003000 ALU YR MO DAY A LEVEL 1 ISSUE Α ٨ PHAØPVOB3 В $B \mid B$ В C C PHAØPS308 PHAOPV313 D D DDDD DI ENBEOIY
DENPUIZE E E FCF: FOR CONTINUATION OF REVISION STATUS SEE SHEET TO JUN 5 TITLE MADE BY Honeywell CONNECTOR GUIDE REVISION STATUS FOR EACH PAGE SHEET OR GROUP IS SHOWN BY LAST ENTRY IN THE CORRESPONDING NUMBERED COLUMN SIZE REVISION STATUS FOR SHEET REV HONEYWELL INFORMATION SYSTEMS INC. 58034134 PHOENIX ARIZONA LOC CE 300 AJ (1-79) **DIST.** - 3


				PD 82	/12/11	. (580341	34	1/1	E
				901	002	003	004			
	1 A	58052731-001	P CONNECTOR 88 PIN	1	1	1	1			EA
ł	2 B	58059668-003	V LABEL	1	1					EA
ŧ	2 B	58059668-001	V LABEL	INTCH	INTCH					EA
	3 C	58034050-001	V CONNECTOR GUIDE	4	4	2	2			EA
	4 A	43A216107P13	V PIN,WIRE WRAP	80	80	40	40			EA
•	5 X	58054156-002	A PWB BOND & ETCH	1						EA
	6 C	58051465	D SCH-FE/CABLE ADD BD		X					
	7 X	58051464-001	A PWB BOND & DRILL		1					EA
*	8 C	58054157	D SCH FE/CABLE ADP BD	X						2
	9 X	58052517-001	A PWB BOND & DRILL			1				EA
	10 D	58052546	D SCHEMATIC			X				•
	11 X	58052518-001	A PWB BOND & DRILL				1			EA
	12 D	58052545	D SCHEMATIC				X			£11
ð	13 B	58059668-004	Y LABEL			1	1			EA
•	13 B	58059668-002	V LABEL			INTCH	INTCH			EA


CONNECTOR GUIDE

C 58034134

1/1 E







- Military

THE INFORMATION CONTAINED IN THIS DOCUMENT PROPRIETARY TO HOMEYWELL INFORMATION SYSTEMS, INC. AND 12 INTENDED FOR INTERNAL HOMEYWELL USE ONLY.
SUCH INFORMATION MAY BE DISTRIBUTED TO OTHERS BY WRITTEN PERMISSION
OF AN AUTHORIZED HOMEYWELL OFFICIAL. THIS RESTRICTION DOES NOT APPLY TO

ENDOR	PROPRIETARY THAT MAY B	E DIS	CLOSE	O IN T	HIS DOCUMENT.		,									مينيود بسنده بيد			80		<i>411</i>	0		
REV	AUTHORITY		DATE		SIGNAT	URE						A			AS	M.				·	· · · · · ·			
		YR			1		001	014	018	022	49	°/2		*			$oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{ol}}}}}}}}}}}}}}}}}}$	1	2	3	4	5	6	! }
4	LEVEL / ISSUE	19	10	09	SE Str	M-01-28	A							1			L	A						L.
В	PHAØFCOO8	79	Nov	15	C. Ripley		B								Ì			B						
C	PHAPPV083	19	12	13	P.M.Da	gratus	C							C										
	PHAØPVI40						D							D			1_	D						_
E	PHAØPS293	90	18	06	Q. Ey au	nd	E							E				E						
F	PHAØPV165	80	DEC	10	Comina	de	F							F			<u> </u>	L					٠	
G	PHAØXWI14	82	APR	02	1.1.4	ul ı	G	G	G	G				G				G						
H	PHAOGD451	82	11	08	8. mill	W	H	H	I	Н				H				H						-
J	PHACGD489	83	07	27	S. mi	ller	J	J	J	J				J										
	PHAOGD 535						K	K	K	K	K	K		K				K	K	K	K	K	K	
																\perp								
																\perp								
																								L
	<u>.</u>					·																		
																	<u> </u>	<u> </u>						
F.C.F. FOR CONTINUATION OF REVISION STATUS SEE SHEET																								
						MADE B	1 9 900 Shifferd 79, Mest, 29				1	TITLE I/O CABLE												
Honeywell						EQ	1	03	w	•	79/	09/20				<u>s</u> s								
100	HONEYWELL INFORM			SYST	EMS	GROUP	EVISION STATUS FOR EACH PAGE. SHEET OR ROUP IS SHOWN BY LAST ENTRY IN THE ORRESPONDING NUMBERED COLUMN				3	ZE A	14VIS 58L	ON S	AU	FOI				REV	K			
roc	PHOENIX, A													H		سالال					<u>_</u>			~

DIST. C106- 73

- --

				PD 84/01	/03	A 580	34110	1/2 K		
				001	009	012	014	018	022	
٠	1 C	58034066-001	V PADDLE BD COVER	1	1	1	1	1	1	
	2 A	58000038-008	V CONNECTOR, PMB	1	1	1	1	1	1	
	3 C	58047470-003	A PMB ETCH & DRILL	ı	1	1	1	1	1	
	6 B	43B133945P21	V CONNECTOR, PLUG	1	1	1	1	1	1	
	7 A	58014257-01 0	M TAPE POLY .007X0035	2	2	2	2	2	2	
	7 A	43A981308P1	V TAPE	INTCH	INTCH	INTCH	INTCH	INTCH	INTCH	
	8 A	58020397-001	V CABL MULTICOND COAX	600	354	472	551	709	866	
	9 B	58003743-001	P CLOSED ENT. GUIDE	1	1	1	1	1	1	
	10 B	43B240058P2	P CONNECTOR HOUSING	1	1	1	1	1	1	
	11 C	43C142270P4	V CLAMP CABLE	2	2	2	2	5	5	
	15 B	8788222P120	V SLEEVING	10	10	10	10	10	10	
	13 A	58058844-003	A CONTACT ACCUM KIT	14	14	14	14	14	14	
	13 A	58020371-001	V CONTACT, SUBMIN. COAX	INTCH	INTCH	INTCH	INTCH	INTCH	INTCH	
	17 A	43A115944P42	P TAPE POLYESTER	2	2	2	2	2	5 HAICH	
	18 A	76951715-045	V LOCKWASHER	1	1	1	1	,		
	19 A	76951715-059	V LOCKWASHER	5	5	•	1	1	1	
					2	2	5	5	2	

I/O CABLE ASSEMBLY

EA EA EA

IN
IN
EA
EA
IN
EA
IN
EA
EA
EA

A 58034110 1/2 K

I/O CABLE ASSEMBLY


A 58034110


2/F K

SAE K

				001	009	012	014	018	05 S	
•	20 A	580338+9	A *808 HASOF	AR	AR	AR.	AR	AR	AR	OZ:
e ř	S1 B	438111126P15	V WIRE BARE SOLID	3	3	3	3	3∈	3.	IN
* .	55 V	58053707	V IPL EXTRINE CBL ASM		X	×	X	x	x	EA

PD 84/01/03





58034110

HE INFORMATION CONTAINED IN THIS DOCUMENT IS PROPEIT TARY TO MOMEYWELL INFORMATION SY MAD IS, HERENDED FOR ELINEMENT OF MAY BE DISTRIBUTED Y THE MES ONLY BY WEITFER PERMISSION OF AN AUTHORISED MOMEYWELL OFFICIAL THIS RESTRICTION OF AN AUTHORISED MOMEYWELL OFFICIAL THIS RESTRICTION OF AN AUTHORISED MOMEYWELL OFFICIAL THIS DOCTIVENT ONCE NOT APPLY TO VENDOR PROPRIETARY PARTS THAT MAY BE DISCLOSED IN THIS DOCTIVENT

TABLE I. TOLERANCE FOR CABLE ASM LENGTH 2

LENGTH RANGE (M)	TOLERANCE (M
1 70 10	+.15 , -0
11 70 20	+.20 , -0
21 TO 30	+.30 , -0
31 TO 40	+.40 , -0
41 TO 50	+.50 , -0

TABLE II. WIRE LIST

FROM Pl	TO P2
20	λ
09	В
10	C
07	Đ
06	E
18	F
04	В
17	J
15	· K
03	L
01	М
14	N
12	P
11	R

Honeywell

PIN - JACK SCREW 슜 Ō 0 0 0 0 0 REF PINA 0 0 SOCKET JACK SCREW 17 OF ITEM 6 0 0 0 0 10 SMALLER HOLE OF ITEM 9

VIEW-C

FIGURE I. EXTERNAL CABLE ASSEMBLY- CONTINUED

Honeywell

SIZE DWG NO A 58034110

Κ

TAB-001 OF THIS DRAWING SHALL BE USED ONLY FOR ADVANCE ORDERING OF MATERIAL. THE CONDUCTOR LENGTH SPECIFIED IN TAB-001 IS AN AVERAGE LENGTH TO FACILITATE ADVANCE ORDERING.

THE TAB NUMBER (EXCEPT TAB 001) SPECIFIES THE CABLE ASM LENGTH IN METERS.

EXAMPLE:

580XXXXX-003 IS THE L DIMENSION OF A 3 METER CABLE ASM. TOLERANCE OF THE CABLE ASM LENGTH SHALL BE PER TABLE I.

SOLDER CONNECTOR (ITEM 2) TO PWB (ITEM 3) PER 58053700.

MARK PER 58053700.

TERMINATE CABLE (ITEM 8) TO PWB (ITEM 3) PER TABLE II WIRE LIST AND 58053700. EXTENSION OF CABLE'S CENTER CONDUCTORS BEYOND THE BOTTOM SIDE OF PWB (ITEM 3) SHALL BE .75 MM (.030 INCH) MAX. SOLDER CONNECTIONS AND EPOXY COAT PER 58053700.

THERE SHALL BE NO EVIDENCE OF THE CABLE'S JACKET MATERIAL HARDENING AS A RESULT OF THE SOLVENT CLEANING PROCESS.

TERMINATE CABLE (ITEM 8) TO CONTACTS (ITEM 13) PER 58053700 AND INSTALL INTO CONNECTOR (ITEM 6) PER TABLE II WIRE LIST.

MARK PER 58053700 AS A UL LISTED LOGIC CABLE ASM USING DRAWING NUMBER 58034110, TAB NUMBER, AND REVISION LETTER AS THE ASM IDENTIFICATION.

GAP BETWEEN THE CONNECTOR'S (ITEM 6) PLASTIC BODY AND SLEEVING (ITEM 12) SHALL BE 5 MM (.197 INCH) MAX.

APPLY TAPE (ITEM 7) TO BOTH SIDES OF CONNECTOR (ITEM 6) IN THE APPROXIMATE LOCATION SHOWN.

Honeywell

SIZE DWG NO A 58034110 5

NOTES (CONTINUED):

11. SCREWS (ITEM 18 AND ITEM 19) ATTACH COVER (ITEM 1) TO PWB (ITEM 3).

12. APPLY TAPE (ITEM 17) TO CONNECTOR HOUSING (ITEM 10) AS

13. LEADS OF CONNECTOR (ITEM 2) SHALL NOT HAVE ANY SOLDER BEYOND DIMENSION SPECIFIED.

HOLD DOWN WIRE (ITEM 21) TO BE INSTALLED PER 58053700 AND SHALL HAVE A MAX EXTENSION BEYOND BOTTOM SIDE OF PWB (ITEM 3) OF .75 MM (.030 INCH).



CABLE TERMINATION NOT SHOWN IN ORDER TO MORE CLEARLY SHOW THE AREA TO WHICH THE EPOXY (ITEM 20) IS RESTRICTED. THE HEIGHT OF THE CURED EPOXY SHALL BE 2.21 MM (.087 IN.) MAX.

VIEW B IS SHOWN WITHOUT COVER (ITEM 1) INSTALLED.

JACKSCREWS OF CONNECTOR (ITEM 6) TO BE ASSEMBLED AS SHOWN.

PINS 02, 05, 08, 13, 16, AND 19 ARE GROUNDED TO CABLE SHIELD IN Pl.

19. CABLE ASM SHALL MEET THE COMPLETED CABLE ASM REQUIREMENTS OF 58053700.

20. THIS CABLE ASM IS GOVERNED BY PURCHASE SPECIFICATION 58053707.

Honeywell

SIZE DWG NO A 58034110

CE 388 A-2 (5-78)

			**************************************																	<u>58</u>	<u>08</u>	10	4
REV	AUTHORITY		DATE		SIGNAT	URE		5M	_					_	PL		W						_
	1	YR	MO	DAY		,	201	014	810	220	009	0/2			ALL	1	2	9	4	5	6		_
Α	LEVEL I ISSUE	83	PUN	10	1.11.60	5-2-83	A	A	A	A					Α	A							_
B_{\perp}	PHATGD 519	83	Oct	31	& Ster	th	B	В	B	В					B	B							_
C	PHAD GD 526	83	DEC	09	Blan	esek	C	c	C	c					C	c			L.				
CI	ENX 149	1	MV	1	G DRE	NTH	CI	c,	CI	CI													
0	PHAGO 539 ADD TABS 009,012 Level 2	84	01	26	8 940	4 -	3	۵	3						4	D	D	D	D	J.	D		
DI	Level 2	84	JUN	18	& Dres	th					01	DI			DΙ								
										-													_
																							_
	,	1																					_
		1																					_
																							_
																							_
9909			<u> </u>				F	OR C	ONTI	NUA	TION	OF R	EVISION	STAT	rus s	EE SI	HEET			A			_
= 1	Hone		المر			MADE BY	X	160	ef	the	A	13,4	sil o	4"	TLE		BI	E	I/	0	A.	5 ^	/
77								7/2	<u> </u>	~ /	<u> </u>			-									_
Ž	ONEYWELL INFORMA			TEM	IS INC.	REVISION GROUP I CORRESP	S SH	OWN	BY	LAST	ENT	RY IN	THE		ZE	5	80 80) 8	10	41	S	HEET	•
	PHOENIX	ARIZ	- TA			<u> </u>															_		

•

at a stage

				PD 94/06/	/18	A 580	B1 0 41		1/2 D1	
				001	009	012	014	018	022	
٠	1 C	58034066-001	V PADDLE BD COVER	1	1	1	1	1	1	EA
•	2 A	5 8000038-008	V CONNECTOR, PHB	1	1	1	1	1	1	EA
•	3 C	58047470-003	A PHB ETCH & DRILL	1	1	1	1	1	1	EA
•	6 A	769 51105- 5 63	V SCREW THO FORMING	2	5	5	2	2	5	EA
*	7 A	58020397-001	V CABL MULTICOND COAX	600	354	472	551	709	8 66	IN
٠	8 A	76951105-502	V SCREW THD FORMING	5	5	5	5	5	5	EA
٠	9 D	60121950-001	P HOOD CONN CASTING	1	1	1	1	1	1	EA
*	10 C	60121964-001	P COVER	1	1	1	1	1	1	EA
•	11 A	60120593-001	P RING PULL	1	1	1	1	1	1	EA
٠	15 C	60121967-001	P CAPTIVE SCREW	1	1	1	1	1	1	EA
٠	13 B	60117607-001	P STRAIN RELIEF	1	1	1	1	1	1	EA
•	14 A	03910182-001	V LABEL PERMANENT	1	1	1	1	1	i	EA
٠	15 B	58054218-003	A PHB ETCH & DRL	1	1	1	1	1	1	EA
	15 B	58 054218-002	A PHB ETCH & DRILL	NOINT			TNION	NOINT	NOINT	EA
•	16 B	878B222P120	V SLEEVING	15	15	15	15	15	15	IN
•	21 A	58073431-011	V LK/WASH.EXT.TOOTH,ST	2	5	5	5	5	s	EA

CABLE I/O ASSEMBLY


A 58081041 1/2 D1


				PD 84/06	/18	A 580	B1041		2/F D1	
				001	009	012	014	018	022	
•	22 A	76951715-045	V LOCKHASHER	1	1	1	1	1	1	~ ^
•	23 A	76951715-059	V LOCKHASHER	2	2	2	5	•	•	EA
•	24 A	58033849	V #608 HYSOL					2	5	EA
_				AR	AR	AR	AR	AR	AR	OZ
•	25 B	438111126P15	V WIRE BARE SOLID	3	3	3	3	3	3	IN
•	26 A	58053382-006	V TUBING, FLEX, CLEAR	1		1	1			· -
•	27 A	58053732	W ID DVI AND A COL	•	•		4	ı	1	IN
	L, Y	36033736	V IPL EXT CABLE ASM	X	X	X	X	×	×	EA

CABLE 1/0 ASSEMBLY


A 58081041

2/F D1





CE 300 A - (12-71)



THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROPRIETRY TO HONEYWELL INFORMATION SYSTEM AND BE INTRAINED. THE WARDED FOR INTERNAL HONEYWELL USE ONLY, SUCH INFORMATION MAY BE DISTRIBUTED TO OTHERS ONLY BY WRITTEN PERMISSION OF AN AUTHORIZED HONEYWELL OFFICIAL. THIS RESYBICTION DOCES NOT APPLY TO VENDOR PROPRIETARY PARTS THAT MAY BE DISCLOSED. IN THIS DOCUMENT

58081041

TABLE I. TOLERANCE FOR CABLE ASM LENGTH 2

LENGTH RANGE (M)	TOLERANCE (M)
1 TO 10	+.15 , -0
11 TO 20	+.20 , -0
21 TO 30	+.30 , -0
31 TO 40	+.40 , -0
41 TO 50	+.50 , -0

TABLE II. WIRE LIST 6

FROM Pl	TO P2
01	13
03	14
04	16
06	59
07	19
09	21
10	20
11	11
12	12
14	53
15	15
17	56
18	17
20	22

Honeywell

A 58081041

H REV

CE 300 A-2

NOTES:

TAB-001 OF THIS DRAWING SHALL BE USED ONLY FOR ADVANCE ORDERING OF MATERIAL. THE CONDUCTOR LENGTH SPECIFIED IN TAB-001 IS AN AVERAGE LENGTH TO FACILITATE ADVANCE ORDERING.

THE TAB NUMBER (EXCEPT TAB 001) SPECIFIES THE CABLE ASM LENGTH IN METERS.

EXAMPLE:

580XXXXX-003 IS THE L DIMENSION OF A 3 METER CABLE ASM. TOLERANCE OF THE CABLE ASM LENGTH SHALL BE PER TABLE I.

SOLDER CONNECTOR (ITEM 2) TO PWB (ITEM 3) PER 58053700.

MARK PER 58053700.

MARK PER 58053700 AS A UL LISTED LOGIC CABLE ASM USING DRAWING NUMBER 58081041, TAB NUMBER, AND REVISION LETTER

TERMINATE CABLE (ITEM 7) TO PWB'S (ITEM 3 AND ITEM 15) PER TABLE II WIRE LIST AND 58053700. SOLDER CONNECTIONS

SCREWS (ITEM 18 AND ITEM 19) ATTACH COVER (ITEM 1) TO PWB

THERE SHALL BE NO EVIDENCE OF THE CABLE'S JACKET MATERIAL

LEADS OF CONNECTOR (ITEM 2) SHALL NOT HAVE ANY SOLDER BEYOND DIMENSION SPECIFIED.

HOLD DOWN WIRE (ITEM 25) TO BE INSTALLED PER 58053700 AND SHALL HAVE A MAX EXTENSION BEYOND BOTTOM SIDE OF PWB (ITEM 3) OF .75 MM (.030 INCH).

Honeywell

REV

NOTES (CONTINUED):

11. CABLE TERMINATION NOT SHOWN IN ORDER TO MORE CLEARLY SHOW THE AREA TO WHICH THE EPOXY (ITEM 24) IS RESTRICTED. THE HEIGHT OF THE CURED EPOXY SHALL BE 2.21 MM (.087 IN.) MAX.

VIEW B IS SHOWN WITHOUT COVER (ITEM 1) INSTALLED.

13. SCREWS (ITEM 8) ATTACH COVER (ITEM 10) TO CONNECTOR CASTING (ITEM 9).

CABLE (ITEM 7) SHALL BE SECURELY CLAMPED TO CONNECTOR CASTING (ITEM 9) USING STRAIN RELIEF (ITEM 13), SCREWS (ITEM 6), AND TUBING (ITEM 26). WHEN INSTALLED, TUBING (ITEM 26) SHALL EXTEND WITHIN DIMENSION SPECIFIED.

15. SCREWS (ITEM 8) ATTACH PWB (ITEM 15) TO CONNECTOR CASTING (ITEM 9).

16. VIEW C IS SHOWN WITHOUT COVER (ITEM 10) INSTALLED.

17. PINS 02, 05, 08, 13, 16, AND 19 ARE GROUNDED TO CABLE SHIELDS IN BOTH P1 AND P2.

18. CABLE ASM SHALL MEET THE COMPLETED CABLE ASM REQUIREMENTS OF 58053700.

19. THIS CABLE ASM IS GOVERNED BY PURCHASE SPECIFICATION 58053732.

Honeywell

SIZE DWG NO A 5808104

CE 300 A-2 (5-78)

CE 388 A-2 (5-78)

AS THE ASM IDENTIFICATION. AND EPOXY COAT PER 58053700. (ITEM 3). HARDENING AS A RESULT OF THE SOLVENT CLEANING PROCESS.

THE INFORMATION CONTAINED IN THIS DOCUMENT PROPRIETARY TO HONEYWELL INFORMATION SYSTEMS, INC. AND IS INTENDED FOR INTERNAL HONEYWELL USE ONLY. SUCH INFORMATION MAY BE DISTRIBUTED TO OTHERS BY WRITTEN PERMISSION OF AN AUTHORIZED HONEYWELL OFFICIAL. THIS RESTRICTION DOES NOT APPLY TO VENDOR PROPRIETARY THAT MAY BE DISCLOSED IN THIS DOCUMENT.

																			13	86	3	4/2	2		_
	REV	AUTHORITY		DATE		SIGNATI	10.5			TA					K		A	154	<u> </u>						
	MEA		YR	MO	Į			001	014	018	022				AU	1									
¥	1	LEVEL 1-15SUE	79	10	09	SE Ste	79.09.28	A							A	A									
	В	PHAØFC008	19	Nov	15	C. Ripley		В								В									
	C	PHA Ø PV 083	79	12	13	8.m. Dag	etmo	C							C										
	D	PHAØPV140	80	03	24	a, Logo	43	D							D	D									
9	E	PHAØPVI65	80	DEC	10	Carrie I	Dale	Ε							E								1		
	F	PHAØXWII4	82	APR	02	1 de	ile	F	F	F	F				F	F									-
	G	PHAGGD483	83	06	21	S. mil	ler	G	G	G	G					G								1	
								3	75	*	>														
								RESV	RESV	KES	R														
								NE.	201		3								1				1		
									101	271	64			1						1				\exists	
								INAC	IN	INACTIVE.	INACTORE			1					1	†			7	十	
											Ţ,			1						1			1	寸	
					-														1	1			1	1	
														1					1	1			7	\exists	
																				†			1	1	
	F.	C.F.		L	-	L		F	OR C	ONTI	NUA	TION	OF RE	VISION	STA	TUS S	EE SI	HEET							$\overline{}$
							MADE B	1973	18	كيما	efor	17	9,HA	423	T	TLE		CAL	3L.L	- 2		,			
		Honey	yW	/eli			APPROV	ED/	2.4	b	Ben	4		29/20	7						, _			*	
	roc	HONEYWELL INFORM			YST	EMS	REVISION GROUP I CORRESP	IS SH	OWN	BY	LAST	ENTR	E. SHE	ET OR	S	ZE		ision 803				HEE1		REV	_ ∋
	CE 300	A-3 (12-71) BRUNING 44-1	41		ŧ		015	7	0	06			73	······											

				PD 82/	04/02	С	58034102	1/1 F
				001	014	018	022	
•	1 C	58034066-001	V PADDLE BD COVER	1	1	1	1	EA
•	2 A	58000038-008	V CONNECTOR, PWB	. 1	1	1	1	EA
•	3 C	58047470-003	A PWB ETCH & DRILL	1	ŧ	1	1	EA
•	6 A	76951105-563	V SCREW THD FORMING	2	2	2	2	EA
•	V7 A	58020397-001	V CABL MULTICOND COAX	600	551	709	866	I N
•	8 A	76951105-502	V SCREW THD FORMING	5	5	5	5	EA
•	9 D	60121950-001	P HOOD CONN CASTING	1	1	1	1	EA
•	10 C	60121964-001	P COVER	1	1	1	1	EA
•	11 A	60120593-001	P RING PULL	1	1	1	1	EA
•	12 C	60121967-001	P CAPTIVE SCREW	1	1	1	ı	EA
•	13 B	60117607-001	P STRAIN RELIEF	1	1	1	1	EA
•	14 A	03910182-001	V LABEL PERMANENT	1	1	1	1	. EA
•	15 B	58054218-002	A PWB ETCH & DRILL	1	ţ	1	1	EA
•	16 B	878B222P120	V SLEEVING	15	15	15	15	. IN
•	17 A	43A115944P42	P TAPE POLYESTER	5	5	5	5	IN:


CABLE, 1/0

C 58034102 1/1 F

7...

The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s

the second section of the second



					···								· · · · · · · · · · · · · · · · · · ·)5	90	<u>3</u>	4	
REV	AUTHORITY		DATE		SIGNA	TURE		_		3LY		_		_	27	D	RA	NI	NG	_	HE	ET				
	·		MO	•			1001		202	102	702	802		_	1											
A	LEVEL I ISSUE	82	01	18	X. Land	land	A	A							A	A										
B	LEVEL I ISSUE PHAOX5094	82	06	16	S. mill	lev	B	B							B	B										
C	PHASSR154	83	03	10	A Dre	uth	C	C						_(C											
D	PHAGNJ016	13	10	05	& Drew	th		D						\perp	D	D										
DI	ENXS149		WD		A Dren	tu	DI	DI						1	4						Ţ.					
E	ENXS149 PHAOXS365	84	AN	04	& Dren	th	E	E	E	E					=	E										
F	PHAONJO27	84	JAN	13	A Dre	eth	W	w	F	F	F			\bot	E											
G	PHADNJ030	84	JUN	11	& Dres	th	ET	13	G		G	G			G											,
						-	70	70	1																	
							88	BS																		
							O	O																		
																								1		
															1											
														1											1	
F	_F												REVISIO				E SH	EET								
FC	Honor	/B.E				MADE B																.	~ <u>~</u>	• • • •	.	
	Honey	, v	en en			APPROV	/ED	0.6	F.61	elec	¥ ′	12/	17/8	4		L						AS	ンド	Mt	<u>3Ľ</u>	Y
roc HC	NEYWELL INFORMAT			TEM	S INC.	REVISION GROUP CORRES	IS SH	OWN	BY	LAST	ENTE	N Y	THE	R	SIZ	_			N 514 059				HEET 1/1	- 1	REV	
	A-3 (1-79)	٠.,				DIST.		.3																		

				PD 84/06	/12	C 580	059634	1/2	G	
				002	102	702	802			
,	1 C	58059633-001	P DAU CONFIG PANEL	1						EA
	2 B	876B219P8	V SHITCH PB	1						EA
	3 A	58020206-001	V DIODE, LIGHT EMIT, RED	2						EA
	4 A	58000076-002	P HOLDER LED	2						EA
	5 A	58008225-004	V SHITCH MIN TOGGLE	2						EA
	6 C	43C142270P52	V CLAMP CABLE	1						
	7 C	43C142270P8	V CLAMP CABLE		7					EA
	8 B	43B166701P67	V DECAL			1				EA
	9 B	438216136P1	V HOUSING MINI			1				EA
	10 B	58028255-002	A ID CONNECTOR			-				EA
	11 B	43B166701P4	V DECAL	,		1				EA
	12 A	43A180043P209	V HIRE PAIR THIST			245				EA
•	13 A	43A167218P029	V HIRE			480	3			IN
	14 B	438111126P15	V HIRE BARE SOLID	3		100	3			IN
	15 B	8738126P40	V SLEEVING ELEC	2						IN
	16 A	58008294-001	V SLEEVING ZIPPER	_		100			•	IN
			· Canada Come Sair Sit			100				IN
						(DAU PNL ASM	l		

C 58059634


1/2 G

				PD 84/06/	12	С	5805	i9634	2	?/F	G		
				002	102	70	2	802					
	17 B	43B216106P1	V MINI TERMINAL				14					E	EA
	18 B	876B219P1101	V GUARD, BUTTON	1								f	EA
	19 B	438175995P4	V CAP PLASTIC	Ş									EA
	50 C	58059634-102	A DAU PNL HIRING	1									EA
	21 A	58057946-002	D H.L.MAIN PNL	x	×	(x					•	
	55 C	58059634-702	A DAU PINL ASM		1							•	EA
•	53 C	58059634-802	A DAU PNL ASH	1									EA

DAU PNL ASM

C **58**059634


2/F G



....

THE INFORMATION CONTAINED IN THIS DOCUMENT PROPRIETARY TO HOMEYWELL INFORMATION SYSTEMS, INC. AND IS INTENDED FOR INTERNAL HOMEY WELL USE ONLY.
SUCH INFORMATION MAY BE DISTRIBUTED TO OTHERS BY WRITTEN PERMISSION
OF AN AUTHORIZED HOMEYWELL OFFICIAL. THIS RESTRICTION DOES NOT APPLY TO


ENDO	R PROPRIETARY THAT MAY B	E DIS	CLOSE	D IN T	HIS DOCUMENT.	•												58	04	74	83		
REV	AUTHORITY		DATE		SIGNAT	TLIBE	TA	B/	٧٥,			PL	SH					DV	vG	SH			
	700	YR	MO	DAY				002				ALL					·	1					
A	LEVEL I ISSUE	19	09	19	Tchall	1/sha	Α					A						A					
B	PHAØGD289	80	06	20,	Heach	elford	B	В				В						В					
31	PHADGD468	83	04	22	A Dans	The	7	BJ				C											
D	PHADGD289 ENXWOOS PHADGD468 PHADGD592	84	05	14	A Dece	th	C71	D						1				D					
-							A							1								1	
							7																
											1										7		
										1	1	11	\top	1							1	1	1
			ļ				T				\top	1 1		†	1						\top	\dashv	_
							\vdash	-		\dashv	+	† †		†							7	$\neg \dagger$	
							-			\dashv	+	1 1	+		 						\dashv	\dashv	+
		-				***************************************	-			+	+	1 1	+	+						\dashv	\dashv	\dashv	\dashv
			-				-	_		\dashv	+	++	+	+	 					-	\dashv	\dashv	+
							-		\vdash	\dashv	+	+ +	_	-	-					\dashv	\dashv	\dashv	+
							-		\vdash		-	++	+	+	-				\dashv	-	\dashv	\dashv	+
										\dashv	+	++	+	+-	-					\dashv	\dashv	\dashv	+
			<u> </u>		<u></u>		E4			MIAIN)N 05	REVISI	ON 57	ATUS	SEE C	LL.							
						MADE B								TITLE						_			
	Hone	yw	/ell			APPROV		- 77		<i>f</i> ,	79/4	460		•	ĴΟ	MF	PEF	7 2	5D	A S	SM		
roc	HONEYWELL INFORM			YST	EMS	REVISION GROUP CORRES	N STA	OWA OING	FOR I	ACH F AST EF BERED	AGE, ITRY I COLU	SHEET (N THE MN	OR .	SIZE	88 58	/1510 204	N 51/	ATUS 83	FOR		HEET		REV D



				PD 83/04/23	C 58047483	1/1 C
				001 002		
	1 C	43C175991P1	P CONNECTOR 88PIN	2 2		EA
	2 C	58047482-001	A PWB ETCH & DRL	1 1		EA
	3 B	58047415-002	P HANDLE	1		EA
	4 C	58047478-001	P COVER	1 1		EA
	5 A	N5601P9	P BUNA N O-RING	2		EA
ŧ	5 A	12A1566P80	V SEAL O RING	2		EA
•	5 A	N5601P9	P BUNA N O-RING	INTCH		EA
	6 B	58056711-004	P HANDLE	1		EA

JUMPER BD ASM

C 58047483 1/1 C



					ORI							57							58	300	56	गड	0	
REV	REV AUTHORITY			γ	SIGNATURE		ASM TAB.			NO				PL			DWG. SH.							
		YR	MO	AO DAY	3.0	001	002	003						\bot	_\	111	\bot	\bot	4	\bot		1	_	
A	ISSUED	73	03	26	R. HOEKSTRA	A														\perp				
В	PHACKOII	74	05	06	R. HOEKSTRA	B											\perp	\perp						
BI	C.O#ATREV B SHOWD BE PHAD XCOIL	74	07	15	R. HOEKSTRA	BI																		
BZ	ADD TABOOT	ł	l .	l	W. SEIDERS		B2																	
_	DIA SOOLY AND	1	1	I	R. HOEKSTRA	1	C	C									1		1		1	1		
	PHAPGBOG6	1	7	1	T	T	1	D						1	1	1	\top			1	1	1	1	
F	PHAGEB097	0,	07	21	QL CMX	_		E						十		E	1	1			+	†	1	
	I MIGGEOT		1	1	O.M. TEGER	4			\vdash					\dashv	-		\top	+	+	+	+	+	1	
-	†	_	 	 		+	-	\vdash						\dashv	+	+	+	+	+		+	+	-	
<u> </u>		-	-	-		+	-	-	-					+	\dashv	\dashv	+	+	+	+	+	 	-	
						-	-	 	_					\dashv	\dashv	+	+	\dashv	+	-	+	-	-	
			ļ			-	-	├	_				\longrightarrow		\dashv	\dashv	+	+	\perp		-	-	-	
P			<u> </u>			-	_	 	_	 			_	-	+	\dashv	\perp	_	-	\perp	\bot	-		
	ļ		ļ	ļ				 	_					4	_	_	\bot	\downarrow	\bot	_	4	1_	ļ	
			ļ			1	_		_					1	1	_		1	\downarrow	\bot	\bot		<u> </u>	
						1_	_							\bot		\perp	\perp		\perp	\perp	\perp	1	 	
,		<u> </u>												\perp			\perp				$oldsymbol{\perp}$			
F (CF: 5800613	<u>) </u>			T											SHE	ET							
	Hone	yW	ell		MADE APPRO										CI	ABI	LE	, F	5	I	AD	MΡ	TE	R
	ONEYWELL INFORMA	REVISIO	ON STA	ITUS	FOR	EACI	H PA	SE S	HEET	OR	SIZ							SHE		REV				
LOC				1 2 70	GROUP	CROUD IC CHOWN BY LACT CHITBY MI THE							REVISION STATUS FOR 58006130						E					
	A-3 (1-79)				DIST.	L	2	2 -	2	- 3														

•

•


~

SL OF	FOR ICH INFORI FANDUNG	MATIC DRIZE	LING INC. AND IS INTENDED ON MAY BE DISTRIBUTED TO C	D FOF OTHER US R	T IS PROPRIETARY TO HONEYWELL RINTERNAL HONEYWELL USE ONLY. RS ONLY BY WRITTEN PERMISSION ESTRICTION DOES NOT APPLY TO LOSED IN THIS DOCUMENT	PD 81	/07/28	SIZE	58006130	SHEET F	EV.
		E.		s				A	SSEIRBLY / QUANTITY		U
*	K' .	C	IDENTIFICATION NO.	C	DRAWING TITLE	001	002	003			M
	1	С	43C175991P1	P	CONNECTOR 88PIN	2	2	2			EA
*	2	A	43A216152P2	V	CABLE MULTICOND	131	191	191			IN
	3	A	58003661-001	D	WIRE LIST	х		x			
_	4	С	43C142270P8	v	CLAMP CABLE	4	4	4			EA
	5	D	58035970-001	V	COVER, CONN BRACKET	2	2	2			EA
	5	D	430232042P1	P	CONN.SHIELD ID	INTCH	INTCH	INTCH			EA
	6	D	58016519-001	V	SHIELD CONN	2	2	2			EA
	6	D	43D232O43P1	P	CONN.SHIELD	INTCH	INTCH	INTCH			EA
	7	D	43D232044	D	ASM INSTRUCTION	<u>i</u> x	x	x			
	8	A	N402P5C13	V	WASHER FLAT	DISC					EA
	9	A	58028075-001	D	WL PSI FREE EDGE		x				
											J
	·	1									
			Moneywell		EA = EACH CM = CENTIMET		IRE N = INCHI DZ = OUNC	Æ	CABLE PSI A		
	rigi.		WELL INFORMATION PHOENIX, ARIZONA, U					SIZE C	58006130	SHEET R	REV.
			,		* ITEMS REVISE	ED SINCE PREV	10US ISSI	UF.	<u> </u>		G26

YES

• .

, the



			~			·	-											<u>58</u>	30:	59	<u> </u>	<u>0</u>
REV	AUTHORITY		DATE	Y	SIGNA	ATURE			TA	B	NO) " 	7	4	DI	15	SA	61	10.	<u> </u>	,	
		YR	MO	DAY	l		500				1_	1 1	16	4/	1	_		_	\bot			
A	LEVEL I ISSUE	82	08	13	DWel	ster	A						A	A	!							
\mathcal{B}	PHAO GD483	83	JUN	21	S. mi	lles	B						E	B								
Ві	Level 2 ENXS149		ND		& Dren	th	BI															
7	LEVEL I ISSUE PHAO GD 483 Level 2 ENXS149 PHAOGD 734	85	JAN	30	& Dre	ath	C						C	C	,							
			-	-			-							-	-						-	
				-							+			+	+	-		+	\dashv		-	
				-						-				-	-	-			_		-	
							-			-	_	+		-	+-				-			
				-						+				+	-				1			
													ION ST	ATUS	SEE S	HEET						
	.					MADE	BY	41	Bi	Eli	8L.	AUG	Z	TITLE	TL)/	NA	RI	F	SE	IFI	77
	Honey	yW	yell			APPRO		111	P	Chi.		8/4/	182	FC	F:	50	30	59£	59			- /
HC	NEYWELL INFORMA			TEN	IS INC.	REVISIO GROUI CORRE	P IS SH	OWN	BY L	AST ER	AGE	SHEET IN THE	OR	SIZE A	RE	VISIO	59	ATUS	FOR	SHE		REV C
300	A-3 (1-79)					DIST.				-	73											4.

				PD 85/01/31	*SECTION-	1 *	A	58059990	•	1/1	С
					500						
	1 A	58034110-001	A I/O CABLE	ASSEMBLY	×						
	2 A	58034110-014	A I/O CABLE	ASSEMBLY	x						
	3 A	58034110-018	A I/O CABLE	ASSEMBLY	X						
•	4 A	58034110-023	A I/O CABLE	ASSEMBLY	X						-
	5 A	58081041-001	A CABLE I/O	ASSEMBLY	X						
	5 C	58034102-001	A CABLE, I/O		INTCH						
	6 A	58081041-014	A CABLE 1/0	ASSEMBLY	X						
	6 C	58034102-014	A CABLE I/O		INTCH						
	7 A	58081041-018	A CABLE I/O	ASSEMBLY	X						
	7 C	58034102-018	A CABLE I/O		INTCH						
•	8 A	58081041-023	A CABLE I/O	ASSEMBLY	x						

IPL CABLE SELECT

A 58059990

1/1 C

EA EA EA EA EA EA EA

		1			
gram.		1		580599	190
3	REF SPEC NO			REVISION	
			REV AUTHORI	YR MOIDAY	SIGNATURE
-					
H		(500)			
			_		
I	AT LEAST ONE DISK DRIVES)	PAIR AND UP TO FOUR OF THE FOLLOWING IPE	PAIRS (DEPENDING	ON NUMBER OF	
	REQUIRED WIT	HEACH DISK DEVICE IN	NTERFACE OPTION W	DDI66LA.	
	SELECT THE P	ROPER PAIR (PAIRS) PE	ER MARKETING INST	RUCTIONS.	
ō	IDENT No.	LENGTH	QTY	REQD	
Í	(FOR 4XX 58034110-001	DISK DRIVES) AD REQD			
l	58034110-001	14 METERS	1 TO 4		
	58034110-018				
	58034110-018 58034110-02 3	18 METERS	 n	•	
	30U3411U-U2 3	28 METERS	"		
	(FOR SYY	DISK DRIVES)			
	58034102-001	AS REQD	1 TO 4	PAIRS INACTIVE	Ε
ı	58034102-014	14 METERS	ti .	INACTIV	Ε
	58034102-018	18 METERS	11		
	58034102-022	22 METERS	n	INACTIV	
i	58081041-001	AS REQ'D	1 TO 4	PAIRS	
3	58081041-014	14 METERS	n		
	58081041-018	18 METERS	n		
1	58081041-02 3	28 METERS			
1					
l		DOCIMENT OF A	Mic commune	AN 65 A 5 5 A 55 A 55	
}	FOR	DOCUMENT STAT	US, SEE REVISI	UN STATUS SI	HEET
UN	LESS OTHERWISE SPECIFIED	MATL		Manasas: **	
DIN	AENSIONS = MILLIMETERS INCHES		- I	Honeywell	TEMS
TOL	ERANCE OF SIZE AND	TREAT	LOC PHOENIX,	LL INFORMATION SYS' ARIZONA U. S. A.	
	M PER	IKEAI	TITLE		
	JECTION 💮	FIN.		CABLE SELECT	
	HE- CODE	Mell acoustic	00010000	SH	REV
		LE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE STATE OF THE ST	SIZE DWG NO		•
i		22 Rollie 8/4/8		フンンレ 📱 🛂	- I =C

.

					<u></u>	·						r						59	29	32	<u>,</u>
REV	AUTHORITY	YR	MO	DAY	SIGNATU	Kt 🏲		1, 72	OB,	NO.		PL	2	WG	.54	NO) <u>.</u> 	Τ		γ	T
A	IFUFI / LCCAF		200	12	8-9-82		20	+		+		KL 1	1			+-		\dashv	+	-	\dagger
R	040000483	92	Jul	21	le alias	0)	B	1-1	_			B	\mathcal{B}		+	+-		-	+	 	\dagger
0	LEVEL / ISSOE PHACE GD 483 LEVEL Z EN X S 149 PHACE D734	0 9	N N	Ø1		الرموا		+				D	\mathcal{D}			\dagger		-	+	\dagger	\dagger
01	ENX3144	0 ,	JA	2	N Drank		31	+				0	0		-	+		\dashv	+	+	+
	PHABGD734	65	AN	30	XNreal	h	2	+	\dashv			C	C			+-		+	+	-	+
							-	+								+-		+	+	╂	+
				-			+	+	_		-					+-				+	+
							_	+								-		\dashv	-	+-	+
							_	+	_	+						+		+	+	┼	+
							-	+	-							+		-		╄	\downarrow
								1-1	_							-		_	-	-	\downarrow
				-				4-4			_				_	-		_		↓	\downarrow
							_	1 1								-		_		-	\downarrow
								1-1								-			_		\downarrow
							_												1	↓	1
								$\downarrow \downarrow$												_	\downarrow
																<u></u>				<u> </u>	L
	······································		- ************************************		····						REVISION										
	Honey	VRA	اامر		1	MADE BY	CA	Be	24	5 2	1282	1"	TLE	PL	. C.	AB	K	5	ZE	77	,
		y ••			L	APPROVE	<u>~7.</u>	axe	rehl	be	7/30/82	Ł									
roc HC	PHOENIX A			TEM	13 INC.	REVISION GROUP IS CORRESPO	SHOW	IN BY	LAST EN	ITRY IN	THE		Z E 4	_	SION S			SH	EEJ/	RE C	
E 300	A-3 (1-79)					DIST.						-	73								

.

•

		.PD 85/01/31	*SECTION-	l* A	58059992	1/1 C	
			500				
	1 A 58034110-001	A 1/0 CABLE ASSEMBLY	×				
	2 A 58034110-014	A 1/0 CABLE ASSEMBLY	×				EA
	3 A 58034110-018	A 1/0 CABLE ASSEMBLY	x				EA
*	4 A 58034110-023	A 1/0 CABLE ASSEMBLY	×				EA
	5 A 58081041-001	A CABLE I/O ASSEMBLY	×				EA
	5 C 58034102-001	A CABLE, I/O	INTCH				EA
-	6 A 58081041-014	A CABLE 1/0 ASSEMBLY					EA
	6 C 58034102-014	A CABLE 1/0	X				EA
	7 A 58081041-018	,	INTCH				EA
<u> </u>		A CABLE 1/O ASSEMBLY	×				EA
_		A CABLE 1/0	INTCH				EA
•	8 A 58081041-023	A CABLE I/O ASSEMBLY	. X				EA
t .							

IPL CABLE SELECT

A 58059992

1/1 C

.


£.

		,	P r	58059992
	REF SPEC NO			EVISION
2 Z		- h	EV AUTHORITY	PATE SIGNATURE
				TIE IMPORT
		-		
		_		
				•
		_ ا		
08 		500		
10 20 30 40 50 60 70 Householder	DISK DRIVES) OF	R AND UP TO FOUR PA THE FOLLOWING IPL C ADAPTER OPTION WDA	ABLES LISTED BELO	V ARE REQUIRED
2 3 0 0	SELECT THE PROPE	R PAIR (PAIRS) PER I	MARKETING INSTRUC	TIONS.
	IDENT No. (FOR 4XX DIS	<u>LENGTH</u> K DRIVES)	QTY REQD	
·	58034110-001 58034110-014 58034110-018 58034110-02 3	AS REQD 14 METERS 18 METERS 23 METERS	1 TO 4 PAI	RS
**************************************	(FOR 5XX DIS	K DRIVES)		
MAATION SY BEUTEO T TATAL TO TO TO TO TO TO TO TO TO TO TO TO TO	58034102-001 58034102-014 58034102-018	AS REQD 14 METERS 18 METERS	1 TO 4 PAIR	INACTIVE
TO BE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL THE SELL T	58034102-022 58081041-001 58081041-014	22 METERS AS REQ'D	" 1 TO 4 PAIR	INACTIVE INACTIVE RS
HOWEV WE DEFEND THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE OF THE DEFENDENCE	58081041-018 58081041-02 3	14 METERS 18 METERS 2 9 METERS	11 11	
NECYTO SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE SECTION OF THE				•
7 00 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
MAY 15 PA	500 0			
	· ·	OCUMENT STATUS	D, SEE REVISION	STATUS SHEET
AL HORE THIS STATES AND SECOND TO SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SECOND SEC	UNLESS OTHERWISE SPECIFIED MA MILLIMETERS DIMENSIONS =	ATL		neywell
T A PAGE	TOLERANCE OF SIZE AND TRI	EAT	HONEYWELL IN LOC PHOENIX, ARIZ	FORMATION SYSTEMS ONA U. S. A.
ATION CON BEED FOR 1	PROJECTION FIN		TITLE IPL CABLE	SELECT
THE INFORMAT AND IS INTEND OTHERS ONLY I	SCALE CODE DE	Mently	SIZE DWG NO	SH REV
7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	<u> </u>	7. a. Rochlee 7/30/82	A 580599	392 1/1 AC
	CE 300 A (12 71) BRUNING 44-141		- 73	

·

4

.



						- -			*******************************							5	80	082	911	<u>/</u>
REV AUTHORITY	L	DATE		SIGNA	TURF			TAL	8_			2		DU	<u>16.</u>	SH	17.			
		мо				540					1 8	4	/							
A LEVEL-1-ISSUE	86	01	16	V	1116/20	14						4	4							
						7														
		ļ	 					1	\neg			+		_	1	1	+ +			
			 					+						\dashv			+-+	_		
			ļ					1		/	<u> </u>	_		\perp			11			
	+											_	_		_	1	1		_	
	+		-		······································	+-1		+			-	\dashv		+	\dashv	+-	+-+		\dashv	
	1-1							1_1									4-4			
·																				
	+ 1		1			1-1		1	_	_		\dashv	$\neg \dagger$	+	_	1	1		$\neg +$	
	+ +		-			-		+			+						+	_		
	4		-					1				_	_	\bot			4			
,												寸		1					1	
	+		+			+-		+			╂╌┼	\dashv	+	-	-		+-+			
FCE: 5000000					· · · · · · · · · · · · · · · · · · ·	44	2 62::										11			
FCF: 58082908	<u> </u>				T		OR CON													_
Hone	yw	/ell			MADE APPRO	VED_	10.2	Elle	1		7/86	111	ılt 🛶	ZF	26	CA	BLL	5 5 E	LEC	۲,
HONEYWELL INFORMA	ATION		STEM	IS INC.	REVISIO	ON STA	TUS FO	R EACH	PAGE ENTRY	SHEET	T OR	SIZ	ZE 4	REVIS	SION P/1	STATU BZ9	s for	SHEET		RE
LOC PHOENIX.	ARIZO	ANC			CORRE	SPOINE	1110 110	MOEKE	D COL	071111										<u>_</u>

.

•

		PD 86/01/16	*SECTION-	1 * A	58082911	1/1 A	
			500				
*	1 A 58082960-001	A SHIELDED I/O CABLE	x				EA
*	2 A 58082960-009	A SHIELDED I/O CABLE	×				EA
*	3 A 58082960-014	A SHIELDED I/O CABLE	×				. EA
*	4 A 58082960-018	A SHIELDED I/O CABLE	x				EA
*	5 A 58082960-023	A SHIELDED 1/0 CABLE	×				EA
*	6 A 58082959-001	A SHIELDED I/O CABLE	x				EA
	7 A 58082959-009	A SHIELDED I/O CABLE	x				EA
*	8 A 58082959-014	A SHIELDED 1/0 CABLE	×				EA
*	9 A 58082959-018	A SHIELDED I/O CABLE	x				EA
•	10 A 58082959-023	A SHIELDED 1/0 CABLE	×				EA

IPL CABLE SELECT

A 58082911 1/1 A

Honeywell

Dwg No. 58082911 Rev. Sheet | A 1/1 |

PRINT TO | TITLE IPL CABLE SELECT



AT LEAST ONE PAIR AND UP TO FOUR PAIRS (DEPENDING ON NUMBER OF DISK DRIVES) OF THE FOLLOWING IPL CABLES LISTED BELOW ARE REQUIRED WITH EACH OPTION.

SELECT THE PROPER PAIR (PAIRS) PER MARKETING INSTRTIONS.

IDENT NO.	<u>LENGTH</u>	OTY REC	<u>DD.</u>
(FOR 4XX DISK	DRIVES)		
58082960-001	AS REQUIRED	1 TO 4	PAIRS
58082960-009	9 METERS	1/	13
58082960-014	14 METERS		
58082960-018	18 METERS	11	11
58082960-023	23 METERS	11	11
(FOR 5XX DISK	DRIVES)		
58082959-001	AS REQUIRED	1 TO 4	PAIRS
58082959-009	9 METERS	**	
58082959-014	14 METERS	51	N
58082959-018	18 METERS	11	#1
58082959-023	23 METERS	H	11

MADE BY

The Suggest of the Jan 7 | REV. DATE | DWG.NO. SH.NO. |

SH.NO. | 58082911 | 1/1

																		5	80	82	78	2		
REV	AUTHORITY		DATE		SIGNATI	LIDE		9B	2	0.						PL	D	NG	, 5	Н.	NO			
		YR	MO				001	002								ALL	1	2	3	4	5	6	7	
A	PHADGE056	85	12	13	w tole	Lo	A	A								A	A	A	A	A	A	A	A	L
B	PHADGE 056	86	05	13	D.Will	him	B									B								
												1												
				 			 			_	_	<u> </u>	1-1		+		 	-						
				 						\dashv	\dashv	+		-		+-	-	-	-	-	\vdash			
				-						\dashv		+-			+	-	-			<u> </u>	 			\vdash
		├		 -				\sqcup		\dashv		-	├ }	_	-	-	 	-	-	-	-	-		-
		L		_			1				_	1_				1				<u> </u>				_
		l																			<u> </u>	<u> </u>		L
					 							1	1			1								
		 		 			+	 			+-		+	+	-	+	 	 	1	 	 	 		╁
		-		-			\vdash	-			-	-	 	-+		+-	╂—	┼	+-	 	├			\vdash
		├		 			-	-		_			+	-	-	-	┼	╂	\vdash			-	-	╀
		<u> </u>		 			 	ļ					\perp	_			↓	<u> </u>	 	<u> </u>	 	┞	<u> </u>	\vdash
							<u> </u>					1_						<u> </u>		_			<u> </u>	L
																								L
H(F	OR C	ONTI	NUATI	ON O	REV	ISION	STATU	s see	SHEET								
	Hono	. / . -	ادر	1		MADE	کر ۵۲	and	Y H	L m.cog			4218	TITE	.E						0.4			
	Hone	yv	vell	ı		APPRO	VED	TO	كسفأ	<u>/ ند</u>	11-24	-15			301						ΚV	1 5	22	
roc H(ONEYWELL INFORMA			STE	MS INC.	REVISIO GROUP CORRES	IS SI	WOH	BY	LAST I	NTRY	IN TH		siz A	-	EVISIO SRC					SHEE 1/1		RE	
Æ 300	A-3 (1-79)					DIST.	•	71 F	1															7.0

.

		F	PD 86/05/13	*SECTION-	1 *	Α	58082782	1/2	В		
				001	002						
1 C	43C175991P1	P CONNECTOR 88	BPIN	1	1						· EA
2 0	58035970-001	W COVER, CONN E		1	1						EA
3 D	58016519-001	W SHIELD CONN		ì	1						EA
4 B	878B222P180	V SLEEVING		2	2						IN
5 C	43C142270P8	V CLAMP CABLE		12	8						EA
6 A	43A216152P15	V CABLE TWPR		80	80						IN
7 B	878B222P060	V SLEEVING THE	IRMO	4	4						IN
8 8	43B138943P2	P SCREW LOCK A		8	8						EA
9 B	43B223079P18	W CONN SUB-MIN		4	4						EA
10 B	43B223079P104	W SOCKET		112	112						EΑ
15 B	878B222P090	V SLVG SHRINKI	NG	40	40						IN
13 B	58082841-004	A PLATE, BULKH		1							EA
14 B	58093421-002	P CONSOLE CON			2						EA
15 B	58095390-002	P NUT BAR			2						EA
16 A	58041104-503	V SCREW, CR REC	ES PHD		4					•	EΑ
		V LOCKWASH SPR			4						EA
17 A	58041134-490	V LUCKWASH SER	וויע		•						

INT BLKHD CBL ASM

A 58082782


1/2 B


			PD 86/05/13	*SECTION-	1 *	Α	58082782	2/F	В	
				001	002					
	18 A	58041126-490	V WASHER, FLAT, STL.		4					EA
	19 C	43C142270P52	V CLAMP CABLE		2					EA
*	50 B	58082879-002	P CONNECTOR PLATE	ч						EΑ
*	50 B	58082879-001	P CONNECTOR PLATE	INTCH						EÀ
	21 A	58060950-030	D LABEL	1	1					EΑ
	22 A	58041104-593	V SCREW, CR RECES, P HD	2						EÀ
	23 A	58041134-580	V LOCKWASH SPR ST M	2						EA
	24 A	58020396-005	W WASHER INSULATING	2						EA

INT BLKHD CBL ASM

A 58082782

2/F B





THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROPRIETARY TO HONEYWELL INFORMATION SYSTEMS AND IS INTENDED FOR INFERNAL HONEYWELL USE CALLY. SUCH INFORMATION MAY BE DISTRIBUTED TO CHERS ONLY BY WRITTEN PERMISSION OF AN AUTHORIZED HONEYWELL OFFICIAL. THIS RESTRICTION DOES NOT APPLY TO VENDOR PROPRIETARY PARTS THAT MAY BE DISCLOSED IN THIS DOCUMENT




TABLE I. WIRE LIST 34

CON	TROL	0/	ATA	CON	TROL	D#	ATA
FROM	10	FROM	10	FROM	10	FROM	TO
A00	J01 02	800	J02 02	Coo	J03 02	D00	J04 02
02	20	02	20	02	20	02	20
01	03	01	03	01	03	01	03
05	21	05	21	05	21	0.5	21
03	04	03	04	03	04	03	04
05	22	05	22	05	22	0.5	22
04	05	04	05	04	05	04	05
02	23	02	23	02	23	02	23
06	06	06	06	06	06	06	06
08	24	0.0	24	08	24	0.8	24
07	07	07	07	07	07	07	07
11	25	11	25	11	25	11	25
09	08	09	08	09	08	09	0.8
11	26	11	26	11	26	11	26
10	09	10	09	10	09	10	09
08	27	08	27	08	27	0.8	27
12	10	12	10	12	10	12	10
14	28	14	28	14	28	14	28
13	11	13	11	13	11	13	11
17	29	17	29	17	29	17	29
15	12	15	12	15	12	15	12
17	30	17	30	17	30	17	30
16	13	16	13	16	13	16	13
14	31	14	31	14	31	14	31
18	14	18	14	18	14	18	14
20	32	20	32	20	32	20	32
19	15	19	15	19	15	19	15
A20	J01 33	B20	J02 33	C20	J03 33	D20	J04 33

FORMATION CONTAINED IN THIS DOCUMENT IS PROPRIETARY TO HONEYWELL INFORMATION SYSTEMS INTENDED FOR INTERNAL HONEYWELL USE ONLY. SUCH INFORMATION MAY BE DISTRIBUTED TO ONLY BY WHY THEN PERMISSION OF AM A AUTHORIZED HONEYMELL OFFICIAL. THIS BESTRICTION OF AM A AUTHORIZED HONEYMELL OFFICIAL. THIS BESTRICTION OF AMOUNT OF WHICH PROPRIETARY PARTS THAT MAY BE DISCLOSED IN THIS DOCUMENT

Honeywell	SIZE	DWG NO	SH	REV
HONEYWELL INFORMATION SYSTEMS	Α	58082782	5	Α

NOTES:

MARK PER 58053700. 2. INSTALL SHIELDS (ITEM 2 AND ITEM 3) ONTO CONNECTOR (ITEM 1). 3. TERMINATE TWISTED PAIR WIRES OF CABLE (ITEM 6) TO CONTACTS (ITEM 10) AND CRIMP PER 58053700. INSTALL TERMINATED WIRES INTO CONNECTOR (ITEM 9) PER TABLE I WIRE LIST. TWISTED PAIR WIRES OF CABLE (ITEM 6) SHALL BE FIRST LEVEL WIRE WRAPPED TO PINS OF CONNECTOR (ITEM 1) PER 58053700 USING TABLE I WIRE LIST. MARK PER 58053700 AS AN UNLISTED LOGIC CABLE ASM USING DRAWING NUMBER, TAB NUMBER, AND REVISION LETTER AS THE ASM IDENTIFICATION. UNUSED TWISTED PAIR WIRES FROM CABLE (ITEM 6) SHALL BE SECURED TOGETHER SEPARATELY USING SLEEVING (ITEM 7) AS SHOWN FOR USE AS SPARES. MAXIMUM UNTWIST FOR CABLE (ITEM 6) TWISTED PAIRS SHALL BE 25mm/1.0 INCH. 8. ASSEMBLE CONNECTORS (ITEM 9) TO PLATE (ITEM 12) OR ITEM 13, AS APPLICABLE), AS SHOWN. USING HARDWARE (ITEM 8). APPROXIMATELY 254mm (10 INCHES) OF SLEEVING (ITEM 12) SHALL COVER CABLE (ITEM 6) TWISTED PAIRS AND EXTEND WITHIN DIMENSION SPECIFIED. 10. INSTALL BAR (ITEM 15) TO PLATE (ITEM 14) USING SCREWS (ITEM 16) AND WASHERS (ITEM 17 AND ITEM 18).

SIZE DWG NO

58082782

A

AND IS INTENDED FOR INTERNOUS OUTERS ONLY BY WRITTEN PERM DOES NOT APPLY TO VENDOR PR

Honeywell

HONEYWELL INFORMATION SYSTEMS

11. FOR STRAIN RELIEF, SECURE WIRES USING CLAMP (ITEM 5) AS



- 12. INSTALL INDIVIDUAL LABELS WHERE SHOWN.
- 13. CABLE ASM SHALL MEET THE COMPLETED CABLE ASM REQUIREMENTS OF 58053700. INSTALL INDIVIDERAL LABELS AS SHOWN.
- 14. CABLE ASM QUALITY ASSURANCE PROVISIONS SHALL BE PER SECTION 4 OF 58053700.
- 15. INTERNAL CABLE ASM PREPARATION FOR DELIVERY SHALL BE PER SECTION 5 OF 58053700.

Honeywell INFORMATION SYSTEMS

58082782

REV 7F

					_	-													58	308	32	78	33		
REV	AUTHORITY		DATE		SIGNAT	TURF		NB	N	0						F		D	NG		5 H.	N	0.		
		•	MO	;			001									A	<u>. </u>		2	3	4	5	6		
Δ	LEVEL 1185UE	85	12	13	W. Poles	من نع	Α									1	•	A	A	Δ	Δ	А	A		
B	LEVEL 1185UE PHAØGE056	86	05	13	D. Will	iend.	B									E	3						•		
		<u> </u>				~	·																		_
	·																-								
								-					-					-							
								-																	
																-	-	-							
					· · · ·	•																			
			<u>-</u> .			and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s											-	-							
F.C	F	<u>. </u>	L	L	<u> </u>		FC	DR C	ONTI	NUAT	10 Ñ	OF F		SION	STATU	S SEE	SHEET	1	L	L	L		L	1	
F.C	Hone		APPROVED A A A A A A A A A A A A A A A A A A A									TITLE INTERNAL BULKHEAD CABLE ASSEMBLY													
Honeywell Honeywell information systems inc. LOC PHOENIX ARIZONA							REVISION STATUS FOR EACH PAGE SHEET OR GROUP IS SHOWN BY LAST ENTRY IN THE CORRESPONDING NUMBERED COLUMN SIZE REVISION STATUS FOR SHEET R SIZE REVISION STATUS FOR SHEET R 58082783 1/1										REV B	,							
E 300	A-3 (1-79)	-			anganan sa katang matalang matalang matalang matalang matalang matalang matalang matalang matalang matalang ma	DIST.	71	\overline{A}							_										

EA
EA
EA
IN
IN
IN
IN
EA
EA
EA
EA
IN
EA
EA
EA
EA

INT BLKHD CABLE ASM


A 58082783

1/2 B

INT BLKHD CABLE ASM

A 58082783

SVE B






TABLE I WIRE LIST /3/4

CONT	ROL	DATA								
TO	FROM	TO	FROM							
RCOO	J01 02	RA02	J02 02							
RC06	20	RAGO	20							
RD07	03	RA05	03							
RD06	21	RAOS	21							
RB21	04	RA13	04							
RB17	22	RA17	22							
R812	05	RA14	05							
RB11	23	RBO1	23							
RD14	06	RA03	06							
RD10	24	RA01	24							
RDOO	07	RAll	07							
RD02	25	RA09	25							
RD09	08	RB10	0.8							
RD11	26	RB13	26							
RD16	09	R818	09							
RD20	27	RB16	27							
RD21	10	RC19	10							
RD17	28	RC17	J02 28							
RC08	11	RA02	RA04							
RC14	29	RA05	RA10							
RC11	12	RA13	RA19							
RC01	30	RA14	RA21							
RC15	13	RA06	RA03							
RC13	J01 31	RAll	RA15							
		RB10	RB14							
		RB18	RB20							
		RC19	RC21							

	58082783
(2X) 18— (2X) [PIN #1] (2X) 18— (2X) [PIN #1]	16 (2X) 17 (2X)
VIEW B ROTATED 90° CLOCKWISE	
noneywell	3082783 SH REV

Honeywell
EYWELL INFORMATION SYSTEMS

MARK PER 58053700.

INSTALL SHIELDS (ITEM 2 AND ITEM 3) ONTO CONNECTOR (ITEM 1).



TERMINATE TWISTED PAIR WIRES OF CABLE (ITEM 6) TO CONTACTS (ITEM 10) AND CRIMP PER 58053700. INSTALL TERMINATED WIRES INTO CONNECTOR (ITEM 9) PER TABLE I WIRE LIST.



TWISTED PAIR WIRES OF CABLE (ITEM 6) SHALL BE FIRST LEVEL WIRE WRAPPED TO PINS OF CONNECTOR (ITEM 1) PER 58053700 USING TABLE I WIRE LIST. JUMPER WIRES (ITEM 12) ARE TO BE SECOND LEVEL WRAPPED.



MARK PER 58053700 AS AN UNLISTED UL LOGIC CABLE ASM USING DRAWING NUMBER, TAB NUMBER, AND REVISION LETTER AS THE ASM IDENTIFICATION.



UNUSED TWISTED PAIR WIRES FROM CABLE (ITEM 6) SHALL BE SECURED TOGETHER SEPARATELY USING SLEEVING (ITEM 7) AS SHOWN FOR USE AS SPARES.



MAXIMUM UNTWIST FOR CABLE (ITEM 6) TWISTED PAIRS SHALL BE 25mm/1.0 INCH.



ASSEMBLE CONNECTOR (ITEM 9) AND STRAIN RELIEF (ITEM 14) TO PLATE (ITEM 13) AS SHOWN, USING HARDWARE (ITEM 8).



ORMATION CONTAINED IN THIS DOCUMENT IS PROPRIETARY TO MOMEYWELL INFORMATION SYSTEMS INTENDED FOR INTERNAL MOMEYWELL USE ONLY. SUCH INFORMATION MAY BE DISTRIBUTED TO ONLY BY WRITTEN PERMISSION OF AM AUTHORIZED MOMEYWELL OFFICIAL. THIS RESTRICTION IN APPLY TO VEWOOR PROPRIETARY PARTS THAT MAY BE DISCLOSED IN THIS DOCUMENT

APPROXIMATELY 203mm (8 INCHES) OF SLEEVING (ITEM 5) SHALL COVER CABLE (ITEM 6) TWISTED PAIRS AND EXTEND WITHIN DIMENISION SPECIFIED.



FOR STRAIN RELIEF, SECURE WIRES USING CLAMP (ITEM 11) AS SHOWN.

Но	neyw	ı e	11
HONEYWELL	INFORMAT	ION	SYSTEMS

58082783

Α

INSTALL INDIVIDERAL LABELS WHERE SHOWN.

- 12. CABLE ASM SHALL MEET THE COMPLETED CABLE ASM REQUIREMENTS OF 58053700.
- 13. CABLE ASM QUALITY ASSURANCE PROVISIONS SHALL BE PER SECTION 4 OF 58053700.
- 14. INTERNAL CABLE ASM PREPARATION FOR DELIVERY SHALL BE PER SCCTION 5 OF 58053700.

Honeywell

HONEYWELL INFORMATION SYSTEMS

Α

SIZE DWG NO

REV Α

58082783 6F

To the state of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the c

·--

							_					,,								308	31:	<u>32</u>	.9		
REV	AUTHORITY		DATE	·	SIGNAT	TURE		B.1									VG.S	<u> 34</u>	·NO)		γ			
		1	мо	1				002							ALL	1		_							
Α	LEVEL I ISSUE	83	07	25	RBaul 7	1/14/23	Α	Α							A	Α									
β	LEVEL I ISSUE PHAO NJ 016	83	10	05	S. mil	ller	\mathcal{B}	B								B									
				<u> </u>							\neg	_		1	+									\top	
		-		 			-				+	+	+	-										\dashv	
				├								\dashv	-	-		-								\dashv	
		ļ	ļ	ļ			 				_	_	_										_	4	
										\perp		\bot												_	
																								·	
				†									1	1										7	
			-	 								_	_										\dashv		
				 			 									 							-	\dashv	
		-	-	-			-				\dashv	_	\dashv	_	_	ļ								+	
		<u> </u>		<u> </u>			<u> </u>							_		<u> </u>								_	
				<u> </u>																					
																								i	

FCI	F: 58081328	1	<u> </u>	J			F	OR C	ONTIN	ĮUAŢ	ION	OF R	EVISIO	ON S	TATUS S	SEE SI	HEET			<u> </u>		L			
	F: 5808/328	MADE BY Alfocketra 83/Mar 18									TITLE														
Honeywell HONEYWELL INFORMATION SYSTEMS INC. LOC PHOENIX, ARIZONA							'ED	14	Ro	chi	le		0/8.	The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	JUMPER, BACKPANEL							EL	L		
		L INFORMATION SYSTEMS INC.						REVISION STATUS FOR EACH PAGE. SHEET OR									71510N 308				S	HEET		REV	
LOC PHOENIX, ARIZONA CE 300 A-3 (1-79)							CORRESPONDING NUMBERED COLUMN B 58081329 1/1 B																		

.

•

				PD 83/07/26		26	В	58081329	1/1	A
				001	002					
•	1 8 4	43B216106P1	V MINI TERMINAL		2	2				EA
•	5 Y A	434167218P069	V WIRE	:	3	3				IN
•	3 B 8	8788222P060	V SLEEVING THERMO	;	3	3				IN

JUMPER, BACKPANEL

B 58081329 1/1 A

REF SPEC NO

BRUNING 44-141 31362-4

CE 300 8 (12 71)

5808,329

C125-3, C/20-3

SIGNATURE

يران الرازان المحاجر المحاجر المحاجر المحاجر المحاجرات

and the second second second second second second second second second second second second second second seco

		,					Y											5	80	5	19	70	2
REV	AUTHORITY	V0	MO	lnav.	SIGNAT	URE	0		7 4	PHL	21		NUI	MS	EK	-	т		1				-
4	I FUM 2 ISSING	AC	MO	DAT	A M. Bo	, le	1	2	-	-	+	+	-	\dashv	+	+-	-			-	_	+	-
B	LEVEL 3/SSIXE PHAON JO15 PHAON JO37	70	09	0'	7 A	-30-82	A	MA					+		+	+	┼-			\dashv	-+	+	+
<u> </u>	7711471 073	83	07	27	40	reig()	1	$ \mathcal{D} $		\dashv	+		++	\dashv			-					-	+
<u>C</u> _	PHAORH431	87	04	07	ABren	the	0	0		-	\dashv	-			_	-	-				_	-	
D	PHAONJ037	85	01	18	X Drive	th	-	D					1-1		_		 	ļ				_	
		-		<u> </u>									1		_		 				_	_	-
				ļ						_		_			_		<u> </u>						
				ļ																			
				<u> </u>																			
										1			1										
									\neg	1		1		\top		1	T						†
				<u> </u>		· 	-						1		1	+							\top
							-			\top	_			_	\top	\dagger	 						+
				<u> </u>					$\neg \dagger$		+-	+		\dashv		+-					\dashv	1	+
F	F: NDAUO	01.	A	1	<u> </u>		F	OR CO		UATIO	ON O	F REV	ISION	STATU	S SEE	SHEET			l			L_	
HONEYWELL INFORMATION SYSTEMS INC. LOC PHOENIX ARIZONA							Y/	AL	Sui	Eli	تص	AU	9 /3	TIT	LE /	ARI	_	M	VIC	121	IPA	77	P
	none	yW	/ (!			APPROV	ED	1.0	1	Roy	LL	le	8/2981	4			pp	111		46		, 01	
ΗC ιός	DNEYWELL INFORMA			TEM	IS INC.	REVISION GROUP CORRESI	IS SH	OWN	BY L	AST EI	VIRY	IN TH	T OR IE	SIZ	- 1	EVISIO					HEET		ev D
300	A-3 (1-/9)					DIST.	73															•	

.

•

The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s

REVISION AUTHORITY REV SIGNATURE

PRIME UNIT SECONDARY UNIT PRIME UNIT CABLE TOTAL CABLE LENGTH SECONDARY UNIT STUB-OUT STUB-OUT OPTION QTY DRAWING M/F DEVICE OPTION LENGTH FROM LENGTH FROM MODEL NUMBER MIN LENGTH MAX LENGTH FLOOR UP FLOOR UP MODEL NUMBER METERS FEET NUMBER METERS FEET METERS FEET **METERS** FEET 58034110-XXX 1.52 5 29.5 22 72.2 .61 9 2 WDAU66LA 58081041-XXX AXX BEIVE 58034110 - XXX 1.52 5 29.5 22 72.2 2 .61 WDAUG6LB 58081041 -XXX 58034110-XXX 5 29.5 72.2 1.52 9 22 .61 2 WDDI66LA 58081041-XXX 58081041-XXX 1.52 WADEGGLA 1.52 29.5 22 72,2 5 5 MTUOTOX MTU0410 MTV050X MTUDGOX MTUDGIX MTV063X

REF SPEC NO BRUNING 44-141 31362 4

o my the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of the first of

UNLESS OTHERWISE SPECIFIED MILLIMETERS	MATL	
DIMENSIONS= INCHES		!
TOLERANCE OF SIZE AND FORM PER	DES CERRENTE	۲
PROJECTION	PHK WAITER L. WARN FIN.	
SCALE CODE	MB w The BEAUT	9

Honeywell


HONEYWELL INFORMATION SYSTEMS

PHOENIX, ARIZONA U S. A

TITLE CABLE CONFIGURATOR
PPU

SIZE DWG NO B \$8059979

DISTR




MICROFICHE INDEX MODULE MANUAL DEVICE ADAPTER UNIT WDAU66LA/LC

RE	ΞV	C
----	----	---

WDAU66LA/LC TAB	43A229674 AR 58010008-901
WDAEI EWL	58075915
WDAMP-1 EWL	58075895
WDASB EWL	58088875
WDASE EWL	58075905
Backpanel EWL WDAAO	58071945

				The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	TERRITORIS SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SERVICE SER	Constitution of the second second second second second second second second second second second second second	TEST TO SET TO THE SET OF THE SET OF THE SET OF THE SET OF THE SET OF THE SET OF THE SET OF THE SET OF THE SET	n de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya del companya de la companya del companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la co	Marrian data and
	•								
	च - द्वे								
	,								
27									
								-	
5°*									
									N.
			v . ¹⁹ , . •						



																					80)5	90	3ء	4	
REV	AUTHORITY		DATE	_	SIGNA	71.18 F				<u> </u>		M		IP		DI	AS	NII	NG	_5	HE	ET				
		YR		1			001		202	102	703	802			7	1	_	_								
A	LEVEL I ISSUE	82	01	18	TA.	2-21-61 Came	A	A						1	4	4										
B	PHACX 5094	82	06	16	S. mill	lu_	B	B						E	3	B										
C	PHASSRISY	83	03	10	A Dre	wth	C	C						1	2	\downarrow		_								
D	PHAGNJ016	93	10	05	& Dres	th		D						ļ	2	D	\dashv		_							
DI	ENXS149		WD		& Dren	tu	DI	D1						\perp	\perp	\downarrow	_									
E	PHABX5365	84	AN	04	& Dren	th	E	E	E	E				E		E										
F	PHADNJ027	84	JAN	13	& Dre	th	L.	J.	F	F	F			J	=											
	PHAONJO30						ET	14	G		G	G			5											:
							70	770																		
	80 80																									
														1										1		
															T											
1	EF												REVISIO				E SH	EET								
F	Honey	/84 /	all.			MADE	Y		esa	لويا	n	, //	Dec	3/	TIT	LE		-	\ \ \ \ \ \			•	ے ہے۔	· • • •	<u> </u>	
	Holley	/ ••	CH			APPROV																A:	ンド	MI.	<u>ar</u>	Y
HC HC	NEYWELL INFORMAT			TEM	S INC.	REVISION GROUP CORRES	IS SH	OWN	BY	LAST	ENTE	TY IN	THE	R	SIZ				51A			-	HEET VI	- 1	REV	
	A-3 (1-79)	٠.				DIST.		3																		

a Pari

				PD 84/06	/12	C 5805	59634	1/2	G	
				200	102	702	802			
	1 C	58059633-001	P DAU CONFIG PANEL	1						EA
	5 B	876B219P8	V SWITCH PB	1						EA
	3 A	58020206-001	V DIODE, LIGHT EMIT, RED	2						EA
	4 A	58000076-002	P HOLDER LED	2						EA
	5 A	58 008225-004	V SHITCH MIN TOGGLE	2						EA
	6 C	43C142270P52	V CLAMP CABLE	1						EA
	7 C	43C142270P8	V CLAMP CABLE		7					EA
	8 B	438166701P67	V DECAL			1				EA
	9 B	438216136P1	V HOUSING MINI			1				EA
	10 B	580282 55-002	A ID CONNECTOR			i				EA
	11 B	438166701P4	V DECAL			1				EA
	12 A	43A180043P209	V HIRE PAIR THIST			245				IN
•	13 A	43A167218P029	V HIRE			480	3			IN
	14 B	438111126P15	V HIRE BARE SOLID	3						IN
	15 B	873 8126P40	V SLEEVING ELEC	2						·IN
	16 A	58 008294-001	V SLEEVING ZIPPER			100				IN
							AU PNL ASM			iN


C 58059634

1/2 G

				PD 84/06	/12	C 580	59634	2/F G	
				002	102	702	802		
	17 B	43B216106P1	V MINI TERMINAL			14			EA
	18 B	876B219P1101	V GUARD, BUTTON	1					EA
	19 B	43B175995P4	V CAP PLASTIC	2					EÁ
	50 C	58059634-102	A DAU PAL WIRING	1					EÁ
4	21 A	58057946-002	D W.L.MAIN PNL	×	×	x x			
	ss c	58059634-702	A DAU PNL ASH		1				EA
*	53 C	58059634-802	A DAU PNE ASM	1					EA

DAU PNL ASM

C 58059634 2/F G



				سر خدید ب																	580	57	944
REV	AUTHORITY		DATE		SIGNATI	191 -	_	B'5							_	, ,					5	HEE	.75
			MO			0	01	202		\bot		\bot		$oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{oldsymbol{ol}}}}}}}}}}}}}}}}}}$				\bot		\perp		1	
ALL	EVEL 3 ISSUE	81	Nov	19-	71. Dan	17/8/	A			\perp								\perp				A	
BF	PHAPXS044	8/	PEC	15	Ph D		3			\perp			1					\bot				B	
CP	PHABX5289	83	SEF	21	& Drew	k (2															C	
	HABXS365	1	1	ŧ	4	3		D		1	-	\downarrow	-	-	╀			_	_	\downarrow		ρ	
_		-		╂			E		+	+	+	+	+-	-	+		+	\dashv		+			
		-		1			Et		-	+	+	+	+-	\dagger	T			+	+	\dagger			
_				T			504			1	1	T		†	1			\top	+				
							80																
				<u> </u>										_									
_		ļ		-			\dashv		_	\downarrow	\downarrow	1	1	 	ļ			_		_			<u> </u>
-		-		-			\dashv		\dashv	+	+	+	+-	╂	-					\downarrow	-		<u> </u>
		-		├-			\dashv			+	+-	+	+	+	-			+	-	+			<u> </u>
_		-		-			\dashv	+	+	+	+	+	+	╁	-			+	-	+	+		
ID: 58	8037000	\vdash		\vdash					\top	+	\dagger	\dagger	\dagger	\dagger	1					+			
cr;		MF:	DIP	PER	<u> </u>		FC	or co	NTINU	ATIC	N OF	REV	/ISION	STA	TUS !	SEE SH	EET						
	88			1		MADE BY	D	185	8/	0	CT	6		Ī	ITLE	W	IRE	41	57				
	Hone	yW	/ell		ſ	APPROVE	0 (<u>3</u> G	563	<u>ر</u> -	11.	-6-	8	1	^	141	N-A	ANE	٢.				
HONI	EYWELL INFORMA	TIOI	4 5 YS	STEM		REVISION GROUP IS	STA	itus fi	OR EA	CH P	AGE	SHE	et or	5	IZE	REV	ISION	STAT	US FO	R	SHEET	1	RE
oc	PHOENIX	AD176	7N.A		1	CORRESPO	ND	ING N	NUMBE	RED	colu	MN			A	1	580	25 24	141.		1/	, [I

And the second

_	_	_	_			
5	R	n	5	7	Q	L

		LIST	58057946		
	MAIN	-PANEL	FINAL	1	
TAB SEQ	FROM	TO	TY CL TM LOGIC	RV	BK
002 0001	\$2-2	\$3-2	KK NN GND	N.V	D K
002 0002	CR1-1	CR2-1	AM 99 NN +5V	С	
002 0003 002 0004	CR1-1 S2-2	P203 P211	FM 00 NL +5V FM 99 NL GND	В	TP TP
002 0005 002 0006 002 0007 002 0008	CR1-2 CR2-2 S2-3 S3-3	P112 P113 P106 P107	AM 99 NL IFO-ON-LED*000 AM 99 NL IF1-ON-LED*000 AM 99 NL IFO-ON-LINE*000 AM 99 NL IF1-ON-LINE*000	C C C	••
002 0009 002 0020	S1-NO S1-C	P119 P121	FM 00 NL SWITCH-RESET*000 FM 99 NL SWITCH-RESET*000GND	B	TP

EDA 81 OCTOBER 6

83 NOVEMBER 16

58057946 Final

general de la Martin Martin de Company de la Company de Martin de la Company de la Company de Martin de Martin

THE INFORMATION CONTAINED IN THIS DOCUMENT PROPRIETARY TO HOMEYWELL INFORMATION SYSTEMS, INC. AND IS INTENDED FOR INTERNAL HOMEYWELL USE ONLY. SUCH INFORMATION MAY BE DISTRIBUTED TO OTHERS BY WRITTEN PERMISSION OF AN AUTHORIZED HONEYWELL OFFICIAL. THIS RESTRICTION DOES NOT APPLY TO VENDOR PROPRIETARY THAT MAY BE DISCLOSED IN THIS DOCUMENT. 58028075 TAB SHEETS DATE REV AUTHORITY SIGNATURE YR MO DAY A LEVEL / ISSUE 77 FEB 03

LOC	HONEYWELL INFORM PHOENIX, A A-2 (12-71) BRUNING 44-14	RIZO	MA			REVISION OROUP CORRESI	N STA IS SH PON	ATUS IOWN DING	FOR BY NUN	EACH LAST ABERI	ENTI	GE S RY IN DLUM	HEET I THE IN	OR	SI	AE A	50	1 510 80	N ST	8 o	FOR 7S	- 5	HEET		REY	
·	Honey	W	ell			MADE B	ED	1/5			en	77.	F	2	E	DG	Ej	10	FE	EE	E,	D e E	= 0	AE	BLE	-
						MADE B	Y E	D	$\overline{\rho}$	1	7	AN	3/	,	TI	TLE	ω_{II}	86	L	157	-	PS	Ī	FR	EE	
FM	F WCHOO38F	•	F	CF	LATE	e	F	OR C	ONTI	NUA	TION	OF	REVIS	SION	STAT	rus s	EE SH	EET								
						······································																				
)					
	1			<u> </u>	i		I																		i_	

and the second of the second of the second of the second of the second of the second of the second of the second

WIRE LIST PSI FREE EDGE CONT. ON 3

TO FREE EDGE CABLE

PRINTS WIRE LIST PSI FREE EDGE CONT. ON TO FREE EDGE CABLE 1) TYPE (WIRE TYPE : WIRE SIZE) WIRE TYPE (SEE P.D.B. 7.2.1 FOR PREFERRED SIZES) DWG. OR IDENT. CODE DESCRIPTION A ----- 1/C STRANDED 434167218 B ----- 1/C SOLID 434167218 C ---- 1/C 600V STRANDED 43A167219 D ----- 1/C 600V SOLID 43A167219 E ---- TW. PR. STRANDED 43A162530 F ----- SHLD. TW. PR. STRND 878B247 G ---- TENDRIL WIRE 12A8267 H ----- TW. TRIPLE STRND ---- JUMPER 43A114946 ---- 1/C SHLD STRND 43B135641 ---- (RESERVED) M ----- BARE SOLID 43B111126 N ---- TW. PR. 43A180043 ----- WIRE WRAP G/D #24 43A127043 Q ----- KYNAR TW. PR. SOLID 43A175958 R ----- WIRE WRAP G/D #30 434167256 S ----- 1/C SHLD STRND 8788285 T ---- CABLE STRAP 438228384 U ----- JUMPER 43A108800 V ----- A. C. 3 COND. WIRE 12A8230 W ----- BUSS-BAR JUMPER 43B111125 X ----- 30 AWG RIBBON CABLE 58005026 Y ---- 27 AWG RIBBON CABLE 58005027 7 ---- 75 OHM COAXIAL CABLE 58000062 WIRE SIZE CODE GAGE (AWG) I PIN CODING AS FOLLOWS - DA - UPPER CASE A AA - UPPFR CASE AA 1A - LOWER CASE A C ---- 8 (LO) n ---- 10 (LO) 2A - LOWER CASE AA E ---- 12 (L0) NOTE: ON TWISTED PAIR WIRING, THE LIGHTER ---- 20 ---- 22 COLOR WIRE IS THE GROUND WIRE, DARKER ---- 24 WIRE THE SIGNAL. ---- 26 ---- 28 P ---- (NONE) 0 ---- 30 R ---- 8 (HIGH)

COLOR CODE (WIRE COLOR: TRACER COLOR) CODE COLOR BLACK BROWN RED ORANGE YELLOW GREEN BLUE PURPLE GRAY WHITE NONE SPECIFIED 3) TERMINATIONS (FROM END : TO END) TYPE A ----- SOLDERLESS ----- 43C140824P1,P3,P5 ----- 43C140824P2,P4,P5 ----- 43C140847P1 OR 43C140824P1,P3,P5,P7 ----- TEMP SENSER 43A216171 ----- FASTON ---- (RESERVED) ----- WIRE-WRAPPED ----- CONTACT ----- SPLICE ----- CRIMPED CONTACT (BERG) 43B216106 ----- 43C140824P2,P4,P5,P7 ----- SOLDER ----- (RESERVED) ----- STRIP-CRIMP LATER ----- STRIP-TIN ----- FERRULE ----- WIRE-WRAPPED & SOLDER ----- 438112143 ---- (RESERVED) ----- 43D140854P2 ----- 43D140854P1 Y ----- 43D140854P3

	 _	

MADE BY

FRINTS

77 JAN 31

REV. DATE

Z ----- 43D140854P4

58028075 3

FOR DOCUMENT STATUS, SEE REVISION STATUS SHEET

S ---- 10 (HIGH) T ---- 12 (HIGH)

MADE BY REV. DATE 58028075 2 NO. 1 77 JAN 31 EDP 77 JAN 31 CONT. ON

EDP 77 JAN 31

CONT. ON

SM 2

WIRE LIST PSI FREE EDGE TO FREE EDGE CABLE

TAB 001 0001 0001 0001 0001 0001 0001 000	SEQ 0001 00003 00004 00005 00007 00007 00012 00012 00012 00012 00017 00017	FROM P1-A02 P1-A05 P1-A14 P1-A13 P1-A11 P1-B10 P1-B10 P1-A10 P2-A10 P2-A10 P2-A11 P2-B10 P2-A11 P2-B10 P2-A11 P2-B10 P2-A11 P2-B10	TO P1-A1105 P1-A1105 P1-A1105 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107 P1-A1107	TY CL TM HH HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH RQ 666 HH	*PS-DATA-0;100 *PS-DATA-1;100 *PS-DATA-2;100 *PS-DATA-3;100 *PS-DATA-4;100 *PS-DATA-6;100 *PS-DATA-6;100 *PS-DATA-7;100 *PS-DATA-PRTY;100		3
001		CABLE #1					
001	0019	P1-A02	P2-A02	XQ 66 HH	*PS-DATA-0;100	•	TP
001	0020	P1-A00	P2-A00	XQ 44 HH	*PS-DATA-0;100GN		TP
001	0021	P1-A10	P2-A10	XQ 66 HH	*PS-DATA-1;100		TP
001	0022	P1-A08	P2-A08	XQ 44 HH	*PS-DATA-1;100GN		TP
001	0023	P1-A19	P2-A19	XQ 66 HH	*PS-DATA-2;100	•	TP
001	0024	P1-A17	P2-A17	XQ 44 HH	*PS-DATA-2;100GN		TP
001	0025	P1-A21	P2-A21	XQ 66 HH	*PS-DATA-3;100	•	TP
001	0026	P1-B01	P2-B01	XQ 44 HH	*PS-DATA-3;100GN		TP
001	0027	P1-A03	P2-A03	XQ 66 HH	*P\$-DATA-4;100		TP
001	0028	P1-A01	P2-A01	XQ 44 HH	*P\$-DATA-4;100GN		TP
001 001	0029	P1-A11 P1-A09	P2-A11 P2-A09	XQ 66 HH XQ 44 HH	*PS-DATA-5;100 *PS-DATA-5;100GN		TP TP
001	0031	P1-B10	P2-B10	XQ 66 HH	*PS-DATA-6;100	•	TP
001	0032	P1-B12	P2-B11	XQ 44 HH	*PS-DATA-6;100GN		TP
001 001	0033 0034	P1-B18 P1-B16	P2-B18 P2-B16	XQ 66 HH XQ 44 HH	*PS-DATA-7;100	•	TP TP
EDA	77 JAN 3	31 77	JAN 31	REV A	58028075 <i>3</i>	Hor	1e ywe

FREE	то	FREE	EDGE	CABLE

TAB	SEQ	FROM	TO	TY	CL	TM	LOGIC		RV	вк
001 001	0035 0036	P1-C19 P1-C17	P2-C19 P2-C17	XQ .	66 44	H H	*PS-DATA-8;100 *PS-DATA-8;100	GN		TP TP
001 001	0037 0038	P1-B11 P1-B13	P2-C00 P2-C01	XQ XQ	66 44	H H	*PS-RS0;100 *PS-RS0;100GN			TP TP
001 001	0039 0040	P1-B19 P1-B17	P2-D07 P2-D06	XQ XQ	66 44	H H H H	*P\$-CPW;100 *P\$-CPW;100GN			TP TP
001 001	0041 0042	P1-C15 P1-C14	P2-B21 P2-B17	XQ XQ	66 44	H H H H	*PS-IIW;100 *PS-IIW;100GN			TP TP
001 001	0043 0044	P1-D09 P1-D10	P2-D00 P2-D02	XQ	66 44	H H H H	*PS-0P0;100 *PS-0P0;100GN			TP TP
001 001	0045 0046	P1-000 P1-002	P2-D09 P2-D10	XQ XQ	66 44	H H	*PS-OPI;100 *PS-OPI;100GN			TP TP
001 001	0047 0048	P1-C00 P1-C01	P2-D16 P2-D17	XQ	66 44	H H	*PS-SCI;100 *PS-SCI;100GN			TP TP
001		CABLE #2								
001 001	0049 0050	P1-C08 P1-C06	P2-C09 P2-C13	XQ XQ	66 44	H H	*PS-TMI;100 *PS-TMI;100GN			TP TP
001 001	0051 0052	P1-C05 P1-C06	P2-C09 P2-C13	XQ XQ	66 44	H H H H	*PS-TMI;100 *PS-TMI;100GN			TP TP
001 001	0053 0054	P1-C05 P1-C06	P2-C11 P2-C13	XQ XQ	66 44	H H H H	*PS-TMI;100 *PS-TMI;100GN			TP TP
001 001	0055 0056	P1-C11 P1-C13	P2-B15 P2-B13	XQ XQ	66 44	H H	*PS-STO;100 *PS-STO;100GN			TP TP
001 001	0057 0058	P1-C10 P1-C13	P2-B15 P2-B13	XQ XQ	66 44	H H	*PS-STO;100 *PS-STO;100GN			TP TP
001 001	0059	P1-C10 P1-C13	P2-B12 P2-B13	XQ XQ	66 44	HH	*PS-ST0;100 *PS-ST0;100GN			TP TP
001 001	0061 0062	P1-D07 P1-D06	P2-D15 P2-D20	XQ	66 44	H H H H	*PS-STI;100 *PS-STI;100GN			TP TP
EDA	77 JAN	31 77	JAN 31 R	EV A			58028075	4	Hon	e yw

Honeywell

MIKE	FIRE						
PSI F	REE	EDGE	TO	FREE	EDGE	CABLE	

5 F


TAB SEC	FROM	TO	TY CL TH LOGIC	RV BK
001 006	P1-D05	P2-D15	XQ 66 HH *PS-STI;100	TP
001 006		P2-D20	XQ 44 HH *PS-STI;100GN	TP
001 006	5 P1-D05	P2-D21	XQ 66 HH *PS-STI;100	TP
001 006	6 P1-D06	P2-D20	XQ 44.HH *PS-STI;100GN	TP
001 006	7 P1-D16	P2-C05	XQ 66 HH *PS-SEQ;100	TP
001 006	8 P1-D17	P2-C06	XQ 44 HH *PS-SEO;100GN	TP
001 006	9 P1-D15	P2-C05	XQ 66 HH *PS-SE0;100	TP
001 007	O P1-D17	P2-C06	XQ 44 HH *PS-SE0;100GN	TP
001 007	1 P1-D15	P2-C08	XQ 66 HH *PS-SE0;100	TP
001 007	2 P1-D17	P2-C06	XQ 44 HH *PS-SE0;100GN	TP
001 007		P2-D08	XQ 66 HH *PS-TM0;100	TP
001 007		P2-D11	XQ 44 HH *PS-TM0;100GN	TP
001 007	5 P1-D19	P2-D08	XQ 66 HH *PS-TM0;100	TP
001 007	6 P1-D20	P2-D11	XQ 44 HH *PS-TM0;100GN	TP
001 007	7 P1-D19	P2-D14	XQ 66 HH *PS-TM0;100	TP
001 007	8 P1-D20	P2-D11	XQ 44 HH *PS-TM0;100GN	TP

Honeywell

EDA 77 JAN 31


77 JAN 31

58028075 5F



10			7	5			3	REV AUTHORITY B PHAOXS582	DATE 840CT2Ø
н	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAM	PAGE	
	\$BP-CLK-000 \$BP-CLK-001 \$CHP-RST-000	42.0 4.0	0-AZ+110 0-BP0+100	46.0 47.0	DDAI-INIT-051+100	13.Ø 21.Ø	OE-Z-Ø-19• OE-Z-Ø-21•	010 28.0	
_	\$CHP-RST • 0 10 \$CHP-RST • 100	44.Ø 44.Ø 44.Ø	D-8P1+100 O-8P2+100 D-8P3+100	47.0 47.0 47.0	ODEN-00-050+100 ODEN-01-050+100 ODEN-02-050+100 ODEN-03-050+100	21.0 21.0 21.0	DE-Z-Ø-21• DE-Z-Ø-23• DE-Z-20-23	000 28.0 •100 28.0	
	ŠCHP-RŠT•11Ø \$CHP-TST-RST•ØØØ \$DAU•Ø11	44.0 47.0 37.0	D-8P4•1ØØ D-8P5•1ØØ D-8P6•1ØØ	47.Ø 47.Ø 47.Ø	00TA-I-010-0S0-100 00TA-I-011-0S0-100 00TA-I-012-0S0-100	21.Ø 21.Ø 21.Ø	DEN-5RHC+1 DEN-B-ACK1 DEN-B-ACK2	00 38.0 •000 37.0	
F	\$0AU•021 \$DAU-TOT-CLR•012 \$DBL-AN-NRST•100	37.0 37.0 44.0	D-8P7•1ØØ D-CRC-CL•1ØØ D-CRCAZ•Ø1Ø	47.0 44.0 46.0	00TA-I-013-ØSØ•1ØØ 00TA-I-014-ØSØ•1ØØ	22.Ø 22.Ø	DEN-DIN1-Ø DEN-DIN1-1	•000 40.0 •000 40.0	
	\$DOUBLE•000 \$DOUBLE•100	42.Ø 42.Ø	D-CRCAZ•100 D-CRCAZ1•000	45.0 46.0	00TA-I-015-050•100 00TA-I-016-050•100 00TA-I-017-050•100 00TA-I-01P-050•100	22.Ø 22.Ø 22.Ø	DEN-EDAC-B DEV-A-SEL• DEV-A-SEL•	000 21.0 100 21.0	
	\$ECC+100 \$ECC+101 \$ED-DAU+000	44.Ø 4.Ø 37.Ø	D-CRCAZ2◆ØØØ D-CRCAZ3◆ØØØ D-DATACLK◆1ØØ	46.0 46.0 42.0	DE-16•000 DE-16•110	21.0 24.0 25.0	DEV-A-SEL+ DEV-A-SEL/ DEV-B-SEL+	INH•100 21.0	
	\$ED-DAU•100 \$ED-DAU•101 \$LD-P0-3•100	37.0 37.0 48.0	D-OTANOT•Ø1Ø D-DTANOT•1ØØ D-ECC-CL•1ØØ	42.0 42.0 44.0	0E-16-512•100 0E-16-64•100 0E-512•000	25.0 25.0 25.0 24.0	DEV-B-SEL• DEV-B-SEL• DEV-B-SEL• DEV-B-SEL/	110 22.0	
E	\$P-LATCH+100 \$P4CLR+000	45.0 42.0	0-ED-P-ERR+1ØØ D-EDAC-ERROR+1ØØ	45.0 40.0	DE-512•11Ø DE-64•00Ø	25.0 24.0	DEV-C-SEL• DEV-C-SEL•	700 20.0 100 20.0	
	\$PAR-OR-EDCL•000 \$PART-OR-ED-CL•010 \$PART-OR-ED-CL•011	43.0 37.0 37.0	D-EDAC-ERROR•101 D-EN-ECC•100 D-INH-50X•000	4.0 44.0 38.0 44.0	OE-64•110 OE-8•000 OE-8•110	25.Ø 24.Ø 25.Ø	DEV-C-SEL• DEV-C-SEL/ DEV-D-SEL• DEV-D-SEL•	INH+100 21 0	
	\$PART-OR-ED-CL • 100 \$PART-OR-ED-CL • 101 \$PART TAL -CL R•012	37.Ø 37.Ø 34.Ø	D-ÎNH-ECC∙000 D-LAST-EDAC•020 D-LAST-EDAC•110	44.0 39.0 39.0	OE-8+110 OE-8-16-512+100 OE-8-16-64+100 OE-8-16-64-512+100	25.0 25.0 25.0	DEV-D-SEL•	110 20.0	
	\$PARTIAL-CLR•012 \$PARTIAL-CLR•022 \$SEL-ED•010 \$SEL-ED•100	34.0 47.0 47.0	D-LPØ•1ØØ D-LP1•1ØØ D-LP2•1ØØ	47.0 47.0	DE_O_CA_100	25.0 25.0	DEV-D-SEL/ DEW-FEEDBA DEW-FEEDBA DFAULT-FLT	CK•101 31.0	
	\$SHIFT+100 \$SHT4C+000	44.Ø 39.Ø	D-ONE+100 D-ONE-LOAD+010	33.0 42.0	DE-8-64-512-100 DE-COR-BIT-100 DE-CRC-ERR-010 DE-CRC-ERR-100 DE-FBK-OUT-100 DE-FEEDBACK-000 DE-FEEDBACK-110	35.0 36.0 36.0	DHI1+100 DINDEX-IDX	36.0 -ØSØ•1ØØ 22.0	
O	\$SHT4RC • 000 \$SHT4RHC • 100 \$SHT4W • 000	39.Ø 39.Ø 39.Ø	D-ONE-LOAD•100 D-ONE-LOAD•101 D-RD•100	42.0 4.0 47.0	DE-FBK-OUT+100 DE-FEEDBACK+000 DE-FEEDBACK+110	28.Ø 28.Ø 28.Ø	DINIT-DIN• DINIT-DIN- DMPADR-12•	050 • 100 22.0 100 34.0	
	\$SHT5R+000 \$SHT5RHC+000 \$SHTCLK+100	39.0 38.0 42.0	D-RESET-SYNC•ØØØ D-SØ•Ø1Ø D-SØ•1ØØ	43.0 48.0 47.0	OE-FEEDBACK • 111 OE-IN-X00 • 100 OE-IN-X02 • 100	28.Ø 26.Ø 26.Ø	DMPADR-12• DMPADR-13• DMPADR-13•	110 34.0 100 34.0	
	\$TOT-OR-ED-CLR•100 \$TOT-OR-EO-CLR•101	37.Ø 37.Ø	D-51•100 D-52•100	47.0 47.0	DE-IN-XØ3•1ØØ DE-IN-XØ9•1ØØ	26. 0 26.0	DMPADR-14• DMPADR-14•	100 34.0 110 34.0	
<u>.</u>	\$TOT-OR-ED-CLR•102 +5V-09ME-00 B-FULL•100	37.Ø 6.Ø 42.Ø	D-53+100 D-54+100 D-55+100	47.0 47.0	0E-IN-X10•100 0E-IN-X12•100 0E-IN-X13•100	26.Ø 26.Ø 27.Ø	DMPADR-15• DMPADR-15• DO-16•000	110 34.0 25.0	
	B-P0•000 B-P1•A00 B-P2•000	47.Ø 47.Ø 47.Ø	D-SW-Ø•1ØØ D-SW-1•1ØØ D-SW-2•1ØØ	40.0 40.0 40.0	DE-IN-X14•100 DE-IN-X15•100 DE-IN-X20•100	27.Ø 27.Ø 27.Ø	DO-16+110 DO-16-512+ DO-16-64+1	26.0 100 26.0	
	B-P3•000 B-REP•000 B-REP•110	47.0 47.0 48.0	D-SW-3•100 D-SW-4•100 D-SW-5•100	40.0 41.0 41.0	OE-ĪN-X21•100 OE-IN-X22•100 OE-IN-X23•100	27.0 27.0 27.0	00-512•000 00-512•110 00-64•000	25.0 26.0 25.0 25.0	
	BREG-00•110 BREG-01•110 BREG-02•110	40.0 40.0 40.0	D-SN-6•100 D-SN-7•100 D-SN-P•100	41.0 41.0	OE-INH-FBK ◆000 TOE-OR-O-CRC ◆000 DE-OR-O-CRC ◆000	28.Ø 39.Ø	00-64+11Ø 00-8+00Ø	26.Ø 25.Ø	
B	BREG-03+110 BREG-04+110	40.0 41.0	D-WR-RD+100 D4ERR+000	41.0 47.0 40.0	DE-SET-W04+100 DE-SET-W08+100	40.0 31.0 31.0	00-8•11Ø 00-8-16-51 00-8-16-64	•100 26.0	
	BREG-Ø5•11Ø BREG-Ø6•11Ø BREG-Ø7•11Ø	41.0 41.0 41.0	D5ØX•Ø1Ø D5ØX•1ØØ D5LAT•1ØØ	24.0 24.0 38.0	DE-SET-W12+100 DE-SET-W16+100 DE-SET-W20+100	31.Ø 31.Ø 31.Ø	00-8-16-64 00-8-64•1Ø 00-8-64-51	8 26.0	
	BREG-P•11Ø CMD-WRITE•Ø3Ø CMD-WRITE•12Ø	41.0 39.0 39.0	DATA-WRÎTE•ØØØ DATA-WRITE•ØØ1 OBRD-SEL•1ØØ	43.Ø 4.Ø 22.Ø	DE-SÉT-XØ4+1ØØ DE-SET-XØ8+1ØØ DE-SET-X12+1ØØ	27.Ø 27.Ø 27.Ø			
	CMD-WRITE-140 D-ANY4ERR-000 D-AZ-000	39.Ø 48.Ø	DBRD-SEL-Ø-ØSØ•1ØØ DBREG-ACK•1ØØ	22.Ø 43.Ø	DE-SET-X16+100 DE-SET-X20+100	27.Ø 28.Ø	OISTRIBUT	(120-26	EYWELL
	D-AZ •000 D-AZ •000	45.Ø 46.Ø 45.Ø	DBSTB∙ØØØ DCONT/SWO•1ØØ DCOUNT-OUT-ØSØ•1ØØ	42.0 21.0 21.0	DE-Z-Ø-19•100 DE-Z-Ø-19•100 DE-Z-Ø-19•100	27.Ø 28.Ø 27.Ø		L'OC CEO PHOENIX.	FORMATION SYSTEMS ARIZONA U.S.A.
n								TITLE LOGIC D LOGIC - PAGE CROSS R	IAGRAM- HDAEI EFERENCE
						ASH REF 58Ø75		/DAU\$45/HE 1512E DMG MO B 580/759	
10	9	8	7	6	5	4	3	2	1

•



							В	PHAOXS582 84	40CT2Ø
	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	
	DO-COR-BIT • 100 DO-CRC-ERR • 010	35.Ø 36.Ø 36.Ø	DSEL-ED•120 DSET-BREG-ACK•100	41.0 37.0	FCMD-DCØ+100 FCMD-DCØ-050+100	23.Ø 23.Ø	GND-ØØM-Ø8 GND-ØØME	7. 0 5.0	
	DO-CRC-ERR•100 DO-FBK-OUT•100	30.0	DSET-CREG-FULL • 100 DSET-ED-ERR • 100 DSET-EDAC-BYTES • 100	39.0 40.0 43.0	FCMB-DC1+100 FCMD-DC1-050+100 FCMD-DC2+100	23.0 23.0	GND-00N-08 GND-00P-08	7.Ø 8.Ø	
	DO-FEEDBACK • 000 DO-FEEDBACK • 110	30.0 30.0 30.0	OSET-LAST-BIT-100 OSET-LAST-BYTE-100	39.0 39.0	FCMD-DC2-ØSØ+1ØØ	23.0 23.0 23.0	ÖND-ØØP-Ø8 GND-ØØPE GND-ØØQ-Ø8	5.0 5.0	
	DO-FEEDBACK•111 DO-IN-XØØ•1ØØ DO-IN-XØ2•1ØØ	28.Ø 28.Ø 28.Ø	0SET-PØ-3+Ø10 0SET-PØ-3+000	48.Ø 48.Ø	FCMD-DC3+1ØØ FCMD-DC3-ØSØ+1ØØ FCMD-DC4+1ØØ	23.0 23.0 23.0	GND-00R-08 GND-00S-08	14.Ø 14.Ø	
	DO-IN-XØ3•1ØØ DO-IN-XØ3•1ØØ	28.Ø 29.Ø	DSR-RD-SRI-ØSØ•1ØØ DSTART-COUNT•01Ø	22.0 38.0	FCMD-DC4-ØSØ•1ØØ	23.Ø 23.Ø	GND-ØØT-Ø8 GND-ØØTE	7.0 5.0	
	00-IN-X10+100 00-IN-X12+100	29.0 29.0	DSTART-COUNT•100 DZERO-COUNT•000	38.0 38.0	FCMD-0C5+100 FCMD-0C5-0S0+100 FCMD-0CP+100	23.Ø 22.Ø	GND-00U-08 GND-00V-08	7. 0 9.0	
	00-IN-X13•100 00-IN-X14•100	29.Ø 29.Ø	DZERO-COUNT•ØØ1 DZERO-COUNT•11Ø	4.0 38.0	FĊMŌ-ŌĊP-ØŚØ•1ØØ FCMD-DCS•1ØØ FCMD-DCS-ØSD•1ØØ	22.Ø 23.Ø 23.Ø	GND-ØØVE GND-ØØW-Ø8	5.Ø 9.Ø	
	00-IN-X15+100 00-IN-X20+100	29. 0 29. 0	ECC-LAT+100 ED-CLR-OR-DTA+100	41.0 44.0	FCREG-ACK•110	41.0	GND-ØØX-Ø8 GND-Ø9A-Ø8	1 4.0 9.0	
	00-IN-X21•100 00-IN-X22•100 0C-IN-X23•100	29.Ø 29.Ø 29.Ø	ED-READY•1ØØ EDAC-4STB•ØØØ EDAC-5ØX-STB•ØØØ	48.Ø 38.Ø	FCREG-ACK+120 FCREG-FULL+000	41.Ø 39.Ø	GND-Ø9B-Ø8 GND-Ø9BE	9.0 4.0	
	00-INH-FBK+000 00-SET-W04+100	30.0 32.0	EDAC-BYTES+120 EDAC-BYTES+130	38.0 41.0 41.0	FCREG-FULL • 100 FCREG-FULL • 110 FDFV-SFL - 2 • 100	39.0 39.0 35.0 22.0	GND-Ø9C-Ø8 GND-Ø9D-Ø8 GND-Ø9DE	11.0 11.0 4.0	
	00-SET-W08-100 00-SET-W12-100	32.Ø 32.Ø	EDAC-CLEAR•040 EDAC-CLEAR•130	37.0 37.0	FDEV-SEL-2+100 FDEV-SEL-2-050+100 FDEV-SEL-3+100	22.Ø 22.Ø	GND-Ø9E-Ø8 GND-Ø9E-Ø8	11.0 13.0	
	CO-SET-W16 • 100 OO-SET-W20 • 100	32.Ø 32.Ø	EDAC-CLEAR+150 EDAC-DATA-P+100	44.Ø 35.Ø	FDEV-SEL-3•1ØØ FDEV-SEL-3-ØSØ•1ØØ FDTA-M-DM1•1ØØ	22.0	GND-Ø9FE GND-Ø9G-Ø8	4.Ø 9.Ø	
7	DO-SET-XØ4•1ØØ DO-SET-XØ8•1ØØ	29.Ø 29.Ø	EDAC-STB+130 EDAC-STB+140	38.0 41.0	FDTA-M-DM1-ØSØ+1ØØ FDTA-O-D1Ø+1ØØ	22.0 22.0 23.0	GND-Ø9G-Ø8 GND-Ø9H-Ø8	10.0 10.0	•
	DO-SET-X12•100 DO-SET-X16•100	29.Ø 30.Ø	EN-DTA-A-150+100 EN-DTA-A-15J+100	14.0 6.0	FDTA-0-010-050•100 FDTA-0-011•100	23.Ø 23.Ø	GND-Ø9HE GND-Ø9J-Ø8	5.Ø 11.Ø	
	DO-SET-X20+100 DO-Z-0-19+100	30.0 29.0	EN-DTA-A-150+100 EN-DTA-B-150+100	14.0 15.0	FOTA-0-011-050+100 FOTA-0-012+100	23.Ø 23.Ø	GND-Ø9K-Ø8 GND-Ø9KE	11.Ø 5.Ø	
	00-2-0-19+100 00-2-0-19+100 00-2-0-19+100	30.0 29.0 30.0	EN-DTA-B-15Ø•1ØØ EN-DTA-B-15Ø•1ØØ EN-DTA-C-15Ø•1ØØ	6.0 15.0 15.0	FDTA-Ö-DÍZ-ØSØ•1ØØ FDTA-O-DÍ3•1ØØ FDTA-O-DÍ3-ØSØ•1ØØ	23.Ø 23.Ø	GND-Ø9L-Ø8 GND-Ø9L-Ø8 GND-Ø9M-Ø8	12.0 13.0 10.0	
	00-2-0-13-100 00-2-0-21-010 00-2-0-21-100	30.0 30.0 30.0	EN-DTA-C-150+100 EN-DTA-C-150+100	6.Ø 15.Ø	FDTA-0-013-030-100 FDTA-0-014-050-100 FDTA-0-014-050-100	23.Ø 23.Ø 23.Ø	GND-0311-08 GND-03N-08 GND-03P-08	10.0 10.0 12.0	
-	00-7-0-23-000 00-7-20-23-100	30.0 30.0	EN-DTA-D-150 100 EN-DTA-D-150 100	6. 0 15. 0	FOTA-0-015+100 FOTA-0-015-050+100	23.Ø 23.Ø 23.Ø	GND-Ø9PE GND-Ø9Q-Ø8	5.Ø 12.Ø	
	DOPER-OPI-ØSØ•1ØØ DOW-FEEDBACK•1ØØ	22.Ø 32.Ø	EN-OUTLAT•100 ENABLE-OPI•100	48. 0 6. 0	FDTA-0-D16•100 FDTA-0-D16-050•100	23.Ø 23.Ø	GND-Ø9R-Ø8 GND-Ø9R-Ø8	12.0 14.0	
	DOW-FEEDBACK • 101 OPSREADY • 000	32.Ø 13.Ø	ENABLE-OPI•1ØØ ENABLE-OPI•11Ø ENABLE-SENSE•1ØØ	21.Ø 21.Ø	FDTA-0-017•100 FDTA-0-017-050•100	23.Ø 23.Ø	GND-Ø9RE GND-Ø9T-Ø8	5.0 10.0 5.0	
	ÖPSRĒADY + 110 ORD-PR-DEV-0S0 + 100	13.Ø 21.Ø	ENABLE-SENSE•100 ENABLE-SENSE•110 ENABLE-SENSE•110	21. Ø 6. Ø	FOTA-O-D1P+100 FDTA-O-D1P-050+100	23.Ø 23.Ø	GND-Ø9TE GND-Ø9U-Ø8	11.0	
1	DREG-Ø•Ø2Ø DREG-Ø•11Ø DREG-1•Ø2Ø	24.0 24.0 24.0	EVEN-PAR • 100 F-ACK • 000	21.0 45.0 43.0	FLAST-BIT•1ØØ FLAST-BYTE•1ØØ FMPEDRD•1ØØ	39.Ø 39.Ø 43.Ø	GND-Ø9U-Ø8 GND-Ø9V-Ø8 GND-Ø9VE	10.0 12.0 5.0	
-	DREG-1•11Ø DREG-2•020	24.0 24.0	F-ACK • 100 F-EDAC-BYTES • 000	43.Ø 43.Ø	GND-008-08 GND-008-08	6.0 6.0	GND-Ø3V2 GND-Ø9X-Ø8	12.0 13.0	
	DREG-2+110 DREG-3+020	24.0 24.0	F-EDAC-BYTES+100 F-EDAC-ERROR+100	43.0 40.0	GND-008E GND-00C-08	4.Ø 8.Ø	GND-Ø9X-Ø8 GND-18A-Ø8	14.Ø 14.Ø	
	DREG-1+110 DREG-2+020 DREG-2+110 DREG-3+020 DREG-3+110 DREG-4+020 DREG-4+110 DREG-4+110	24.Ø 24.Ø	F-EDAC-ERROR+110 F-EDAC-READY+100	35.0 48.0	GND-000-08 GND-00D-08	7.Ø 8.Ø	GND-18A-Ø8 GND-18B-Ø8	15.Ø 15.Ø	
	DREG-4+110 DREG-5+020	24.0 24.0	F-EDAC-READY+110 F-PAR+000	35.0 45.0	GND-ØØDE GND-ØØE-Ø8	4.Ø 13.Ø	GND-18B-Ø8 GND-18C-Ø8	16.0 16.0	
	0REG-5•Ø2Ø 0REG-5•11Ø 0REG-6•Ø2Ø	24.Ø 24.Ø	F-PAR+100 FB-ACK-RES+000	45.0 43.0	GND-ØØF-Ø8 GND-ØØG-Ø8	13.Ø 6.Ø	GND-180-08	18.Ø	
_	DREG-6•11Ø DREG-7•020 DREG-7•110	24.Ø 24.Ø 24.Ø	FB-ACK-RES•11Ø FB-REG-FUL•11Ø FB-REG-FUL•12Ø	43.Ø 37.Ø 41.Ø	GND-ØØH-Ø8 GND-ØØH-Ø8 GND-ØØHE	6.Ø 7.Ø	DISTRIBUTION C120	[00] 	
	DREG-P+110 DSE-WR+000	24.0 41.0 43.0	FBREG-ACK-000 FBREG-ACK-100	37.Ø 37.Ø 37.Ø	GND-001-08 GND-00K-08	4.Ø 8.Ø 8.Ø	C 12k	HONEYWELL	
	DSEL-ED-02C DSEL-ED-110	47.0 41.0	FBSTB+000 FBSTB+100	42.0 42.0 42.0	GND-00KE GND-00K-08	4.Ø 13.Ø		LOC CEO PHOENIX, ARIZONA U.S.A.	
		· • • •			CITE BRE DO	13.5		TITLE LOGIC DIAGRAM- WO	EI
							DATA PAGE	PAGE CROSS REFERENCE /HE 151ZE ONG NO SH SH SH SH SH SH SH S	REV

.

	10	9	8	7	6	1 5	4] 3	2	1
. [REV AUTHOR	
									B PHAOXSS	82 840CT2Ø
н	S	GIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAM	Ē P	AGE H
·		NO-180-Ø8	17.0	GNO-54L-Ø8	32.0	I-013-8-150•100	5.0	I-DC2-8-1S		4.0
	G	IND-180E IND-18E-Ø8	5.0 17.0	GND-54M-Ø8 GND-54Q-Ø8	32.0 41.0	I-013-8-150•100 I-013-C-150•100 I-013-C-150•100	1 1. <i>0</i> 1	I-DC2-C-1S I-DC2-C-1S	0•100 0•100	7.0
· —	G G	IND-18E-Ø8 IND-18E-Ø8	18.0 17.0	GND-545-Ø8 GND-541-Ø8	48.Ø 42.Ø	I-013-0-150•100	5.0	I-0C2-0-1S I-0C2-0-1S	0•100	5.0 7.0
	G G	IND-18F-Ø8 IND-18G-Ø8	21.Ø 15.Ø	GND-6ØG-Ø8 GND-6ØH-Ø8	. 40.0 38.0	Ī-013-0-15Ø•10Ø I-014-A-15Ø•10Ø I-014-A-15Ø•10Ø	12.0 11.0	I-DC3-A-1S I-DC3-A-1S	0 • 100	4.0
;	G G	IND-18H-Ø8 IND-18H-Ø8	15.0 16.0	GND-62U-Ø8 GND-62V-Ø8	43.0 41.0	I-D14-8-1SØ◆1ØØ	11.0	I-DC3-8-1S I-DC3-8-1S	Ø • 100	8.0
F	G	ND-18H-Ø8 ND-18J-Ø8	15.Ø 16.Ø	GND-63A-Ø8 GND-638-Ø8	30.0 30.0	I-014-8-150•100 I-014-C-150•100	5.0	I-DC3-C-1S I-DC3-C-1S	Ø•1ØØ	5.0 8.0
;	G	ND-18K-Ø8 ND-18KE	18.Ø 5.Ø	GND-63C-Ø8 GND-63K-Ø8	30.0 32.0	I-014-C-150•100 I-014-D-150•100	12.0 1 12.0	I-DC3-D-1S I-DC3-D-1S	ؕ100	9.Ø 5.Ø
	G	ND-18L-Ø8 ND-18M-Ø8	18.Ø 15.Ø	GND-63L-Ø8 GND-63M-Ø8	32.Ø 32.Ø	I-014-0-150•100 I-015-A-150•100	5.0 11.0	I-DC4-A-1S I-DC4-A-1S	Ø•1ØØ	8.0 4.0
	G G	IND-18N-Ø8 IND-18N-Ø8	16.0 15.0	GND-63Q-Ø8 GND-71V-Ø8	40.0 41.0	I-015-A-150•100 I-015-B-150•100	9 4.0 5 11.0	I-DC4-B-1S I-DC4-B-1S	Ø• 100	4.0
}	G G	IND-18N-Ø8 IND-18P-Ø8	17.Ø 17.Ø	GND-72K-Ø8 GND-72L-Ø8	35.Ø 35.Ø	I-D15-B-150+100	4.0	I-DC4-C-1S I-DC4-C-1S	Ø + 1ØØ	5.0 8.0
, F	G G	IND-18Q-Ø8 IND-18R-Ø8	20.0 18.0	GND-72M-Ø8 GND-72P-Ø8	34.0 40.0	Ĭ-ŌĬŠ-Č-ĬŠØ•ĬØØ I-O15-C-1SØ•1ØØ I-O15-O-1SØ•1ØØ I-O15-O-1SØ•1ØØ	12.0 5.0	I-DC4-D-1S I-DC4-D-1S	0 • 100	9.0
	G	ND-18RE ND-18S-Ø8	6.Ø 18.Ø	GND-72Q-ØB GND-72S-2Ø	41.Ø 47.Ø	I-D16-A-1SØ+1ØØ	9 4.0	I-DC5-A-1S I-DC5-A-1S	0•100 0•100	7.0 4.0 8.0
	G	NO-18T-Ø8 NO-18T-Ø8	15.Ø 16.Ø	GND-8ØV-Ø8 GND-8ØV-Ø8	43.0 45.0	I-016-A-150•100 I-016-B-150•100	5.0	I-DC5-B-1S I-DC5-B-1S	0+100 0+100	4.0
	G	IND-18T-Ø8 IND-18U-Ø8	15.0 17.0	GND-81A-Ø8 GND-81B-Ø8	36.0 36.0	I-016-8-150•100 I-016-C-150•100	11.0 5.0	I-DC5-C-1S I-DC5-C-1S	0•100 0•100	8.0 5.0
	G	ND-18Ú-Ø8 ND-18U-Ø8	16.Ø 17.Ø	GND-81K-Ø8 GND-81L-Ø8	25.Ø 24.Ø	I-D16-C-1SØ•1ØØ I-D16-D-1SØ•1ØØ	12.0 5.0	1-005-0-1S 1-005-0-1S	Ø • 100	5.Ø 9.Ø
· each · car	G	ND-18U-Ø8 ND-18V-Ø8	16. 0 17. 0	GND-81M-Ø8 GND-81Q-Ø8	35.0 41.0	Î-D16-D-150•100 I-D16-D-150•100 I-D17-A-150•100 I-D17-A-150•100	12.0 11.0	I-DCP-A-1S I-DCP-A-1S	Ø + 100	6.0
→	G	ND-18VE ND-18W-Ø8	6.0 19.0	GND-89V-Ø8 GND-9ØA-Ø8	44.Ø 36.Ø	1-017-8-150+100	5.0	I-DCP-8-1S I-DCP-8-1S	Ø•1ØØ	4.0
	G	ND-18X-08 ND-27A-08	19.Ø 27.Ø	GND-9Ø8-Ø8 GND-9Ø8-Ø8	37.0 21.0	I-D17-B-1SØ•1ØØ I-D17-C-1SØ•1ØØ I-D17-C-1SØ•1ØØ	12.0	I-DCP-C-1S I-DCP-C-1S	Ø • 1ØØ	5.0 7.0
	G	ND-278-Ø8 ND-27C-Ø8	27.Ø 27.Ø	GND-9Ø8-Ø8 GND-9ØC-Ø7	37.Ø 36.Ø	I-D17-C-150•100 I-D17-D-150•100 I-D17-D-150•100	12.0 13.0	I-OCP-O-1S I-OCP-O-1S	Ø•1ØØ	7.0
	G	ND-27K-Ø8 ND-27R-Ø8	20.0 50.0	GND-92P-Ø8 GND-92R-Ø8	34.0 41.0	I-D1P-A-1SØ+1ØØ	4.0	I-DCS-A-1S I-DCS-A-1S	0•100 0•100	8.0 4.0
	G	ND-275-08 ND-27V-08	49.Ø 46.Ø	I-D10-A-150•100 I-D10-A-150•100	9.0 4.0	I-D1P-A-150•100 I-D1P-8-150•100	4.0	I-DCS-B-1S I-DCS-B-1S	0+100 0+100	5.8 4.8 8 8.8 8 8.9 8 9.9 8 9.9 8
	G G	ND-27W-Ø8 ND-27X-Ø8	46.Ø 46.Ø	I-010-8-150•100 I-010-8-150•100	0.שו 5.0	I-01P-8-150•100 I-01P-C-150•100	5. Ā	I-DCS-C-1S I-DCS-C-1S	0•100 0•100	5.0
	G G	ND-36A-08 ND-36B-08	28.Ø 28.Ø	I-010-B-150•100 I-010-C-150•100 I-010-C-150•100	5.0 10.0	I-DIP-C-1SØ•1ØØ I-DIP-D-1SØ•1ØØ	10.0 10.0	I-DCS-C-1S I-DCS-D-1S I-DCS-D-1S	0•100 0•100	9.0 5.0
	G G	ND-36K-Ø8 ND-36K-Ø8	27.0 31.0	I-010-0-150•100 I-010-0-150•100	5.0 10.0	Î-DÎP-D-ÎSØ•ÎØØ I-DCØ-A-1SØ•ÎØØ	5.Ø 6.Ø	I-DEN-A-1S I-DEN-A-1S I-DEN-B-1S	Ø•1ØØ 1	.8.Ø 5.Ø
	G G	ND-36L-Ø8 ND-36M-Ø8	31.0 31.0	I-D11-A-1SØ•1ØØ I-D11-A-1SØ•1ØØ I-D11-B-1SØ•1ØØ	9.0	I-DCØ-A-1SØ•1ØØ I-DCØ-B-1SØ•1ØØ I-DCØ-B-1SØ•1ØØ	4.0 4.0	I-DEN-B-1S	0•100 0•100 1	5.0 I
	G G	ND-36Q-07 ND-36R-08	35.0 49.0	I-D11-B-150+100	5.0 10.0	I-DCØ-B-150•100 I-DCØ-C-150•100 I-DCØ-C-150•100	6.Ø 5.Ø	I-DEN-C-1S I-DEN-C-1S	0•100 0•100 1	8.0 6.0 8.0
	G G	ND-365-08 ND-36U-08	49.0 49.0 45.0	I-D11-C-150•100 I-D11-C-150•100	5.Ø 1 <u>Ø</u> .Ø	I-DC0-C-1S0•100 I-DC0-D-1S0•100 I-DC0-D-1S0•100	7.0 7.0	I-DEN-D-1S I-DEN-D-1S	0•100 0•100	.9.Ø 6.Ø
В	G G	ND-36W-08	45.0 45.0	I-011-0-150•100 I-011-0-150•100	5.0 10.0	I-DC1-A-1SØ+1ØØ	6.0	I-DĪN-A-1S I-DIN-A-1S	Ø•1ØØ 1	4.Ø 3.Ø
	<u>G</u>	ND-35X-08 ND-35K-08	45.Ø 31.Ø	I-D12-A-150•100 I-D12-A-150•100	9.Ø 4.Ø	I-DC1-A-1SØ•1ØØ I-DC1-B-1SØ•1ØØ	4.0	I-DIN-B-1S I-DIN-B-1S	Ø•1ØØ 1	9. د. 4. 0
	G G	ND-27H-08 ND-27X-08 ND-36A-08 ND-36C-08 ND-36K-08 ND-36K-08 ND-36M-08 ND-36M-08 ND-36S-08 ND-36S-08 ND-36V-08 ND-36V-08 ND-36W-08 ND-36W-08 ND-36W-08 ND-36W-08 ND-36W-08 ND-36W-08 ND-45K-08 ND-45K-08 ND-45K-08	31.0 31.0	I-D12-8-15Ø•1ØØ I-D12-8-15Ø•1ØØ I-D12-C-15Ø•1ØØ	10.0 5.0	I-OC1-B-150•100 I-OC1-B-150•100 I-OC1-C-150•100	6.Ø 5.Ø			
	Ğ	ND-45S-Ø8	49.0 49.0	I-D12-C-1S0•100	10.0 5.0 5.0	1-001-0-150+100 1-001-0-150+100	7.0 5.0	DISTRIBUT	C1205-26	
- 10 M	G	ND-548-Ø8 ND-548-Ø8	29. Ø 29. Ø	I-D12-D-15Ø•1ØØ I-D12-D-15Ø•1ØØ	11.0	I-DC1-D-150+100 I-DC2-A-150+100	7.0 1 4.0			HONEYWELL
	G G	ND-54C-Ø8 ND-54K-Ø8	29.Ø 32.Ø	I-D13-A-150•100 I-D13-A-150•100	4.0 11.0	I-DC2-A-1SØ•1ØØ I-DC2-B-1SØ•1ØØ	6. 0 7.0			HELL INFORMATION SYSTEMS HOENIX, ARIZONA U.S.A.
¥ A A									FOGIC -	IC DIAGRAM- WDAEI A SS REFERENCE
								DATA BASE N TODAL	CONTRACTUE TSIZE DMG N	O SH REV
		,			T		ASH REF	58075910-X04 DFTG	840CT20 B 580	175914 1.2 B
]	1Ø	9	8	7	l 6	† 1 5 I	4	3	2	1

:

.

			<u> </u>				REV B	AUTHORITY PHAOXS582	DATE 840CT2Ø
	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	
	I-DIN-C-150•100 I-DIN-C-150•100	14.Ø 5.Ø	LAST-EDAC+130 LAST-EDAC-STB+000	39.Ø 39.Ø	R-ECC2•100 R-ECC3•100	45.Ø 45.Ø	R-SYNC1+110 R-SYNC2+110	43.0 43.0	
	I-DIN-D-150•100 I-DIN-D-150•100	5.Ø 14.Ø	MPRD • 030 MPRD • 120	47.0 47.0	R-ECC4•100 R-ECC5•100	45.Ø 45.Ø	RC-REG-ØØ•1ØØ RC-REG-ØØ•11Ø	36.Ø 36.Ø	
	I-DM1-A-1Sؕ100 I-DM1-A-1Sؕ100	13.Ø 4.Ø	MPWR • 030 MPWR • 120	47.Ø 41.Ø	R-ECC6•100 R-ECC7•100	45.Ø 45.Ø	RC-REG-01•100 RC-REG-01•110	36.Ø	
	Ï-DM1-8-1SØ•1ØØ I-DM1-8-1SØ•1ØØ	5.0 13.0	MPWR • 130 P-EDAC-DATA-P • 100	41.0 35.0	R-ECC8+100 R-ECC9+100	45.0 45.0	RC-REG-Ø2•1ØØ RC-REG-Ø2•11Ø RC-REG-Ø3•1ØØ	36.0 36.0 36.0 36.0	
	I-DM1-C-1SØ•1ØØ I-DM1-C-1SØ•1ØØ	14.Ø 5.Ø	POWER-CONF • 100 R-CON1 • 100	13.Ø 45.Ø	R-EDAC-DATA-ؕ100 R-EDAC-DATA-ؕ100	33.0 48.0	RC-REG-03•110	36.0 36.0	
	I-DM1-D-1SØ•1ØØ I-DM1-D-1SØ•1ØØ	14.Ø 5.Ø	R-CON2 • 100 R-CON3 • 100	45.0 45.0	R-EDAC-DATA-0•110 R-EDAC-DATA-1•100	35.0 49.0	RC-REG-04 • 100 RC-REG-04 • 110	36.Ø 36.Ø	
	I-FLT-A-150•100 I-FLT-A-150•100	5.0 17.0 5.0	R-CON4 • 100 R-CRCCON1 • 100 R-CRCCON2 • 100	45.0 46.0 46.0	R-EDAC-DATA-1•100 R-EDAC-DATA-1•110 R-EDAC-DATA-2•100	33.Ø 35.Ø	RC-REG-Ø5•1ØØ RC-REG-Ø5•11Ø	36.0 36.0	
-	I-FLT-B-1SØ•1ØØ I-FLT-B-1SØ•1ØØ I-FLT-C-1SØ•1ØØ	18. Ø 6. Ø	R-D10-A+100 R-D10-B+100	14.Ø 15.Ø	R-EDAC-DATA-2•100 R-EDAC-DATA-2•110	33.Ø 49.Ø	RC-REG-Ø6+1ØØ RC-REG-Ø6+11Ø	36.0 37.0	
	I-FLT-C-150•100 I-FLT-C-150•100 I-FLT-D-150•100	18.Ø 19.Ø	R-010-0•100 R-010-C•100 R-010-0•100	15.Ø 15.Ø 15.Ø	R-EDAC-DATA-3•100 R-EDAC-DATA-3•100 R-EDAC-DATA-3•100	34.0 49.0 33.0	RC-REG-Ø7•1ØØ RC-REG-Ø7•11Ø RC-REG-P•1ØØ	36.Ø 37.Ø	
	I-FLT-D-150•100 I-FLT-D-150•100 I-IDX-A-150•100	6.Ø 5.Ø	R-D11-A•100 R-D11-B•100	15.Ø 15.Ø	R-EDAC-DATA-3•110 R-EDAC-DATA-4•100	34.Ø 34.Ø 33.Ø	RC-REG-P•1100 RC-REG-P•1100 RCIR-MODE•0100	36.0 37.0 47.0	
Ì	I-IOX-A-150•100 I-IOX-B-150•100	17.0 18.0	R-D11-C•1ØØ R-D11-O•1ØØ	15.0 16.0	R-EDAC-DATA-4•100 R-EDAC-DATA-4•110	49.Ø 34.Ø	RC IR-MODE • 100 RC IR-MODE • 120	47.0 47.0 47.0	
	I-IDX-B-1SØ•1ØØ I-IDX-C-1SØ•1ØØ	5.Ø 18.Ø	R-D12-A+1ØØ R-D12-B+1ØØ	15.Ø 15.Ø	R-EDAC-DATA-5•100 R-EDAC-DATA-5•100	49.0 33.0	RCOR-MODE • Ø 1Ø RCOR-MODE • 1ØØ	24.0 24.0	
1	I-IDX-C-1SØ+1ØØ I-IDX-D-1SØ+1ØØ	6.Ø 6.Ø	R-D12-C•1ØØ R-D12-D•1ØØ	15.Ø 16.Ø	R-EDAC-DATA-5•110 R-EDAC-DATA-6•100	34.0 49.0	RCOR-MODE • 120 RCOUNT 1 • Ø 10	24.Ø 38.Ø	
	I-IGX-D-150•100 I-OPI-A-150•100	19.Ø 18.Ø	R-D13-A•100 R-D13-B•100	16.Ø 16.Ø	R-EDAC-DATA-6•100 R-EDAC-DATA-6•110	34.Ø 34.Ø	RCOUNT 1 • 100 RCOUNT 2 • 010	38.0 38.0 38.0	
	I-OPI-A-1SØ•1ØØ I-OPI-B-1SØ•1ØØ	5.Ø 18.Ø	R-D13-C+100 R-D13-D+100	16.0 17.0	R-EDAC-DATA-7•100 R-EDAC-DATA-7•100	34.0 50.0	RCOUNT2+100 RCOUNT3+010	38.0	
	I-OPI-8-150•100 I-OPI-C-150•100	5.Ø 18.Ø	R-D14-A•100 R-D14-B•100	16.Ø 16.Ø	R-EDAC-DATA-7•110 R-ERLAT•000	34.Ø 41.Ø	RCOUNT3+100 RCOUNT4+000	38.Ø 38.Ø	
	I-OPI-C-150+100 I-OPI-D-150+100	6.Ø 6.Ø	R-014-C+100 R-014-0+100	17.Ø 17.Ø	R-ERLAT • 100 R-FB-CRC • 100	41.Ø 46.Ø	RÉ-COR-DATA+1ØØ RE-DATA+1ØØ	35.Ø 24.Ø	
	I-OPI-D-150•100 I-OPO-A-150•100	19.0 4.0	R-D15-A•100 R-D15-B•100	16. Ø 16. Ø	R-FLT-A•100 R-FLT-B•100	17.0 18.0	RE-RWC-DATA+1ØØ RE-WØØ+1ØØ	35.0 31.0	
	I-0P0-A-1SØ•1ØØ I-0P0-B-1SØ•1ØØ	13.Ø 4.Ø	R-015-C•100 R-015-0•100	17. Ø 17. Ø	R-FLT-C•100 R-FLT-D•100	18.Ø 19.Ø	RE-WØ1+1ØØ RE-WØ2+1ØØ	31.0 31.0	
	I-0P0-8-150•100 I-0P0-C-150•100	13.Ø 14.Ø	R-D16-A•100 R-D16-B•100 R-D16-C•100	15.0 15.0	R-IDX-A•100 R-IDX-B•100 R-IDX-C•100	17.0 18.0	RE-W03+100 RE-W04+100	31.0 31.0	
	I-OPO-C-1SØ•1ØØ I-OPO-D-JSØ•1ØØ I-OPO-D-1SØ•1ØØ I-SRI-A-1SØ•1ØØ	5.0 5.0 14.0	R-016-0•100 R-017-A•100	1 7.0 17.0 16.0	R·IDX-D•100 R·OPI-A•100 R-OPI-B•100	18.Ø 19.Ø	RĒ-WØS•1ØØ RE-WØ6•1ØØ RE-WØ7•1ØØ	31.Ø 31.Ø	
	I-SRI-A-150+100 I-SRI-A-150+100	17.Ø 5.Ø	R-D17-B•1ØØ R-D17-C•1ØØ	16.0 17.0	R-OPI-8•100 R-OPI-C•100	18.0 18.0 18.0	RE-W08+100 RE-W08+100 RE-W09+100	31.0 31.0 31.0	
	Î-SRÎ-A-ÎSØ•ÎØØ I-SRÎ-B-1SØ•ÎØØ I-SRÎ-B-1SØ•ÎØØ	18.0 5.0	R-D17-D•100 R-D1P-A•100	17.0 14.0	R-OPI-D•100 R-OUTLAT•100	19.0 42.0	RE-W10+100 RE-W11+100	31.0 31.0	
-	I-SRI-C-150+100 I-SRT-C-150+100	18.0 6.0	R-D1P-B+100 R-D1P-C+100	15.0	R-P0•100 R-P0•101	48.0	RE-W12+100 RE-W13+100	31.0 31.0	
	I-SRI-D-1SØ•1ØØ I-SRI-D-1SØ•1ØØ	19.Ø 6.Ø	R-D1P-D•1ØØ R-DEN-A•1ØØ	15.0 15.0 18.0	R-P1•100 R-P1•101	48.Ø 4.Ø	RE-W14+100 RE-W15+100	31.Ø 31.Ø	
	I-SWØ-A-15Ø•1ØØ I-SWØ-A-15Ø•1ØØ	4.Ø 13.Ø	R-DEN-B•100 R-DEN-C•100	18.0 18.0	R-P2+100 R-P2+101	48.Ø 4.Ø	RE-W16+100 RE-W17+100	31.0 31.0	
	I-SWØ-B-1SØ•1ØØ I-SWØ-B-1SØ•1ØØ	4.Ø 13.Ø	R-DEN-D+1ØØ R-DSYNC+ØØØ	19.@ 43.Ø	R-P3•100 R-P3•101	48.Ø 4.Ø	RE-W18+100 RE-W19+100	31.Ø 31.Ø	
	I-SWØ-C-1SØ•1ØØ I-SWØ-C-1SØ•1ØØ	14.Ø 5.Ø	R-DTA-CRC•100 R-ECC0•100	46.0 45.0	R-SERIAL • 100 R-SERSHT • 000	44.0 41.0	RE-W20+100	31.0	
1	I-SWØ-D-1SØ•1ØØ I-SWØ-D-1SØ•1ØØ	14.Ø 5.Ø	R-ECC1 • 100 R-ECC 10 • 100	45.0 45.0	R-SERSHT • 100 R-SRI-A • 100 R-SRI-B • 100	41.Ø 17.Ø	OISTRIBUTION C. 1.30	CODE	
	INH-DATA-OUT • 100 INH-DTA-OUT • 010	21.0 22.0	R-ECC 11 • 100 R-ECC 12 • 100	45.0 45.0	R-SRI-C•100	18.Ø 18.Ø	DISTRIBUTION C12	HONEYWEL	1
	INH/DATA-SENSE•Ø1Ø INH/DATA-SENSE•12Ø INH/DATA-SENSE•121	21.0 22.0 22.0	R-ECC13 • 100 R-ECC14 • 100 R-ECC15 • 100	45.Ø 45.Ø 45.Ø	R-SRI-D•100 R-SYNC•000 R-SYNC•110	18.0 19.0 43.0		HONEYHELL INFORMATION S LOC CEO PHOENIX, ARIZONA U.	
	TIAU\ NU I U_DENDE 4 15 1	22.W	R-ECC15•100	ש.כד	R-SYNC•11Ø	43.0		TITLE LOGIC DIAGRAM-	WDAF T
							DATA BASE	LOGIC - PAGE CROSS REFERENC	E REV
						ASH REF 58Ø7	0716 BASE N 100AU/DAU\$45 5910-X04 0FTG 840C120		.3 B


10	9	8	7	6	<u> </u>	5	4	3	**************************************		2	1
										REV B	AUTHORITY PHAOXS582	DATE
											FINUX3302	840CT2Ø
	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE								
	RE-W21+100	31.0	SEDC-5-CN•020 SEDC-5-CN•110	23.Ø 23.Ø								
	RE-W21+100 RE-W22+100 RE-W23+100 RE-X20+010	31.0 31.0	SEL-12-100 SEL-13-100 SEL-14-100	34.0 34.0								
1	RE-X20+100 RE-X21+010 RE-X21+100	28.Ø 28.Ø 28.Ø	SEL-14-100 SEL-I-010-100	34.0 19.0								
	RE-X21 • 100 RE-X23 • 100	28.0	SEL-I-011•100 SEL-I-012•100	19.Ø 19.Ø								
	RO-COR-DATA+100 RO-DATA+100	28.Ø 35.Ø 25.Ø	SEL-I-013•100 SEL-I-014•100	19.0 19.0								
	RO-RHC-DATA•100 RO-H00•100	35.Ø 32.Ø	SEL-I-015•100 SEL-I-016•100	20.0 20.0								
	RO-WØ1•1ØØ RO-WØ2•1ØØ	32.Ø 32.Ø	SEL-I-D17•100 SEL-I-D1P•100	20.0 19.0 20.0								
-	RO-WØ3+100 RO-WØ4+100 RO-WØ5+100	32.Ø 32.Ø	SEL-I-FLT•100 SEL-I-IOX•100	20.0								
	RD-WØ6◆1ØØ	32.Ø 32.Ø	SEL-I-OPI+100 SEL-I-SRI+100	20.0 20.0								
	RO-WØ7+100 RO-WØ8+100 RO-WØ9+100	32.0 32.0	SEQ-STATE-5-110 SEQ-STATE-6-110	34.Ø 34.Ø								
	RO-W19•100 RO-W11•100 RO-W12•100	32.0 32.0 33.0	SEQ-STATE-7+110 TEST-RESET+000	34.Ø 47.Ø								
	RO-W110-100 RO-W120-100 RO-W130-100	32.Ø 32.Ø										
	RO-W14+100 RO-W15+100 RO-W16+100	32.0 32.0										
	RO-W16+100 RO-W17+100	32.0 32.0										
	RO-W18+100 RO-W19+100	32.Ø 32.Ø										
4	RO-W17+100 RO-W18+100 RO-W19+100 RO-W20+100 RO-W21+100	32.0 32.0 32.0 32.0 32.0 32.0 32.0 32.0										
	RO-W22+100 RO-W23+100 RO-X20+010 RO-X20+100 RO-X21+010	32.Ø 32.Ø										
	RU-X20+010 RO-X20+100	30.0 30.0										
_	R0-X21-010 R0-X21+100 R0-X23+100	30.0 30.0										
	RSB-REG-0•100 RSB-REG-1•100	40.0 40.0										
	RSB-REG-2+100 RSB-REG-3+100	40.0 40.0 40.0 40.0 41.0										
	RSB-REG-4+100 RSB-REG-5+100	41.0										
	RSB-REG-6+100 RSB-REG-7+100	41.0										
-	RSB-REG-P+100 S-DIN-1+100 S-DIN-2+100	4 1 . Ø 4 1 . Ø 4 0 . Ø 4 Ø . Ø										
	S-UIN-2•100 S-EDAC-0•100 S-EDAC-1•100	40.0 34.0 34.0 34.0										
	S-EDAC-2•100 S-SYNC•100	34.0 40.0										
	SEDC-4-CN+110 SEDC-4-DT+020	34.Ø 44.Ø										
	SFNC-4-NT+110	44.01										
-	SEDC-4-DT•13Ø SEDC-5-512•02Ø SEDC-5-512•11Ø SEDC-5-64•02Ø	44.0 23.0 23.0 23.0 23.0 23.0							DISTRIBUTIO	ON C1200-	26	
	SEDC-5-64•020 SEDC-5-64•110	23.Ø 23.Ø									HONEY	
	SEDC-5-64+110 SEDC-5-C0+020 SEDC-5-C0+110	23.Ø 23.Ø									LOC CED PHOENIX, ARI	
											LOGIC DIAC LOGIC - PAGE CROSS REFE	RAM- WDAEI
							(NIODAU	/DAU\$45/H	1512E ONG NO B	SH REV
	9			7.00			REF	58Ø7591Ø-XØ4	DFTG	840CT2Ø	R 1280/2314	H 1.4 B

н	I/O PIN LAØØ O	PAGE 5.0	SIGNAL NAME I-OPO-C-150+100	I/O PIN RA19 I	PAGE 18.0	SIGNAL NAME	I/O PIN WB12 I	PAGE	SIGNAL NAME OINIT-DIN-050+100	
	LAØ1 0 LAØ3 0 LAØ4 0 LAØ6 0 LAØ7 0 LAØ9 0		I-OCP-C-1500100 I-OCS-C-1500100 I-OC0-C-1500100 I-OC1-C-1500100 I-OC1-C-1500100 I-OC2-C-1500100	RA21 I RBØØ O RBØ1 O RBØ3 O RBØ4 O RBØ6 O	14.0 4.0 4.0 4.0 4.0 4.0	EN-OTA-A-150 • 100 I-O1P-A-150 • 100 I-O10-A-150 • 100 I-O11-A-150 • 100 I-O12-A-150 • 100 I-O13-A-150 • 100	WB13 I WB15 I WB19 I WC00 I WC01 I WC02 I	13.0 21.0 21.0 23.0 23.0 23.0	PONER-CONF • 100 DRO-FR-DEV-050 • 100 DCOUNT-OUT-050 • 100 FDTA-O-D1P-050 • 100 FDTA-O-D10-050 • 100 FDTA-O-D11-050 • 100	
F	LA10 0 LA12 0 LA13 0 LA18 I LA19 I	5.0 5.0 18.0 18.0	I-DC4-C-150+100 I-DC5-C-150+100 I-DIN-C-150+100 I-IDX-C-150+100 I-OPI-C-150+100	RBØ7 O RBØ9 O 981Ø O RB12 O RB13 O	4.0 4.0 4.0 4.0	I-014-A-1500-100 I-015-A-1500-100 I-016-A-1500-100 I-017-A-1500-100 I-5W0-A-1500-100 I-FLT-A-1500-100	WCØ3 I WCØ4 I WCØ5 I WCØ6 I WCØ7 I	23.0 23.0 23.0 23.0 23.0	FDTA-0-012-050•100 FDTA-0-013-050•100 FDTA-0-014-050•100 FDTA-0-015-050•100 FDTA-0-016-050•100	
_	LA21 I LBØØ O LBØ1 O LBØ3 O LBØ4 O LBØ6 O	15.0 5.0 5.0 5.0	EN-DTA-C-150•100 I-D1P-C-150•100 I-D10-C-150•100 I-D11-C-150•100 I-D12-C-150•100 I-D13-C-150•100	R815 I R816 O R818 I R819 I RCØØ O RCØ1 O	17.0 4.0 18.0 17.0 4.0	I-DM1-A-150•100 I-DEN-A-150•100 I-SRI-A-150•100 I-OPO-B-150•100 I-DCP-B-150•100	₩ĊØ8 Ī ₩CØ9 I ₩C12 I ₩C13 I ₩C14 I ₩C2Ø Q	23.0 22.0 22.0 22.0 22.0 22.0	FDTA-O-D17-050•100 FDTA-M-DM1-050•100 FDEV-SEL-2-050•100 FDEV-SEL-3-050•100 DBRD-SEL-0-050•100 DSR-RD-SRI-050•100	
Ε	L807 O L809 O L810 O L812 O L813 O L815 I	5.00 55.00 55.00 18.01	I-014-C-150+100 I-015-C-150+100 I-016-C-150+100 I-017-C-150+100 I-SW0-C-150+100 I-FLT-C-150+100	RCØ3 O RCØ4 O RCØ6 O RCØ7 O RCØ9 O RC 1Ø	4.00 4.00 4.00	I-OCS-B-150-100 I-OCO-B-150-100 I-OC1-B-150-100 I-OC2-B-150-100 I-OC3-B-150-100 I-OC4-B-150-100	HOMM O HOM1 O HOM2 O HOM3 O HOM4 O HOM5 O	21.0 21.0 21.0 21.0 22.0 22.0	DOTA-I-D1P-050•100 DDTA-I-D10-050•100 DDTA-I-D11-050•100 DDTA-I-D12-050•100 DDTA-I-D13-050•100 DDTA-I-D14-050•100	
	LB16 O LB18 I LB19 I LC00 O LC01 O LC03 O	5.0 18.0 18.0 5.0 5.0 5.0	I-DM1-C-150+100 I-DEN-C-150+100 I-SRI-C-150+100 I-OPO-D-150+100 I-OCP-D-150+100 I-OCS-D-150+100	RC12 O RC13 O RC18 I RC19 I RC21 I RDØØ O	4.0 4.0 18.0 18.0 15.0 4.0	I-DC5-B-150•100 I-DIN-B-150•100 I-IDX-B-150•100 I-OPI-B-150•100 EN-DTA-B-150•100 I-D1P-B-150•100	HDØ6 0 HDØ7 0 HDØ8 0 HD12 0 HD13 0 HD14 0	22.0 22.0 22.0 22.0 22.0 22.0	DDTA-I-D15-ØSØ•1ØØ DDTA-I-D16-ØSØ•1ØØ DDTA-I-D17-ØSØ•1ØØ DINDEX-IDX-ØSØ•1ØØ DFAULT-FLT-ØSØ•1ØØ DOPER-OPI-ØSØ•1ØØ	
0	LCØ4 O LCØ6 O LCØ7 O LCØ9 O LC1Ø O LC12 O	55555555555555555555555555555555555555	I-DCØ-D-150+100 I-DC1-D-150+100 I-DC2-D-150+100 I-DC3-D-150+100 I-DC4-D-150+100 I-DC5-D-150+100	RDØ1 0 RDØ3 0 RDØ4 0 RDØ6 0 RDØ7 0 RDØ9 0		I-010-8-150-100 I-011-8-150-100 I-012-8-150-100 I-013-8-150-100 I-014-8-150-100 I-015-8-150-100	WD15 I WD16 I WD17 O WD18 O WD19 O WD26 O	36.0 33.0 21.0 21.0 21.0 21.0	DHII+100 D-ONE+100 DDEN-00-050+100 DDEN-01-050+100 DDEN-02-050+100 DDEN-03-050+100	
_	LC13 O LC18 I LC19 I LC21 I LD00 O LD01 O	5.0 19.0 19.0 15.0 5.0	I-DIN-D-150+100 I-IDX-D-150+100 I-OPI-D-150+100 EN-DTA-D-150+100 I-D1P-D-150+100 I-D10-D-150+100	RD10 0 RD12 0 RD13 0 RD15 I RD16 7 RD18 I	5.0 5.0 4.0 18.0 5.0 18.0	I-016-B-150•100 I-017-B-150•100 I-5W0-B-150•100 I-FLT-B-150•100 I-0M1-B-150•100 I-0EN-B-150•100	WEØ5 O WEØ9 I WE1Ø I WE12 O WE13 O WE14 O	45.0 37.0 41.0 35.0 35.0 34.0	D-ED-P-ERR+100 \$DAU+011 DSEL-ED+110 R-EDAC-DATA-0+110 R-EDAC-DATA-1+110 R-EDAC-DATA-2+110	
С	LDØ3 O LDØ4 O LDØ6 O LDØ7 O LDØ9 O LDØ9 O	5.0 5.0 5.0 5.0	I-011-0-150+100 I-012-0-150+100 I-013-0-150+100 I-014-0-150+100 I-015-0-150+100 I-016-0-150+100	R019 I HA00 O HA02 O HA03 O HA04 O HA05 O HA06 O	18.0 36.0 36.0 36.0 36.0 36.0	I-SRI-B-150 • 100 RC-REG-00 • 110 RC-REG-01 • 110 RC-REG-02 • 110 RC-REG-03 • 110 RC-REG-04 • 110	WE 15 0 WE 16 0 WE 17 0 WE 18 0 WE 19 0 WE 20 0	34.0 34.0 34.0 34.0 34.0 35.0	R-EDAC-DAYA-3+110 R-EDAC-DAYA-4+110 R-EDAC-DAYA-5+110 R-EDAC-DAYA-6+110 R-EDAC-DAYA-7+110 P-EDAC-DAYA-P+100	
	L012 0 L013 0 L015 I L016 0 L018 I L019 I	5.0 5.0 19.0 5.0 19.0	I-D17-D-150+100 I-SW0-D-150+100 I-FLT-D-150+100 I-DM1-D-150+100 I-DEN-D-150+100 I-SRI-D-150+100	МАЙБ О МАЙ7 О МАЙВ О МАЙ9 О МА1И О МА12 О	36.0 37.0 37.0 37.0 4.0 4.0	RC-REG-Ø5•11Ø RC-REG-Ø6•11Ø RC-REG-Ø7•11Ø RC-REG-P•11Ø DZERO-COUNT•ØØ1 O-EDAC-ERROR•1Ø1	WF00 I WF09 I WF10 I WF12 I WF13 I WF14 I	34.0 37.0 34.0 44.0 23.0 23.0	\$PARTIAL-CLR•012 \$DAU-TOT-CLR•012 \$EDC-4-CN•110 \$EDC-4-DT•110 \$EDC-5-C0•110 \$EDC-5-CN•110	
В	RAØØ 0 RAØ1 0 RAØ3 0 RAØ4 0 RAØ6 0 RAØ7 0	4.0 4.0 4.0 4.0	I-0P0-A-150+100 I-0CP-A-150+100 I-0CS-A-150+100 I-0C0-A-150+100 I-0C1-A-150+100 I-0C2-A-150+100	WA19 I WA20 I WB00 I WB01 I WB02 I	21.0 21.0 22.0 23.0 23.0	ENABLE-SENSE • 100 ENABLE-OP I • 100 FCMD-DCP-0S0 • 100 FCMD-DC0-0S0 • 100 FCMD-DC1-0S0 • 100	WF 15 I WF 16 I WF 18 I	23.0 23.0 23.0 37.0	SEDC-5-64-11Ø SEDC-5-512-11Ø EDAC-CLEAR-13Ø	
	RAØ9 O RA1Ø O RA12 O RA13 O RA18 I	4.0 4.0 4.0 4.0 4.0 17.0	I-DC2-A-1500-100 I-DC3-A-1500-100 I-DC4-A-1500-100 I-DC5-A-1500-100 I-DIN-A-1500-100 I-IDX-A-1500-100	WBØ3 I WBØ4 I WBØ5 I WBØ6 I WBØ7 I WB1Ø I	23.0 23.0 23.0 23.0 23.0 13.0	FCMD-DC2-ØSØ•1ØØ FCMD-DC3-ØSØ•1ØØ FCMD-DC4-ØSØ•1ØØ FCMD-DC5-ØSØ•1ØØ FCMD-DC5-ØSØ•1ØØ DDAI-INIT-ØS1•1ØØ				


:	14				7		c	1 1	c			1	•		•		
	10	9		8			6	<u> </u>	5		7		3	_1	2	1	
н		I/O PIN	PAGE	SIGNAL NAME		I/O PIN		PAGE	SIGNAL NAME								Н
		IN	E-000000000000000000000000000000000000		3	I/O PIN HK2Ø	Ī	41.0 41.0	SIGNAL NAME RSB-REG-7•100 RSB-REG-P•100								# H
	1Ø	9		8	7		6			HONEYH HONEYHELL INFORMATI PHOENIX, ARIZON	IELL	TITLE LOGI	C DIAGRAM- WD	AE I	SIZE DNG NO B 58Ø75	5914 3.1	REV B


.


_





• 192	en en en en en en en en en en en en en e	e e e e e e e e e e e e e e e e e e e				
-						
-						
•						
	_		•		en en en en en en en en en en en en en e	

























































































































¥














		т																		3075	5910)	
REV	AUTHORITY	-	DATE	Υ	SIGNAT	URE		TAI							-				PL				
-	FUEL A 156115	YR				6	W	002	102	203	103	304	204	204	-	+	+-	╁	ALL				
L	LEVEL 1 ISSUE	82	776	19	J. W. Boy	8-13-82	A									_			Α				
B	PHAOX5240	83	Jul	22	& Dream	th	B	B	\mathcal{B}_{-}							\perp		<u> </u>	B				
C	PHADXS355	83	MOV	29	TIn	oug	\ \ \	C	C	C	C								C				
CI	PHAOXS240 PHAOXS355 Level 2 ENXS149		ND		& Dren	th	7	N	72	CI	CI												
D	PHAOXS582	84	Oc7	30	& Dren	th	77	4			D	D	D	D					D				
							SO		0	7	7												
							OB	Ø	0	S	6												
			†		†			6	Q	É	W					1							
		1		 			<u> </u>								\top	+							
		†	 	 											\top	+	+-	\dagger		+			
-		+-	-	+				-	-						-	+	+	+-			+-		
-		+-						-						-+	-	+		┼		_	_		
-		+-	 	-			-	-							+	+	+	-					
-		╁		 												-	-	╂					
-		╁		-			-	-							+	+		-					
-	58075914	╂	-	+	roeic D							B	В	B	_	\bot	-	<u> </u>		_			
	<u> </u>	<u></u>		<u> </u>	BOTEST	DECK		<u> </u>		<u> </u>							<u></u>	<u> </u>					
860		<u></u>				MADE B	<u>. </u>								TITL		SHEET						
44-141	Hone	ум	vell			APPROV							-82		HD) F	PW/	Α '	WD	AEI	•	
/m l	ONEYWELL INFORMA			STEN	IS INC.	REVISION GROUP CORRESI	N STA	ATUS IOWN	FOR	EACI LAST	PAC ENTE	SE S	HEET	OR	SIZE X	5	REVISION BEL	ON ST	ATUS 5 9 1	FOR O	SHEE 1/1		REV D
•	A-3 (1-79)					DIST.			_ :	30													

.

			عديدة الجيدالة														\int_{\cdot}	580	27	59	110	2
EV	AUTHORITY		DATE	,	SIGNAT	TURF	IL	B.	NG)					_				_	,		\mathcal{H}
		YR	MO	DAY		4	001	02			\perp			\bot								MI
A	LVL 3 ISSUE	82	01	17	1.M Boy	le 8-13-80	A												/	-1,	F	A
3	LVL 3 ISSUE PHA8XS240	83	07	22	& Dren	th	B	B											/-	11	۶	В
							67															
			ļ				708								╽.				igspace			
			ļ				00				\bot											
							0				_				ļ				<u> </u>			
			<u> </u>												_					<u> </u>		
	·														ļ				<u> </u>	_		
						·																
																				_		
															<u> </u>				_	_		
											\perp								_			
		<u> </u>			<u> </u>						\perp											
						I wans -						F REVIS										
	Hone	yw	/ell			MADE B	27.7 (EQ.	aju	MA	rie	8	ug (12	,,,,,,		I	_	W	D_{i}	A	E	I
	NEYWELL INFORMA			TEN	IS INC.	REVISION GROUP CORRES	N STA	TUS	FOR BY	EACH LAST	PAGE	SHEET IN THE	OR	SIZE A	RE 5	80 80	7 <i>5</i>	US FO	7	SHEE]	REV
300	PHOENIX /	~R1&(DIST.																

± ± •			
			
	,		

HONEYWELL INFORMATION SYST 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

COMP INSTL LIST - WDAEI

TAB-002

STANDARD LOCATION CODE PATTERN X-POS & Y-POS PER 50046507-002 UNLESS OTHERWISE SHOWN, ROTATION IS NORTH

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
OOA	2T3456	43C216456P1			
DOAE	P9 _	43A114748P9			
OOB	2T3456	43C216456P1			
OOBE	RSOM	58020479-012			
00C	2T3456	43C216456P1			
OOCE	P1043	43C212092P1043			
OOD	2T3456	43C216456P1			
OODE	RSOM	58020479-012			
OOE	2T3456	43C216456P1			
OOEE	P1043	43C212092P1043			
OOF .	2T3456	43C216456P1			
OOG	2T3456	43C216456P1			
OOGE	P9 '	43A114748P9			
ООН	2T3456	43C216456P1			
OOHE	RSOM	58020479-012			
00J	213456	43C216456P1			
OOJE	P1043	43C212092P1043			
OOK	2T3456	43C216456P1			
OOKE	RSOM	58020479-012			
OOL	2T3456	43C216456P1			
OOLE	P1043	43C212092P1043			
MOO	2T3456	43C216456P1			
OOME	RSOM	58020479-012			
DON	2T3456	43C216456P1			
OONE	P9	43A114748P9			
OOP	2T3456	43C216456P1			
OOPE	RSOM	58020479-012			
000	2T3456	43C216456P1			
OOGE	P1043	43C212092P1043			
OOR	273456	43C216456P1			
oos	2T3456	43C216456P1			
OOSE	P1043	43C212092P1043			

83-06-28 REV. B

EDA

58075912

HONEYWELL INFORMATION SYS) 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

2

COMP INSTL LIST - WDAE!

TAB-002 LOC TYPE IDENT Y-POS ROTATION X-POS -----------213456 43C216456P1 OOTE 58020479-012 RSOM 43C216456P1 000 2T3456 OOUE P9 43A114748P9 000 213456 43C216456P1 OOVE 58020479-012 RSOM OOW 213456 43C216456P1 OOME P1043 43C212092P1043 OOX 2T3456 43C216456P1 OBAE P9 43A114748P9 43C212092P1043 OBCE P1043 OBEE P1043 43C212092P1043 OSGE P9 43A114748P9 OBJE P1043 43C212092P1043 OBLE P1043 43C212092P1043 OBNE 43A114748P9 Pg OBOE P1043 43C212092P1043 085E 43C212092P1043 P1043 OBUE 43A114748P9 OBWE P1043 43C212092P1043 094 213456 43C216456P1 09B 213456 43C216456P1 09BE RSOM 58020479-012 2T3456 43C216456P1 09D 213456 43C216456P1 09DE RSOM 58020479-012 09E 213456 43C216456P1 09F 18-017 58002017-001 09FE 58020479-012 RSOM 213456 090 43C216456P1 09H 213456 43C216456P1 09HE 58020479-012 RSOM 09J 2T3456 43C216456P1 09K 213456 43C216456P1 09KE RSOM 58020479-012 09L 213456 43C216456P1

EDA

83-06-28 FEV. B

58075912

09M

09ME

213456

RSOK

43C216456P1

58020479-010

HONEYWELL INFORMATION SYST. .S LOC PHOENIX, ARIZONA, U.S.A.

58075912

COMP INSTL LIST - WDAE!

IAB	•	002

LOC	TYPE	IDENT	V - 0.50		
		*******	X-POS	Y-POS	ROTATION
0 9 N	2T3456	43C216456P1			
09P	2T3456	43C216456P1			
OPE	RSOM	58020479-012			
090	2T3456	43C216456P1			
09R	2T3456	43C216456P1			
OPRE	RSOM	58020479-012			-
095	1B-017	58002017-001			
09T	2T3456	43C216456P1			
OSTE	RSOM	58020479-012			
090	2T3456	43C216456P1			
09V	2T3456	43C216456P1			
09VE	RSOM	58020479-012		•	
oam	2T3456	43C216456P1			
09X	2T3456	43C216456P1			
16AE	P9	43A114748P9			
16CE	P1043	43C212092P1043			
16EE	P1043	43C212092P1043			
16GE	P9	43A114748P9			
16JE	P1043	43C212092P1043			
16LE	P1043	43C212092P1043			
16NE	P9	43A11474BP9			
160E	P1043	43C212092P1043			
16SE	P1043	430212092P1043			
16UE	P9	43A114748P9			
16WE	P1043	43C212092P1043			
18A	3T3457	43C216457P1			
1 8B	3T3457	43C216457P1			
18C	3T3457	43C216457P1			
18D	3T3457	43C216457P1			
18DE	RSOM	58020479-012			
18E	3T3457	43C216457P1			
18F	1B3441	43C216441P1			
169	3T3457	43C216457P1			
1 8H	3T3457	43C216457P1			
18J	313457	43C216457P1			
1 8K	3T3457	43C216457P1			
IBKE	RSOM	58020479-012			
18L	3T3457	43C216457P1			

EDA

83-06-28 REV. B

58075912

HONEYWELL INFORMATION SYST 3 LOC PHOENIX, ARIZONA, U.S.A.

COMP INSTL LIST - WDAE!

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
		*********			• • • • • • • • • • • • • • • • • • • •
1 8M	313457	43C216457P1			
1 8 N	3T34 5 7	43C21E457P1			
18P	3T3457	43C216457P1			
180	1B3441	43C216441P1			
18R	3T3457	43C216457P1			
18RE	RSOM	58020479-012			
185	3T3457	43C216457P1			
18T	313457	43C216457P1			
1011	272457	40001645701			

8T	313457	43C216457P1
8U	3T3457	43C216457P1
8V	3T3457	43C216457P1
8VE	RSOM	58020479-012
8W	313457	43C216457P1
8X	3T3457	43C216457P1
4AE	P9	43A114748P9
4CE	P1043	43C212092P1043
4EE	P1043	43C212092P1043
4GE	P9	43A114748P9
4JE	P1043	43C212092P1043
4LE	P1043	43C212092P1043
4NE	P9	43A114748P9
40E	P1043	43C212092P1043
4SE	P1043	43C212092P1043
4UE	P9	43A114748P9
4WF	P1043	43C212002P1042

24WE 27A 27B 27C 27D 27E 27F 27H 27J 43C212092P1043 58002569-001 58002569-001 58002569-001 58002017-001 58002053-001 P1043 1V3569 1V3569 1V3569 1B-017 1B-053

58002017-001 43C216408P1 43C216441P1 1B-017 464408 1B3441 43C216441P1 43C216441P1 43C216441P1 43C216441P1 1B3441 27L 1B3441 27M 27N 183441

183441 43C216441P1 43C216441P1 27P 1B3441 270 1B3441

EDA

TAB-002

83-06-28 REV. B

58075912 5

HONEYWELL INFORMATION SYST. .3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

COMP INSTL LIST - WDAE!

TAB-002 LOC TYPE IDENT X-POS Y-P0\$ ROTATION 27R 103491 58002491-001 275 103491 58002491-001 27V 1V3569 58002569-001 27W 1V3569 58002569-001 27X 1V3569 58002569-001 32AE P9 43A114748P9 43C212092P1043 43C212092P1043 32CE P1043 32EE P1043 32JE P9 43A114748P9 P1043 43C212092P1043 32LE 43C212092P1043 P1043 32NE 43A114748P9 320E P1043 43C212092P1043 32SE P1043 43C212092P1043 32UE P9. 43A114748P9 32WE P1043 43C212092P1043 1V3569 36A 58002569-001 36B 1V3569 58002569-001 58002569-001 43B216592P22 36C 1V3569 36E RN9A 18-653 58002653-001 36F 1B-015 58002015-001 360 494408 43C216408P1 36H 1B-495 58002495-001 1B-053 58002053-001 36K 1V3569 58002569-001 1V3569 58002569-001 36M 1V3569 58002569-001 36N 103491 58002491-001 36P 103491 58002491-001 36Q 1E-011 58002011-001 36R 36S 36U 103491 58002491-001 103491 58002491-001 1V3569 58002569-001 36V 1V3569 58002569-001 1V3569 58002569-001 58002569-001 43A114748P9 36X 1V3369

> 83-06-28 REV. B 58075912

40AE

EDA

P9

HONEYWELL INFORMATION SYST 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

COMP INSTL LIST - WDAE!

	TAB-002					
	LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
			••••			
	40CE	P1043	43C212092P1043			
	40EE	P1043	43021209271043			
	40GE	P9	43A114748P9			
	40JE	P1043	43C212092P1043			
	40LE	P1043	43C212092P1043			
	40NE	P9	43A114748P9			
	400E	P1043	43C212092P1043			
	40SE	P1043	43C212092P1043			
	40UE	P9	43A114748P9			
	40WE	P1043	43C212092P1043			
	44D	1B-728	38002728-001			
	44E	1B-015	58002015-001			
	44F	18-653	58002653-001			
	449	18-017	58002017-001			
	44H	1B-053	58002053-001			
	44J	1B-495	58002495-001			
	45A	1B-045	58002045-001			
	45B	18-045	58002045-001			
	45C	1B-045	58002045-001			
	45FE	RSOH	58020479-008			
	45K	1V3569	58002569-001			
	45L	1 V3569	58002569-001			
	45M	1V3569	58002569-001			
	45N	1D3491	58002491-001			
	45P	103491	58002491-001			
	45R	1D3491	58002491-001			
	45S	103491	58002491-001			
	45T	1B-478	58002478-001			
	45U 45V	1B-728	58002728-001			
	45V 45W	1B-664	58002664-001			
	45N 45X	1B-473	58002473-001			
	43A 48AE	RN9A P9	43B216592P22			
	48CE	P1043	43A114748P9			
	48EE	P1043	43C212092P1043			
	48GE	P1043	43C212092P1043			
	48JE	P1043	43A114748P9			
	48LE	P1043	43C212092P1043			
•	OF E	11043	43C212092P1043			

EDA

83-06-28 REV. B

HONEYWELL INFORMATION SYS) 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

COMP INSTL LIST - WDAEL

TAB-0	02				
LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
48NE	P9	43A114748P9			
48QE	P1043	43021209221043			
48SE	P1043	43021209291043			
48UE	P9	43A114748P9			
48WE	P1043	43C212092P1043			
52D	1B-045	58002045-001			
52E	18-475	58002475-001			•
52F	1B-653	58002653-001			•
52G	1B-653	58002653-001			
52H	18-495	58002495-001			
52J	1B-015	58002015-001			
530	19-483	58002483-001			
53W	18-017	58002017-001			
53X	1B-053	58002053-001			
54A	1V3569	58002569-001			
54B	1V3569	58002569-001			
54C	1V3569	58002569-001			
54K	1V3569	58002569-001			
54L	1V3569	58002569-001			
54M	1V3569	58002569-001			
54N	1D3491	58002491-001			
54P	1D3491	58002491-001			
540	1B3461	43C216461P1			
54R	1D3491	58002491-001			
548	103491	58002491-001			
54T	10-616	58002616-001			
54TE	RSOH	58020479-008			
56AE	P9	43A114748P9			
56CE	P1043	43C212092P1043			
56EE	P1043	43C212092P1043			
56GE	P9	43A114748P9			
56JE	P1043	43C212092P1043			
56LE	P1043	43C212092P1043			
56NE	P9	43A114748P9			
56QE	P1043	43C212092P1043			
56SE	P1043	43C212092P1043			
56UE	P9	43A114748P9			
56WE	P1043	43C212092P1043			

EDA 83-06-28 REV. B 58075912 6 HONEYWELL INFORMATION SYST 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

COMP INSTL LIST - WDAE!

TAB-0	02				
LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
60D	1B-017	58002017-001			
60F	10-483	58002017-001			
600	10-483	58002483-001			
60H	1R3440	43C216440P1			
601	10-483	58002483-001			
61W	1B-017	58002017-001			
61X	1B-472	58002472-001			
62U	10-483	56002483-001			
62V	1R3440	43C216440P1			
63A	1V3569	58002569-001			
63B	1V3569	58002569-001			
63C	1V3569	58002569-001			
63K	1V3569	58002569-001			
63L	1V3569	58002569-001			
63M	1V3569	58002569-001			•
63N	103491	58002491-001			
63P	1D3491	58002491-001			
630	1B3461	43C216461P1			
638	10-071	58002071-001			
63T	10-483	58002483-001			
64AE	P9	43A114748P9			
64CE	P1043	43C212092P1043			
64EE	P1043	43C212092P1043			
64GE	P9	43A114748P9			
64JE	P1043	43C212092P1043			
64LE	P1043	43C212092P1043			
64NE	P9	43A114748P9			
64QE	P1043	43C212092P1043			
645E	P1043	43C212092P1043			
64UE	P9	43A114748P9			
64WE	P1043	43021209271043			
69D	1B-053	58002053-001			
69E	1B-015	58002015-001			
69F	1B-017	58002017-001			
69G 69H	1B-653	58002653-001			
69J	1B-728 RN3C	58002728-001			
69N	494408	43B216592P12			
03#	404400	43C216408P1			

EDA

83-06-28 REV. B

HONEYWELL INFORMATION SYS: 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912

10

COMP INSTL LIST - WDAE!

TAB-002

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION

69X	18-472	58002472-001			
71V	1R3440	43C216440P1			
72A	1B-045	56002045-001			
72AE	P9	43A114748P9			
72B	1B-045	56002045-001			
72C	1B-045	58002045-001			
72CE	P1043	43C212092P1043			
72EE	P1043	43C212092P1043			
72GE	P9	43A114748P9			
72JE	P1043	43C212092P1043			
72K	1R3440	43C216440P1			
72L	1R3440	43C216440P1			
72LE	P1043	43C212092P1043			
72M	1B3600	58002600-001			
72N	4G4408	43C2164O8P1			
72NE	P9	43A114748P9			
72P	1B3461	43C216461P1			
72Q	1B3461	43C216461P1			
72 0E	P1043	43C212092P1043			
7 2 S	2V - 752	58002752-001			
72TE	P1043	43C212092P1043			
72UE	P9	43A114748P9			
72WE	P1043	43C212092P1043			
77D	1V-607	58002607-001			
77E	1V-607	58002607-001			
778	464408	43C2164O8P1			
77H	4G4408	43C216408P1			
77J	464408	43C2164O8P1			
77X	464408	43C216408P1			
·	· P9	43A114748P9			
BOCE	P1043	43C212092P1043			
BOEE	P1043	43C212092P1043			
BOGE	P9	43A114748P9			
BOJE	P1043	43C212092P1043			
BOLE	P1043	43C212092P1043			
BONE	P9	43A114748P9			
BOOE	P1043	43C212092P1043			
BOTE	P1043	43C212092P1043			

83-06-28 REV. B 58075912

83-06-28 REV. B

58075912 11

10

HONEYWELL INFORMATION SYST. .S LOC PHOENIX, ARIZONA, U.S.A.

58075912 11

10

COMP INSTL LIST - WDAE!

TAB-002

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
		T			
80U	10-668	58002668-001			
BOUE	P9	43A114748P9			
80V	10-483	58002483-001			
BOWE	P1043	43C212092P1043			
81A	1R3440	43C216440P1 43C216440P1			
81B 81K	1R3440 1R3440	43C216440P1			
81L	1R3440	43C216440P1			
81M	1B3600	58002600-001			
81N	4G4408	43C216408P1			
81P	RN4D	43B216592P17			
810	183461	43C216461P1			
85D	614410	43C216410P1			
85E	614410	43C216410P1			
85F	614410	43C216410P1			
85G	614410	43C216410P1			
85H	1B-017	58002017-001			
85J	4G4408	43C216408P1			
85WA	RSOH	58020479-008			
85WD	RSOH	58020479-008			
85X	1B-473	58002473-001			
88AE	P9	43A114748P9			
BBCE	P1043	43C212092P1043			
BBEE	P1043	43C212092P1043			
88GE	P9	43A114748P9			
88JE	P1043	43C212092P1043			
88LE	P1043	43C212092P1043			
88NE	P9	436212092F1043			
88GE	P1043	43C212092P1043			
BBTE	P1043	43C212092P1043			
88UE	P9	43A114748P9			
BBWE	P1043	43C212092P1043			
89 U	1N3450	43C216450P1			
89V	10-487	58002487-001			
90A	1B3600	58002600-001			
90B	1B3600	58002600-001			
90C	1E-011	58002011-001			
92K	1B-714	58002714-001			

EDA

EDA

HONEYWELL INFORMATION SYST 3 LOC PHOENIX, ARIZONA, U.S.A.

58075912 FINAL

11

COMP INSTL LIST - WDAE!

TAB-002

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
92L	18-713	58002713-001			
92M	1 B36 00	58002600-001			
92N	1B3600	58002600-001			
92P	183600	58002600-001			
920	18-053	58002053-001			
92R	1B3600	58002600-001			
93D	4G4409	43C216409P1			
93E	4G4409	43C216409P1			
93F	4G44C9	430216409P1			
93G	464409	430216409P1			
93H	4G4408	43C216408P1			
93 J	4G4408	43C216408P1			
935	4G4408	43C216408P1			
937	494408	430216408P1			
93W	1E-011	58002011-001			
93X	494408				
33A	404400	43C216408P1			

EDA

58075912 F1NAL

																		<u>58c</u>	200	552	27		
REV	AUTUORITY		DATE		SIGNAT	7	77	B	NO)							1	YL					
KEV	AUTHORITY	YR	MO	DAY	SIGNAI		100	002	003	004	005	006	107	008			1	ш					Ι
A	LEVEL 1 ISSUE	83	01	27	1. H. Boy	1-21-13	A											A					I
В	PHACX S239	83	09	01	S. mil	les	B											B					I
Ві	Levelz ENXS149		ND		A Breni	th	B/																I
7	PHASX5409	84	02	02	Horen	th	C	C									(2			L	<u> </u>	1
D	PHAOXS459	FY	03	23	A Drent	Zc	B	D	\mathcal{D}														\downarrow
E	PHAOX5469	84	05	11	& Draw	th	E.	,		E									_				\downarrow
7	PHAOX 5584	84	10	22	8 9h	مل	201	97		۴	F							=					l
9	PHAOXS650	85	APR	25	& Dren	th	8	850	0	137	G	G					(5					
	PHAONJO59)	0	85	13	3	Н	H					1					
J	PHAON TO 63	86	05	21	D. Will	Kém			0	70	(E)		ナ	H			-	H					
K	PHAONITO65	87	06	29	D. Will	ránd				580	\$50	16	2	K				<					Γ
					, , , , , , , , , , , , , , , , , , , ,						0 &	950	40										
												0	350		•								Ī
													0										
				·	_													-					
1	•				·																		Γ
							FC	OR CO	IIINC	_					TATUS	 							
	Honey	/W	ell			MADE BY			DY.	ties	ho		Sep. 19-8		TITLE	WA AW		ON	AL	W	DA	∤M I	F
HOI oc	NEYWELL INFORMAT PHOENIX, A			TEM	s INC.	REVISION GROUP IS CORRESP	S SHO	NWC	BY	AST	ENTR	E. SH	HEET		SIZE		o stat		-	SHEET	7	REV	
100 /	-3 (1-79)					DIST.	-			<u> </u>	<u> </u>												

and the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second o

			★ .
_			
	-		


				•			
		• • • • • • • • • • • • • • • • • • •	PD 87/06/29	*SECTION- 1*	x 58060527	1/1 K	
		•					
				008			
*	1 X	58075890-006	A HOUHC PWA WDAMP	1		•	EA
*	_1 X	58075890-106	A HDUHC PWA WDAMP	INTCH			EA
*	1 X	58075890-306	A HDUHC PWA WDAMP	INTCH			EA
*	1 X	58075890-506	A HDUHC PWA WDAMP	INTCH			EA
	2 A	58060528	D INSTL INSTR WDAMP	×			
	3 X	58060529-005	A FWACKT WDAMP-1	1			EA
	4 A	58060578-011	P ID LABEL FUNCT PWA	1	•		EA

FNC PWA WDAMP-1

X 58060527

1/1 K

...



			:
·			


10	9	8	7	6	e,	4	3		2	1
								REV	AUTHORITY PHAOXS584	DATE 840CT15
									118083307	0400.123
	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAM	E	PAGE	
	DATA-BUSØ-3•100 DATA-BUSØ-4•100	19.0 21.0	DATA-BUS1-5+199 DATA-BUS1-5+100	12. 9 9. 0	DEN-PIT•100 DEN-PIT 0•000	19. 0 19. 0	OPAR-ERR•1 OPWR-UP-RE	S • 100	23.0 5.0	
	DATA-BUSØ-4 • 100 DATA-BUSØ-4 • 100	9.Ø 24.Ø	DATA-BUS1-5+100 DATA-BUS1-6+100	10.0 14.0	DEN-PIT1-000 DEN-STATUS-0-000	19.Ø 20.Ø	DRAM-OR-BD DRAM-OR-BD	•000 •100	27. 0 27.0	
	DATA-BUSØ-4+100 DATA-BUSØ-4+100	21.0 19.0	DATA-BUS1-6-100 DATA-BUS1-6-100	9.0 12.0 10.0	DEN-STATUS-1-000 DEV-4XX-030	20.0 36.0	ORO-ADR+00 DREG-0+110	9	20.0 30.0	
	DATA-BUSØ-4•100 DATA-BUSØ-4•100 DATA-BUSØ-4•100	22.0 16.0 22.0	DATA-BUS1-6+100 DATA-BUS1-7+100 DATA-BUS1-7+103	10.0 15.0 12.0	DEV-4XX•110 DEV-4XX•120 DEV-501•040	3Ø.Ø 3Ø.Ø 37.Ø	OREG-0•120 DREG-1•110 OREG-1•120		30.0 30.0 30.0	
	DATA-BUSØ-4+100 DATA-BUSØ-4+100	20.0 17.0	DATA-BUS1-7+100 DATA-BUS1-7+100	9.0 10.0	DEV-501•120 DEV-501•130	30.0 30.0	DREG-2•110 DREG-2•120		30.0 30.0 30.0	
	DATA-8USØ-5•100 DATA-8USØ-5•100	20.0 24.0	DATA-BUS1-P+100 DATA-BUS1-P+100	8.Ø 13.Ø 15.Ø	DHI-LEVEL-1•100 DHI-LEVEL-2•100	6.0 7.0	DREG-3•110 DREG-3•120		30.0 30.0	
	DATA-BUSØ-5•100 DATA-BUSØ-5•100	16.Ø 17.Ø	DATA-BUS1-P+100 DATA-BUS1-P+100	9.0	0IS-\$MP+000 DLWR-ADR-E0+000	6.0 18.0	DREG-4+11Ø DREG-4+12Ø		30.0 30.0 30.0	
	DATA-BUSØ-5+1ØØ DATA-BUSØ-5+1ØØ	21. 0 22. 0	DAU-INIT+100 DAU-ON-LINE+100	25.Ø 29.Ø 25.Ø	DLWR-ADR-EQ∙001 DMP-ERROR•100 DMP-ERROR•110	4.0 16.0	DREG-5•110 DREG-5•120		3Ø.Ø	
	DATA-BUSØ-5•100 DATA-BUSØ-5•100 DATA-BUSØ-5•100	9. 0 21. 0 22.0	DAU-RES•000 DAU-TROUBLE•000 DBD-IN-0•000	30.0 8.0	OMP-ERROR • 120 OMP-POMC • 100	27.0 27.0 23.0	DREG-6•11Ø DREG-6•12Ø DREG-7•11Ø		30.0 30.0 30.0	
	DATA-BUSØ-5•100 DATA-BUSØ-6•100	22.0 19.0 19.0	080-IN-1•000 080-IN-2•000	8.Ø 8.Ø	DMPADR-0•010 DMPADR-00•100	10.0 6.0	NRFG-7•12Ø		30.0 30.0 36.0	
	DATA-BUSØ-6+1ØØ DATA-BUSØ-6+1ØØ	16.Ø 22.Ø	080-IN-3 -000 080-IN-4 -000	8.Ø 8.Ø	DMPADR-01+100 DMPADR-02+100	6. 0 6. 0	DREG-MASK- DREG-MASK- DREG-MASK-	1 • 120 2 • 120	36.0 36.0 36.0	
	DATA-BUSØ-6+1ØØ DATA-BUSØ-6+1ØØ	21. Ø 17. Ø	080-IN-5•000 080-IN-6•000	9. Ø 9. Ø	DMPADR-03 • 100 DMPADR-04 • 100	6. 0 6. 0	DREG-MASK- DREG-MASK- DREG-MASK-	3 • 120	36.0 37.0	
	DATA-BUSØ-6•100 DATA-BUSØ-6•100 DATA-BUSØ-6•100	28.0 9.0 22.0	080- ÎN-7•000 080- ÎN-P•000 080-SEL•100	9.Ø 9.Ø 7.Ø	DMPADR-Ø5+100 DMPADR-Ø6+100 DMPADR-Ø7+100	6.0 6.0	DREG-MASK- DREG-MASK- DREG-MASK- DRES-SEQ-H	5•120 5•120	37.0 37.0	
	DATA-BUSØ-6*100 DATA-BUSØ-6*100	20.0 24.0	DEF-CNT-0-3+100 DEF-CNT-4+106	42.0 42.0	OMPADR-08•100 OMPADR-09•100	6.Ø 6.Ø	DRES-SEQ-H DROM-P-Ø+1	T • 000	37.0 17.0 29.0	
	DATA-BUSØ-6+100 DATA-BUSØ-7+010	21.Ø 18.Ø	DEF-CNT-4-6+110 DEF-CNT-4-7+100	42.0 42.0	DMPADR-1•010 DMPADR-10•100	6.Ø 6.Ø	DROM-P-1+1 DROM-P-2+1	20 20	29.0 29.0 29.0	
	DATA-BUSØ-7•100 DATA-BUSØ-7•100	9.0 21.0	DEF-CNT-5+100 DEF-CNT-6+100	42.0 42.0	DMPADR-10-101 DMPADR-11-100	6.Ø 6.Ø	DROM-P-3•1 DROM-P-ERR	00 • 100	29.0 29.0 29.0	
	DATA-BUS Ø-7 •100 DATA-BUS Ø-7•100 DATA-BUS Ø-7•100	19.0 21.0 16.0	DEF-CNT-7+010 DEF-CNT-7+100 DEF-RH+150	42.0 42.0 41.0	DMPADR-11•101 DMPADR-12•100 DMPADR-12•101	6.Ø 6.Ø	OS-Ø-8Ø•1Ø OS-Ø-81•1Ø OS-Ø-81•11	Ø	39. 0 39. 0	
	DATA-BUSØ-7*100 DATA-BUSØ-7*100	22.Ø 20.0	DEF-SI-RST+130 DEF-SKP-INH+000	42.0 42.0	OMPAOR-13-100 OMPAOR-13-101	6.0 6.0 6.0	05-0-82•10 05-0-82•11	Ø	31.0 39.0 31.0	
	DATA-BUSØ-7+100 DATA-BUSØ-7+100	22.Ø 24.Ø	DEF-SKP-INH+100 DEF-SKP-INH+110	42.0 31 0	DMPADR-14-011 DMPADR-14-100	16.Ø 6.Ø	DS-Ø-B3•1Ø DS-Ø-B3•11	8) 8)	39. Ø 31. Ø	
	DATA-BUSØ-7+100 DATA-BUSØ-7+100	17. 0 28. 0	DEF-SYN-ER+140 DEF-SYNC-ERR+000	42.0 42.0	DMPADR-14-101 DMPADR-15-011	6.0 20.0 6.0	DS-2-80•10 DS-2-81•10	8 74	39.0 39.0 31.0	
	DATA-BUS1-0+100 DATA-BUS1-0+100	8.0 11.0 13.0	DEF-SYNC-ERR•Ø1Ø DEF-WDSN•Ø2Ø DEF-WDSN•Ø3Ø	31.0 42.0 31.0	ÖMPAÖR-15•100 OMPAOR-15•101 OMPAOR-4•010	6.0	05-2-81•11 05-2-82•10 05-2-82•11 05-2-83•10	2 2	39.0	
	DATA-BUS1-0•100 DATA-BUS1-0•100 DATA-BUS1-1•100	10.0 8.0	DEF-WDSN+130 DEF-WHEX+020	42.0 42.0	DMPADR-5-010 DMPADR-6-010	7.0 7.0 7.0	05-2-83•10 05-2-83•11	2 2 3	31.0 39.0 31.0	
	DATA-8US1-1+100 DATA-8US1-1+100	13.Ø 11.Ø	DEF-WHEX+030 DEFECT-SKP+110	31.0 41.0	DMPADR-8+101 DMPADR-9+101	6.0 6.0	0S-A-00•10 0S-A-01•10	2) 2)	39. 0 39. 0	
	DATA-BUS1-1+100 DATA-BUS1-2+100	10.0	DEFECT-SKP+120 DEN-16KRAM-0+000	30.0 10.0 10.0	OMPADR-P+000 OMPADR-P+100	10.0 10.0	DS-A-02+10 DS-A-03+10	2 2	39.8 39.8 39.8 39.8 39.8 39.8	
	ÕATA-BUSÎ-2+100 DATA-BUS1-2+100 DATA-BUS1-2+100	11.0 13.0 8.0 10.0	DEN-16KRAM-1+000 DEN-4KROM-0+000 DEN-4KROM-1+000	10.0 10.0 10.0	OMPOTA-0•100 OMPOTA-1•100 OMPOTA-2•100	27.0 27.0 27.0 27.0	DS-A-Ø4 • 10 DS-A-Ø5 • 10	8	39.Ø 39.Ø	
	DATA-BUS1-3+100 DATA-BUS1-3+100 DATA-BUS1-3+100	8.0 10.0	DEN-4KROM-2-000 DEN-4KROM-3-000	10.0 10.0 10.0	OMPOTA-3+100 OMPOTA-4+100	27.0 27.0 27.0	DS-A-06+10 DS-A-07+10	2 2	39.Ø	
	DATA-BUS1-3•100 DATA-BUS1-3•100	14.0	DEN-BD-READ+000 DEN-BD-SEL+000	9.0	DMPDTA-5•100 DMPDTA-6•100	27.0 27.0 27.0 27.0 27.0	OISTR ib ut	70u coor		
	DATA-BUS1-4+100 DATA-BUS1-4+100	11.0 9.0 14.0	DEN-BD-SEL•110 DEN-BUSؕ000	7.0 7.0 27.0	DMPDTA-7+100 DMPDTA-P+100	27.0 27.0	01214TB01	C 1205-5		
	DATA-BUS1-4-100 DATA-BUS1-4-100	10.0 12.0	DEN-BUS1 • ØØØ DEN-P • ØØØ	27.0 10.0	DOUBLE-DEF • 020 DOUBLE-DEF • 110	41.0 41.0			HONEYW HONEYWELL INFORMATI LOC CEO PHOENIX, ARIZON	
	DATA-BUS1-5•100	14.0	DEN-PIT-ØØØ	19.0	DOUBLE-DEF•12Ø	30.0			TITLE LOGIC DIAGO	AM LIDAMP
							ONTO BASE		LOGIC - PAGE CROSS REFERE	NCE SH REV
						ASH REF 5807	5890-X05 DFIG	/DAU\$45/HN 840CT15	B 58075894	1.1 C
10	9	8	7	6	5	4	3	2		1

_				o e e

	10	9	8	7	6 🐇	5	4	3	2	
								REV	AUTHORITY PHAOXS584	DATE 840CT15
									PHIOCE STATE OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY O	640C113
	9	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	н
	1	DS-A-08•100 DS-A-09•100	39.Ø 39.Ø	OSEL-IF0•066 OSEL-IF0•110	7.0 7.0	FRAM-ERR•000 FRAM-ERR•100	23.Ø 23.Ø	GND-72P-Ø8 GND-72Q-Ø8	17. Ø 31. Ø	ļ
		DS-A-10+100 DS-A-11+100	39.0 39.0	DSEL - IF 1 • 000 DSEL - IF 1 • 110	7. 9 7. 9	FROM-ERR • 100 FROM-ERR • 100	23.Ø 23.Ø	GND-72R-Ø8 GND-72W-Ø8	36.0 31.0	
	1	OS-8-00•100 OS-8-01•100 OS-8-02•100	39.0 39.0 39.0	DSEL-MP0 • 000 DSEL-MP1 • 100 DSEL-PIC • 000	7.0 19.0 19.0	FSEQ-EXEC•110 FSEQ-EXEC•120 FSEQ-HALT•100	30.0 30.0	GNÖ-72X-Ø8 GND-81G-Ø8 GND-81H-Ø8	31.Ø 9.Ø	
		DS-8-03*100 DS-8-04*100	39. 0 40.0	OSEL-PIT-000 OSEL-PIT-110	19.Ø 16.Ø	FSEQ-RUN-110 FSEQ-RUN-120	16.0 16.0	GND-81J-Ø8 GND-81N-Ø7	8.0 8.0 10.0	
		DS-B-Ø5•100 DS-B-06•100	40.0 40.0	DSEL-ROMS•100 DSEL-SEؕ000	22.0 7.0	GND-00D-08 GND-00F-08	26.Ø 28.Ø	GND-81T-Ø8 GND-81U-Ø8	30.0 30.0	F
	i	0S-8-07•100 DS-8-08•100	40.0 40.0	DSEL-SE0-110 DSEL-SE1-000	7.Ø 7.Ø	GND-00G-08 GND-00P-08	28.Ø 23.Ø	GND-81V-Ø8 GND-81H-Ø8	30.0 30.0	
	1	ŌS-8-Ø9•1ØØ OS-8-1Ø•1ØØ OS-8-11•1ØØ	40.0 40.0 40.0	DSEL-SE 1 • 030 DSEL-SE 1 • 110 DSEL-SE 1 • 120	31.Ø 7.Ø 31.Ø	GND-ØØP-Ø8 GND-ØØS-Ø8 GND-ØØT-Ø8	24.9 42.8 41.6	GND-81X-Ø8 GND-9ØG-Ø8 GND-9ØH-Ø8	3Ø.Ø 9.Ø	
	1	DS-CTR-EN-Ø5Ø DS-CTR-EN-Ø51	42.0 4.0	DSEL-STATUS-0+000 DSEL-STATUS-1+000	19.Ø 19.Ø	GND-00U-08 GND-00W-08	41.0 41.0 38.0	80-000 80-000 80-000	9.Ø 9.Ø 27.Ø	
	1	DS-CTR-ENØ•Ø4Ø DS-CTR-EN1•Ø4Ø	41.0 41.0	DSEL-STATUS-1-110 DSEL-USART-000 DSET-80-ERR-100	19.Ø 19.Ø	GND-ØØX-Ø8 GND-Ø9E-12 GND-Ø9R-Ø8	38.Ø 29.Ø	GND-9ØP-Ø8 GND-9ØD-1Ø	27.0 40.0	
	1	0S-SH-0+100 DS-SH-1+100 DS-SH-2+100	38.Ø 38.Ø	DSET-RAM-ERR+100	23.Ø 23.Ø	GND-Ø9S-Ø8	37.0 37.0	GND-9ØR-1Ø GND-9ØS-1Ø	39.Ø 39.Ø	Ε
		DS-SH-2+100 DS-SH-3+100 DS-SH-4+100	38.0 38.0 38.0	DSET-ROM-ERR+100 DSR+000 DUPR-ADR-EQ+000	22.0 24.0 18.0	GND-Ø9H-Ø7 GND-18H-Ø8 GND-18X-Ø8	37.0 40.0 40.0	GND-9ØT-1Ø GND-9ØU-1Ø GND-9ØV-1Ø	39.Ø 34.Ø 34.Ø	
	1	DS-SH-5•100 DS-SH-6•100	38.Ø 38.Ø	DUPR-ADR-EQ-001 DH-AUX-000	4.Ø 26.Ø	GND-22E-Ø8 GND-22G-1Ø	29. 0 18. 0	GND-90W-10 GND-90X-10	34.0 34.0 34.0	
		DS-SH-7•100 DS0-EN•000	38.Ø 38.Ø	DHR-ADR-Ø•1ØØ DHR-ADR-1•1ØØ	20.0 20.0	GND-22H-10 GND-24K-20 GND-27M-07	17.0 5.0	HI-LVL-0•100 HI-LVL-1•100	37.0 19.0	
	1	DSØ-LD+130 DSØ-LD+131	39.0 4.0	EN-DSR-000 EN-FMASK+100	24. 0 36. 0	GNO-27Q- 08	6.0 15.0	IFØ-ON-LINE+000 IFØ-ON-LINE+010	29.Ø 29.Ø	
		DSØ-LD-Ø•020 DSØ-LD-1•020 DS1-EN•000	38.Ø 39.Ø 38.Ø	EN-MP-CLK • 100 ENAB-BC-MSB • 110 ENABLE-DS • 010	6.0 37.0 41.0	GND-34E-10 GND-34F-10 GND-35P-09	18.0 18.0 5.0	IF1-ON-LINE•000 IF1-ON-LINE•010 MASK-0•010	29.Ø 29.Ø 36.Ø	0
		051-L0+13Ø 051-L0+131	39.0 4.0	ENABLE-DS 100 F-ADR-EQ 100	41.Ø 18.Ø	GND-36A-Ø8 GND-36M-Ø8	10.0 15.0	MASK-1+010 MASK-2+010	36.Ø 36.Ø	Π
		DS1-LD-ؕ020 DS1-LD-1•020	39. 0 39. 0	F-EDAC-ERROR+110 F-EDAC-ERROR+120	16.Ø 16.Ø	GND-36Q -07 GND-36R- 08	33.0 33.0	MASK-3+010 MASK-4+010	36.Ø 36.Ø	894
		DS2-EN•000 DS2-LD•130	38.0 39.0	F-RESET • 100 FBD-ERR • 000	25.Ø 23.Ø	GND-43G-10 GND-43H-10 GND-43 H-10	6.Ø 6.Ø	MASK-5+010 MASK-6+010	36.Ø 36.Ø	58Ø75894
		0\$2-L0•131 0\$2-L0-0•020 0\$2-L0-1•020	4.0 39.0 39.0	FBD-ERR+100 FBD-ERR+110 FIPC-RESET+010	23. 0 23. 9 25.4	GND-43J-10 GND-45M-08 GND-45N-08	6.0 23.0 15.0	MASK-7-010 MP-ADDR-13-110 MP-ADDR-14-110	36.0 31.0	28
	!	0S3-EN+000 DS3-L0+130	39.0 38.0 39.0	FIPC-RESET • 010 FIPC-RESET • 120 FLAG-0 • 100	25.0 25.0 34.0	GND-45N-08 GND-45P-08 GND-45Q-08 GND-45R-08	25.0 42.0	MP-ADDR-15+110 MP-ADEC-00+000	31.0 31.0 32.0	C
	1	053-L0+131 053-L0-0+020	4.0 39.0 39.0	FLAG-1+100 FLAG-2+100	34.Ø 34.Ø	GND-45R-08 GND-54L-08	33.Ø 29.Ø	MP-ADEC-01•000 MP-ADEC-02•000	32.0 32.0 32.0 32.0 32.0 32.0	
		053-L0-1•020 05A-BYT-EQ•001	4.0	FLAG-3+100 FLAG-4+100 FLAG-5+100	34.Ø 34.Ø	GND-54L-08 GND-54M-08 GND-54M-08 GND-54P-10	23.0 25.0 34.0 31.0	MP-ADEC-Ø3•ØØØ MP-ADEC-Ø4•ØØØ	32.Ø 32.Ø	<u> </u>
	i	DSA-BYT-EQ+010 DSA-BYT-EQ+100 DSA-BYT-EQ+101	40.0 40.0 4.0	FLAG-6+100 FLAG-7+100	34.Ø 34.Ø 34.Ø	GND-540-00	31.0 31.0 35.0	MP-ADEC-Ø5•ØØØ MP-ADEC-Ø6•ØØØ MP-ADEC-Ø7•ØØØ	32.Ø 32.Ø 32.Ø	
	1	DSA-BYTE-EQ•Ø1Ø DSB-BYT-EQ•ØØ1	40.0 4.0	FMASK-0+100 FMASK-1+100	34.Ø 34.Ø	GND-54U-08 GND-54V-08 GND-54W-08 GND-54X-08 GND-63G-08 GND-63H-08	35.0 35.0 35.0 35.0 9.0 8.0 31.0	MP-ADR-CMP+010 MP-DATA-0+110	18. 0 31. 0	
	1	DSB-BYT-EQ+010 DSB-BYT-EQ+100	40.0 40.0	FMASK-2+100 FMASK-3+100	34.Ø 34.Ø	GND-54X-08 GND-63G-08	35.Ø 9.Ø	MP-DATA-1•11Ø MP-DATA-2•11Ø	31.Ø 31.Ø	8
	ı	DSB-BYT-EQ•1Ø1 DSB-BYTE-EQ•000 DSEL-ADR•000	4.0 40.0 19.0	FMASK-4•100 FMASK-5•100 FMASK-6•100	34.0 34.0 34.0	しいし~634~65	8.0 31.0	MP-DATA-3+110	31.0	
		DSEL-AUX•000 DSEL-88•000	19.0 7.0	FMASK-7+100 FMASK-LD+100	34.Ø 33.Ø	GND-635-Ø8 GND-631-Ø8 GND-63X-Ø8	38.0 38.0 38.0	DISTRIBUTION C120-	2 6	_
		OSEL-88•110 DSEL-BUS0•000	7.Ø 27.Ø	FMASK-LD+101 FMP-ADDR-ERR+010	4.0 29.0 29.0	GND-63X-Ø8 GND-72G-Ø8 GND-72H-Ø8	8.Ø 8.Ø	C120 4	HONEYWELL	
		DSEL-ED•000 DSEL-ED•110	7. 0 7. 0	FMP-ADDR-ERR•020 FMP-ADDR-ERR•130	29.Ø 29.Ø	GND-72H-Ø8 GND-72J-Ø8 GND-72N-Ø8	8. 0 16. 0		LOC CEO PHOENIX, ARIZONA U.S.A.	
									TITLE LOGIC DIAGRAM- I LOGIC - PAGE CROSS REFERENCE	IDAMP A
							ASM	NIODAU/DAUS45/H	B 58075894 1.2	REV
L	10	9	T 8	7	e +	5	ASH REF 58Ø7		2 +606/4064 1.2	

ye fe a second


	•			
				·
National S				
				Φ
_				
			_	
				,




		······································	

	10	9	<u></u>	8	7	1	6	<u> </u>	<u> </u>			<u></u>	3	2		1	\neg
• ‡																	
Н		I/O PIN	PAGE	SIGNAL NAME		I/O PIN		PAGE	SIGNAL NAME	~~~~	I/O PIN		PAGE	SIGNAL NAME			н
		LAMB LAMB LAMB LAMB LAMB LAMB LAMB LAMB	######################################	OTR-423-128 O-RTS-423-128 O-TXO-423-028 O-CARRIER-HI-108 O-CTS-423-108 O-CTS-423-108 O-CTS-423-108 O-OSR-423-108 O-OSR-423-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OSR-008 EN-OS		7.89000000000000000000000000000000000000		- 28877.7777.788888899999888889999988888999998888889999	T-A-IN-5 100 T-A-IN-6 100 T-A-IN-7 100 T-A-IN-7 100 T-AD-OUT-9 100 T-AD-OUT-9 100 T-AD-OUT-9 100 T-AD-OUT-5 100 T-AD-OUT-5 100 T-AD-OUT-6 100 T-AD-IN-6 100 T-AD-IN-1 100 T-AD-IN-1 100 T-AD-IN-1 100 T-AD-IN-5 100 T-AD-IN-5 100 T-AD-IN-5 100 T-AD-IN-6 100 T-AD-IN-6 100 T-AD-IN-7 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1 100 SEQ-RO-1			000111111111111110000000000000000000000	- 98888899999206656666777777777779117900000000000000000000	DSEL-88+110 DSEL-E0+110 DSEL-E0+110 DSEL-SE0+110 R-EDAC-DATA-0+11 R-EDAC-DATA-2+11 R-EDAC-DATA-3+11 R-EDAC-DATA-3+11 R-EDAC-DATA-6+11 R-EDAC-DATA-6+11 R-EDAC-DATA-6+11 R-EDAC-DATA-7+11 P-EDAC-DATA-7+11 P-EDAC-DATA-7+11 P-EDAC-DATA-7+11 P-EDAC-DATA-10 SPARTIAL-CLR+011 OEV-501+120 SEQ-ERR+120 STAT-ERR+110 FIPC-RESET+010 DMPADR-13+100 DMPADR-13+100 DMPADR-13+100 DMPADR-13+100 DMPADR-11+100 DMPADR-13+100 DMPDTA-3+100 DMPDTA-3+100 DMPDTA-3+100 DMPDTA-6+100 DMPDTA-6+100 DMPDTA-6+100 DMPDTA-7+100 DMPDTA-7+100 DMPDTA-7+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPDTA-9+100 DMPD			# □ \$8075894 □ ₩ ■ ■ ■ ■ ■
	10	9	T	8	7		6	 	5 LOC HOMEY	HONE YWE	LL I	/O PIN -	DIAGRAM-	200	онс но 58Ø75894	3.Ø C	


et e :				
•				





-			
		en a e n en en en en en en en en en en en en en	





: : : = :

















































































































_			,																		-	307.	58	90			
21	٧	AUTHORITY		DATE		SIGNA	TURE		AB					11.	10	1	le.	ila	1,-		PL						
-		I CVELLISSUE	YR	1	4		20	4	.03	<u>w3</u>	203	104	304	73	205	005	206	300	1/01	006	ALI						
H	•	LEVEL1 ISSUE	82	61	26	9.91.00	70-63	3	_	-	-	-			_	_	-	-	╀	┼	A						
L		PHACKS 150	1	1	1		les .	B	<u> </u>		_				 	-	_	├-	┨_		B						
C	1	PHADX S156		1	1 .		_	C							ļ			_	<u> </u>	<u> </u>	0			-			
I)	PHACK 5239	83	09	01	Simi	ller	D	D									<u> </u>			D						
D	1	Level 2 ENXS149		ND	1	& Dre	the	13.	Ď1	E	E																
		PHATXS 396	84	02	02	9	The	121	E	Ε	E										E						
1		PHABXS469	• •	ŧ	1 .	_	uth	A Sol	76	F	F	F	F								F						
7	- 1	PHAOX5584		1	1 .		ek	90	U	-	k,	G	G	G	G	G					G						
		PHADAD518							05		13		ED F			Н					H						
4		PHAUGD739				1			8	ΗI	70	HI	eu			HI					HI						
		PHAONJOS9	1	l						Per J	B	7.5		T	T	T	J	J	I		T						
		PHAVN JOGS								7.07	S	るでもひろう	64	SV	5	7)			K	N/	•					
1	7	7777070 500	3 /		7					8596		Rese		RES		RES				.7							
	\dashv									84		× 4	1	Y	8	Q							\dashv		寸	\dashv	
-	1	C200 -2011	_			LOGIC D	ΔιΔ					D	D	C	C		5	C	c			_	+	\dashv	1	\dashv	\dashv
	1	58075894				BD TEST								\dashv		쒸		۷				\dashv	\dashv	\dashv	\dashv	+	\dashv
\vdash			1		LI	DV 1EG	, DECP	FC	OR CO	IITNC	LLI	ION	OF R	EVIS	HON	STAT	US S	EE SI	HEET	<u></u>			1	1			\dashv
							MADE BY			ku							TLE	-									7
		Honey	W	ell			APPROV	EDE	4	ada	بعد		-3-			1	H	DU	HC	; f	W	A '	W	DA	MF)	
ro I		NEYWELL INFORMAT			TEM	S INC.	REVISION GROUP IS CORRESP	s sho	NWC	BYL	.AST	ENTR	Y IN	THE		515	7				ATUS 39C		-	HEET		REV	
		A-3 (1-79)			•		DIST.			30)		-														

																			<u>58</u>	<u>306</u>	05	529	<u>) </u>	
REV	AUTHORITY		DATE		SIGNAT	(110 E	TA	B	NC	>									PL					
KEV	AUTHORIT	YR	МО	DAY			201	002	003	004	005								ALL					
Α	LEVEL 1 ISSUE	83	01	27	11.80	19-21-83	A												A					
AI	LEVEL 1 ISSUE Level 2 ENXS 149		ND		Al Drai		AI																	
	PHAOX5459		1	1	A Drive	カレ	B	B		·									B				\downarrow	<u> </u>
C	PHAOX5584	84	10	22	8 9h	ركر	4	C	ပ										C				_	
D	PHAOXS650 PHAINJU63	85	APR	25	& Drus	th	14	E75 0	D	D									D					<u> </u>
E	FHAT NJUG3	86	MAY	21	D. Will	Linena	705	14	ETE	,	E					_			E			_	<u> </u>	-
		ļ					0	705	70	Ł.											_		1	_
		ļ						085	200	1														-
		ļ		ļ					0	Ü													<u> </u>	
										0			_								_	_	1	-
		ļ ·		-			_												_			_	<u> </u>	-
		 		ļ																_	-			-
	2																			_	_	_	+	-
		-					_												_		-		+	\vdash
		-														_					-		+	-
-	L	<u> </u>		<u> </u>	<u> </u>		F.		CNIT	<u> </u>		05	REVISION	STA	1115 5		JEET	1	l		i_			1
						MADE B	1							_	TLE	cc or	1661							
	Hone			APPROV		8-1	. A (, ,	ind	1-	19-83			A	<u></u>	LUN	٨١	KIT	, ^	ADL	MF	-1		
нс	NEYWELL INFORMA	TIOI	N SYS	TEM	IS INC.	REVISION GROUP	IS SH	OWN	FOR BY	EACH LAST	I PAC	NI YS	THE		ZE	REV	'ISIO	N STA	TUS	FOR	SH	EET	RE	V
ιος	PHOENIX	ARIZ	ONA			CORRESE	ONE	DING	NUM	NBERI	ט ככ) LUM	N	L	<u> </u>	<u> </u>	80)6C	ソ つ	29		<u>VI</u>	E	-
HONEYWELL INFORMATION SYSTEMS INC. LOC PHOENIX ARIZONA CE 300 A-3 (1-79) APPROVED 100 1-79-83 REVISION STATUS FOR EACH PAGE SHEET OR GROUP IS SHOWN BY LAST ENTRY IN THE CORRESPONDING NUMBERED COLUMN DIST6																								

			PD 86/05/21	*SECTION-	1 *	x	58060529	1/1	Ε		
				005							
*	1 A	58060530-005	D FW CIL WDAMP-1	X							
*	2 A	58060578-001	P ID LABEL FUNCT PWA	1						EΑ	
•	3 A	58060578-002	P ID LABEL FUNCT PWA	1							
*	4 A	58002689-220	V UV 32K 4KX8 EPROM	i						EΑ	i
*	5 A	58002689-266	V UV 32K(4KX8) EPROM	1						EA	
•	6 A	58002689-267	V UV 32K(4KX8) EPROM	1						LA	
*	7 A	58002689-223	V UV 32K 4KX8 EPROM	1						EA	
*	8 A	58002689-268	V UV 32K(4KX8) EPROM	•						ΕA	
				•						EΑ	

FWACKT WDAMP-1

1/1 E

		•
•		

Honeywell Information Systems		DWG. NO.	528	SHEET	REV.
LOC.	DISTR C111-7B	PROJECTION	CODE		
PHOENIX, ARIZONA	DATA BASE T060528 D060528				
PREPARED BY DATE	TITLE		F.C.F.:		527
PMDQ B 83JAN20	INSTALLATION IN	STRUCTION	OP.LST:	N/A	
APPROVED BY	WDAMP EPROM FW	KIT(S)			
E. GOTTFRIED 83JAN20					

REVISION RECORD

REV.	AUTHORITY	DATE	SIGNATURE	SHEETS AFFECTED
A	LEVEL 1 ISSUE		SEE APERTURE CARD	RSS, 1 THRU 3F
В	PHAOXS459	84FEB28	E. SERSANSIE	1 THRU 3F

HOTTEYWELL INFORMATION SYSTEMS INSTALLATION INSTRUCTION 58060528 2 B

I. SCOPE:

THIS INSTRUCTION PROVIDES THE INFORMATION NECESSARY IN THE INSTALLATION OF EPROMS ON THE WDAMP BOARD.

II. INSTALLATION PROCEDURE

- 1. FUNCTIONAL PWA WDAMP-1
 - 1.1. REFER TO THE FUNCTIONAL PWA ASSEMBLY 58060527 PL FOR THE ITEM NUMBERS REFERENCED IN THE FOLLOWING INSTRUCTIONS UNLESS OTHERWISE SPECIFIED.
 - 1.2. REFER TO FIGURE 1 FOR APPROXIMATE LOCATION AND IDENTITY OF ITEMS REFERRED TO IN INSTRUCTION STEPS THAT FOLLOW.
 - 1.3. PLUG-IN THE PROGRAMMED EPROMS ON THE WDAMP-1 BOARD IN SOCKET LOCATIONS LISTED IN COMPONENT INSTALLATION LIST, 58060530, CALLED FOR ON ACCUMULATION KIT 58060529. USE CARE IN HANDLING AND INSTALLING THE EPROMS BY AVOIDING ANY STATIC CHARGE BUILD-UP ON THE BODY OF THE HANDLER OR PERSON.
 - 1.4. INSTALL THE FUNCTIONAL BOARD ASM LABEL ITEM 4 ON BOARD. | INSTALL THE LABEL ON THE BOARD STIFFENER SUCH THAT THE | LABEL IS VERTICAL . REFER TO FIGURE 1 FOR GENERAL | LOCATION OF THE FUNCTIONAL LABEL.
 - 1.5. INSTALL THE APPROPRIATE TAB NUMBER AND REVISION LABELS TO THE FUNCTIONAL BOARD IDENTIFICATION NUMBER USING ITEMS 2 AND 3 PROVIDED IN THE FIRMWARE ACCUMULATION KIT, 58060529. (EXAMPLE: "001 A" AS INITIALLY ISSUED). SEE FUNCTIONAL BOARD ASSEMBLY RSS FOR TAB NUMBER AND REVISION LETTER.
- III. REMOVAL PROCEDURE FOR BASIC OR OPTION PLUGGABLE EPROM KIT(S):
 - 1. FOLLOW THE REVERSE PROCEDURE AND PRECAUTIONS OF THE INSTALLATION.

IV. PARTS DISPOSITION:

1. RETURN THE PARTS REMOVED IN THE STEP III ABOVE TO "LCPD" MANUFACTURING.

ADDRESS::

HONEYWELL INFORMATION SYSTEMS P.O. BOX 8000 PHOENIX, ARIZONA 85066

C/O MGR LCPD WAREHOUSE MAIL DROP J-2

			ell		NC T					DWG. N		SHEET	REV
HONEYN	FELL INF	ORMAT 10	SYSTEM	s *	BSIAL	LATIC	N INS	TRUC	TION	580605	28	3 F	В
	DIP	PIN 1	LOCATI	ON -		707			_	1.5	,	4	1.4
ŗ- <u>-</u>		,					[1			1	
				-			[da		2809085	- AMAGM	7	
A	ВС	D E	F G	H J	K	L W	N P	Q	R S	T U	V W.	x	
													0
(a)	اما	10 P. S. C.											
0.0 A	260	380										1	0
			1										
												2	0
22A	22C		•				.						ŀ
												3 (9
												4 (0
													k
					•							5 ()
												60)
												7 0	
												80	
												9.0	į
			7									99	į

FIGURE 1

																					5	80	7	5	39	12	
REV		LUTHO	ORITY			DATE		SIGNA	TURE	L	AP OOZ	N	0				1					,					_
					YR	MO	DAY	IND		201	305	003	004	_		4-			-		-					466	-
A	LVL	3	153	UE	82	CT	26	9.11.60	10-6-82	A													1	10	5	A	L
B	PHAO	XS	23	19	83	SEF	01	6. mil	les	B	В												1-	101	١.	B	
C	PHA	OX	53	96	84	02	02	4. M. Bos S. Mil & Dren & Dren	Th		C	C											/-	9 A	11	C	
D	PHA	es x	54	69	84	05	11	& Dren	th	27.0	E	D	D										/-	9 A	-	D	
								7 7 70		70	ET	03/3															
										70880	06	77			1	1											
					-					1	89	50			+	+					+						\vdash
										\vdash	0	08			+	+-	+		\dashv	-	+						H
		<u> </u>			-		 			╁					+		+			+	+	-					-
						<u> </u>				╂					-	+			-+	+							H
										↓					_	-					-	 					L
							-			 					\perp		1				-						L
										<u> </u>									\perp		_						L
		,																									L
																											Γ
							<u> </u>			1					OF REV							<u> </u>					
			Ha.	201	\/B.A	صا			MADE I	78	Kay	N NL	ke	82 X	wt	.07	7 11	TLE	7 7	-/	$\overline{\nu}$	VΓ	7/	\sqrt{V}	11	0	
		•	IUI	He,	y	/ell			APPRO	VED		W	re	10	-3-8	2											
roc H0	NEYWI	S INC.	REVISIO GROUP CORRES	IS SH	OWN	BY	LAST	ENTRY	IN T	ET OR HE		z e A	REVI 5 E	sion 9 307	15 8	5 FOR 9:	2 5	HEET		REV							
E 300	A-3 (1-79))							DIST.			37)														

e (<u>क्</u>रिक्ष् क्रिकेट हर्म

•; •

		•
	•	
•		
	·	

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U 4.

58075892

COMP INSTL LIST - WDAMP

TAB-004

STANDARD LOCATION CODE PATTERN X-POS & Y-POS PER 58046507-002 UNLESS OTHERWISE SHOWN, ROTATION IS NORTH

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
	D1:54	100017500047			
00A	RNFA	43B216592P47			
OOAE	P9	43A114748P9			
00B	1A2097	58002097-001			1
000	1A2097	58002097-001			
OOCE	P1043	43C212092P1043			
OOD	1Q-485	58002485-001			
00E	1Q-485	58002485-001			
OOEE	P1043	43C212092P1043			
OOF	183722	58002722-001			
00G	1B3722	58002722-001			
OOGE	P9	43A114748P9			
ООН	183722	58002722-001			
00J	1H36O2	58002602-001			
OOJE	P1043	43C212092P1043			
OOK	1H3602	58002602-001			
OOKE	P1043	43C212092P1043			
OOL	1B3600	58002600-001			
OOLE	P1043	43C212O92P1043			
OOM	4G4408	43C216408P1			
OOME	P1243	43C212092P1243			
OON	12-730	58002730-001			
OONE	P9	43A114748P9			
OOP	123694	58002694-001			
OOGE	P1043	43C212092P1043			
OOR	10-670	58002670-001			
008	10-670	58002670-001			
OOSE	P1043	43C212092P1043			
OOT	10-670	58002670-001			
000	10-670	58002670-001			
OOUE	P9	43A114748P9			
00V	1Ú-670	58002670-001			
OOVE	RSOH	58020479-008			

58075892 2

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U A.

COMP INSTL LIST - WDAMP

TAB-004					
LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
OOM	10-670	58002670-001			
OOWE	P1043	43C212092P1043			
оох	10-670	58002670-001			
09A	2R3689	x			
09A	SK24	58020384-006			
09BD	P9	43A114748P9			
090	2R3689	x			
090	SK24	58020384-006			
0900	P1043	43C212092P1043			•
09E	2R3689	x			
09E	SK24	58020384-006			
09FD	P1043	43C212092P1043			
096	2V-574	58002574-001			
09HD	P9	43A114748P9			
09J	RN3C	43B216592P12			
09JE	P1043	43C212092P1043			
09K	1B-696	58002696-001			
09KE	P1043	43C212092P1043			
09L	2V-576	58002576-001			
09MD	P1043	43C212092P1043			
09N	2V3776	58002776-001			
09PD	P1043	43C212092P1043			
090E	P1043	43C212092P1043			
09R	1N3481	58002481-001			
	1N3481	58002481-001			
09SE	P1043	43C212092P1043			
090	1B-473	58002473-001			
09UE	P9	43A114748P9			
09V	1B-476	58002476-001			
09W	1B-017	58002017-001			
09WE	P1043	43C212092P1043			
09X	1B-696	58002696-001			
16VE	RSOH	58020479-008			
18SE	P9	43A114748P9			
18T	1B-015	58002015-001			
180	1B-477	58002477-001			
1 BUE	P1043	43C212092P1043			
1 8V	1B-053	58002053-001			

84-04-03 REV. D

58075892

EDA

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U 4.

58075892

COMP INSTL LIST - WDAMP

TAB-004 LOC TYPE IDENT -----Y-POS ROTATION 18W 1N3481 58002481-001 18WE P1043 43C212092P1043 1N3481 58002481-001 2R3689 22A 22A 22C 22C 22E SK24 58020384-006 2R3689 SK24 58020384-006 43C216461P1 183461 22F 22G 22H 22J 1E-723 58002723-001 103488 58002488-001 58002488-001 58002691-001 103488 183691 24BD 43A114748P9 24DD 24EE P1043 43C212092P1043 43C212092P1043 43A114748P9 P1043 24GE P9 24HE P1043 43C212092P1043 24K 24K SK40 58020384-008 58002688-001 2V-688 24LD P1043 43C212092P1043 24RE RSOH 58020479-008 27M 1B-476 58002476-001 27N XLOY 43C216118P59 27P 1B-474 58002474-001 27PE P9 43A114748P9 **270** 1U-482 58002482-001 270E P9 43A114748P9 27R 18-053 58002053-001 275 1B-495 58002495-001 27SE P1043 43C212092P1043 27T 18-495 58002495-001 27U 18-495 58002495-001 43A114748P9 27UE P9 27WE P9 43A114748P9 32GE 43A114748P9 P1043 43C212092P1043 330 103492 58002492-001 33H 103492 58002492-001

EDA

84-04-03 REV. D

58075892

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U 4.

58075892

COMP INSTL LIST - WDAMP

TAB-004

Loc	TYPE	IDENT	X-Pos	V - D#0	
			X 103	Y-POS	ROTATION
34E					
34F	1E-643	58002643-001			
35P	1E-643	58002643-001			
36A	12-690	58002690-001			
36B	1C-648	58002648-001			
36BE	183468 P9	58002468-001			
36C	1B-473	43A114748P9			
36CE	RSOH	58002473-001			
36D	183722	58020479-008			
36DE	P1043	58002722-001			
36EE	P1043	43021209271043			
36LE	P1043	43C212092P1043			
36M	10-482	43C212092P1043			
36N	1B-473	58002482-001			
36NE	PG	58002473-001			
360	1E-011	43A114748P9			
36QE	P1043	58002011-001			
36R	10-066	430212092P1043			
368	1B-015	58002066-001 58002015-001			
36SE	P1043	43631300301			
36T	1E-643	43C212092P1043 58002643-001			
36U	103491	58002491-001			
36UE	P9	43A114748P9			
36V	1D3491	58002491-001			
36M	103491	58002491-001			
36AE	P1043	43C212092P1043			
36X	1D3491	58002491-001			
436	103692	58002692-001			
43H	103692	58002692-001			
43J	103692	58002692-001			
45AE	P9	43A114748P9			
45B	1B-475	58002475-001			
45C	18-476	58002476-001			
45CE	P1043	43C212092P1043			
45D	1B-472	58002472-001			
45E	1C-648	58002648-001			
45EE	P1043	43621209271043			
45F	1B-726	58002726-001			

EDA

84-04-03 REV. D

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U A.

58075892

COMP INSTL LIST - WDAMP

TAB-004 TYPE Y-POS LOC IDENT X-POS ROTATION ------45GE 43A114748P9 45HE 43A114748P9 45JE 43C212092P1043 P1043 45K 1E-723 58002723-001 43C212092P1043 45LE P1043 45M 45N 10-483 58002483-001 58002482-001 1U-482 45NE 43A114748P9 45P 1U-487 58002487-001 450 450E 10-616 58002616-001 P1043 43C212092P1043 45R 10-066 58002066-001 45SE P1043 43C212092P1043 45UE 58002491-001 43A114748P9 1D3491 P9 45V 1D3491 58002491-001 45W 1D3491 58002491-001 45WE P1043 43C212092P1043 58002491-001 45X 103491 52T 54AE 54B 54C 58002643-001 1E-643 43A114748P9 P9 1E-723 58002723-001 58002477-001 1B-477 54CE 43C212092P1043 P1043 54D 54E 54E 54F 54G 54G 54H 54J 54J 1B-696 58002696-001 1B-495 58002495-001 43C212092P1043 P1043 1B-473 58002473-001 1B-652 58002652-001 43A114748P9 Þ٩ 10-483 58002483-001 183691 58002691-001 43C212092P1043 P1043 54K 54L 54LE 43B216592P12 RN3C 1B3600 58002600-001 P1043 43C212092P1043 54M 10-483 58002483-001

84-04-03 REV. D EDA

58002473-001

1B-473

58075892

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U A.

58075892

COMP INSTL LIST - WDAMP

TAB-004					
LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
					•
54NE	P9	43A114748P9			
54P	1Q3488	58002488-C01			
540	1B3600	58002600-001			
54QE	P1043	43C212092P1043			
54R	1N3450	43C216450P1			
548	1B-476	58002476-001			
54SE	P1043	43C212092P1043			
54U	1D-489	58002489-001			
54UE	P9	43A114748P9			
54V	1D-489	58002489-001			
54W	1D-489	58002489-001			
54WE	P1043	43C212092P1043			
54X	1D-489	58002489-001			
56VE	RSOH	58020479-008			
63G	1B3468	58002468-001			
63H	1B3468	58002468-001			
63K	4G4408	43C216408P1			
63L	18-474	58002474-001			
63M	1B-094	58002094-001			
63Q	1B3600	58002600-001			
638	103492	58002492-001			
63T	1D3492	58002492-001			
63U	1B-472	58002472-001			
63V	1B-652	58002652-001			
63W	18-652	58002652-001			
63X	1N3450	43C216450P1			
64GE	P9	43A114748P9			
64JE	P1043	43C212092P1043			
64LE	P1043	43C212092P1043			
64NE	P9	43A114748P9			
64QE	P1043	43C212092P1043			
64SE	P1043	43C212092P1043			
64UE	P9	43A114748P9			
64WE	P1043	43C212092P1043			
68A	182768	98002768-001			
68B	182768	98002768-001			
68C	182768	98002768-001			

58075892 84-04-03 REV. D

182768

68D

98002768-001

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U A.

58075892

COMP INSTL LIST - WDAMP

TAB-004

LÓC	TYPE	IDENT	X-Pos	Y-Pos	ROTATION
					NOTATION.
68E	152768	00000000			
68F	152768	98002768-001			
72AE	P1043	98002768-001			
72BE	P1043	43021209291043			
720E	P1043	43021209271043			
72DE	P1043	43C212092P1043			
72EE	P1043	43C212092P1043			
72FE	P1043	43C212092P1043			
72G	1B3462	43C212092P1043			•
72GE	103462 P9	43C216462P1			
726E	1B3462	43A114748P9			
72J	1B3462	43C216462P1			
72JE		43C216462P1			
725E	P1043	43C212092P1043			
72L	464408	43C216408P1			
72LE	18-017	58002017-001			
	P1043	43C212092P1043			
72N	183600	58002600-001			
72NE	P9	43A114748P9			
72P	10-616	58002616-001			-
720	1B3600	58002600-001			
720E	P1043	43C212092P1043			
72R	1R3440	43C216440P1			
72RE	RSOH	58020479-008			
725	1B-017	58002017-001			
72SE	P1043	430212092P1043			
72T	1B-474	58002474-001			
72U	18-474	56002474-001			
72UE	Pģ	43A114746P9			
72V	18-015	56002015-001			•
72VE	RSOH	58020479-008			
72W	1B3600	58002600-001			
72WE	P1043	43C212092P1043			
72X	183600	56002600-001			
72YD	P16	43A114748P16			
79A	152768	98002768-001			
79B	152768	98002768-001			
79C	152768	98002768-001			
79D	182768	98002768-001			

EDA

84-04-03 REV. D

58075892

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U A.

COMP INSTL LIST - WDAMP

TAB	-00	4
-----	-----	---

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
79E	160760	600000000000000000000000000000000000000			
79F	152768 152768	98002768-001			
BOAE	P1043	98002768-001			
80BE	P1043	43C212U92P1043			
BOCE	P1043	43C212092P1043			
SODE	P1043	430212092P1043			
SOEE	P1043	43C212092P1043			
80FE	P1043	430212092P1043			
SOGE	P9	430212092P1043 434114748P9			
BOJE	P1043	43C212092P1043			
BOLE	P1043	430212092P1043			
BONE	P9	43A114748P9			
800E	P1043	43C212092P1043			
BORE	RSOH	58020479-008			
80SE	P1043	43021209271043			
BOUE	Pg	43811474889			
BOWE	P1043	430212092P1043			
816	183462	430216462P1			
81H	1B3462	430216462P1			
81J	183462	430216462P1			
81K	464408	43021640871			
81L	1B-054	58002054-001			
8 1 M	10-057	58002057-001			
8 I N	1E-779	58002779-001			
81F	18-713	58002713-001			
81Q	18-714	56002714-001			
81R	464408	43C216408P1			
818	1B-475	56002475-001			
817	183600	58002600-001			
8 I U	183600	58002600-001			
8 TV	183600	58002600-001			
8 TW	1B3600	58002600-001			
81X	183600	56002600-001			
88AE	P1043	430212092P1043			
888E	P1043	43C212092P1043			
BBCE	P1043	43C212092P1043			
BBDE	P1043	43C212092P1043			
SSEE	P1043	43C212092F1043			

EDA

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U A.

58075892 FINAL

COMP INSTL LIST - WDAMP

TAB-0	004				
LOC	TYPE	1 DENT	X-POS	Y-POS	Destation
					ROTATION
88FE	P1043	43C212092P1043			
88GE	P9	43A114748P9			
88HE	P1243	43C212092P1243			
88JE	P1043	43C212092P1043			
88LE	P1043	43C212092P1043			
88NE	P9	43A114748P9			
88QE	P1043	43C212092P1043			
88SE	P1043	43C212092P1043			
BBUE	P9	43A114748P9			
88WE	P1043	43021209271043			
90A	182768	98002768-001			
90B	182768	98002768-001			
90¢	152768	98002768-001			
90D	152768	98002768-001			
90E	152768	98002768-001			
90F	152768	98002768-001			
900	1B3462	430216462P1			
90H	1B3462	43C216462P1			
90J	1B3462	43C216462P1			
90K	RN4D	43B216592P17			
90L	464408	43C216408P1			
90M	4G4408	43C216408P1			
90N	1B3600	58002600-001			
90P	1B3600	58002600-001			
90Q	103488	58002489-001			
90R	103488	58002488-001			
908	1G3488	58002488-001			
907	1Q3488	58002488-001			
900	103488	58002488-001			
90V	103488	58002488-001			
90W	103488	58002488-001			
90X	1Q3488	58002488-001			
92YD	P16	43A114748P16			

EDA

84-04-03 REV. D

58075892 FINAL

ì

Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Control of the Contr																		58	30	60	53	30	
REY	V AUTHORITY	<u> </u>	DATE		SIGNATURE	I	AP 1	NO			· · · · · · · · · · · · · · · · · · ·							DW	16	<u>5H</u>	No	>.	,
		YR	MO	DAY	_	m	002	00'4	604	cus					1_			1	2		<u> </u>		
	LEVEL 1 ISSUE	83	01	26	J.M. Bey 6, 21-83	A												A					
AI	Level 2 ENXS149		ND	1 1	Dunte	AI																	
	PHAOXS459	84	03	23	& Deenth	B	B.											B					
1	PHAOX548	1		1		4	1 .											C					
1.2	PHAUX558	184	10	12	& Hicker	6.	D	D										D					
E	PHATXS 650	85	APR	25	ASIN TRU	00	10	1	E									E	E				
F	PHAQNJO63	86	MAY	21	D. William	8	"	76	F	F								F	F				
							70 \$	3705	K														
							80	ES	K w														
								-					1										
									8		· i				1								
												7		1	1	1	1			1			
		1											1		1					1			
					**************************************								_		1		<u> </u>						
		1													1	1							
											1	1	1	1	1	<u> </u>							
			1											ATUS		HEET	.	1	<u> </u>				
40366	Home	.			MADE B						82	Sep	8										
44-14	Hone	; y w	YCII		APPROV	ED (<u> </u>	٢) (١	ck.	()	1-	19-9	33	F٧	N						/W	P-	1
zi	ONEYWELL INFORM			TEMS	I GROOF	IS SH	OWN	I BY I	LAST	ENTE	YIN	1HE	O R	SIZE	ł		N ST				SHEE		R E
10		ARIZ	ONA		CORRESI			NUM	DEKE	<i>v</i> ((TOM	·		A	12	5 0	60	ンこ			1/1		
CE 30	0 A-3 (1-79)				DIST.	3	7				•						•						

. •

to the second

Hanavavall	SPEC. NO.	SHEET	rt£∵
Honeywell	58060530	1/2	E
HONEYWELL INFORMATION SYSTEMS INC.		-/2	,

COMPONENT INSTALLATION FOR WDAMP-1

TAB-001

LOCATION	TYPE	IDENT
09C	2R3689	58002689-001*
09E	2R3689	58002689-001*
09A	2R3689	58002689-001*
22A	2R3689	58002689-001*
220	2R3689	58002689-001*

^{*} All Tab-001 devices will be reidentified with programmed tab numbers prior to first customer shipment.

TAB-002

LOCATION	TYPE	IDENT
0 9 A	2R3689	58002689-066
090	2R3689	58002689-067
0 9 E	2R3689	58002689-068
22A	2R3689	58002689-069
220	2R3689	580026 89- 070

TAB-003

CE 350 L (12 /8)

LOCATION_	TYPE	IDENT
09A	2R3689	5 8 002689-16 9
090		-170
0 9 E		-171
2 2 A		-172
220	2R3689	58002689-173


Aoneywell | COMPONE | SPEC.NO | SHEET | REV | HONEYWELL INFORMATION SYSTEMS | INSTL LIST | 58060530 | 2F | F


PROM TAB NUMBER TO BOARD LOCATION REFERENCE.

PROM IDENTIFICATION NUMBER IS 58002689:

	1	TAB NUMBER &STATUS							
	1	OBSO		1		1]	1	
LOCATION	TYPE	1-004	1-005			1	J	1	l
09A	 <u>2R3689</u>	 220	 -220			 		 	
09C	 	 -221	 -266			 	1	1	
09E		 -222	 -267			 	 	i I	
22A	1	 223	 -223			1		<u> </u>	
22C	 2R3689	-224	 -268			1			

			<u></u>					REV C	AUTHORITY PHAOXS624	DATE 84DEC13
н	•	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	
		\$A-REG-000 \$A-REG-001	16.Ø 4.Ø	\$PART-BCLR•Ø3Ø \$PART-BCLR•Ø31	6.Ø 6.Ø	BADRØ2SEC2•100 BADRØ3SEC1•100	28.Ø 28.Ø	CFUL8•100 CMO-LDMODE1•000	35.Ø 9.Ø	
		\$A-REG•110 \$ANY-CLR•100	24.Ø 5.Ø	\$PART-BCLR+032 \$PART-BCLR+033 \$PART-BCLR+120	6.Ø 6.Ø	BAGRØ4 • 100 BADRØ5 • 100	28.Ø 28.Ø	CMD-LDMODE2+000 CMD-WR-DCS+040	9.0 17.0	
		\$8-REG•000 \$8-REG•110 \$8-REG•111	31.0 27.0 4.0	SPARTIAL-CLR-010 SPARTIAL-CLR-011	7.0 5.0 5.0	BADRØG • 100 BADRØ7 • 100 BADRØB • 100	28.0 28.0 28.0	CMD-WR-DCS+120 CMD-WR-DCS+130 CMD-WRITE+030	7.0 7.0 35.0	
		\$BR • 000 \$CLR-RDSEC • 100	35.Ø 22.Ø	\$PARTIAL-CLR+1/12 \$RCARØ+ØØØ	5.0 21.0	BADRØ9•1ØØ BADR1Ø•1ØØ	28.Ø 28.Ø	CMD-WRITE+120 CMD-WRITE+140	35. 0 35.0	
F		ŠČLR-WTSEC•100 SCLRRBA•141 SCR•000	20.0 22.0 35.0	\$RCAR1-000 \$RCAR1-001 \$RCAR1-110	21.Ø 4.Ø	BADR 11 • 100 BADR 12 • 100 BREG-00 • 110	28.Ø 28.Ø	CMDDAUCLR • ØØØ CMD IFØCLR • ØØØ	9.Ø 9.Ø	
		\$DAU+010 \$DAU+011	11.0 11.0	\$RCAR2+000 \$RCAR22+000	22.Ø 22.Ø 22.Ø	BREG-01-110 BREG-02-110	33.0 33.0 33.0	CMDLDAREG • 000 CMDLDAREG • 110 CMDLDBFRFUL • 000	17.0 9.0	
		\$DAU-012 \$DAU-014	11.Ø 11.Ø	\$RCAR3•000 \$RD•020	22.0 4.0	BREG-Ø3+11Ø BREG-Ø4+11Ø	33.Ø 33.Ø	CMDLDBYT-LW•000 CMDLDBYT-LW•110	9.0 13.0	
		\$DAU•016 \$DAU•017 \$DAU•019	10.0 11.0 12.0	\$RD•13Ø \$RDØ-UL-CK•ØØØ \$RD1-UL-CK•ØØØ	47.0 37.0 37.0	BREG-Ø5•11Ø BREG-Ø6•11Ø BREG-Ø7•11Ø	33.0 34.0 34.0	CMDLDBYT-UP•ØØØ CMDLDBYT-UP•11Ø CMDLDRALH•ØØØ	9.0 14.0	
F		\$DAU•Ø24 \$DAU•Ø34	12.Ø 12.Ø	\$READ-FIFOØ•1ØØ \$READ-FIFO1•1ØØ	37.Ø 37.Ø	BREG-P•110 BUF-FULL•110	34.Ø 36.Ø	CMDLDRAUP∙000 CMDLDWALW•000	9.0 9.0	
		\$DAU-035 \$DAU-100	10.0 11.0	\$RSTBFRFUL •000 \$RSTRO •000	35.Ø 5.Ø	BUFF-ST8+130 BYT-CNT-ONES+010	16.Ø 13.Ø	CMDLDWAUP • ØØØ CMDLDXFRREG • ØØØ	9.0 9.0	
		\$DAU•101 \$DAU•134 \$DAU•135	11.0 12.0 12.0	\$RSTWR•000 \$50•000 \$50•110	5.0 39.0 39.0	BYT-CNT-ONES•100 C-RADR-SEC16•100 C-RADR00SEC8•100	13.0 31.0 22.0	CMDPARCLR • 000 CMDROBREG • 000 CMDROBREG • 110	9.Ø 9.Ø 32.Ø	
\dashv		\$DAU+136 \$DAU-TOT-8CL+Ø3Ø	12. 0 6. 0	\$\$NAP-\$HOT+000 \$WCAR0+000	37.0 19.0	C-RADRØ15EC4+100 C-RADRØ25EC2+100 C-RADRØ35EC1+100	22.0 22.0	CMDRSTDENA+000 CMDRSTDENA+110	9.0 41.0	
		\$DAU-TOT-BCL • Ø31 \$DAU-TOT-BCL • Ø32	6.Ø 7.Ø	\$HCAR1-000 \$HCAR1-001	19.0 4.0	C-RADRØ4+100	22. Ø 21. Ø	CMDRSTDENB•ØØØ CMDRSTDENB•11Ø	9.Ø 41.0	
n=		\$DAU-TOT-BCL•12Ø \$DAU-TOT-CLR•01Ø \$DAU-TOT-CLR•011	7.10 6.0 6.0	\$WCAR1•11Ø \$WCAR2•000 \$WCAR2•001	20.0 20.0 4.0	C-RADRØ5•100 C-RADRØ6•100 C-RADRØ7•100	21.0 21.0	CMDSETDEN-000 CMDSETDEN-110 CMDSTPCLK-000	9.0 41.0 9.0	
١		\$DAU-TOT-CLR•Ø12 \$DAU-TOT-CLR•Ø13	6. Ø 6. Ø	\$WCAR22•000 \$WCAR3•000	21.Ø 20.Ø	C-RADRØ8•1ØØ C-RADRØ9•1ØØ	21.Ø 21.Ø	CMFW+ 100 CMPWRT+000	20.0 14.0	
İ		\$DAU-TOT-CLR•100 \$DECBFRFUL•000 \$FRE-RUN•010	5.0 36.0 10.0	\$WE • 000 \$WR • 020 \$WR • 130	18.Ø 4.Ø	C-RADR100100 C-RADR110100 C-RADR120100	21.Ø 21.Ø	CNT-SHRT-BLK+ØØ(CNTØ+ØØØ	38.Ø 36.Ø	
		SFRE-RUN•030 SFRE-RUN•031	11.0 11.0	\$WRT-FIFO0+020 \$WRT-FIFO0+110	14.Ø 14.Ø	C-WADR-SEC 16 • 100 C-WADR00SEC8 • 100	21.0 31.0 20.0	CORMODE • 000 CR4XX-2935EC • 001 CR500-2925EC • 001	18.0 9 27.0 1 27.0	
		\$FRE-RUN•Ø36 \$FRE-RUN•Ø37	11.0 11.0	\$WRT-FIF01-020 \$WRT-FIF01-110	14.0 14.0	C-WADRØ1SEC4•1ØØ	20.0 20.0	CRD-DEVICE•100 CSEL-DREG•010	17.0 14.0	
C		\$FRE-RUN•041 \$FRE-RUN•051 \$FRE-RUN•100	11.0 12.0 10.0	A-BREG-FUL•000 ACK-COR•000 ACK-COR•110	33.0 18.0 17.0	C-WADRØ2SEC2+100 C-WADRØ3SEC1+100 C-WADRØ4+100 C-WADRØ5+100	20.0 20.0 19.0	CSEL-DREG•1ØØ CSTOP•1ØØ CHB-SECADR•Ø1Ø	14.0 10.0 23.0	
		SFRE-RUN• 120 SFRE-RUN• 130	11.Ø 11.Ø	ACT-WT-REGTRM•000 ACT-WT-REGTRM•110	17.0 17.0	C-WADRØ6+100 C-WADRØ7+100 C-WADRØ8+100	19.Ø 19.Ø	CWB-SECADR+011 CWB-SECADR+100	4.0 23.0	
		\$FRE-RUN+151 \$10-TOTCLRØ+100	11.0 5.0	ALLOW-DB-ERR+100 ANYCLR+100	10.0 4.0	C-WADRØ9•100	19.0 19.0	D-400CIR+000 D-400CIR+110	18.Ø 17.Ø	
İ		ŠĪDI-TOT-CLR•Ø1Ø SIDI-TOT-CLR•Ø11 SINCBFRFUL•ØØØ	6.Ø 6.Ø 35.Ø	APRTYERR • 100 8-BUF-SW-D0 • 100 8-BUF-SW-D1 • 100	19.0 15.0 15.0	C-WADR1Ø•1ØØ C-WADR11•1ØØ C-WADR12•1ØØ	19.0 19.0	D-ANY-ERR•1ØØ D-ANY-HARD-ERR•0 D-ANY-HARD-ERR•	48.0 110 48.0 00 49.0	
		\$ INCRSA • 000 \$ INCHSA • 000	27.Ø 24.Ø	B-BUF-SW-D2•100 B-BUF-SW-D3•100	16.0 16.0	C288SECTOR • 000 C4294-5293S • 000	19.0 23.0 23.0	D-AORB-PER•ØØØ D-AREG•1ØØ	49.Ø 18.Ø	
В		\$LD-WSEC16•000 \$LD-XFERCNT•000 \$LDBFRFUL•000	3Ø.Ø 35.Ø 35.Ø	B-BUF-SW-D4+100 B-BUF-SW-D5+100 B-BUF-SW-D6+100	16.0 16.0	C4XX-294SECTÖR•ØØØ C5ØØ-293SECTOR•ØØØ C5Ø1EDAC•ØØØ	23.Ø 23.Ø	D-COUNT • 100 D-ED-P-ERR • 010	14.Ø 49.Ø	
		\$LDBFRFUL	8.Ø 8.Ø	8-8UF-SH-07•100 8-8UF-SH-0P•100	15.0 15.0 15.0	CARRY1 • 100 CARRY2 • 100	24.0 13.0 13.0	D-ED-P-ERR•100	49.0	
_		\$LDRALW-000 \$LDRAUP-000	22.Ø 22.Ø	B-PRTYER•100 B-REG-READY•000	34.Ø 46.Ø	CCORR-MPHT • 100 CFUL 1 • 100	18.0 35.0	OISTRIBUTION C 1	26-26	
		ŠLDRSĒC•ЙЙЙ \$LDHALH•ЙЙЙ \$LDHAUP•ЙЙЙ	22.0 20.0 20.0	B-REG-READY•11Ø BADR-SEC16•10Ø BADRØØSEC8•10Ø	46.Ø 28.Ø	CFUL 16 • 100 CFUL 2 • 100 CFUL 3 2 • 100	34.Ø 35.Ø		HONEYWE	
A		\$LDWSEC+000	20.0 20.0	BADRØISEC4 • 100	28.Ø 28.Ø	CFUL32•100 CFUL4•100	34.0 35.0		LOC CEO PIGENIX. ARIZONA TITLE LOGIC DIAGRAN	
									LOGIC -	NCE
							ASM EQGO	NIODAU/HSB/ 8870-X04 DFTG 840EC	13 B 58088874	SH REV





... -

						•	REV	AUTHORITY PHAOXS624	DATE 84DEC13
н	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	,
	FBREG-PER•000 FBREG-PER•100	34. <i>8</i> 34.8	FSNAPSEC 16 • 100 FSNAPSEC 2 • 100	37.Ø 37.Ø	GND-81N-08 GND-81P-08	33.Ø 7.Ø	R-AREG-6•100 R-AREG-7•100	19.0 19.0	
_	FCMD-HRITE•100 FCMD-WRITE•110 FCOR-ACK•000	12.Ø 12.Ø 17.Ø	FSNAPSEC4+100 FSNAPSEC8+010 FSNAPSEC6+100	37.0 36.0 37.0	GND-81Q-08 GND-81R-08 GND-81U-08	7.0 7.0 28.0	R-ARĒĞ-P•100 R-BITؕ100 R-BIT1•100	19.Ø 28.Ø 29.Ø	_
	FCOR-ACK•100 FCOR-PAD-INH•000 FCREG-ACK•110	17.Ø 18.Ø 18.Ø	FSTEP-000 FSTEP-100 FSTOP-000	12.0 12.0 12.0	GND-81Y-Ø8 GND-81H-Ø8 GND-81X-Ø8	28.Ø 28.Ø 28.Ø	R-BIT2•100 R-BIT3•100 R-BIT4•100	29.Ø 29.Ø 23.Ø	
F	FCREG-FULL•110 FDBUS-PRTER•000	18.0 9.0	FSTOP+110 FWR+100	12.0	GND-90P-10 GND-90Q-10	30.0 30.0	R-BIT5+100 R-BIT6+100	30.0 30.0	F
	FDBUS-PRTER•100 FDEN-00•100 FDEN-01•100	9.0 42.0 42.0	FWRCMD+100 FWRT-KRL1+000 FWRT-KRL1+100	20.0 5.0 5.0	GND-9ØR-1Ø GND-9ØS-1Ø GND-9ØT-1Ø	30.0 30.0 29.0	R-BIT7•100 R-BITP•100 R287•100	30.0 30.0 38.0	
	FDEN-02•100 FDEN-03•100 FDEN-04•100	42.0 42.0 43.0	FWRT-KRL1+110 FWRT-KRL2+000 FWRT-KRL2+100	5.Ø 5.Ø 5.Ø	GND-9ØU-1Ø GND-9ØV-1Ø GND-9ØH-1Ø	29.Ø 29.Ø 29.Ø	R32ØBFREQ•ØØØ R32ØBFREQ•ØØØ R32ØBFREQ•ØØØ R4293-5292•1ØØ	9.Ø 25.Ø	<u></u>
	FDEN-05•100 FDEN-06•100	43.Ø 43.Ø	FWRT-REG-ACK•010 FWRT-REG-ACK•100	17.0 17.0	GND-9ØX-1Ø INH-ACK+1ØØ	28.Ø 18.Ø	R4293-5292+100 R512BFREQ+000	26.Ø 27.Ø 9.Ø	
_	FOEN-Ø7•1ØØ FDEN-Ø8•1ØØ FDEN-Ø9•1ØØ	43.0 43.0 43.0	FWT-SECTOR•100 FXFRؕ000 FXFRؕ001	24.Ø 34.Ø 4.Ø	INH-COUNT 900 IPC-RESET • 100 IPC-RESET • 110	36.Ø 6.Ø 7.Ø	R512BFREQ•000 R512BFREQ•000 R512BFREQ•000 R64BFREQ•000	26.0 25.0 9.0	
	FOEN-10-100 FOEN-11-100 FOEN-12-100	43.0 43.0 44.0	GEN-RFSET•ØØØ GND-ØØM-Ø8 GND-ØØN-Ø8	4.0 45.0 45.0	LAST-DATA+110 LD-BYT-CNT-LW+000 LD-BYT-CNT-UP+000	38.Ø 13.Ø	RABS-READ•010 RABS-READ•011 RABS-READ•100	14.Ø 10.Ø	
	FOEN-13•100 FOEN-14•100	44.Ø 44.Ø	GND-Ø9F-Ø8 GND-Ø9S-Ø8	40.0 34.0	LD-DENA•000 LD-DENB•000	14.0 41.0 41.0	RABS-READ-WRP+100 RABS-WRT+100	9.0 10.0 10.0	
	FDEN-15•100 FINCRSECADR•000 FINCRSECADR•100	44.0 26.0 26.0	ĞND-18K-Ø8 GND-18N-Ø8 GND-18N-Ø8	45.0 19.0 9.0	LD-MODE 1 • 100 LD-MODE 2 • 100 LD-ZEROES • 100	7.0 8.0 20.0	RABS-WRT-WRP•010 RABS-WRT-WRP•100 RABS-WRT-WRP-ED•0	8.Ø 1Ø.Ø 11 8.Ø	
	FINCHSECADR•000 FINCHSECADR•100	24.Ø 24.Ø	GND-18W-08 GND-27E-08	39.0 48.0	LDBFRFUL • 100 LDLH • 100	36.0 22.0	RABS-WRT-WRP-ED•1 RABSOLUTE•000	00 8.0 9.0	
♂	FINT-BREG-ACK•100 FIPC-RESET•000 FIPC-RESET•010	38.Ø 5.Ø 31.Ø	GND-27H-Ø8 GND-27J-Ø8 GND-27K-Ø8	15.0 16.0 16.0	LDRALH•1ØØ LDHALH•1ØØ LDHAUP•1ØØ	22.0 20.0 20.0	RADRCMPSTP • 100 RAR-NT-ABS • 010 RAR-NT-ABS • 100	8.0 13.0 38.0	•
	FIRSA°ØØØ FIRSA°1ØØ FKRL2-BADR°ØØØ	6.Ø 6.Ø 6.Ø	GND-27L-Ø8 GND-27U-Ø8 GND-27W-Ø8	16.Ø 36.Ø 39.Ø	LDHSEC • 100 LDXFRREQ • 100 LOGIC 1 • 100	20.0 36.0 4.0	RBUF-RDOUT-0•100 RBUF-RDOUT-1•100 RBUF-RDOUT-2•100	47.0 47.0 47.0	Ţ.
-	FKRL2-BADR•1ØØ FLAST-EDAC•ØØØ	6.0 37.0	GND-27X-Ø8 GND-36J-Ø8	39.Ø 15.Ø	LOGIC1•101 LST-DTA•000	21.0 37.0	RBUF-RDOUT-3•100 RBUF-RDOUT-4•100	47.Ø 47.Ø	7,00007
	FLD-ZEROES∙000 FLD-ZEROES•100 FR-DAU-CLR•000	6.0 6.0 5.0	GND-36K-Ø8 GND-36M-Ø8 GND-36R-ØØ	15.0 15.0 41.0	MODE-RAR•11Ø MODE-RAR•12Ø MODE1-DEC1•1ØØ	31.0 31.0 8.0	RBUF-RDOUT-5•100 RBUF-RDOUT-6•100 RBUF-RDOUT-7•100	47.0 47.0 47.0	מט א
С	FR-DAŬ-CLR•100 FR-IDIØCLR•000 FR-IDIØCLR•100	5.0 5.0 5.0	GND-36T-Ø8 GND-45C-Ø7 GND-45D-Ø8	31.0 47.0 47.0	MODEÍ-DEC2+1ØØ MODE1-DEC4+1ØØ MP-ADR-CMP+Ø1Ø	8.Ø 8.Ø 49.Ø	RBUF-RDOUT-P•000 RBUF-RDOUT-P•100 RC-REG-00•110	47.0 47.0 15.0	Ī
	FR-PAR-CLR•000 FR-PAR-CLR•100	5.Ø 5.Ø	GND-45F-00 GND-45K-08	41.Ø 15.Ø	MP-ADR-CMP+120 MP-LD-WSEC+100	49.Ø 20.Ø	RC-REG-Ø1+110 RC-REG-Ø2+110	15.0 16.0	
_	FRD+100 FRD-KRL1+000 FRO-KRL1+110	5.0 5.0 5.0	ĞND-45M-Ø8 GND-54K-Ø8 GND-54N-Ø8	16.0 15.0 31.0	MPLDAREG•ØØØ MPLDLW•1ØØ MPLSB•1ØØ	17.0 22.0 22.0	RC-REG-Ø3+11Ø RC-REG-Ø4+11Ø RC-REG-Ø5+11Ø	16.0 16.0 16.0	-
	FRÖ-SECTOR•ØØØ FRO-SECTOR•1ØØ FROB-SECADLY•1ØØ	26.0 26.0 26.0 47.0	GND-54P-Ø8 GND-54S-Ø8 GND-63E-Ø8	8.0 9.0	MPRD+12Ø MPWR+12Ø NCT5Ø1-715SEC+1ØØ	4.Ø 4.Ø 37.Ø	RC-REG-Ø6•110 RC-REG-Ø7•110 RC-REG-P•110	16.0 15.0 15.0 15.0	
В	FREGS-PRTYER+000 FREGS-PRTYER+100	47.12	GND-63F-Ø8 GND-63K-Ø8 GND-63K-Ø8	12.0 47.0 34.0	NORMAL-LOAD+100 OSC-HIGH+100	21.0 10.0	RCIR-MODE•1ØØ RCIRCORR•Ø1Ø	31.0 23.0 23.0 8.0	1
	FS-SYNC•000 FSECREQ•010 FSECREQ•030	39.0 17.0 31.0	ĞND-63M-Ø8 GND-63M-Ø8 GND-63N-Ø8	5.0 4.0 19.0	OSC-NORMAL•100 PLUSRD-DEV•100 POMC•100	11.0 23.0 31.0	RCIRCORR • 100 RCIRMODE • 100	23.Ø 8.Ø	
_	FSECREQ•12Ø FSECREQ•13Ø FSHORT-BLK•000	17.Ø	GND-63Q-Ø7 GND-72A-ØØ GND-72L-Ø8	21.0 7.0 31.0	POWER-CONF•11Ø R-AREG-Ø•1ØØ R-AREG-1•1ØØ	31.0 19.0 19.0	DISTRIBUTION C 1 7	9 -2 6	_
	FSNAP-DLY • 100 FSNAP-SHOT • 000	12.0 36.0 37.0 36.0 36.0 37.0	GND-72N-Ø8 GND-72R-Ø8	33.Ø 21.Ø	R-AREG-2•100 R-AREG-3•100	19.Ø 19.Ø	C121	HONEYWEL	
A	FSNAP-SHOT • 100 FSNAPSEC 1 • 100	36. 0 37. 0	GND-72V-Ø8 GND-81M-Ø8	20.0 34.0	R-AREG-4•1ØØ R-AREG-5•1ØØ	19. Ø 19.Ø		LOC CEO PHOENIX, ARIZONA U.	UDACD
							DATA BASE	LOGIC -	E REV
						ASH REF 58Ø8	NÎODÂU/HSB/WD 887Ø-XØ4 DFTG 84DEC13	ASB DSIZE 0MG MO S 1	.2 C


- -

	10	9	1 8	7	6	*	5	4	3	REV	2 AUTHORIT	Y DATE	
										C	PHAOXS624	84DEC1	3
н		SIGNAL NAME	PAGE	SIGNAL NAME	PAGE		SIGNAL NAME	PAC					Н
		RCOR-MODE • 100 RCORMODE • 100 RD-B ITØ • 100	31.0 8.0 33.0	RMPMODE • Ø 1 Ø RMPMODE • 1 Ø Ø RPREP - SB • Ø 1 Ø	33.0 8.0 14.0		STOP-CLK • 121 SWAP-BTHSEC • 100 SYNC-BYTE • 030	48. 21. 18.	. Ø				
		RD-BIT1•100 RD-BIT2•100	33.Ø 33.Ø	RPREP-SB•100 RSB-REG-0•100 RSB-REG-1•100	8.Ø 38.Ø		SYNC-BYTE • 120 SYNC-BYTE • 140 SYNC IPCRST • 100	18. 17.	. 8 . 8				-
		RÖ-BÏT3•100 RD-BIT4•100 RD-BIT5•100	33.Ø 33.Ø	RSB-REG-2•100 RSB-REG-3•100	38. Ø 38. Ø		TD-320+100 TD-320HD+000	6. 9. 9.	. Ø . Ø				
F		RD-BIT6•100 RD-BIT7•100 RD-BITP•100	8.0 33.0 33.0 33.0 33.0 33.0 33.0 33.0	RSB-REG-4+100 RSB-REG-5+100 RSB-REG-6+100	38.0 38.0 38.0 38.0 39.0 39.0		TO-501•100 TO-501•101 TRM-SHRT-8LK•000	18. 17. 38.	.0	•			F
		RD-BITP•101 RD-DEV400•000 RD-PLUS•000	33.0 14.0 26.0	RSB-REG-7•1ØØ RSB-REG-P•1ØØ RSER-STOP•1ØØ	39.Ø 39.Ø 8.Ø		UP•100 UPDENS•100 H286•100	9. 12. 23.	. Ø . Ø				
. —		RD-SECABS•100 RD-WTSEC-INC•000	32.Ø 24.Ø	RSHORT-BLK•1ØØ RSPARE3•1ØØ RST-BFUL•1ØØ	37.0 8.0 31.0		HD4294-5293+100 HDCD-280+000 HDCD-286+000	23. 22.	. Ø . Ø				<u> </u>
		RD4293-5292-000 RDATA-0-110 RDATA-1-110	27.0 15.0 15.0	RST-BFUL • 101 RST-RDSEC • 010	4.Ø 25.Ø 8.Ø		HDCD-286•110 HDCD-288•000	23. 23. 22.	. Ø . Ø				
Ε		RDATA-2•110 RDATA-3•110 RDATA-4•110	16.0 16.0 16.0	RSTOP•100 RUNSTEP•100 RURAP-MODE•000	11.Ø 9.Ø		HDCD-292•000 HDCD-292•110 HDCD-293•000	23. 23. 23.	. Ø . Ø				Ε
		RDATA-5•110 RDATA-6•110 RDATA-7•116	16.0 15.0 15.0	RWRAP-MODE•11Ø RWRTRDSEC•Ø1Ø RWRTRDSEC•1ØØ	10.0 10.0 8.0		HDCD-293-110 HT-SECABS-000 HT-SECABS-110	23. 14. 16.	, Ø				
		RDATA-P•110 ROC-286•110 ROC-292•110	15.Ø	S-SYNC+100 SEC-CNT1+100 SEC-CNT2+010	39.0 39.0 39.0 35.0 35.0 35.0		HT-HTSEC-INC-000 XFR1-000	24. 36.	. Ø				-
		RDC-293•11Ø RDCD-28Ø•ØØØ	27.0 25.0	SEC-CNT2+100	34.Ø 35.Ø								
<u>-</u>		RDCD-286•000 RDCD-288•000 RDCD-292•000 RDCD-293•000	26.0 27.0 25.0 26.0 25.0 26.0	SEC-CNT4-010 SEC-CN14-100 SEC-CNT8-010 SEC-CNT8-100	39.0								-
		RDCD-293•000 READ-OUT-0•100 READ-OUT-0•100	26.0 45.0 48.0	SEL 1-8UF-SW1•1ØØ SEL 1-8UF-SW I•1Ø1 SEL 2-8UF-SW2•1ØØ	15.0 4.0 15.0								
_		READ-OUT-0•100 READ-OUT-1•100 READ-OUT-1•100	44.0 44.0 45.0	SEL4-BUF-SH4+100 SELDTA+000 SELDTA++000	15.0 15.0 41.0 41.0								088874
		READ-OUT-1-100 READ-OUT-2-100 READ-OUT-2-100	48.Ø 45.Ø	SEN-ERR+12#	34.Ø							•	5808
С		READ-OUT-2•100 READ-OUT-3•100	48.0 44.0 48.0	SEQ-ERR • 130 SET-DEN-00 • 100 SET-DEN-01 • 100 SET-DEN-02 • 100	40.0 40.0 39.0 39.0								C
		READ-OUT-3•100 READ-OUT-3•100 READ-OUT-4•100	44.Ø 45.Ø 48.Ø	SET-DEN-02•100 SET-DEN-03•100 SET-DEN-04•100 SET-DEN-05•100	39.0 40.0 40.0 40.0								
_		READ-OÙT-4•100 READ-OUT-4•100 READ-OUT-5•100	48.0 46.0 44.0 48.0	SET-DEN-Ø6•1ØØ SET-DEN-Ø7•1ØØ SET-DEN-Ø6•1ØØ	40.0 40.0 41.0							•	<u> </u>
		READ-OUT-5+100 READ-OUT-5+100 READ-OUT-6+100	46.0 44.0	SET-DEN-Ø9•1ØØ SET-DEN-1Ø•1ØØ SET-DEN-11•1ØØ	41.0 41.0 41.0								
В		READ-OUT-6•100 READ-OUT-6•100	46.0 45.0 48.0	SET-DEN-12•100 SET-DEN-13•100	41.0 41.0 42.0								8
		READ-OUT-7•100 READ-OUT-7•100 READ-OUT-7•100	48.0 46.0 45.0 45.0 14.0	SET-DEN-14•100 SET-DEN-15•100 SET-PERR•100	42.0 42.0 47.0								
_		READ-OUT-P•100 REDAC-PLUS•010 REDAC-PLUS•100	45.0 14.0 8.0	SETDBPRTY•1ØØ SETXFR•1ØØ SHORT-BLK•11Ø	42.0 47.0 36.0 38.0 48.0 48.0 49.0					DISTRIBUTION C.1	2 6-2 6		L
		RES-INH1+100 RES-INH2+100 RHER-STOP+100	8.0 18.0 18.0 8.0 8.0	STÅT-ERR∙Ø2Ø STAT-ERR∙11Ø STOP-CLK∙Ø1Ø	48.0 48.0 48.0					-	НС	ONE YWELL	
A		RMODE 1-PRTY • 100	8.0	STOP-CLK-120	49.0						TITLE LOGIC	INFORMATION SYSTEMS IX, ARIZONA U.S.A. DIAGRAM- HDASB	- A
										DATA BASE N TODALL/LICE //	LOGIC -	REEERENCE	-
									ASM REF 58Ø8887Ø-XØ4	DFTG 840EC	IDASBOSIZE DNG NO B 58088	8874 1.3	С


er erece -

•


		E HA PER ST												
		10	9		8	7	<u>l</u>	6	5	4	3	2	1	7
						•							, a p	
		н	I/O PIN	PAGE			I/O PIN		SIGNAL NAME			IGNAL NAME		н
			F003 0 F003 0 F000 0	4.9	\$HCAR1 • 001 D-RDB-SECADR FXFR0 • 001		HDØ1 HDØ2 HDØ3	0 11.0 0 33.0 0 33.0	\$0AU•Ø17 BREG-ØØ•11Ø BREG-Ø1•11Ø	HG15 HG16 HG17	I 4.0 I	0MPDTA-P+100 1PWR+120 0-ER-IF0+000		
-		_	LDØ4 0 LDØ7 0 LD14 0	4.0 4.0 4.0	CHB-SECADR-Ø: SHCAR2-ØØ1 SRCAR1-ØØ1		HDØ4 HDØ5 HDØ6 HDØ7	0 33.0 0 33.0 0 33.0 0 33.0	BREG-02-110 BREG-03-110 BREG-04-110	НС18 НС19 НН00	I 4.0 I	D-ER-IF1+000 1PRD+120 DREG-0+110		-
			RAØØ 0 RAØ5 0 RAØ7 0 RAØ9 0	4.9 4.9 4.9 4.0	\$B-REG•111 \$A-REG•001 RST-BFUL•101 SEL1-BUF-SWI	. 1 (1 1	HD08 HD09 HD10	0 34.0 0 34.0 0 34.0	BREG-05-110 BREG-06-110 BREG-07-110 BREG-P-110	พหติ 1 พหต2 พหต3 พหต4	I 16.0 I	DREG-1+110 DREG-2+110 DREG-3+110		
			RA10 0 HA00 I HA02 I	4.0 15.0 15.0	F-RO-SEC-DLY RDATA-0-110 RDATA-1-110	101	HD12 HD13 HD14	I 37.0 I 37.0 I 37.0	OBROW-PRESI-100 SREAD-FIFOW-100 DBRD1-PRESI-100	ин05 ин06 ин07	I 16.0 (I 15.0 (DREG-4•110 DREG-5•110 DREG-6•110 DREG-7•110		F
			WAØ3 .I WAØ6 I WAØ7 I	16.0 16.0 15.0	RDATA-2-110 RDATA-5-110 RDATA-6-110		HD15 HD16 HD17	Î 37.0 Î 49.0 Î 49.0	\$READ-FIF01-100 FBD-ERR-110 MP-ADR-CMP-010	ИНФ9 ИНФ9 ИН12	I 15.0 i	DREG-P•110 PB-REG-FUL•110 BREG-00•110		
			NADB I Hadə I Hajə I	15.0 15.0 14.0	RDATA-7+110 RDATA-P+110 \$WRT-FIF00+1	103	WD 18 WD 19 WD 20	0 48.0 0 11.0 0 11.0	D-ANY-HARD-ERR•01 \$FRE-RUN•036 \$FRE-RUN•037	1Ø WHÎ3 WH14 WH15	0 33.Ø (0 33.Ø (BREG-01•110 BREG-02•110 BREG-03•110		
i		Ε	WA12 I WA13 I WA14 I	14.0 6.0 6.0	\$WRT-FIF01+1. DRESETØ+ØØØ DRESET1+ØØØ	10	WE 02 WE 04 WE 05	0 11.0 0 11.0 T 49.0	\$DAU•010 \$DAU•012 D-ED-P-ERR•100	WH16 WH17 WH18	0 33.0 (0 33.0 (0 34.0 (BREG-04+110 BREG-05+110 BREG-06+110		E
			WA15 I WA16 I WA17 O	14.0 14.0 10.0	DBRDØ-PRES+10 DBRD1-PRES+10 \$DAU+Ø16	10	HEØ6 HEØ7 HEØ8	I 4.0 I 12.0 I 10.0	LOGIC 1+100 UPDENS+100 EN-CLK+100	19 1928 1924 1924	0 34.0 (0 34.0 (0 36.0 (BREG-07+110 BREG-P+110 BUF-FULL+110		
: :			₩A18 I ₩A19 I ₩A2Ø I	17.0 10.0 16.0	ACT-HT-REGTRI EN-HI-DSC+000 RDATA-3+110		HE 10 HE 12	0 11.0 I 4.0 I 40.0	\$DAU•011 DSEL-BB•110 DDEN-08-050•100	หาติ3 หาติ5 หาติ1	0 38.Ø (0 32.Ø (SHORT-BLK•110 LAST-DATA•110 FB-REG-FUL•110		
			₩800 I ₩801 I ₩802 I	15.0 15.0 16.0	RC-REG-00•116 RC-REG-01•116 RC-REG-02•116		HĒ 19 HE 14 HE 15	I 40.0 I 40.0 I 40.0	DDEN-09-050-100 DDEN-10-050-100 DDEN-11-050-100	ผม04 ผม05 ผม <u>0</u> 8	I 48.0 I	B-REG-READY•110 F-EDAC-ERROR•110 FSECREQ•010		
		ō*	WB 03 I WB 04 I WB 0 5 I WB 0 6 I	16.0 16.0 16.0 15.0	RC-REG-Ø3•116 RC-REG-Ø4•116 RC-REG-Ø5•116 RC-REG-Ø6•116	1 3	WE 16 WE 17 WE 18 WE 19	I 40.0 I 40.0 I 41.0 I 41.0	DDEN-12-050 • 100 DDEN-13-050 • 100 DDEN-14-050 • 100 DDEN-15-050 • 100	717 1715 1718 1719 1719	0 39.0 9 0 17.0 1	BUFF-STB+130 S-SYNC+100 FWRT-REG-ACK+010		0
: : :	4		H807 I H808 I H809 O	15.9 15.9 15.9	RC-REG-Ø7+116 RC-REG-P+110 \$DAU+Ø14		WE 13 WE 20 WE 21 WE 00	1 11.0 0 5.0 0 5.0	D-SUB-CLK-000 SPARTIAL-CLR-011 SPARTIAL-CLR-012	HJ13 HJ14 HJ15 HJ16	0 38.Ø (I 18.Ø (CREG-ACK+110 D-LAST-EDAC+110 DBREG-ACK+100 CREG-FULL+110		174
			WB10 0 WB12 0 WB13 I	11.0 13.0 11.0	\$FRE-RUN-030 FB-REG-TRM-1: \$FRE-RUN-031	11	WFØ1 WFØ2 WFØ3	I 31.0 I 7.0 I 7.0	MODE-RAR+110 DEV-4XX-500+120 DEV-501+120	HJ17 HJ20 HK00	0 10.0 F I 31.0 F	RABS-READ+011 POMC+100 DEV-4XX+110		108887
: - - - -		С	WB14 0 WB15 0 WB16 I WB17 I	25.0 25.0 12.0	RST-RDSEC • Ø16 OHT-SEC-TERM• \$DAU•Ø19	110	WF 0 4 WF 0 5 WF 0 6	I 18.0 O 6.0 I 34.0	SYNC-BYTE • 120 \$DAU-TOT-CLR • Ø11 SEQ-ERR • 120	ЖЙ1 ЖЙ2 ЖИЗ	I 15.0 (I 15.0 (9-5H-0+100 9-5H-1+100 9-5H-2+100		n 58Ø
			₩818 0 ₩819 D	16.0 8.0 48.0	RDATA-4+11Ø RABS-WRT-WRP- STOP-CLK+121		WFØ7 WFØ9 WF12	I 48.0 0 6.0 0 31.0	STAT-ERR+110 \$DAU-TOT-CLR+012 FIPC-RESET+010	พหฺØ4 พหฺØ5 พหฺØ6	I 16.0 (I 16.0 (I 16.0 ()-SH-3•100)-SH-4•100)-SH-5•100		
		_	₩CØØ 0 ₩CØ1 0 ₩CØ2 0	47.0 47.0 47.0	RBUF-ROOUT-04 RBUF-RDOUT-14 RBUF-RDOUT-24	100 100	HF13 HF15 HF18	0 6.0 0 6.0 I 9.0	\$IDI-TOT-CLR+010 \$IDI-TOT-CLR+011 UP+100	มหชีวิ มหชื8 มหชื9	I 15.0 (D-SH-6+100 D-SH-7+100 RCIR-MODE+100		
1			ИСЙЗ О ИСЙ4 О ИСЙ5 О ИСЙ6 О	47.0 47.0 47.0	RBUF-RDOUT-3 RBUF-RDOUT-4 RBUF-RDOUT-5	100 100	WF 19 WF 21 WG 00	1 35.0 1 7.0 1 7.0	CMD-WRITE • 120 CMD-WR-DCS • 120 OMPADR- 15 • 100	ЫК1Ø ЫК12 ЫК13	0 38.Ø F 0 38.Ø F	RCOR-MODE • 100 RSB-REG-0 • 100 RSB-REG-1 • 100		
		8	HCØ7 0 HCØ8 0	47.0 47.0 47.0 6.0	RBUF-RDOUT-6 RBUF-RDOUT-7 RBUF-RDOUT-P \$DAU-TOT-CLR	100 100	HGØ2 HGØ3 HGØ4 HGØ5	I 7.0 I 7.0 I 7.0 I 7.0	DMPADR-14 • 100 DMPADR-13 • 100 DMPADR-12 • 100 DMPADR-11 • 100	HK14 HK15 HK16	0 38.Ø F	RSB-REG-2+100 RSB-REG-3+100 RSB-REG-4+100		В
			ЫСЙЎ О ЫС13 I ЫС14 I ЫС15 I	40.0 40.0	ODEN-00-050-1 ODEN-01-050-1 ODEN-02-050-1	100 100	НСØ5 НСØ7 НСØ8	I 7.0 I 7.0 I 7.0	OMPOTA-0-100 OMPOTA-1-100 OMPOTA-2-100	HK17	U 38.0 F	?SB-REG-5•1ØØ		
			HC15 I HC16 I HC17 I HC18 I	39.0 39.0 40.0 40.0	DDEN-03-050+ DDEN-04-050+ DDEN-05-050+	100 100	HGØ9 HG1Ø HG12	1 7.0 1 7.0 1 7.0	DMPDTA-3-100 DMPDTA-4-100 DMPDTA-5-100					
		A	HC19 I	40.0 40.0	DDEN-06-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DDEN-07-050 - DD	100	WG13 WG14	Ĭ 7.0 I 7.0	DMPDTA-6-100 DMPDTA-7-100					A
	;													
		10	a		8	7		5 4 1	5 LOC HO	TUNE I WELL I/O	E LOGIC DIAGRAM- WO D PIN -	3366 000 10	SH NEV 88874 3.0 C	1 -
	<u> </u>		, 3	ı	0 1	,	I	0 1 1	י [נטנ	PAC	GE CROSS REFERENCE	1 - 100	000,113.0 0	<u></u>





.





,







































































































100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 March 100 Ma



































IS PROPRIETARY TO HOMEVWELL INFORMATION SYSTEMS OBLY, SLCH IMFORMATION MAY DE DISTRIBUTED TO 40842.ED HOMEVWELL OFFICIAL, THIS RESTRICTION THAT MAY BE DISCLOSED IN THIS DOCUMENT. CONTAINED IN THIS DOCUMENT FOR INTERNAL HOMEVWELL USE WRITTEN PERMISSION OF AN AU TO VENDOR PROPRIETARY PARTS THE INFO

DISTR

																		580	888	70		
REV	AUTHORITY		DATE		SIGNA	TLIDE	TAE	3 N()										F	L		
		YR	MO	1	3,0,0	4	001	102	203	304	004								A			\perp
Α	LEVEL 1 ISSUE	83	07	01	PITA	m/44/E	Α				l								I			\perp
B	PHAG AD304	83	09	12	Sim	lles	B												E	3		
2	PHAOX5297	83	OCT	14	2 Dias	the	C	C											C			
		!	i		2	th		D	D										ſ			T
DJ.	PHATX 5328 ENX 5149 1017 PHAOX 5398	84	ND	30	824	ch)	78	L.	D DI	E				1 1	1				Ž	=		T
	PHAOXS589		1	05	& Drie	#1.	18	7			F	+	1			1 1		1 1	F	1	1	†
/	11110 1300	-	•		MAC	···	50	970				\dashv		1-1-	+		- †		1	+	1	†
				-			00	8 \$	-		_	\dashv	+	1 1	+	1		+	\dashv	+	+	+
								0			\dashv	+	+	++	+	+-+		+	+	+	+	+
				-							\dashv		+	++	+	+		+-+	+	+	+	+
				 		- 					\dashv	+	+-	-	-	+			-	+-	+	+
												\dashv		++		1-1	_			+-	-	+
				-								_		-	+		_	1-1	_	\bot	-	\downarrow
																11		11		1	1	1
											\perp					$\perp \perp$		1		1		1
															_	11					1_	1
																				\perp	<u> </u>	$oldsymbol{\perp}$
. ,						Y	FC	OR C	ONTI	TAUN	ION	OF REV	ISION	STATU	s see	SHEET						
	Honey	yW	ell			MADE B	EQ	片	7		may ====================================	6-2	3-8		t HC	UHC	. PW	'A W	/DA	s B		
H0	ONEYWELL INFORMAT			TEM	S INC.	REVISION GROUP CORRES	N STA	TUS	FOR	LAST	PAG	E SHE	ET OR	SIZ	· 1 ~		887		SHI	ET	RE F	V

- 20g

	·																		58	308	38	8	12		
REV	AUTHORITY	_	DATE	T	SIGNA	TURE	_										_	- 1 -		т т					
-		YR	MO	DAY	011	1 4001	001	002			\dashv	\dashv			-	\dashv	+		┼	-				ALL	
A	LVL 3 ISSUE	83	06	30	Alork	72483	A				_			_	_	\perp	_		-		/-	10 F	F	A	
B	LVL 3 ISSUE PHAOXS297	83	10	14	& Die	th	B	B			\perp				_	1	_				/-	10	<u>E</u>	\mathcal{B}	
							W																		
							13																		
							70																		
		1					8																		
							0				1			1		1			1						
		-	-	\dagger			 				_			-	_	+	_	+	1						
-		-		1-			 							\dashv	\dashv	+	+		+-	1-1					
		-		-						\vdash	\dashv			-+		\dashv	+		+	╁╌┤					
		-		┼			-										-		+-				-		
		ļ		ļ			 				_		_		_		_								
				ļ									_		_	_	_	_	-	↓					
				<u> </u>		······································											\perp								
	·																								
		·	····				1			NUAT							SHE	ET							
	Hone	3 / 3 #				MADE 8			reg	jou	1 8	39	un	20	_	•						_			
	none	yW	veii			APPROV		11.50		4	\sqsubseteq		<u>-23</u>			1				AS					
10C	NEYWELL INFORMA			STEM	IS INC.	REVISION GROUP CORRES	is sh	OWN	BY	LAST	ENTR	Y IN	THE	OR	SIZ	- 1		08		72		HEE		REV	
	A-3 (1-79)	*********				DIST.	\overline{C}	12	5		- 3	37	7									-			

58088872

COMP INSTL LIST - WDASB

TAB-002

STANDARD LOCATION CODE PATTERN X-POS & Y-POS PER 58046507-002 UNLESS OTHERWISE SHOWN, ROTATION IS NORTH

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
OOA	10-483	58002483-001			•
OOAE	P9	43A114748P9			•
OOB	10-483	58002483-001			
000	10-483	58002483-001			
OOCE	P1043	43C212092P1043			
OOD	10-483	58002483-001			
OOE	10-483	58002483-001			
DOEE	P1043	430212092P1043			
OOF	10-483	58002483-001			
OOG	10-483	58002483-001			
OOGE	P9	43A114748P9			
ООН	10-483	58002483-001			
001	1D-699	58002699-001			
OOJE	P1043	43021209221043			
OOK	1D-699	58002699-001			
OOL	1D-699	58002699-001			
OOLE	P1043	43C212092P1043			
OOM	1D-699	58002699-001			
OON	1D-699	58002699-001			
OONE	P9	43A114748P9			
OOP	1B-094	58002094-001			
000	1B-053	58002053-001			
OOGE	P1043	43021209271043			
OOR	1B-653	58002653-001			
00\$	1B-053	58002053-001			
OOSE	P1043	430212092P1043			
OOT	1B-015	58002015-001			
oou	1B-015	58002015-001			
OOUE	P9	43A114748P9			
00V	1B-017	58002017-001		,	
DOVE	RSOH	58020479-008		•	
OOW	1C-057	58002057-001			

83-09-16 REV. B

EDA

58088872

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58088872

COMP INSTL LIST - WDASB

	146-002	•				
	LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
					1-7-03	KOTATION
	DOWE	P1043	43C212092P1043			
	оох	1C-057	58002057-001			
	09A	4G4408	43C216408P1			
	09AE	P9	43A114748P9			
	09B	464408	43C216408P1			
	090	4G4408	43C216408P1			
	09CE	P1043	43C212092P1043			
	09D	4G4408	43C216408P1			
	09E	1B3600	58002600-001			
	09EE	P1043	43C212092P1043			
	09F	1B3600	58002600-001			
	09G	1B3600	58002600-001			
	09GE	P9	43A114748P9			
	09H	1E-779	58002779-001			
	09J	10-700	58002700-001			
	09JE	P1043	43C212092F1043			
	09K	1D-700	58002700-001			
	09L	1D-699	58002699-001			
	09LE	P1043	43C212092P1043			
	09M	1D-699	58002699-001			
	09N	1D-699	58002699-001			
	O9NE	P9	43A114748P9			
	09P	10-616	58002616-001			
	09Q	10-616	58002616-001			
	090E	P1043	43C212092P1043			
	D9R	1B-017	58002017-001			
	098	1C3447	43C216447F1			
	09SE	P1043	43C212092P1043			
	797	1C3447	43C216447P1			
	0 9 U	1B-015	58002015-001			
	9UE	P9	43A114748P9			
	79V	1B-653	.58002653-001			
	9W	1B-094	58002094-001			
	D9WE	P1043	43C212092P1043			
	9X	1B-495	58002495-001			
	BA	1B-017	58002017-001			
	BAE	P9	43A114748P9			
1	8B	4G4408	43C216408P1			

EDA

TAB-002

83-09-16 REV. B

58088872

COMP INSTL LIST - WDASB

TAB-002

Loc	TYPE	IDENT			
			X-Pas	Y-POS	ROTATION
180					
	1B-053	58002053-001			
18CE		43C212092P1043			
1.8D	1B-015	58002015-001			
18E	18-653	58002653-001			
18EE	P1043	43C212092P1043			
18F	18-017	58002017-001			
18G	1B-015	58002015-001			
18GE	P9	43A114748P9			•
1 8 H	18-094	58002094-001			
18J	1B-644	58002644-001			
18JE	P1043	43C212092P1043			
1 8K	1D-700	58002700-001	•		
18KE	RSOH	58030470 001			
18L	1D-700	58020479-008			
18LE	P.1043	58002700-001			
1 8M·	1D-700	43C212092P1043			
1 8 N	10-483	58002700-001			
18NE	P9	58002483-001			
18P	18-017	43A114748P9			
1 8Q	10-616	58002017-001			
180E	P1043	58002616-001			
18R	1B-653	43C212092P1043			
188	103447	58002653-001			
185E	P1043	43C216447P1			
18T	464408	43C212092P1043			
180	1B-015	43C216408P1			
1 BUE	P9	58002015-001			
18V	1B-094	43A114748P9			
1 8W	1D-058	58002094-001			
18WE	P1043	58002058-001			
18X	10-066	43C212092P1043			
27A	18-053	58002066-001			
27AE	P9	58002053-001	•		
27B		43A114748P9			
27C	1B-053	58002053-001			
27CE	1B-054	58002054-001			
27D	P1043	43C212092P1043			•
27E	1B-495	58002495-001			
F/F	1D3492	58002492-001			

EDA

83-09-16

58088872 4

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A. COMP INSTL LIST - WDASB

58088872 5

rac.	TYPE	IDENT			
			X-Pas	Y-POS	ROTATIO
27EE	P1043	43021209201043			
27F	1D3492	58002492-001			
27G	1B-053	58002053-001			
27GE	P9	43411474000			
27H	183462	43A114748P9			
27 J	183462	43021646271			
27JE	P1043	43C216462P1			
27K	1B3462	43C212092P1043			
27L	1B3462	43C216462P1			
27LE	P1043	43C216462P1			
27M	10-616	43C212092P1043			
27N	464408	58002616-001			
27NE	P9	43C216408P1			
27P	1E-011	43A114748P9			
270	10-616	58002011-001			
270E	P1043	58002616-001			
27R	10-066	43C212092P1043			
275	1B-015	58002066-001			
27SE	P1043	58002015-001			
27T	18-696	43C212092P1043			
27U	10-616	58002696-001			
27UE	P9	58002616-001			
27W	10-058	43A114748P9			
27WE	P1043	58002058-001			
27X	10-066	43C212092P1043			
29V	1H3790-078	58002066-001			
36A	1B-653	58002790-078			
36AE	P9	58002653-001			
36B		43A114748P9			
360	1B-053	58002053-001			
36CE	18-017	58002017-001			
36D	P1043	43C212092P1043			
36E	10-616	58002616-001			
36EE	1E-011	58002011-001			
	P1043	43C212092P1043			
36F	1B-644	58002644-001			
36G	1B-495	58002495-001			,
36GE	P9	43A114748P9			
36H	10-616	58002616-001			
		00002018-001			

83-09-16 REV. B

58088872

COMP INSTL LIST - WDASB

LOC TYPE X-POS Y-POS ROTATION 36HE RSOH 58020479-008 36J 10-041 58002041-001 36JE P1043 43C212092P1043 36K 1B3462 43C216462P1

36L 1B-713 58002713-001 36FE P1043 43C212092P1043 1B3462 43C216462P1 36N 58002017-001 43A114748P9 1B-017 36NE P9 36P 36Q 1B-015 58002015-001 10-066 58002066-001 36QE

TAB-002

36R

36SE

36T

36U

36UE

36W

36WE

36X

45A

45B

45C

45K

45L

45LE

EDA

45CE

45AE

43C212O92P1O43 43B216592P42 P1043 RN7B 1B-495 58002495-001 P1043 43C212092P1043

58002600-001 58002616-001 1B3600 10-616 P9 43A114748P9 1B-495 58002495-001

43C212092P1043 58002057-001 P1043 1C-057 1B-094 58002094-001 P9 43A114748P9 4G4408

43C216408P1

1E-011 58002011-001 P1043 43C212092P1043 10-066 58002066-001 10-066

45D 45E 58002066-001 43C212092P1043 45EE P1043 45F 45G RN7B 43B216592P42 58002616-001 43A114748P9 10-616

45GE P9 45H 1B-714 58002714-001 58002652-001 43C212092P1043 45J 1B-652 45JE P1043

1B3462 43C216462P1 1B-713 58002713-001

P1043 43C212092P1043

83-09-16 REV. B

58088872

EDA

83-09-16 REV. B

58088872

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58088872

COMP INSTL LIST - WDASB

1.00					
LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
45M	183462	40001747001			
45N	1B-017	430216462P1			
45NE	P9	58002017-001			
45P	10-616	43A114748P9			
450	10-616	58002616-001			
45QE	P1043	58002616-001			
45R	10-057	43C212092P1043			
45SE	P1043	58002057-001			
451	18-053	43C212092P1043			
45U	1B-033	58002053-001			
45UE	P9	58002015-001			
45V	1B-053	43A114748P9			
45W	1B-033	58002053-001			
45WE	P1043	58002017-001			
45X	10-057	43C212092P1043			
54A	1B-017	58002057-001			
54AE	P9	58002017-001 43A114748P9			
54B	1B-094	58002094-001			
54C	1B-015	58002015-001			
54CE	P1043	43C212092P1043			
54D	1B-053	58002053-001			
54E	1B-053	58002053-001			
54EE	P1043	43C212092P1043			
54F	1B-015	58002015-001			
54G	4G4408	43C216408P1			
54GE	P9	43A114748P9			
54H	1B-094	58002094-001			
54J	1B-094	58002094-001			
54JE	P1043	43C212092P1043			
54K	183462	430216462P1			
54LE	P1043	43021209271043			
54M	1E-779	58002779-001			
54N	103447	43C216447P1			
54NE	P9	43A11474BP9			
54P	10-066	58002066-001			
540	10-066	58002066-001			
540E	P1043	43C212092P1043			
54R	10-057	58002057-001			

5

TAB-002

58088872

COMP INSTL LIST - WDASB

TAB-002 LOC TYPE IDENT X-POS Y-POS ROTATION 54RE RSOH 58020479-008 58002057-001 54S 54SE 1C-057 P1043 43C212092P1043 1B-017 58002017-001 54U 54UE 54V 54W 1B-652 58002652-001 43A114748P9 F9 1B-015 58002015-001 1B-652 58002652-001 54WE P1043 43C212092P1043 54X 1B-015 58002015-001 58002790-078 56L 63A 1H3790-078 1B-644 58002644-001 63AE 43A114748P9 63C 10-483 58002483-001 63CE 63D P1043 43C212092P1043 1B-479 58002479-001 4G4408 43C216408P1 63EE P1043 43C212092P1043 63F 10-071 58002071-001 58002616-001 63GE 63GE 63J 10-616 P9 43A114748P9 1B-017 58002017-001 10-071 58002071-001 63JE P1043 43C212092P1043 63K 63LE 63M 10-483 58002483-001 P1043 43C212092P1043 10-616 58002616-001 63N 10-066 58002066-001 43A114748P9 63NE 63P 63Q 63QE 63R 63S 10-066 58002066-001 1B-017 P1043 58002017-001 43C212092P1043 58002057-001 10-057 1B-053 58002053-001 P1043 63SE 43C212092P1043 63T 1B-015 58002015-001 63U 1B-495 58002495-001 63UE 43A114748P9

EDA 83-09-16 REV. B 58088872

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58088872

COMP INSTL LIST - WDASB

TAB-C	102				
LOC	TYPE	IDENT	X-POS	Y-Pos	DOTATION.
				1-705	ROTATION
63V	1B-094	5000004 004			
63W	1B-094	58002094-001			
63WE	P1043	58002094-001			
72A	DLIÉ	43C212092P1043			
72AE	Pg	438216593715			
72B	1B-495	43Å114748P9			
72C	RN9A	58002495-001			
72CE	P1043	43B216592P22			
72D	4G4408	43C212092P1043			
72E	1B-015	43C216408P1			
72EE	P1043	58002015-001			
72F	RNZC	43021209291043			
72G	18-652	43B216592P11			
72GE	P9	58002652-001			
72H	1B-495	43Å114748P9			
72J	1B-495	58002495-001			
72JE	P1043	58002495-001			
72K	10-483	43C212092P1043			
72L	103447	58002483-001			
72LE	P1043	43C216447P1			
72M	RNSC	43C212092P1043			
72N	10-059	43B216592P12			
72NE	P9	58002059-001			
72P	10-059	43A114748P9			
720	205419	58002059-001			
72QE	P1043	43021641991			
72R	103447	43C212092P1043			
725	103447	43C21C447P1 43C216447P1			
72SE	P1043	43021000000			
72T	103447	43C212092P1043 43C216447P1			
72U	103447		•		
72UE	Pg	43C216447P1 43A114748P9			
72V	103447				
72W	103447	43C216447P1			
72WE	P1043	43C216447P1			
72X	103447	43C212092P1043			
81A	RN4D	43C216447P1			
BIAE	Pg	43B216592P17			
	. ,	43A114748P9	*		

EDA

TAR-DOS

83-09-16 REV. B

580888/2

58088872 10

COMP INSTL LIST - WDASB

TAB-00	2				
LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
	10.015	E000001E-001			
81B	1B-015 P9	58002015-001 43A114748P9			
81BE 81C		43C2164O8P1			
	464408	43C212092P1043			
81CE 81D	P1043 1B-056	58002056-001			
BIDE	P9	43A114748P9			•
81E	10-670	58002670-001			•
BIEE	P1043	43C212092P1043			
81F	1U-670	58002670-001			
81G	10-670	58002670-001			
BIGE	P9	43A114748P9			
81H	4G4408	43C216408P1			
BIJ	1B-015	58002015-001			
BIJE	P1043	43C212092P1043			
81K	1B-015	58002015-001			
81L	1B-053	58002053-001			
BILE	P1043	43C212092P1043			
81M	1B3600	58002600-001			
BIN	1B3600	58002600-001			
BINE .	P9	43A114748P9			
81P	1B3600	58002600-001			
810	1B3600	58002600-001			
81QE	P1043	43C212092P1043			
81R	1B3600	58002600-001			
815	103447	43C216447P1			
BISE	P1043	43C212092P1043			
BIT	1B-015	58002015-001			
81U	1D-058	58002058-001			
BIUE	P9	43A114748P9			
81V	1D-058	58002058-001			
81W	1D-058	58002058-001			
BIWE	P1043	43C212092P1043			
81X	1D-058	58002058-001			
90A	XL1B	43C216118P62			
90B	1B-710	58002710-001			
900	XL1C	43C216118P63			
90D	4G4408	43C216408P1			
90DE	P1043	43C212092P1043			

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58088872 Final

10

COMP INSTL LIST - WDASB

TAB-002

LOC	TYPE	IDENT	X-POS	Y-POS	ROTATION
90E	1B-714	58002714-001			
90EE	P1043	43C212092P1043			
90F	4G4408	43C216408P1			
90G	1B-053	58002053-001			
90GE	P9	43A114748P9			
90JE	P1043	43C212092P1043			
90K	1B-710	58002710-001			
90L	4G4408	43C216408P1			
90LE	P1043	43C212092P1043			
90M	4G4408	43C216408P1			
90N	4G4408	43C216408P1			
90NE	P9	43A114748P9			
90P	3S2768	98002768-003			
90Q	3S2768	98002768-003			
900E	P1043	43C212092P1043			
90R	382768	98002768-003			
908	3S2768	98002768-003			
90SE	P1043	43C212092P1043			
90T	3S2768	98002768-003			
9 0U	352768	98002768-003			
90UE	P9	43A114748P9			
90V	352768	98002768-003			
90W	3\$2768	98002768-003			
90WE	P1043	43C212092P1043			
90X	3\$2768	98002768-003			

83-09-16 REV. B


58088872 Final

EDA

83-09-16 REV. B

58088872 10

EDA




10	9	8	7	6 ↓	5	4	3	REV A	AUTHORITY LEVEL3ISSUE - 6	DATE IAAPR20
н		PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAM		PAGE	н
	\$DAU•010 \$DAU-CLK•020 \$DAU-CLK•030 \$DAU-CLK•130 \$DAU-CLK•131 \$DAU-TOT-CLR•011 \$EXEC-22-23•020 \$EXEC-24-26•020 \$EXEC-CLK•010	5.00 5.5.5.00 5.5.5.00 3.7.00 3.7.00	BUFF-WSTB-0-020 BUFF-WSTB-1-020 BYIE-CTR-ONES-110 BYIE-CTR-ONES-120 CLK-TTE-100 CLR-SYNC-010 CLR-SYNC-011 CLR-SYNC-012 CMD-DC0-100	17.0 17.0 20.0 20.0 42.0 21.0 45.0 44.0 32.0	D-SH-4-100 D-SH-5-100 D-SH-6-100 D-SH-7-100 D-SH-PARITY-100 DATA-63-64-100 DATA-P-020 DATA-P-130	39.0 39.0 39.0 40.0 40.0 40.0	DEV-DATA-3 DEV-DATA-4 DEV-DATA-5 DEV-DATA-6 DEV-DATA-7 DEV-DATA-7 DEV-FLI-10 DEV-FLI-5E DEV-IDX-10	• 100 • 100 • 100 • 100 • 100 • 100 0	14.0 14.0 14.0 14.0 14.0 15.0 45.0	
F	\$EXEC-CLK•110 \$EXEC-CLK•111 \$LD-SEC-ADDR-LSB•020 \$LD-SEC-ADDR-LSB•021 \$LD-SEC-ADDR-MSB•020 \$PAR-TOT-CLR•030	42.0 42.0 23.0 4.0 23.0 5.0	CMD-DC1 • 100 CMD-DC2 • 100 CMD-DC3 • 100 CMD-DC4 • 100 CMD-DC5 • 100 CMD-DCP • 100	32.0 32.0 32.0 32.0 32.0 32.0	DATA-PAR-ER•140 DBRD-SEL-0-050•100 DBRD-SEL-1-050•100 DBRD-SEL-2-050•100 DBRD-SEL-3-050•100 DBRD-SEL-4-050•100	40.0 16.0 16.0 16.0 16.0	DEV-IDX-SE DEV-NFMT • 1 DEV-OPI • 01 DEV-OPI • 10 DEV-SRI • 01	T•110 10 0 0 •120	45.0 34.0 45.0 15.0 45.0 43.0	F
Ε	\$PAR-TOT-CLR*031 \$PAR-TOT-CLR*032 \$PAR-TOT-CLR*120 \$PARTIAL-CLR*011 \$SEQ-CTR-LD*010 \$SEQ-CTR-LD*011	5.0 5.0 5.0 27.0 4.0	CMD-LD+120 CMD-OT-WR+010 CMD-OT-WR+100 CMD-RO-WR+100 CMD-READ+110 CMD-WR-OCS+120 CMD-WRITE+110	31.0 32.0 32.0 32.0 32.0 32.0	DBRD-SEL-5-ØSØ•1ØØ DBRD-SEL-6-ØSØ•1ØØ DBRD-SEL-7-ØSØ•1ØØ DCONT-OUT-ØSØ•1ØØ DDAI-INIT-ØS1•1ØØ DDTA-I-D10-ØSØ•1ØØ DDTA-I-D11-ØSØ•1ØØ	16.0 16.0 15.0 15.0 14.0	DEV-SRΕ10 DFAULT-FLT DFLT-RH•01 DIAG-ALL-O DIAG-D0•01 DIAG-D1•01	0 -050 • 100 0 NES • 100 RI • 020	14.0 15.0 21.0 6.0 5.0	E
	\$TOT-CLR•030 \$TOT-CLR•031 \$TOT-CLR•032 \$TOT-CLR•120 B-REG-RADY•110 BREG-00•110 BREG-01•110 BREG-02•110 BREG-03•110	5.0 5.0 19.0 17.0 17.0	CMD-WRITE • 120 CMD-WRITE • 120 CMD-WRITE - DCS • 100 COMPARE • 120 COMPARE • 130 CONT - SEQ - ADDR • 010 CSYN-2-3 • 110 CSYN-4-5 • 110 CSYN-6-7 • 110	19.0 19.0 20.0 23.0 35.0 35.0	001A-I-012-0500100 001A-I-013-0500100 001A-I-014-0500100 001A-I-015-0500100 001A-I-016-0500100 001A-I-017-0500100 001A-I-01P-0500100 06C-8RAN-040	14.0 14.0 14.0 14.0 14.0	DIAG-02-01 DIAG-03-01 DIAG-04-01 DIAG-05-01 DIAG-06-01 DIAG-07-01 DIAG-05-1 DIAG-05-1	Ø Ø Ø Ø 1Ø		_
ō	BREG-04+110 BREG-05+110 BREG-06+110 BREG-07+110 BREG-P+110 BUF-DATA-0+120 BUF-DATA-1+120	17.0 17.0 17.0 17.0 17.0 17.0 17.0	CSYN-CNT-0-100 CSYN-CNT-0-110 CSYN-CNT-1-100 CSYN-CNT-2-100 CSYN-CNT-2-110 CSYN-CNT-3-100	33.0 34.0 20.0 34.0 20.0 34.0 20.0	DEC-BRAN-060 DEC-BRAN-130 DEC-BRAN-150 DEC-BRAN-0-020 DEC-BRAN-0-021 DEC-BRAN-1-020 DEC-BRAN-1-021	29.0 30.0 30.0 29.0 29.0 4.0	DIAG-RD-CT DIAG-RH-CT DIAG-RH-DC DIAG-SEL•0 DIAG-SEL•1 DIAG-SRI•0 DINDEX-IDX	L•Ø2Ø L•Ø2Ø S•1ØØ 2Ø 1Ø 1Ø -ØSØ•1ØØ	6.0 6.0 6.0 6.0 6.0 15.0	44
С	BUF-DATA-2+120 BUF-DATA-3+120 BUF-DATA-4+120 BUF-DATA-5+120 BUF-DATA-6+120 BUF-DATA-7+120 BUF-DATA-P+120 BUF-FULL+110 BUF-FULL+120	17.0 17.0 17.0 17.0 17.0 17.0 17.0 17.0	CSYN-CNT-3-110 CSYN-CNT-4-100 CSYN-CNT-5-100 CSYN-CNT-5-110 CSYN-CNT-6-010 CSYN-CNT-6-100 CSYN-CNT-6-110 CSYN-CNT-6-110 CSYN-CNT-7-010	20.0 34.0 34.0 34.0 35.0 34.0 35.0	DEC-BRAN-2-020 DEC-BRAN-2-021 DEC-BRAN-3-020 DEC-BRAN-3-021 DEF-SKP-INH-030 DEF-SKP-INH-110 DEF-SKP-INH-120 DEF-SYNC-ERR-010 DEF-SYNC-ERR-020	30.0 4.0 30.0 4.0 16.0 20.0 20.0 20.0	DINIT-DIN- DMP-ERROR* DMPADR-11* OMPADR-12* DMPADR-13* DMPADR-15* DMPADR-15* DMPADR-P*1 OMPDTA-0*1	ØSØ◆1ØØ 11Ø 10Ø 10Ø 10Ø 10Ø 10Ø 00	15.0 15.0 7.0 7.0 7.0 7.0 8.0 7.0	58075984
В	BUF-LST-BYT•120 BUF-SHB•120 BUFF-RD-STB•020 BUFF-RDY•030 BUFF-RDY•120 BUFF-RDY-STB•060 BUFF-RSTB•040 BUFF-RSTB•130 BUFF-RSTB•131	17.0 17.0 17.0 42.0 19.0 43.0 43.0 17.0	CSYN-CNT-7•100 CSYN-CNT-7•110 CSYN-CNT-ZRO•030 CSYN-CNT-ZRO•120 CSYN-LO•040 CSYN-LO•041 CSYN-LSB-1•100 CSYN-PE•000 CTL-EQ-RST•020	34.0 20.0 35.0 35.0 34.0 34.0 34.0	DEF-SYNC-ERR®130 DEF-WDSN®030 DEF-WDSN®040 DEF-WDSN-DS®030 DEF-WHEX®030 DEF-WHEX®040 DEF-WHEX-DS®030 DEFECT-SKP®120 DEFECT-SKP®130	21.0 20.0 20.0 37.0 20.0 20.0 20.0	DMPDTA-1-1 DMPDTA-2-1 DMPDTA-3-1 DMPDTA-4-1 DMPDTA-5-1 DMPDTA-6-1 DMPDTA-7-1 DMPDTA-P-1 DOPER-OPI-	00 00 00 00 00 00 00 00 00 00 00 00 00	7.0 7.0 7.0 7.0 7.0 7.0 7.0	8
	BUFF-RSTB-Ø*Ø2Ø BUFF-RSTB-Ø*13Ø BUFF-RSTB-1*Ø2Ø BUFF-RSTB-2*Ø2Ø BUFF-STB*Ø5Ø BUFF-STB*13Ø BUFF-WSTB*Ø2Ø BUFF-WSTB*Ø4Ø	17.0 18.0 17.0 17.0 43.0 17.0 43.0	CYHD-FULL • Ø 10 CYHD-FULL • Ø 30 CYHD-FULL • 120 D\$ERROR • 100 D-DIS-BRAN • Ø 00 D-SUB-BRAN • Ø 00 D-SUB-BRAN • Ø 00 D-SUB- Ø • 100 D-SUB- Ø • 100	20.0 21.0 20.0 8.0 29.0 38.0 38.0	OEV-4XX+100 OEV-4XX+110 OEV-4XX-500+110 OEV-501+110 OEV-501+120 OEV-501-120 OEV-501-NFMT+120 OEV-501-NFMT+120	34.0 20.0 34.0 18.0 34.0 18.0 34.0	DOUBLE-DEF DOUBLE-DEF OISTRIBUT	•130	HONEYWELL	
à A	BUFF-WSTB•130 BUFF-WSTB•131	17.0 4.0	Ö-SW-2•1ØØ D-SW-3•1ØØ	39.Ø 39.Ø	DEV-DATA-1•100 DEV-DATA-2•100	14.0	DATA BASE NIODAL 5900-X02 BFTG	J/DAU\$45/H	LOC CEO PHOENIX, ARIZONA U.S.A. TITLE LOGIC DIAGRAM- WD LOGIC - PAGE CROSS REFERENCE SESIZE DIG NO SH B 58075904 1.0	ASE A

.

•							REV A		DATE IAPR20
· 	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	
	DRD-FR-DEY-050•100 DREG-0•100	15.Ø 41.Ø	EDAC-RSTB-0-020 EDAC-RSTB-1-020	18.0 18.0	F IFO- IN-CLR•020 F IFO- IN-LD•020	36.Ø 36.Ø	FSY4 • 100 FTTE • 000	43.0 43.0	
_	OREG-0•110 DREG-1•100 DREG-1•110	19.0 41.0 19.0	EDAC-RSTB-2∙030 EDAC-STB•130 EDAC-WR-STB•020	18.0 19.0 18.0	FĪFO-ĪN-OR•100 FIFO-ĪN-UL•020 FIFO-OUT-0•100	36.0 36.0 36.0	FTTE+100 FWDDS-DTB+100 FWDDS-DTB+101	43.0 37.0 5.0	.
	DREG-2•100 DREG-2•110	41.Ø 19.Ø	EDAC-WSTB+130 EDAC-WSTB+131 EDAC-WSTB-0+020	18.0 4.0	F IFO-DUT-1•100 F IFO-DUT-2•100 F IFO-DUT-3•100	36.Ø 36.Ø 36.Ø	GND-00A-00 GND-00L 08 GND-09L-08	13.0 6.0	
	DREG-3•100 DREG-3•110 DREG-4•100	41.0 19.0 41.0	EDAC-WSTB-1-020 EDAC-WSTB-2•020	18.0 18.0 18.0	FIFO-OUT-4•100 FIFO-OUT-5•100	36.Ø 36.Ø	GND-Ø9L-Ø8 GND-Ø9M-Ø8	41.0 38.0 37.0	
	DREG-4•110 DREG-5•100 DREG-5•110	19.0 41.0 19.0	EN-PAR-CK+130 EN-PAR-F-BUFF+100 ENAB-WDSN+040	40.0 37.0 37.0	F IFO-OUT-6•100 F IFO-OUT-7•100 F IFO-OUT-CLR•050	36.Ø 36.Ø 36.Ø	GND-18G-Ø8 GND-18H-Ø8 GND-18J-Ø8	11.0 12.0 12.0	
	DREG-6+100 DREG-6+110	41.Ø 19.Ø	ENAB-WHEX+040 EDUAL-A+000	37.Ø 41.Ø	FIFO-OUT-CO+Ø4Ø FIFO-OUT-LO+Ø3Ø	36.Ø 35.Ø	GND-18K-Ø8 GND-18N-Ø8	12.0 12.0	
	DREG-7•100 DREG-7•110 DREG-LD•100	41.0 19.0 40.0	EQUAL-A•110 F-EDAC-ERROR•110 F-EDAC-READY•110	41.0 19.0 19.0	F IFO-OUT-DR•100 F IFO-OUT-P•100 F IFO-OUT-UL•020	36.Ø 36.Ø 35.Ø	GND-18P-ØB GND-18Q-ØB GND-18R-ØB	12.0 12.0 13.0	Ī
	DREG-M•100 DREG-P•100	41.0 41.0	FCMD-DC0-050•100 FCMD-DC1-050•100	16.0 16.0	FIFO-UL-CTL•12Ø FINDEX•1ØØ	35.Ø 45.Ø	GND-27G-Ø8 GND-27H-Ø8 GND-27J-Ø8	10.0 10.0	
	DREG-P•110 Dreset-run•000 DS-0-81•020	19.0 22.0 20.0	FCMD-DC2-ØSØ•1ØØ FCMD-DC3-ØSØ•1ØØ FCMD-DC4-ØSØ•1ØØ	16.0 16.0 16.0	FINDEX+1Ø1 FLAST-BYT-ERR+000 FLAST-BYT-ERR+100	4.Ø 38.Ø 38.Ø	GND-27J-08 GND-27N-08 GND-27P-08	10.0 11.0 11.0	
	DS-0-B1•110 DS-0-B2•020 DS-0-B2•110	20.0 20.0 20.0	FCMD-DC5-ØSØ•1ØØ FCMD-DCP-ØSØ•1ØØ FCMD-DCS-ØSD•1ØØ	16.0 16.0 16.0	FLAST-BYTE • 000 FLAST-BYTE • 100 FLAST-BYTE • 101	37.Ø 37.Ø 5.Ø	GND-27P-Ø8 GND-27Q-Ø8 GND-27R-Ø8	11.0 11.0 11.0	
-	DS-0-83•020 DS-0-83•110	20.0 20.0	FCT-ALL-1•100 FCT-CNT•110	31.Ø 31.Ø	FMP-ADDR-ERR•000 FMP-ADDR-ERR•010	8.Ø 19.Ø	GND-36A-Ø8 GND-36B-Ø8	45.0 45.0	
	DS-2-B1•020 DS-2-B1•110 DS-2-B2•020	20.0 20.0 20.0	FCT-CNT-0+100 FCT-CNT-1+100 FCT-CNT-2+100	31.0 31.0 31.0	FMP-PAR-ERR•000 FMP-PAR-ERR•100 FMP-SEQ-PE•010	8.Ø 8.Ø 21.Ø	80-036-079 80-436-079 80-66-079	6.Ø 9.Ø 9.Ø	
>	DS-2-82•110 DS-2-B3•020	20.0 20.0	FCT-CNT-3+100 FDCS+000	31.0 44.0	FSEQ-ADDR-LD•000 FSEQ-ADDR-LD•100	22.Ø 22.Ø	GND-36K-Ø8 GND-36N-Ø8	9.0 9.0	-
	DS-2-83•11Ø DSEL-SEØ•11Ø DSR-RD-SRI-ØSØ•10Ø	20.0 7.0 14.0	FDCS+100 FDEV-FLT+000 FDEV-FLT+100	44.0 45.0 45.0	FSEQ-ADOR-LO•101 FSEQ-EXEC•000 FSEQ-EXEC•100	4.0 23.0 23.0	ÖND-36P-Ø8 GND-36Q-Ø8 GND-36R-Ø8	9.0 9.0 10.0	Ì
_	DSW-CNTL-1-130 DSW-CNTL-1-131	38.0 4.0 38.0	FDEV-INIT•100 FDEV-OPI-DN•000 FDEV-OPI-DN•100	44.0 45.0 45.0	FSEQ-EXEC•101 FSEQ-EXEC•102 FSEQ-EXEC•110	22.0 4.0 20.0	GND-36S-Ø7 GND-45A-Ø8 GND-45A-Ø8	26.0 44.0	
	DSH-CNTL-2+13Ø DSH-CNTL-2+131 DSH-CNTL-4+13Ø	4.Ø 38.Ø	FOEV-SEL-2-050•100 FOEV-SEL-3-050•100 FOTA-M-DM1-050•100	16.0 16.0 15.0	FSEQ-EXEC-111 FSEQ-PAR-ERR-000 FSEQ-PAR-ERR-100	23.Ø 26.Ø	GND -458-08 GND-45M-08 GND-45S-08	43.0 26.0 40.0	
	05W-CNTL-4+131 DSYN-BIT-0+110 ECC-EDAC-ER+120	4.0 35.0 19.0	FDTA-M-DM1-050•100 FDTA-O-D10-050•100 FDTA-O-D11-050•100	15.0 15.0 15.0	FSEQ-PAR-ERR•100 FSEQ-RUN•000 FSEQ-RUN•100	26.Ø 22.Ø 22.Ø	GND-455-08 GND-45H-07 GND-54D-07	7.0 8.0 32.0 38.0	
	ED-LAST+020 EDAL-BYTES+110	38.0 19.0 19.0	FDTA-0-012-050•100 FDTA-0-D13-050•100	15.0 15.0	FSEQ-RUN•101 FSEQ-RUN•110	4.0 14.0	GND-54G-08 GND-54H-08	38.0 36.0 39.0	
	EDAC-BYTES • 120 EDAC-CLEAR • 120 EDAC-CLEAR • 130	20.0 19.0	FDTA-O-D14-050•100 FDTA-O-D15-050•100 FDTA-O-D16-050•100	15.0 15.0 15.0	FSEQ-SYNC • 000 FSEQ-SYNC • 001 FSEQ-SYNC • 110 FSTRT-SET • 110	22.Ø 4.Ø 22.Ø	GND-54J-Ø8 GND-54K-Ø8 GND-54L-Ø8	39.0 39.0 41.0	
	EDAC-DATA-0•120 EDAC-DATA-1•120 EDAC-DATA-2•120	19.0 19.0 19.0	FDTA-O-D17-ØSØ•1ØØ FDTA-O-D1P-ØSØ•1ØØ FDTA-PAR-ERR•ØØØ	15.0 15.0 41.0	FSTRT-SET+110 FSTRT-SHO+100 FSTRT-SHO+101	43.Ø 43.Ø 4.Ø	GND-54M-Ø8 GND-54N-Ø8 GND-54P-Ø8	41.0 39.0 39.0	
	EDAC-DATA-3+12Ø EDAC-DATA-4+12Ø	19.0 19.0	FDTA-PAR-ERR+100 FEQUAL+100	41.Ø 42.Ø	FSW0+000 FSW0+100	44.Ø 44.Ø	GND-54Q-Ø8 GND-54R-Ø8	39.0 39.0 22.0 8.0	
	EDAC-DATA-5•120 EDAC-DATA-6•120 EDAC-DATA-7•120	19.0 19.0 19.0	FEQUAL-RST•030 FIFO-IN-0•100 FIFO-IN-1•100	42.0 36.0 36.0	FŠNÖ-RŠŤ•020 FSNO-SET•020 FSNO-SET-0•120	44.Ø 44.Ø 44.Ø	GND-545-Ø8 GND-54T-Ø8 GND-63A-Ø8	22.0 8.0 43.0	
	EDAC-DATA-P•120 EDAC-F-BUFF•020 EDAC-F-EDAC•020	19.Ø 19.Ø 37.Ø	FĪFŌ-ĪN-ʕΨØ FIFO-IN-3•1ØØ FIFO-IN-4•1ØØ	36.Ø 36.Ø	FSNO-SET-0-120 FSNO-SET-1-010 FSNO-SET-2-010	44.Ø 44.Ø		,0.0	
1	EDAC-RO-STB+020 EDAC-RDY+030	37.Ø 18.Ø 42.Ø	F IFO- IN-5+100 F IFO- IN-6+100	36.0 36.0 36.0 36.0 36.0 36.0	FSY1-100 FSY1-RST-020 FSY2-000	43.0 42.0 43.0	DISTRIBUTION C128		
	EBAC-RDY-120 EDAC-RSTB-130 EDAC-RSTB-131	19.0 18.0 4.0	F IFO-IN-7•100 F IFO-IN-C0•010 F IFO-IN-C 1•040	36.0 35.0 35.0	FSY2-110 FSY2-111 FSY3-100	43.0 43.0 43.0		HONE YWELL HONE YHELL INFORMATION SYSTEMS LOC CEO PHOEMIX, ARIZONA U.S.A.	
١	CONC. NOTO: AUA	1 • 14	2 21 62 919	JJ. p	. 2.2 200	(w + pr		TITLE LOGIC DIAGRAM- HDA LOGIC - PAGE CROSS REFERENCE	SE
						ASH REF 5807	DATA BASE NIODAU DAUS45/ DETG 84APR20	HSE SIZE 045 MO SH SH S 80 75904 1.1	REV


	10 9	<u> 8</u>	/	ь •	1 5 1	4	REV A	2 1 AUTHORITY DATE LEVEL3ISSUE 84APR	
н	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	
	GND-63D-Ø8 GND-63K-Ø8 GND-63N-Ø8	22.0 24.0 23.0	MP-ADDR-15+110 MP-ADDR-ERR+100 MP-ADEC-00+000	7.Ø 8.Ø 7.Ø	CPØ6-85Ø1•0ØØ OPØ6-85Ø1•11Ø OPØ7-8056•0ØØ	27.0 29.0 27.0	0P45-WDSN•Ø3Ø 0P46-RDTB•ØØØ 0P47-ROTF•ØØØ	41.0 28.0 28.0	
4	GND-63P-08 GND-63R-07	23.0 23.0	MP-ADÉC-00+110 MP-ADEC-02+000	44.Ø 7.Ø	0PØ7-B0S6-ØØØ 0PØ7-B0S6+11Ø 0P1Ø-B0S7-ØØØ	29.Ø 27.Ø	0P50-66+010 0P50-66+020	20.0 21.0	-
	GND-72L-Ø8 GND-72M-Ø8 GND-72N-Ø8	19.0 19.0 19.0	MP-ADEC-Ø3•000 MP-ADEC-Ø3•110 MP-ADEC-Ø4•000	7.0 21.0 7.0	OP10-BDS7-110 OP11-BS01-000 OP11-BS01-110	29.0 27.0 29.0	OP5Ø-RDTX•ØØØ OP51-52•11Ø OP51-RECC•ØØØ	28.0 16.0 28.0	
F	GND-72P-Ø8 GND-72Q-Ø8 GND-72R-Ø8	19.0 19.0 19.0	MP-ADEC-Ø5•200 MP-ADEC-Ø6•000 MP-ADEC-Ø7•000	7.0 7.0 7.0	OP12-BS02•000 OP12-BS02•110 OP13-BS03•000	27.Ø 29.Ø 27.Ø	0P52-REDC•ØØØ 0P54-IDTA•ØØØ 0P57-NOP•ØØØ	28.0 28.0 28.0	
	GND-725-Ø8 GND-72T-Ø8	17.0 17.0	MP-ADEC-08+300 MP-ADEC-09+000	8.Ø 8.Ø	OP13-BSØ3•11Ø OP14-BS21•0ØØ	29.Ø 27.Ø	0P57-N0P+110 0P60-WADM+000	21.0 28.0	
	GND-81A-Ø8 GND-81B-Ø8 GND-81N-Ø8	13.0 13.0 18.0	MP-ADEC-10•000 MP-ADEC-12•000 MP-ADEC-13•000	8.0 8.0 8.0	OP14-BS21•110 OP15-BS22•000 OP15-BS22•110	29.0 27.0 29.0	0P6Ø-WADM•11Ø 0P61-WCSN•ØØØ 0P62-WDSN•ØØØ	40.0 28.0 28.0	
	GND-81P-Ø8 GND-81Q-Ø8	7.0 7.0	MP-ADEC-13-110 MP-ADEC-2-5-110 MP-ADEC-3-5-110	35.Ø 23.Ø	OP16-8523-000 OP16-8523-110 OP17-BNFT-000	27.Ø 29.Ø	0P63-64+110 0P63-64-66+020	37.0 37.0	
F	GND-81R-Ø8 GND-81V-Ø8 GND-81W- <u>Ø</u> 8	7.0 21.0 20.0	MP-DATA-Ø•11Ø MP-DATA-1•11Ø	23.0 7.0 7.0	OP17-BNFT•110 OP20-DCSS•000	27.0 29.0 27.0	0P63-64-66•110 0P63-72•010 0P63-72•020	37.0 27.0 21.0	
	ĠND-81X-Ø8 GND-9ØA-Ø7 GND-9ØF-1Ø	20.0 13.0 36.0	MP-DATA-2-110 MP-DATA-3-110 MP-DATA-4-110	7.0 7.0 7.0	OP20-DCSS+110 OP21-DCSR+000 OP21-DCSR+110	43.0 27.0 44.0	0P63-72•12Ø 0P63-WDDS•ØØØ 0P63-WDDS•11Ø	27.0 28.0 16.0	
	GND-90G-10 GND-90H-10	36.Ø 32.Ø	MP-DATA-5+110 MP-DATA-6+110	7.0 7.0	0P22-23•010 0P22-LCSN•000	34.Ø 27.Ø	0P64-WDTB•ØØØ 0P65-WDTF•ØØØ	28.Ø 28.Ø	
	GND-9ØJ-1Ø GND-9ØK-Ø9 GND-9ØL-Ø9	31.0 25.0 25.0	MP-DATA-7•110 MP-DATA-EN•040 MP-DATA-P•110	7.0 23.0 7.0	OP22-LCSN•010 OP23-ICSN•000 OP24-26•010	21.0 27.0 33.0	0P65-WDTF•11Ø 0P66-WDTX•ØØØ 0P67-7Ø•Ø2Ø	38.0 28.0 40.0	
	GND-9ØM-Ø9 GND-9ØN-Ø9 GND-9ØR-1Ø	24.0 25.0 33.0	MP-PAR-ERR•120 MP-PAR-ERF•121 MP-RD•110	8.0 4.0 7.0	ÖP24-LRCT•000 OP25-7-40-2•130 OP25-IFCT•000	27.0 41.0 27.0	OP67-70•110 OP67-WECC•000 OP70-WEDC•000	36.0 28.0 28.0 28.0	
ō	GND-90S-10 GND-90T-10	33.Ø 36.Ø	MP-RD-WR+100 MP-RESET-RUN+000	8.Ø 22.Ø	OP25-IFCT+110 OP26-IRCT+000	41.0 27.0	OP70-WEDC+110 OP71-WHEX+000	38.0 28.0	
	GND-9ØU-1Ø GND-9ØX-Ø8 HI-LVL-Ø•1ØØ	36.0 20.0 .5.0	MP-SEL-Ø•Ø2Ø MP-SEL-1•Ø2Ø MP-SEL-2•Ø2Ø	7.0 7.0 7.0	OP26-IRCT•110 OP27-ISRC•000 OP27-ISRC•110	41.0 27.0 41.0	0P72-WZDS•ØØØ 0P73-WZRD•ØØØ 0P75-77•11Ø	28.0 28.0 45.0	
	HĪ-ĽVĽ-1•100 HI-LVL-2•100	5.Ø 5.Ø 5.Ø	MP-ST-SEQ • 100 MP-WR • 020 MP-WR • 110	22.0 7.0 7.0	OP31-LCMO•000 OP31-LCMO•110 OP32-LFCT•000	28.0 31.0 28.0	ÖP75-WZIX•ØØØ OP77-WIDX•ØØØ OP1-Ø•ØØØ	28.0 28.0 10.0	
	HĪ-LVL-3•100 INH-DCS•020 LASI-DATA•110	42.Ø 17.Ø	MP-WR+12Ø MP-WR-00+130	7.Ø 35.Ø	OP34-RCTL+000 OP34-RCTL+110	28.0 35.0	OPT-1-000 OPT-2-000	10.0 10.0	1
С	LAST-EDAC•12Ø LAST-EDAC•13Ø MODE-DEST•010	20.0 19.0 35.0	MP-WR-Ø8•Ø3Ø MP-WR-Ø8-10•Ø4Ø MP-WR-Ø8-10•130	33.0 23.0 23.0	OP35-EXEC•Ø2Ø OP35-SEDC•ØØØ OP35-SEDC•Ø1Ø	37.0 28.0 21.0	P-2DAC-0ATA-P•100 PAR-F-BUFF•100 PORT-4XX•100	19.0 37.0 33.0	
	MODE-DEST • 100 MODE-DEV-INH • 100 MODE-DIAG-SEL • 100	33.0 33.0 33.0	MP-WR-Ø3•Ø3Ø MP-WR-1Ø•Ø3Ø MP-WR-4•Ø2Ø	32.0 34.0 24.0	OP35-SEDC•110 OP36-STAT•000 OP36-STAT•110	31.0 28.0 31.0	PORT-500-010 PORT-500-100 PORT-LD-130	34.0 33.0 33.0	
	MODE-EDAC-RD•010 MODE-EDAC-RD•100	36.Ø 33.Ø	MP-WR-4+130 MP-WR-5+020	25.0 24.0	OP37-HALT•000 OP40-41-47•110	28.Ø 35.Ø	PORT-SEL-0+100 PORT-SEL-1+100	33.0 33.0	-
	MODE -L D • 13Ø MODE -RAR • 1ØØ MODE -RAR • 11Ø	32.Ø 33.Ø 18.Ø	MP-WR-5•130 MPRO•120 MPWR•120	24.0 7.0 7.0	OP4Ø-42-DS•020 OP40-42-DS•110 OP40-56•020	42.0 41.0 37.0	PORT-SEL-2•100 PORT-SEL-3•100 PORT-SEL-E•100	33.0 33.0 33.0 33.0 33.0	
8	MODE-SPØ•1ØØ MODE-SP1•1ØØ MODE-VERIFY•Ø1Ø	33.0 33.0 17.0	OPØØ-BUN•ØØØ OPØØ-BUN•11Ø OPØ1-BEQ•ØØØ	27.0 28.0 27.0	0P4Ø-56•13Ø 0P4Ø-CCSN•ØØØ 0P4Ø-CCSN•11Ø	37.0 28.0 16.0	PORT-SPØ•1ØØ R-EDAC-DATA-Ø•11Ø R-EDAC-DATA-1•11Ø	33.0 19.0 19.0	
	MODE-VERIFY•100 MP-A00-D4•030	33.Ø 44.Ø	0PØ1-8EQ+11Ø 0PØ2-8CCE+ØØØ	28.Ø 27.Ø	OP41-42•020 OP41-42•110	41.Ø 42.Ø	R-EDAC-DATA-2•110	19.0	
	MP-AØØ-D4•12Ø MP-A3-DØ•12Ø MP-ADDR-1 <u>1•1</u> 1Ø	44.0 21.0 7.0	OPØ2-BCCE • 110 OPØ3-BSNZ • 000 OPØ3-BSNZ • 110	28.0 27.0 29.0	OP41-42+120 OP41-CCNF+000 OP42-CCNB+000	21.Ø 28.Ø 28.Ø	OISTRIBUTION C 120-26		}
	MP-ADDR-12•020 MP-ADDR-12•110 MP-ADDR-13•110	7.0 7.0 7.0	0PØ4-8BFL•ØØØ 0PØ4-8BFL•11Ø 0PØ5-8SHT•ØØØ	27.Ø 29.Ø 27.Ø	0P45-63-72-75•020 0P45-RDD5•000 0P45-RDD5•010	27.0 28.0 21.0		HONEYWELL	
# A	MP-ADDR-14+110	7.0	0PØ5-BSHT•11Ø	29.0	0P45-R005+110	42.0		LOC CEO PHOENIX, MIZONA U.S.A. TITLE LOGIC DIAGRAM- HDASE	
·							DATA BASE	LOGIC - PAGE CROSS REFERENCE SH REV	




	SIGNAL NAME				•			A	LEVEL3ISSUE	84APR29
		PAGE	SIGNAL NAME	PAGE	SIGNAL NAME	PAGE	SIGNAL NAM	E	PAGE	
1	R-EDAC-DATA-3•110 R-EDAC-DATA-4•110	19.Ø 19.Ø	SEQ-ADOR-LSB+100 SEQ-ADOR-NSB+100	24.Ø 24.Ø	SEQ-RO-SH-1-100 SEQ-RO-SH-1-100	9. 0 10.0	SW-MP-SEQ- SW-MP-SEQ-	3 • 100	23.Ø 23.Ø	
_	R-EDAC-DATA-5•110 R-EDAC-DATA-6•110 R-EDAC-DATA-7•110	19.0 19.0 19.0	SEQ-ADR-SET•13Ø SEQ-ANY-ERR•12Ø SEQ-BRANCH•000	22.0 18.0 30.0	SEQ-RO-SH-1+100 SEQ-RO-SH-2+100 SEQ-RO-SH-2+100	12.0 12.0 10.0	SH-MP-SEQ- SH-MP-SEQ- SH-MP-SEQ-	5•100	23.Ø 23.Ø 23.Ø	
	R-EQUAL • 140 R-EQUAL • 141	42.0 5.0	SEQ-BRANCH•100 SEQ-CTR-INC•130	30.0 27.0	SEQ-RO-SH-2•100 SEQ-RO-SH-2•100 SEQ-RO-SH-3•100	9.Ø 12.Ø	SH-MP-SFQ- SHO-OUT • Ø1	7•100 0	23.0 40.0	
	RCT-ALL-1•100 RCT-CNT-0•100 RCT-CNT-1•100	34.0 34.0 34.0	SEQ-DATA-00•010 SEQ-DATA-00•100 SEQ-DATA-00•100	27.Ø 24.Ø 25.Ø	SEQ-RO-SW-3•100 SEQ-RO-SW-3•100 SEQ-RO-SW-4•100	9.0 11.0 9.0	SYNC-BYTE• TEST-DCS•Ø TEST-EXEC•	20	18.Ø 44.Ø 23.Ø	
	RCT-CNT-2•100 RCT-CNT-3•100	34.0 34.0	SEQ-DATA-01•010 SEQ-DATA-01•100	27.Ø 25.Ø	SEO-RO-SH-4•100	11.Ø 12.Ø	TEST-STRT- TTE-SYNC-E	SW0+000 R+010	43.Ø 21.Ø	
	RCT-CNT-4+100 RCT-CNT-5+100 RCT-CNT-6+100	33.0 33.0 33.0	SEQ-DATA-01•100 SEQ-DATA-02•010 SEQ-DATA-02•100	24.0 27.0 24.0	SEQ-RO-SW-4 • 100 SEQ-RO-SW-5 • 100 SEQ-RO-SW-5 • 100 SEQ-RO-SW-5 • 100	11.0 12.0 9.0	WR-LAST - 02 WR-LST-BYT	• 13Ø	38.Ø 37.Ø	
1	RCT-CNT-7+100 RCT-LD+040	33.0 33.0	SEQ-DATA-02•100 SEQ-DATA-03•100	25.Ø 25.Ø 24.Ø	SEQ-RO-SH-6•1ØØ SEQ-RO-SH-6•1ØØ SEQ-RO-SH-6•1ØØ	11.0 9.0				
	RCT-LSB-1•100 RCT-PE•040 RCT-PE•041	33.0 33.0 4.0	SEQ-DATA-03•100 SEQ-DATA-04•100 SEQ-DATA-05•100	25.0 25.0 26.0	SEQ-RO-SW-7+100 SEQ-RO-SW-7+100	12.Ø 11.Ø 1Ø.Ø				
	RD-N INH • Ø2Ø RESET-DCS • Ø4Ø REV-Ø • 10Ø	16.0 44.0 13.0	SEQ-DATA-08•100 SEQ-DATA-08•100 SEQ-DATA-09•100	26.0 25.0 26.0	SEQ-RO-SW-7•100 SEQ-RUN-R1•020 SEQ-RUN-R2•020	13.Ø 21.Ø 21.Ø				
	REV-1+100 REV-2+100	13.0 13.0	SEQ-DATA-09•100 SEQ-DATA-10•100	25.0 25.0 25.0 26.0	SEQ-RUN-R3•020 SEQ-RUN-R3-0•010	22.Ø 21.Ø				
-	REV-3•100 REV-4•100 REV-5•100	13.0 13.0 13.0	SEQ-DATA-10•100 SEQ-DATA-11•100 SEQ-DATA-11•100	26.0 26.0 25.0	SEQ-RUN-R3-1∙010 SEQ-RUN-RST•130 SEQ-ST-LSB•100	21.Ø 22.Ø 26.Ø				
	REV-6+100 REV-7+100	13.0 13.0	SEQ-DATA-12•100 SEQ-DATA-12•100	26.0 25.0	SEQ-ST-ONES+100 SEQ-STATE-0+100	26.Ø 26.Ø				
	S-EQUAL • 140 S-EQUAL • 141 S-EQUAL • A•020	42.0 4.0 42.0	SEQ-DATA-13•100 SEQ-DATA-13•100 SEQ-DATA-14•100	26.Ø 25.Ø 25.Ø	SEQ-STATE-1•100 SEQ-STATE-2•100 SEQ-STATE-3•100	26.Ø 26.Ø 26.Ø				
	S-EQUAL-8-030 SEDC-4-CN-100 SEDC-4-CN-110	42.0 31.0 19.0	SEQ-DATA-14•100 SEQ-DATA-15•100 SEQ-DATA-15•100	26.0 25.0 26.0	SEQ-STATE-4•100 SEQ-STATE-5•100 SEQ-STATE-5•110	26.0 26.0 19.0				
	SEDC-4-DT•100 SEDC-4-DT•110	31.Ø 19.Ø	SEQ-DATA-P0•100 SEQ-DATA-P1•100	25.Ø 25.Ø	SEQ-STATE-6+100 SEQ-STATE-6+110	26.Ø 19.Ø				
	SEDC-5-512+100 SEDC-5-512+110 SEDC-5-64+100	31.0 19.0 31.0	SEQ-ERR•110 SEQ-ERR•120 SEQ-EXEC-SET•020	18.0 18.0 21.0	SEQ-STATE-7•100 SEQ-STATE-7•110 SET-LST-BYT•130	26.0 19.0 38.0				
	SEDC-5-64*100 SEDC-5-64*110 SEDC-5-C0*100 SEDC-5-C0*110	19.0 31.0	SEQ-EXEC-SET+130 SEQ-INCR+000 SEQ-INCR+110	22.Ø 30.Ø 30.Ø	SET-TTE•1ØØ SHORT-BLK•11Ø SRC-ALL-1•1ØØ	42.Ø 17.Ø				
	SEDC-5-CN•100 SEDC-5-CN•110	19.0 31.0 19.0	SEQ-INCR+111 SEQ-PE+120	5.0 26.0 26.0	SRC-CNT-0•100 SRC-CNT-1•100	33.Ø 33.Ø 33.Ø				
	SEDC-DATA+100 SEDC-LD+100 SEDC-S-512+100	31.0 31.0 31.0	SEQ-PE-ؕ000 SEQ-PE-Ø-1•110 SEQ-PE-1•000	26.Ø 26.Ø 26.Ø	SRC-CNT-2•100 SRC-CNT-3•100 SRC-INC•110	33.Ø 33.Ø 32.Ø				
	SEOC-S-64•100 SEDC-S-C0•100	31.0 31.0	SEQ-RESET•030 SEQ-RESET•031	22.Ø 22.Ø	SRC-LD•040 SRI-IN•020	32.Ø 40.Ø				
	SEDC-S-CN•100 SEDC-SPؕ100 SEL∵SEQ-RW•130	31.0 31.0 7.0	SEQ-RESET•120 SEQ-RO-0•100 SEQ-RO-1•100	22.Ø 13.Ø 13.Ø	STAT-C-CCE•100 STAT-C-CNE•100 STAT-D-CCE•100	32.Ø 32.Ø 32.Ø				
	SELECT-SEQ•12Ø SEQ-ADDR-Ø•1ØØ SEQ-ADDR-1•1ØØ	7.Ø 24.Ø 24.Ø	SEQ-RO-2+1ØØ SEO-RO-3+1ØØ	13.0 13.0	STAT-D-SYE•100 STAT-ERR•100 STAT-ERR•110	32.Ø 32.Ø 18.Ø				
	SEQ-ADDR-2+100 SEQ-ADDR-3+100	24.0 24.0	SEQ-RO-4+100 SEQ-RO-5+100 SEQ-RO-6+100	13.0 13.0 13.0	STAT-LD+120 STAT-LD+121	31.Ø 4.Ø				
-	SEQ-ADDR-4+100 SEQ-ADDR-5+100 SEQ-ADDR-6+100	24.0 24.0 24.0	SEQ-RO-7•100 SEQ-RO-P•000 SEQ-RO-P•100	13.0 13.0 14.0	STAT-NO-DATA•100 STAT-SH-BLK•100 STOP-CLK•030	32.Ø 32.Ø 17.Ø	DISTRIBUT	TON C 120 -		
	SEQ-ADDR-7•100 SEQ-ADDR-8•100	24.0 24.0 24.0	SEQ-RO-SW-0•100 SEQ-RO-SW-0•100	11.0 10.0	STOP-CLK+121 SW-MP-SEQ-0+100	17.Ø 23.Ø			HONEYWELL LOC CEO PHOENIX, ARIZONO U.S.A	
	SEQ-ADDR-9•100	24.0	SEQ-RO-SW-0•100	8.0	SW-MP-SĒQ-1•100	23.0			TITLE LOGIC DIAGRAM-	WDASE
. j						ASH REF 58Ø7	DATA BASE N IODAI	J/DAU\$45/H	LOGIC - PAGE CROSS REFERENCE STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE DISCHOOL STITE D	B A


•					
	_		_	_	


					. T					
н	I/O PIN	PAGE	SIGNAL NAME RCT-PE•041	I/O PIN WCØ3	PAGE 0 15.0	SIGNAL NAME FDTA-0-012-050-100	I/O PIN HGØ4 I	PAGE 7.0	SIGNAL NAME DMPADR-12•100	
	LDØ3 0 LDØ4 0 LDØ6 0	4.0	S-EQUAL • 141 STAT-LD • 121	₩CØ4 ₩CØ5	0 15.0 0 15.0	FDTA-0-D13-0S 0•100 FDTA-0-D14-0S 0•100	WGØ5 I	7.0 7.0	DMPADR-11•100 DMPDTA-0•100	
-	LDØ7 0 LDØ8 0 LDIØ 0	4.0 4.0 4.0	\$LD-SEQ-ADDR-LSB-021 DSH-CNTL-1-131 DSH-CNTL-4-131	WCØ6 WCØ7 WCØ8	0 15.0 0 15.0 0 15.0	FDTA-0-D15-050-100 FDTA-0-D16-050-100 FDTA-0-D17-050-100	НG07 I НG08 I НG09 I	7.0 7.0 7.0	DMPDTA-1-100 DMPDTA-2-100 DMPDTA-3-100	
	L012 0 L013 0 L014 0	4.0 4.0 4.0	EDAC-RSTB+131 DSW-CNTL-2+131 \$SEU-CTR-LD+011	WCØ9 WC12 WC13	0 15.Ø 0 16.Ø 0 16.Ø	FDTA-M-DM1-050+100 FDEV-SEL-2-050+100 FDEV-SEL-3-050+100	WG1Ø I WG12 I WG13 I	7.0 7.0 7.0	DMPDTA-4+100 DMPDTA-5+100 DMPDTA-6+100	
-	LD15 0 LD16 0 LD18 0	4.Ø 4.Ø 4.Ø	CSYN-LD+Ø41 MP-PAR-ERR+121 EDAC-WSTB+131	WC14 WC15 WC16	0 16.0 0 16.0 0 16.0	DBRD-SEL-0-050•100 DBRD-SEL-1-050•100 DBRD-SEL-2-050•100	WG14 I WG15 I WG16 I	7.0 7.0 7.0	DMPDTA-7+100 DMPDTA-P+100 MPWR+120	
	LD19 0 LD20 0 RA01 0	4.Ø 4.Ø 4.Ø	BUFF-WSTB•131 BUFF-RSTB•131 FSEQ-EXEC•102	WC 17 WC 18 WC 19	0 16.Ø 0 16.Ø 0 16.Ø	D9RD-SEL-3-050•100 DBRD-SEL-4-050•100 DBRD-SEL-5-050•100	WG17 I WG18 I WG19 I	8.0 20.0 7.0	DMPADR-P•100 CYHD-FULL•010 MPRD•120	
	RAØ2 O RAØ3 O RAØ4 I	4.0 4.0 5.0	FSEQ-ADDR-LD•101 FSEQ-RUN•101 HI-LVL-0•100	WC2Ø WDØØ WDØ1	I 14.0 I 14.0 I 14.0	DSR-RD-SRI-ØSØ•1ØØ DDTA-I-D1P-ØSØ•1ØØ DDTA-I-D1Ø-ØSØ•1ØØ	₩Ğ2Ø Ö ₩HØØ O ₩HØ1 O	19.0 19.0 19.0	FMP-ADDR-ERR•010 DREG-0•110 DREG-1•110	
	RAØ5 0 RAØ6 0 RAØ7 0	4.0 4.0 4.0	FSEO-SYNC • 001 FSTRT-SHO • 101 FINDEX • 101	WDØ2 WDØ3 WDØ4	I 14.0 I 14.0 I 14.0	DDTA-I-D11-ØSØ•1ØØ DDTA-I-D12-ØSØ•1ØØ DDTA-I-D13-ØSØ•1ØØ	₩НØ2 0 ₩НØ3 0 ₩НØ4 0	19.0 19.0 19.0	DREG-2-110 DREG-3-110 DREG-4-110	
<u> </u>	RAØ8 I RAØ9 O RA1Ø O	5.0 4.0 4.0	HI-LVL-1•100 DEC-BRAN-1•021 DEC-BRAN-2•021	ผ D 05 WD06 WD07	I 14.0 I 14.0 I 14.0	00TA-I-014-ØSØ•1ØØ C0TA-I-015-ØSØ•1ØØ D0TA-I-016-ØSØ•1ØØ	₩НØ5 0 ₩НØ6 0 ₩НØ7 0	19.0 19.0 19.0	DREG-5+110 DREG-6+110 DREG-7+110	
	RA12 0 RA13 0 RA14 0	4.0 5.0 5.0	DEC-BRAN-3-021 SEO-INCR-111 R-EQUAL-141	WDØ8 WDØ9 WD1Ø	I 14.0 O 16.0 O 16.0	DOTA-1-017-050-100 DBRD-SEL-6-050-100 DBRD-SEL-7-050-100	МНФВ О МНФЭ О МН1Ф I	19.0 17.0 20.0	DREG-P+110 BUFF-STB+130	
	RA15 0 RA16 I	4.0	DEC-BRAN-0-021 HI-LVL-2-100	WD12 WD13	I 15.0 I 15.0	DINDEX-IDX-050+100 DFAULT-FLT-050+100	WH12 I WH13 I	17.Ø 17.Ø	DEFECT-SKP•120 BREG-00•110 BREG-01•110	
	RA17 O RA18 O RA19 I	5.0 5.0 5.0	FLAST-BYTE • 101 FHDDS-DTB • 101 HI-LVL-3 • 100	HD14 HD15 HD20	I 15.0 0 14.0 I 15.0	DOPER-OPI-050•100 FSEQ-RUN•110 DMP-ERROR•110	WH14 I WH15 I WH16 I	17.0 17.0 17.0	BREG-02+110 BREG-03+110 BREG-04+110	
<u> </u>	R801 I R802 I RD00 I	29.0 29.0 44.0	D-SUB-BRAN•000 D-DIS-BRAN•000 TEST-DCS•000	WE 02 WE 10 WE 12	I 5.0 I 7.0 I 19.0	\$DAU+010 DSEL-SE0+110 R-EDAC-DATA-0+110	WH17 I WH18 I WH19 I	17.0 17.0 17.0	BREG-05•110 BREG-06•110 BREG-07•110	
	RDØ1 I RDØ2 I WAØ2 I	43.0 23.0 17.0	TEST-STRT-SH0+000 TEST-EXEC+000 STOP-CLK+121	WE 13 WE 14 WE 15	I 19.0 I 19.0 I 19.0	R-EDAC-DATA-1•110 R-EDAC-DATA-2•110 R-EDAC-DATA-3•110	І ФУНИ І ФОСИ І 10СИ	17.0 17.0 17.0	BREG-P+110 BUF-FULL+110 SHORT-BLK+110	
	НАØ3 I НАØ7 I НАØ9 I	10.0 10.0 10.0	OPT-0•000 OPT-1•000 OPT-2•000	WE 16 WE 17 WE 18	I 19.0 I 19.0 I 19.0	R-EDAC-DATA-4•110 R-EDAC-DATA-5•110 R-EDAC-DATA-6•110	I 20LW I 60LW I 40LW I 20LW	17.Ø 19.Ø 19.Ø	LAST-DATA•110 B-REG-READY•110 F-EDAC-READY•110	•
c	HA12 0 HA13 0 HA14 0	13.0 13.0 13.0	SEQ-RO-0•100 SEQ-RO-1•100 SEQ-RO-2•100	WE 19 WE 20 WE 21	I 19.0 I 19.0 I 5.0	R-EDAC-DATA-7•11Ø P-EDAC-DATA-P•10Ø \$PARTIAL-CLR•011	₩ЈØ6 0 О 700LW	19.0 19.0 19.0	F-EDAC-READY•110 F-EDAC-ERROR•110 SEQ-STATE-5•110 SEQ-STATE-6•110	
	WA15 0 WA16 0 WA17 0	13.0 13.0 13.0	SEQ-RO-3•100 SEQ-RO-4•100 SEQ-RO-5•100	WFØ1 WFØ2 WFØ3	0 18.0 0 18.0 0 18.0	MODE-RAR•110 DEV-4XX-500•120 DEV-501•120	1 Ø1CM 0 6ØCM 0 8ØCM	19.0 19.0 20.0	SEQ-STATE-7•110 EDAC-STB•130 DOUBLE-DEF•120	
_	WA 18 0 WA 19 0 WA 20 0	13.0 13.0 14.0	SEQ-RO-6•100 SEQ-RO-7•100 SEQ-RO-P•100	WFØ4 WFØ5 WFØ6	0 18.0 I 5.0 O 18.0	SYNC-BYTE•120 \$DAU-TOT-CLR•011 SEQ-ERR•120	₩12 0 ₩13 0 ₩14 0	20.0 20.0 20.0	CSYN-CNT-0+110 CSYN-CNT-1+110 CSYN-CNT-2+110	
	НВЙЙ О НВЙ1 О НВЙ2 О	16.0 16.0 16.0	FCMD-DCP-050•100 FCMD-DC0-050•100 FCMD-DC1-050•100	WFØ7 WF10 WF12	0 18.0 0 19.0 0 19.0	STAT-ERR•110 SEDC-4-CN•110 SEDC-4-DT•110	WJ15 0 WJ16 0 WJ17 0	20.0 20.0 20.0	CSYN-CNT-3+110 CSYN-CNT-4+110 CSYN-CNT-5+110	
В	WBØ3 0 WBØ4 0 WBØ5 0	16.0 16.0 16.0	FCMD-DC2-ØSØ+1ØØ FCMD-DC3-ØSØ+1ØØ FCMD-DC4-ØSØ+1ØØ	WF13 WF14 WF15	0 19.0 0 19.0 0 19.0	SEDC-5-C0•110 SEDC-5-CN•110 SEDC-5-64•110	M718 0 M718 0	20.0 20.0 20.0	CSYN-CNT-6+110 CSYN-CNT-7+110 DEV-4XX+110	
	W806 0 W807 0 W810 0	16.0 16.0 15.0	FCMD-DC5-ØSØ•1ØØ FCMD-DCS-ØSD•1ØØ DDAI-INIT-ØS1•1ØØ	WF16 WF17 WF18	0 19.0 0 19.0 0 19.0	SEDC-5-512-110 CMD-WRITE-120 EDAC-CLEAR-130	HKØ1 O	20.0	FSEQ-EXEC-110	
	ИВ12 0 ИВ15 0 ИВ19 0	15.0 15.0 15.0	DINIT-DIN-ØSØ•1ØØ DRD-FR-DEV-ØSØ•1ØØ DCONT-DUT-ØSØ•1ØØ	WF 19 WF 20 WF 21	0 19.0 0 19.0 0 19.0	LAST-EDAC+130 EDAC-BYTES+120 CMD-WR-DCS+120				
	₩CØØ 0 ₩CØ1 0	15.Ø 15.Ø	FDTA-O-D1P-0S0•100 FDTA-O-D10-0S0•100	HGØØ HGØ2	I 7.0 I 7.0	DMPADR-15+100 DMPADR-14+100				
A	WCØ2 O	15.0	FDTA-0-D11-0S0•100	MG03	I 7.0	DMPADR-13•100				








.


































	10		9	<u></u>	8		7		6	•		<u></u>		4 OND 5000	B. 116 . 55	3			2		1	
н											•		(15) HO2Ø (15) HO2Ø	DMP-ERRO DMP-ERRO	R-110 10	4G44Ø8 9Ø		DAI-INIT-	-0S1•100)	W810		
-		(41)[15 (41)[15	DREG-3•:	00 01 4G	8 1D	Ø3 FDTA-C)-D13-ØSØ•1	00 > WC04					(44)[15] (44)[15]	FOEV-INI FDEV-INI	T•100 04 T•100 05	4G44Ø8 8 9Ø	0 06 0	INIT-DIN-	-050•100 >	HB12		·
F		(41)[15 (41)[15	DREG-2•	00 12 46·	408 8 81E	<u>11 FDTA-0</u>) <u>-012-050•</u> 1	⁰⁰ → ₩C03					(32)[15] (32)[15]	CMD-01-W	R•010 01 R•010 02	4G44Ø8 8 9Ø	<u>0 83 0</u>	RD-FR-DE\	V-050•100 <u>)</u>	→ WB15		
E		(41)[15 (41)[15	DREG-1•	100 09 4G	94Ø8 8 81E	<u>08 FDTA-(</u>	J-D11-ØSØ•1	00 → MC02					(44 (44))[15] <u>FSk</u>))[15] <u>FSk</u>	10-100 12 10-100 13	4G44Ø8 81		CONT-OUT-	-050 <u>•100</u> >	HB13		
		(41)[15	DREG-Ø•	100 05	81E	Ø6 FDTA-C	9-010-050• <u>1</u>	^{ØØ} → ₩CØ1					(41) (41)	[15] DREG	-M•100 09 -M•100 10	4G44Ø8 8 81	0 Ø8 F	<u>OTA-M-DM</u>)	1-050 - 100	→ ₩CØ9		
ō	(15)	WD14 > DOPE (6)	R-OPI-ØSØ•16 DIAG-SEL•Ø	00 01 4 _G 20 02	4Ø8 2 81E	Ø3 DEV-OF	°I•100 (15)					(41) (41)	(15) <u>DREG</u> (15) <u>DREG</u>	-P•100 04 -P•100 05	4G44Ø8 8 81	0 Ø6 F	<u>DTA-0-D1</u> F	P-050•100	> ⊬CØØ		
С		HD14 > DOPE											(41) (41)	[15] DREG	-7•100 .01 -7•100 .02	4G44Ø8 8 8	03 F	<u>DTA-O-Di</u>	7-050•100	→ HCØ8		
	(15) (15)	WD13 > DFAU WD13 > DFAU	_T-FLT-050• _T-FLT-050•	100 12 4G 100 13	72A	11 DEV-FL	<u>T+100</u> (4	15)					(41) (41)	[15] DREG	-6•100 12 -6•100 13	4G44Ø8 8 81		<u>078-0-016</u>	6-050•100	→ нс07		
В		WD13 > DFAU										,	(41)	(15) <u>DREG</u> (15) <u>DREG</u>	-5•100 09 -5•100 10	4G44Ø8	Ø8 F	DTA-0-015	5-050•100 <u>)</u>	→ ₩CØ6		
-	[15] [15]	WD12 > DIND WD12 > DIND	EX-IDX-050• EX-IDX-050•	100 09 4 _G	1408 8 72A	Ø8 DEV-IC	IX+190 (4	15)														
A	(15)	WD12 > DIND	EX-IDX-ØSØ•	100 02 GA	RNSA								(41) (41)	(15) <u>DREG</u> (15) <u>DREG</u>	-4•100 04 -4•100 05	4544Ø8 8 81	06 F	DTA-0-D14	4-050•100	→ HCØ5		
	10									<u> </u>		LOC	HONE	YWELL RMATION SYSTEMS RIZONA U.S.A.	TITLE L	OGIC DIAG	RAM- WDAS	SE .	SIZE DIG NO	75904 1	H REY	

























































































																		5	80	75	90	00	
REV	AUTHORITY		DATE		SIGNA	7 (19 E	II/	AB										P	-				
		YR			1	_	001	102	1,02					1				AL					
	LEVEL 1 ISSUE	82	08	27	1. 4 Bo	y & 13-82	Α											Α					
AI	ENXS149		ND		J. W. Bran	th	ÁI																
B	PHABX5475	84	06	08	& Dren	.The	B	B										5	3				
C	PHADXS590	84	Nov	14	& Dre	th			C									C					
D	PHABXS475 PHABXS590 PHABXS696	85	BOT	02	ADra	th			D									D					
														1									_
			<u> </u>															+	-				_
	-										+		-	-				-	-			_	-
														-				+					+
											-		+	-			+	+	+				+
										+	+	+	+	-			\dashv	+					+
										1			+				\dashv	+	+				
											+	\top	+				_						+
	58075904				LOGK L	DIAG		A	A		1		1				1	1					
					TEST D	ATA																	
							<u></u>						VISIO			EE SH	EET						
	Honey	yN	ell			MADE B								-11	TLE IDU	HC	PV	∨ A	W	DA	SE	•	
HC	NEYWELL INFORMA			TEM	IS INC.	GROUP I	SOVED 8-12-82 SION STATUS FOR EACH PAGE SHEET OR UP IS SHOWN BY LAST ENTRY IN THE RESPONDING NUMBERED COLUMN HDUHC PWA VVDASE REVISION STATUS FOR SHEET REVISION STATUS FOR SHEET REVISION NUMBERED COLUMN TO SHOW THE PWA VVDASE RESPONDING NUMBERED COLUMN					REV D											
E 300	A-3 (1-79)					DIST.	31	2															

15 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de 16 de

																		5	80	<u>'</u>	5	90	2
REV	AUTHORITY	V.5	DATE	·	SIGNA	TURE			NO			-		1-1					Ţ				SH
_	1111 21661.5	YR	MO	DAY	1 11/2	66	$\frac{w_1}{4}$	002			-	+	+-	╂╌┼	+	+	+			\dashv			A//
A	LVL 3 1350E	82	08	17	9.4.0	9-13-82	A				_	1		1		4	 			4	10	=	A
B	LVL 3 155UE PHAXXS475	84	06	08	& Dren	the	<u> </u>	B									1			14	10	=	B
																				\exists			
				T			†				_	+	1	† †	_	+	1			+	-	\dashv	
				┼-			+				-			+		+-	+			+			
				 			-	-				\dashv	+-	 			 	$\left \cdot \right $		\dashv			
				ļ			<u> </u>							1 1						\dashv	\perp		
						•																	
						····	1					\top	+	1 1		1	1						
				+			╁	-				\dashv	+	+-+	-	+	+-		+	\dashv	\dashv	-+	\dashv
				-			╁—	 			_			+	+		-			-+		\dashv	\dashv
				ļ		·	 	 			_			1 1						\dashv	_	_	_
																						1	
												1											\Box
							1				_	\top	+	1 1	\top	1	†		\dashv	1	一	$\neg \dagger$	$\neg \uparrow$
			L	Ц	<u> </u>		F	OR C	ONTH	NUAT	ION	OF REV	VISION	STATI	JS SEE	SHEE	r						
						MADE I	W.	Yajı	INLA	ki.	821	Jua	09	TIT	LE ,	7 7	- ,		. /	_	A		
	Honey	yW	ell			APPRO	VED/S	5 1	-	#	<u> </u>	8-1	z-82	,	(- 1	1)		U	A	2	
но	NEYWELL INFORMAT	гю	ı sys	TEM	IS INC.	REVISIO GROUP	N STA	TUS	FOR	EACH	PAG	E SHE	ET OR	512	E	REVISI	ON ST	ATUS	FOR	SH	HEFT		REV
FOC	PHOENIX. A					CORRES								1	1	58	07!	59	02		///		B
E 300	A-3 (1-79)					DIST.			3														

•

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

1/10

TAB-002

STANDARD LOCATION CODE PATTERN
X-POS & Y-POS PER 58046507-002
UNLESS OTHERWISE SHOWN, ROTATION IS NORTH

Loc	TYPE	I DENT	X-Pos	V-866	_
OOA OOAE OOB OOC OOCE OOD OOE OOGE OOGE OOH OOJE OOL OOM OONE OOS OOSE OOT OOUE OOV OOW OOW OOA OOA OOA OOA OOA	SWOG P9 1B-495 1B-473 P1043 2D5419 RN3C P1043 1B-476 P9 1B-476 P1043 1U-670 P1043 1B-015 1B-696 P9 1B-476 P1043 1B-054 P1043 1B-054 P1043 1B-054 P1043 1B-474 P1043 2D5419 RSOH 1B-474 P9 1B-696 1B-696 P1043 1B-696 P1043 1B-696 P1043 1B-696 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1043 P1044 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P1045 P	58020295-007 43A114748P9 58002495-001 58002473-001 43C212092P1043 43C216419P1 43B216592P12 43C212092P1043 58002476-001 43A114748P9 58002476-001 43C212092P1043 58002670-001 43C212092P1043 58002015-001 58002696-001 43C212092P1043 58002015-001 58002696-001 43C212092P1043 58002476-001 43C212092P1043 58002476-001 43C212092P1043 58002476-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043 58002696-001 43C212092P1043		Y-Pos	ROTATION

EDA

84-04-19 REV. B

58075902

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

LOC	TYPE				
		1 DENT	X-Pas	V 5	
	•		7 7 0 3	Y-POS	ROTATION
09CE	P1043				
09D	18-644	430212092F1043			
09E	18-644	58002644-00)			
09EE	P1043	58002644-001			
09F	18-644	43C212092P1043			
09FE	RSOH	58002644- ₀₀₁			
09G	1B-644	58020479-008			
09GE	P9	58002644-001			
09H	18-644	43A114748P9			
09HE	RSOH	58002644-001			
09J	1B-495	58020479-008			
09JE	P1043	58002495-001			
09K	10-616	43C212092P1043			
09L	10-616	58002616-001	·		
O9LE	P1043	58002616-001			
09M	10-616	43C212092P1043			
09ME	RSOH	56002616-001			
09N	18-495	58020479-008			
09NE	P9	58002495-001			
09P	1B-475	43A114748P9			
090	18-644	58002475-001			
OOCE	P1043	56002644-001			
09R	1B-015	430212092P1043			
098	18-495	58002015-001			
09SE	P1043	58002495-001			
091	18-015	43C212092P1043			
. 09TE	RSOH	58002015-001			
090	1B-017	58020479-008			
09UE	P9	58002017-001			
09V	18-644	43A114748P9			
09VE	RSOH	58002644-001			
09W	1B-478	58020479-008			
09WE	10-4/8 P1040	58002478-001			
09X	P1043	43C212092P1043			
18AE	18-478 P9	58002478-001			
18B		43A114748P9			
18C	1B-644	58002644-001			
18CE	18-653	58002653-001			
. 002	P1043	43C212092P1043			

EDA

TAB-002

84-04-19 REV. B

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

TAB-002

Loc	TYPE	I DENT	X-Pos	Y-Pos	
				1-103	ROTATION
18D	18-017				
18E	1B-495	58002017-001			
18EE	P1043	58002495-001			
18F		43C212092P1043			
18G	1B-476 1D3491	58002476-001			
18GE	P9	58002491-001			
18H	103491	43A114748P9			
18J	103491	58002491-001			
18JE	P1043	58002491-001			
18K	103491	43C212092P1043			
18L	1B-472	58002491-001			
18LE	P1043	58002472-001			
1 8M	1B-475	43C212092P1043			
18N	103491	58002475-001			
18NE	P9	58002491-001			
18P		43A114748P9			
180	103491 103491	58002491-001			
18QE	P1043	58002491-001			
18R		43C212092P1043			
185	1D3491	58002491-001			
18SE	1B-017	58002017-001			
18T	P1043	43C212092P1043			
180	1B-015	58002015-001			
18UE	1B-472 P9	58002472-001			
18V		43A114748P9			
18W	1B-652	58002652-001			
18WE	18-473	58002473-001			
18X	P1043	43C212092P1043			
27A	10-670	58002670-001			
27AE	1B-015	58002015-001			
27C	P9	43A114748P9	*		
27CE	1B-015	58002015-001	•		
	P1043	43C212092P1043			
27E	1B-474	58002474-001			
27EE	P1043	43C212092P1043			
27F	1B-474	58002474-001			
27G	103491	58002491-001			
27GE	P9	43A114748P9			
27H	1D3491	58002491-001			

EDA

84-04-19 REV. B

58075902

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

TAB-002

Loc	TYPE	1 DENT			
		IDENI	X-Pos	Y-POS	ROTATION
27J	103491	E9000401 001			•
27JE	P1043	58002491-001			
27K	103491	43021209271043			
27L	1B-495	58002491-001			
27LE	P1043	58002495-001			
27M	1B-053	43C212092P1043			
27N	1D3491	58002053-001			
27NE	P9	58002491-001			
27P	103491	43A114748P9			
270	103491	58002491-001			
27QE	P1043	58002491-001			
27R	1D3491	43C212092P1043			
27S	1B-474	58002491-001			
27SE	P1043	58002474-001			
271		43021209291043			
270	1B-053	58002053-001			
27UE	1B-053	58002053-001			
27V	P9	43A11474EP9			
27V 27W	2D5419	43C216419P1			
27W 27WE	10-670	58002670-001			
	P1043	43C212092P1043			
27X	10-670	58002670-001			
36A	10-616	58002616-001			
36AE	P9	43A114748P9			
36B	10-616	58002616-001			
36BE	RSOH	58020479-008			
36C	1B-053	58002053-001			
36CE	P1043	43C212092P1043			
36D	1B-478	58002478-001			
36E	1B-477	58002477-001			
36EE	P1043	43C212092P1043			
36F	1B-015	58002015-001			
366	1D3491	58002491-001			
36GE	P9	43A114748P9			
36H	1D3491	58002491-001			
36J	1D3491				
36JE	P1043	58002491-001			
36K	103491	43C212092P1043			
36L	1C-057	58002491-001			
_		58002057-001			

EDA

84-04-19 REV. B

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

TAB-002

LOC	TYPE	IDENT	X-Pos	Y-Pos	ROTATION
					ROTATION
36LE	P1043	43C212092P1043			
36M	10-057	58002057-001			
36N	103491	58002491-001			
36NE	P9	43A114748P9			
36P	103491	58002491-001			
36Q	103491	58002491-001			•
36QE	P1043	43C212092P1043			
36R	1D3491	58002491-001			
368	1E-011	58002011-001			
36SE	P1043	43021209281043			
36T	1E-011	58002011-001			
36U	1B-495	58002495-001			
360E	P9	43A114748P9			
36V	1B-017	58002017-001			
36M	10-670	58002670-001			
36ME	P1043	43C212092P1043			
36X	10-670	58002670-001			
45A	10-616	58002616-001			
45AE	P9	43A114748P9			
45B 45BE	10-616	58002616-001			
456E 45C	RSOH	58020479-008			
45CE	1B-476	58002476-001			
45EE	P1043	43C212092P1043			
45F	P1043	43C212092P1043			
45G	1B-713	58002713-001			
45GE	1C-057 P9	58002057-001			
45H	• •	43A114748P9			
45J	1C-057 1C-057	58002057-001			
45JE	P1043	58002057-001			
45K	10-057	43C212092P1043			
45L	1E-011	58002057-001			
45LE	P1043	58002011-001			
45M	1D3491	43C212092P1043			
45N	103491 1C-057	56002491-001			
45NE	P9	58002057-001			
45P	1C-057	43A114748P9			
450	1C-057	58002057-001			
- 54	10-057	58002057-001			

EDA

58075902

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

	, C_				
LOC	TYPE	IDENT	V 500		
			X-Pos	Y-Pos	ROTATION
45QE	P1043	43021209271043			,
45R	10-057	58002057-001			
458	1N3450	43C216450P1			
45SE	P1043	43C212092P1043			
45T	1B-473	58002473-001			
45U	1B-495	58002495-001			
45UE	P9	43A114748P9			
45V	1B-476	56002476-001			
45W	1P3405	43C216405P1			
45WE	P1043	43C212092P1043			
54A	10-616	58002616-001			
54AE	P9	43A114748P9			
54B	1B-644	58002644-001			
54C	1B-479	58002479-001			
54CE	P1043	43C212092P1043			
54D	1E-011	58002011-001			
54E	1B-053	58002053-001			
54EE	P1043	43C212092P1043			
54F	1B-017	58002017-001			
54G	1D3491	58002491-001			
54GE	P9	43A114748P9			
54H	1D3491	58002491-001			
54J	1D3491	58002491-001		- 4	
54JE	P1043	43C212092P1043			
54K	103491	58002491-001			
54L	10-059	58002059-001			
54LE	P1043	43C212092P1043			
54M	10-059	58002059-001			
54N	103491	58002491-001			
54NE	P9	43A114748P9			
54P	1D3491	58002491-001		-	
54Q	1D3491	58002491-001			
540E	P1043	43C212092P1043			
54R	1D3491	58002491-001			
548	10-616	58002616-001			
54SE	P1043	43C212092P1043			
54T	10-616	58002616-001			
54U	1B-094	58002094-001			

EDA

TAB-002

84-04-19 REV. B

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

TAB-002 LOC TYPE IDENT X-POS Y-POS ROTATION ---**54UE** P9 43A114748P9 54V 54VE 1B-495 58002495-001 58020479-008 58002670-001 RSOH 10-670 54WE P1043 43C212092P1043 54X 63A 10-670 58002670-001 58002616-001 43A114748P9 10-616 63AE 63C 63CE 10-071 58002071-001 P1043 43C212092F1043 10-071 58002071-001 63E 1B-495 58002495-001 63EE P1043 43C212092P1043 63F 63G 1B-015 58002015-001 1B-495 58002495-001 63GE P9 43A114748P9 637E 10-670 58002670-001 10-670 58002670-001 43C212092P1043 58002670-001 P1043 63K 63L 63M 10-670 RN4D 43B216592P17 P1043 43C212092P1043 43B216592P17 58002492-001 RN4D 63N 63NE 63P 630 1D3492 43A114746P9 103492 58002492-001 58002011-001 43C212092P1043 1E-011 630E P1043 63R 63RE 18-644 58002644-001 RSOH 58020479-008 635 1B-015 58002015-001 63SE P1043 43C212092P1043 63T 1B-056 58002056-001 58002017-001 43A114748P9 1B-017 63UE P9 63V 10-670 58002670-001 63WE P1043 43C212092P1043

4G4408

EDA

84-04-19 REV. B

43C216408P1

58075902

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

LOC	TYPE	IDENT	V - 060	V 500	
	*****	7 DENT	X-POS	Y-POS	ROTATION
72AE	P9	43A114748F3			
72B	RN9A	43B216592F22			
72C	4G4408	43C216408P1			
72CE	P1043	43C212092F1043			
72D	4G4408	43C216408P1			
72E	RN9A	43B216592P22			
72EE	P1043	43C212092P1043			
72F	1B-017	58002017-001			
72G	1B-714	58002714-001			
72GE	P9	43A114748F9			
72H	1B-696	58002696-001			
72J	1B-017	58002017-001			
72JE -		43C212092P1043			
72K	1B-713	58002713-001			
72L	1B3600	58002600-001			
72LE	P1043	43C212O92P1043			
72M	1B3600	58002600-001			
72N	1B3600	58002600-001			
72NE	P9	43A114748P9			
72P	1B3600	58002600-001			
720	1B3600	58002600-001			
720E	P1043	43C212092P1043			
72R	1B3600	58002607-001			
728	1B3600	58002600-001			
72SE	P1043	43C212092P1043			
72T	1B3600	58002600-001			
720	1B-017	58002017-001			
72UE	P9	43A114748P9			
72V	1B-476	58002476-001			
72W	10-668	58002668-001			
72WE	P1043	43C212092P1043			
72X	10-668	58002668-001			
81A	10-066	58002066-001			
BIAE .	P9	43A114748P9			
81B	10-066	58002066-001			
81C	464408	43C216408P1			
81CE	P1043	43C212092P1043			
81D	4 G4408	43C216408P1			

EDA

TAB-002

84-04-19 REV. B

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

COMP INSTL LIST - WDASE

TAB-002 LOC TYPE IDENT Y-POS ROTATION ------81E 4G4408 43C216408P1 P1043 BIEE 43C212092P1043 58002015-001 BIF 18-015 816 1B-696 58002696-001 81GE P9 43A114748P9 81H 1B-053 58002053-001 81J RN4D 43B216592P17 81JE P1043 43C212092P1043 81K 1N3450 43C216450P1 BIL 58002472-001 1B-472 BILE P1043 43C212092P1043 81M 4G4408 43C216408P1 81N 1B3600 58002600-001 BINE 43A114748P9 P9 81P 81Q 1B3600 58002600-001 183600 58002600-001 81QE P1043 43C212092P1043 81R 1B3600 58002600-001 58002053-001 81S 81SE 1B-053 P1043 43C212092P1043 81 T 1B-473 58002473-001 810 1B-495 58002495-001 BIUE 43A114748P9 58002600-001 81V 1B3600 81W 1B3600 58002600-001 81WE P1043 43C212092P1043

58002600-001

58002011-001

43A114748P9

43C216408P1 43C216408P1

43C216408P1

43C216408P1

58002635-001

58002635-001

84-04-19

43A114748P9

43C212092P1043

43C212092P1043

81X

90A

90B 90C

90CE

90D 90E 90EE

90F

90G 90GE

EDA

90AE

1B3600

1E-011

4G4408

4G4408

4G4408

4G4408

P1043

15-635

15-635

P9

P1043

P9

58075902 10

HONEYWELL INFORMATION SYSTEMS LOC PHOENIX, ARIZONA, U.S.A.

58075902

10 F

COMP INSTL LIST - WDASE

TAB-0	02				
LOC	TYPE	IDENT	X-Pos	Y-Pos	ROTATION
90H 90J 90JE 90K 90L 90L 90NE 90P 90OE 90S 90SE 90S 90SE 90T 90UE 90V 90WE 90WE	103488 103488 P1043 252780 252780 P1043 252780 252780 P9 1B3654 1B3654 P1043 103488 P1043 15-635 15-635 P9 4G4408 4G4408 P1043 1B3600	58002488-001 58002488-001 43C212092P1043 98002780-002 98002780-002 43C212092P1043 98002780-002 43C114748P9 58002654-001 58002654-001 43C212092P1043 58002488-001 58002488-001 58002488-001 58002488-001 58002635-001 43C212092P1043 58002635-001 43C216408P1 43C216408P1 43C212092P1043 58002600-001			

EDA

84-04-19

58075902 FINAL

10 /

er i

education of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the