



\*\*FILE\*\*ID\*\*INIADP730

E 1

IN  
VO

IIIIII NN NN IIIIII AAAAAA DDDDDDDD PPPPPP  
IIIIII NN NN IIIIII AAAAAA DDDDDDDD PPPPPP  
II NN NN II AA AA DD DD PP PP 77 33 33 00 00  
II NN NN II AA AA DD DD PP PP 77 33 33 00 00  
II NNNN NN II AA AA DD DD PP PP 77 33 33 00 00  
II NNNN NN II AA AA DD DD PP PP 77 33 33 00 00  
II NN NN NN II AA AA DD DD PPPPPP  
II NN NN NN II AA AA DD DD PPPPPF PP 77 33 33 00 00  
II NN NNNN II AAAAAAAA DD DD PP 77 33 33 00 00  
II NN NNNN II AAAAAAAA DD DD PP 77 33 33 00 00  
II NN NN II AA AA DD DD PP 77 33 33 00 00  
II NN NN II AA AA DD DD PP 77 33 33 00 00  
II NN NN IIIIII AA AA DDDDDDDD PP 77 33 33 00 00  
II NN NN IIIIII AA AA DDDDDDDD PP 77 33 33 00 00

The diagram illustrates a sequence of binary strings arranged in three columns. The first column contains strings of 'L's, starting from a single 'L' at the top and increasing by one each row until it reaches a string of ten 'L's at the bottom. The second column contains strings of 'S's, starting from a single 'S' at the top and increasing by one each row until it reaches a string of ten 'S's at the bottom. The third column is a vertical stack of binary digits, starting with a '1' at the top and alternating between '1's and '0's as it descends.

(3)	254	Macros to describe nexus configurations
(4)	379	Adapter-specific data structures
(5)	523	CPU-specific data structures
(6)	723	Message strings
(7)	734	INI\$IONMAP Initialize and map nexuses
(8)	899	INITADP_780, _750, _730, and _UV1
(9)	916	CONFIG_IOSPACE
(10)	1066	CREATE_ARRAYS
(11)	1109	MAP_PAGES
(13)	1269	INI\$SUBSPACE
(14)	1339	INI\$SUBADP - BUILD ADP AND INITIALIZE UBA
(14)	1815	INI\$MBADP - BUILD ADP AND INITIALIZE MBA
(14)	1816	INI\$DRADP - BUILD ADP AND INITIALIZE DR32
(14)	1817	INI\$CIADP - BUILD ADP AND INITIALIZE CI
(14)	1997	INI\$KDZ11
(14)	2031	INI\$CONSOLE, init data structures for console
(15)	2141	EXESINI_TIMWAIT - COMPUTE CORRECT TIMEWAIT LOOP VALUES
(16)	2299	EXESINIT_TODR - SET SYSTEM TIME TO CORRECT VALUE AT STARTUP

0000 1 .NLIST CND  
0000 5  
0000 9  
0000 11 .TITLE INIADP730 - ADAPTER INITIALIZATION FOR VAX 11/730  
0000 13  
0000 17  
0000 21  
0000 25  
0000 26 .IDENT 'V04-002'  
0000 27 :  
0000 28 :\*\*\*\*\*  
0000 29 :\*  
0000 30 :\* COPYRIGHT (c) 1978, 1980, 1982, 1984 BY  
0000 31 :\* DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS.  
0000 32 :\* ALL RIGHTS RESERVED.  
0000 33 :\*  
0000 34 :\* THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED  
0000 35 :\* ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE  
0000 36 :\* INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER  
0000 37 :\* COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY  
0000 38 :\* OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY  
0000 39 :\* TRANSFERRED.  
0000 40 :\*  
0000 41 :\* THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE  
0000 42 :\* AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT  
0000 43 :\* CORPORATION.  
0000 44 :\*  
0000 45 :\* DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS  
0000 46 :\* SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.  
0000 47 :\*  
0000 48 :\*  
0000 49 :\*\*\*\*\*  
0000 50 :  
0000 51 : Facility: System bootstrapping and initialization  
0000 52 :  
0000 53 : Abstract: This module contains initialization routines that are loaded  
0000 54 : during system initialization (rather than linked into the system).  
0000 55 :  
0000 56 : Environment: Mode = KERNEL, Executing on INTERRUPT stack, IPL=31  
0000 57 :  
0000 58 : Author: Trudy C. Matthews Creation date: 22-Jan-1981  
0000 59 :  
0000 60 : Modification history:  
0000 61 :  
0000 62 : V04-002 TCM0013 Trudy C. Matthews 10-Sep-1984  
0000 63 : Add \$BQODEF missing from TCM0012.  
0000 64 :  
0000 65 : V04-001 TCM0012 Trudy C. Matthews 07-Sep-1984  
0000 66 : For venus processor: turn on cache before calibrating  
0000 67 : TIMEDWAIT cells (routine EXESINI\_TIMWAIT). Store the TIMEDWAIT  
0000 68 : values calculated after cache is enabled in the boot driver's  
0000 69 : TIMEDWAIT cells. This is because the boot driver initially  
0000 70 : has to run with cache off, but after booting will run with  
0000 71 : cache on.  
0000 72 :  
0000 73 : V03-024 TCM0011 Trudy C. Matthews 31-Jul-1984  
0000 74 : Change venus's CRD interrupt vector back to ^X54 in the SCB.

0000 75 : and its SBIA Fail vector to ^X64.  
 0000 76 :  
 0000 77 : V03-023 WMC0001 Wayne Cardoza 30-Jul-1984  
 0000 78 : Add H memory to 780 list.  
 0000 79 :  
 0000 80 : V03-022 TCM0010 Trudy C. Matthews 25-Jul-1984  
 0000 81 : Fix a bug in INI\$UBSPACE for the 11/790 that caused second  
 0000 82 : and subsequent unibus adapter spaces to be mapped incorrectly.  
 0000 83 : Fix bugs in INI\$SCB for the 11/790. Fix conditional  
 0000 84 : assembly flags in INI\$CONSOLE for the 11/790.  
 0000 85 :  
 0000 86 : V03-021 KDM0100 Kathleen D. Morse 01-May-1984  
 0000 87 : Correct address of memory CSRs to be past the 8 missing  
 0000 88 : Qbus adapter pages that do not exist.  
 0000 89 :  
 0000 90 : V03-020 KDM0099 Kathleen D. Morse 27-Apr-1984  
 0000 91 : On a MicroVAX I, if the sysgen parameter TIMEDWAIT is set  
 0000 92 : to request no time-prompting, then use the last recorded  
 0000 93 : system time instead. This is found in EXESGQ\_TODCBASE  
 0000 94 : which can be updated with a SET TIME command.  
 0000 95 :  
 0000 96 : V03-019 RLRSCORPIO Robert L. Rappaport 16-Mar-1984  
 0000 97 : Begin additions (to INI\$IMAP) for Scorpio support.  
 0000 98 : Also move ADAPDESC to SYSMAR.MAR, changing it to remove  
 0000 99 : the ADAP\_GENERAL array.  
 0000 100 :  
 0000 101 : V03-018 RLRIINIADP Robert Rappaport 28-Feb-1984  
 0000 102 : Add refinements to previous update that introduces  
 0000 103 : longword array CONFREG. Mainly add logic to allow for  
 0000 104 : independently assembled invocations of ADAPDESC macro  
 0000 105 : to be linked into this code. This provides possible  
 0000 106 : support of BI as a public bus, with user defined nodes.  
 0000 107 :  
 0000 108 : V03-017 KPL0100 Peter Lieberwirth 30-Jan-1984  
 0000 109 : Implement first step towards a longword-array CONFREG to  
 0000 110 : replace current byte array CONFREG. INIADP will construct  
 0000 111 : two confregs, CONFREG and CONFREGL. CONFREGL will be  
 0000 112 : a longword array. The high byte will be a VMS-bus  
 0000 113 : designation, and the low word will contain the 16-bit  
 0000 114 : device type. The BI introduces 16 bit device types.  
 0000 115 :  
 0000 116 : When all references to CONFREG have been modified to touch  
 0000 117 : CONFREGL, INIADP will be modified again to stop creating  
 0000 118 : the byte array.  
 0000 119 :  
 0000 120 : While here, map 9 pages of CI register space, up from 8.  
 0000 121 :  
 0000 122 : V03-016 KPL0001 Peter Lieberwirth 17-Jan-1984  
 0000 123 : Fix bug in V03-015 that caused a failure to boot on 750s.  
 0000 124 : Specifically, add NDT\$\_MEM1664NI to ADAPDESC macro.  
 0000 125 :  
 0000 126 : V03-015 TCM0009 Trudy C. Matthews 12-Dec-1983  
 0000 127 : Add support for booting from VENUS console device to  
 0000 128 : INI\$CONSOLE. When mapping I/O space on VENUS, use the  
 0000 129 : PAMM to determine if any adaptors are present on the  
 0000 130 : ABUS.  
 0000 131 :

0000	132	:	V03-014 KDM0081 Kathleen D. Morse 13-Sep-1983
0000	133	:	Create version for Micro-VAX I.
0000	134	:	
0000	135	:	V03-013 DWT0126 David W. Thiel 30-Aug-1983
0000	136	:	Modify EXESINIT_TODR to set internal time without
0000	137	:	modifying the contents of the system disk.
0000	138	:	
0000	139	:	V03-012 KDM0062 Kathleen D. Morse 18-Jul-1983
0000	140	:	Add loadable, cpu-dependent routine for initializing
0000	141	:	the time-wait loop data cells, EXE\$INI_TIMWAIT.
0000	142	:	
0000	143	:	V03-011 KDM0057 Kathleen D. Morse 15-Jul-1983
0000	144	:	Added loadable, cpu-dependent routine for initializing
0000	145	:	the system time, EXE\$INIT_TODR.
0000	146	:	
0000	147	:	V03-010 KTA3071 Kerbey T. Altmann 12-Jul-1983
0000	148	:	Include CPU-specific console init code.
0000	149	:	
0000	150	:	V03-009 TCM0008 Trudy C. Matthews 10-Jan-1983
0000	151	:	Change PSECT of 11/790 data that must stick around after
0000	152	:	INIADP is deleted. Build arrays ABUS_VA, ABUS_TYPE, and
0000	153	:	ABUS_INDEX that describe the 11/790 ABUS configuration.
0000	154	:	
0000	155	:	V03-008 MSH0002 Maryann Hinden 08-Dec-1982
0000	156	:	Add powerfail support for DW750.
0000	157	:	
0000	158	:	V03-007 ROW0142 Ralph O. Weber 24-NOV-1982
0000	159	:	Change UBA interrupt services routines prototype so that
0000	160	:	UBAERRADDR is correctly computed as an offset from UBAINTBASE.
0000	161	:	
0000	162	:	V03-006 TCM0007 Trudy C. Matthews 10-Nov-1982
0000	163	:	Add 11/790-specific initialization of SCB.
0000	164	:	
0000	165	:	V03-005 TCM0006 Trudy C. Matthews 8-Nov-1982
0000	166	:	Initialize field ADPSL_AVECTOR with the address of
0000	167	:	each adapter's first SCB vector.
0000	168	:	
0000	169	:	V03-004 KTA3018 Kerbey T. Altmann 30-Oct-1982
0000	170	:	Move from INILOA facility, rename from INITADP,
0000	171	:	put in conditional assembly, rewrite some routines.
0000	172	:	
0000	173	:	V03-003 MSH0001 Maryann Hinden 24-Sep-1982
0000	174	:	Change EXE\$DW780_INT to EXE\$UBAERR_INT.
0000	175	:	
0000	176	:	V03-002 TCM0005 Trudy C. Matthews 10-Aug-1982
0000	177	:	Added support for 11/790 processor.
0000	178	:	
0000	179	:	V03-001 KDM0002 Kathleen D. Morse 28-Jun-1982
0000	180	:	Added \$DCDEF.
0000	181	:	
0000	182	--	

0000 184 :  
0000 185 : MACRO LIBRARY CALLS  
0000 186 :  
0000 187 \$ADPDEF : Define ADP offsets.  
0000 188 \$BIICDEF : Define BIIC offsets.  
0000 189 \$BQODEF : Define boot vector offsets.  
0000 190 \$BTDDDEF : Define boot devices  
0000 191 \$BUADEF : Define BUA Register offsets.  
0000 192 \$CRBDEF : Define CRB offsets.  
0000 193 \$DCDEF : Define adapter types  
0000 194 \$DDBDEF : Define DDB offsets  
0000 195 \$DYNDEF : Define data structure type codes.  
0000 196 \$IDBDEF : Define interrupt dispatcher offsets.  
0000 205 \$I0730DEF : Define 11/730 I/O space.  
0000 219 \$MCHKDEF : Define machine check masks.  
0000 220 \$NDTDEF : Define nexus device types.  
0000 221 \$PRDEF : Define IPR numbers.  
0000 222  
0000 226  
0000 230  
0000 232 \$PR730DEF ; Define 11/730 specific IPR numbers.  
0000 234  
0000 238  
0000 242  
0000 246  
0000 247 \$PTEDEF : Define Page Table Entry bits.  
0000 248 \$RPBDEF : Define Restart Parameter Block fields.  
0000 249 \$UBADEF : Define UBA register offsets.  
0000 250 \$UCBDEF : Define UCB offsets.  
0000 251 \$VADEF : Define virtual address fields.  
0000 252 \$VECDEF : Define vec offsets.

```

0000 254 .SBTTL Macros to describe nexus configurations
0000 255 :
0000 256 :
0000 257 :
0000 258 :
0000 259 :
0000 260 :
0000 261 :
0000 262 :
0000 263 :
0000 264 :
0000 265 :
0000 266 :
0000 267 :
0000 268 : device_type: SBI adapters have 8-bit device type codes. These
0000 269 : device types are simple integers.
0000 270 :
0000 271 : BI adapters have 16-bit device type codes, that are
0000 272 : subject to the following interpretation:
0000 273 :
0000 274 : - the MSB of the device-type field will be 0 for DEC
0000 275 : devices and 1 for non-DEC devices,
0000 276 :
0000 277 : - DEC memory devices will have 0s in the high-order
0000 278 : byte of the device type,
0000 279 :
0000 280 : - non-DEC supplied memory devices will have a 1 in the
0000 281 : MSB of the high-order byte, and the rest of the high
0000 282 : order byte will contain 0s.
0000 283 :
0000 284 : - The "all 0s" and "all 1s" device-type codes are
0000 285 : reserved for DEC.
0000 286 :
0000 287 : If SBI type codes were simply expanded to a word for purposes of the routines
0000 288 : in this module, there would be possible conflicts between SBI devices and
0000 289 : BI memory adapters supplied by DEC. Voila: the bus type.
0000 290 :
0000 291 : Macro FLOAT_NEXUS.
0000 292 : INPUTS:
0000 293 : PHYSADR -- physical address of 1 or more contiguous floating nexuses
0000 294 : slots
0000 295 : NUMNEX -- number of contiguous floating nexuses, default = 1
0000 296 : PERNEX -- amount of address space per nexus (does not have to be
0000 297 : specified if NUMNEX = 1)
0000 298 :
0000 299 : .MACRO FLOAT_NEXUS    PHYSADR,NUMNEX=1,PERNEX=0
0000 300 : PA = PHYSADR
0000 301 : .REPEAT NUMNEX      ; For each nexus...
0000 302 : .LONG <PA/^X200>    ; Store PFN.
0000 303 : .LONG 0              ; Store floating nexus type.
0000 304 : PA = PA + PERNEX   ; Increment to physical address of next nexus.
0000 305 : .ENDR
0000 306 : .ENDM  FLOAT_NEXUS
0000 307 :
0000 308 :
0000 309 : Macro FIXED_NEXUS.
0000 310 :

```

```

0000 311 : INPUTS:
0000 312 :   PHYSADR - physical address of 1 or more contiguous fixed nexus slots
0000 313 :   PERNEX - amount of address space per nexus
0000 314 :   NEXUSTYPES - a list of fixed nexus types, enclosed in <>
0000 315 :
0000 316 .MACRO FIXED_NEXUS    PHYSADR,PERNEX=0,NEXUSTYPES
0000 317 PA = PHYSADR
0000 318 .IRP TYPECODE,NEXUSTYPES      ; For each fixed nexus type...
0000 319 .LONG <PA/^X200>          ; Store PFN.
0000 320 .LONG TYPECODE           ; Store fixed nexus type.
0000 321 PA = PA + PERNEX        ; Increment to address of next nexus.
0000 322 .ENDR
0000 323 .ENDM  FIXED_NEXUS

0000 324 :
0000 325 :
0000 326 : Macro NEXUSDESC_TABLE - declare the beginning of a NEXUS descriptor table
0000 327 :
0000 328 : 1st byte in table (at offset -5 from label) contains length of
0000 329 : adapter type code field in CSR's on this bus. [Note for SBI like
0000 330 : busses, this is 1.] The next longword (at offset -4) in the
0000 331 : table contains the Software defined bus type byte defined in the
0000 332 : high order byte of the longword. [Note for SBI like busses, this
0000 333 : value is 0, for the BI it is ^x80.]
0000 334 :
0000 335 :
0000 336 : Define parameters that may be specified or used in macro invocation.
0000 337 :
0000 338 BI_LIKE = 0           ; BI like bus.
0000 339 SBI_LIKE = 1         ; SBI like bus.
0000 340 :
0000 341 SBI_CSR_LEN = 1      ; Length of type code field in adapter CSR's
0000 342 : on SBI, CMI, etc.
0000 343 BI_CSR_LEN = 2       ; Length of type code field in adapter CSR's
0000 344 : on BI.
0000 345 :
0000 346 SBI_BUS_CODE = 0     ; Software defined bus code for SBI like busses.
0000 347 BI_BUS_CODE = ^x80000000 ; Software defined bus code for the BI.
0000 348 :
0000 349 .MACRO NEXUSDESC_TABLE LABEL,BUS_TYPE=SBI_LIKE
0000 350 .IF EQ,BUS_TYPE-SBI_LIKE
0000 351 .BYTE SBI_CSR_LEN
0000 352 .LONG SBI_BUS_CODE
0000 353 .IFF
0000 354 .IF EQ,BUS_TYPE-BI_LIKE
0000 355 .BYTE BI_CSR_LEN
0000 356 .LONG BI_BUS_CODE
0000 357 .IFF
0000 358 .ERROR ; UNRECOGNIZED BUS TYPE, NEXUSDESC_TABLE;
0000 359 .ENDC
0000 360 .ENDC
0000 361 :
0000 362 LABEL.
0000 363 .ENDM NEXUSDESC_TABLE
0000 364 :
0000 365 CSR_LEN_OFFSET = -5   ; Offset before nexus descriptor of
0000 366 : byte containing length of adapter
0000 367 : type field in adapter CSR.

```

FFFFFFFC	0000	368	BUS_CODE_OFFSET = -4	
0000	369			: Offset before nexus descriptor table
0000	370			: of longword containing software
0000	371			: defined bus type to be or'ed with
0000	372	:		: adapter type to produce NDTS_ value.
0000	373	:	Macro END_NEXUSDESC.	
0000	374	:		
0000	375	.	MACRO END_NEXUSDESC	
0000	376	.	LONG 0	
0000	377	.	ENDM END_NEXUSDESC	; PFN=0 -> end of nexus descriptors.

```

0000 379 .SBTTL Adapter-specific data structures
0000 380 :
0000 381 : Put a symbol for arrays built by macros in the correct psects.
0000 382 :
0000 383 :***** ADAPTERS array *****
0000 384 .PSECT $SSINIT$DATA0
0000 385 ADAPTERS: ; Build adapter type code arrays here.
0000 386 .PSECT $SSINIT$DATA1 ; User contributions in this .PSECT.
0000 388 ; End of ADAPTERS array *****
0000 389 :***** NUM_PAGES array *****
0000 390 .PSECT $SSINIT$DATA2
0000 391 NUM_PAGES: ; Build "number of pages to map" array.
0000 392 .PSECT $SSINIT$DATA3 ; User contributions in this .PSECT.
0000 393 ;***** End of NUM_PAGES array *****
0000 394 .PSECT $SSINIT$DATA4
0000 395 INIT_ROUTINES: ; Build "address of init routine" array.
0000 396 .PSECT $SSINIT$DATA5 ; User contributions in this .PSECT.
0000 397 ;***** End of INIT_ROUTINES array *****
0000 398 .PSECT $SSINIT$DATA6
0000 399 ; To add a new adapter type:
0000 400 : 1) Add a new ADAPDESC macro invocation to the end of this list.
0000 401 .PSECT $SSINIT$DATA7
0000 402 ;***** End of INIT_ROUTINES array *****
0000 403 :
0000 404 .PSECT $SSINIT$DATA,LONG
0000 405 :
0000 406 :
0000 407 .PSECT $SSINIT$DATA,LONG
0000 408 :
0000 409 :
0000 410 : Default interrupt vectors for UNIBUS system devices
0000 411 : (This array is indexed by the RPB field RPB$B_DEVTYPE, if the RPB field
0000 412 : RPB$W_ROUBVEC is zero. If RPB$W_ROUBVEC is not zero, then RPB$W_ROUBVEC
0000 413 : is used and this array is not referenced at all. RPB$W_ROUBVEC is set up
0000 414 : by PQDRIVER. RPB$L_BOOTRO is set by VMB to contain the device name in
0000 415 : ASCII, not the vector number and device type, as it does on full
0000 416 : architecture VAX machines.
0000 417 :
0000 418 BOOTVECTOR:
0088 419 .WORD ^X88 ; RK06/7 Interrupt vector
0070 0002 420 .WORD ^X70 ; RL01/2 Interrupt vector
0004 421 :
0004 422 BUS_CSR_LEN: ; Static byte containing the length (in bytes)
0004 423 .BYTE 0 ; of the adapter type field in the CSR's of
0005 424 ; the bus currently being configured. The
0005 425 ; proper value for the bus of interest is
0005 426 ; copied here, from the current nexus
0005 427 ; descriptor table, when we enter subroutine
0005 428 ; CONFIG_IOSPACE.
0005 429 :
0005 430 SW_BUS_CODE: ; Static longword containing the software
0005 431 .LONG 0 ; defined bus type, of the bus currently being
0009 432 ; configured, in the high order byte. The
0009 433 ; proper value for the bus of current interest
0009 434 ; is copied here, from the nexus descriptor
0009 435 ; table, when we enter subroutine

```

0009 436 ; CONFIG\_IOSPACE.  
0009 437  
0009 438 DIRECT\_VEC\_NODE\_CNT: ; Static longword that counts the number of  
0009 439 direct vectoring adapter nodes that we have  
00000000 0009 440 .LONG 0 run across so far.  
000D 441  
00000001 000D 442 \$\$VMSDEFINED = 1 ; Define symbol that means VMS system software.  
00000080 000D 443 NUMUBAVEC = 128 ; ALLOW FOR 128 UNIBUS VECTORS  
000D 444  
000D 445 ADAPDESC - ; Memory. \*\* MUST BE 1ST IN DESCRIPTOR LIST \*\*  
000D 446 ADPTYPES=<NDTS\_MEM1664NI,NDTS\_MEM4NI,NDTS\_MEM4I,NDTS\_MEM16NI, -  
000D 447 NDTS\_MEM16I -  
000D 448 NDTS\_MEM64N1L,NDTS\_MEM64EIL,NDTS\_MEM64NIU,NDTS\_MEM64EIU, -  
000D 449 NDTS\_MEM64I, -  
000D 450 NDTS\_MEM256N1L,NDTS\_MEM256EIL,NDTS\_MEM256NIU,NDTS\_MEM256EIU, -  
000D 451 NDTS\_MEM256I, -  
000D 452 NDTS\_SCORMEM> -  
000D 453 NUMPAGES=1  
000D 454  
000D 455 ADAPDESC - ; MASSbus.  
000D 456 ADPTYPES=NDTS\_MB, -  
000D 457 NUMPAGES=8 -  
000D 458 INITRTN=INI\$MBADP  
000D 459  
000D 460 ADAPDESC - ; UNIBus.  
000D 461 ADPTYPES=<NDTS\_UB0,NDTS\_UB1,NDTS\_UB2,NDTS\_UB3,NDTS\_BUA>, -  
000D 462 NUMPAGES=8 -  
000D 463 INITRTN=INI\$SUBSPACE  
000D 464  
000D 465 ADAPDESC - ; Multi-port memory.  
000D 466 ADPTYPES=<NDTS\_MPM0,NDTS\_MPM1,NDTS\_MPM2,NDTS\_MPM3>, -  
000D 467 NUMPAGES=1 -  
000D 468 INITRTN=INI\$MPMADP  
000D 469  
000D 470 ADAPDESC - ; DR32.  
000D 471 ADPTYPES=NDTS\_DR32, -  
000D 472 NUMPAGES=4 -  
000D 473 INITRTN=INI\$DRADP  
000D 474  
000D 475 ADAPDESC - ; CI780  
000D 476 ADPTYPES=NDTS\_CI, -  
000D 477 NUMPAGES=9 -  
000D 478 INITRTN=INI\$CIADP  
000D 479  
000D 480 ADAPDESC - ; KDZ11 Processor  
000D 481 ADPTYPES=NDTS\_KDZ11, -  
000D 482 NUMPAGES=1 -  
000D 483 INITRTN=INI\$KDZ11  
000D 484

000D 523 .SBTTL CPU-specific data structures  
000D 524 :  
000D 525 : To add a new CPU type:  
000D 526 : 1) Create a new nexus descriptor table, using FLOAT\_NEXUS and  
000D 527 : FIXED\_NEXUS macros. Put an END\_NEXUSDESC macro at the end.  
000D 528 :  
000D 529 :  
000D 590 :  
000D 592 :  
0258 000D 593 CPU\_APDSIZE:  
000D 594 .WORD ADPSC\_UBAADPLEN  
000F 595 :  
000F 596 :  
000F 597 :  
000F 598 : Declare the beginning of a nexus-descriptor table.  
000F 599 :  
000F 600 NEXUSDESC\_TABLE LABEL=NEXUSDESC  
0014 601 :  
0014 602 :  
0014 603 :  
0014 604 : Describe all nexuses on an 11/730 processor.  
0014 605 :  
00000000 0014 606 SBI\_CPU = 0  
00000000 0014 607 BI\_CPU = 0  
0014 608 FIXED\_NEXUS -  
0014 609 PHYSADR=10730\$AL\_IOPAGE, -  
0014 610 NEXUSTYPES=NDTS\_MEM64NIL  
001C 611 FLOAT\_NEXUS -  
001C 612 PHYSADR=10730\$AL\_IOPAGE+<1\*10730\$AL\_PERNEX>, -  
001C 613 NUMNEX=15, -  
001C 614 PERNEX=10730\$AL\_PERNEX  
0094 615 END\_NEXUSDESC  
0098 617 :  
0098 659 :  
0098 660 :  
0098 682 :  
0098 706 :  
0098 707 :  
0098 708 : Nexus "descriptor" arrays -- these arrays hold the nexus-device type and  
0098 709 : virtual address of every adapter on the system. The arrays, CONFREGL and  
0098 710 : SBICONF, are allocated enough space to hold the maximum number of adapters  
0098 711 : that can be attached to any CPU. When the code discovers how many adapters  
0098 712 : actually exist on the system, it will allocate space from non-paged pool  
0098 713 : and move a permanent copy of these arrays into that space.  
0098 714 :  
00000040 0098 715 MAXNEXUS = 64  
000000D8 0098 716 CONFREG: ; Byte array of nexus-device type codes..  
000000D8 0098 717 SBICONF: .BLKB MAXNEXUS  
000001D8 00D8 718 .BLKL MAXNEXUS ; Longword array of VAs of adapter space.  
01D8 719 .BLKL MAXNEXUS  
000002D8 01D8 720 CONFREGL: .BLKL MAXNEXUS ; Longword array of nexus-device type codes

02D8 723 .SBITL Message strings  
02D8 724  
0000000D 02D8 725 CR = 13  
0000000A 02D8 726 LF = 10  
02D8 727 NOSPT:  
2D 54 49 4E 49 43 45 58 45 25 0A 0D 02D8 728 .ASCIZ <CR><LF>/%EXECINIT-F-Insufficient SPT entries/<CR><LF>  
65 69 63 69 66 66 75 73 6E 49 2D 46 02E4  
69 72 74 6E 65 20 54 50 53 20 74 6E 02F0  
00 0A 0D 73 65 02FC  
0301 730 BADUMR:  
2D 54 49 4E 49 43 45 58 45 25 0A 0D 0301 731 .ASCIZ <CR><LF>/%EXECINIT-F-UNIBUS memory does not start at 0/<CR><LF>  
60 65 60 20 52 55 42 49 4E 55 2D 46 030D  
74 6F 6E 20 73 65 6F 64 20 79 72 6F 0319  
0D 30 20 74 61 20 74 72 61 74 73 20 0325  
00 0A 0331

0333 734 .SBTTL INI\$IMAP, Initialize and map nexuses  
 0333 735 :++  
 0333 736 : FUNCTIONAL DESCRIPTION:  
 0333 737 : This routine is executed only once, during system initialization.  
 0333 738 : It loops through all nexuses on the system, testing for  
 0333 739 : adapters. When it finds an adapter, it maps its I/O space and  
 0333 740 : initializes it.  
 0333 741 :  
 0333 742 : INPUTS:  
 0333 743 : BOO\$GL\_SPTFREL - next free VPN  
 0333 744 : MMG\$GL\_SPTVASE - base of system page table  
 0333 745 : EXE\$GL\_RPB - address of reboot parameter block  
 0333 747 : RPB\$L\_ADPPHY(RPB) - PFN of boot adapter space  
 0333 749 :  
 0333 750 : OUTPUTS:  
 0333 751 : R0 - SSS\_NORMAL  
 0333 752 :  
 0333 753 : For each adapter found, its accessible I/O space is mapped to virtual  
 0333 754 : addresses. An ADP (Adapter Control Block) is built, and the hardware  
 0333 755 : adapter is initialized.  
 0333 756 :  
 0333 757 : The arrays CONFREG (a byte array of nexus-device type codes, defined  
 0333 758 : by NDT\$ symbols) and SBICONF (a longword array of  
 0333 759 : virtual addresses that map adapter space) are initialized. Pointers  
 0333 760 : to these arrays are stored in EXE\$GL\_CONFREG and  
 0333 761 : MMG\$GL\_SBICONF. The number of entries in these two parallel arrays is  
 0333 762 : stored in EXE\$GL\_NUMNEXUS.  
 0333 763 :  
 0333 764 : Since BI devices have a 16-bit device type code, a new CONFREG array is  
 0333 765 : constructed. This is a longword array called CONFREGL.  
 0333 766 :  
 0333 767 : Several locations in the RPB that describe the boot device are init'ed:  
 0333 768 : RPB\$L\_BOOTR1 - holds index into CONFREG and SBICONF for the boot  
 0333 769 : adapter  
 0333 770 : RPB\$L\_AdPVIR - holds VA of boot device adapter's register space  
 0333 771 : RPB\$L\_CSRVIR - holds VA of boot device's register space  
 0333 772 :--  
 0333 773 :  
 00000000 774 .PSECT \$SS\$INIT\$CODE,QUAD  
 0000 775 INI\$IMAP:::  
 0000 776 :  
 OFFF 8F BB 0000 777 PUSHR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>  
 0004 778 :  
 0004 779 : 'st up common inputs to CONFIG\_IOSPACE subroutine for the CPU-specific code.  
 0004 780 :  
 52 00000000'GF DD 0004 781 MOVL G^BOO\$GL\_SPTFREL,R2 : Get next available VPN.  
 53 00000000'GF DD 0008 782 MOVL G^MMG\$GL\_SPTBASE,R3 : Get base of System Page Table.  
 53 6342 DE 0012 783 MOVAL (R3)[R2],R3 : Compute SVASPI.  
 52 52 09 78 0016 784 ASHL #9,R2,R2 : Convert VPN to VA.  
 52 80000000 8F C8 001A 785 BISL #VASM\_SYSTEM,R2 : Set system bit.  
 54 D4 0021 786 CLRL R4 : Clear index into CONFREG and SBICONF.  
 59 00000000'GF DD 0023 787 MOVL G^EXE\$GL\_RPB,R9 : Get address of RPB.  
 5A SC A9 F7 8F 78 002A 789 ASHL #9,RPB\$L\_ADPPHY(R9),R10 : Get PFN of boot adapter space.  
 00000000'GF 00D8'CF DE 0030 791 MOVAL W^SBICONF,G^MMG\$GL\_SBICONF : Set pointers to local copies  
 00000000'GF 0098'CF DE 0039 792 MOVAL W^CONFREG,G^EXE\$GL\_CONFREG : of these arrays for init routines.  
 00000000'GF 01D8'CF DE 0042 793 MOVAL W^CONFREGL,G^EXE\$GL\_CONFREGL ; ...

004B 899 .SBTTL INITADP\_780, \_750, \_730, and \_UV1  
004B 900 :  
004B 901 : I/O address space for the 11/780, 11/750, 11/730, and Micro-VAX I cpus  
004B 902 : is statically defined in their respective nexus descriptor tables.  
004B 903 :  
56 0014'CF DE 004B 904 MOVAL W^NEXUSDESC,R6 ; Get address of nexus table.  
5B D4 0050 905 CLRL R11 ; Signal use 1st page of SCB.  
OB 10 0052 906 BSBB CONFIG\_IOSPACE ; Configure processor I/O space.  
0054 907  
0054 909  
00C3 30 0054 910 BSBW CREATE\_ARRAYS ; Create CONFREG and SBICONF arrays.  
0FFF 8F BA 0057 911 POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11>  
50 01 D0 0058 912 MOVL #1,R0 ; Set success status  
05 005E 913 RSB ; Return.

005F 916 .SBTTL CONFIG\_IOSPACE  
 005F 917 :  
 005F 918 : CONFIG\_IOSPACE  
 005F 919 : Given a nexus descriptor table, which describes what "nexuses" or  
 005F 920 : "slots" are available on a system to hold I/O adapters, find and  
 005F 921 : initialize all adapters on the system.  
 005F 922 :  
 005F 923 : Inputs:  
 005F 924 : R2 - next available virtual address, to be used for mapping I/O space  
 005F 925 : R3 - address of PTE associated with VA in R2  
 005F 926 : R4 - Current index into CONFREG and SBICONF arrays (should be 0 the  
 005F 927 : first time CONFIG\_IOSPACE is called)  
 005F 928 : R6 - address of nexus descriptor table  
 005F 929 : R9 - address of Restart Parameter Block (RPB)  
 005F 930 : R10 - PFN of boot adapter space  
 005F 931 : R11 - page offset from beginning of SCB; tells which page of the SCB  
 005F 932 : to use for this set of nexuses (passed to routines that init ADP)  
 005F 933 :  
 005F 934 : Outputs:  
 005F 935 : R2,R3,R4 - updated  
 005F 936 : R9,R10,R11 - preserved; all other registers potentially modified  
 005F 937 : CONFREG - initialized with adapter NDT\$ code for each nexus  
 005F 938 : SBICONF - initialized with adapter space VA for each nexus  
 005F 939 :  
 005F 940 CONFIG\_IOSPACE:  
 005F 942 :  
 005F 943 : Main loop. Map and initialize all adapters on system.  
 005F 944 :  
 005F 950 :  
 FB A6 90 005F 951 MOVB CSR\_LEN\_OFFSET(R6),- ; Move length of adapter type field  
 0004'CF 0062 952 W^BOS\_CSR\_LEN ; in CSR's to static location.  
 FC A6 D0 0065 953 MOVL BUS\_CODE\_OFFSET(R6),- ; Move software defined bus type code  
 0005'CF 0068 954 W^S\$\_BUS\_CODE ; to static longword.  
 0068 955 :  
 58 86 D0 006B 956 NXT\_NEXUS: ; For each nexus...  
 01 05 12 006B 957 MOVL (R6)+,R8 ; Get PFN of nexus.  
 006E 959 BNEQ TEST\_NEXUS ; If PFN non-zero, go test the slot.  
 0070 960 RSB ; If 0, we've found all nexuses.  
 0071 961 :  
 0071 962 : Read configuration register to determine if anything is present at this  
 0071 963 : nexus.  
 0071 964 :  
 90000000 8F C9 0071 965 TEST\_NEXUS: ;  
 63 58 0077 966 BISL3 #PTESM\_VALID!PTESC\_KW,- ; Temporarily associate VA in R2 with  
 0079 967 R8,(R3) ; PFN in R8 via SPTE in R3.  
 0079 968 SPRCTINI B^10\$, - ; Protect following code from non-  
 0079 969 #<MCHKSM\_NEXM!MCHKSM\_LOG>; existent memory machine checks.  
 51 62 D0 0085 970 MOVL (R2),R1 ; Read adapter configuration register.  
 0088 971 SPRCTEND 10\$ ; End of protected code.  
 0089 972 INVALID R2 ; Clear TB of temporary mapping.  
 11 50 E8 008C 973 BLBS R0,GET\_TYPE ; Branch if no machine check occurred.  
 008F 974 :  
 008F 975 : No adapter present at this nexus.  
 008F 976 :  
 0098'CF44 94 008F 977 CLRB W^CONFREG[R4] ; Store "unknown" type in CONFREG  
 01D8'CF44 D4 0094 978 CLRL W^CONFREGL[R4] ; and in CONFREGL also.  
 55 D4 0099 979 CLRL R5 ; Use general memory type to map

```

      56 04 C0 009B 980          ; one page of I/O space.
      59 11 009B 981          ADDL2 #4,R6
      009E 982          BRB MAP_NEXUS
      00A0 984          ; Step past type code in nexus table.
      00A0 985          ; Go map I/O space for this nexus.
      00A0 986          ; Execution continues here if adapter was present.
      00A0 987 GET_TYPE:
      57 86 D0 00A0 988          MOVL (R6)+,R7
      14 12 00A3 990          BNEQ GET_GEN_TYPE
      00A5 991          ; Get nexus-device type from nexus table.
      00A5 992          ; Branch if fixed slot.
      00A5 993          ; Floating-type slot. Use type from configuration register.
      00A5 994          ; Determine if type in configuration register is 8-bits or 16-bits.
      00A5 995          ; 0004'CF 01 91 00A5 996          CMPB #1,W^BUS_CSR_LEN
      00AA 997          ; Determine length of adapter type
      57 05 13 00AA 998          BEQL 10$ field in CSR contained in R7.
      51 3C 00AC 999          MOVZWL R1,R7 ; EQL implies 1 byte (8-bit) field.
      03 11 00AF 1000         BRB 20$ ; BI LIKE, so use word instruction.
      57 51 9A 00B1 1001 10$:    MOVZBL R1,R7 ; Skip byte instruction.
      00B4 1002 20$:          BISL W^SW_BUS_CODE,R7 ; Use byte instruction to get type.
      57 0005'CF C8 00B4 1003          ; Or in software bus code.
      00B9 1005          ; 0089 1006          ; Here R7 has hardware adapter code or'ed with software bus code.
      0089 1007          ; 0089 1007          ; Translate specific nexus device type code into general adapter type code.
      0089 1008          ; 0089 1009 GET_GEN_TYPE:
      0098'CF44 57 90 00B9 1010         MOVBL R7,W^CONFREG[R4]
      01D8'CF44 57 00 00BF 1011         MOVL R7,W^CONFREGL[R4]
      55 D4 00C5 1012         CLRL R5 ; Save nexus-device type in CONFREG.
      00C7 1013 30$:          ; CONFREGL also filled in.
      50 0000'CF45 DE 00C7 1014         MOVAL W^ADAPTERS[R5],R0 ; Clear loop index.
      0000'CF 9F 00CD 1015         PUSHAB W^NUM_PAGES
      8E 50 D1 00D1 1016         CMPL R0,(SP)+ ; Get address of adapter type code.
      3F 1E 00D4 1017         BGEOU END_NEXUS ; Push addr of end of ADAPTERS array.
      60 57 D1 00D6 1018         CMPL R7,(R0) ; See if we went beyond array.
      04 13 00D9 1019         BEQL 40$ ; unrecognized adapter, do not map.
      55 D6 00DB 1020         INCL R5 ; Adapter type match?
      E8 11 00DD 1021         BRB 30$ ; If EQL yes, adapter type match.
      00DF 1022 40$:          ; Increment loop index.
      00DF 1023          ; 00DF 1024          ; Look at next adapter.
      00DF 1025          ; 00DF 1026          ; Store boot parameters.
      5A 58 D1 00DF 1028         CMPL R8,R10
      15 12 00E2 1029         BNEQ MAP_NEXUS ; Does PFN match boot adapter's PFN?
      60 A9 52 D0 00E4 1031         MOVL R2,RPBSL_AdPVIR(R9)
      20 A9 54 D0 00E8 1032         MOVL R4,RPBSL_BootTR1(R9)
      51 54 A9 0D 00 EF 00EC 1033         EXTZV #0,#13,=
      58 A9 1000 C241 9E 00F2 1034         RPBSL_CSRPHY(R9),R1 ; No; continue.
      00F9 1035         MOVAB <8*512>(R2)[R1] - ; Store VA of boot adapter space.
      00F9 1036         RPBSL_CSRVIR(R9) ; Store boot adapter nexus number.
      00F9 1037          ; Get offset into UNIBUS/QBUS I/O page.
      00F9 1038          ; Set VA of UNIBUS/QBUS registers.
      00F9 1039          ; 00F9 1040          ; R5/ general adapter type; index into "general" adapter arrays.
      00F9 1041          ; For each adapter -

```

00F9 1042 : Map the # of pages specified in ADAPDESC macro  
00F9 1043 : JSB to initialization routine specified in ADAPDESC macro  
00F9 1044 :  
00F9 1045 MAP\_NEXUS:  
00D8'CF44 52 D0 00F9 1050 MOVL R2,W^SBICONF[R4] ; Save VA of adapter space in SBICONF.  
51 0000'CF45 3C 00FF 1051 MOVZWL W^NUM\_PAGES[R5],R1 ; Get number of pages to map.  
6C 10 0105 1052 BSBB MAP\_PAGES ; Map the I/O pages.  
51 0000'CF45 DE 0107 1053 MOVAL W^INIT\_ROUTINES[R5],R1 ; Get address of initialization routine.  
61 D5 010D 1054 TSTL (R1) ; Initialization routine specified?  
04 13 010F 1055 BEQL END\_NEXUS ; Branch if none.  
00 B141 16 0111 1056 JSB @RT)[R1] ; Call initialization routine.  
54 0115 1057 END\_NEXUS:  
FF51 D6 0115 1058 INCL R4 ; Increment CONFREG and SBICONF index.  
31 0117 1060 BRW NXT\_NEXUS ; Go do next nexus.  
011A 1064

011A 1066 .SBTTL CREATE\_ARRAYS  
 011A 1067 :  
 011A 1068 : CREATE\_ARRAYS  
 011A 1069 :  
 011A 1070 : Move the local CONFREG and SBICONF arrays into non-paged pool.  
 011A 1071 :  
 011A 1072 :  
 011A 1073 : Inputs:  
 R4 - Number of nexuses on the system.  
 CONFREG and SBICONF have been initialized.  
 011A 1074 :  
 011A 1075 :  
 011A 1076 : Outputs:  
 R0 - R5 destroyed  
 011A 1077 : EXESGL\_CONFREG points to a copy of the CONFREG array in non-paged pool  
 011A 1078 : MMG\$GL-SBICONF points to a copy of the SBICONF array in non-paged pool  
 011A 1079 : EXE\$GL\_NUMNEXUS contains the number of nexuses on the system  
 011A 1080 :  
 011A 1081 :  
 011A 1082 :  
 011A 1083 CREATE\_ARRAYS:  
 00000000'GF 54 D0 011A 1084 MOVL R4,G^EXESGL\_NUMNEXUS ; Store number of nexuses on system.  
 51 OC A444 DE 0121 1085 MOVAL 12(R4)[R4],R1 ; Allocate n bytes for CONFREG plus  
 82 51 8F 62 9E 0126 1086 4n bytes for SBICONF + header  
 51 6144 DE 0126 1087 MOVAL (R1)[R4],R1 ; Another 4n bytes for CONFREGL.  
 01A8 30 012A 1088 BSBW ALONPAGD ; Get pool for CONFREG and SBICONF.  
 82 51 82 7C 012D 1089 CLRQ (R2)+ ; Clear out unused  
 00000000'GF 62 9E 0132 1090 MOVW R1,(R2)+ ; Set in size  
 82 0763 8F 62 9E 0137 1091 MOVW #<DYN\$C CONF@8>!DYN\$C\_INIT,(R2)+ ; Set type and subtype  
 51 6244 9E 013E 1092 MOVAB (R2),G^EXESGL\_CONFREG ; Store address of system CONFREG.  
 00000000'GF 51 D0 0142 1093 MOVAB (R2)[R4],R1 ; Two steps to CONFREGL, 1st, SBICONF.  
 00000000'GF 6144 DE 0149 1094 MOVL R1,G^MMG\$GL\_SBICONF ; Store address of system SBICONF.  
 14 88 0151 1095 MOVAL (R1)[R4],G^EXESGL\_CONFREGL ; And address of system CONFREGL.  
 62 0098'CF 54 28 0153 1097 PUSHR #^M<R2,R4> ; Save pool address and nexus count.  
 14 BA 0159 1098 MOVC3 R4,W^CONFREG,(R2) ; Copy CONFREG to pool.  
 51 54 04 C5 015B 1099 POPR #^M<R2,R4> ; Retrieve pool address and nexus count.  
 6244 00D8'CF 51 28 0162 1100 MULL3 #4,R4,R1 ; Number of bytes in SBICONF.  
 51 8E 51 D0 015F 1100 MOVL R1,-(SP) ; Save, SBICONF size = CONFREGL size  
 63 01D8'CF 51 28 0169 1102 MOVC3 R1,W^SBICONF,(R2)[R4] ; Copy SBICONF to pool.  
 016C 1103 MOVL (SP)+,R1 ; Restore size of SBICONF and CONFREGL.  
 0172 1104 MOVC3 R1,W^CONFREGL,(R3) ; Copy CONFREGL to pool. R3 is output  
 0172 1105 from SBICONF MOVC3, so SBICONF and  
 0172 1106 CONFREGL must be adjacent.  
 05 0172 1107 RSB

```

0173 1109 .SBTTL MAP_PAGES
0173 1110 :++
0173 1111 : INPUTS:
0173 1112 : R1/ Number of pages to map.
0173 1113 : R2/ VA of page to map.
0173 1114 : R3/ VA of system page table entry to be used.
0173 1115 : R8/ PFN of page(s) to map.
0173 1116 :
0173 1117 : OUTPUTS:
0173 1118 : R2,R3 updated; R1,R8 destroyed; all other registers preserved
0173 1119 :
0173 1120 :--
0173 1121 :
0173 1122 MAP_PAGES:
0173 1123

83 58 90000000 8F C9 0173 1124 BISL3 #<PTE$M_VALID!PTE$C_KW>,R8,(R3)+      ; Map a page.
00000000'GF 52 0200 C2 9E 0173 1125 INCL R8                                ; Next PFN.
00000000'GF 58 D6 0173 1126 MOVAB 512(R2),R2                         ; Next VA.
00000000'GF 04 0173 1127 INCL G^B00$GL_SPTFREL                  ; Next free entry.
00000000'GF DB 51 F5 0173 1128 CMPL G^B00$GL_SPTFRELH, -           ; Check for no more system page
00000000'GF 05 0173 1129 G^B00$GL_SPTFREL                  ; table entries.
00000000'GF 04 0173 1130 BLEQ ERROR_HALT                   ; Branch if out of SPTEs.
00000000'GF 05 0173 1131 SOBGTR R1,MAP_PAGES                 ; Map another page.
00000000'GF 05 0173 1132 RSB                                     ; All done.
00000000'GF 0199 1133
00000000'GF 0199 1134
00000000'GF 0199 1135 ERROR_HALT:
00000000'GF 0199 1136 MOVAB W^NOSPT,R1                      ; Set error message.
00000000'GF 019E 1137 ERROR_HALT 1: CLRL R11                  ; Indicate console terminal.
00000000'GF 019E 1138 JSB G^EXESOUTZSTRING                ; Output error message.
00000000'GF 00 01A6 1139 HALT                                 ; ***** FATAL ERROR *****
00000000'GF 00 01A6 1140

```

```

01A7 1269 .SBTTL INI$UBSPACE
01A7 1270 ;++
01A7 1271 ; Map UNIBUS space; initialize UNIBUS ADP.
01A7 1272 ;
01A7 1273 ; INPUTS:
01A7 1274 ; R2 - VA of next free system page
01A7 1275 ; R3 - VA of system page table entry to be used to map VA in R2
01A7 1276 ; R4 - nexus identification number of this adapter
01A7 1277 ; -8(R6) - PFN of this UNIBUS adapter's register space
01A7 1278 ;
01A7 1279 ; OUTPUTS:
01A7 1280 ; UNIBUS space is mapped.
01A7 1281 ; INI$UBADP is called to build an ADP block and initialize UNIBUS
01A7 1282 ; adapter hardware.
01A7 1283 ;
01A7 1284 ;--
01A7 1285 ;
01A7 1286 INI$UBSPACE:
01A7 1287 ;

58 58 01D8'CF44 DE 01A7 1290 MOVAL W^CONFREGL[R4],R8 ; R8 => CONFREGL slot.
58 68 02 00 EF 01AD 1291 EXTZV #0,#2,(R8),R8 ; Get UBA number.
58 58 09 78 01B2 1292 ASHL #9,R8,R8 ; Position UB number.

01B6 1295
01B6 1304
01B6 1309
01B6 1314
58 00007FF0 8F 58 C3 01B6 1316 SUBL3 R8,#<I0730$AL_UB0SP+^0760000/^X200>,R8 ; Get PFN of UB I/O page.
01BE 1317
01BE 1319
01BE 1325
01BE 1330

51 10 D0 01BE 1331 MOVL #16,R1 ; Number of pages to map (UB/Qbus space).
FFAF 30 01C1 1332 BSBW MAP_PAGES ; Map I/O pages.

01C4 1333 ;
01C4 1334 ; Call adapter initialization routine.
01C4 1335 ;
01C4 1336 ; BSBW INI$UBADP ; Init ADP block.
01C4 1337 ;

```

			01C4	1339	.SBTTL INISUBADP - BUILD ADP AND INITIALIZE UBA
			01C4	1340	:+ INISUBADP ALLOCATES AND FILLS IN AN ADAPTER CONTROL BLOCK, INTERRUPT DISPATCHER AND CONNECTS THEM TO THE PROPER SCB VECTORS. A CALL IS THEN MADE TO UBASINITIAL TO INITIALIZE THE ADAPTER HARDWARE.
			01C4	1341	
			01C4	1342	
			01C4	1343	
			01C4	1344	
			01C4	1345	: INPUT:
			01C4	1346	: R4 - nexus identification number of this adapter
			01C4	1347	: R11- offset from beginning of SCB to correct SCB page for this adapter
			01C4	1348	:-
			01C4	1349	
			01C4	1350	INI\$UBADP:
			01C4	1351	
01FF 8F BB	01C4	1352	PUSHR	#^M<R0,R1,R2,R3,R4,R5,R6,R7,R8>	; SAVE R0-R8
	01C8	1353	:		
	01C8	1354	Allocate and initialize Adapter Control Block (ADP).		
	01C8	1355	:		
51 000D'CF 3C	01C8	1356	MOVZWL	W^CPU ADPSIZE,R1	: PICK UP LENGTH OF ADP
0105 30	01CD	1357	BSBW	ALONPAGD	: ALLOCATE SPACE FOR ADP
08 A2 51 B0	01D0	1358	MOVW	R1,ADPSW SIZE(R2)	: SET SIZE INTO ADP BLOCK
0A A2 01 90	01D4	1359	MOVB	#DYNSC ADP, -	: AND SET TYPE OF BLOCK
OE A2 01 B0	01D8	1360		ADPSB TYPE(R2)	
0E A2 01 DC	01DC	1361	MOVW	#ATS OBA, -	: SET TYPE OF ADAPTER
62 00D8'CF44 D0	01DC	1362	MOVL	ADPSQ ADPTYPE(R2)	: SET VA OF CONFIGURATION REG
0C A2 54 B0	01E2	1363		W^SBI[CONF[R4], -	
0C A2 54 B0	01E2	1364	MOVW	ADPSL CSR(R2)	: SET TR NUMBER FOR ADAPTER
50 14 A2 DE	01E6	1365		R4,ADPSW_TR(R2)	
60 50 DO	01EA	1366	MOVAL	ADPSL DPQFL(R2),R0	: ADDRESS OF DATA PATH WAIT QUEUE
04 A0 50 DO	01ED	1367	MOVL	R0,,R0)	: INIT QUEUE HEADER
04 A0 50 DO	01F1	1368	MOVL	R0,4(R0)	
50 30 A2 DE	01F1	1369			
60 50 DO	01F5	1370	MOVAL	ADPSL MRQFL(R2),R0	: ADDRESS OF MAP WAIT QUEUE
04 A0 50 DO	01F8	1371	MOVL	R0,(R0)	: INIT QUEUE HEADER
04 A2 D4	01FC	1372	MOVL	R0,4(R0)	
FDFE' 30	01FF	1373	CLRL	ADPSL LINK(R2)	: ZAP ADAPTER CHAIN LINK
		1374	BSBW	ADPLINK	: LINK ADP TO END OF LIST
		1375			
		1376	:		
		1377	Initializes adapter interrupt vectors in System Control Block.		
		1378	:		
58 00000000'GF DO	0202	1379	MOVL	G^EXE\$GL_SCB,R8	; GET SCB ADDRESS
		1380			
		1387			
		1447			
		1507			
		1508			
		1510			
0200 C8 DE	0209	1511	MOVAL	^X200(R8), -	: REMAINING ADP INIT FOR 11/730:
10 A2 020D	020D	1512		ADPSL VECTOR(R2)	ASSUME UBO
28 01D8'CF44 D1	020F	1513	CMPL	W^CONFREGL[R4],#NDTS_UB0	VECTOR SPACE
08 13 0215	0215	1514	BEQL	10\$	IS DEVICE TYPE = UBO?
10 A2 00000200 8F CO	0217	1515	ADDL	#^X200,ADPSL VECTOR(R2)	BRANCH IF SO
60 A2 0E BO	021F	1516	MOVW	#^XE,ADPSW_DPBITMAP(R2)	ELSE STEP TO UB1 VECTOR SPACE
53 62 DO	0223	1517	MOVL	ADPSL_CSR(R2),R3	MARK DATAPATHS 1-3 AVAILABLE
53 62 DO	0226	1518	MOVAB	UBASL_MAP(R3),R3	VIRTUAL ADDRESS OF ADAPTER
54 01F0 8F 3C	0228	1519	MOVZWL	#496,R4	POINT TO MAPPING REGISTERS
83 D4 0230	0230	1520	20\$:	CLRL (R3)+	NUMBER OF UMR TO DISABLE
					DISABLE A UNIBUS MAP REGISTER

53	FB 54	F5 0232	1521	SOBGTR R4,20\$	: LOOP THRU THEM ALL	MA	
	00000001'GF	DE 0235	1522	MOVAL G^UBASUNEXINT+1,R3	: GET ADDR OF UNEXP INT SERVICE	MC	
54	0001'CF	UE 023C	1523	MOVAL W^UBASINT0+1,R4	: (+1 MEANS HANDLE ON INT STACK)	MC	
		0241	1524		; SPECIAL CASE TO COUNT PASSIVE RELEASE	MM	
		0241	1525			MM	
		0241	1526			ND	
		0241	1527	: INIT UB VECTORS TO UNEXPECTED INTERRUPT SERVICE		ND	
		0241	1528	:		ND	
50	10 A2	D0 0241	1529	MOVL APPSL VECTOR(R2),R0	: GET ADDRESS OF VECTORS	ND	
80	54	D0 0245	1530	MOVL R4,(R0)+	: SPECIAL CASE FOR VECTOR 0	ND	
51	7F 8F	9A 0248	1531	MOVZBL #<NUMUBAVEC-1>,R1	: REST OF VECTORS	ND	
80	53	D0 024C	1532	30\$: MOVL R3,(R0)+	: FILL VECTOR WITH UNEXP INT	ND	
FA	51	F5 024F	1533	SOBGTR R1,30\$	: FILL ALL VECTORS	ND	
		0252	1534			ND	
		0252	1536			ND	
		0252	1537			ND	
		0252	1558			ND	
		0252	1559			ND	
		0252	1601			ND	
		0252	1602			ND	
		0252	1651			ND	
		0252	1652	: Now check for any UNIBUS memory that may be on the adapter. First we must		ND	
		0252	1653	: disable all the UNIBUS Map Registers so that there is no conflict in		ND	
		0252	1654	: which memory will respond. Then we check all 248Kb of potential memory in		ND	
		0252	1655	: 8Kb chunks, since each disable bit on the 780 UBA represents 16 UMR's or		ND	
		0252	1656	: 8Kb of memory. The number of registers is stored in the ADP and the		ND	
		0252	1657	: corresponding number withdrawn from the UMR map in the ADP.		ND	
		0252	1658	:		ND	
		0252	1659			ND	
		56 62	D0 0252	1661	MOVL APPSL_CSR(R2),R6	: Pick up adapter pointer	ND
		51	D4 0255	1662	CLRL R1	: Zero out number of UMR to disable	ND
57	08 AE	00000200 8F	C3 0257	1664	SUBL3 #512,8(SP),R7	: R7 = VA of last page of UNIBUS	ND
		58 0C AE	04 C3	0260	SUBL3 #4,12(SP),R8	: R8 = VA of SPTE mapping (R7)	ND
54	20 AE	00000200 8F	C3 0265	1666	SUBL3 #512,32(SP),R4	: R4 = PFN of first page of UNIBUS	ND
		68	DD 026E	1667	PUSHL (R8)	: Save contents of SPTE	NE
		53 54	D0 0270	1668	MOVL R4,R3	: Copy starting PFN	NO
		55 1F	D0 0273	1669	MOVL #31,R5	: 31 8Kb chunks to test	NP
		90000000 8F	C9 0279	1671	INVALID R7	: Invalidate TB	NU
		68 54	027F	1672	BISL3 #<PTE\$M VALID!PTESC_KW>,- R4,(R8)	: Map each page of UNIBUS	NX
		50 57	D0 0281	1673	MOVL R7,R0	: Address to check	PA
		FD79' 30	0284	1674	BSBW EXESTTEST_CSR	: Validate it	PR
		OD 50	E9 0287	1675	BLBC R0,70\$	: Not there	PR
		54 53	D1 028A	1676	CMPL R3,R4	: First time in?	PR
		04 13	028D	1677	BEQL 60\$	: Yes, skip next test	PR
		51 D5	028F	1678	TSTL R1	: Any registers already?	PR
		3A 13	0291	1679	BEQL 80\$	: No, memory not start at 0	PR
51	10 A1	9E 0293	1680	60\$: MOVAB 16(R1),R1	: Yes, up the count	PR	
54	10 A4	9E 0297	1681	70\$: MOVAB 16(R4),R4	: Map Next 8Kb (16*512)	PR	
		D8 55 F5	029B	1682	SOBGTR R5 50\$	: Loop until done	PR
		68 8ED0	029E	1683	POPL (R8)	: Restore old contents of SPTE	PR
		02A1	1684	INVALID R7	: Invalidate TB	PR	
0256	C2 51	B0 02A4	1686	MOVW R1,ADPSW_UMR_DIS(R2)	: Record number disabled	PR	
		02A9	1688			PR	
		02A9	1689	: Initialize fields for new UBA map register allocation. Make it appear		PT	
		02A9	1690	: that we have one contiguous array of 496 available map registers.		PT	
		02A9	1691	: To do this we set ADPSL_MRACTMDRS to one (the number of active		RE	

				02A9 1692 :	map register descriptors for distinct contiguous areas),
				02A9 1693 :	ADPSW_MRNRREGARY(0) to 496 (i.e. the number of registers in this
				02A9 1694 :	contiguous range) and ADPSFREGARY(0) to 0 (i.e. the first register
				02A9 1695 :	in the range is register 0).
				02A9 1696 :	
64 A2	SC A2 01	D0	02A9 1697	MOVL #1,ADPSL_MRACTMDRS(R2) : 1 active map descriptor	PS
	01F0 8F 51	A3	02AD 1698	SUBW3 R1,#496,ADPSW_MRNRREGARY(R2); for a range of 496 registers	--
	015E C2 51	B0	02B4 1710	MOVW R1,ADPSW_MRFREGARY(R2) : starting at register zero.	SA
	62 A2 01	AE	02B9 1711	MNEGW #1,ADPSW_MRNFENCE(R2) : Also init "fences" which precede	SS
	015C C2 01	AE	02BD 1712	MNEGW #1,ADPSW_MRFFENCE(R2) : the two descriptor arrays.	SS
			02C2 1713 :		SS
			J2C2 1714 :	Initialize adapter hardware.	SS
			02C2 1715 :		SS
54 62	FD <sup>38</sup> 30	D0	02C2 1716	MOVL ADPSL_CSR(R2),R4 : Get CSR address to init	SS
01FF 8F	BA 05	02C5 1717	BSBW UBA\$INITIAL : And initialize adapter	SS	
		02C8 1718	POPR #^M<R0,R1,R2,R3,R4,R5,R6,R7,R8> : Restore registers	SS	
		02CC 1719	RSB : Return	SS	
		02CD 1720			SS
		02CD 1722 :			SS
		02CD 1723 :	Error if UNIBUS memory not start at location 0		
		02CD 1724 :			
51	0301'CF FEC9	9E	02CD 1725 B0\$:	MOVAB W^BADUMR,R1 : Set error message	Ph
		31	02D2 1726	BRW ERROR_HALT_1 : Put it out	--
			02D5 1728		In
					Co
					Pa
					Sy
					Pa
					Sy
					Ps
					Cr
					As
					Th
					13
					Th
					25
					45
					Th
					17
					Th
					Ma
					--
					\$
					\$
					To
					17
					Th
					Ma

02D5 1815 .SBTTL INISMBADP - BUILD ADP AND INITIALIZE MBA  
02D5 1816 .SBTTL INISDRADP - BUILD ADP AND INITIALIZE DR32  
02D5 1817 .SBTTL INISCIADP - BUILD ADP AND INITIALIZE CI  
02D5 1818 :  
02D5 1819 : INISMBADP IS CALLED AFTER MAPPING THE REGISTERS FOR A MASSBUS ADAPTER.  
02D5 1820 : AN ADAPTER CONTROL BLOCK IS ALLOCATED AND FILLED. A CRB AND IDB ARE  
02D5 1821 : ALSO ALLOCATED AND INITIALIZED. THE ADAPTER HARDWARE IS THEN INITIALIZED  
02D5 1822 : BY CALLING MBASINITIAL.  
02D5 1823 :  
02D5 1824 : INISDRADP IS CALLED AFTER MAPPING THE REGISTERS FOR THE DR32  
02D5 1825 : ADAPTER. THE ADAPTER CONTROL BLOCK, CRB, AND IDB ARE ALLOCATED  
02D5 1826 : AND INITIALIZED. THE ADAPTER HARDWARE IS THEN INITIALIZED BY  
02D5 1827 : CALLING DRSINITIAL.  
02D5 1828 :  
02D5 1829 : INISMBADP AND INISDRADP SHARE COMMON CODE AFTER THE TABLE OF ADAPTER  
02D5 1830 : SPECIFIC CONSTANTS IS SELECTED AND STORED IN R8.  
02D5 1831 :  
02D5 1832 : INPUT:  
02D5 1833 : R4 - nexus identification number of this adapter  
02D5 1834 : R11- offset from beginning of SCB to correct SCB page for this adapter  
02D5 1835 :  
02D5 1836 : OUTPUTS:  
02D5 1837 : ALL REGISTERS PRESERVED  
02D5 1838 :-  
02D5 1839 :  
00000000'GF 17 02D5 1840 ALONPAGD:JMP G^INISALONONPAGED  
02DB 1841 :  
02DB 1842 .ENABL LSB  
02DB 1843 :  
02DB 1844 INISDRADP: : INITIALIZE DR32 DATA STRUCTURES  
02DB 1845 :  
02DB 1855 :  
02DB 1856 INISCIADP: : INITIALIZE CI DATA STRUCTURES  
02DB 1857 :  
02DB 1867 :  
02DB 1868 INISMBADP: : INIT MBA DATA STRUCTURES  
02DB 1869 :

02DB 1997 .SBTTL INI\$KDZ11  
02DB 1998 :++  
02DB 1999  
02DB 2000 INPUTS:  
02DB 2001 R2 - VA of next free system page  
02DB 2002 R3 - VA of system page table entry to be used to map VA in R2  
02DB 2003 R4 - nexus identification number of this adapter  
02DB 2004  
02DB 2005 OUTPUTS:  
02DB 2006  
02DB 2007 --  
02DB 2008  
02DB 2009 INI\$KDZ11:  
02DB 2010  
05 02DB 2029 RSB ; Return to caller.

			02DC 2031	.SBTTL INI\$CONSOLE, init data structures for console	
			02DC 2032	++	
			02DC 2033	FUNCTIONAL DESCRIPTION:	
			02DC 2034		
			02DC 2035	This routine is executed only once, during system initialization.	
			02DC 2036	It initializes the CRB and IDB for boot/console device.	
			02DC 2037		
			02DC 2038	This routine is called from INIT.	
			02DC 2039		
			02DC 2040	INPUTS:	
			02DC 2041		
			02DC 2042	R3 -->	DISK [CLASS] DRIVER DDB
			02DC 2043	R4 -->	DISK [CLASS] DRIVER DPT
			02DC 2044	R5 -->	DISK [CLASS] DRIVER UCB
			02DC 2045	R6 -->	RPB
			02DC 2046	R7 -->	ADP FOR EITHER A REAL DISK OR A PORT
			02DC 2047	R9 -->	PORT DRIVER DPT (IF PRESENT)
			02DC 2048	R10-->	PORT DIRVER UCB (IF PRESENT)
			02DC 2049		
			02DC 2050	---	
			02DC 2051		
			02DC 2052	INI\$CONSOLE::	
			02DC 2053	.ENABL	LSB
			02DC 2054		
	66 A6 91	00	02DC 2056	CMPB	RPBSB_DEVTYPE(R6),-
	40 8F	00	02DF 2057		#BTDSR_CONSOLE
	10	00	02E1 2058	BNEQ	BLD_CRB
41534303	8F	00	02E3 2059	MOVL	#^A7CSA/28+3,-
	14 A3	00	02E9 2060		DDBSST_NAME(R3)
			02EB 2062		
			02EB 2067		
			02ED 2070	CLRL	R7
	54 A5 57	00	02ED 2071	MOVW	#1,UCBSW_UNIT(R5)
	01	00	02F1 2072	BRB	FILL_CRB
	0D	00	02F3 2075		
			02F3 2076	: NOW BUILD THE AUXILIARY DATA BLOCKS (CRB, IDB)	
			02F3 2077		
			02F3 2078		
			02F3 2079	BLD_CRB:	
	58 10 A7	00	02F3 2080	MOVL	ADPSL_CRB(R7),R8
	OE A7 01	00	02F7 2081	CMPW	#ATS_UBA,ADPSW_ADPTYPE(R7)
	03	00	02FB 2082	BEQL	FILL_CRB
	008A	00	02FD 2083	BRW	100\$
			0300 2084		
			0300 2085	FILL_CRB:	
	24 A2 00000000'9F	00	0300 2086	JSB	#INISALLOC_CRB
	9F163FBB 8F	00	0306 2087	MOVL	#^X9F163FBB,CRBSL_INTD(R2)
			030E 2088		: SET PUSH #^M<R0...R5>
	38 A2 57	00	030E 2089	MOVL	R7,CRBSL_INTD+VECSL_ADP(R2)
	58 52	00	0312 2090	MOVL	R2 R8
	51 0058 8F	00	0315 2091	MOVZWL	#<IDBSC LENGTH+<8*4>>,R1
	00000000'9F	00	031A 2092	JSB	#INISACONONPAGED
	08 A2 51	00	0320 2093	MOVW	R1,IDBSW_SIZE(R2)
	0A A2 09	00	0324 2094	MOVB	#DYNSC_IDB, IDBSB_TYPE(R2)
	2C A8 52	00	0328 2095	MOVL	AND STRUCTURE TYPE CODE
			032C 2096		R2,CRBSL_INTD+VECSL_IDB(R8)
			032C 2099	CMPB	SET IDB INTO CRB
	66 A6 91	00	032C 2099		; BOOTING FROM CONSOLE BLOCK

	40 8F	032F	2100		#BTDSK_CONSOLE	: STORAGE DEVICE?
50	00000000 8F	26	12 0331	2101	BNEQ 10\$	: NO
	00000000'9F	C1	0333	2102	ADDL3 @EXE\$GL SCB, #^XF0, R0	: YES, GET ADDRESS OF VECTOR IN SCB
	80 25 A8	DE	033F	2103	MOVAL CRBSL_INTD+1(R8), (R0)+	: SET ADDR IN 1ST VECTOR
	60 49 A8	DE	0343	2104	MOVAL CRBSL_INTD2+1(R8), (R0)	: SET ADDR IN 2ND VECTOR
48 A8	9F163FB8 8F	DO	0347	2105	MOVL #^X9FT63FB8, CRBSL_INTD2(R8)	: STORE PUSHR #^M<R0...RS>
			034F	2106		: JMP @# IN 2ND INT. DISPATCH
	50 A8 52	DO	034F	2107	MOVL R2, CRBSL_INTD2+VECSL_IDB(R8)	: STORE ADDRESS OF IDB IN CRB
	2C B8 1F	DO	0353	2108	MOVL #P\$ CSTB -	: STORE IPR NUMBER OF CONSOLE INTERFACE
			0357	2109	@CRBSL_INTD+8(R8)	: REGISTER AS DEVICE CSR ADDRESS
			31 11	2110	BRB 100\$	
			0359	2113		
62	58 A6	DO	0359	2114 10\$:	MOVL RPBSL_CSRVIR(R6), -	: SAVE BOOT DEVICE CSR ADDRESS
			035D	2115	IDBSL_CSR(R2)	: IN INTERRUPT DISPATCH BLOCK
			11 91	2116	CMPB #BTDSR_UDA, -	: LOW ORDER BYTE OF ORIGINAL R0 TELLS
	66 A6		035D	2117	RPBSB_DEVTYPE(R6)	: BOOT DEVICE TYPE.
	08	12	0361	2118	BNEQ 20\$	: IF NOT BOOTING FROM A UDA BRANCH
			0363	2119		: AROUND.
00000000'9F	58 A6	DO	0363	2120	MOVL RPBSL_CSRVIR(R6), -	: COPY VIRTUAL ADDRESS OF UDA PORT CSR
			0368	2121	@#BOOSGB_SYSTEMID	: TO LOW ORDER LONGWORD OF SYSTEMID
			0368	2122 20\$:		
	14 A2 57	DO	036B	2123	MOVL R7, IDBSL_ADP(R2)	: POINT IDB TO ADP
50	1E A6	3C	036F	2124	MOVZWL RPBSW_ROOBVEC(R6), R0	: GET USER SPECIFIED VECTOR
	0A	12	0373	2125	BNEQ 30\$	: BRANCH IF VECTOR SPECIFIED
50	50 66 A6	9A	0375	2126	MOVZBL RPBSB_DEVTYPE(R6), R0	: ELSE GET DEVICE TYPE CODE
50	FFFE'CF40	3C	0379	2127	MOVZWL W^BOOTVECTOR-2[R0], R0	: GET DEFAULT INTERRUPT VECTOR
50	10 B740	9E	037F	2128 30\$:	MOVAB @ADPSL_VECTOR(R7)[R0], R0	: COMPUTE ADDRESS OF VECTOR
60	26 A8	9E	0384	2129	MOVAB CRBSL_INTD+2(R8), (R0)	: SET ADDR OF INTERRUPT VECTOR
			0388	2130	DECL (R0)	: BACK TWO BYTES TO PUSHR, +1 TO
	60	D7	0388	2133		
			038A	2136		
			038A	2137 100\$:		
	05	038A	2138		RSB	: RETURN
			038B	2139	.DISABLE LSB	

038B 2141 .SBTTL EXESINI\_TIMWAIT - COMPUTE CORRECT TIMEWAIT LOOP VALUES  
 038B 2142 ++  
 038B 2143 : FUNCTIONAL DESCRIPTION:  
 038B 2144 :  
 038B 2145 : EXESINI\_TIMWAIT initializes EXESGL\_TENUSEC and EXESGL\_UBDELAY, cells used  
 038B 2146 : in the time-wait macros. The first data cell, EXESGL\_TENUSEC, is the number  
 038B 2147 : of times the following loop will be executed in ten u-seconds. This is  
 038B 2148 : done once here to calibrate the loop instead of reading the processor clock.  
 038B 2149 : The resulting number is used in the system macros TIMEWAIT and TIMEDWAIT.  
 038B 2150 :  
 038B 2151 : The first step is to initialize EXESGL\_UBDELAY. If the bit test instruction  
 038B 2152 : in the TIMEWAIT macro is executed too rapidly in a loop, it can saturate the  
 038B 2153 : Unibus. EXESGL\_UBDELAY is used to introduce a 3 microsecond delay loop into  
 038B 2154 : the TIMEWAIT bit test loop.  
 038B 2155 :  
 038B 2156 : This routine is called only once, from INIT.  
 038B 2157 :  
 038B 2158 : INPUT PARAMETERS:  
 038B 2159 :  
 038B 2160 : NONE  
 038B 2161 :  
 038B 2162 : IMPLICIT INPUTS:  
 038B 2163 :  
 038B 2164 : Time-of-day processor clock.  
 038B 2165 : Interval timers.  
 038B 2166 :  
 038B 2167 : OUTPUT PARAMETERS:  
 038B 2168 :  
 038B 2169 : R0 - Destroyed.  
 038B 2170 :  
 038B 2171 : IMPLICIT OUTPUTS:  
 038B 2172 :  
 038B 2173 : EXESGL\_TENUSEC - set to appropriate value to make TIMEWAIT and TIMEDWAIT  
 038B 2174 : macros loop for 10 micro-seconds.  
 038B 2175 :  
 038B 2176 : EXESGL\_UBDELAY - set to appropriate value to make TIMEWAIT and TIMEDWAIT  
 038B 2177 : macros loop for 3 micro-seconds in the unibus delay  
 038B 2178 : loop.  
 038B 2179 :  
 038B 2180 :--  
 038B 2181 :  
 038B 2182 EXESINI\_TIMWAIT:: : Initialize time-wait data cells  
 038B 2184 .ENABLE LSB  
 038B 2185 :  
 038B 2189 :  
 038B 2193 :  
 19 00 DA 038B 2195 MTPR #0,#PR730\$\_NICR ; Initialize next interval count register.  
 038E 2197 :  
 038E 2202 :  
 7E 00004E20 8F 038E 2203 MOVL #20000,-(SP) ; # of times to execute timed loop.  
 18 11 DA 0395 2204 MTPR #^X11,#PR\$\_ICCS ; Start clock, no interrupts.  
 0398 2205 :  
 FD 6E F5 0398 2206 : \* \* \* start of loop to time \* \* \*  
 0398 2207 10\$: SOBGTR (SP),10\$ ; Delay loop.  
 0398 2208 : \* \* \* end of loop to time \* \* \*  
 0398 2209 :  
 0398 2213 :

	50 1A DB 0398 2217	MFPR #PR730\$_ICR,R0 ; Read total time to execute loop.
00000000'GF	0000EA60 8F 50 C7 039E 2219	MTPR #0,#PRS_ICCS ; Shut off clock.
	00000000'GF D6 03A1 2221	DIVL3 R0,#60000,G^EXESGL_UBDELAY ; Calculate number of times through
	03AD 2222	INCL G^EXESGL_UBDELAY ; loop to delay 3 microseconds.
	03B3 2225	
	03B3 2226	
	03B3 2227	
	03B3 2228	
	03B3 2229	
	03B3 2233	
	03B3 2237	
	19 00 DA 03B3 2239	MTPR #0,#PR730\$_NICR ; Initialize next interval count register.
	03B6 2241	
	03B6 2245	
50 6E	00004E20 8F 00000000'GF DO 03B6 2246	MOVL #20000,R0 ; Number of times to execute test loop
	DO 03BD 2247	MOVL G^EXESGL_UBDELAY,(SP) ; Get delay loop iteration count.
	18 11 DA 03C4 2248	MTPR #^X11,#PRS_ICCS ; Start clock, no interrupts
	03C7 2249	
000003D5'EF	8000 8F B3 03C7 2250	; **** Start of loop to time
	03 12 03D0 2251	20\$: BITW #^X8000,40\$ ; Random BITx instruction to time
	FD 6E F5 03D2 2252	BNEQ 40\$ ; Random conditional branch instruction
	EF 50 F5 03D5 2253	30\$: SOBGTR (SP),30\$ ; Delay 3 microseconds.
	03D5 2254	40\$: SOBGTR R0,20\$ ; Loop
	03D8 2255	; **** End of loop to time
	03D8 2256	
	03D8 2260	
	03D8 2264	
	50 1A DB 03D8 2266	MFPR #PR730\$_ICR,R0 ; Read total time to execute loop.
	03DB 2268	
00000000'GF	18 00 DA 03D8 2272	MTPR #0,#PRS_ICCS ; Shut clock off
	8E D5 03DE 2273	TSTL (SP)+ ; Pop delay loop index off stack.
	00000000'GF D6 03E0 2274	DIVL3 R0,#200000,G^EXESGL_TENU\$EC ; Calculate number of times to
	03EC 2275	INCL G^EXESGL_TENU\$EC ; execute the loop to kill 10 u-secs.
	03F2 2276	
	03F2 2289	
	05 03F2 2290	RSB
	03F3 2291	.DISABLE LSB ; Return

```

03F3 2299 .SBTTL EXESINIT_TODR - SET SYSTEM TIME TO CORRECT VALUE AT STARTUP
03F3 2300 ++
03F3 2301 FUNCTIONAL DESCRIPTION:
03F3 2302
03F3 2303 EXESINIT_TODR SOLICITS THE CORRECT TIME FROM THE OPERATOR IF NECESSARY.
03F3 2304 CONVERTS THE ASCII RESPONSE TO BINARY FORMAT AND CALLS AN INTERNAL
03F3 2305 ENTRY POINT OF THE $SETIME SYSTEM SERVICE TO SET THE NEW SYSTEM TIME
03F3 2306 IN MEMORY WITHOUT MODIFYING THE CONTENTS OF THE SYSTEM DISK.
03F3 2307
03F3 2308 IF THE TIME WOULD NORMALLY BE SOLICITED FROM AN OPERATOR, BECAUSE
03F3 2309 THE HARDWARE TIME OF YEAR CLOCK IS ZERO, THEN THE SYSGEN PARAMETER
03F3 2310 "'TPWAIT' IS CHECKED. IF IT IS ZERO, THEN IT IS ASSUMED THAT NO
03F3 2311 OPERATOR IS PRESENT AND THE SYSTEM IS BOOTTED USING THE LAST TIME
03F3 2312 RECORDED IN THE SYSTEM IMAGE. IF THE PARAMETER IS NON ZERO THEN
03F3 2313 THAT TIME IS USED AS THE MAXIMUM TIME TO WAIT BEFORE ASSUMING THAT
03F3 2314 THERE IS NO OPERATOR AND BOOTING ANY WAY. IF THE PARAMETER IS
03F3 2315 NEGATIVE, THE SYSTEM WILL WAIT FOREVER.
03F3 2316
03F3 2317 THIS ROUTINE IS CALLED ONLY ONCE, FROM SYSINIT OR STASYSGEN.
03F3 2318
03F3 2319 INPUT PARAMETERS:
03F3 2320
03F3 2321
03F3 2322
03F3 2323 IMPLICIT INPUTS:
03F3 2324
03F3 2325 TIME-OF-DAY PROCESSOR CLOCK.
03F3 2326
03F3 2327 OUTPUT PARAMETERS:
03F3 2328 R0,R1 - DESTROYED
03F3 2329
03F3 2330
03F3 2331 IMPLICIT OUTPUTS:
03F3 2332
03F3 2333 EXESGQ_SYSTIME - SET TO CURRENT TIME IN 100 NANOSECOND UNITS SINCE
03F3 2334 17-NOV-1858 00:00:00.
03F3 2335
03F3 2336 --
03F3 2337
03F3 2338
03F3 2339 Stack storage offsets:
03F3 2340
00000000 03F3 2341 TTCHAN = ^X00 : CHANNEL FOR TERMINAL (LONGWORD)
00000004 03F3 2342 TTNAME = ^X04 : STRING DESCRIPTOR FOR OPERATOR'S TERM
0000000C 03F3 2343 TMPDESC = ^X0C : TEMPORARY STRING DESCRIPTOR (QUADWORD)
00000014 03F3 2344 INTIME = ^X14 : INPUT TIME VALUE (QUADWORD)
0000001C 03F3 2345 LINBUF = ^X1C : INPUT LINE BUFFER (5 LONGWORDS)
00000014 03F3 2346 LINBUFSIZ = ^X14 : (LENGTH OF LINE BUFFER IN BYTES)
03F3 2347
03F3 2348
03F3 2349 : PURE DATA
03F3 2350
03F3 2351 TERM_NAMADR:
03F3 2352 ASCII \OPAO\ ; DEVICE NAME FOR OPERATOR'S TERMINAL
00000004 03F7 2353 TERM_NAMSIZ = . - TERM_NAMADR ;
74 61 64 20 64 69 6C 61 76 6E 69 00 03F7 2354 TERMERR: ASCII \invalid date/time\ ;
65 6D 69 74 2F 65 0403

```

11 03F7  
 0409 2355 TIMEPROMPT:  
 33' 0409 2356 .BYTE NPROMPT  
 040A 2357 .ASCII <13><10>/PLEASE ENTER DATE AND TIME (DD-MMM-YYYY HH:MM) /  
 S4 4E 45 20 45 53 41 45 4C 50 0A 0D 0416  
 20 44 4E 41 20 45 54 41 44 20 52 45 0422  
 4D 4D 4D 2D 44 44 28 20 45 4D 49 54 042E  
 4D 4D 3A 48 48 20 20 59 59 59 59 2D 043A  
 20 20 29 043A  
 00000033 043D 2358 NPROMPT=-TIMEPROMPT-1  
 043D 2359  
 043D 2360  
 043D 2361 EXE\$INIT\_TODR:: ; SET CORRECT TIME  
 043D 2362 .ENABLE LSB  
 077C 8F BB 043D 2363 PUSHR #^M<R2,R3,R4,R5,R6,R8,R9,R10> ; SAVE REGISTERS  
 5E 30 C2 0441 2364 SUBL #4\*12,SP ; SCRATCH STORAGE  
 56 5E D0 0444 2365 MOVL SP,R6 ; SAVE ADDRESS OF SCRATCH STORAGE  
 04 A6 04 9A 0447 2366 MOVZBL #TERM\_NAMSIZ,TTNAME(R6) ; SET SIZE OF OPERATOR'S TERM NAME AND  
 08 A6 FFA4 CF 9E 044B 2367 MOVAB WTERM\_NAMADR,TTNAME+4(R6) ; PIC ADDRESS INTO TERM NAME DESC  
 1C 00000000'GF 00' E0 0451 2368 BBS S^#EXESV\_SETTIME,G^EXESGL\_FLAGS,READTIME ; BR TO SOLICIT TIME  
 0459 2369  
 0459 2370  
 0459 2374  
 0459 2378  
 50 1B DB 0459 2380 MFPR #PR730\$\_TODR,R0 ; GET TIME OF DAY CLOCK VALUE  
 045C 2382  
 045C 2386  
 59 00000000'GF 50 C3 045C 2388 SUBL3 R0,G^EXESGL\_TODR,R9 ; GET TOD DELTA TIME (10 MS UNITS)  
 09 1B 0464 2389 BLEQU 5\$ ; BRANCH IF TIME IS LATER  
 0083D600 8F 59 D1 0466 2390 CMPL R9,#24\*60\*60\*100 ; CHECK FOR SETBACK OF ONE DAY  
 06 1E 046D 2391 BGEQU READTIME ; MORE, MUST SOLICIT TIME  
 14 A6 7C 046F 2396 5\$: CLRQ INTIME(R6) ; NULL ARGUMENT FOR EXESSETIME\_INT  
 00C7 31 0472 2397 BRW 200\$ ; RETURN TO CALLER  
 0475 2398  
 0475 2399 READTIME: ; SOLICIT TIME  
 58 00000000'GF 59 D4 0475 2400 CLRL R9 ; CLEAR A FLAG  
 32 0477 2401 CVTLW G^SGNSGW\_TPWAIT,R8 ; PICK UP TIMEOUT WAIT INTERVAL  
 14 14 047E 2402 BGTR 8\$ ; POSITIVE, WAIT THAT PERIOD ONCE  
 OD 19 0480 2403 BLSS 7\$ ; NEGATIVE IS WAIT FOREVER  
 50 00000000'GF 01 C1 0482 2404 6\$: ADDL3 #1,G^EXESGL\_TODR,R0 ; ZERO, SET TIME-OF-DAY CLOCK TO  
 048A 2406  
 048A 2408  
 048A 2412  
 048A 2416  
 1B 50 DA 048A 2418 MTPR R0,#PR730\$\_TODR ; KNOWN VALUE + 10 MSEC AND FINISH UP  
 048D 2420  
 048D 2424  
 E0 11 048D 2426  
 048F 2428  
 048F 2433  
 58 14 D0 048F 2434 7\$: MOVL #20,R8 ; STARTING WAIT  
 59 D6 0492 2435 INCL R9 ; NEGATIVE - WAIT FOREVER  
 0494 2436 8\$: \$ASSIGN\_S TTNA,E(R6),TTCHAN(R6) ; AND ASSIGN TO INPUT DEVICE  
 DD 50 E9 04A2 2437 BLBC R0,6\$ ; ERROR - FALL BACK TO STORED TIME  
 FF60 CF 9E 04A5 2438 10\$: MOVAB W^TIMEPROMP1,R2 ; GET ADDRESS OF PROMPT STRING  
 53 82 9A 04AA 2439 MOVZBL (R2)+R3 ; AND LENGTH  
 04AD 2440 SQIOW\_S #0,W^TTCHAN(R6) ; PROMPT AND READ TIME  
 04AD 2441 #<IOS\_READPROMP!IOSM\_PURGE!IOSM\_TIMED!IOSM\_CVTLW>,-



0558 2486 DEAL\_INIT\_CODE: ; DEALLOCATE THE INITIALIZATION CODE  
 0558 2487  
 0558 2488 : It is the duty of the last-executed, loadable initialization  
 0558 2489 : routine to make itself and all other such routines disappear, i.e.,  
 0558 2490 : release the space they occupy to non-paged pool. Each routine's vector  
 0558 2491 : must be disconnected, e.g., be made to point to the symbol, EXE\$LOAD\_ERROR.  
 0558 2492  
 0558 2493 : NOTE: This means that new initialization routines should be added  
 0558 2494 : to this module in a particular order, not necessarily at the  
 0558 2495 : end of the module!  
 0558 2496  
 7E 52 7D 0558 2497 .ENABLE LSB  
 0558 2498 MOVQ R2,-(SP) ; Save some registers  
 0558 2499  
 0558 2500  
 0558 2501 : First find the vectors that point to these initialization routines  
 0558 2502 : and reset them to point to EXE\$LOAD\_ERROR.  
 0558 2503  
 51 50 0000'CF 9E 0558 2504 MOVAB W^SYSLSBEGIN,R0 ; Compute bounds of releasable piece:  
 50 00000000'8F C1 0560 2505 ADDL3 #<STAY HEADER-SYSL\$BEGIN>,R0,R1 ; starting and ending addresses.  
 52 00000000'GF 9E 0568 2506 MOVAB G^EXESAL LOAVEC,R2 ; Get starting address of vectors.  
 53 00000000'GF 9E 056F 2507 MOVAB G^EXE\$LOAD\_ERROR,R3 ; Get end of vectors.  
 9F17 8F 62 81 0576 2508 10\$: CMPW (R2),#^X9FT7 ; Is this JMP @# ?  
 1B 13 0578 2509 BEQL 30\$ ; Br if yes, skip past it.  
 80 8F 03 A2 91 057D 2510 CMPB 3(R2),#^X80 ; Is this a system space address  
 16 12 0582 2511 BNEQ 40\$ ; Br if no, assume it's a HALT instr.  
 50 62 D1 0584 2512 CMPL (R2),R0 ; Is address before the releasable  
 0C 1F 0587 2513 BLSSU 20\$ ; piece of memory? Br on yes.  
 51 62 D1 0589 2514 CMPL (R2),R1 ; Is address after the releasable  
 07 1A 058C 2515 BGTRU 20\$ ; piece of memory? Br on yes.  
 62 00000000'GF 9E 058E 2516 MOVAB G^EXE\$LOAD\_ERROR (R2) ; Reset this vector.  
 52 02 C0 0595 2517 20\$: ADDL #2,R2 ; Point past this vector.  
 52 D6 0598 2518 30\$: INCL R2 ; Come here to point past JMP @#.  
 52 D6 059A 2519 40\$: INCL R2 ; Come here to point past HALT.  
 53 52 D1 059C 2520 CMPL R2,R3 ; Past the end of the vectors?  
 D5 1F 059F 2521 BLSSU 10\$ ; Keep searching vectors.  
 05A1 2522  
 05A1 2523 : Now release the memory to non-paged pool.  
 05A1 2524  
 50 0000'CF 9E 05A1 2525 MOVAB W^SYSLSBEGIN,R0 ; Point to start of module  
 51 0000'8F 3C 05A6 2526 MOVZWL #<STAY\_HEADER-SYSL\$BEGIN>,R1 ; Length to vaporize  
 FASE' 31 05AB 2527 BRW 50\$ ; Br to code that is not released.  
 05AE 2528  
 00000000 2529 .PSECT \$SS\$INIT\_\_END,PAGE ; 'PAGE' SINCE 16-BYTE ALIGN IS NOT  
 0000 2530  
 0000 2531 STAY\_HEADER:  
 0000 2532 .LONG 0,0  
 0000 2533 .WORD <SYSL\$END-STAY\_HEADER>  
 0000 2534 .BYTE DYN\$C\_LOADCODE  
 0000 2535 .BYTE 0  
 0000 2536  
 00000000'9F 16 000C 2537 50\$: JSB a\$EXE\$DEANONPGDSIZ ; Just the smile on the Cheshire cat  
 S2 8E 7D 0012 2538 MOVQ (SP)+,R2 ; Restore  
 05 0015 2539 RSB ; Return.  
 0016 2540  
 0016 2541 .DISABLE LSB  
 0016 2542 .END

SS\$VMSDEFINED	= 00000001		ERROR_HALT	00000199 R 09
SST1	= 00000001		ERROR_HALT_1	0000019E R 09
ADAPTERS	= 00000000 R 02		EXE\$AC_LOADVEC	***** X 09
ADPSB_TYPE	= 0000000A		EXE\$DE\$NONPGDSIZ	***** X 0A
ADPSC_UBAADPLEN	= 00000258		EXE\$GL_CONFREG	***** X 09
ADPSL_CRB	= 00000010		EXE\$GL_CONFREGL	***** X 09
ADPSL_CSR	= 00000000		EXE\$GL_FLAGS	***** X 09
ADPSL_DPQFL	= 00000014		EXE\$GL_NUMNEXUS	***** X 09
ADPSL_LINK	= 00000004		EXE\$GL_RPB	***** X 09
ADPSL_MRACTMDRS	= 0000005C		EXE\$GL_SCB	***** X 09
ADPSL_MRQFL	= 00000030		EXE\$GL_TENUSEC	***** X 09
ADPSL_VECTOR	= 00000010		EXE\$GL_TODR	***** X 09
ADPSW_ADPTYPE	= 0000000E		EXE\$GL_UBDELAY	***** X 09
ADPSW_DBITMAP	= 00000060		EXE\$GQ_BOOTTIME	***** X 09
ADPSW_MRFFENCE	= 0000015C		EXE\$GQ_TODCBASE	***** X 09
ADPSW_MRFFREGARY	= 0000015E		EXE\$INIT_TODR	0000043D RG 09
ADPSW_MRNFENCE	= 00000062		EXE\$INI_TIMWAIT	0000038B RG 09
ADPSW_MRNRREGARY	= 00000064		EXE\$LOAD_ERROR	***** X 09
ADPSW_SIZE	= 00000008		EXE\$MCHK_PRTCT	***** X 09
ADPSW_TR	= 0000000C		EXE\$OUTZSTRING	***** X 09
ADPSW_UMR_DIS	= 00000256		EXE\$SETIME_INT	***** X 09
ADPLINK	***** X 09		EXE\$TEST_CSR	***** X 09
ALONPAGD	= 000002D5 R 09		EXE\$V_SETTIME	***** X 09
AT\$_UBA	= 00000001		FILL_CRB	00000300 R 09
BADUMR	= 00000301 R 08		GET_GEN_TYPE	00000089 R 09
BI_BUS_CODE	= 80000000		GET_TYPE	000000A0 R 09
BI_CPU	= 00000000		IDB\$B_TYPE	= 0000000A
BI_CSR_LEN	= 00000002		IDB\$C_LENGTH	= 00000038
BI_LIKE	= 00000000		IDB\$L_ADAPTER	= 00000014
BLD_CRB	= 000002F3 R 09		IDB\$L_CSR	= 00000000
BO0\$GB_SYSTEMID	***** X 09		IDB\$W_SIZE	= 00000008
BO0\$GL_SPTFREH	***** X 09		INI\$A\$LOC_CRB	***** X 09
BO0\$GL_SPTFREL	***** X 09		INI\$AL\$ON\$PAGED	***** X 09
BOOTVECTOR	= 00000000 R 08		INI\$CI\$ADP	000002DB R 09
BTDSK_CONSOLE	= 00000040		INI\$CONSOLE	000002DC RG 09
BTDSK_UA	= 00000011		INI\$DR\$ADP	000002DB R 09
BUS_CODE_OFFSET	= FFFFFFFC		INI\$IO\$MAP	00000000 RG 09
BUS_CSRLEN	= 00000004 R 08		INI\$KD\$11	000002DB R 09
CONFIG_IOSPACE	= 0000005F R 09		INI\$MB\$ADP	000002DB R 09
CONFREG	= 00000098 R 08		INI\$MP\$ADP	***** X 06
CONFREGL	= 000001D8 R 08		INI\$SUB\$ADP	000001C4 R 09
CPU_Adpsize	= 0000000D R 08		INI\$SUB\$SPACE	000001A7 R 09
CPU_Type	= 00000003		IN\$T_ROUTINES	00000000 R 06
CR	= 0000000D		INTIME	= 00000014
CRBSL_INTD	= 00000024		IOS\$M_CVTLOW	***** X 09
CRBSL_INTD2	= 00000048		IOS\$M_PURGE	***** X 09
CREATE_ARRAYS	= 0000011A R 09		IOS\$M_TIMED	***** X 09
CSR_LEN_OFFSET	= FFFFFFFB		IOS\$READPROMPT	***** X 09
DDB\$T_NAME	= 00000014		IOS\$WRITEVBLK	***** X 09
DEAL_INIT_CODE	= 00000558 R 09		I0730\$AL_I0BASE	= 00F20000
DIRECT_VET_NODE_CNT	= 00000009 R 08		I0730\$AL_PERNEX	= 00002000
DYN\$C\$ADP	= 00000001		I0730\$AL_UBOSP	= 00FC0000
DYN\$C\$CONF	= 00000007		LF	= 0000000A
DYN\$C\$IDB	= 00000009		LINBUF	= 0000001C
DYN\$C\$INIT	= 00000063		LINBUFSIZ	= 00000014
DYN\$C\$LOADCODE	= 00000062		MAP_NEXUS	000000F9 R 09
END_NEXUS	= 00000115 R 09		MAP_PAGES	00000173 R 09

N 3

- ADAPTER INITIALIZATION FOR VAX 11/730      16-SEP-1984 00:51:41      VAX/VMS Macro V04-00  
     11-SEP-1984 16:29:18    [SYSLOA.SRC]INIADP.MAR;3

MAXNEXUS	= 00000040		RPB\$B_DEVTYP	= 00000066	
MCHK\$M_LOG	= 00000001		RPB\$L_ADPPHY	= 0000005C	
MCHK\$M_NEXM	= 00000004		RPB\$L_AdPVIR	= 00000060	
MMG\$GL_SBICONF	***** X 09		RPB\$L_BOOTR1	= 00000020	
MMG\$GL_SPTBASE	***** X 09		RPB\$L_CSRPHY	= 00000054	
NDTS_B0A	= 80000102		RPB\$L_CSRVIR	= 00000058	
NDTS_CI	= 00000038		RPB\$W_ROUBVEC	= 0000001E	
NDTS_DR32	= 00000030		SBICONF	000000D8 R 08	
NDTS_KDZ11	= 80000105		SBI_BUS_CODE	= 00000000	
NDTS_MB	= 00000020		SBI_CPU	= 00000000	
NDTS_MEM1664NI	= 00000012		SBI_CSR_LEN	= 00000001	
NDTS_MEM16I	= 00000011		SBI_LIKE	= 00000001	
NDTS_MEM16NI	= 00000010		SGNSGW_TPWAIT	***** X 09	
NDTS_MEM256EIL	= 00000071		STAY_HEADER	00000000 R 0A	
NDTS_MEM256EIU	= 00000073		SW_B0S_CODE	00000005 R 08	
NDTS_MEM256I	= 00000074		SY5\$ASSIGN	***** GX 09	
NDTS_MEM256NIL	= 00000070		SYSSBINTIM	***** GX 09	
NDTS_MEM256NIU	= 00000072		SYSSDASSGN	***** GX 09	
NDTS_MEM4I	= 00000009		SYSSQIOW	***** GX 09	
NDTS_MEM4NI	= 00000008		SYSL\$BEGIN	***** X 09	
NDTS_MEM64EIL	= 00000069		SYSL\$END	***** X 0A	
NDTS_MEM64EIU	= 00000068		TERM_NAMADR	000003F3 R 09	
NDTS_MEM64I	= 0000006C		TERM_NAMSIZ	= 00000004	
NDTS_MEM64NIL	= 00000068		TEST_NEXUS	00000071 R 09	
NDTS_MEM64NIU	= 0000006A		TIMEPROMPT	00000409 R 09	
NDTS_MPM0	= 00000040		TIMERR	000003F7 R 09	
NDTS_MPM1	= 00000041		TMDESC	= 0000000C	
NDTS_MPM2	= 00000042		TTCHAN	= 00000000	
NDTS_MPM3	= 00000043		TTNAME	= 00000004	
NDTS_SCORMEM	= 80000001		UBASINITIAL	***** X 09	
NDTS_UB0	= 00000028		UBASINTO	***** X 09	
NDTS_UB1	= 00000029		UBASL_MAP	= 00000800	
NDTS_UB2	= 0000002A		UBASUNEXINT	***** X 09	
NDTS_UB3	= 0000002B		UCBSW_UNIT	= 00000054	
NEXUSDESC	00000014 R 08		VASM_SYSTEM	= 80000000	
NOSPT	000002D8 R 08		VECSL_ADP	= 00000014	
NPROMPT	= 00000033		VECSL_IDB	= 00000008	
NUMUBAVEC	= 00000080				
NUM_PAGES	= 00000000 R 04				
NXT_NEXUS	0000006B R 09				
PA	= 00F40000				
PR\$_CSTD	= 0000001F				
PR\$_ICCS	= 00000018				
PR\$_SID_TYP730	= 00000003				
PR\$_SID_TYP750	= 00000002				
PR\$_SID_TYP780	= 00000001				
PR\$_SID_TYP790	= 00000004				
PR\$_SID_TYP8NN	= 00000006				
PR\$_SID_TYP8SS	= 00000005				
PR\$_SID_TYPUV1	= 00000007				
PR\$_TB15	= 0000003A				
PR730S_ICR	= 0000001A				
PR730S_NICR	= 00000019				
PR730S_TODR	= 0000001B				
PTESC_RW	= 10000000				
PTESM_VALID	= 80000000				
READTIME	00000475 R 09				

```
+-----+
! Psect synopsis !
+-----+
```

PSECT name	Allocation	PSECT No.	Attributes													
: ABS .	00000000 ( 0.)	00 ( 0.)	NOPIC USR	CON	ABS	LCL	NOSHR	NOEXE	NORD	NOWRT	NOVEC	BYTE				
:SABSS	00000000 ( 0.)	01 ( 1.)	NOPIC USR	CON	ABS	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA0	00000074 ( 116.)	02 ( 2.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA1	00000000 ( 0.)	03 ( 3.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA2	0000003A ( 58.)	04 ( 4.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA3	00000000 ( 0.)	05 ( 5.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA4	00000074 ( 116.)	06 ( 6.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA5	00000000 ( 0.)	07 ( 7.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	BYTE				
SS\$INIT\$DATA	00000333 ( 819.)	08 ( 8.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	LONG				
SS\$INIT\$CODE	000005AE ( 1454.)	09 ( 9.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	QUAD				
SS\$INIT__END	00000016 ( 22.)	0A ( 10.)	NOPIC USR	CON	REL	LCL	NOSHR	EXE	RD	WRT	NOVEC	PAGE				

```
+-----+
! Performance indicators !
+-----+
```

Phase	Page faults	CPU Time	Elapsed Time
Initialization	31	00:00:00.05	00:00:00.41
Command processing	108	00:00:00.46	00:00:02.29
Pass 1	524	00:00:13.26	00:00:50.33
Symbol table sort	0	00:00:01.68	00:00:08.24
Pass 2	257	00:00:03.91	00:00:19.16
Symbol table output	25	00:00:00.12	00:00:00.12
Psect synopsis output	4	00:00:00.04	00:00:00.19
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	951	00:00:19.52	00:01:20.74

The working set limit was 1800 pages.

136142 bytes (266 pages) of virtual memory were used to buffer the intermediate code.

There were 90 pages of symbol table space allocated to hold 1619 non-local and 34 local symbols.

2546 source lines were read in Pass 1, producing 37 object records in Pass 2.

45 pages of virtual memory were used to define 43 macros.

```
+-----+
! Macro library statistics !
+-----+
```

Macro library name	Macros defined
\$255\$DUA28:[SYS.OBJ]LIB.MLB;1	22
\$255\$DUA28:[SYSLIB]STARLET.MLB;2	14
TOTALS (all libraries)	36

1782 GETS were required to define 36 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LIS\$INIADP730/OBJ=OBJ\$INIADP730 MSRC\$:(CPUSW730/UPDATE=(ENH\$:(CPUSW730)+MSRC\$:(INIADP/UPDATE=(ENH\$:(INIADP)+EXECMLS/LIB

0396 AH-BT13A-SE  
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION  
CONFIDENTIAL AND PROPRIETARY