

PDP11 Extended Instructions

TITLE: PDP11 Extended Instructions







DEC STANDARD 168

Revision A

PDP11 EXTENDED INSTRUCTIONS

18 January 1979

ABSTRACT

This standard provides architectural definition and control for PDP11 instructions whose opcodes are in the reserved and extended opcode spaces.

Revision History

Pass	ŧ	Description	Author	Revised Date
Pass	1	Original Standard	L. Dickman	30 August 1977
Pass	2	March 1978 T∝sk Force	L. Dickman	23 August 1978

This document is the property of Digital Equipment Corpor .ion and is not to be provided or disclosed to any non-Digital personnel without prior written authorization.

Copyright (C) 1976, 1977, 1978 by Digital Equipment Corporation

* COMPANY CONFIDENTIAL *



DEC Standard 168 - Revision A Table of Contents

CHAPTER 1 INTRODUCTION

1.1 NATURE OF THIS STANDARD								1-2
1.1.1 Purpose				•				1-2
1.1.2 Scope								1-2
1.1.3 Motives								1-3
1.1.4 Applicability and Waivers			•					1-3
1.1.5 Goals								1-3
1.1.6 Non-Planned Effects of Goals								1-4
1.1.7 Non-Goals								1-4
1.1.8 History of Previous Standarization Ef	fo	rts	÷ .		٠		٠	1-4
1.1.9 Related Current Standards								1-4
1.1.10 Future Standards Activities								1-4
1.2 CHANGES TO THIS STANDARD (ECO'S)								1-4
1.3 FORMAL ISPS DEFINITIONS								1-5
1.4 POLICIES								1-5
1.4.1 PDP11 Family Compatibility								1-5
1.4.2 PDP11 / VAX11 Compatibulity								1-5
1.4.3 Processor-Model Identification								1-5
1.4.4 Instruction-Group Atomicity								1-5

CHAPTER 2 FRAMEWORK FOR EXTENDING THE PDP11 INSTRUCTION SET

2.1 OPCODE UTILIZATION AND AVAILABILITY		2-2
2.2 OPCODE GROUPINGS		2-2
2.3 INSTRUCTION-STREAM CONTENTS		2-2
2.4 FORMAT OF OPCODE		2-3
2.5 EXTENDED-INSTRUCTION GROUPS		2-3
2.6 EXTENDED INSTRUCTION CATEGORIES		2-4
2.7 OPERANDS FOR EXTENDED INSTRUCTIONS		2-5
2.7.1 Implicit Operands		2-5
2.7.2 Explicit Opcode-Specific Operands		2-5
2.7.3 Explicit General Operands		2-6
2.7.3.1 Number and Types of General Operand Formats		2-6
2.7.3.2 Format of Single-Operand Specifiers		2-6
2.7.3.3 Format of Double-Operand Specifiers		2-6
2.7.3.4 Additional Instruction Stream Operand Words		2-7
2.8 TRAPS		2-7
2.8.1 Reserved-Instruction Traps Vector 10(8)		2-7
2.8.2 Trace Traps Vector 14(8)	11	2-8
2.8.3 Fatal Trans Vector 4(8)		2-8
2.8.4 Floating Point Trans Vector 244(8)		2-9
2.8.5 Other Traditional Trans		2-9
2.8.6 Trans Unique to Extended Instructions		2-9
2 SUSPENDABLE INSTRUCTIONS	2 2	2-5
2 9 1 Suspendability Classifications		2-10
2.9.2 Non-Suspendable Instructions	: :	2-10
2.9.3 Potentially Suspendable Instructions		2-10
2.9.4 Instruction Suspension		2-11
2 14 CT 28 UTXLT2ATION	• •	2-12
2 11 UNPREDICTABLE CONDITIONS		2-13
PART AND TATIONS AND TATIONS		



CHAPTER 2 FRAMEWORK FOR EXTENDING THE PDP11 INSTRUCTION SET (Con't)

2.12	RESERVATION 0	F UNUSED	FIELDS	AND	ENCODINGS				2-13
2.13	MULTIPROGRAMM	ING INTE	GRITY .						2 - 14

CHAPTER 3 EXTENDED-INSTRUCTION DATA TYPES

3.1 CHA	RACTER DAT	A TYPE	s							٠									3-2
3.1.1	Character																		3-2
3.1.2	Character	Strin	g.																3-2
3.1.3	Character	Set .	۰.																3-3
3.2 DEC	IMAL STRIN	IG DATA	T	YP	ES														3-4
3.2.1	Common Pr	operti	es																3-4
3.2.2	Decimal S	string	De:	sci	r i i	pto)r:	5											3-6
3.2.3	Packed St	rings				۰.							÷.						3-7
3.2.4	Zoned Str	inas .																	3-9
3.2.5	Overpunch	Strir	aś	1	1			1	1			1		1	1	1	1	1	3-10
3.2.6	Separate	String	is.	1			1		1	1	2	1							3-12
3.3 LON	G INTEGER					1		1				1							3-15

CHAPTER 4 DESCRIPTION AND INTENT OF EXTENDED INSTRUCTIONS

4.1 PROCESSOR IDENTIFICATION INSTRUCTION							4-2
4.2 COMMERCIAL INSTRUCTION SET							4-2
4.2.1 Character String Instructions							4-3
4.2.1.1 Instructions							4-3
4.2.1.1.1 Character String Move Instructio	ns ·	-					4-3
4.2.1.1.2 Character String Search Instruct	ion	s					4-4
4.2.1.2 Condition Codes							4-4
4.2.1.3 Operand Delivery				2			4-5
4.2.1.4 Data Overlap	11	÷.	1	2		÷	4-6
4.2.1.5 Unpredictable Conditions							4-6
4.2.1.6 Implementation Notes	11			2			4-7
4.2.2 Decimal String Instructions	2.2			1	÷.		4-8
4.2.2.1 Instructions	2.2				1	2	4-8
4.2.2.2 Condition Codes -	11				1		4-9
4.2.2.3 Operand Delivery	11				1	2	4-10
4.2.2.4 Data Overlap	2.2			1	1		4-18
4.2.2.5 Unpredictable Conditions -	11				1		4-11
4.2.2.6 Implementation Notes							4-12
4.2.3 Commercial Load Descriptor Instructions					1		4-13
4.2.3.1 Implementation Notes -					÷.		4-14
4 3 PROCESSOR SPECIFIC INSTRUCTIONS	• •						4-15
The second	•••	•	•	•	•	•	



DEC Standard 168 - Revision A Table of Contents

CHAPTER 5 EXTENDED-INSTRUCTION DEFINITIONS

5.i	ADDN / ADDP / ADDNI / ADDPI - ADD DECIMAL			5-2
5.2	ASHN / ASHP / ASHNI / ASHPI - ARITHMETIC SHIFT DE			5-6
5.3	CMPC / CMPCI - COMPARE CHARACTER			5-10
5.4	CMPN / CMPP / CMPNI / CMPPI - COMPARE DECIMAL			5-15
5.5	CVTLN / CVTLP / CVTLNI / CVTLPI - CONVERT LONG T			5-18
5.6	CVTNL / CVTPL / CVTNLI / CVTPLI - DECIMAL TO LON			5-21
5.7	CVTNP / CVTPN / CVTNPI / CVTPNI - CONVERT DECIMA			5-24
5.8	DIVP / DIVPI - DIVIDE DECIMAL			5-27
5.9	LOCC / LOCCI - LOCATE CHARACTER			5-30
5.10	L2DR - LOAD 2 DESCRIPTORS			5-34
5.11	L3DR - LOAD 3 DESCRIPTORS			5-36
5.12	MATC / MATCI - MATCH CHARACTER			5-39
5.13	MED6X - PDP11/60 MAINTENANCE, EXAMINE, DEPOSIT .			5-44
5.14	MED74C - PDP11/74 CIS MAINTENANCE INSTRUCTION .			5-47
5.15	MFPT - MOVE FROM PROCESSOR TYPE			5-49
5,16	MOVC / MOVCI - MOVE CHARACTER			5-51
5.17	MOVRC / MOVRCI - MOVE REVERSE JUSTIFIED CHARACT			5-56
5.18	MOVTC / MOVTCI - MOVE TRANSLATED CHARACTER			5-61
5.19	MULP / MULPI - MULTIPLY DECIMAL			5-56
5.20	SCANC / SCANCI - SCAN CHARACTER			5~69
5.21	SKPC / SKPCI - SKIP CHARACTER			5-74
5.22	SPANC / SPANCI - SPAN CHARACTER			5-78
5.23	SUBN / SUBP / SUBNI / SUBPI - SUBTRACT DECIMAL .		÷	5-83

CHAPTER 6 REINTERPRETATION OF TRADITIONAL PDP11 INSTRUCTIONS

6.1	MULTIPROCESSING	MEMORY	LOCK									·						5-	-2	
-----	-----------------	--------	------	--	--	--	--	--	--	--	--	---	--	--	--	--	--	----	----	--

CHAPTER 7 WAIVERS

7.1	PDP11/60 LACKING	MEPT											7-	2
7.2	LSI-11 COMMERCIA	L INS	TRU	CT.	ION	SET							7-	3

APPENDIX A EXTENDED-INSTRUCTION OPCODE ASSIGNMENTS

APPENDIX B PDP11 OPCODE SPACE

APPENDIX C FORMAL DESCRIPTION OF MACHINE STATE

CHAPTER 1

INTRODUCTION



1.1 NATURE OF THIS STANDARD

1.1.1 Purpose

The purpose of this Standard is to provide architectural definition and control for PDP11 instructions whose opcodes lie in the reserved and extended opcode spaces.[1]

1.1.2 Scope

The scope of this Standard covers all programmable aspects of POPI1 instructions in the reserved and extended opcode spaces. "Programmable aspects" include all aspects of the instructions which are controllable by, are visible to, or affect the behavior of POPI1 programs. The reserved and extended opcode spaces are defined in Section 2.1 and are enumerated in Appendix B.

Except as specified in Chapter 6, the scope of this Standard does not extend to the instructions historically established in the implementations of PDP11 processors prior to March 1976, because the definition of those instructions is fixed. Specifically this exclusion refers to the instructions implemented in the following models:

> KA11-YA KB11-A KB11-B KB11-C KB11-D KD11-A KD11-B KD11-D KD11-E.

The exclusion of these historically established instructions from the scope of this Standard does not imply that freedom or latitude exists relative to their architectural definitions.

 The work leading to this standard is described in "PDP11 Instruction Extensions" by Lloyd Dickman, 1 March 1976, 8 pp.



1.1.3 Motives

This Standard is intended to provide designers with definitions that will ensure architectural consistency of new machine instructions by the standard of the standard of the standard of the standard the general transportability o software across members of the POP11 system family, will reduce associated support problems in both the hardware and software areas, and will control the variability that inally.

1.1.4 Applicability and Waivers

This standard applies to all PDP11 processors announced during or after March 1976 and to any major revision of a PDP11 processor.

Exceptions to this Standard will be documented in Chapter 7. The documentation must specify in detail both the extent of the exception and the reasons for the acception. The intended exception will then be reviewed by the DPDI Architecture Manager, who will submit a written recommendation to the Engineering Committee that it either approve, reject or amend the proposed waiver. The Engineering Committee's decision shall be incorporated by the PDDI Architecture Group Manager into this Standard.

1.1.5 Goals

The goals of this standard are:

- to specify the framework within which new instructions can be added to the PDP11 architecture,
- to serve as a centrally controlled repository for the specifications of all PDP11 extended instructions, and
- to serve as a centrally controlled repository for all necessary re-interpretations of traditional PDP11 instructions.



1.1.6 Non-Planned Effects of Goals

The effects, both planned and non-planned, will be documented in the treatment of each extended instruction in the text of the standard.

1.1.7 Non-Goals

Non-Goals of this standard are:

- This document does not attempt to define traditional PDP11 instructions, except as noted above in section 1.1.5, item 3.
- This document does not attempt to plan or define specific future extensions to the PDP1 instruction set. Its intent is to define the framework within which such extensions can be made and to record the specifications of extended instructions that are actually implemented on PDP1 processors.

1.1.8 History of Previous Standarization Efforts

None.

1.1.9 Related Current Standards

None.

1.1.10 Future Standards Activities

None.

1.2 CHANGES TO THIS STANDARD (ECO'S)

The normal method for effecting changes to this Standard is to submit the proposed chanye in the form of an REO to the PDPI Architecture Manager for review and approval. The marager will send the proposed ECO, together with a recommendation to the manager will end the proposed ECO, together with a recourse from Manager will incorporate approved ECO's into this Standard.



1.3 FORMAL ISPS DEFINITIONS

Formal descriptions in the ISPS language, when provided, are an essential part of an instruction's specification. They are included to specify, as accurately as possible, the architected results obtained from the execution of the instructions but do not necessarily imply implementation methods or algorithms. Where provided, the formal ISPS descriptions are the authorative source of information about the instructions; the Bhglish and pictorial descriptions serve a append's in Appendix C. All ISPS statements use a seli-colon to signify synchronization. Thus, the semi-colon is an implied 'next' operator.

1.4 POLICIES

1.4.1 PDP11 Family Compatibility

In general, PDP1 extended instructions shall be so defined as to be implementable on any processor shall smally. Optimization of an instruction for a particular processor shall not preclude the possibility of its implementation on other processors of the PDP1 family. Exceptions to this _.licy are released to the processor-specific instruction groups (- see Section 2.6).

1.4.2 PDP11/VAX11 Compatibility

Data types associated with extended PDP11 instructions shall be consistent with corresponding VAX11 data types. This will facilitate migration of data files from PDP11 systems to VAX11 systems.

1.4.3 Processor-Model Identification

Any major revision to an existent PDP11 processor and all new PDP11 processors will include implementation of the MFPT instruction (-- see Chapter 5).

1.4.4 Instruction-Group Atomicity

Implementors will provide either all or none of the instructions of a closed group (-- see Section 2.2).



CHAPTER 2

Framework for Extending the PDP11 Instruction Set



Framework for Extending the PDP11 Instruction Set Opcode Utilization and Availability

2.1 OPCODE UTILIZATION AND AVAILABILITY

Opcodes in the following ranges are reserved and are not available for usage:

090010(8) - 000077(8) 007000(8) - 007777(8) 107000(8) - 107777(8) 170006(8) 170010(8) 170010(8) - 170077(8)

In general, extended PDP11 instructions will utilize opcodes in the range 076000(8) - 076777(8).

2.2 OPCODE GROUPINGS

The extended opcode space is divided into 64 groups of 8 instructions each. Groups ner treated as integral entities. A group is declared "closed when all 8 instructions in it have been defined or when no further instructions are advisable into it. Otherwise a group is considered "open" and future instructions may be added into it. The proceed groups are specified in Section 2.5. See also Section 1.4.4.

2.3 INSTRUCTION-STREAM CONTENTS

PDP11 extended instructions can be defined (a) to operate on implicitly specified operands and/or (b) to require explicit operand specifiers in the instruction stream. Explicit operand specifiers may use either (i) a general operand-specifier format or (ii) an opcode-specific operand-specifier format.

If an extended instruction uses only implicit operands, only the opcode will appear in the instruction-stream (-- see Section 2.7).

If an extended instruction uses explicit operands, the opcode word is followed in the instruction stream by as many operand specifiers and operands as the specification of the instruction requires. As in traditional POPII instructions, explicit general operand specifiers using modes 6 or 7 or using R7 in modes 2 or 3 will also require additional words in the instruction stream (--- zee Section 2.7).



Framework for Extending the PDP11 Instruction Set Format of Opcode

2.4 FORMAT OF OPCODE

The extended instruction opcode word is structured as follows:

15	9	8		3	2	ø
						• •••
1 87	6	1	group	1	instr	1

Bits $\langle 8:3\rangle$ contain the group code. Bits $\langle 2:\theta\rangle$ specify the instruction within the group.

2.5 EXTENDED-INSTRUCTION GROUPS

The extended-instruction groups are defined in the following table, where X represents the set of eight instructions in the group.

CODE	GROUP	51A105
97699X		open
Ø76Ø1X		open
Ø76Ø2X	Commercial Load 2 Descriptors	closed
Ø76Ø3X	Character String Move	closed
07604X	Character String Search	closed
07605X	Numeric String	closed
Ø76Ø6X	Commercial Load 3 Descriptors	closed
07607X	Packed String	closed
Ø7610X		open
Ø7611X		open
Ø7612X		open
Ø7613X	Character String Move (in-line)	closed
Ø7614X	Character String Search (in-line)	closed
Ø7615X	Numeric String (in-line)	closed
Ø7616X		open
Ø7617X	Packed String (in-line)	closed
Ø762ØX		open
Ø7621X		open
Ø7622X		open
Ø7623X		open
Ø7624X		open
Ø7625X		open
Ø7526X		open
Ø7627X		open
07630X		open
Ø7631X		open
Ø7632X		open
Ø7633X		open
Ø7634X		open



CODE	GROUP	STATUS
Ø7635X		open
Ø7636X		open
Ø7637X		open
Ø764ØX		open
Ø7641X		open
Ø7642X		open
Ø7643X		open
Ø7644X		open
Ø7645X		open
Ø7646X		open
Ø7647X		open
Ø765ØX		open
Ø7651X		open
Ø7652X		open
Ø7653X		open
47654X		open
Ø7655X		open
Ø7656X		open
Ø7657X		open
Ø766ØX	Processor-Specific #0	open
Ø7661X	Processor-Specific #1	open
Ø7662X	Processar-Specific #2	open
Ø7663X	Processor-Specific #3	open
Ø7664X	Processor-Specific #4	open
Ø7665X	Processor-Specific #5	open
Ø7666X	Processor-Specific #6	open
07667X	Processor-Specific #7	орел
87678X	CSS/Customer #0	open
Ø7671X	CSS/Customer 1	open
Ø7672X	CSS/Customer #2	open
Ø7673X	CSS/Customer #3	open
Ø7674X	CSS/Customer #4	open
Ø7675X	CSS/Customer #5	open
Ø7676X	CSS/Customer #6	open
Ø7677X	CSS/Customer #7	open

2.6 EXTENDED INSTRUCTION CATEGORIES

The extended instruction groups fall into three major categories:

 The groups 07600X - 07657X are for instructions which will be of general use across the range of PDP11 processors. The opcodes in this range will be characterized as (a) uniquely and immutably defined and (b) reasonable for implementation on all processor models of the PDP11 family.



- The groups #7660% #7667% are for instructions which will be used only on specific processors of the PDP11 family. These too will be uniquely and immutably defined, but each opcode will be restrictively assigned to a specific processor model and may not be implemented on other processors.
- The groups 07670X 07677X will neither be uniquely nor immutably defined but will be left available for free and indiscriminate customer usage.

2.7 OPERANDS FOR EXTENDED INSTRUCTIONS

Operands for extended instructions may be implicitly or explicitly specified. Explicit operands are specified. Explicit operands or in an opcode specific manner, through information expressed directly in the instruction stream. Ar is conceptually incremented by two areas each word which contains an operand-specifier or operand in the instruction stream is fetched (-- see Section 2.7.3.4).

Implicitly specified operands do not appear in the instruction stream. If an instruction util implicitly perified operand, the definition of that instruction will specify the exact location and format of such an operand.

2.7.1 Implicit Operands

Implicitly specified operands may be defined to be located:

- in the general-purpose registers,
- in defined machine registers,
- on the R6 stack,
- 4. in defined locations in the virtual address space, or
- 5. in defined locations in the physical address space.

2.7.2 Explicit Opcode-Specific Operands

The definition of an instruction may specify that operands immediately follow it in the instruction stream. The format and interpretation of such operands can be specified in an opcode specific manner and will so be defined in the description of the instruction.



2.7.3 Explicit General Operands

2.7.3.1 Number and Types of General Operand Formats - When an instruction utilizes explicit general operand specifiers, the operand specifiers shall immediately follow the extended opcode in the instruction stream. As many operand specifiers as the instruction requires follow in consecutive order.

Instructions which utilize a single general operand will use the single-operand-specific format $(--\infty \sec 5ection 2.7, 3.2)$, single-operand-specific format $(--\infty \sec 5ection 2.7, 3.1)$. Instructions which use more than two consecutive explicit operand will specify the operands in a succession of double-operand specific in the single-operand spectary. The specific spectra is a succession of double-operand spectra in the specific spectra in the specific spectra is a succession of spectra spect

2.7.3.2 Format of Single-Operand Specifiers - The single-operand specifier consists of a word in the following format:

15		6	5	ø
		-		
1	ø	1	mode-reg	1
		-		

Bits $\langle 15:6 \rangle$ must be \emptyset . Else a trap through vector 4(8) (invalid instruction specifier) will be taken.

Bits <5:8> specify the operand in the traditional PDP11 mode-register format.

2.7.3.3 Format of Double-Operand Specifiers - The double-operand specifier consists of a word in the following format:

15 12 11 6 5 Ø

Bits <15:12> must be 0. Else a trap through vector 4(8) (invalid instruction specifier) will be taken.



Framework for Extending the PDP11 Instruction Set Operands for Extended Instructions

Bits <11:6> specify the first of the two operands, and bits <5:0> specify the second. Each operand is specified in the traditional PDP11 mode-register format.

2.7.3.4 Additional Instruction Stream Operand Words - For as many general operand specifiers as utilize mode 6 or 7 (with any register) or as utilize modes 2 or 3 with register 7, additional operand words are required in the instruction stream. These additional operand words immediately follow the operand-specifier word which calls for them.

Thus, for example, a hypothetical instruction:

ZAP #A, (R1)+, B(R4), C, D

requiring explicit general operands would appear in the instruction stream as the following eight words:

opcode zzz for ZAP	Ø76222
specifiers for operands 1 & 2	002721
value of literal A	aaaaaa
specifiers for operands 3 & 4	006467
value of index B	bbbbbb
displacement off PC for address of C	cccccc
specifier for operand 5	888867
displacement off PC for address of D	ddddd

2.8 TRAPS

2.8.1 Reserved-Instruction Traps -- Vector 10(8)

When an instruction is fetched which has a reserved or an unisplementad opcode, the processor shall trap through vector 18(8). The program counter (FC) contents which are stored on the kerns issued opcode word (i.e. old FC 2), the processor status (FS) contents which are stored on the kernel state kmallactly before the instruction which represent the machine state ismediatly before the instruction mode's R6 is unchanged; if the trap occurs while executing in kernel mode, the kernel mode R6 will be 4 lower than its previous value. All other processor state (i.e. M8 through R5 of the selected general trapped opcode was fetched.



Framework for Extending the PDP11 Instruction Set Page 2-8 Traps

On a multi-mode machine, some instructions may only be executed in kernel mode. If an attempt is made to execute them in a less privileged mode, a trap through vector 10(8) (reserved instruction) is to be taken. The processor state is preserved as stated above.

2.8.2 Trace Traps -- Vector 14(8)

T-bit traps are eligible for servicing only between instructions. Suspendable instructions as described in Section 2.9 between instructions interfare with the servicing of T-bit traps nor stimulate T-bit traps during their execution.

2.8.3 Fatal Traps -- Vector 4(8)

Fatal conditions encountered in attempting to execute an instruction shall result, unless otherwise specified, in a trap through vector 4(8). When fatal traps occur, the processor state may not be the same as it was when the instruction was fetched, and the RC-address which is stored on the stack has no predictable relation to the address of the opcode word of the abouted instruction.

Events which result in a trap through vector 4(8) will set a bit in the CPU error register train the condition which caused the trap. The CPU error register bits and conditions are:

- Ø illegal interrupt address access
- 1 USC parity error
- 2 red zone stack limit abort
- 3 yellow zone stack limit trap
- 4 bus time-out
- 5 non-existent memory
- 6 odd address error
- 7 illegal halt or micro break
- 8 invalid instruction specifier

Odd address error checking should be enabled to detect errors which may occur from the intermediate state of suspendable instructions.

Stack limit violations will refer to the furthest extent of the stack (or temporty dath) during instruction execution. If the stack is a start of the stack of the start of the stack of the stack of the start of th



Framework for Extending the PDP11 Instruction Set Page 2-9 Traps

2.8.4 Floating Point Traps -- Vector 244(8)

If a floating point processor is not present, all instructions in the floating point processor [IXXXX(8)] trap as reserved instructions through vector 10(8). If a floating point processor is present, illegal instructions in the floating point opcode space (IXM06(8), IXM018(8) and IXM018(8)-12007(8)) asynchronously trap through vector the PPDI Processor Handbook for additional information.

2.8.5 Other Traditional Traps

Other cases of traps (memory parity errors, memory management aborts, etc) are to be handled in the traditional PDP11 style (-- see Section 2.10).

2.8.6 Traps Unique to Extended Instructions

Traps required by extended instructions (e.g. invalid pointer, data exception, etc.) must not conflict with existing trap assignments and must be explicitly specified in the definition of the instruction in Chapter 5.

2.9 SUSPENDABLE INSTRUCTIONS

The intent of defining instruction suspendability is to establish a means for providing reasonable interrupt latency and does not presume to endow extended instructions with an ability to recover from trap conditions from which sequences of basic instructions cannot recover.

Suspension-events refer primarily to events which occur asymcironously to the instructions execution; these are specifically the instrupts point processor exceptions. Secondarily, suspanion-events can refer also to these symchronous trap events which occur only for information notification purposes and do not imply that the integrity of the include TELOW rank transmission.



Framework for Extending the PDP11 Instruction Set Suspendable Instructions

2.9.1 Suspendability Classifications

Each extended instruction is classified either as "non-suspendable" or as "potentially suspendable".

As explained below, two implementation choices are possible for non-suspendable instructions, and three are possible for potentially suspendable instructions. The following diagram can serve as a guide to subsequent portions of this section.

architecture	implementation
A) Non-Suspendable	 non-interruptible restartable
B) Potentially Suspendable	 non-interruptible restartable suspendable

2.9.2 Non-Suspendable Instructions

A "non-suspendable" instruction has no architectural mechanism to allow it to be suspended while a suspension-event is serviced and chen subsequently to be resumed.

A "non-suspendable" instruction may be implemented either as "non-interruptible" or as "restartable".

If an instruction is implemented as "non-interruptible", then once its execution has commenced, the processor will defer service of all suspension-events until after the completion of the instruction.

If an instruction is implemented as "restartable", then the instruction may be aborted to allow the processor to service suspension-events. The programmer visible state will be restored to that which existed immediately prior to the instruction execution. Upon the processor's return from servicing the suspension-event, the instruction will be started afresh.

2.9.3 Potentially Suspendable Instructions

"Potentially suspendable" instructions have a defined architectural mechanism, viz. PSG8) as described below, by which they can be suspended in mid-execution to allow the processor to service suspension-events and then subsequently to be resumed from the point where they had been suspended.



Framework for Extending the PDP11 Instruction Set Suspendable Instructions

A "potentially suspendable" instruction may be implemented either as "non-interruptible" (-- see Section 2.9.2), as "restartable" (-- see Section 2.9.2) or as "suspendable" (-- see below).

The presence of suspension events m./ cause certain extended instructions to be suspended on some processors. If the instruction is suspended, PS(8) will be set, R7 will be hacked up to address the opcode word, and the suspender trap will be taken. When the instruction is resumed, PS(8) indicates that execution of the instruction has previously begun.

In order to make these instructions suspendable on all processors, the instruction state is part of the user state which is saved by interrupt handling routines. This includes the general registers, suspended. Software should not attempt to interpret or modify this state; it must only be saved and restored. Up to 64(10) words of internal instruction state may also have been pushed ont to the stack (- see Section 2.18). This state must not be solidile by software which is the state throm this state throm the state when it is regarded.

If PS<8> is set prior to executing a "potentially suspendable" instruction, the effect of the instruction is unpredictable (-- see Section 2.11).

At the normal completion of an "potentially suspendable" instruction, PS<8> will be cleared.

In order to promote uniform nomenclature, the name of the bit PS<8> will be "Instruction Suspension" with the corresponding mnemonic "IS".

2.9.4 Instruction Surpension

All suspendable instructions will use PS(8) to indicate instruction suspension. When a potentially suspendable instruction is executed, PS(8) cleared means that the instruction is being commenced; set means that the instruction is being resumed. It will be cleared upon successful completion of any suspended instruction. PS(8) will be cleared when:

- 1. A suspended instruction successfully completes.
- 2. Processor power-up.
- 3. New PS is fetched from vector location with PS<8> clear.
- 4. RTI or RT1 is executed with new PS<8> clear.
- 5. PS<8> explicitly cleared by an instruction.



PS<8> will be set when:

- Potentially suspendable instruction is interrupted and wishes to be suspended.
- New PS is fetched from vector location with PS<8> set.
- RTI or RTT is executed with PS<8> set.
- PS<8> is explicitly set by an instruction.

The setting of this bit will have no affect on instructions which are not potentially suspendable; such instructions will not implicitly modify this bit.

When an instruction is suspended the following state may contain information wital to the resumption of the instruction. This information must be preserved, and restored prior to restarting the suspended instruction. This information is processor model dependent; it may vary from one execution of the instruction to another.

- General registers RØ through R5.
- Condition code bits (PS<3:0>).
- Up to 64(10) words on the stack of the context in which the suspended instruction was executing.
- 4. Any destinations used by the instruction.

2.10 STACK UTILIZATION

Extended instructions may use the R6 stack for temporary "scratch" state storage.

The maximum number of additional words which an extended instruction may claim on the R6 stack in the reason for imposing a limit is to ensure that system software can acequately provide for worst-case stack allocation requirements. In addition to the above restriction, the normal POP11 stack-limit mechanism remains in effect for extended instructions just as it does for any other instruction.



Framework for Extending the PDP11 Instruction Set Stack Utilization

If an extended instruction is interrupted, R6 must have been updated to encompass any additional stack storage still required for completion of the instruction.

All extended instructions will support dyanmic stack allocation facilities used by some software systems. This means that memory management traps which result from over-extending the stack area must be survivable. If insufficient stack space exists, the instruction must turninate by a semory management abort in such a way that if successfully restarted.

2.11 UNPREDICTABLE CONDITIONS

"Unpredictable" means that the outcome is indeterminate and non-repeatable. Either the results of an instruction or the effect of non-repeatable. Either the results of an instruction or the effect of operands (but not their descriptors) will contain unpredictable values; destinations may not even contain valid results. When the effect of an instruction is unpredictable, the emirie user or process be unpredictable. In a machine with multiple modes and address spaces, an unpredictable appearies in the sprivileged mode will not affect the state of a more privileged mode, nor will it result in affect the stored and the specified operation in a less privileged mode will not affect the state of a more privileged mode, nor will it result in affect the stored program.

Note that architectural constraints exist on unpredictable effects. In particular, an unpredictable effect which manifestie as a trap must meet all the requirements for the particular trap (-- see Section 2.8).

Implementors are encouraged to select the manifestations of unpredictable results and effects to be such that their occurrence is visible to software at the earliest possible time.

2.12 RESERVATION OF UNUSED FIELDS AND ENCODINGS

Fields and encodings which are available to an instruction, but are not used, are reserved by the architecture. This will permit future definition of these not to conflict with existing software.



Framework for Extending the PDP11 Instruction Set Page 2-14 Reservation of Unused Fields and Encodings

Any unused field (single bit or contiguous group of bits) must be zero if it is reserved by the architecture. Any non-zero value in the field will cause the effect of such an instruction to be unpredictable.

Any unused encoding (field of n bits where less than 2ⁿ encodings are defined) is reserved by the architecture. Use of such encodings will cause the effect of such an instruction to be unpredictable.

2.13 MULTIPROGRAMMING INTEGRITY

Machine 'mplementations shall ensure that, under all initial settings of registers and memory, extended instructions shall not violate any bound implicit in multiprogrammed operation. Specifically, the following are to be avoided:

- 1. A less-privileged program escaping into a higher-privileged mode.
- A program escaping beyond its address-mapping limits.
- 3. A non-interruptable or non-terminating sequence.
- Excessive interrupt latency.



CHAPTER 3

Extended-Instruction Data Types



Extended-Instruction Data Types Character Data Types

3.1 CHARACTER DATA TYPES

There are three different character data types. The 'character' is a single byte, and is an abbreviated string of length one. The 'character string' is a contiguous group of bytes in memory. The third is a 'character set'.

3.1.1 Character

The character is an 8 bit byte:



The character is used as an operand by CISII instructions. When it appears in a general register, the character is in the low order half, the high order half of the register must be zero. When it appears in the instruction-stream, the character is in the low order half of a half of a word which contains a character is mon-zero, the effect of the instruction which uses it will be unpredictable.

3.1.2 Character String

A character string is a contiguous sequence of bytes in memory that begins and ends on a byte boundary. It is addressed by its most significant character (lowest address). The highest address is the least significant character. It is specified by a two word descriptor with the attributes of length and lowest address. The length is an unsigned binary integer with represents the number of characters in zero length is said to be vacant; its address is ignored. A character string with no-zero integer is said to be occupied.

The character string descriptor is used as an operand by CTS11 instructions. It appears in two consecutive general registers, or in two consecutive words in memory pointed to by a word in the instruction stream. The following figure shows the descriptor for a character string of length 'n' starting at address 'A' in memory:

			15	ø
Rx		ptr	l n	1
	or			
Rx+1		ptr+2	1 A	J.



The following figure shows the character string in memory:

3.1.3 Character Set

A 'character set' is a subset of the 256 possible characters that can be encoded in a byte. It is specified by a descriptor which consists of the address of a 256 byte table and an 8 bit mask. The address is of the zerost byte in the table. Each byte in the table specifies up to eight orthogonal character subsets of which the corresponding orthogonal subsets comprise the entire character set. In effect, each byte how the thore that the table that the table table that the table table table the entire character set. In effect, each byte how the table table the entire character set. In effect, each byte how the table table table that the table table table table selected subsets into the character set. Typical sets would be: upper case, lower case, non-zero digits, and of line, etc.



Extended-Instruction Data Types Character Data Types

The character set descriptor is used as an operand by CISII instructions. It appears in two consecutive general registers, or in two consecutive words in memory pointed to by a word in the instruction stream. If the high order half of the first descriptor word is non-zero, the effect of an instruction which uses a character set will be uppredictable.



3.2 DECIMAL STRING DATA TYPES

Two classes of decimal string data types -- numeric strings and packed strings -- are defined. Both have similar arithmetic and operational properties; they primarily differ in the representation of signs and the placement of digits in memory.

The numeric string data types are signed zoned, unsigned zoned, trailing overpunch, leading overpunch, trailing separates and leading separate. The packed string data types are signed packed and unsigned packed. Instructions which operate on numeric strings permit each string instructions pentic such packed string operand to be separately string instructions pentic such packed string operand to be separately performed to a string operand to be the tor classes of declad strings, the operands of an intervious may be of any data symp within the operands of an intervious may be of any data symp within the

3.2.1 Common Properties

Decimal strings exist in memory as contiguous bytes which begin and end on a byte boundary. They represent numbers consisting of 8 to 31(10) digits in either sign-magnitude or absolute-value form. Sign-magnitude strings (SIGNED) may be positive or negative; absolute-value strings (SIGNED) ray be positive or negative; absolute-value strings (UNSIGNED) represent the absolute value of the magning of the strings (SIGNED) and strings (SIGNED) and string the strings of the strings (SIGNED) and strings (SIGNED) and string strings of the strings (SIGNED) and strings (SIGNED) and string significant (digit,

A 4-bit binary coded decimal representation is used for most digits in decimal strings. A four bit half byte is called a 'nibble' and may be used to contain a binary bit pattern which represents the value of a decimal digit. The following table shows the binary nibble contents associated with each decimal digit:



digit nibble ø 8888 6661 0910 9911 4 ดาดด a1 a1 a11a Ø111 8 1000 ġ 1001

Each decimal string data type may have several representations. These representations permit certain latitude when accepting source operands. Decimal String data types have a PREFERRED representation which is a valid source representation and which is used to construct the destination string. Additional ALTENNATE representations are provided for some decimal (ata types when accepting source operands.

Decimal strings used as source operands will not be checked for validity. Instructions will produce upredictable results (-- see section 2.11) if a decimal string used as a source operand contains an invalid digit encoding, invalid sign designator, or in the case of overpunched numbers, an invalid sign/digit encoding.

When used as a source, decimal strings with zero magnitude are unique, regardless of sign. Thus, both positive and negative zero have identical interpretations.

Conceptually, decimal string instructions first determine the correct result, and then store the decimal string represention of the is considered to be positively signal. It is the string an contain more significant destination string digits have zero significant destinations of the string can not contain all significant these. If the destination string digits have zero digits stored in these. If the destination string can not contain all significant not stored; the instruction will indicate destinat overflow. Note that negative zero is stored in the destination string as side effect of destination overflow where the sign of the result is negative and the result.

If the destination string has zero length, no result digits will be stored. The sign of the result will be stored in separate and packed strings, but not in zoned and overpunched strings. Decimal overflow will indicate a non-zero result.



Extended-Instruction Data Types Decimal String Data Types

3.2.2 Decimal String Descriptors

Decimal strings are represented by a two word descriptor. The descriptor contains the length, data types and address of the arcinginstructions), or in two consecutive words in memory pointed to by a word in the instruction stream (in-line form of instructions). The unused bits are reserved by the arch betture, and must be B. The any non-zero reserved list in the descriptor contain non-zero values or a reserved data type encoding is used (-- see sections 2.1) and table.

First Word:

length <4:0> - Number of digits specified as an unsigned binary
integer.

Second Word:

address <15:0> - Specifies the address of the byte which contains the most significant digit of the decimal string.

The following figure shows the descriptor for a decimal string of data type 'T' whose length is 'L' digits and whose most significant digit is at address 'A':

			- 3	15	14	1:	2 1	1	54		ø
Rx		ptr	L	31		т	1	8	1	L	1
	or										
Rx+1		ptr+2	1					А			- 1
			-								

The encodings (in binary) for the NUMERIC string data type field are:

000 signed zoned 001 unsigned zoned 010 trailing overpunch 1011 leading overpunch 1000 trailing separate 101 leading separate 110 - - reserved by the architecture



The encodings (in binary) for the PACKED string data type field are:

898 -- reserved by the architecture 611 -- reserved by the architecture 611 -- reserved by the architecture 611 -- reserved by the architecture 186 -- reserved by the architecture 116 -- reserved by the architecture 111 unsigned packed

3.2.3 Packed Strings

Packed strings can . re two decimal digits ... each byte. The least significant (highest addressed) byte contains the the sign of the number in bits 3:80 and the least significant digit in bits $\langle 7:4\rangle$.

Signed Packed Strings -

The preferred positive sign designator is 1100(2); alternate positive sign designators are 1010(2). Illo(2) and Ill(2). The preferred negative sign designator is 1101(2); the alternate negative sign designator is 1101(2). Source strings will property accept both the preferred and alternate designators; destination strings will be stored with the preferred designator.

Unsigned Packed Strings -

PACKED SIGN NIBBLE:

Sign	Preferred	Alternate						
Nibble	Designator	Designators						
positive negative unsigned	1100(2) 1101(2) 1111(2)	1010(2) 1011(2)	1110(2)	1111 (2)				

For other than the least significant byte, bytes contain two consecutive digits -- the one of lower significance in bits (3:8) and the one of higher significance in bits (7:4). For numbers whose length is add, the most significant digit is in bits (7:4) of the lowest addressed byte. Numbers with an even length have their most significant digit in bits (3:8) of the lowest addressed byte bits (7:8) of this byte must be zeros for source strings, and are classed by a single byte and contain their digit in bits (7:4). The number of bytes which represent a packed string is [length/2]+1 (integer division where the fractional portion of the quotient is discarded).





A+

The following is a packed string with an odd number of digits:

	7	43	ø
А	msd	1	1
A+1	1	1	1
		:	
length/2]	1sd	sig	n I

The following is a packed string with an even number of digits:

	7		4 3	ø
λ	1	ø	1	msd
A+1				
			:	
A+[length/2]	11	sd	I.	sign

A zero length packed string occupies a single byte of storage; bits 7149 of this byte must be zero for source strings, and mer cleared to source strings. And are used to store the sign of the result for destination strings. Men used as a source, zero length strings represent operands with zero sagnitude. When used as a destination, bytering the strings of the suit of the source is a destination tower that of the source string string the source is a destination.

	- 7		4 :	3	ø
A	ī	ø	1	sig	n ī
			_		

A valid packed string is characterized by:

1. A length from Ø to 31(10) digits.



- Every digit nibble is in the range 0000(2) to 1001(2).
- For even length sources, bits <7:4> of the lowest addressed byte are 0000(2).
- Signed Packed Strings sign nibble is either 1010(2), 1011(2), 1100(2), 1101(2), 1110(2) or 1111(2).
- 5. Unsigned Packed Strings sign nibble is 1111(2).

3.2.4 Zoned Strings

<7:4>) and the low order nibble (bits <3:8>). The low order nibble contains the value of the corresponding decimal digit.

Signed Zoned Strings -

When used as a source string, the high order nibble of the least significant byte concains the sign or the number it he high of ersign of the sign of the number it he high order is sorted with the sign in the high order nibble of the least significant bytes. and #211(2) in the high order nibble of all other bytes. Wil(2) in the high order nibble or segonds to the least of the neastwe sign design of the light order is and is all (2) is the neastwe sign design of all (2).

Unsigned Zoned Strings -

When used as a source string, the high order nibbles of all bytes are ignored. Destination strings are stored with 0011(2) in the high order nibble of all bytes.

The number of bytes needed to contain a zoned string is identical to the length of the decimal number.



Extended-Instruction Data Types Decimal String Data Types

A zero length zoned string does not occupy memory, the address portion of its descriptor is ignored. When used as a source, zero length strings provide operands with zero magnitude; when used as destination, they can only accurately reflect a result of zero magnitude (the sign of the operation is lost). An attempt to store a non-zero result will be indicated by setting overflow.

A valid zoned string is characterized by:

- 1. A length from Ø to 31(10) digits.
- The low order nibble of each byte is in the range 0000(2) to 1001(2).
- Signed Zoned Strings The high order nibble of the least significant byte is either ØØ11(2) or Ø111(2).

3.2.5 Overpunch Strings

Overpunch strings ceptresent one declmal digit in each byte. Trailing voerpunch strings combine the encoding of the sign and the least significant digit, leading overpunch strings combine the encoding of which the sign is encoded ince divided into the portions — the high order nibble (bits (7:40) and the low order nibble (bits (3:80). The low order nibble contains the value of the corresponding decimal digit. When used as source string, the high order nibble of all bytes which do not contain the sign are lowed. Intaiton strings not contain the sign. #811(2) in the high order nibble corresponds to the ASCII encoding for numeric digits.

The following table shows the sign of the decinal string and the value of the digit which is senced in the sign byte. Surver strings will properly accept both the preferred and alternate designators; destination strings will store the preferred designator. The string string string the string st




Extended-Instruction Data Types Decimal String Data Types

OVERPUNCH SIGN/DIGIT BYTE:

Overpunch	Preferred	Alternate
Sign/Digit	Designator	Designators
+Ø	01111011(2)	00110000(2), 01011011(2), 00111111(2)
+1	01000001(2)	00113001(2)
+2	01000010(2)	00110010(2)
+3	01000011(2)	00110011(2)
+4	81808188(2)	00110100(2)
+5	01000101(2)	00110101(2)
+6	01000110(2)	00110110(2)
+7	01000111(2)	88118111(2)
+8	01001000(2)	00111000(2)
+9	01001001(2)	00111001(2)
-0	01111101(2)	01011101(2), 00100001(2), 00111010(2)
-1	01001010(2)	
-2	01001011(2)	
-3	01001100(2)	
-4	01001101(2)	
-5	01001110(2)	
-6	01001111(2)	
-7	01010000(2)	
-8	01010001(2)	
-9	01010010(2)	

The number of bytes needed to contain an overpunch string is identical to the length of the decimal number.

The following is a trailing overpunch string:





The following is a leading overpunch string:



A zero length overpunch string does not occupy memory: the address portion of its descripcor is ignored. When used as a source, zero length strings provide operands with zero magnitude; when used as a destination, they can only accurately reflect a result of zero magnitude (the sign of the operation is lost). An attempt to store a non-zero result will be indicated by zerting overflow.

A valid overpunch string is characterized by:

- 1. A length from Ø to 31(10) digits.
- The low order nibble of each digit byte is in the range 0000(2) to 1001(2).
- The encoded sign/digit byte contains values from the above table of preferred and alternate overpunch sign/digit values.

3.2.6 Separate Strings

Separate strings represent one decimal digit in each byte. Trailing separate strings encode the sign in a byte immediately beyond the separate strings encode the sign in the string string string byte immediately beyond the most significant digit. Bytes other than the byte in which the sign is encoded are divided into two portions the high order nibble (bits (7:40) and the low order nibble (bits decimal divide in the value of the corresponding decimal dist.





Extended-Instruction Data Types Decimal String Data Types

SEPARATE SIGN BYTE:

Sign	Preferred	Alternate
Byte	Designator	Designators
positive	00101011(2) 00101011(2)	00100000(2)

The number of bytes needed to contain a leading or trailing separate string is identical to length+1.

The following is a trailing separate string:





The following is a leading separate string:



A zero length separate string occupies a single byte of memory which contains the sign. When used as a source, zero length strings provide operands with zero magnitude; when used as a destination, they can only reflect a result of zero magnitude without indicating overflow; the sign of the result is stored.

The following is a zero length trailing separate string:

The following is a zero length leading separate string:



А

A valid separate string is characterized by:

- 1. A length from Ø to 31(10) digits.
- The low order nibble of each digit byte is in the range Ø600(2) to 1001(2).
- The sign byte is either 00100000(2), 00101011(2) or 00101101(2).



3.3 LONG INTEGER

Long integers are 32 bit binary two's complement numbers organized as two words in consecutive negators or in descriptor is used. One word contains the high order 15 bits. The sign is in bit(3); bit(4) is the most significant. The other word contains the low order 16 bits with bit(8) the least significant. The there are complemented is -2,147,483,648 to -2,147,483,648.

The register form of decimal convert instructions use a restricted form of long integer with the number in the general register pair R_2 -R3:

	15 14		8
R2	IS I	high	1
R3	1	low	1
	of the local division of the local division of the		

The in-line form of decimal convert instructions reference the long integer by a word address pointur which is part of the instruction stream:

	15	14		ø
ptr	1		low	1
ptr+2	Is I		high	1
		and the second second		

Note that these two representations of long integers differ. There is no single representation of long integer among EAR, EIS, FPP and software. The "register form" was selected to be compatible with EIS; the "in-line form" was selected to be compatible with current standard software usage.



CHAPTER 4

Description and Intent of Extended Instructions

.



Description and Intent of Extended Instructions Processor Identification Instruction

4.1 PROCESSOR IDENTIFICATION INSTRUCTION

The MFPT instruction provides software with a means of identifying the processor sodel on which it is execution; the instruction returns a whose high order half is an 8 bit processor subcode. The processor sodel code is uniquely assigned for each processor type which implements the instruction. A processor type, the processor horder is uniquely assigned for each processor type which implements the instruction. A processor type, the processor implements of the processor is differentiated by horder is no option designation (sec, MDI+X). The processor implementor. Possible uses would be to indicate the sicre-code or module revision, configuration options which are present, etc. This instruction will be incorporated in the basic instruction set of all will be assigned by the PDPI Architecture Group Menneer.

4.2 COMMERCIAL INSTRUCTION SET

The PDP11 Commercial Instruction Set (CIS11) consists of the following extended instruction groups:

07602X	Commercial Load 2 Descriptors
07603X	Character String Move
07604X	Character String Search
07605X	Numeric String
07606X	Commercial Load 3 Descriptors
Ø76Ø7X	Packed String
Ø7613X	Character String Move (in-line)
87614X	Character String Search (in-line)
Ø7615X	Numeric String (in-line)
Ø7617X	Packed String (in-line)

These include instructions which operate on character strings and on decimal numbers. Each operate it type of instruction is provided in two forms. The essential difference between the two forms is the manner in which operands are delivered to the instruction. The first form is the "register form" where operands are implicitly obtained from the general registers. The second form is the 'in-line' form where operands or word address pointers to operands follow the opende word memonic for the register form sufficient with the latter 'i'. The condition codes are set identically for both forms. The in-line forms miniais register modification.

Instructions are also provided which efficiently load operands into the general registers.



4.2.1 Character String Instructions

The character string operations conveniently provide most of the common, as well as time consuming functions that are encountered in commercial data and text processing applications.

4.2.1.1 Instructions - Instructions are provided to move and to search character strings:

> Character String Nove Instructions MOWCI(1) move character MOVECI(1) move reverse justified character MOVTCI(1) move translated character Character String Search Instructions SEPCI(1) skip character SEPCI(1) skip character SPANC(1) son character SPANC(1) son character SPANC(1) son character SPANC(1) son character

4.2.1.1.1 Character String Move Instructions - The character string move instructions use character string descriptors as operands. These descriptors specify as not the addition character string. The contents of the source a moved to the destination vital alignment at either the most significant character as in MOVC(1) and MOVTC(1), or the least significant character as in MOVC(1) and MOVTC(1), or the least significant character as in MOVC(1) and MOVTC(1), or source, the destination vital size of the source size of the size source, the destination of the lignment. The MOVTC(1) instructions move a translated source string to a destination string.



4.2.1.1.2 Character String Search Instructions - The character string search instructions use a character string describor a sone operand. The other operand is either a character, is character string describor, or a character string to find the presence or absence of used to examine the source string to find the presence or absence of least significant character.

Conceptually, these instructions may be divided into 3 classes:

- Character String Searches CMPC(1) compares two character strings. The condition codes are set according to the comparison of the corresponding most significant unequal characters. WATC(1) finds an object string within a source string. This is the 'instring' function that languages and text processing systems provids.
- Character Searches LOCC(I) finds the first occurrence of a given character in a string. SKPC(I) skips to the first non-occurrence of a given character in a string.
- Character Set Bearches In these instructions, a string is examined until a sember of a character set is either found as in an entry of a set of a set of a set of a set of a instruction of a set of a set of a set of a set of a PF, etc. or the passing of combinations of characters such as blanks, tabe, etc. LOCC(1) and SKPC(1) are optimizations of character and SFMC(1) in which the set consists of a single character.

4.2.1.2 Condition Codes - The setting of condition codes reflects the result of the character string operations. For character string moves, the condition codes indicate whether the source and destination string to the condition of the condition codes of the condition code string the condition code string the condition codes on the result of a string the condition codes on the result of string the condition codes and the result of string the condition codes and the result of string the condition codes and the result of string the condition codes are the string the code string the strin



The condition codes for some character string search instructions may be interpreted according to the notion of success or failure. Success is the accompliabment of the instruction's task, failure is the based on the results of the instruction, there is an indirect correspondence between these settings and success or failure. This correspondence between these settings and success or failure. This same for all search instructions. Therefore, different branch they are summarized in the following table: on of each instruction.

Success	Failure
BNE	BEO
BNE	BEQ
BEQ	BNE
BNE	BEQ
	BNE BNE BNE BEQ BNE

When move instructions terminate, R@ contains the number of unmoved source characters, and R1, R2, and R3 are cleared. For search instructions, the registers are updated to represent descriptors for the resulting strings.

The "in-line form" of character string instructions find operands, or pointers to operands, in the instruction stream immediately following the opecde word. Operands which appear directly in the instruction stream include characters, and translation table addresses. Descriptors are represented in the instruction stream by a single word whose contents are interpreted as a word address pointer to the two whose contents are interpreted as a word address pointer to the two character sets. Some instructions return a character string descriptor in Brell.



4.2.1.4 Data Overlap - In general, all character string instructions are unaffected by the overlapping of source or destination strings. The result of the move instructions is equivalent to having read the entire source string characters in the destination. If transition strings, while burgerelicable, the characters source in the destination string will be unpredictable.

4.2.1.5 Unpredictable Conditions - The effect of character string instructions will be unpredictable if:

- PS<8> is non-zero when the instruction is first started -this bit contains suspension information.
- R6<0> is non-zero when the instruction is first started -the stack pointer must contain a word address.
- R6 does not contain the address of a 54(10) word stack temporary state for instructions.
- Bits <15:8> of the word containing a character operand is non-zero.
- Bits <15:8> of the first word of a character set descriptor is non-zero.
- A source string overlaps the 54(18) word stack or T/O page.
- A destination string overlaps the opcode word, in-line operands, 64(18) word stack, I/O page, or trap vectors.
- A table overlaps the stack or I/O page.
- The opcode word or in-line operands overlap the destination string, 64(10) word stack or I/O page.
- The stack overlaps the source string, destination string, table, opcode word, in-line operands, I/O page, or trap vectors.
- The I/O page overlaps the source string, destination string, table, opcode word, in-line operands or 54(10) word stack.



Character string instructions will produce unpredictable results if:

- MOVTC(I) -- Destination string overlaps the translation table.
- MOVTC(I), SCANC(I), SPANC(I) -- The entire 255 byte translation or character set tables are not in readable memory.
- 4.2.1.6 Implementation Notes -
 - Source character strings, opcodes, words in the instruction stream, and descriptors for in-line instructions must be in readable memory; they need not be in writable memory. Destination strings must be in memory which is both readable and writable. Stacks must be in memory which is both readable and writable.
 - Neither the order, width, number nor type of operand accesses is architected.
 - On machines with multiple register sets, these instructions will use the register set selected by PS<11>.
 - On machines with multiple modes, these instructions will use the stack pointer and memory map selected by PS<15:14>.
 - 5. On machines with I and D memory spaces, the I space will be used for instruction stream fetches (opcodes, in-line operands and in-line pointers), and the D space will be used for descriptors (in-line instruction form) and data references.
 - For vacant strings, the address must not be used and no memory references are to be made.
 - Instructions can use as much as 64(13) words on the stack. This stack space can be used whether the instruction is suspended or not; it is however exclusive of the K and MS which is pushed on the stack if the instruction is suspended. Mean instructions terminate normally, 86 vill be restored to immediately below the stack are unoredictable.
 - If word pointers contain an odd address, set CPU Error Register<6> and then trap through vector 4 (8).



4.2.2 Decimal String Instructions

The decimal string instruction groups aid manipulation of decimal data. Several numeric (byte) and packed decimal data types resupported. Instructions are provided for basic arithmetic operations, as well as for compare, shift, and convert functions.

4.2.2.1 Instructions - Each arithmetic, shift and compare instruction operates on a single class of data type. Both numeric and packed string instructions have a source operand of one data type and a destination operand of another data type. Both numeric and packed the string instructions specify to which class each of their declasi string operand operand packed by the specific term of the string structure of the string structure of the string structure operand of another data type. Both numeric and backed classes are string instructions goed the specific data type and the structure operand of the structure operand operan

The data types on which an instruction operates are designated by the last letter(s) of the opcode mnemonic. 'N' denotes numeric strings, 'P' denotes packed strings, and 'L' denotes long binary integers.

The arithmetic instructions are ADDN(1), ADDP(1), SUBM(1), SUBM(1)

CVTMI(I) and DVTPL(I) convert a decimal string to a long (32 bit) two's complement integer. CVTLP(I) and CVTLP(I) convert a long integer to a decimal string. CVTMP(I) and CVTPN(I) convert between numeric and packed decimal strings.



The instructions are:

ADDN(I) add numeric

SUBN(I) subtract numeric ASHN(I) arithmetic shift numeric CMPN(I) compare numeric

Packed String Instructions

ADDP(I) add icked SUBP(I) subtract packed MULP(I) mulitply packed DIVP(I) divide packed ASHP(I) arithmetic shift packed CMPP(I) compare packed

Convert Instructions CVTNL convert numeric to long CVTLN convert long to numeric CVTLP convert packed to long CVTLP convert numeric to packed CVTNP convert numeric to packed to numeric

4.2.2.2 Condition Codes - For instructions which store a value in a destination string, the N and Z bits reflect the value stored. The N bit indicates a negative destination stored the value stored stored and the store of t

The V bit will indicate whether the destination string accurately represents the true result of the instruction. It is also set if a division by zero was attempted. If the V bit is set, the destination viring will represent the least significant portion of the result (truncated). If the V bit is cleared, the destination represents the true result.

For DIVP(I), C indicates division by zero. Otherwise, C is always cleared.



For comparisons using the CMPM(1) and CMPP(1) instructions, the N and Z bits reflect the signed relationship between the source strings. The signed branch instructions can test the result. V and C are cleared.

For instructions which return a long integer value, N reflects the sign of the two's complement integer, and Z indicates whether it was zero. V indicates whether the long integer could not contain all significant digits and sign of the result. CVTNL(1) also use C to represent a borrow from a more significant portion of the long binary result. Otherwise, C is cleared.

4.2.2.3 Operand Delivery - The "register form" of decimal string instructions implicitly find their operands in the general registers. These operands include decimal string descriptors, long binary integers, and shift descriptor words. If an instruction does not use a register, its contents will be undisturbed. We-RI generally contain the first source descriptor, RZ-R3 generally contain the second source ASBM and ASBP use R4 to contain a decimal string descriptor, and R2-R3 for the long integer. Wen the instruction is completed, the source descriptor registers are cleared.

The "in-line form" of decimal string instructions find their operands, or pointers to descriptors in the instruction stream immediately instruction stream ar shift descriptor words. Operands which are represented in the instruction stream by a pointer containing the word address of the descriptor are decimal string descriptors and long modely BM-MG. More than the form of decimal string instructions

4.2.2.4 Data Overlap - The operation of decimal string instructions is unaffected by any overlap of the source operands provided that each source operand is a valid representation of the specified data type.

The overlap of the destination string and not the source strings will, in general, produce unpericitable result. Source, ADDN(1), ADDP(1), SUBM(1) and SUBP(1) will permit the destination string to overlap either or both source will generate the string digits of the strings are in coincident bytes in memory. This facilitates two address arithmetic.



4.2.2.3 Unpredictable Conditions - The effect of decimal string instructions will be unpredictable if:

- PS<8> is non-zero when the instruction is first started -this bit contains suspension information.
- R6<0> is non-zero when the instruction is first started -the stack pointer must contain a word address.
- R6 does not contain the address of a 64(10) word stack -temporary state for instructions.
- 4. A source string overlaps the 64(10) word stack or I/O page.
- A destination string overlaps the opcode word, in-line operands, 64(10) word stack, I/O page, or trap vectors.
- The opcode word or in-line operands overlap the destination string, 64(10) word stack or I/O page.
- The stark overlaps the source string, destination string, table, opcode word, in-line operands, I/O page, or trap vectors.
- The I/O page overlaps the source string, destination string, table, opcode word, in-line operands or 64(10) word stack.
- Bits <15> and <11:5> of the decimal string descriptors containing the string length are non-zero.
- Reserved data type codes are used in bits <14:12> of decimal string descriptors.
- ASHN(I)/ASHP(I) -- Bits <15:12> of the shift descriptor word are non-zero.
- Decimal string instructions will produce unpredictable results if:
 - 1. Source operands are not valid Decimal Strings.
 - Destination strings overlap source strings (except if all corresponding digits are coincident for ADDN(I), ADDP(I), SUBN(I) and SUBP(I)).
 - DIVP(I) -- Division by zero is attempted (only destination string, N and Z are unpredictable).



- ASHN(I)/ASHP(I) -- Bits <11:8> of the shift descriptor word are 1010(2) to 1111(2).
- CVTNP(I)/CVTPN(I) -- Source and destination strings overlap.

4.2.2.6 Implementation Notes -

- Source decimal strings, opcodes, words in the instruction stream, descriptors and long integer sources for in-line instructions must be in readable memory they need not be in writable memory. Destination strings and long integer destinations for in-line instructions must be in memory which is both readable and writable.
- Neither the order, width, number nor type of operand accesses is architected.
- On machines with multiple register sets, these instructions will use the register set selected by PS<11>.
- On machines with multiple modes, these instructions will use the stack pointer and memory map selected by PS<15:14>.
- 5. On machines with I and D memory spaces, the I space will be used for instruction stream fetches (opcodes, in-line operands and in-line pointers), and the D space will be used for descriptors and long integers (in-line instruction form) and data references.
- 6. For zero length decimal strings of type signed zoned, unsigned zoned, leading overpunch and trailing overpunch, no memory is occupied. The address must not be used and no memory references are to be made.
- 7. Instructions can use as much as 64(18) words on the stack. This stack space can be used whether the instruction is suspended or not; it is however exclusive of the FC and PS which is pushed on the stack if the instruction is suspended. When the start is the start of the start of the start is artiginal way between the start of the start of the immediately bold with stark are unpredictable.
- If word pointers contain an odd addrass, set CPU Error Register<6> and then trap through vector 4(8).



4.2.3 Commercial Load Descriptor Instructions

The commercial load descriptor instructions augment the character and decimal string instructions by efficiently loading the general registers with string descriptors. Two forms of instructions are provided. The L2Dr instructions load two string descriptors into the general registers. The first descriptor is loaded into MB+R and the general register is loaded into R2+R3. This instruction supports the following:

> equal length character string move equal length character string compare character string matching decimal string compare

The second form, the L3Dr instructions, take three descriptors. The first is loaded into R0-R1, the second into R2-R3, and the third into R4-R5. This instruction supports the following:

3-address arithmetic

The condition codes are not affected.

The descriptors are accessed by the following mechanism. Words containing the addresses of the descriptors (two for L2Dr) and three for L3Dr) are in consecutive locations in memory. The descriptor addresses are found by applying the addresses ing mode R(r)+ once for each descriptor. The value of r is encoded as the low order three bits of the instruction's good. If R < r < 5, the ran be changed by the table in memory, where each entry in the table contains the addresses of a descriptor. If r < 5, for the table contains the address of a descriptor. If r < 5, for the stack or sorder words. If r < 5, the ran be chought as the table contains the address of a descriptor. If r < 5, for the stack. If r < 7, then the descriptor addresses are contiguous with the instruction's oxorde word.

The string descriptors are two words long. The address of the descriptor is that of the lon-order words. It is loaded into the descriptor is that of the lon-order words. It is loaded into the loaded into the corresponding odd register. Note that although these instructions are described in terms of string descriptors, they are applicable for other instances where two consecutive words in memory applicable for other instances where two consecutive words in memory register pairs. pointer are to be coupled into even-od general



The instructions are:

Commercial Load Descriptor Instructions				
L2DØ	load 2	descriptors	using	8(RØ)+
L2D1	load 2	descriptors	using	@(R1)+
L2D2	load 2	descriptors	using	8(R2)+
L2D3	load 2	descriptors	using	@(R3)+
L2D4	load 2	descriptors	using	@(R4)+
L2D5	load 2	descriptors	using	8(R5)+
L2D6	load 2	descriptors	using	@(R6)+
L2D7	load 2	descriptors	using	@(R7)+
L 3DØ	load 3	descriptors	using	8(R9)+
L3D1	load 3	descriptors	using	@(R1)+
L3D2	load 3	descriptors	using	@(R2)+
L3D3	load 3	descriptors	using	@(R3)+
L3D4	load 3	descriptors	using	@(R4)+
L3D5	load 3	descriptors	using	@ (R5) +
L3D6	load 3	descriptors	using	@(R6)+
L3D7	load 3	descriptors	using	8(R7)+

4.2.3.1 Implementation Notes -

- Opcodes, words in the instruction stream, and descriptors must be in readable memory; they need not be in writable memory.
- Neither the order, width, number nor type of operand accesses is architected.
- On machines with multiple register sets, these instructions will use the register set selected by PS<11>.
- On machines with multiple modes, these instructions will use the stack pointer and memory map selected by PS<15:14>.
- 5. On machines with I and D memory spaces, the I space will be used to fetch instructions as well as the descriptor addresses for L2D7 and L3D7; D space will be used to fetch descriptor address for L2D4-6, L3D4-6, and all string descriptors.
- If word pointers contain an odd address, set CPU Error Register<6> and then trap through vector 4 (8).



4.3 PROCESSOR SPECIFIC INSTRUCTIONS

The processor specific instructions provide model dependent diagnostic capability.



THIS IS A BLANK PAGE



CHAPTER 5

Extended-Instruction Definitions



5.1 ADDN / ADDP / ADDNI / ADDPI - Add Decimal

Format:

	15		98		32		ø
ADDN	1	Ø76	I	85	1	0	1
ADDP	1	876	1	Ø7	I	0	1
ADDNI	I	Ø76	I	15	1	8	i
	1		s'cl.dscr	.ptr			1
	1		src2.dscr	.ptr			1
	1		dst.dscr.	ptr			1
ADDPI	1	076	1	17	- T	ø	1
	1		srcl.dscr	.ptr			I
	1		src2.dscr	.ptr			1
	1		dst.dscr.	ptr			1

Operation:

dst <- src2 + src1

Condition Codes:

N: set if dst<0; cleared otherwise 2: set if dst=0; cleared otherwise V: set if dst can not contain all significant digits of the result; cleared otherwise C: cleared

Suspendability:

This instruction is potentially suspendable.



Description:

Srcl is added to src2, and the result is stored in the destination string. The condition codes reflect the value stored in the destination string, and whether all significant digits were stored.

Register Form - ADDN and ADDP

When the instruction starts, the operands must have been placed in the general registers. The first source descriptor is placed in $R\emptyset-RI$, the second source descriptor is placed in R2-R3, and the destination descriptor is placed in R4-R5:

	15		8
RØ	I	ercl decr	
Rl	I	steridder	1
R2	1	are? deer	1
R3	1	STOLIGSON	i
R4	1	det deer	1
R5	1	useruser	1

When the instruction is completed, the source descriptor registers are cleared:

	15		9
RØ	1	ø	
Rl	1	ø	1
R2	I	ø	1
R3	1	ø	I
R4	1	det deer	1
R5	1	dst.dscr	



In-line Form - ADDNI and ADDPI

Each word address pointer which follows the opcode word in the instruction stream refers to a two word decimal string descriptor. $R\theta$ -R6 are unchanged when the instruction is completed.

Formal Description:

TBS:

Examples:

1. Three Address Add - Register Form

MOV	SRC1.DSCR, KØ SRC1.DSCR+2, R1	;	lst source descriptor
NOV	SRC2.DSCR,R2	;	2nd source descriptor
NOV	SRC2.DSCR+2,R3		-
MOV	DST.DSCR,R4	;	destination descriptor
NOV	DST.DSCR+2.R5		
ADDN /	ADDP	;	add
BVS	OVERFLOW	;	check for error
BLT	NEGATIVE	;	negative destination
BEQ	EQUAL	- 2	zero destination
BGT	GREATER	;	positive destination

2. Three Address Add - In-line Form

ADDNI / .WORD .WORD .WORD BVS BLT BEQ BCT	ADDPI SRC1.DSCR.PTR SRC2.DSCR.PTR DST.DSCR.PTR OVERPLOW NEGATIVE EQUAL CREATED	; add ; ptr to srcl descriptor ; ptr to src2 descriptor ; ptr to dst descriptor ; check for error ; negative destination ; zero destination
BGT	GREATER	; positive destination

3. Two Address Add - Register Form

ptor
ion
on
on



Extended-Instruction Definitions ADDN / ADDP / ADDNI / ADDPI - Add Decimal

4. Two Address Add - In-Line Form

ADDNI /	ADDPI	; add
.WORD	SRC.DSCR.PTR	; ptr to src descriptor
.WORD	DST.DSCR.PTR	; ptr to dst descriptor
.WORD	DST.DSCR.PTR	; ptr to dst descriptor
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

Notes:

- The operation of these instructions is unaffected by any overlap of the source strings provided that each source string is a valid representation of the specified data type.
- Source strings may overlap the destination string only if all corresponding digits of the strings are in coincident bytes in memory.



5.2 ASHN / ASHP / ASHNI / ASHPI - Arithmetic Shift Decimal

Format:



dst <- src * (10 ** shift count)

Condition Codes:

N: set if dst0#; cleared otherwise 2: set if dst=#; cleared otherwise V: set if dst can not contain all significant digits of the result; cleared otherwise C: cleared

Suspendability:

This instruction is potentially suspendable.



Description:

The decimal number specified by the source descriptor is arithmeticly whited, and stored in the area specified by the destination descriptor. The shifted result is aligned with the lass significant digit position in the destination string. The specific destination of the string of the string of the matrix of the specific destination string. The destination of the string sent significant digits is performed. A negative shift count performs a shift from most to least significant digits. Thus, the shift count is the power of ten by which the source is multiplied or vacated digit positions. A condition codes reflect the value stored in the destination string, and whether all significant digits were stored.

A negative shift count invokes a rounding operation. The result is constructed by shifting the source the specified number of digit positions. The rounding digit is then added to the most significant digit which was shifted out. If this sum is less than 10(10), the shifted result is stored in the destination string. If the sum is 10(10) or greater, the asynitude of the shifted string. If no rounding is desired, the rounding digit should be zero.

The shift count and rounding digit are represented in a single word referred to as the shift descriptor. Bits <15:12> of this word must be zero:

15	3	2	11	8	7		ø
1	ø	ī	rnd.	dgt		shift.cnt	1

Register Form - ASHN and ASHP

When the instruction starts, the operands must have been place¹ in the general registers. The source descriptor is placed in $R\theta$ -Rl, the destination descriptor is placed in R2-R3, and the shift descriptor is placed in R4:









	15		8
RØ	1	0	1
Rì	1	ø	1
R2	1	det deer	1
R3	1	dat idati	1
R4	1	Ø	1

In-line Form - ASHNI and ASHPI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word decimal string source descript r, a word address pointer to a two word decimal string destination descriptor, and a shift descriptor word. R0-R6 are unchanged when the instruction is completed.

Formal Description:

TBS;

Examples:

1. Multipling by 100 - Register Form

MOV SRC.DSCR,RØ	; source descriptor
MOV SRC.DSCR+2,R1	
MOV DST.DSCR,R2	; destination descriptor
MOV DST.DSCR+2,R3	
MOV #2,R4	; shift descriptor word
ASHN / ASHP	; shift



BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	ECUAL	; zero destination
BGT	GREATER	; positive destination

2. Multipling by 100 - In-line Form

ASHNI / .WORD .WORD .WORD BVS BLT BEQ BCT	ASHPI SRC.DSCR.PTR DST.DSCR.PTR 2 OVERFLOW NEGATIVE EQUAL CORDUCED	; shift ; ptr to src descriptor ; ptr to dst descriptor ; shift descriptor word ; check for error ; negative destination ; zero destination
BGT	GREATER	; positive destination

3. Move decimal number - Register Form

MOV	SRC.DSCR,RØ	;	source descriptor
MOV	SRC.DSCR+2,R1 DST.DSCR,R2	;	destination descriptor
MOV	DST.DSCR+2,R3 R4		shift descriptor word
ASHN / BVS	ASHP	į	shift check for error
BLT BEQ BGT	NEGATIVE EQUAL GREATER	;;;	negative destination zero destination positive destination

4. Move decimal number - In-line Form

ASHNI	/ ASHPI	; shift
.WORD	SRC.DSCR.PTR	; ptr to src descriptor
.WORD	DST.DSCR.PTR	; ptr to dst descriptor
.WORD	8	; shift descriptor word
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEO	EQUAL	; zero destination
BGT	GREATER	; positive destination

Notes:

- If bits <15:12> of the shift descriptor word are not zero, the effect of the instruction is unpredictable.
- If bits <11:8> of the shift descriptor are not a valid decimal digit, the results of the instruction are unpredictable.
- Any overlap of the source and destination strings will produce unpredictable results.



5.3 CMPC / CMPC1 - Compare Character

Format:



Operation:

Srcl is compared with src2 (src1-src2).

Condition Codes:

The condition codes are based on the arithmetic comparison of the most significant pair of unequal srcl and src2 characters (srcl.byte-src2.byte).

- N: set if result<'; cleared otherwise 2: set if result=0; cleared otherwise
- V: set if there was arithmetic overflow, that is, srcl.byte<7> and src2.byte<7> were different, and src2.byte<7> was the same as bit <7> of (srcl.byte-src2.byte); cleared otherwise
- C: cleared if there was a carry from the most significant bit of the result; set otherwise

Suspendability:

This instruction is potentially suspendable.

Description:

Each character of srcl is compared with the corresponding character of src2 by examining the character strings from most significant to least significant characters. If the character strings are of unequal length, the shorter character string is conceptually extended to the length of the longer character string with fill characters beyond its least significant character. The instruction terminates when the first corresponding unequal characters are found or when both character strings are exhausted.





The condition codes reflect the last comparison, permitting the unsigned branch instructions to test the result.

Register Form - CMPC

When the instruction starts, the operands must have been placed in the general registers. The first source character string descriptor is placed in RD-RJ, the second source character string descriptor is placed in RZ-RZ, the fill character is placed in R4(7_18), and R4(5_18) must be zero:

	15		87		ø
RØ R1	1		srcl.dscr		
R2	1		src2.dscr		1
R4	1	8	1	fill	i

The instruction terminates with sub-string descriptors in R#-R1 and R2-R3 which represent the portion of each source character string beginning with the most significant corresponding unequal characters. R#-R1 for the original strict string and the energial portion of the original strict string; R2-R3 contain a descriptor for the mengenial portion of the original strict string a vacant character string survey in character string and the energial character; this description is a string with the energial character; its address is one greater than that of the least significant character attion.

	15		87		ø
RØ	1		n crol d	lear	1
Rl	1		sub.srci.dscr		
R2	1	cul	n src2 d	lser	1
R3	1				
R4	1	ð	1	fill	1



```
In-line Form - CMPCI
```

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string src1 descriptor, a word address pointer to a two word character string src2 descriptor, and a word whose low order half contains the fill character and whose high order half must be zero. R8-R6 are unchanged when the instruction is completed.

Formal Description:

```
srcl.len = RØ:
                    : CMPC only
srcl.adr = R1;
                    1
src2.len = R2;
                    1
src2.adt = R3:
                    1
                    .
fill = R4 < 7:8 > :
temp = i! [R7];
                    ! CMPCI only
srcl.len = M(temp): !
srcl.adr = M[temp+2];1
R7 = R7+2;
                    ٠,
temp = N(R7);
src2.len = M[temp]; !
                         .
src2.adr = M[temp+2];!
                         .
R7 = R7 + 2:
                     ï
fill = M[R7]<7:0>;
                     .
R7 = R7+2.
                     .
found = 1;
while (srcl.len negu 0) and (src2.len negu 0)
         and (found negu Ø) do
         if (M[srcl.adr] eqlu M[src2.adr]) then
             begin
             srcl.len = srcl.len-1;
             srcl.adr = srcl.adr+1;
             src2.len = src2.len-1;
             src2.adr = src2.adr+1
             end
         else found = 0:
while (srcl.len negu 0) and (found negu 0) do
         if M[srcl.adr] eqlu fill then
             begin
             srcl.len = srcl.len-l;
             srcl.adr = srcl.adr+1
             end
         else found = Ø;
while (src2.len negu 0) and (found negu 0) do
         if M[src2.adr] eqlu fill then
             begin
             src2.len = src2.len-l;
```



```
src2.adr = src2.adr+1
             end
         else found = 0:
if (srcl.len eqlu 0) then bimpl = fill
         else btmpl = M[srcl.adr];
if (src2.len eqlu 8) then btmp2 = fill
         else btmp2 = M[src2.adr];
carry@btmp = btmp1-btmp2;
N = btmp<15>;
if btmp eql 0 then Z = 1 else Z = 0;
if (btmp1<7> neg btmp2<7>) and (btmp2<7> eql btmp<7>) then
         V = 1 else V = 0;
C = carry;
Rf = srcl.len;
                     ! CMPC only
Ri = srcl.adr;
                     1
R2 = s:c2.len:
                     1
R3 = src2.adr;
                     1
R4 * Ø<15:8>Øfill; 1
```

Examples:

1. Compare Strings - Register Form

MOV	SRC1.DSCR,RØ SRC1.DSCR+2,R1	; 1st source descripto
MOV	SRC2.DSCR,R2	; 2nd source descripto:
MOV MOV CMPC	SRC2.DSCR+2,R3 #',R4	; extend with spaces ; compare
BLO BEQ BHI	LESS EQUAL GREATER	; src1 <src2 , src1=src2 ; src1>src2</src2

2. Compare Strings - In-line Form

CMPCI		; compare
WORD	SRC1.DSCR.PTR	; ptr to srcl descriptor
.WORD	SRC2.DSCR.PTR	; ptr to src2 descriptor
WORD	•	; extend with spaces
BLO	LESS	; srcl <src2< td=""></src2<>
BEQ	EQUAL	; srcl=src2
BHI	GREATER	; srcl>src2

 Compare as far as the length of shorter of two strings -Register Form

MOV	SRC1.DSCR,RØ	;	lst	source	descriptor
MOV	SRC1.DSCR+2,R1				
MOV	SRC2.DSCR,R2	;	2nd	source	descriptor
MOV	SRC2.DSCR+2.R3				



	CMP BHI	RØ,R2 1\$; length of shorter
	MOV	RØ, R2	
L\$:	MOV	R2, R0	
			; no fill is used
	CMPC		; compare strings
	BEQ	EQUAL	; use unsigned branches
	BNE	NOTEQL	

Notes:

- The operation of this instruction is unaffected by any overlap of the source character strings.
- If the srcl character string is vacant, the fill character will be compared with src2. If the src2 character string is vacant, the fill character will be compared with src1. If both character strings are vacant, the condition codes will indicate equality.
- CMPC -- If an initial source character string descriptor is vacant, the resulting sub-string descriptor is the same as the original character string descriptor.
- 4. A test for success is BEQ; a test for failure is BNE.
- 5. When the instruction terminates, the condition codes will be set as if a CMPB instruction operated on the most significant unequal characters. If both strings are initially wacant or are identical, the condition codes will be set as if the last characters to be compared were identical. This results in equality with N cleared, 2 set, V cleared, and C cleared.
- Both CMPC and CMPCI update the condition codes. CMPC returns sub-string descriptors.



5.4 CMPN / CMPP / CMPNI / CMPPI - Compare Decimal

Format:

	15		98		32	8	
CMPN	1	Ø76	1	05	I	2	
CMPP	1	076	I	87	I	2	
CMPNI	!	076		15	<u> </u>	2	
	Ĩ.	5	srcl.dscr.ptr				
	1	S	src2.dscr.pt:				
CMPPI	1	876	1	17	1	2 [
	I	srcl.dscr.ptr					
	src2.dscr.ptr						

src2.dscr.ptr

Operation:

Srcl is compared with src2 (srcl-src2).

Condition Codes:

N: set if srcl<src2; cleared otherwise Z: set if s. '=src2; cleared otherwise V: cleared C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

Srcl is arithmetically compared with src2. The condition codes reflect the comparison. The signed branch instruction can be used to test the result.


Extended-Instruction Definitions CMPN / CMPP / CMPNI / CMPPI - Compare Decimal

Register Form - CMPN and CMPP

When the instruction starts, the operands must have been placed in the general registers. The first source descriptor is placed in RØ-R1, and the second source descriptor is placed in R2-R3:



When the instruction is completed, the source descriptor registers are cleared:

	15		8
RØ	1	ø	I
Rl	1	8	1
R2	1	0	1
R3	1	8	1

In-line Form - CMPNI and CMPPI

Each word address pointer which follows the opcode word in the instruction stream refers to a two word decimal string descriptor. RØ-R6 are unchanged when the instruction is completed.

Formal Description:

TBS:

Examples:

1. Compare Decimal Strings - Register Form

MOV	SRC1.DSCR,RØ	;	lst	source	descriptor
MOV	SRC1.DSCR+2,R1				
MOV	SRC2.DSCR,R2	;	2nd	source	descriptor
MOV	SRC2.DSCR+2,R3				



Page 5-16

CMPN /	CMPP	;	com	pare	
BLT	LESS	;	use	signed	branches
BEQ	EQUAL,				
BGT	GREATER				

2. Compare Decimal Strings - In-line Form

CMPNI /	CMPPI	; compare
. WORD	SRC1.DSCR.PTR	; ptr to srcl descripto
.WORD	SRC2, DSCR.PTR	; pt: to src2 descripto
BLT	NEGATIVE	; negative destination
BEQ	EQUAL,	; zero destination
BGT	GREATER	; positive destination

Notes:

 The operation of these instructions is unaffected by any overlap of the source strings provided that each source string is a valid representation of the spec "ied data type.



Extended-Instruction Definitions Page 5-18 CVTLN / CVTLP / CVTLNI / CVTLPI - Convert Long to Decimal

5.5 CVTLN / CVTLP / CVTLNI / CVTLPI - Convert Long to Decimal Pormat:



Operation:

decimal string <- long integer

Condition Codes:

N: set if dst(8; cleared otherwise 2: set if dst=0; cleared otherwise V: set if dst can not contain all significant digits of the result; cleared otherwise C: cleared

Suspendability:

100

This instruction is potentially suspendable.



Description:

The source long integer is converted to a decimal string. The condition codes reflect the result stored in the destination decimal string, and whether all significant digits were stored.

Register Form - CVTLN and CVTLP

When the instruction starts, the operands must have been placed in the general registers. The destination descriptor is placed in $R\theta$ -Rl, and the source long integer is placed in R2-R3:

	15		6
RØ		dst.dscr	1
Rl	1		- I.
R2		src.long	
R3	R3		1

When the instruction is completed, the source long integer registers are cleared:

	15		6
RØ	1	dst.dscr	1
Rl	1		1
R2	1	ø	1
R3	1	ø	I

In-line Form - CVTLNI and CVTLPI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word decimal string destination descriptor, and a word address pointer to a two word long integer source. RB-R6 are unchanged when the instruction is completed.

digitai in 610474 14 16 8177/327. DRA 1184 Formal Description:

TBS;

Examples:

1. Convert Long to Decimal - Register Form

NOV	DST.DSCR,R0	;	destination descriptor
NOV	DST.DSCR+2,R1		-
MOV	SRC.LONG+2,R2	;	source long integer
MOV	SRC.LONG, P3		
CVTLN /	CVTLP	;	convert
BVS	OVERFLOW	;	check for error
BLT	NEGATIVE	;	negative destination
BEQ	EQUAL	;	zero destination
BGT	GREATER	;	positive destination

2. Convert Long to Decimal - In-line Form

CVTLNI	/ CVTLPI	; convert
.WORD	DST.DSCR.PTR	; ptr to dst descriptor
.WORD	SRC.LONG.PTR	; ptr to long integer
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

- Register forms use a long integer oriented with the sign and high order portion in R2, and the low order portion in R3.
- In-line forms use a long integer oriented with the low order portion in src.long, and the sign and high order portion in src.long+2.



5.6 CVTNL / CVTPL / CVTNLI / CVTPLI - Decimal to Long

Format :



Operation:

long integer <- decimal string

Condition Codes:

The condition codes are based on the long integer destination and on the sign of the source decimal string.

- N: set if long.integer(8; cleared otherwise 2: set if long.integer=0; cleared otherwise
- V: set if long integer dst can not correctly represent the two's complement form of the result: cleared otherwise
- C: set if src<0 and long.integer10; cleared otherwise

Suspendability:

This instruction is potentially suspendable.



Description:

The source decimal string is converted to a long integer. The condition codes reflect the result of the operation, or whether significant digits were not converted.

```
Register Form - CVTNL and CVTPL
```

When the instruction starts, the operands must have been placed in the general registers. The source decimal string descriptor is placed in $R\theta$ -R1:



When the instruction is completed, the source decimal string descriptor registers are cleared, and the destination long integer is returned in R2-R3:

	15		8
RØ	1	e	i
Rl	ī	8	I
R2	1	A-6 A	1
R3	1	dst.long	1
		of the off. A new off the second seco	

In-line Form - CVTNLI and CVTPLI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word decimal string source descriptor, and a word address pointer to a two word long integer destination. R0-R6 are unchanged when the instruction is completed.

Formal Description:

TBS;



Examples:

1. Convert Decimal to Long - Register Form

NOV	SRC.DSCR,RØ	;	source descriptor
NOV	SRC.DSCR+2,R1		
CVINL /	CVTPL	;	convert
BVS	OVERFLOW	;	check for error
BLT	NEGATIVE	;	negative destination
BEQ	EQUAL	;	zero destination
BGT	GREATER	;	positive destination

2. Convert Decimal to Long - In-line Form

CVTNLI	/ CVTPLI	; convert
.WOPD	SRC.DSCR.PTR	; ptr to src descriptor
.WCRD	DST.LONG.PTR	; ptr to dst long int
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

- Register forms use a long integer oriented with the sign and high order portion in R2, and the low order portion in R3.
- In-line forms use a long integer oriented with the low order portion in dst.long, and the sign and high order portion in dst.long+2.
- If the V bit is set, the contents of the long integer destination are the least significant 32 bits of the result.
- 4. A source whose value is +2**31 can be represented as a 32 bit binary integer. However, since the destination is a two's complement long integer, the resulting condition codes will be N set, 2 cleared, V set, and C cleared.



5.7 CVTNP / CVTPN / CVTNPI / CVTPNI - Convert Decimal

Format:



Operation:

CVTNP	/	CVTNPI	packed	string	<-	numeric	string
CVTPN	/	CVTPNI	numeric	string	a <-	 packed 	string

Condition Codes:

N: set if dat<8; cleared otherwise Z: set if dst=8; cleared otherwise V: set if dst can not contain all significant digits of the result; cleared otherwise C: cleared

Suspendability:

This instruction is potentially suspendable.



Extended-Instruction Definitions CVTNP / CVTPN / CVTNPI / CVTPNI - Convert Decimal

Description:

These instructions convert between numeric and packed decimal strings. The source decimal string is converted and moved to the destination string. The condition codes reflect the result of the operation, or whether all significant digits were stored.

Register Form - CVTNP and CVTPN

When the instruction starts, the operands must have been placed in the general registers. The source descriptor is placed in R8-R1, and the destination descriptor is placed in R2-R3:

	15		ø
RØ	1	src.dscr	
Rl	1		1
R2	1	dst.dscr	
R3	1		1

When the instruction is completed, the source descriptor registers are cleared:

	15		8
RØ	1	ø	1
Rl	1	ø	1
R2	1	dst.dscr	
R3	1		1

In-line Form - CVTNPI and CVTPNI

Each word address pointer which follows the opcode word in the instruction stream refers to a two word decimal string descriptor. R@-RG are unchanged when the instruction is completed.

Formal Description:

TBS;



Examples:

 Convert Between Numeric String and Packed String - Register Form

NOV	SPC.DSCR,RØ	;	source descriptor
MOV	SRC.DSCR+2,R1		
MOV	DST.DSCR, R2	;	destination descriptor
MOV	DST.DSCR+2,R3		
CVTNP /	CVTPN	,	convert
BVS	OVERFLOW	;	check for error
BLT	NEGATIVE		negative destination
BEQ	EQUAL	- 2	zero destination
BGT	GREATER		positive destination

 Convert Between Numeric String and Facked String - In-line Form

CVTNPI	/ CVTPNI	; convert
.WORD	SRC.DSCR.PTR	; ptr to src descriptor
.WORD	DST.DSCR.PTR	; ptr tr dst descriptor
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

- The results of the instruction are unpredictable if the source and destination strings overlap.
- These instructions use both a numeric and a packed decimal string descriptor.



5.8 DIVP / DIVPI - Divide Decimal

Format:

	15		98		32	ø
DIVP	1	Ø76	1	87	I	5 I
DIVPI	1	Ø76	1	17	1	5 1
	1 srcl.dscr.ptr					
	1	s	c2.dscr	.ptr		1
	I	đ	st.dscr.	.ptr		1

Operation:

dst <- src2 / src1

Condition Codes:

- N: set if dst<0; cleared otherwise Z: set if dst=0; cleared otherwise
- V: set if dst can not contain all significant digits of the result or if srcl=0: cleared otherwise
- C: set if stcl=0: cleared otherwise

Suspendability:

This instruction is potentially suspendable.

Description:

Src2 is divided by src1, and the quotient (fraction truncated) is stored in the destination string. The condition codes reflect the value stored in the destination string, and whether all significant digits were stored.

Register Form - DIVP -----

When the instruction starts, the operands must have been placed in the general registers. The first source descriptor is placed in R@-RI, the second source descriptor is placed in R2-R3, and the destination descriptor is placed in R4-R5:







When the instruction is completed, the source descriptor registers are cleared:

	15		9
RØ	1	ø	1
191	1	a	
N.L			
R2	1	ø	1
ذR	1	ø	1
R4	1		1
		dst.dscr	
R5	1		1
	THE REPORT OF A PARTY		

In-line Form - DIVPI

Each word address pointer which follows the opcode word in the instruction stream refers to a two word decimal string descriptor. RØ-RØ are unchanged when the instruction is completed.

Formal Description:

TBS;

Examples:

1. Divide - Register Form

MOV	SRC1.DSCR,RØ	; divisor descriptor
MOV	SRC1.DSCR+2,R1	
MOV	SRC2.DSCR,R2	; dividend descriptor
MOV	SRC2.DSCR+2.R3	



MOV	DST.DSCR,R4	; quotient descriptor
MOV	DST.DSCR+2,R5	
DIVP		; divide
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

2. Divide - In-line Form

DIVPI		; divide
. WORD	SRC1.DSCR.PTR	; ptr to divisor dscr
.WORD	SRC2.DSCR.PTR	; ptr to dividend dscr
.WORD	DST.DSCR.PTR	; ptr to quotient dscr
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

Notes:

- The operation of these instructions is unaffected by any overlap of the source strings provided that each source string is a valid representation or the specified data type.
- The results of the instruction are unpredictable if the source and destination strings overlap.
- Division by zero will set the V and C bits. The destination string, and the N and Z condition code bits will be unpredictable.
- 4. No numeric string divide instruction is provided.

Page 5-29



5.9 LOCC / LOCCI - Locate Character

Format:



Operation:

Search source character string for a character.

Condition Codes:

The condition codes are based on the final contents of RØ.

N: set if RØ<15> set; cleared otherwise

- Z: set if RØ=0; cleared otherwise
- V: cleared
- C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

The source character string is searched from most significant to least significant character until the first occurrence of the search obstacter. A character string descriptor is returned in beginning with the located character. If the source character string contains only characters not equal to the search character string contains network avaant character string descriptor with the instructions return a vacant character string descriptor with characters of the source character string. The condition codes reflect the resulting value in R0.



Register Form - LOCC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in R0-R1, the search character is placed in R4<7:8>, and R4<15:8> must be zero:



When the instruction is completed, RØ-Rl contain a character set descriptor which represents the sub-string of the source character string beginning with the located character:



In-line Form - LOCCI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source descriptor, and a word whose low order "alf contains the search character and whose high order half aust be zero. When the descriptor which represents the sub-string of the source character asting beginning with the located character. R2-R4 are uncharacter



15 87 8 80 1 sub.src.dscr ____ R1 | 1 Formal Description: src.len = R0; ! LOCC only
src.adr = R1; ! .
char = R4<7:0>: ! . temp = M[R7]; temp = M[R7]; ! LOCCI only
src.len = M[temp]; ! . src.adr = M[temp+2]; ! .
P7 = P7+2. R7 = R/+2; char = M[R7]<7:0>; ! . found = 0; while (src.len nequ Ø) and (found eqlu Ø) do if M[src.adr] negu char then begin src.len = src.len-1; src.adr = src.adr+1 and else found = 1: RØ = src.len: R1 = src.adr: R4 = Ø<15:8>@char: ! LOCC only N = RØ<15>; 2 = RØ eqlu Ø; V = 0: $\dot{C} = \dot{g}_{2}$ Examples: 1. Find the Beginning of a Comment - Register Form MOV STR.DSCR.RØ : string to search MOV STR.DSCR+2.R1 MOV #';,R4 ; search for semi-colon LOCC ; locate BNE FOUND : RØ and R1 are the

; sub-string descriptor



Extended-Instruction Definitions LOCC / LOCCI - Locate Character

2. Find the Beginning of a Comment - In-Line Form

LOCCI .WORD .WORD	SRC.DSCR.PTR	; locate ; ptr to src descriptor ; search for semi-colon ; Pd and Pl are the
BNE	FOUND	; RØ and R1 are the ; sub-string descriptor

- If the initial source character string descriptor is vacant, the instruction terminates with the condition codes indicating no match was found. The original source character string descriptor is returned in R0-R1.
- 2. A test for success is BNE; a test for failure is BEQ.
- 3. The condition codes will be set as if this instruction were followed by TST R0.



Extended-Instruction Definitions L2Dr - Load 2 Descriptors

5.10 L2Dr - Load 2 Descriptors

Format:

	15		98		32	6	3
L2Dr	1	076	1	02	1	r	Ī

Operation:

Load word pairs into RØ-R1 and R2-R3.

Condition Codes:

The condition codes are not affected.

N :	not	affected
2:	not	affected
٧:	not	affected
C:	not	affected

Suspendability:

This instruction is non-suspendable.

Description:

This instruction augments the character and decimal string instructions by efficiently loading string descriptors into the general registers.

A descriptor 'alpha' is loaded into Ra-Ri; a second descriptor 'beta' is loaded into R2-Ri. The address of the descriptors are determined by the addressing mode #1R;' where r is the low order 'alpha' is derived by applying this addressing mode accessing mode and addressing mode a second time. Whe addressing mode addressing mode a second time. Whe addressing mode computation is not affected by the descriptors which are loaded into the general registers. The words which contain the addressis of the descriptor are in consecutive words in memory: the computation affected by the descriptors which are loaded of the descriptors are in consecutive words in memory the conductive affected by the amyleter is moder. The condition



Extended-Instruction Definitions L2Dr - Load 2 Descriptors

When the instruction is completed, the 'alpha' descriptor is in R0-R1 and the 'beta' descriptor is in R2-R3:

	15		6
RØ Rl	1	alpha.dscr	
R2 R3	 	beta.dscr	

Formal Description:

```
temp = R[1];
adr.alpha = M[temp]; temp = temp+2;
adr.beta = M[temp]; temp = temp+2;
if (r gequ 4) then R[r] = temp;
RØ = M[adr.alpha];
R1 = M[adr.alpha];
R2 = M[adr.beta];
R3 = M[adr.beta];
```

Examples:

1. Decimal String Compare

L2D7 .WORD .WORD	SRC1 SRC2	;	load	de	scriptors
CMPN		;	comp	are	
•					
SRC1:.WORD	SRC1.LEN SRC1.ADR	;	lst	src	descriptor
•					
SRC2:.WORD	SRC2.LEN	;	2nd	src	descilptor
WORD	SRC2.ADR				



Extended-Instruction Definitions L3Dr - Load 3 Descriptors

5.11 L3Dr - Load 3 Descriptors

Format:

	15		9	8		3	2	6	3
L3Dr	1	076			Ø6	1		r	ł
							-		_

Operation:

Load word pairs into RØ-R1, R2-R3 and R4-R5.

Condition Codes:

The condition codes are not affected.

N :	not	affected
2:	not	affected
v:	not	affected
C:	not	affected

Suspendability:

This instruction is non-suspendable.

Description:

This instruction augments the character and decimal string instructions by efficiently loading string descriptors into the general registers.

A descriptor 'alpha' is loaded into N=-Ri; a second descriptor 'beta' is loaded into R2-Ri; a stird descriptor 'agma' is loaded into N+RS. The address of the descriptors are determined by the opcode word. The address of the descriptor 'alpha' is derived by applying this addressing mode once; the address of the descriptor 'beta' is derived by applying this addressing mode a second time; the address of the descriptor 'asma' is derived by applying this use inding mode a bird? time. The address mode auto-interior is not affected by the descriptors which are loaded into the general registers. The words which contain the address of the descriptors are interpreted as a bird? the containt of the address of the descriptors are in consecutive words in memory. The descriptors are indescriptors are in consecutive words in memory.



Extended-Instruction Definitions L3Dr - Load 3 Descriptors

When the instruction is completed, the 'alpha' descriptor is in RØ-R1, the 'beta' descriptor is in R2-R3 and the 'gamma' descriptor is in R4-R5:

	15		0
RØ Bl	1	alpha.dscr	
R2		beta.dscr	
R4		qamma.dscr	
R5	1		

Formal Descript'un:

```
temp = R(r);
adr.alpha = M(temp); temp = temp+2;
adr.beta = M(temp); temp = temp+2;
adr.gamma = M(temp); temp = temp+2;
if (r gequ 6) then R(r) = temp;
R* = M(adr.alpha+2);
R1 = M(adr.alpha+2);
R2 = M(adr.alpha+2);
R4 = M(adr.qamma);
R5 = M(adr.qamma);
```





Examples:

1. Three Address Add

L3D7 .WORD .WORD	SRC1 SRC2	; load descriptors
ADDN	551	; add
•		
SRC1: WORD	SRC1.LEN	; 1st src descriptor
.WORD	SRC1.ADR	
•		
SRC2: WORD WCRD	SRC2.LEN SRC2.ADR	; 2nd src descriptor
•		
•		
DST: .WORD	DST.LEN	; dst descriptor
.WORD	DST.ADR	



5.12 MATC / MATCI - Match Character

Format:

	15		9		32	8	
MATC	1	Ø76	1	84	1	5 1	
MATCI	I	076	1	14	1	é I	
	Ī			.ptr		ī	
	1		obj.dscr	.ptr		ł	

Operation:

Search source character string for object character string.

Condition Codes:

The condition codes are based on the final contents of RØ.

N: set if RØ<15> set; cleared otherwise

- 2: set if RØ=0; cleared otherwise
- V: cleared
- C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

The source character string is searched from most significant to least significant character for the first occurrence of the environment least significant character for the first occurrence of the environment returned in R0-Fil which represents the portion of the original bource character string don't completely match any period of the environment of the environment character to completely match the object character string. If the boject character string don't completely match any period R8-R1 is vacant with an address one greater than the least significant character in the source string. The condition codes relieve the resulting value in R0. If the 2 bit is cleared, the string if the 3 bit is seat, the match failed.





Register Form - MATC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in R0-R1, and the object character string descriptor is placed in R2-R3:

	15		ø
			*
RØ	1		
		src.dscr	
R1	1		1
R2			1
		obj.dscr	
R3	1		L

The instruction terminates with a character sub-string descriptor returned in $R\theta$ -Ri which represents the portion of the original source character string beginning with the most significant character to completely match the object character string.

	15		ø
RØ			
Rl	1 1	sub.src.dsc:	
R2	1		1
R3	3	obj.aser	

In-line Form - MATCI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source descriptor, and a word ~3dress pointer to a two word character string object descrivtor. The instruction terminates with a character sub-string descriptor returned in RB-RL which represents the source of unitoria primate to completely andch the object character string. R2-R6 are unchanged when the instruction is completed.



Extended-Instruction Definitions MATC / MATCI - Match Character

```
ø
          RØ |
                  sub.src.dscr
          Rl
            1
                .
Formal Description:
    src.len = R0; ! MATC only
src.adr = R1; ! .
    obj.len = R2;
obj.adr = R3;
                       1
                       1
    src.adr = M[temp+2]; !
                  1
    R7 = R7+2;
    temp = M[R7];
                        1
    cemp = min(, mp); i .
cbj.adr = M[temp+2]; ! .
    R7 = R7 + 2
                       .
    tmp.len = obj.len;
    found = \emptyset:
    while (src.len gegu obj.len) and (obj.len negu 0)
      and (found eqlu 8) do
            begin
             same = 1:
             while (obj.len negu 0) and (same eqlu 1) do
                 if (M[obj.adr] eqlu M[src.adr])
                 then
                    begin
                     obj.len = obj.len-1;
obj.adr = obj.adr+1;
                     src.len = src.len-1;
                     src.adr = src.adr+1
                    end
                 else
                    same = 0:
             found = same;
             obj.adr = obj.adr+obj.len-tmp.len:
             src.len = src.len+tmp.len-obj.len-1;
             src.adr = src.adr+obj.len-tmp.len+1;
             obj.len = tmp.len
             end;
    if found eql 1
    then
             begin
             R0 = src.len+l;
             R1 = src.adr-1
            end
```



```
else

begin

RØ = 0;

R1 = scc.adr+src.len

end;

R2 = obj.len; ! MATC only

R3 = obj.adr; ! .

N = RØ<150;

Z = RØ eqLU 0;

V = 0;

Z = RØ eqLU 0;

V = 0;
```

Examples:

1. Find a Keyword - Register Form

VON	SRC.DSCR,RØ	; 1st source descriptor
VON	SRC.DSCR+2,R1	
MOV	OBJ.DSCR,R2 OBJ.DSCR+2,R3	; 2nd source descriptor
MATC		; search for keyword
BNE	FOUND	; object was in string

2. Find a Keyword - In-line Form

MATCI		; search	for	keyword
.WORD	SRC.DSCR.PTR	; ptr to	src	descriptor
.WORD	OBJ.DSCR.PTR	; ptr to	obj	descriptor
BNE	FOUND	; object	was	in string

- The operation of this instruction is unaffected by any over.ap of the source and object character strings.
- A vacant object character string matches any non-vacant source character string. A vacant source character string will not match any object character string. If the initial source character string descriptor is avacant, the instruction terminates with the condition codes indicating no match was returned in Re-RI.



- If the length of the object character string is greater than that of the source character string then no match is found; R@-R1 and the condition codes will be updated.
- 4. A test for success is BNE; a test for failure is BEQ.
- The condition codes will be set as if this instruction were followed by TST RØ.



5.13 MED6X - PDP11/60 Maintenance, Examine, Deposit

Format:

	15		9	8	7		32		ø
MED6X	1	076				60	I	9	1
						MED	code		1

Operation:

Access to internal processor registers.

Condition Codes:

The condition codes are not affected.

N: Z:	not not	affected affected
v:	not	affected
C:	not	affected

Suspendability:

This instruction is non-suspendable.

Description:

This instruction reads or writes an internal processor register on the PDP11/60.

R0 is an implicit operand and either contains the source data which is to be written into an internal processor register or serves as the destination for a read-operation from an internal processor register. For MED codes 154 and 155, R2 and R3 also serve as implicit operands, as shown in the table below.

The explicit opcode specific operand which immediately follows the opcode in the instruction stream defines whether the operation is a "read" or a "write" and it specifies an internal processor address by which the internal processor register can be accessed. Bits (3158) of this operand are ignored.

The condition codes are not affected.

The following table details this operation. In the table "xxx" indicates that the value of the high byte is a "don't care". The effects of executing unspecified operations are unpredictable.



Extended-Instruction Definitions MED6X - PDP11/60 Maintenance, Examine, Deposit

Operand Operation

xxx80n read low half of A scrutch pad Low, word n xxx@ln read high half of A scratch pad Low, word n xxx82n read low half of A scratch pad High, word n xxx83n read high half of A scratch pad High, word n xxx04n read low half of B scratch pad Low, word n xxx05n read high half of B scratch pad Low, word n xxx86n read low half of B scratch pad High, word r xxx07n read high half of B scratch pad High, word n xxx10n read C scratch pad, word n xxxlln read C scratch pad, word 10(8)+n xxx140 read Jam register xxx141 read Service register xxx142 read Physical (Unibus) Address register xxx143 read Current Micro-Address register xxx144 read Flag register xxx145 NOP xxx146 read Revision register xxx147 read Count register xxx152 read Diagnostic Control Store register 1 xxx153 read Diagnostic Control Store register 2 xxx154 Invalidate cache location corresponding to physical address in R3 and R2, where R3<1:0> contains bits <17:16> of the physical address and R2 contains bits <15:0> of the physical address xxx155 read Cache Tag corresponding to the physical address in R3 and R2, where R3<1:0> contains bits <17:16> of the physical address and R2 contains bits <15:0> of the physical address xxx20n write low half of A scratch pad Low, word n xxx2ln write high half of A scratch pad Low, word n xxx22n write low half of A scratch pad High, word n xxx23n write high half of A scratch pad High, word n xxx24n write low half of B scratch pad Low, word n xxx25n write high half of B scratch pad Low, word n xxx26n write low half of B scratch pad High, word n xxx27n write high half of B scratch pad High, word n xxx30p write C scratch pad, word n xxx3ln write C scratch pad, word 10(8)+n xxx344 write Flag register xxx345 write D register xxx346 write Shift register xxx347 write Counter register xxx350 write Next Micro-Address register xxx351 write Residual Control register xxx352 write Init register ***353 NOP



```
Formal Description:
```

TBS;

Examples:

1. Log abort-type error condition

MOV MED MOV	#LOGBUF,R1 #103 RØ,(R1)+	;	on abort-type error condition move
internal MED MOV	#101 RØ,(R1)+	;	machine state to error logging buffer
•			

Notes:

1. This is a reserved instruction in User Mode.





5.14 MED74C - PDP11/74 CIS Maintenance Instruction

Format:

	15		9	8	7		3	2	8	
MED74C	1	076		1		60	1	1	1	ī
										-

Operation:

CIS next micro-address <- R5<12:0>

Condition Codes:

The condition codes will be set by the PDP11/74 CIS processor.

Suspendability:

This instruction is potentially suspendable.

Description:

This is a maintenance and disgnostic instruction for the PDP11/74 C15 processor. It suspends operation of the PDP11/74 base machine, and initiates operation of the PDP11/74 C15 processor by loading its next micro-address register. The micro-address is in 85(212); 85(15:13) is ignored. The effect of this instruction is dependent upon the micro-program which is executed.

Formal Description:

CIS.processor.next.micro.address.reg = R5<12:0>;

Examples:

1. Transfer control to CIS processor.

MOV	NONZERO,0#177770	;	set	micr	o-break
MOV	MICRO.ADR,R5	÷	CIS	micr	o-address
MED74C		;	tra	nsfer	control



- This instruction is reserved if the high order 3 bits of the DPDLI/T micro-program break register are cleared (PRC)513). The micro-program break register is at physical address 1777778(8); it is cleared during processor power-up, manual activation of the front panel start switch, or successful execution of a RESET instruction.
- Refer to maintenance documentation for the values which are obtained when reading the contents of the micro-program break register.



5.15 MFPT - Move From Processor Type

Format:

MFPT | 600607 |

Operation:

RØ<7:0> <-- processor model code RØ<15:8> <-- processor subcode

Condition Codes:

The condition codes are not affected.

N :	not	affected
2:	not	affected
V:	not	affected
C:	not	affected

Suspendability:

This instruction is non-suspendable.

Description:

No source operands are used.

Upon execution, the MFPT instruction returns in the low byte of RØ a processor model code, as specified in the table below. The high byte of RØ will be loaded with a processor specified subcode.

The condition codes are not affected.

The previous contents of RØ are lost.

The codes to be returned in the low byte of RØ are as follows:

code (octal) processor type

TBS TBS

Formal Description:

RØ<7:0> = processor.model.code; RØ<15:8> = processor.subcode; Page 5-49



Extended-Instruction Definitions MFPT - Move From Processor Type

Examples:

1. Get processor type-code

MOV	RØ,-(SP)	; save RØ
MFPT		; get processor model
MOVB	RØ, CPUTYP	; store it
MOV	(SP)+,RØ	; restore RØ

- On processors where this instruction is not implemented, a reserved instruction trap through vector 18(8) is taken.
- The processor model codes are ansigned by the PDP11 Architecture Group Manager. This standard will be updated to include the model codes for processors which have been publicly announced. Codes for processors under development may also have been assigned.



5.16 MOVC / MOVCI - Move Character

Format:

	15		987		32	Ø
MOVC		Ø76	I	03	1	8 1
MOVCI	1	876	I	13	1	Ø 1
	I	sr	c.dscr.	ptr		I
	1	ds	st.dscr.	ptr		1
	1	ø	i.	£	11	I

Operation:

dst <- src

Condition Codes:

The condition codes are based on the arithmetic comparison of the initial character string lengths (result=src.len-dst.len).

- N: set if result<8; cleared otherwise
- 2: set if result=0: cleared otherwise
- V: sc' if there was arithmetic overflow, that is, src.lex(15) and dst.lex(15) were different, and dst.lex(15) was the same as bit (15) of (src.lex-dst.lex); cleared otherwise c; cleared if there was a carry from the most significant bit of
- C: cleared if there was a carry from the most significant bit of the result: set otherwise

Suspendability:

This instruction is potentially suspendable.

Description:

The character string specified by the source descriptor is moved into the area specified by the destination descriptor. It is allocated by the destination descriptor is the allocated by the string specification of the original source and destination engines. If the ource string is shorter than the destination string, the fill character is used to complete the destination string. The destination string, This is indicated by the C bit set.


If the source string is longer than the destination string, the least significant characters of the source string are not moved. This is indicated by the 2 and C bits cleared. If the source and destination strings are of equal length, all characters are moved with metimes truncation not filling. This is indicated by the 2 the instruction, meed obtain instructions may test the result of

Register Form - MOVC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in R0-R1, the destination character string descriptor is placed in R2-R3, the fill character is placed in R4<7:8>, and R4<15:8> must be zero:



When the instruction is completed, RØ contains the number of unmoved source string characters, and R1 through R3 are cleared:

	15		87		9
RØ	1	max(0,s	rc.len-	dst.len)	I
Rl	1		ø		1
R2	1		0		1
R3	1		ø		I
R4	1	ø	l	fill	I



```
In-line Form - MOVCI
```

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source descriptor, a word address pointer to a two word character string descriptor, as word address pointer to a two word character string near the fill character and whose high order half must be zero. R0-R6 are unchanged when the instruction is completed.

Formal Description:

```
1 MOVC only
arc.len = RØ:
src.adr = R1:
                     . .
dst.len = R2:
dst.adr = R3;
                     ÷.
fili = R4 < 7:0 > 1
                     .
temp = M(R7):
                    ! MOVCI only
src.len = M[temp];
src.adr = M[temp+2]; 1
R7 = R7 + 2:
temp = M[R7];
dst.len = M[temp]:
dst.adr = M[temp+2], !
R7 = R7+2:
Fill = M(R7)(7.0):
R7 = R7+2:
carry@temp = src.len-dst.len;
N = temp<15>:
Z = temp eqlu Ø;
V = (src.len<15> neg dst.len<15>) and (src.len<15> egl
    temp<15>)
C = carry;
if src.adr gegu dst.adr then
         begin
                    ! most to least significant
 characters
         while (src.len negu Ø) and (dst.len negu Ø) do
             begin
             M[dst.adr] = M[src.adr];
             src.len = src.len-l;
             src.adr = src.adr+1;
             dst.len = dst.len-1;
             dst.adr = dst.adr+1
             end:
         while dst.len negu Ø do
             begin
             M[dst.adr] = fill:
             dst.len = dst.len-l;
             dst.adr = dst.adr+1
```



Extended-Instruction Definitions MOVC / MOVCI - Move Character

```
and
            end
   else
             begin
                         ! least to most significant
    characters
             src.adr = src.len=l=max(0.src.lec=dst.len)+src.adr:
            dst.adr = dst.len+dst.adr-1:
            while src.len 1ssu dst.len do
                 begin
                 M[dst.adr] = fill:
                 dst.len = dst.len-1;
                 dst.adr = dst.adr-1
                 end:
             while dst.len negu 8 do
                 begin
                 M[dst.adr] = M[src.adr];
                 src.len = src.len-l;
                 src.adr = src.adr-l:
                 dst.len = dst.len-l:
                 dst.adr = dst.adr-1
                 end
             end:
   RØ = src.len:
                         ! MOVC only
   R1 = 0:
   R2 = Ø;
   P3 - 0.
   R4 = 0<15:8>@fill;
                         1
Examples:
    1. Moving Data - Register Form
            MOV
                    SRC.DSCR.RØ
                                     : source descriptor
            MOV
                    SRC.DSCR+2.R1
            MOV
                    DST DSCR.R2
                                     ; destination descriptor
            MOV
                    DST.DSCR+2.R3
            MOV
                    #' ,R4
                                     ; fill with spaces
            MOVC
                                     move
            BHT
                    TRINC
                                     ; test for truncation
            BLO
                    FILL
                                     ; test for fill
            BEO
                    EQUAL
                                     ; test for equal length
    2. Moving Data - In-line Form
            MOVCI
                                     : move
            WORD
                     SRC.DSCR.PTR
                                     ptr to src descriptor
            .WORD
                     DST.DSCR.PTR
                                     ; ptr to dst descriptor
             WORD
                                     ; fill is space
            BHT
                    TRUNC
                                     ; test for truncation
            BLO
                     FILL
                                     ; test for fill
```

; test for equal length



BEO FOUAL

Extended-Instruction Definitions MOVC / MOVCI - Move Character

3. Clearing Storage - Register Form

CLR	RØ	; zero length source
MOV	DST.DSCR.R2	; destination descriptor
MOV	DST.DSCR+2,R3	
CLR	R4	; store null characters
MOVC		; propagate fill

4. Clearing Storage - In-line Form

MOVCI		; propagate fill
.WORD	SRC.DSCR.PTR	; ptr to null str dscr
.WORD	DST.DSCR.PTR	; ptr to dst descriptor
.WORD	8	; fill with nulls

- The operation of this instruction is unaffected by any overlap of the source and destination strings. The result is equivalent to having read the entire source string before storing characters in the destination.
- If the source string is vacant, the fill character will be propagated through the destination string. If the destination string is vacant, no characters will be moved. The condition codes will be updated. MOVC will update the general registers.
- 3. MOVC -- When the instruction terminates, RØ is zero only if Z or C are set.
- The condition codes will be set as if this instruction were preceded by CMP src.len,dst.len.



Format:



Operation:

dst <- reverse justified src

Condition Codes:

The condition codes are based on the arithmetic comparison of the initial character string lengths (result=src.len-dst.len).

- N: set if result<0; cleared otherwise
- Z: set if result=0; cleared otherwise
- V: set if there was arithmetic overflow, that is, src.len<15> and dst.len<15> were different, and dst.len<15> was the same as bit<15> of (src.len-dst.len): cleared otherwise
- C: cleared if there was a carry from the most significant bit of the result; set otherwise

Suspendability:

This instruction is potentially suspendable.

Description:

The character string specified by the source descriptor is moved into the area specified by the destination descriptor. It is reflect an arithmetic comparison of the original source and destination lengths. If the source string is shorter than the destination string, the fill character is used to complete the indicated by the bit act.



If the source string is longer than the destination string, the most significant characters of the source string are not moved. This is indicated by the 1 and C bits cleared. If the source and destination strings are of equal length, and 1 characters are moved but set. The unsigned branch instructions may test the result of the instruction.

Register Form - MOVRC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in R0-R1, the destination character string descriptor is placed in R2-R3, the fill character is placed in R4<7:0>, and R4(51:8) must be zero:



When the instruction is completed, RØ contains the number of unmoved source string characters, and R1 through R3 are cleared:

	15		87		ø
RØ	1	max(Ø,s	rc.len	dst.len)	1
Rl	1		ø		1
R2	1		8		1
R3	ł		6		1
R4	i	8	I	fill	1



```
In-line Form - MOVRCI
```

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source descriptor, a word address pointer to a two word character string destination descriptor, and a word whose low order half contains the fill character and whose high order nalf must be zero. RB-R6 are unchanged when the instruction is completed.

Formal Description:

```
errlen = R0.
                   ! MOVRC only
src.adr = R1:
                   .
dst.len = R2:
                    ÷
dst.adr = R3;
                    ÷
fill = R4<7:8>
                   - î -
temp = M(R7):
                    I MOVRCI only
src.len = M[temp]; !
src.adr = ditemp+21: !
R7 = R7+2.
                     ,
temp = M[R7];
                     .
dst.len = M(temp); !
dst.adr = Mitemp+21; 1
R7 = R7 + 2:
fill = M[R71<7:0>:
R7 = R7+2.
carry@temp = src.len-dst.len;
N = temp<15>;
Z = temp eqlu Ø;
V = (src.len<15> neg dst.len<15>) and (src.len<15. ~gl temp<15>)
C = carry;
if (src.len+src.adr-1) gegu (dst.len+dst.adr-1) then
    begin
                        ! most to least significant
 characters
         src.adr = max(0,src.len-dst.len)+src.adr;
         while src.len 1ssu dst.len do
             begin
             M[dst.adr] = fill;
             dst.len = dst.len-1;
             det.adr = det.adr+1
             and .
         while dst.len negu Ø do
             begin
             M[dst.adr] = M[src.adr];
             src.len = src.len-l;
             src.adr = src.adr+1:
             dst.len = dst.len-1;
             dst.adr = dsc.adr+1
```



Extended-Instruction Definitions MOVRC / MOVRCI - Move Reverse Justified Character

end; and else begin ! least to most significant characters src.adr = src.len+src.adr-l: dst.adr = dst.len+dst.adr-1; while (src.Jon nequ 0) and (dst.len nequ 0) do begin M[dst.adr] = M[src.adr]; src.len = src.len-1; src.adr = src.adr-1: dst.len = dst.len-l: dst.adr = dst.adr-1 end: while dst.len negu Ø do begin M[dst.adr] = fill; dst.len = dst.len-1; dst.adr = dst.adr-1 end end: RØ = src.len: : MOVRC only P1 = 0.1R2 = Ø. R3 = Ø: R4 = 0<15:8>@fill; Examples: 1. Moving Data - Register Form MOV SRC.DSCR,RØ ; source descriptor MOV SRC.DSCR+2,R1 MOV DST.DSCR.R2 : destination descriptor MOV DST.DSCR+1,R3 MOV #' ,R4 : fill with spaces ; move MOVRC BHT TRINC : test for truncation BLO FILL. : test for fill BEC ECUAL ; test for equal length 2. Moving Data - In-line Form MOVECT ; move SRC.DSCR.PTR .WORD ; ptr to sic descriptor WORD DST.DSCR.PTR : ptr to dst descriptor WORD : fill is space BHI TRUNC test for truncation BLO FILL : test for fill BEO EOUAL ; test for equal length

- The operation of this instruction is unaffected by any overlap of the source and destination strings. The result is equivalent to having read the entire source string before storing characters in the destination.
- If the source string is vacant, the fill character will be propagated through the destination string. If the destination string is vacant, no characters will be moved. Condition codes will be updated. MOVRC will update the general registers.
- MOVRC -- When the instruction terminates, RØ is zero only if Z or C are set.
- The condition codes will be set as if this instruction were preceded by CMP src.len,dst.len.



Format:

	15		987		32	ø
MOVIC	1	876	I	83	1	2
MOCTCI	1	876	1	13	1	2
	1	s	rc.dscr	ptr		1
	I	đ	lst.dscr	.ptr		1
	I	ø	I	fi	11	1
	1		table.	ıdr		1

Operation:

dst <- translated src

Condition Codes:

The condition codes are based on the arithmetic comparison of the initial character string lengths (result=src.len-dst.len).

- N: set if result<0; cleared otherwise
- Z: set if result=0; cleared otherwise
- V: set if there was arithmetic overflow, that is, src.len<15> and dst.len<15> were different, and dst.len<15> was the same as bit<15> of (src.len-dst.len); cleared otherwise
- C: cleared if there was a carry from the most significant bit of the result; set otherwise

Suspendability:

This instruction is potentially suspendable.

Extended-Instruction Definitions MOVTC / MOVTCI - Move Translated Character

Description:

The character string specified by the source descriptor is translated and moved into the area specified by the destination descriptor. It is aligned by the most significant character. Translation is accomplished by using each source character as an 8 bit positive integer index into a 256 byte table, the address of which is an operand of the instruction. The byte at the indexed condition codes reflect an arithmetic comparison of the original contents source and destination lengths.

If the source string is shorter than the destination string, the untranslated fill character is used to complete the least significant part of the destination string. This is indicated by the C bit set. If the source string is longer than the destination string, the least significant characters of the source string are not noved. This is indicated by the 2 and C bits cleased. If the source and essimation string are of clease truncation not filling. This is indicated by the 2 the set. The unsigned branch instructions may test the result of the instruction.

Register Form - MOVTC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in R0-R1, the destination character string descriptor is placed in R2-R3, the fill character is placed in R4(7:8), R4(15:8) must be zero, and the translation table address is placed in R5:



When the instruction is completed, RØ contains the number of unmoved source string characters, and R1 through R3 are cleared:





In-line Form - MOVTCI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source descriptor, a word address pointer to a two word character string destination descriptor, a word whome low order half constains the optimized of the strength of the strength of the strength containing the address of the translation table. RM-R6 are unchanged when the instruction is completed.

Formal Description:

<pre>src.len = R0; src.adr = R1; dst.len = R2; dst.adr = R3; fill = R4<7:0>; table.adr = R5;</pre>		MOVIC only
<pre>temp = M[R7]; src.lar = M[temp]; src.lar = M[temp2]; R7 = R7+2; temp = M[R7]; dst.lar = M[temp2]; dst.lar = M[temp2]; R7 = R7+2; fill = M[R7]<7:0; R7 = R7+2; R7 = R7+2;</pre>		MOVTCI only
<pre>carry@temp = src.len- N = temp<15>; Z = temp eqlu 0;</pre>	-d	st.len;



Page 5-64

```
Extended-Instruction Definitions
MOVTC / MOVTCI - Move Translated Character
```

```
V = (src.len<15> neg dst.len<15>) and (src.len<15> egl temp<15>)
C = carry;
if src.adr gegu dst.adr then
         begin
                              1 most to least significant
 characters
         while (src.len negu 0) and (dst.len negu 0) do
             begin
             M[dst.adr] = M[tab]e.adr+M[src.adr]]:
             src.len = src.len-l;
             src.adr = src.adr+1;
             dst.len # dst.len=1:
             dst.adr = dst.adr+1
             end -
         while dst.len negu 0 do
             hegin
             M[dst.adr] = fill;
             dst.len = dst.len-l;
             dst.adr = dst.adr+1
             ond -
         end
0100
         begin
                              ! least to most significant
 characters
         src.adr = src.len-1-max(0,src.len-dst.len)+src.adr;
         dst.adr = dst.len+dst.adr-l;
         while src.len 1ssu dst.len do
             begin
             M[dst.adr] = fill;
             dst.len = dst.len-l;
             dst.adr = dst.adr-1
             end:
         while dst.len negu Ø do
             begin
             M[dst.adr] = M[table.adr+M[src.adr]];
              src.len = src.len-1;
             src.adr = src.adr-1;
             dst.len = dst.len-1;
             dst.adr = dst.adr-1
             end
         end:
RØ = src.len;
                      1 MOVIC only
R1 = 0;
R2 = 81
 R3 = Ø:
R4 = 0<15:8>@fill;
R5 = table.adr:
```



Extended-Instruction Definitions MOVTC / MOVTCI - Move Translated Character

1. Character Code Conversion - Register Form

MOV	SRC.DSCR,RØ	; EBCDIC source	
MOV	SRC.DSCR+2,R1		
MOV	DST.DSCR,R2 DST.DSCR+2.R3	; ASCII destination	
NOV	#',R4	; fill with ASCII space	s
VOM	<pre>#TABLE,R5</pre>	; translation table	
MOVIC		; translate and move	
BHI	TRUNC	; source was truncated	
BLO	FILL	; test for fill	
BEQ	EQUAL	; test for equal length	

2. Character Code Conversion - In-line Form

MOVICI		; translate and move
.WORD .WORD .WORD BHI	SRC.DSCR.PTR DST.DSCR.PTR ' TRUNC	; ptr to src descriptor ; ptr to dst descriptor ; fill is space ; test for truncation
BLO	FILL	; test for fill
REC	EQUAL	; test for equal length

- The operation of this instruction is unaffected by any overlap of the source and destination strings. The result is equivalent to having read the entire source string before storing characters in the destination.
- If the destination string overlaps the translation table in any way, the results of the instruction will be unpredictable.
- 3. If the source string is vacant, the untranslated fill character will be propagated through the destination string. If the destination string is vacant, no characters will be moved. Condition codes will be updated. MOVTC will update the general registers.
- MOVTC -- When the instruction terminates, RØ is zero only if Z or C are set.
- The condition codes will be set as if this instruction were preceded by CMP src.len,dst.len.
- The effect of the instruction is unpredictable if the entire 256 byte translation table is not in readable memory.





5.19 MULP / MULPI - Multiply Decimal

Format:

	15		98		32	ø
MULP	1	076	1	87	1	4 1
MULPI	1	076	I	17	1	4
	srcl.dscr.ptr					I
	src2.dscr.ptr					
	I	đ	st.dscr.	ptr		I

Operation:

dst <- src2 * src1

Condition Codes:

N: set if dstd#; cleared otherwise Z: set if dst=#; cleared otherwise V: set if dst can not contain all significant digits of the result; cleared otherwise C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

Srcl and src2 are multiplied, and the result is stored in the destination string. The condition codes reflect the value stored in the destination string, and whether all significant digits were stored.

Register Form - MULP

When the instruction starts, the operands must have been placed in the general registers. The first source descriptor is placed in RØ-RI, the second source descriptor is placed in R2-R3, and the destination descriptor is placed in R4-R5:





When the instruction is completed, the source descriptor registers are cleared:

	15		8
RØ	1	0	1
Rl	I	0	1
R2	1	0	1
R3	I	8	1
R4	1	Art dear	1
R5	1	dac.dbCl	1

In-line Form - MULPI

Each word address pointer which follows the opcode word in the instruction stream refers to a two word decimal string descriptor. $R\theta$ -RG are unchanged when the instruction is completed.

Formal Description:

TBS;

E-amples:

Multiply - Register Form

MOV	SRC1.DSCR,RØ	;	lst	source	descriptor
MOV	SRC1.DSCR+2,R1 SRC2.DSCR,R2	;	2nd	source	descriptor
MOV	SRC2.DOCKT2,RS				



Extended-Instruction Definitions MULP / MULPI - Multiply Decimal

NOV	DST.DSCR,R4 DST.DSCR+2,R5	; destination descriptor
MULP		; multiply
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

2. Multiply - In-line Form

MULPI		; multiply
WORD	SRC1.DSCR.PTR	; ptr to srcl descriptor
. WORD	SRC2.DSCF.PTR	; ptr to src_ descriptor
WORD	DST DSCR PTR	; ptr to did descriptor
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negativ destination
BEQ	EQU L	; zero destination
BGT	GREA'. ER	; positive destination

- The opuration of these instructions is unaffected by any overlap of the source strings provided that each source string is a valid representation of the specified data type.
- The results of the instruction are unpredictable if the source and descination strings overlap.
- 3. No numeric string multiply instruction is provided.



5.20 SCANC / SCANCI - Scan Character

Format:



Operation:

Search source character string for a member of the character set.

Condition Codes:

The condition codes are based on the final contents of RØ.

N: set if RØ<15> set; cleared otherwise

- 2: set if RØ=0; cleared otherwise
- V: cleared
- C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

The source character string is searched from most significant to least significant character until the first occurrence of a character which is a member of the character set. A character string descriptor is returned in RF4H, which represents the portion of the source character string beginning with the located member of the character set. If the source character string instructions return a vecant character string descriptor with an address one greater than that of the least significant character of the source character string. The condition codes reflect the resulting value in R0.



Page 5-70

Extended-Instruction Definitions SCANC / SCANCI - Scan Character

Register Form - SCANC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in RØ-R1, and the character set descriptor is placed in R4-R5:



When the instruction is completed, R0-R1 contain a character string descriptor which represents the sub-string of the source character string beginning with the character which is a member of the character set:



In-line Form - SCANCI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source descriptor, and a word address pointer to a two word character stedescriptor. When the instruction is completed, NB-41 contain a source character string, beginning with the character which is a member of the character set. R2-68 are unchanged:



```
15
                                                ø
               RØ |
          Rl |
                                                ----
                                                  1
Formal Description:
    src.len = R0; ! SCANC only
src.adr = R1; ! .
mask = R4<7:0>; ! .
table.adr = R5; ! .
   temp = M[R7]; ! SCANCI only
src.len = M[temp]; !
src.adr = M[temp+2]; !
R7 = R7+2; !
.
    R7 = R7+2:
    found # 8:
    while (src.len negu 0) and (found eqlu 0) do
             if (M(table.adr+M(src.adr)) and mask) eglu 9 then
                 begin
                  src.len = src.len-l;
                  src.adr = src.adr+1
                  end
              alse found = 1:
    RØ = src.len:
    R1 = src.adr:
    R4 = 0<15:8>@mask; ! SCANC only
R5 = table.adr; ! .
    N = RØ<15>:
    Z = R\emptyset eqlu \emptyset;
    v = a.
    c = Ø;
Examples:
    1. Find Next Digit - Register Form
             MOV
                    STR.DSCR,RØ ; string to scan
             MOV STR.DSCR+2,R1
MOV $1,R4 ; mask for char set
MOV $1,R5 ; character set table
```

SCANC BNE BEQ	DIGIT NODIGIT	; scan string for digits ; digit found ; string had no digits
TAB: .BYTE .BYTE .BYTE	8 8 8	; ASCII 000 ; ASCII 001 ; ASCII 002
.BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE .BYTE	1 1 1 1 1 1 1 1 1 1 0 0	, AGCII 663 = 80 , AGCII 661 = 1 , AGCII 662 = 2 , AGCII 662 = 42 , AGCII 663 = 43 , AGCII 665 = 43 , AGCII 665 = 46 , AGCII 676 = 77 , AGCII 676 = 70 , AGCII 677 = 79 , AGCII 677 = 79 , AGCII 677 = 79
BYTE	ø	; ASCII 377

2. Find Next Digit - In-line Form

SCANCI		; scan
.WORD	SRC.DSCR.PTR	; per to sre descriptor
WORD	SET.DSCR.PTR	; ptr to char set dscr
BNE	DIGIT	; digit found
BEQ	NODIGIT	; string had no digits

- If the initial source character string descriptor is vacant, the instruction terminates with the condition codes indicating that no characters in the set were found. The original source character string descriptor is returned in R0+R1.
- The source character string and character set table may overlap in any way.
- 3. A test for success is BNE; a test for failure is BEQ.

- The condition codes will be set as if this instruction were followed by TST RØ.
- The effect of the instruction is unpredictable if the entire 256 byte character set table is not in readable memory.



5.21 SKPC / SKPCI - Skip Character

Format:



Operation:

Search source character string until a character other than the search character is found.

Condition Codes:

The condition codes are based on the final contents of RØ.

N: set if RØ<15> set; cleared otherwise 2: set if RØ=0; cleared otherwise V: cleared

C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

The source character string is searched from most significant to least significant character until the first occurrence of a character which is not the search character. A character string descriptor is returned in R-R1 which represents the portion of the source character string beginning which the most significant character which was not equal to the search character. If the source character string contains only character equal to string descriptor with an address one greater than that of the least significant character of the source character string. The condition codes reflect the resulting value in R8.





Register Form - SKPC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in RM-Rl, the search character is placed in R4<7:0>, and R4<5:0> must be zero:



When the instruction is completed, RØ-R1 contain a character string descriptor which represents the sub-string of the source character string beginning with the most significant character which was not equal to the search character:



In-line Form - SKPCI

The words which follow the opcode word in the instruction stream are a word address pointer to a two word character string source character and whose high order half must be zero. When the instruction is completed, R&-R1 contain a character string descriptor which represents the sup-string of the source character equal to the march character, R2-R5 are unchanged.



Extended-Instruction Definitions SKPC / SKPCI - Skip Character

15 e RØ ! 1 sub.src.dscr -----R1 | . Formal Description: temp = M[R7]; ! SKPCI only
src.len = M[temp]; ! src.adr = M(temp+2); ! . R7 = R7+2; ! . char = M[R7]<7:0>; ! . R7 = R7+2; ! . found = 1while (src.len negu Ø) and (found eqlu 1) do if Misrc.adrl eqlu char then begin src.len = src.len-1; src.adr = src.adr+1 end else found = 0; RØ = src.len; R1 = src.adr: R4 = 0<15:8>@char; ! SKPC only N = PØ(15). Z = RØ eqlu Ø; V = 0; C = 8 Examples: 1. Skip Leading Spaces . Register Form MONZ STR.DSCR.RØ : string to search MOV STR.DSCR+2,R1

MOV #',R4 ; space character SKPC ; skip BEQ BLANK ; line was blank Extended-Instruction Definitions SKPC / SKPCI - Skip Character

2. Skip Leading Spaces - In-line Form

SKPCI		; skip
.WORD	SRC.DSCR.PTR	; ptr to src descriptor
.WORD		; space character
BEQ	BLANK	; line was blank

- If the initial source character string descriptor is vacant, the instruction terminates with the condition codes indicating the character string only contained search characters. The original source character string descriptor is returned in R8-R1.
- The condition codes will be set as if this instruction were followed by TST R0.



5.22 SPANC / SPANCI - Span Character

Format:



Operation:

Search source character string for a character which is not a a member of the character set.

Condition Codes:

The condition codes ar: based on the final contents of RØ.

N: set if RØ(15) set: cleared otherwise

- 2: set if RØ=0: cleared otherwise
- V: cleared
- C: cleared

Suspendability:

This instruction is potentially suspendable.

Description:

The source character string is searched from most significant to least significant character until the first occurrence of character which is not a member of the character set. A character string descriptor is returned in R8-R4 which represents the portion of the source character string beginning with the source character string contains only characters which are in thus source character string contains only characters which are in the descriptor with an address one greater than that of the least significant character of the source character string. The condition codes reflect the resulting value in R8.





Register Form - SPANC

When the instruction starts, the operands must have been placed in the general registers. The source character string descriptor is placed in R0-R1, and the character set descriptor is placed in R4-R5.



When the instruction is completed, R0-R1 contain a character string descriptor which represents the sub-string of the source character string beginning with the character which is not a member of the character set:



In-line Form - SPANCI

The words which follow one opcode word in the instruction stream are a word address pointer to a two word character string Source descriptor, and a word address pointer to a two word character string of the the instruction is completed, SNR-H contain a character string descriptor which represents the sub-string of the member of the character set. N2-76 are unchanged.



15 8 80 1 . . --- sub.src.dscr ----R1 1 1 Formal Description: src.len = R0; ! SPANC only
src.adr = R1; ! .
mask = R4<7:0>; ! .
table.adt = R5; ! . temp = M[R7]; ! SPANCI only src.len = M[temp]; ! src.adr = M[temp+2]; 1 Stc.adt = m[temp+2]; : R7 = R7+2; : char = M[R7]<7:0>; : R7 = R7+2; : temp = M[R7]; : mask = M[temp]<7:0>; : table.adr = M[temp+2]; : R7 = R7+2; : . found = 1. while (src.len necu #) and (found eqlu 1) do if (M[table+M[src.adr]] and mask) negu Ø then begin src.len = src.len-1: src.adr = src.adr+1 and else found = 0: RØ = src.len: R1 = src.adr: R4 = Ø<15:8>@mask; ! SPANC only R5 = table.adr; ! N = Rg < 15 > :Z = RØ eqlu Ø; V = 0:

```
C = 0:
```



Examples: 1. Pass Tabs and Blanks - Register Form MOV STR.DSCR.RØ : string to scan MOV STR.DSCR+2.R1 NOV \$2,R4 ; character set mask MOV TAB.R5 : character set table SPANC ; span FOUND BNE ; printing char found BEO EMPTY ; string contained only ; tabs and spaces ; : The following table can be combined with the one ; in the SCANC example. TAB: BYTE # ; ASCII 000 .BYTE Ø : ASCII 001 ; ASCII 002 ; ASCII 011 = TAB .BYTE 2 BYTE S ; ASCII 012 BYTE Ø ; ASCII 613 .byte 2 ; ASCII 040 = SPACE BYTE Ø ; ASCII 041 .BYTE Ø ASCII 042 .BYTE Ø : ASCII 377 2. Pass Tabs and Blanks - In-line Form

> SPANCI ; scan MORD SRC.DCCR.PTR ; ptr to src descriptor MORD SET.DSCR.DTR ; ptr to char set dscr BNE FOUND ; ptrining char found BEQ EMPTY ; tabs and spaces



- If the initial source character string descriptor is vacant, the instruction terminates with the condition codes indicating that only characters in the set were found. The original source character string descriptor is returned in R8-R1.
- The source character string and character set table may overlap in any way.
- The condition codes will be set as if this instruction were followed by TST RØ.
- The effect of the instruction is unpredictable if the entire 256 byte character set table is not in readable memory.



5.23 SUBN / SUBP / SUBNI / SUBPI - Subtract Decimal

Format:

	15		98		32		0
SUBN	1	076	1	05	1	1	I.
SUBP	Ι	876	•	ø7	1	1	1
SUBNI	1		1	15	ł	1	1
	1		srcl.dscr	.ptr			1
	1		src2.dscr	.ptr			1
	1		dst.dscr.	ptr			1
SUBPI	1	076	1	17	1	1	!
	1		srcl.dsc	.ptr			1
	1		src2.dsci	.ptr			i
	1		dst.dscr	ptr		_	1

Operation:

dst <- src2 - src1

Condition Codes:

N: set if dst<8, cleared otherwise 2: set if dst=8, cleared otherwise V: set if dst can not contain all significant digits of the result; cleared otherwise C: cleared

Suspendability:

This instruction is polentially suspendable.



Description:

Srcl is subtracted from src2, and the result is stored in the destination string. The condition codes reflect the value stored in the destination string, and whether all significant digits were stored.

Register Form - SUBN and SUBP

When the instruction starts, the operands must have been placed in the general registers. The first source descriptor is placed in R0-RJ, the second source descriptor is placed in R2-R3, and the destination descriptor is placed in R4-R5:

	15		8
RØ Rl	1 	srcl.dscr	
R2 R3	 	src2.dscr	
R4 R5	I 	dst.dscr	

When the instruction is completed, the source descriptor registers are cleared:

	15		ø
RØ	1	8	1
Rl	1	8	I
R2	1	0	1
R3	1	8	1
R4	1		1
R5	ī.	dst.dscr	
	of the second second terms of the second	the data and that was not the top the top the top the top the top the top top	



Page 5-85

In-line Form - SUBNI and BPI

Each word address pointer which follows the opcode word in the instruction stream refers to a two word decimal string descriptor. $R\theta$ -RG are unchanged when the instruction is completed.

Formal Description:

TBS:

Examples:

1. Three address subtract - Register Form

NOV	SRC1.DSCR.RØ	; subtrahend descriptor
NOV	SRC1.DSCR+2,R1	
NOV	SRC2.DSCR,R2	; minuend descriptor
VOM	SRC2.DSCR+2,R3	
MOV	DST.DSCR.R4	; difference descriptor
MOV	DST.DSCR+2,R5	
SUBN /	SUBP	; subtract
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negarive destination
BEO	EQUAL	; zero destination
BGT	GREATER	; positive destination

2. Three address subtract - In-line Form

SUBNI /	SUBPI	; subtract
WORD	SRC1.DSCR.PTR	; ptr to sub descriptor
.WORD	SRC2.DSCR.PTR	; ptr to min descriptor
WORD	DST.DSCR.PTR	; ptr to dif descriptor
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

3. Two address subtract - Register Form

SRC.DSCR,RØ	; subtrahend descriptor
SRC.DSCR+2,R1	
DST.DSCR,R2	; minuend descriptor
DST.DSCR+2,R3	
R2, R4	; difference descriptor
R3,R5	
SUBP	; subtract
OVERFLOW	; check for error
NEGATIVE	; negative destination
EQUAL	; zero destination
GREATER	; positive destination
	SRC.DSCR,RØ SRC.DSCR+2,R1 DST.DSCR,R2 DST.DSCR+2,R3 R2,R4 R3,R5 SUEP OVERFLOW NEGATIVE EQUAL GREATER



Extended-Instruction Definitions SUBN / SUBP / SUBNI / SUBPI - Subtract Decimal

4. Two address subtract - In-Line Form

SUBNI /	SUBPI	; subtract
.WORD	SRC.DSCR.PTR	; ptr to sub descriptor
.WORD	DST.DSCR.PTR	; ptr to min descriptor
.WORD	DST.DSCR.PTR	; ptr to dif descriptor
BVS	OVERFLOW	; check for error
BLT	NEGATIVE	; negative destination
BEQ	EQUAL	; zero destination
BGT	GREATER	; positive destination

- The operation of these instructions is unaffected by any overlap of the source strings provided that each source string is a valid representation of the specified dat type.
- Source strings may overlap the destination string only if all corresponding digits of the strings are in coincident bytes in memory.



CHAPTER 6

Reinterpretation of Traditional PDP11 Instructions


Reinterpretation of Traditional PDP11 Instructions Multiprocessing Memory Lock

Page 6-2

6.1 MULTIPROCESSING MEMORY LOCK

The traditional ASBS instruction is now expected to be used for setting semaphores in main memory which can be used by the processor to 'lock' access rights to designated system resources. In order to serve this function, the ASDS instruction specified as its operand be many setting to the system of the system drugs the instruction of the system drugs the instruction in which the ASB is setted.

If the machine is cached, the "copy" of the operand which the ASBM accesses and modifies must be the same "copy" as is directly visible to other processors on the system. This may mean that a cache-miss be forced.

The PDP11/70 and PDF11 compatibility mode on VAX11 machines do not implement the ASRB lock facility.



CHAPTER 7

Waivers



7.1 PDF11/60 Lacking MFPT

Date

requested -- 11-Nov-76 approved --

Requestor

Bob Magers (76BM373-1543)

Relevant Sections of this Standard

Sections 1.4.3 and 4.1.

Description of the Waiver

The PDP11/60 (KD11-K) will not implement the MFPT instruction.

Reasons Justifying the Waiver

The PDP11/68 design and development anteceded the final formulation, review, and approval of this Standard. Retrofit implementation would imact project schedule. Current software does not yet require or support the MFPT instruction. A retrofit ECO is possible in the future.



7.2 LSI-11 Commercial Instruction Set

Date

Requested -- 1-May-77, 14-Jul-78 Approved --

Requestor

Ralph Platz

Relevant Sections of this Standard

Sections 4.2 and 4.3.

Description of the Waiver

The LSI-11 uses a non-zero value in the high byte of R4 to indicate instruction suspension; PS<8> is not implemented.

The ISI-11 does not implement all instructions in the closed groups for character string moves, character string searches, and numeric strings. Only the register forms of instructions are provided. No packed string or load descriptor instructions are provided. No packed string or load descriptor instructions wetter 18/80, the entire user visible state is unchanged (storpt for 86 and the 7c and 25 which are pushed on the stack).

In the Character String Move Group, MOVC and MOVRC are implemented according to this specification. MOVTC is not implemented.

In the Character String Search Group, LOCC, SKPC, SCANC, SPANC and CMPC are implemented according to this specification. MATCHC is not implemented.

In the Numeric String Group, only the signed zoned decimal string data type is supported. Zero length source operands cause instructions to trap highly work left, setting for the the stated considerations resulting from the limitations in data type, data length and overflow, the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow, the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow, the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow, the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow the ADD, SUBM, CMPN and CVTNL are all eVTNL data length and overflow the ADD and the ADD and



١

Reasons Justifying the Waiver

The LSI-11 Commercial Instruction Set implementation was in progress before this specification had been finalized. Architectural restrictions reflect the constraints of limited micro-code expandability, product cost and performance requirements. Zero length zoned source strings trap because of an ODD decision in force at the time the micro-code was committed.

The use of PS<8> to indicate instruction suspension was adopted after the LSI-11 implementation was completed.



APPENDIX A

Extended-Instruction Opcode Assignments



	Opcode	Mnemonic	Instruction	N 	z	v	c
Inc]	luded in B	asic Instruct	ion Set				
	669967	MFPT	move from processor type	~	~	-	-
Com	mercial Lo	ad 2 Descript	tors				
	876828	L2D0	load 2 descriptors @(RØ)+	-	-	-	-
	076021	L2D1	load 2 descriptors @(R1)+	-	-	-	-
	876822	L2D2	load 2 descriptors @(R2)+	-	~	-	-
	076023	L2D3	load 2 descriptors @(R3)+	-	-	-	-
	076024	L2D4	load 2 descriptors @(R4)+	-	-	-	-
	076025	L2D5	load 2 descriptors @(R5)+	-	-	-	-
	076026	L2D6	load 2 descriptors @(R6)+	-	-	-	-
	076027	L2D7	load 2 descriptors @(R7)+	-	-	-	-
Chai	racter Str	ing Move					
	876838	MOVC	move character	*	٠	٠	٠
	876831	MOVEC	move reverse character	*	٠	٠	*
	876832	MOVTC	move translated (Character)	*	٠	*	*
	076033		reserved				
	876834		reserved				
	076035		reserved				
	076036		reserved				
	076037		reserved				
Cha	racter Str	ing Search					
	976949	1000	locate character		*	а	a
	076041	SKPC	skip character	*	٠	ĕ	ø
	876842	SCANC	scap character	*	٠	ø	à
	076043	SPANC	span character	*	٠	ø	ø
	876844	CMPC	compare character	*	*	٠	*
	876845	MATC	match character	٠	٠	ø	ø
	076046		reserved				
	076047		reserved				
Num	eric Strin	g					
	876858	ADDN	add numeric				a
	876851	SUBN	subtract numeric	÷	÷	÷	6
	876852	CMDN	compare pumeric		*	ø	a
	876853	CVTNI.	convert numeric to lond		*	*	*
	076054	CUTTEN	convert packed to pumeric		٠	*	0
	876855	CUTNP	convert numeric to packed	*	٠	*	ē
	076256	ASHN	arithmetic shift numeric	*	*	*	ø
	876857	CUTLN	convert long to numeric	*	٠	*	ē
	0,0031	· · · · ·	contere rong to makeric				



Commercial Load 3 Descriptors

876068	L3DØ	load	3	descriptors	8(RØ)+	-	-	-	-
076061	L3D1	load	3	descriptors	8(R1)+	-	-	-	-
076062	L3D2	load	3	descriptors	0 (R2) +	-	-	-	-
076063	L3D3	load	3	descriptors	8(R3)+	-	-	-	-
076064	L3D4	load	3	descriptors	9(R4)+	-	-	-	-
076065	L-3D5	load	3	descriptors	@(R5)+	-	-	-	-
076066	L3D6	load	3	descriptors	@(R6)+	-	-	-	-
076067	L3D7	load	3	descriptors	0(R7)+	-	-	-	-

Packed String

876878	ADDP	add packed	*	٠	٠	8
076071	SUBP	subtract packed	*	٠	٠	ø
076072	CMPP	compare packed	•	*	ø	ø
076073	CVTPL	convert packed to long	•	٠	٠	٠
076074	MULP	multiply packed	•	٠	٠	ø
076075	DIVP	divide packed	*	*	*	*
076076	ASHP	arithmetic shift packed		٠	٠	0
976977	CVTLP	convert long to packed	•	٠	٠	д

Character String Move (in~line)

076130	MOVCI	move character	*	*	*	
0/6131	HOVECI	move reverse character	*	*	×	
876132	MOVICI	move translated character	٠	٠	٠	*
076133		reserved				
076134		reserved				
076135		reserved				
076136		reserved				
076137		reserved				

Character String Search (in-line)

076140	LOCCI	locate character		*	ø	ø
076141	SKPCI	skip character	•	*	8	ø
076142	SCANCI	scan character	•	*	ø	ø
076143	SPANCI	span character	*	*	e	ø
076144	CMPCI	compare character	*	*	*	٠
076145	MATCI	match character	*	*	ø	8
076146		reserved				
076147		reserved				

Numeric String (in-line)

076150	ADDNI	add numeric	*	*	٠	ø
076151	SUBNI	subtract numeric	*	٠	٠	ø
076152	CMPNI	compare numeric	*	*	ø	е
076153	CVTNLI	convert numeric to long	*	٠	٠	*
876154	CVTPNI	convert packed to numeric		٠	٠	ø
076155	CVTNPI	convert numeric to packed	*	٠	٠	ø





076156	ASHNI	arithmetic shift numeric	٠	*	*	ø
076157	CVTNLI	convert long to numeric	٠	٠	٠	ø

Packed String (in-line)

076170	ADDPI	add packed	*	٠	*	ø
076171	SUBPI	subtract packed	*	٠	٠	ø
076172	CMPPI	compare packed	*	٠	ø	Ø
076173	CVTPLI	convert packed to long	*	*	٠	*
076174	MULPI	multiply packed	•	*	٠	ø
076175	DIVPI	divide packed		*	٠	π
076176	ASHPI	arithmetic shift packed	*	*	٠	ø
076177	CVTLPI	convert long to packed	*	*	*	0

Processor-Specific #6

876600	MED6X	PCP11/60	Main	ntainance		-	-	-	-	
076601	MED74C	PDP11//4	CIS	Maintainance	2	•	٠	٠	٠	
876682		reserved								
076603		reserved								
076604		reserved								
076605		reserved								
076606		reserved								
076607		reserved								

- * conditionally set/cleared not affected
- Ø cleared
- 1 set



APPENDIX B

PDP11 Opcode Space



Legend:

- Note: Upper-case characters represent a full 3-bit octal digit; lower-case characters represent 1 or 2 bits.
- Ss general source operand specifier 'mode,register)
 bits: <11:6>,<5:0>
- Dd general destination operand specifier (mode,register) bits: <5:8>
- R register bits: <8:6>,<5:3>,<2:0>
- P field for SPL and microcode escape bits: <2:0>
- Nn count for SOB bits: <5:0>
- xXX branch offset bits: <7:0>
- iII immediate data in Emt and Trap instructions bits: <7:0>
- Fs floating-point source operand specifier (mode,register) bits: <5:0>
- Pd floating-point destination operand specifier (mode,register) bits: <5:0>
- a floating-point accumulator specifier bits: <7:6>



space	opcode	mnemonic
- E	888888	HALT
- i	888881	WA TT
	396993	DOT
	000002	RT1
8.	000003	BPI
1	300004	IOT
1	886885	RESET
1	888886	RTT
1	688687	MFPT
1	aaaaa7	
= 7	000007	recorned instruction space
5/-	000000	reserved instruction space
1	0000//	
1	0601DD	JMP
72.	00020R	RTS
	888210	maintenance (ISI-11)
16	000211	accords (ISI-11)
10.	000227	escape to interocode (151-11)
8.	00023P	SPL
1	000240	NOP
1	0002(4+c)C	clear condition codes
1	241	CLC
i i	242	CLV
1	244	C1.2
	250	CIN
	2.30	CDN
1	257	ccc
32.	000260	(NOP)
1	0002(6+c)C	set condition codes
1	261	SEC
1	262	SEV
i	264	SE?
	274	SEN
	272	500
	2//	000
64.	DD C G G G G G G G G G G G G G G G G G G	SWAB
1	000 (4+x) XX	BR
1	001(0+x)XX	BNE
- i	681 (4+x) XX	BEO
1792	882(8+x)XX	BGE
	883 (4++) YY	DLE
1	002 (4 . 4) 44	1.00
1	7.5 (X+3) COU	L 34
	003(4+x)XX	3C.S
512.	804RDD	007
1	0050DD	CLS
i	885100	COM





digital

2560.	102(0+x)XX	BVC
1	102(4+x)XX	BVS
1	103(0+x)XX	BCC, BHIS
1	103(4+x)XX	BCS, BLO
1	104(0+i)II	EMT
1	104(4+i)II	TRAP
ł	1050DD	CLRB
1	1051DD	COMB
1	1052DD	INCE
1	1053DD	DECB
1	105400	NEGB
7.0	105500	ADCB
/68.	105600	SBCB
	105700	1315
	106100	1018
	186200	ACPB
- i -	186300	ASLB
	100500	1000
1	166455	MADO
i	186555	MEPD
256.	1066DD	MTPD
1	1867DD	MFPS
1	107000	
512.		reserved instruction space
1	107777	
1	11SSDD	MOVB
1	125500	CMPB
	IJSSOD	BITB
245/6.	14SSDD	BICB
	155500	BISB
	103300	300
	170000	CRCC
à	170001	SETE
ĩ	170002	SETI
1	170003	maintenance
3.	170004	maintenance
i	170005	maintenance
1.	170006	reserved floating point instruction
1.	170007	maintenance
1.	170010	reserved floating point instruction
10 10 10 10 10 10 10 10 10		

Page B-5









APPENDIX C

Formal Description of Machine State



```
! General Comments:
1
    Details of this notation can be found in the
    "ISPS Reference Manual".
    All statements are followed by an implied NEXT.
! The following relational tests are used:
    Two's Complement Comparisions
         144
                 less than
        leq
                 less than or equal
         eql
                 equal
1
        néa
                 not equal
ż
        atr
                 greater than
                 greater than or equal
        dec .
   Unsigned comparisons
        lssu
              less than
        lequ
              less than or equal
         eqlu
               equal
        nequ
               not equal
         atru
               greater than
1
         dequ
                 greater or equal
! The max function returns the greatest of its arguments
! based on a two's complement comparison.
** Programmer.Visible.State **
     M[0:64K]<7:0>, ! memory
     RØ<15:0>,
                     ! general registers
     R1<15:0>.
     R2<15:0>,
     R3<15:0>.
     R4<15:0>.
     R5<15:0>.
     R6<15:0>.
     R7<15:0>.
     PS<15:0>, ! processor status
N<> := PS<3>, ! cond
                        ! condition codes
         2<> := PS<2>,
         V<> := PS<1>,
         C<> := PS<0>.
** Temporary.State **
```



src.len<15:0>, src.adr<15:0>, obj.len<15:0>, obi.adr<15:0>, srcl.len<15:0>, src1.adr<15:0>, src2.len<15:0>, src2.adr<15:0>, dst.len(15:0). dst.adr<15:0>, part.len<15:0>, part.adr<15:0>, opr.1<15:0>, opr.2<15:0>, opr.3<15:0>, opr.4<15:0>, tmp.len<15:0>, fill<7:0>, char<7:0>, mask<7:0>, table.adr<15:0>, temp<15:0>, btmp<7:0>, btmp1<7:0>. htmp2<7:0>. carry (), found <> , alpha.adr<15:0>, beta.adr<15:0>, gamma.adr<15:0>



