EK-RX02-UG-001

RX02 Floppy Disk System User's Guide

digital equipment corporation • maynard, massachusetts

Copyright © 1978 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

This document was set on DIGITAL's DECset-8000 computerized typesetting system.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DIGITAL	DECsystem-10	MASSBUS
DEC	DECSYSTEM-20	OMNIBUS
PDP	DIBOL	OS/8
DECUS	EDUSYSTEM	RSTS
UNIBUS	VAX	RSX
	VMS	IAS

CONTENTS

PREFACE

Page

CHAPTER 1 GENERAL INFORMATION INTRODUCTION......1-1 1.1 1.2 121 Interface Modules1-2 Microprogrammed Controller1-5 1.2.2 1.2.3 Read/Write Electronics.....1-5 Electromechanical Drive1-5 1.2.4 1.2.5 Power Supply1-6 OPTION DESCRIPTION1-6 1.3 1.3.1 Operation For Single Density Recording Only (RX8E, RX11, RXV11)......1-7 1.3.1.1 PDP-8 Operation......1-7 1312 PDP-11 Operation.....1-7 1.3.1.3 LSI-11 Operation1-7 1.3.2 Operation For Single or Double Density Recording (RX28, RX211, RXV21).....1-7 1.3.2.1 PDP-8 Operation......1-7 1.3.2.2 PDP-11 Operation......1-7 1.3.2.3 LSI-11 Operation1-7 1.4 SPECIFICATIONS......1-7 1.5 1.5.1 Recording Scheme1-10 1.5.2 1.5.2.1 Double Frequency (FM).....1-10 Miller Code (MFM)1-10 1.5.2.2 1.5.3 Logical Format.....1-12 1.5.3.1 Header Field Description.....1-12 1.5.3.2 Data Field Description1-13 1.5.3.3 Track Usage1-13 1.5.3.4 CRC Capability......1-13

CHAPTER 2 INSTALLATION

2.1	SITE PREPARATION	
2.1.1	Space	
2.1.2	Cabling	
2.1.3	AC Power	
2.1.3.1	Power Requirements	

CONTENTS (Cont)

Page

2.1.3.2	Input Power Modification Requirements	2-3
2.1.4	Fire and Safety Precautions	2-3
2.2	CONFIGURATION GUIDELINES	2-3
2.3	ENVIRONMENTAL CONSIDERATIONS	2-4
2.3.1	General	2-4
2.3.2	Temperature, Relative Humidity	
2.3.3	Heat Dissipation	
2.3.4	Radiated Emissions	
2.3.5	Cleanliness	2-5
2.4	UNPACKING AND INSPECTION	
2.4.1	General	
2.4.2	Tools	
2.4.3	Unpacking	
2.4.3.1	Cabinet-Mounted	
2.4.3.2	Separate Container	
2.4.3.3	Inspection	
2.5	INSTALLATION	
2.5.1	PDP8-A Modification	
2.6	TESTING	
CHAPTER 3	USER INFORMATION	
3.1	CUSTOMER RESPONSIBILITY	
3.2	CARE OF MEDIA	
3.2.1	Handling Practices and Precautions	
3.2.2	Diskette Storage	
3.2.2.1	Short Term (Available for Immediate Use)	
3.2.2.2	Long Term	
3.2.2	Shipping Diskettes	
3.3	OPERATING INSTRUCTIONS	
3.4	OPERATOR TROUBLESHOOTING	
CHAPTER 4	PROGRAMMING	
4.1	RX8E AND RX28 Programming Information	<i>A</i> 1
4.1	Device Codes	
4.1.2	Instruction Set	
4.1.2	RX8E Load Command (LCD)	
4.1.2.2	RX8E Load Command (LCD)	
4.1.2.3	Transfer Data Register (XDR)	
4.1.2.3	STR	
4.1.2.4	STR	
4.1.2.6	SDN	
4.1.2.7	INTR	
4.1.2.8	INIT	4-4

CONTENTS (Cont)

Page

4.1.3	Register Description	4-4
4.1.3.1	Command Register	
4.1.3.2	Error Code Register	
4.1.3.3	RX2TA – RX Track Address	
4.1.3.4	RX2SA – RX Sector Address	
4.1.3.5	RX2DB – RX Data Buffer	
4.1.3.6	RX8E – RX Error and Status	
4.1.3.7	RX28 – RX Error and Status	
4.1.4	Function Code Description	
4.1.4.1	Fill Buffer (000)	
4.1.4.2	Empty Buffer (001)	
4.1.4.3	Write Sector (010)	
4.1.4.4	Read Sector (011)	
4.1.4.5	Set Media Density (100) for RX28 only	
4.1.4.6	Maintenance Read Status (101) for RX28 only	
4.1.4.7	Read Status (101) for RX8E only	
4.1.4.8	Write Deleted Data Sector (110)	
4.1.4.9		
4.1.4.10	Read Error Code Function (111)	
4.1.5	Power Fail	
	Error Recovery	
4.1.5.1	RX8E	
4.1.5.2	RX28	
4.1.6	RX8E Programming Examples	
4.1.6.1	Write/Write Deleted Data/Read Functions	
4.1.6.2	Empty Buffer Function	
4.1.6.3	Fill Buffer Function	
4.1.7	RX28 Programming Examples	
4.1.8	Restrictions and Programming Pitfalls	
4.2	RX11 AND RXV11 PROGRAMMING INFORMATION	
4.2.1	Register and Vector Addresses	
4.2.2	Register Description	
4.2.2.1	RXCS – Command and Status (177170)	
4.2.2.2	RXDB – Data Buffer Register (177172)	
4.2.2.3	RXTA – RX Track Address	
4.2.2.4	RXSA – RX Sector Address	
4.2.2.5	RXDB – RX Data Buffer	
4.2.2.6	RXES – RX Error and Status	
4.2.3	Function Codes	4-27
4.2.3.1	Fill Buffer (000)	
4.2.3.2	Empty Buffer (001)	
4.2.3.3	Write Sector (010)	
4.2.3.4	Read Sector (011)	4-28
4.2.3.5	Read Status (101)	
4.2.3.6	Write Sector with Deleted Data (110)	
4.2.3.7	Read Error Code Function (111)	

CONTENTS (Cont)

4.2.3.8	Power Fail	4-29
4.2.4	Programming Examples	
4.2.4.1	Read Data/Write Data	4-30
4.2.4.2	Empty Buffer Function	4-30
4.2.4.3	Fill Buffer Function	4-30
4.2.5	Restrictions and Programming Pitfalls	4-30
4.2.6	Error Recovery	
4.3	RX211 AND RXV21 PROGRAMMING INFORMATION	4-34
4.3.1	Register and Vector Addresses	4-35
4.3.2	Register Description	4-35
4.3.2.1	RX2CS – Command and Status (177170)	4-35
4.3.2.2	RX2DB – Data Buffer Register (177172)	
4.3.2.3	RX2TA – RX Track Address	4-37
4.3.2.4	RX2SA – RX Sector Address	4-37
4.3.2.5	RX2WC – RX Word Count Register	4-37
4.3.2.6	RX2BA – RX Bus Address Register	4-37
4.3.2.7	RX2DB – RX Data Buffer	4-37
4.3.2.8	RX2ES – RX Error and Status	4-38
4.3.3	Function Codes	4-39
4,3.3.1	Fill Buffer (000)	4-39
4.3.3.2	Empty Buffer (001)	4-39
4.3.3.3	Write Sector (010)	
4.3.3.4	Read Sector (011)	4-40
4.3.3.5	Set Media Density (100)	4-41
4.3.3.6	Maintenance Read Status (101)	4-41
4.3.3.7	Write Sector with Deleted Data (110)	4-41
4.3.3.8	Read Error Code (111)	4-41
4.3.3.9	RX02 Power Fail	4-42
4.3.4	Error Recovery	
4.3.5	RX211/RXV21 Programming Examples	
4.3.5.1	Write/Fill Buffer	
4.3.5.2	Read/Empty Buffer	

FIGURES

Figure No.

Title

Page

1-1	Floppy Disk Configuration	1-3
1-2	Front View of the Floppy Disk System	
1-3	Interface Modules	
1-4	Top View of RX02	1-5

FIGURES (Cont)

Figure No.

Title

1-5	Underside View of Drive	1-6
1-6	Diskette Media	
1-7	Flux Reversal Patterns for FM	
1-8	FM versus MFM Encoding	
1-9	Track Format (Each Track)	
1-10	Sector Format (Each Sector)	
2-1	RX02 Outline Dimensions	
2-2	Cabinet Layout Dimensions	
2-3	RX02 Rear View	
2-4	RX02 Unpacking	
2-5	RX02 Cabinet Mounting Information	
2-6	KM8-A Modification	
4-1	LCD Word Format (RX8E)	
4-2	Command Word Format (RX28)	
4-3	Command Register Format (RX8E)	
4-4	Command Register Format (RX28)	
4-5	Error Code Register Format (RX8E/RX28A)	
4-6	RX2TA Format (RX8E/RX28A)	
4-7	RX2SA Format (RX8E/RX28)	
4-8	RX2DB Format ($RX8E/RX28$)	
4-9	RXES Format (RX8E)	
4-10	RX2ES Format (RX28)	
4-11	RX8E Write/Write Deleted Data/Read Example	
4-12	RX8E Empty Buffer Example	
4-13	RX8E Fill Buffer Example	
4-14	RX28 Write/Write Deleted Data/Read Example	
4-15	RX28 Fill Buffer Example	
4-16	RX28 Empty Buffer Example	
4-17	RXCS Format (RX11/RXV11)	
4-18	RXTA Format (RX11/RXV11)	
4-19	RXSA Format (RX11/RXV11)	
4-20	RXDB Format (RX11/RXV11)	
4-21	RXES Format (RX11/RXV11)	
4-22	RX11/RXV11 Write/Write Deleted Data/Read Example	
4-23	RX11/RXV11 Empty Buffer Example	
4-24	RX11/RXV11 Fill Buffer Example	
4-25	RX2CS Format (RX211/RXV21)	
4-26	RX2TA Format (RX211/RXV21)	
4-27	RX2SA Format (RX211/RXV21)	
4-28	RX2WC Format (RX211/RXV21)	
4-29	RX2BA and RX2DB Format (RX211/RXV21)	
4-30	RX2ES Format (RX211/RXV21)	
4-31	RX211/RXV21 Write/Fill Buffer Example	
4-32	RX211/RXV21 Read/Empty Buffer Example	

TABLES

Table No.	Title	Page
1-1	Data Address Mark Code	1-13
2-1	RX02 Configurations	2-4
2-2	Controller Configuration Switch Positions	
2-3	Interface Code/Jumper Configuration	
3-1	Operator Troubleshooting Guide	
4-1	Device Code Switch Selection	

PREFACE

This manual is intended to provide the user with sufficient information to correctly set up and operate the RX02 Floppy Disk System in any of the various configurations that are available for use with the PDP-8, PDP-11, or LSI-11 computers. The manual presents general, installation, user, and programming information for the RX02 Floppy Disk System and the interface options associated with the PDP-8, PDP-11, and LSI-11 computer systems.

CHAPTER 1 GENERAL INFORMATION

1.1 INTRODUCTION

.

The RX02 is a low cost, random access mass memory device that stores data in fixed length blocks on flexible diskettes with preformatted industry standard headers. The RX02 interfaces with either a PDP-8, a PDP-11, or an LSI-11 system. Various interface modules are selected according to the computer being used and either single or double density recording. The various configurations are:

Designation	Computer	Interface Module	Recording Density
RX8E RX28 RX11 RX211 RXV11 RXV11 RXV21	PDP-8 PDP-8 PDP-11 PDP-11 LSI-11 LSI-11	M8357 M8357 M7846 M8256 M7946 M8029	Single Single or Double Single Single or Double Single Single or Double

NOTE

The single density recording configurations RX8E, RX11, and RXV11 are compatible with the RX01 Floppy Disk System when the M7744 controller module has been switched to be compatible with these configurations. (See Table 2-2.)

The RX02 consists of two flexible disk drives, a single read/write electronics module, a microprogrammed controller module, and a power supply, enclosed in a rack-mountable, 10-1/2 inch, selfcooled chassis. A cable is included for connection to either a PDP-8 interface module, a PDP-11 interface module, or an LSI-11 interface module. The amount of data that can be stored on the RX02 varies according to the configuration. The recording density can be different for each drive. For each drive system using double density recording, up to 512K 8-bit bytes of data (PDP-8, PDP-11, LSI-11) or 256K 12-bit words (PDP-8) can be stored and retrieved. For each drive system using single density recording, up to 256K 8-bit bytes of data or 128K 12-bit words (PDP-8) can be stored and retrieved. The RX02 interfaces with IBM-compatible devices when single density data recording is used. For single or double density recording, the RX02 is used with either an M8357 interface module (PDP-8), an M8256 interface module (PDP-11), or an M8029 interface module (LSI-11). The interface module s convert the RX02 I/O bus to the bus structure of the computer being used. Each module controls the interrupts to the CPU initiated by the RX02 and handles the data interchange between the RX02 and the host computer. Each interface module is powered by the host processor.

In addition, the RX02 is used for single density recording when it is configured to be compatible with the RX01. The interface module used is either an M8357 (PDP-8), an M7846 (PDP-11), or an M7946 (LSI-11).

To record or retrieve data the RX02 performs implied seeks. Given an absolute sector address, the RX02 locates the desired sector and performs the indicated function, including automatic head position verification and hardware calculation and verification of the cyclic redundancy check (CRC) character. The CRC character that is read and generated is compatible with IBM 3740 equipment.

1.2 GENERAL DESCRIPTION

An RX02 Floppy Disk System consists of the following components:

M7744 Controller Module M7745 Read/Write Electronics Module H771-A, -C, or -D Power Supply RX02-CA Floppy Disk Drive (60 Hz max of 2) RX02-CC Floppy Disk Drive (50 Hz max of 2)

One interface module is used:

M8357 (PDP-8, Programmed I/O) M7846 (PDP-11, Programmed I/O) M7946 (LSI-11, Programmed I/O)

M8256 (PDP-11 with DMA) M8029 (LSI-11 with DMA)

All components except the interface modules are housed in a 10-1/2 inch rack-mountable box. The power supply, M7744 module, and M7745 module are mounted above the drives. Interconnection from the RX02 to the interface is with a 40-conductor BC05L-15 cable of standard length (15 ft). Figure 1-1 is a configuration drawing of the system: part A shows the configuration for a bus interface with DMA; part B shows the configuration for all Omnibus interfaces (programmed I/O); part C shows the configuration for a bus interface (programmed I/O) that is RX01 compatible. Figure 1-2 is a front view of a dual drive system.

1.2.1 Interface Modules

The interface modules plug into a slot on the bus for PDP-8, PDP-11, and LSI-11 computers. Figure 1-3 shows the outline of the various modules and areas of interest on each module.




Figure 1-1 Floppy Disk Configuration




Figure 1-2 Front View of the Floppy Disk System




Figure 1-3 Interface Modules

MA-2710

1.2.2 Microprogrammed Controller

The M7744 microprogrammed controller module is located in the RX02 cabinet as shown in Figure 1-4. The M7744 is hinged on the left side and lifts up for access to the M7745 read/write electronics module.

1.2.3 Read/Write Electronics

The M7745 read/write electronics module is located in the RX02 cabinet as shown in Figure 1-4.




Figure 1-4 Top View of RX02

1.2.4 Electromechanical Drive

A maximum of two drives can be attached to the read/write electronics. The electromechanical drives are mounted side by side under the read/write electronics board (M7745). Figure 1-5 is an underside view of the drive showing the drive motor connected to the spindle by a belt. (This belt and the drive pulley are different on the 50 Hz and 60 Hz units; see Paragraph 2.1.3.2 for complete input power modification requirements.)





Figure 1-5 Underside View of Drive

1.2.5 Power Supply

The H771 power supply is mounted at the rear of the RX02 cabinet as shown in Figure 1-4. The H771-A is rated at 60 Hz $\pm 1/2$ Hz over a voltage range of 90–128 Vac. The H771-C and -D are rated at 50 Hz + 1/2 Hz over four voltage ranges:



Two configuration plugs are provided to adapt the H771-C or -D to each voltage range. This is not applicable to the H771-A.

1.3 OPTION DESCRIPTION

The optional interface modules that are used to interface the RX02 with a PDP-8, PDP-11, and LSI-11 are listed in Paragraphs 1.1 and 1.2. (Each module is powered by the host processor.) The module selected is determined by the computer being used and whether the data interchange is between either IBM system 3740 compatible devices or DIGITAL system double density devices. Also, when an M7744 controller module's configuration switch is set to be compatible, the RX02 can operate as an RX01. The RX02 interfaces with IBM compatible devices when single density data recording is used. The RX02 interfaces with DIGITAL system double density recording devices when the controller module configuration switch is positioned to be compatible with RX28, RX211, and RXV21 configurations.

1.3.1 Operation For Single Density Recording Only (RX8E, RX11, RXV11)

1.3.1.1 PDP-8 Operation – The RX02 connects to the M8357 Omnibus interface module. This module converts the RX02 I/O bus to PDP-8 family Omnibus structure. It controls interrupts to the CPU initiated by the RX02, controls data interchange between the RX02 and the host CPU by programmed I/O, and handles input/output transfers used for maintenance status conditions.

1.3.1.2 PDP-11 Operation – The RX02 connects to the M7846 Unibus interface module. This module converts the RX02 I/O bus to PDP-11 Unibus structure. It controls interrupts to the CPU initiated by the RX02, decodes Unibus addresses for register selection, and handles data interchange between the RX02 and the host CPU main memory by programmed I/O.

1.3.1.3 LSI-11 Operation – The RX02 connects to the M7946 LSI-11 bus interface module. This module converts the RX02 I/O bus to the LSI-11 bus structure. It controls interrupts to the CPU initiated by the RX02, decodes LSI-11 bus addresses for register selection, and transfers data between the RX02 and the host CPU main memory by programmed I/O.

1.3.2 Operation For Single or Double Density Recording (RX28, RX211, RXV21)

1.3.2.1 PDP-8 Operation – The RX02 connects to the M8357 Omnibus interface module. This module converts the RX02 I/O bus to PDP-8 family Omnibus structure. It controls interrupts to the CPU initiated by the RX02, controls transfer of data between the RX02 and host CPU by programmed I/O, and handles input/output transfer used to test status conditions.

1.3.2.2 PDP-11 Operation – The RX02 connects to the M8256 Unibus interface module. This module converts the RX02 I/O bus to PDP-11 Unibus structure. It controls interrupts to the CPU initiated by the RX02, decodes Unibus addresses for register selection, and initiates NPR requests to transfer data between the RX02 and the host CPU main memory.

1.3.2.3 LSI-11 Operation – The RX02 connects to the M8029 LSI-11 bus interface module. This module converts the RX02 I/O bus to the LSI-11 bus structure. It controls interrupts to the CPU initiated by the RX02, decodes LSI-11 bus addresses for register selection, and initiates NPR requests to transfer data between the RX02 and the host CPU main memory.

1.4 SPECIFICATIONS

System Reliability

Minimum number of revo-3 million/media (head loaded) lutions per track Seek error rate 1 in 10⁶ seeks Soft data error rate 1 in 10⁹ bits read or written Hard data error rate

1 in 10¹² bits read or written

NOTE

The above error rates only apply to DEC approved media that is properly cared for. Seek error and soft data errors are usually attributable to random effects in the head/media interface, such as electrical noise, dirt, or dust. Both are called "soft" errors if the error is recoverable in 10 additional tries or less. "Hard" errors cannot be recovered. Seek error retries should be preceded by a recalibrate.

Drive Performance

Capacity	Recording	8-bit bytes	12-bit words
Per diskette	FM	256,256	128,128
	MFM	512,512	256,256
Per track	FM	3,328	1,664
	MFM	6,656	3,328
Per sector	FM	128	64
	MFM	256	128

Data transfer rate

Diskette to controller buffer	4 μs/data bit (FM)
	$2 \mu s/data bit (MFM)$
Buffer to CPU interface	1.2 μ s/bit

NOTE

PDP-8 interface can operate in 8- or 12-bit modes under software control.

Track-to-track move	6 ms/track maximum
Head settle time	25 ms maximum
Rotational speed	$360 \text{ rpm} \pm 2.5\%$; 166 1
Recording surfaces per disk	1
Tracks per disk	77 (0–76) or (0–114 ₈)
Sectors per track	$26(1-26)$ or $(0-32_8)$
Recording technique	Double frequency (FM
Bit density maximum on	3200 bpi (FM) or mod
inner track	• • •
Track density	48 tracks/inch
Average access	262 ms, computed as f
-	· •

48 tracks/inch 262 ms, computed as fol	lows:	
Seek	Settle	Rotate
$77 \text{ tks}/3 \times 6 \text{ ms}$	+ 25 ms	+ 166 ms/2 = 262 ms

Environmental Characteristics

Temperature

RX02, operating

RX02, nonoperating Media, nonoperating

15° to 32° C (59° to 90° F) ambient; maximum temperature gradient = 11° C/hr (20° F/hr) -35° to +60° C (-30° to +140° F) -35° to +52° C (-30° to +125° F)

NOTE Media temperature must be within operating temperature range before use.

Less than 225 Btu/hr

Relative humidity RX02, operating

25° C (77° F) maximum wet bulb 2° C (36° F) minimum dew point 20% to 80% relative humidity

RX02, nonoperating Media, nonoperating Magnetic field	5% to 98% relative humidity (no condensation) 10% to 80% relative humidity Media exposed to a magnetic field strength of 50 oersteds or greater may lose data.
Interface modules	
Operating temperature	5° to 50° C (41° to 122° F)
Relative humidity	10% to 90%
Maximum wet bulb	32° C (90° F)
Minimum dew point	2° C (36° F)
Electrical	
Power consumption	
RX02	5 A at +5 Vdc, 25 W; 0.14 A at -5 Vdc, 0.7 W; 1.3 A t +24 Vdc, 31 W
PDP-11 interface (M7846, M8256)	1.8 A at 5 Vdc
PDP-8 interface (M8357)	1.5 A at 5 Vdc
LSI-11 interface (M7946, M8029)	1.8 A at 5 Vdc
AC power	4 A at 115 Vac
•	2 A at 230 Vac

1.5 SYSTEMS COMPATIBILITY

This section describes the physical, electrical, and logical aspects of compatibility for data interchange with IBM system 3740 devices and for data interchange with double density devices.

1.5.1 Media

The media used on the RX02 Floppy Disk system is compatible with the IBM 3740 family of equipment and is shown in Figure 1-6. The "diskette" media was designed by applying tape technology to disk architecture, resulting in a flexible oxide-on-mylar surface. The diskette is encased in a plastic envelope with a hole for the read/write head, a hole for the drive spindle hub, and a hole for the hard index mark. The envelope is lined with a fiber material that cleans the diskette surface. The media is supplied to the customer preformatted and pretested.




Figure 1-6 Diskette Media

1.5.2 Recording Scheme

There are two recording schemes used in the RX02: double frequency (FM) and modified Miller code (MFM). The FM scheme is used for single density data recording which is compatible with IBM system 3740 devices. (When this recording scheme is used and the RX02 is configured as shown in Figure 1-1 part C, the RX02 is compatible with the RX01.) The MFM scheme is used for double density data recording which is compatible with DIGITAL double density devices but is not compatible with other manufacturers.

1.5.2.1 Double Frequency (FM) – For the double frequency recording scheme data is recorded between bits of a constant clock stream. The clock stream consists of a continuous pattern of one flux reversal every four μ s (Figure 1-7). A data "one" is indicated by an additional reversal between clocks (i.e., doubling the bit stream frequency; hence the name). A data "zero" is indicated by no flux reversal between clocks.

A continuous stream of ones, shown in the bottom waveform in Figure 1-7, would appear as a "2F" bit stream, and a continuous stream of zeros, shown in the top waveform in Figure 1-7, would appear as a "IF" or fundamental frequency bit stream.




Figure 1-7 Flux Reversal Patterns for FM

1.5.2.2 Miller Code (MFM) – MFM or Miller code encodes clocks between data bits of a continuous data stream. The data stream consists of flux reversals for a data "one" and no flux reversal for a data "zero." A clock is recorded only between data "zeros." Because it is possible to have double density data fields map into a preamble and ID mark, the MFM encoding is modified slightly to prevent a false header from being detected within a double density data field.

NOTE The modified MFM encoding is not compatible with other manufacturers.

The encoding algorithms for implementing modified MFM are:

Encoding Algorithm #1 (MFM or Miller Code Algorithm)

	Data	Encoded Data			
Dn	Dn + 1	Dn	Cn	Dn + 1	
0	0	0	1	0	
1	0		0	0	
0	1	0	0	1	
1	1	1	0	1	


		Data			
Dn	Dn + 1	Dn + 2	Dn + 3	Dn + 4	Dn + 5
0	1	1	1	1	0
0	I	1	1	1	U

	Encoded Data									
Dn	Cn	Dn + 1	Cn + 1	Dn + 2	Cn + 2	Dn + 3	Cn + 3	Dn + 4	Cn + 4	Dn + 5
0	1	0	0	0	1	0	0	0	1	0

The decoding algorithm used in data separation is:

Encoded			Decoded		
Dn	Cn	Dn + 1	Dn	Dn + 1	
0	0	0	1	1	
0	1	0	0	0	
1	0	0	1	0	
0	0	1	0	1	
1	0	1	1	I 1	

Figure 1-8 shows the waveforms that are generated for a data stream of zeros and ones when FM code, MFM code, and modified MFM code are used.



MA 1856

Figure 1-8 FM versus MFM Encoding

1.5.3 Logical Format

Data is recorded on only one side of the diskette. This surface is divided into 77 concentric circles or "tracks" numbered 0–76. Each track is divided into 26 sectors numbered 1–26 (Figure 1-9). Each sector contains two major fields: the header field and the data field (Figure 1-10).




Figure 1-9 Track Format (Each Track)




Figure 1-10 Sector Format (Each Sector)

1.5.3.1 Header Field Description – The header field is broken into seven bytes (eight bits/byte) of information and is preceded by a field of at least six bytes of zeros for synchronization. The header and its preamble are always recorded in FM.

- 1. Byte No. 1: ID Address Mark This is a unique stream of flux reversals (not a string of data bits) that is decoded by the controller to identify the beginning of the header field. (Data = FE hex, clock = C7 hex.)
- 2. Byte No. 2: Track Address This is the absolute (0–114₈) binary track address. Each sector contains track address information to identify its location on 1 of the 77 tracks.
- 3. Byte No. 3: Zeros

- 4. Byte No. 4: Sector Address This is the absolute binary sector address (1-32₈). Each sector contains sector address information to identify its circumferential position on a track. There is no sector 0.
- 5. Byte No. 5: Zeros
- 6,7. Bytes No. 6 and 7: CRC This is the cyclic redundancy check character that is calculated for each sector from the first five header bytes using the IBM 3740 polynomial.

1.5.3.2 Data Field Description – The data field contains either 131_{10} or 259_{10} bytes of information depending on the recording scheme. This field is preceded by a field of zeros for synchronization and the header field (Figure 1-10).

1. Byte No. 1: Data or Deleted Data Address mark – This byte is always recorded in FM and is unique because it contains missing clocks. It is decoded by the controller to identify the beginning of a data field. The deleted data mark is not used during normal operation but the RX02 can identify and write deleted data marks under program control as required. There is a unique address mark for each density as shown in the following table. One of these marks is the first byte of each data field.

		Hex Byte	
Mark	Density	Data	Clock
	FM	FB	С7
Data	MFM mod.	FD	C7
DELETED	FM	F8	C7
DATA	MFM mod.	F9	C7

Table 1-1 Data Address Mark Code

2. Bytes No. 2: -129 (FM) or -257 (MFM modified) – This is the data field and it can be recorded in either FM or MFM (modified). It is used to store 128₁₀ or 256₁₀ (depending upon encoding) 8-bit bytes of information.

NOTE Partial data fields are not recorded.

3. Bytes No. 130 and 131 or 258 and 259 – These bytes comprise the CRC character that is calculated for each sector from the first 129 or 257 data field bytes using the industry standard polynomial division algorithm designed to detect the types of failures most likely to occur in recording on the floppy media. These bytes will be recorded with the same encoding scheme as the data field.

1.5.3.3 Track Usage – In the IBM 3740 system, some tracks are commonly designated for special purposes such as error information, directories, spares, or unused tracks. The RX02 is capable of recreating any system structure through the use of special systems programs, but normal operation will make use of all the available tracks as data tracks. Any special file structures must be accomplished through user software.

1.5.3.4 CRC Capability – Each sector has a two-byte header CRC character and a two-byte data CRC character to ensure data integrity. The CRC characters are generated by the hardware during a write operation and checked to ensure all bits were read correctly during a read operation. The CRC character is the same as that used in IBM 3740 series equipment.

CHAPTER 2 INSTALLATION

This chapter contains information that is required for site preparation, unpacking, installation, and testing of the RX02 Floppy Disk System. Information is also provided to identify the various system configurations that are available.

2.1 SITE PREPARATION

2.1.1 Space

The RX02 is a cabinet-mountable unit that may be installed in a standard Digital Equipment Corporation cabinet. This rack-mountable version is approximately 28 cm high, (10-1/2 inches), 48 cm wide, (19 inches) and 42 cm deep (16-1/2 inches) as shown in Figure 2-1.




Figure 2-1 RX02 Outline Dimensions

-

When the RX02 is mounted in a cabinet (Figure 2-2), provision should be made for service clearances of approximately 56 cm (22 inches) at the front and rear of the cabinet so that the RX02 can be extended or the cabinet rear door opened.




Figure 2-2 Cabinet Layout Dimensions

2.1.2 Cabling

The standard interface cable provided with an RX02 (BC05L-15) is 4.6 m (15 ft) in length; the positioning of the RX02 in relation to the central processor should be planned to take this into consideration. The RX02 should be placed near the control console or keyboard so that the operator will have easy access to load or unload disks. The position immediately above the CPU is preferred. The ac power cord is about 2.7 m (9 ft) long.

2.1.3 AC Power

2.1.3.1 Power Requirements – The RX02 is designed to use either a 60 Hz or a 50 Hz power source. The 60 Hz version will operate from 90–128 Vac, without modifications, and will use less than 4 A operating. The 50 Hz version will operate within four voltage ratings and will require field verification/modification to ensure that the correct voltage option is selected. The voltage ranges of 90–120 Vac and 184–240 Vac will use less than 4 A operating. The voltage ranges of 100–128 Vac and 200–256 Vac will use less than 2 A. Both versions of the RX02 will be required to receive the input power from an ac source (e.g., 861 power control) that is controlled by the system's power switch.

2.1.3.2 Input Power Modification Requirements – The 60 Hz version of the RX02 uses the H771-A power supply and will operate on 90–128 Vac, without modification. To convert to operate on a 50 Hz power source in the field, the H771-A supply must be replaced with an H771-C or -D (Figure 1-4) and the drive motor belt and drive motor pulley must be replaced (Figure 1-5). The H771-C operates on a 90–120 Vac or 100–128 Vac power source. The H771-D operates on a 184–240 Vac or 200–256 Vac power source. To convert the H771-C to the higher voltage ranges or the H771-D to the lower voltage ranges, the power harness and circuit breaker must be changed. See Figure 2-3 for the appropriate jumper and circuit breaker.




Figure 2-3 RX02 Rear View

2.1.4 Fire and Safety Precautions

The RX02 Floppy Disk System presents no additional fire or safety hazards to an existing computer system. Wiring should be carefully checked, however, to ensure that the capacity is adequate for the added load and for any contemplated expansion.


2.2 CONFIGURATION GUIDELINES

The most common RX02 Floppy Disk System configurations available are listed in Table 2-1. Each interface module listed in the table plugs into a computer bus; it is compatible with the applicable computer so that there is adequate power to operate each module. The interconnections between each interface module and the RX02 controller for each of the configurations in Table 2-1 is by a BC05L-15 cable which is 4.6 m (15 ft) maximum. (See Table 2-2 for the controller module configuration switch positions.)

Computer	System Designation	μCPU Controller	Interface Module	RX02 Model No.	Power Supply
	RX8E	M7744	M8357	RX02-BA RX02-BC RX02-BD	115 V, 60 Hz 115 V, 50 Hz 230 V, 50 Hz
PDP-8	RX28E	M7744	M8357	RX02-BA RX02-BC RX02-BD	115 V, 60 Hz 115 V, 50 Hz 230 V, 50 Hz
	RXII	M7744	M7846	R X02-BA R X02-BD R X02-BD	115 V, 60 Hz 230 V, 50 Hz 230 V, 50 Hz
PDP-11	RX211	M7744	M8256	R X02-BA R X02-BC R X02-BD	115 V, 60 Hz 115 V, 50 Hz 230 V, 50 Hz
	RXV11	M7744	M7946	R X02-BA R X02-BC R X02-BD	115 V, 60 Hz 115 V, 50 Hz 230 V, 50 Hz
LSI-11	RXV21	M7744	M8029	R X02-BA R X02-BC R X02-BD	115 V, 60 Hz 115 V, 50 Hz 230 V, 50 Hz

Table 2-1 RX02 Configurations

Interface RX211, RXV21, RX8E, RX11, RXV11, RX28 S1-1S1-2OFFONONOFFOFFOFF



2.3 ENVIRONMENTAL CONSIDERATIONS

2.3.1 General

The RX02 is capable of efficient operation in computer environments; however, the parameters of the operating environment must be determined by the most restrictive facets of the system, which in this case are the diskettes.

2.3.2 Temperature, Relative Humidity

The operating ambient temperature range of the diskette is 15° to 32° C (59° to 90° F) with a maximum temperature gradient of 11° C/hr (20° F/hr). The media nonoperating temperature range (storage) is increased to -34.4° to 51.6° C (-30° to 125° F), but care must be taken to ensure that the media has stabilized within the operating temperature range before use. This range will ensure that the media will not be operated above its absolute temperature limit of 51.6° C (125° F).

Humidity control is important in any system because static electricity can cause errors in any CPU with memory. The RX02 is designed to operate efficiently within a relative humidity range of 20 to 80 percent, with a maximum wet bulb temperature of 25° C (77° F) and a minimum dew point of 2° C (36° F).

2.3.3 Heat Dissipation

The heat dissipation factor for the RX02 Floppy Disk System is less than 225 Btu/hr. By adding this figure to the total heat dissipation for the other system components and then adjusting the result to compensate for such factors as the number of personnel, the heat radiation from adjoining areas, and sun exposure through windows, the approximate cooling requirements for the system can be determined. It is advisable to allow a safety margin of at least 25 percent above the maximum estimated requirements.

2.3.4 Radiated Emissions

Sources of radiation, such as FM, vehicle ignitions, and radar transmitters located close to the computer system, may affect the performance of the RX02 Floppy Disk System because of the possible adverse effects magnetic fields can have on diskettes. A magnetic field with an intensity of 50 oersteds or greater might destroy all or some of the information recorded on the diskette.

2.3.5 Cleanliness

Although cleanliness is important in all facets of a computer system, it is particularly important in the case of moving magnetic media, such as the RX02. Diskettes are not sealed units and are vulnerable to dirt. Such minute obstructions as dust specks or fingerprint smudges may cause data errors. Therefore, the RX02 should not be subjected to unusually contaminated atmospheres, especially one with abrasive airborne particles.

NOTE

Removable media involve use, handling, and maintenance which are beyond DIGITAL's direct control. DIGITAL disclaims responsibility for performance of the equipment when operated with media not meeting DIGITAL specifications or with media not maintained in accordance with procedures approved by DIGITAL. DIGITAL shall not be liable for damages to the equipment or to media resulting from such operation.

2.4 UNPACKING AND INSPECTION

2.4.1 General

The RX02 Floppy Disk System can be shipped in a cabinet as an integral part of a system or in a separate container. If the RX02 is shipped in a cabinet, the cabinet should be positioned in the final installation location before proceeding with the installation.

2.4.2 Tools

Installation of an RX02 Floppy Disk System requires no special tools or equipment. Normal hand tools are all that are necessary. However, a forklift truck or pallet handling equipment may be needed for receiving and installing a cabinet-mounted system.

2.4.3 Unpacking

2.4.3.1 Cabinet-Mounted

- 1. Remove the protective covering over the cabinet.
- 2. Remove the restraint on the rear door latch and open the door.
- 3. Carefully roll the cabinet off the pallet; if a forklift is available, it should be used to lift and move the cabinet.
- 4. Remove the shipping restraint from the RX02 and save it for possible reuse.
- 5. Slide the RX02 out on the chassis slides and visually inspect for any damage as indicated in Paragraph 2.4.3.3.

2.4.3.2 Separate Container

- 1. Open the carton (Figure 2-4) and remove the packing pieces.
- 2. Lift the RX02 out of the carton.
- 3. Remove the shipping fixtures from both sides of the RX02 and inspect for shipping damage as indicated in Paragraph 2.4.3.3.
- 4. Attach the inside tracks of the chassis slides provided in the carton to the RX02 (Figure 2-1).
- 5. Locate the proper holes in the cabinet rails (Figure 2-5) and attach the outside tracks to the cabinet.
- 6. Place the tracks attached to the RX02 inside the extended cabinet tracks and slide the unit in until the tracks lock in the extended position.
- 7. Attach the front bezel with the screws supplied.
- 8. Locate the RX02 cover in the cabinet above the unit and secure it to the cabinet rails (Figure 2-5).




Figure 2-4 RX02 Unpacking




Figure 2-5 RX02 Cabinet Mounting Information

2.4.3.3 Inspection

- 1. Inspect the front cover(s) of the RX02 to be sure it operates freely. Compress the latch which allows the spring-loaded front cover to open.
- 2. Inspect the rear of the RX02 chassis to be sure there are no broken or bent plugs. Also, be sure the fuse is not damaged.
- 3. Visually inspect the interior of the unit for damaged wires or loose hardware.
- 4. Loosen the screws securing the hinged upper module (M7744) and raise the module so that modules M7744 and M7745 can be inspected for damaged components or wires.
- 5. Verify that the items listed on the shipping order are included in the shipment. Be sure the interface cable (BC05L-15) and the appropriate interface module are included.

NOTE If any shipping damage is found, the customer should be notified at this time so he can contact the carrier and record the information on the acceptance form.

2.5 INSTALLATION

- 1. Ensure that power for the system is off.
- 2. Loosen the screws securing the upper module (M7744) and swing it up on the hinge.
- 3. Inspect the wiring and connectors for proper routing and ensure that they are seated correctly.
- 4. This step is for 50 Hz versions only. Check the power configuration to ensure that the proper jumpers and the correct circuit breaker are installed (Figure 2-3).
- 5. Connect the BC05L-15 cable to the M7744 module and route it along the near side of the chassis through the back of the RX02 to the CPU; then connect it to the interface module for the PDP-8, PDP-11, or LSI-11.

The cable is connected to the M7744 module with the red stripe on the left, looking from the component side of board; the cable is connected to the interface module with the red stripe toward the center of the module.

- 6. Refer to Table 2-2 for the correct controller configuration switch positions.
- 7. Refer to Table 2-3 for correct device code or addressing jumpers on the interface module.
- 8. Insert the interface module into the Omnibus (PDP-8), available SPC slot (PDP-11), or LSI bus (LSI-11). The PDP-11 and LSI-11 interface modules must be inserted in the lowest numbered available option location. Modules that use DMA processing should have a higher priority than programmed I/O devices. For modules using DMA processing in the PDP-11 SPC slot, ensure that the NPG (NPG IN, NPG OUT) line (CA1-CB1) is cut on the backplane.
- 9. Connect the RX02 ac power cord into a switched power source.
- 10. Turn the power on, watching for head movement on the drive(s) during the power up, initialize phase. The head(s) should move one track toward the center and back to track zero.

						P-8 (M8 evice Cod				
	SW1		SW2			SW4		SW5 SW6		,
670X* 671X 672X 673X 674X 675X 676X 677X	ON ON ON OFF OFF OFF OFF		ON OFF OFF ON ON OFF OFF	ON OFF ON OFF ON OFF ON OFF		OFF OFF OFF ON ON ON ON		OFF OFF ON OFF OFF ON ON	OFF ON OFF ON OFF ON OFF ON	
		***************************************		P	PDP-11	(M7846)	(M825	56)		****
BR Priority	,	Unibu	s Address 1771	7X*			v	ector Address ((264 ₈)*	
BR6 - 54-08780 // BR5 - 54-08778* // BR4 - 57-08776 //		A11/V A10/V A9/W A8/W A8/W A7/W A6/W A5/W A4/W	A12/W18 - Removed A11/W17 - Removed A10/W16 - Removed A9/W15 - Removed A8/W14 - Installed A7/W13 - Installed A6/W12 - Removed A5/W11 - Removed A4/W10 - Removed A3/W9 - Removed		SW10 OFF SW9 OFF SW8 OFF SW7 OFF SW6 ON SW5 ON SW4 OFF SW3 OFF SW2 OFF SW1 OFF		V V V V V	V2/W1 – Installed V3/W2 – Removed V4/W3 – Installed V5/W4 – Installed V6/W5 – Removed V7/W6 – Installed V8/W7 – Removed		SW1 ON SW2 OFF SW3 ON SW4 ON SW5 OFF SW6 ON SW7 OFF
	079700079407957818509787/U					LSI-11	2015-21-0-12-0-2-0-2-0-0-0-0-0-0-0-0-0-0-0-0			
		(M7946)	1499-1499-1499-1499-1499-1499-1499-1499					(M8029)	
			Vector Add (264 ₈)	idress*		Register Address* (17717X ₈)		1	Vector Address* (264 ₈)	
A-1 - CPU Selectable W-7/A-2 - Installed W-8/A-3 - Removed W-9/A-4 - Removed W-10/A-5 - Removed W-11/A-6 - Removed W-12/A-7 - Installed W-13/A-8 - Installed W-13/A-8 - Installed W-14/A-9 - Removed W-15/A-10 - Removed W-16/A-11 - Removed W-17/A-12 - Removed			W-1/V-2 – Removed W-2/V-3 – Installed W-3/V-4 – Removed W-4/V-5 – Removed W-5/V-6 – Installed W-6/V-7 – Removed		A-1 – CPU Selectable A-2 – Hardwired A-3 – Installed A-4 – Installed A-5 – Installed A-6 – Installed A-7 – Removed A-8 Removed A-9 – Installed A-10 – Installed A-11 – Installed A-12 – Installed		V2 – Installed V-3 – Removed V-4 – Installed V-5 – Installed V-6 – Removed V-7 – Installed V-8 – Removed			

Table 2-3 Interface Code/Jumper Configuration

*Standard

2.5.1 PDP8-A Modification

In order to bootload from an RX02 on a PDP8-A system, it is necessary to modify the KM8-A (M8317) extended option module (if present) as follows (Figure 2-6):

- replace E82 with prom #23-465A2
- replace E87 with prom #23-469A2
- set SW#1 and SW#2 according to the bootload device as shown below.

Program	S2-5	S2-6	S2-7	S2-8	S1-1	S1-2	S1-3
H/L PTR	ON	ON	ON	OFF	ON	ON	ON
RK8-E	ON	OFF	ON	OFF	ON	OFF	ON
RX8-E	ON	OFF	OFF	ON	OFF	ON	ON
RL8A	OFF	ON	OFF	OFF	OFF	ON	OFF




Figure 2-6 KM8-A Modification

2.6 TESTING

To test the operation of RX02, run the DEC diagnostics supplied. Perform the diagnostics in the sequence listed for the number of passes (time) indicated.

RX8 or RX11 Diagnostic - 2 passes Data Reliability/Exerciser - 3 passes DECX-8 or DECX-11 - 10 minutes

If any errors occur contact Field Service.

CHAPTER 3 USER INFORMATION

3.1 CUSTOMER RESPONSIBILITY

It is the user's responsibility to ensure that the RX02 is located and operated in an area that is free from excessive dust and dirt, and meets or exceeds the environmental conditions listed in Paragraph 1.4. The exterior of the RX02 should be kept clean. Also, it is the user's responsibility to ensure that the diskettes are handled and stored properly in order to prevent errors or data loss which might occur when recording or reading data; diskette handling procedures are described in Paragraph 3.2.

3.2 CARE OF MEDIA

3.2.1 Handling Practices and Precautions

To prolong the diskette life and prevent errors when recording or reading, reasonable care should be taken when handling the media. The following handling recommendations should be followed to prevent unnecessary loss of data or interruptions of system operation.

- 1. Do not write on the envelope containing the diskette. Write any information on a label prior to affixing it to the diskette.
- 2. Paper clips should not be used on the diskette.
- 3. Do not use writing instruments that leave flakes, such as lead or grease pencils, on the jacket of the media.
- 4. Do not touch the disk surface exposed in the diskette slot or index hole.
- 5. Do not clean the disk in any manner.
- 6. Keep the diskette away from magnets or tools that may have become magnetized. Any disk exposed to a magnetic field may lose information.
- 7. Do not expose the diskette to a heat source or sunlight.
- 8. Always return the diskette to the envelope supplied with it to protect the disk from dust and dirt. Diskettes not being used should be stored in a file box if possible.
- 9. When the diskette is in use, protect the empty envelope from liquids, dust, and metallic materials.
- 10. Do not place heavy items on the diskette.

- 11. Do not store diskettes on top of computer cabinets or in places where dirt can be blown by fans into the diskette interior.
- 12. If a diskette has been exposed to temperatures outside the operating range, allow five minutes for thermal stabilization before use. The diskette should be removed from its packaging during this time.

CAUTION

- Do not use paper clips on diskettes.
- Do not expose the diskette to a heat source or sunlight.
- Keep the diskettes from magnetic fields.
- Do not write on the diskette with an instrument that leaves an impression or flakes.

3.2.2 Diskette Storage

3.2.2.1 Short Term (Available for Immediate Use)

- 1. Store diskettes in their envelopes.
- 2. Store horizontally, in piles of ten or less. If vertical storage is necessary, the diskettes should be supported so that they do not lean or sag, but should not be subjected to compressive forces. *Permanent deformation may result from improper storage*.
- 3. Store in an environment similar to that of the operating system; at a minimum, store within the operating environment range.

3.2.2.2 Long Term – When diskettes do not need to be available for immediate use, they should be stored in their original shipping containers within the nonoperating range of the media.

3.2.3 Shipping Diskettes

Data recorded on disks may be degraded by exposure to any sort of small magnet brought into close contact with the disk surface. If diskettes are to be shipped in the cargo hold of an aircraft, take precautions against possible exposure to magnetic sources. Because physical separation from the magnetic source is the best protection against accidental erasure of a diskette, diskettes should be packed at least 3 inches within the outer box. This separation should be adequate to protect against any magnetic sources likely to be encountered during transportation, making it generally unnecessary to ship diskettes in specially shielded boxes.

When shipping, be sure to label the package:

DO NOT EXPOSE TO PROLONGED HEAT OR SUNLIGHT.

When received, the carton should be examined for damage. Deformation of the carton should alert the receiver to possible damage of the diskette. The carton should be retained, if it is intact, for storage of the diskette or for future shipping.

3.3 OPERATING INSTRUCTIONS

NOTE The left drive is always identified as drive 0.

The RX02 has no operator controls and indicators. The diskette is inserted on a drive after compressing the latch to allow the spring-loaded front cover to open. Place the diskette with the label or top up (the jacket seams are on the bottom) on the drive spindle. Close the front cover which will automatically lock when it is pushed down. Initialize the system (from the computer) and listen for audible clicking sounds which indicate the head is moving over the diskette; the RX02 is ready for use. Data storage and retrieval is controlled by the user's program.

CAUTION Do not open the drive door while the diskette is in use; this results in errors.

3.4 OPERATOR TROUBLESHOOTING

Table 3-1 is a list of possible problems and some probable causes the operator may encounter. If the problem cannot be corrected, refer to the RX02 Floppy Disk System Technical Manual if available.

Problem	Pro	bable Cause	Correction			
No power	a.	Power cord disconnected	a.	Connect power cord		
(drive inoperative)	b.	Blown fuse	b.	Replace fuse		
· ·	с.	Circuit breaker open	c.	Close circuit breaker		
Drive not ready	a.	Drive door open	a.	Close door		
-	b.	Diskette improperly installed	b.	Properly seat diskette		
Error in recording	a.	Diskette wear	a.	If worn, replace		
	b.	Diskette mounting hole	b.	If the hole is not concentric, re- place diskette		
	c.	Mismatch in recording density on a diskette	c.	If diskette data density is not compatible with data to be re- corded, replace diskette with a new preformatted diskette.		

CHAPTER 4 PROGRAMMING

This chapter contains programming information for the following interface options: RX8E, RX28, RX11, RXV11, RX211, and RXV21. The RX8E and RX28 programming information is presented followed by the RX11 and RXV11 information and then the RX211 and RXV21 information is presented. The RX8E, RX11, and RXV11 options are used for single density recording and are compatible with the RX01 Floppy Disk System. The RX28E, RX211, and RXV21 can be used for either single or double density recording.

4.1 RX8E AND RX28 PROGRAMMING INFORMATION

The RX8E interface allows two modes of data transfer: 8-bit word length and 12-bit word length. In the 12-bit mode, 64 words are written in a diskette sector, thus requiring 2 sectors to store 1 page of information. The diskette capacity in this mode is 128,128 12-bit words (1001 pages). In the 8-bit transfer mode, 128 8-bit words are written in each sector. Disk capacity is 256,256 8-bit words, which is a 33 percent increase in disk capacity over the 12-bit mode. The 8-bit mode must be used for generating IBM-compatible diskettes, since 12-bit mode does not fully pack the sectors with data. The hardware puts in the extra 0s. Data transfer requests occur 23 ms after the previous request was serviced for 12-bit mode (18 ms for 8-bit mode). There is no maximum time between the transfer request from the RX02 and servicing of that request by the host processor. This allows the data transfer to and from the RX02 to be interrupted without loss of data.

The RX28 interface allows two modes of data transfer: 8-bit word length and 12-bit word length. For each mode of data transfer there can be either single density or double density storage of data. In the 12-bit mode single density recording, 64 words are written in a diskette sector, and the diskette capacity is 128,128 12-bit words; for double density, there are 128 words written in a sector with a diskette capacity of 256,256 12-bit words. In the 8-bit word mode single density recording, 128 8-bit bytes are written in each sector and the diskette capacity is 256,256 8-bit bytes; for double density, there are 256 8-bit bytes written in a sector with a diskette capacity of 512,512 8-bit bytes. (For the 12-bit mode, all 12-bit data words are loaded into the buffer and then the hardware forces zeros to add extra bits to the end of the buffer so that the buffer is filled.)

4.1.1 Device Codes

The eight possible device codes that can be assigned to the interface are 70–77. These device codes define address locations of a specific device and allow up to eight RX8E/RX28 interfaces to be used on a single PDP-8. These multiple device codes are also shared with other devices. Depending on what other devices are on the system, the RX8E/RX28 device code can be selected to avoid conflicts. (Refer to the *PDP-8 Small Computer Handbook* for specific device codes.)

The device codes are selected by switches according to Table 4-1. These switches control ac bits 6–8, while ac bits 3–5 are fixed at 1s. The device code is initially selected to be 70. Switches 7 and 8 are not connected and will not affect the device selection code. The switches are all located on a single DIP switch package that is located on the M8357 RX8E/RX28 interface board.

Device								
Code	S1	S2	S 3	S4	S5	S6	S 7	S8
77	0	0	0	1	1	1	Х	X
76	0	0	1	1	1	0	X	X
75	0	1	0	1	0	1	X	X
74	0	1	1	1	0	0	X	X
73	1	0	0	0	1	1	X	Х
72	1	0	1	0	1	0	Х	Х
- 71	1	1	0	0	0	1	Х	X
70	1	1	1	0	0	0	Х	Х
					L		L	

Table 4-1 Device Code Switch Selection
--

0 (OFF)	1 (ON)
	\$1 \$2 \$3 \$4 \$5 \$6 \$7 \$8

4.1.2 Instruction Set

The RX8E/RX28 instruction set is listed below and described in the following paragraphs. When operating as an RX28, for the 8-bit mode, all instruction set commands are transferred in two 8-bit bytes.

·IOT	Mnemonic	Description
67x0		No Operation
67x1	LCD	Load Command, Clear AC
67x2	XDR	Transfer Data Register
67x3	STR	Skip on Transfer Request Flag, Clear Flag
67 x 4	SER	Skip on Error Flag, Clear Flag
67x5	SDN	Skip on Done Flag, Clear Flag
67x6	INTR	Enable or Disable Disk Interrupts
67x7	INIT	Initialize Controller and Interface

4.1.2.1 RX8E Load Command (LCD) – 67x1 – This command transfers the contents of the AC to the interface register and clears the AC. The RX02 begins to execute the function specified in AC 8, 9, and 10 on the drive specified by AC 7. A new function cannot be initiated unless the RX02 has completed the previous function. The command word is defined as shown in Figure 4-1. The command word is described in greater detail in Paragraph 4.1.3.1.




Figure 4-1 LCD Word Format (RX8E)

4.1.2.2 RX28 Load Command – (First byte 67x1, second byte – 67x2) – This command transfers the contents of the AC to the interface register and clears the AC. The RX02 begins to execute the function specified in AC 8, 9, and 10 on the drive specified by AC 7. A new function cannot be initiated unless the RX02 has completed the previous function. The command word is defined as shown in Figure 4-2 and is described in greater detail in Paragraph 4.1.3.1.




Figure 4-2 Command Word Format (RX28)

When operating in the 8-bit mode, the Load command is stored in two 8-bit transfers. The first 8 bits of the command word (shown as bits 4–11 in Figure 4-2) are stored; then TR is asserted and an XDR is performed to transfer the remaining bits of data (bit 3, DEN, and bit 2, as shown in Figure 4-2) right-justified. The extra bits in the second 8-bit transfer are filled with zeros. Upon completing the transfer of the second 8-bit byte, Done is asserted to end the function.

4.1.2.3 Transfer Data Register (XDR) - 67x2 – With the maintenance flip-flop cleared, this instruction operates as follows. A word is transferred between the AC and the interface register. The direction of transfer is governed by the RX02 and the length of the word transferred is governed by the mode selected (8-bit or 12-bit). When Done is negated, executing this instruction indicates to the RX02 that:

- 1. The last data word supplied by the RX02 has been accepted by the PDP-8, and the RX02 can proceed, or
- 2. The data or address word requested by the RX02 has been provided by the PDP-8, and the RX02 can proceed.

A data transfer (XDR) from the AC always leaves the AC unchanged. If operation is in 8-bit mode, AC 0-3 are transferred to the interface register but are ignored by the RX02. Transfers into the AC are 12-bit jam transfers when in 12-bit mode. When in 8-bit mode, the 8-bit word is ORed into AC 4-11 and AC 0-3 remain unchanged. When the RX02 is done, this instruction can be used to transfer the RXES status word from the interface register to the AC. The selected mode controls this transfer as indicated above.

4.1.2.4 STR – 67x3 – This instruction causes the next instruction to be skipped if the transfer request (TR) flag has been set by RX02 and clears the flag. The TR flag should be tested prior to transferring data or address words with the XDR instruction to ensure the data or address has been received or transferred, or after an LCD instruction to ensure the command is in the interface register. In cases where an XDR follows an LCD, the TR flag needs to be tested only once between the two instructions.

4.1.2.5 SER – 67x4 – This instruction causes the next instruction to be skipped if the error flag has been set by an error condition in the RX02 and clears the flag. An error also causes the done flag to be set (Paragraph 4.1.3.6).

4.1.2.6 SDN – 67x5 – This instruction causes the next instruction to be skipped if the done flag has been set by the RX02, indicating the completion of a function or detection of an error condition. If the done flag is set, it is cleared by the SDN instruction. This flag will interrupt if interrupts are enabled.

4.1.2.7 INTR – 67x6 – This instruction enables interrupts by the done flag if AC 11=1. It disables interrupts if AC 11=0.

4.1.2.8 INIT – 67x7 – The instruction initializes the RX02 by moving the head position mechanism of drive 1 (if drive 1 is available) to track 0. It reads track 1, sector 1 of drive 0. It zeros the error and status register and sets Done upon successful completion of Initialize. Up to 1.8 seconds may elapse before the RX02 returns to the Done state. Initialize can be generated by the program or by the Omnibus Initialize.

4.1.3 Register Description

Only one physical register (the interface register) exists in the RX8E/RX28, but it may represent one of the six RX02 registers described in the following paragraphs, according to the protocol of the function in progress.

4.1.3.1 Command Register (Figures 4-3 and 4-4) – The command is loaded into the interface register by the LCD instruction for RX8E and by a load command (LCD and XDR) for the RX28 (Paragraphs 4.1.2.1 and 4.1.2.2).




Figure 4-3 Command Register Format (RX8E)




Figure 4-4 Command Register Format (RX28)

The function codes (bits 8, 9, 10) are summarized below and described in Paragraph 4.1.4.

Code	Function
000	Fill Buffer
001	Empty Buffer
010	Write Sector
011	Read Sector
100	Not used (RX8E) – Set Density (RX28)
101	Read Status
110	Write Deleted Data Sector
111	Read Error Register

The DRV (UNIT) SEL bit (bit 7) selects one of the two drives upon which the function will be performed:

AC $7 = 0$	Select drive 0
AC 7 = 1	Select drive 1

The 8/12 bit (bit 5) selects the length of the data word.

AC $5 = 0$	12-bit mode selected
AC $5 = 1$	8-bit mode selected

The DEN bit (bit 3) for RX28 indicates the density for the function to be performed (0 = single, 1 = double). The RX8E/RX28 will initialize into 12-bit mode.

4.1.3.2 Error Code Register (Figure 4-5) – Specific error codes can be accessed by use of the read error code function (111) (Paragraph 4.1.4.9). The specific octal error codes are given in Paragraph 4.1.5.




Figure 4-5 Error Code Register Format (RX8E/RX28A)

The maintenance bit (M bit) can be used to diagnose the RX8E interface under off-line and on-line conditions. The off-line condition exists when the BC05L-15 cable is disconnected from the RX02; the on-line condition exists when the cable is connected to the RX02.

If an LCD IOT (I/O transfer) is issued with AC 4 = 1, the maintenance flip-flop is set. When the maintenance flip-flop is set, the assertion of RUN following XDR instructions is inhibited, and all data register transfers (XDR) are forced into the AC. The maintenance bit allows the interface register to be written and read for maintenance checks. The maintenance flip-flop is cleared by Initialize or by a Load Command IOT with AC 4 = 0. The following paragraphs describe more explicitly how to use the maintenance bit in an off-line mode.

The contents of the interface buffer cannot be guaranteed immediately following the first Load Command IOT, which sets the maintenance flip-flop. However, successive Load Command IOTs will guarantee the contents of the interface register. The contents of the interface register can then be verified by using the XDR IOT to transfer those contents into the AC. In addition, the maintenance flip-flop directly sets the skip flags, which will remain set as long as the maintenance flip-flop is set. Skipping on these flags as long as the maintenance flip-flop is set will not clear the flags. Setting and then clearing the maintenance flip-flop will leave the skip flags in a set condition. The skip IOTs can then be issued to determine whether or not a large portion of the interface skip logic is working correctly.

With the maintenance flip-flop set, it can be determined if the interface is capable of generating an interrupt on the Omnibus. When the maintenance flip-flop is set, the done flag is set, and the interrupt enable flip-flop can be set by issuing an INTR IOT with AC bit 11=1. The combination of done and interrupt enable should generate an interrupt.

The maintenance flip-flop can also be used to test the INIT IOT. The maintenance flip-flop is set and cleared to generate the flags, and INIT IOT is then executed. If execution of INIT IOT is internally successful, all of the flags and the interrupt enable flip-flop should be cleared if they were previously set.


In the on-line mode, use of the maintenance bit should be restricted to writing and reading the interface register. The same procedure described to write and read the interface register in the off-line mode should be implemented in the on-line mode. Exiting from the on-line maintenance bit mode should be finalized by an initialize to the RX02.

4.1.3.3 RX2TA – **RX Track Address** (Figure 4-6) – This register is loaded to indicate on which of the 77 (0-76) tracks a given function is to operate. It can be addressed only under the protocol of the function in progress (Paragraph 4.1.4). Bits 0-3 are unused and are ignored by the control.

4.1.3.4 RX2SA – RX Sector Address (Figure 4-7) – This register is loaded to indicate on which of the 26 (1-26) sectors a given function is to operate. It can be addressed only under the protocol of the function in progress (Paragraph 4.1.4). Bits 0-3 are unused and are ignored by the control.

4.1.3.5 RX2DB – **RX Data Buffer** (Figure 4-8) – All information transferred to and from the floppy media passes through this register and is addressable only under the protocol of the function in progress. The length of data transfer is either 8 or 12 bits, depending on the state of bit 5 of the command register when the Load Command IOT is issued (Paragraph 4.1.3.1).

4.1.3.6 RX8E – RX Error and Status (Figure 4-9) – The RXES contains the current error and status conditions of the selected drive. This read-only register can be accessed by the read status function (101). The RXES is also available in the interface register upon completion of any function. The RXES is accessed by the XDR instruction. The meaning of the error bits is given below.



Bit No. Description

- 11 CRC Error The cyclic redundancy check at the end of the data field has indicated an error. The data must be considered invalid; it is suggested that the data transfer be retried up to 10 times, as most data errors are recoverable (soft).
- 9 Initialize Done This bit indicates completion of the Initialize routine. It can be asserted due to RX02 power failure, system power failure, or programmable or bus Initialize. This bit is not available within the RXES from a read status function.
- 5 Deleted Data (DD) In the course of reading data, a deleted data mark was detected in the identification field. The data following will be collected and transferred normally as the deleted data mark has no further significance within the RX02. Any alteration of files or actual deletion of data due to this mark must be accomplished by user software. This bit will be set if a successful or unsuccesful Write Deleted Data function is performed.
- 4 Drive Ready This bit is asserted if the unit currently selected exists, is properly supplied with power, has a diskette installed properly, has its door closed, and has a diskette up to speed.

NOTE 1 This bit is only valid for either drive when retrieved via a Read Status function or for drive 0 upon completion of an Initialize.

NOTE 2

If the error bit was set in the RX2CS but error bits are not set in the RXES, specific error conditions can be accessed via a read error register function.

4.1.3.7 RX28 – RX Error and Status (Figure 4-10) – The RX2ES contains the current error and status conditions of the selected drive. This read-only register can be accessed by the read status function (101). The RX2ES is also available in the interface register upon completion of any function. The RX2ES is accessed by the XDR instruction. The meaning of the error bits is given below.

00	01	02	03	04	05	06	07	08	09	10	11
				DRV RDY	DD	DRV DEN	DEN ERR		ID		CRC
<u> </u>	NOT	USED						RX02		J SERV	'ED
											44 1967

Figure 4-10 RX2ES Format (RX28)

Bit No. Description

- 11 CRC Error The cyclic redundancy check at the end of the data field has indicated an error. The data must be considered invalid; it is suggested that the data transfer be retried up to 10 times; as most data errors are recoverable (soft).
- 10 Reserved.
- 9 Initialize Done This bit indicates completion of the Initialize routine. It can be asserted due to RX02 power failure, system power failure, or programmable or bus Initialize. This bit is not available within the RX2ES from a read status function.

Bit No. Description

5

4

- 8 RX02 This bit is asserted if an RX02 system is being used.
- 7 DEN ERR This bit indicates that the density of the function does not agree with the drive density. Upon detection of this error the control terminates the operation and asserts error and done.
- 6 DRV DEN This bit indicates the density of the diskette in the drive selected (0 = single, 1 = double).
 - Deleted Data (DD) In the course of reading data, a deleted data mark was detected in the identification field. The data following will be collected and transferred normally, as the deleted data mark has no further significance within the RX02. Any alteration of files or actual deletion of data due to this mark must be accomplished by user software. This bit will be set if a successful or unsuccessful write deleted data function is performed.
 - Drive Ready This bit is asserted if the unit currently selected exists, is properly supplied with power, has a diskette installed properly, has its door closed, and has a diskette up to speed.

NOTE 1

This bit is only valid for either drive when retrieved via a read status function or for drive 0 upon completion of an Initialize.

NOTE 2

If the error bit was set in the RX2CS but error bits are not set in the RX2ES, specific error conditions can be accessed via a read error code function.

4.1.4 Function Code Description

. .

The RX8E/RX28 functions are initiated by means of the Load command described in Paragraphs 4.1.2.1 and 4.1.2.2. The done flag should be tested and cleared with the SDN instruction in order to verify that the RX8E/RX28 is in the Done state prior to issuing the command instruction. Upon receiving a command instruction while in the Done state, the RX8E/RX28 enters the Not Done state while the command is decoded. Each of the eight functions summarized below requires that a strict protocol be followed for the successful transfer of data, status, and address information. The protocol for each function is described in the following sections. A summary table is presented below.

Octal	8	AC 9	10	Function
0	0	0	0	
0	0	0	0	Fill Buffer
2	0	0	1	Empty Buffer
4	0	1	0	Write Sector
6	0	1	1	Read Sector
10	1	0	0	Not Used (RX8E), Set Density (RX28)
12	1	0	1	Read Status
14	1	1	0	Write Deleted Data Sector
16	1	1	1	Read Error Register

NOTE

AC bit 11 is assumed to be 0 in the above octal codes since AC bit 11 can be 0 or 1.

4.1.4.1 Fill Buffer (000) – For RX8E this function is used to load the RX02 sector buffer from the host processor with 64 12-bit words if in 12-bit mode or 128 8-bit words if in 8-bit mode. For RX28 this function loads the sector buffer in 12-bit mode with 64 12-bit words for single density or 128 12-bit words for double density; in the 8-bit mode, the buffer is loaded with 128 8-bit bytes for single density or 256 8-bit bytes for double density. This instruction only loads the sector buffer. In order to complete the transfer to the diskette, another function, write sector, must be performed. The buffer may also be read back by means of the empty buffer function in order to verify the data.

Upon decoding the fill buffer function, the RX02 will set the transfer request (TR) flag, signaling a request for the first data word. The TR flag must be tested and cleared by the host processor with the STR instructions prior to each successive XDR IOT (Paragraph 4.1.2.4). The data word can then be transferred to the interface register by means of the XDR IOT. The RX02 next moves the data word from the interface register to the sector buffer and sets the TR flag as a request for the next data word. The sequence above is repeated, until the sector buffer has been loaded (64 data transfers for 12-bit mode or 128 data transfers for 8-bit mode). After the 64th (or 128th) word has been loaded into the sector buffer, the RX2ES is moved to the interface register, and the RX02 sets the done flag to indicate the completion of the function. Therefore, it is unnecessary for the host processor to keep a count of the data transfers. Any XDR commands after Done is set will result in the RX2ES status word being loaded in the AC. The sector buffer must be completely loaded before the RX8E/RX28 will set Done and recognize a new command. An interrupt would now occur if Interrupt Enable were set.

4.1.4.2 Empty Buffer (001) – This function moves the contents of the sector buffer to the host processor. Upon decoding this function RX2ES bits are cleared and the TR flag is set with the first data word in the interface register. This TR flag signifies the request for a data transfer from the RX8E/RX28 to the host processor. The flag must be tested and cleared; then the word can be moved to the AC by an XDR command. The direction of transfer for an XDR command is controlled by the RX02. The TR flag is set again with the next word in the interface register. The above sequence is repeated until all words or bytes have been transferred, thus emptying the sector buffer. The done flag is then set after the RX2ES is moved in the interface register to indicate the end of the function. An interrupt would now occur if Interrupt Enable were set.

NOTE

The empty buffer function does not destroy the contents of the sector buffer.

4.1.4.3 Write Sector (010) – This function transfers the contents of the sector buffer to a specific track and sector on the diskette. Upon decoding this function, the RX8E/RX28 clears the RX2ES and sets the TR flag, signifying a request for the sector address. The TR flag must be tested and cleared before the binary sector address can be loaded into the interface register by means of the XDR command. The sector address must be within the limits $1-32_8$.

The TR flag is set, signifying a request for the track address. The TR flag must be tested and cleared; then the binary track address may be loaded into the interface register by means of the XDR command. The track address must be within the limits $0-114_8$.

The RX02 tests the supplied track address to determine if it is within the allowable limits. If it is not, the RX2ES is moved to the interface register, the error and done flags are set, and the function is terminated.

If the track address is legal, the RX02 moves the head of the selected drive to the selected track, locates the requested sector, transfers the contents of the sector buffer and a CRC character to that sector, and sets Done. Any errors encountered in the seek operation will cause the function to cease, the RX2ES to be loaded into the interface register, and the error and done flags to be set. If no errors are encountered, the RX2ES is loaded into the interface register and only the done flag is set.

NOTE

The write sector function does not destroy the contents of the sector buffer.

4.1.4.4 Read Sector (011) – This function moves a sector of data from a specified track and sector to the sector buffer. Upon decoding this function, the RX8E/RX28 clears RX2ES and sets the TR flag, signifying the request for the sector address. The flag must be tested and cleared. The sector address is then loaded into the interface register by means of the XDR command. The TR flag is set, signifying a request for the track address. The flag is tested and cleared by the host processor and the track address is then loaded into the interface register by an XDR command. The legality of the track address is checked by the RX02. If illegal, the error and done flags are set with the RX2ES moved to the interface register and the function is terminated. Otherwise, the RX02 moves the head to the specified track, locates the specified sector, transfers the data to the sector buffer, computes and checks CRC for the data. If no errors occur, the done flag is set with the RX2ES in the interface register. If an error and done flags with RX2ES in the interface register. A detection of CRC error results in RX2ES bit 11 being set. If a deleted data mark was encountered at the beginning of the desired data field, RX2ES bit 5 is set.

4.1.4.5 Set Media Density (100) for RX28 only – This function causes the entire diskette to be reassigned to a new density. The density bit (bit 3 RX2CS) indicates the new density of the diskette. The control reformats the diskette by writing new data address marks (double or single density) and zeroing out all data fields on the diskette. Before executing the command the control will look for a protective key word of 01001001 (ASCII'I').

The control starts at sector 1, track 0 and reads the header information, then starts a write operation, writing the new data address mark and data field as well as CRC characters. If the header information is damaged, the control will abort the operation and assert DONE and ERROR.

This operation takes about 15 seconds and should not be interrupted. If for any reason the operation is interrupted, an illegal diskette has been generated which may have data marks of both densities. This diskette should again be completely reformatted.

4.1.4.6 Maintenance Read Status (101) for RX28 only – This function updates the drive ready and drive density status of the selected drive, clears the INIT DONE bit, updates the Unit Sel, possibly sets the density error bit and leaves the remainder of the RX2ES unchanged. The drive density is updated by loading the head on the selected drive (without changing head and reading position) with the first header and data mark that randomly appears under the head. The control will then generate the appropriate number of shift pulses which will transfer the RX2ES (error and status) register over the interface. Upon completion of the RX2ES transfer, the control asserts Done to complete the operation.

4.1.4.7 Read Status (101) for RX8E only – Upon decoding this function, the RX02 moves the RXES to the RX8E interface register and sets the done flag. The RXES can then be read by the transfer data register (XDR) command. The bits are defined in Paragraph 4.1.3.6.

NOTE The average time for this function is 250 ms. Excessive use of this function will result in substantially reduced throughput. **4.1.4.8** Write Deleted Data Sector (110) – This function is identical to the write data function except that a deleted data mark is written prior to the data field rather than the normal data mark (Paragraph 1.5.3.2). RX2ES bit 5 (Deleted Data) will be set in the interface register upon completion of the function.

4.1.4.9 Read Error Code Function (111) – The read error code function can be used to retrieve explicit error information upon detection of the error flag. Upon receiving this function, the RX02 moves an error code to the interface register and sets Done. The interface register can then be read via an XDR command and the code interrogated to determine which type of failure occurred (Paragraph 4.1.5).

NOTE

Care should be exercised in the use of this function. The program must perform this function before a read status because the error register is always modified by a read status function.

4.1.4.10 Power Fail – There is no actual function code associated with power fail. When the RX02 senses a loss of power, it will unload the head and abort all controller action. All status signals are invalid while power is low.

When the RX02 senses the return of power, it will remove Done and begin a sequence to:

- 1. Move drive 1 head position mechanism to track 0.
- 2. Clear any active error bits.
- 3. Read sector 1 of track 1 of drive 0 into the buffer.
- 4. Set Initialize Done bit of the RX2ES, after which Done is again asserted.

There is no guarantee that information being written at the time of a power failure will be retrievable. However, all other information on the diskette will remain unaltered.

INIT IOT is a method of aborting an incomplete function (Paragraph 4.1.2.7).

4.1.5 Error Recovery

4.1.5.1 RX8E – There are two error indications given by the RX8E system. The read status function (Paragraph 4.1.4.7) will assemble the current contents of the RXES (Paragraph 4.1.3.6), which can be sampled to determine errors. The read error register function (Paragraph 4.1.4.9) can also be used to retrieve explicit error information.

The results of the read status function or the read error register function are in the interface register when Done sets, indicating the completion of the function. The XDR IOT must be issued to transfer the contents of the interface register to the PDP-8's AC.

NOTE

A read status function is not necessary if the DRV READY bit is not going to be interrogated because the RXES is in the interface register at the completion of every function. The error codes for the read error register function are presented below.

Octal

Code Error Code Meaning

- 0010 Drive 0 failed to see home on Initialize.
- 0020 Drive 1 failed to see home on Initialize.
- 0030 Found home when stepping out 10 tracks for INIT
- 0040 Tried to access a track greater than 77
- 0050 Home was found before desired track was reached
- 0070 Desired sector could not be found after looking at 52 headers (2 revolutions)
- 0110 More than 40 μ s and no SEP clock seen
- 0120 A preamble could not be found.
- 0130 Preamble found but no I/O mark found within allowable time span
- 0150 The header track address of a good header does not compare with the desired track.
- 0160 Too many tries for an IDAM (identifies header)
- 0170 Data AM not found in allotted time
- 0200 CRC error on reading the sector from the disk. No code appears in the ERREG.
- 0210 All parity errors
- 0220 Self diagnostic error on Initialize
- 0240 Density Error

4.1.5.2 RX28 – There are two error indications given by the RX28 system. The read status function will assemble the current contents of the RX2ES which can be sampled to determine errors. The read error register function can also be used to retrieve explicit error information.

The results of the read status function or the read error register function are in the interface register when Done sets, indicating the completion of the function. The XDR IOT must be issued to transfer the contents of the interface register to the PDP-8's AC.

NOTE

A read status function is not necessary if the DRV RDY bit is not going to be interrogated because the RX2ES is in the interface register at the completion of every function.

The error codes for the read error register function are presented below.

Octal

Code Error Code Meaning

- 0010 Drive 0 failed to see home on Initialize.
- 0020 Drive 1 failed to see home on Initialize.
- 0040 Tried to access a track greater than 76
- 0050 Home was found before desired track was reached.
- 0070 Desired sector could not be found after looking at 52 headers (2 revolutions).
- 0110 More than 40 μ s and no SEP clock seen
- 0120 A preamble could not be found.
- 0130 Preamble found but no ID mark found within allowable time span
- 0150 The header track address of a good header does not compare with the desired track.
- 0160 Too many tries for an IDAM (identifies header)
- 0170 Data AM not found in allotted time
- 0200 CRC error on reading the sector from the disk
- 0220 R/W electronics failed maintenance mode test.
- 0240 Density error
- 0250 Wrong key word for Set Media Density command

4.1.6 **RX8E** Programming Examples

4.1.6.1 Write/Write Deleted Data/Read Functions – Figure 4-11 presents a program for implementing a write, write deleted data, or a read function with interrupts turned off (IOF). The first 3 steps preset the PTRY, CTRY, and STRY retry counters, which are set at 10 retries but can be changed to any number. Starting at RETRY, the program tests for 8- or 12-bit mode, type of function, and drive. Once the command is loaded, the program waits in a loop for the controller to respond with transfer request (TR). When TR is set, the sector address is loaded and the AC is cleared. The program loops while waiting for the controller to respond with another TR. When TR is reset, the track address is loaded and the AC is cleared again. The program loops to wait for the Done condition.

When the done flag is set, the program checks for an error condition, indicated by the error flag being set. If the AC=0000, the error is a seek error; if bit 11 of the AC is set, the error is a CRC error. Error status from the RXES is saved and tested to determine the error (Paragraph 4.1.3.6). The RXES will not include the select drive ready bit. If a parity error is detected, the program increments and tests the PTRY retry counter. If a parity error persists after 10 tries, it is considered a hard error. If 10 retries have not occurred, a branch is made to RETRY and the sequence is repeated.

After a parity test, the program tests to see if the CRC error bit is set. If a CRC error is detected, the program increments and tests the CTRY retry counter. If a CRC error persists after 10 retries, it is considered a hard error. If 10 retries have not occurred, a branch is made to RETRY and the sequence repeated.

A seek error is assumed if neither a CRC nor a parity error is detected. An Initialize (INIT) instruction is performed (Paragraph 4.1.2.8). During a write or write deleted data function, the sector buffer must be refilled because INIT will cause sector 1 of track 1 of drive 0 to be read, which will destroy the previous contents of the sector buffer. The instruction sequence for a fill buffer function is not included in Figure 4-11, but is presented in Figure 4-13. After the system has been initialized, the program increments and tests the STRY retry counter. If a seek error persists after 10 tries, it is considered a hard error. If 10 retries have not occurred, a branch is made to RETRY and the sequence repeated.

4.1.6.2 Empty Buffer Function – Figure 4-12 shows a program for implementing an empty buffer function with interrupts turned off (IOF). The first instruction sets the number of retries at 10. A 2 is set in the AC to indicate an Empty Buffer command and the command is loaded. When TR is set, the program jumps to EMPTY to transfer a word to the BUFFER location. A jump is made back to loop to wait for another TR. This process continues until either 64 words or 128 bytes have been emptied from the sector buffer. When Done is set, the program tests to see if the error bit is set. If the error bit is set, the program retries 10 times. If the error persists, a hard parity error is assumed, indicating a problem in the interface cable.

4.1.6.3 Fill Buffer Function – Figure 4-13 presents a program to implement a fill buffer function. It is very similar to the empty buffer example.

/PROGRAMMING EXAMPLES FOR THE RX8/RX01 FLEXIBLE DISKETTE

THE FOLLOWING ARE RX#1 IOT CODE DEFINITIONS THE STANDARD IOT DEVICE CODE IS 678-

	6701 6702 6703 6704 6705 6706 6707	LCD=6781 XDR=6782 STR=6783 SER=6784 SDH=6785 INTR=6786 INTR=6786 INTF=6787	/IOT TO LOAD OR READ 1 /IOT TO SKIP ON A TRAN /IOT TO SKIP ON AN ERR /IOT TO SKIP ON AN ERR /IOT TO SKIP ON THE DO / (AC) = Ø INTERRUPT E /IOT TO INITIZLIAE THE	NSFER REQUEST FLAG Nor Flag SNE Flag Enable Off/ (AC) = 1 means on E RX8/RX81 SUBSYSTEM
		/THE FOLLOWING IS A PRO	GRAMMING EXAMPLE OF THE	E PROTOCOL REQUIRED
		TO WRITE, WRITE DELETE	D DATA, OR READ AT SEC	TOR "S" (THE CONTENTS OF PROGRAM
		LOCATION SECTOR) OF TH	ACK "T" (THE CONTENTS (DF PROGRAM LOCATION TRACK)
		IN 8 OR 12 BIT MODE		
0230 0231 0202	1254 3255 1254	START, TAD KM10 DCA PTRy TAD KM10		/ =10 /Parity Retry counter
0203	3256	DCA CTRY TAD KM1Ø		/CRC RETRY COUNTER
0204 0205	3257	DÇA STRY		SEEK RETRY COUNTER
		WRITE, WRITE DELETED (DATA, OR READ	
Ø206 Ø207	1260 1261	RETRY, TAD MODE TAD COMMAND		/Ø IF 12=8IT, 100 IF 8=8IT / 4 IF WRITE, 14 IF WRITE DELETED /DATA, OR 6 IF READ
Ø210 Ø211	1262 6701	TAD UNIT LCD		/ Ø IF UNIT Ø, 20 IF UNIT 1 /IOT 67X1 TO LOAD THE COMMAND
		/ /WAIT FOR THE TRANSFER	REQUEST FLAG THEN TRANS	SFER THE SECTOR ADDRESS
0212	6703	/ STR		/IOT 67×3 TO
Ø213 Ø214	5212 1263	JMP1 TAD SECTOR		ZWALT FOR TRANSFER REQUEST FLAG
0215	6702	XDR		/IOT TO LOAD SECTOR /CLA BECAUSE IOT XOR DOESN'T
0216	7200	CLA		
		1	REQUEST FLAG THEN TRAN	
0217 0220	6703 5217	STR JMP ,=1		/IOT 67X3 TO /Wait for transfer request
Ø221 Ø222	1264 6702	TAD TRACK XDR		/ Ø TO 114(OCTAL) /IOT TO LOAD TRACK
0223	7200	CLA		ZCLA BECAUSE INT XOR DOESN'T
		1		NSFERRED TO THE RXØ1 VIA THE XDR IOT
		1	AND CHECK FOR ANY ERRO	
		/IF THE FUNCTION HAS CO	MPLETED SUCCESSFULLY (N	NO ERROR FLAG) THEN HALT
0224 0225	6705 5224	SDN JMP ,-1		/IOT 67X5 TO /WAIT FOR DONE FLAG
Ø226 Ø227	6704 7402	SER		/IOT 67X4 SAMPLES ERROR FLAG / OK = COMPLETED
		/ /THE ERROR FLAG IS SET		
		/	ANSFER REGISTER IS THE	FREDR STATUS
		1		N SOME TYPE OF SEEK ERROR HAS OCCURED,
		/IF TRANSFER REGISTER E /IF TRANSFER REGISTER E /	DIT 11 = 1 THEN A CRC EF DIT 10 = 1 THEN A PARITY	RROR HAS OCCURED, Y Error has occured
0230 0231	6702 3265	XDR DCA ASTATUS		/GET CONTENTS OF TR (ERROR STATUS) /AND SAVE
Ø232 Ø233	7305 0265	CLL CLA IAC RAL AND ASTATUS		/ 2 /TEST FOR PARITY ERROR
0234 0235	7650 5241	SNA CLA JMP TCRC		/SKIP IF PARITY ERROR /NOT & PARITY ERROR - MAYBE CRC
Dr.J.	2241	ZA PARITY ERROR HAS OCC		VIDI A FARIN ENROR - SAIDE DRU
		/		
		1		UNTER PROGRAM LOCATION " PTRY "
		1	ID " UNTIL THE PARITY EF	ROR RECOVERS
		ZOR UNTIL THE PTRY COUN	ITER OVERFLOWS TO Ø	
0236 0237 0240	2255 5206 7402	ISË PTRY JMP RE ^T Ry HLT		/RETRY THE COMMAND /HARD PARITY ERROR
			BUT THE ERROR IS NOT A	PARITY ERROR
		TEST FOR A CRC ERROR		
0241	7301	TCRC, CLL CLA IAC		
Ø242 Ø243 Ø244	265 7650 5250	AND ASTATUS SNA CLA JMP SEEK		/TEST FOR A CRC ERROR /Skip if a CRC Error /Not a CRC - Must be a Seek

Figure 4-11 RX8E Write/Write Deleted Data/Read Example (Sheet 1 of 2)

99			/A CRC ERROR HAS OCCURED	
100 101			/ /INCREMENT AND TEST THE CRC ER	ROR RETHY COUNTER PROGRAM LOCATION " CTRY "
102 103			/	HE CRC ERHOR RECOVERS
104 105			OR UNTIL THE CTRY COUNTER OVE	RFLOWS TO Ø
106 107	0245	2256	ISE CTRY	
138 139	0246 0247	5206 7402	JMP RETRY HLT	ZRETRY THE COMMAND Zhard Crc Error
110 111			/ /THE ERROR FLAG IS SET	
112 113			/ /THE ERROR IS [NOT] A PARITY E	RROR AND IS ENOTS A CRC ERROR
114 115			/ /THEREFORE IS MUST BE A SEEK E	RKOR
116 117			/ / CONTENTS OF THE TRANSFER RE	
118 119	Ø25Ø	6707	SEEK, INIT	/IOT 67X7 TO INITIZLIAE
120	0270	0/0/	7	RROR RETRY COUNTER PROGRAM LOCATION " STRY "
121			/	
123			/AND RETRY THE COMMAND UNTIL T	
125 126			/OR UNTIL THE CTRY COUNTER OVE	RELOWS TO D
127 128	Ø251 Ø252	2237 5206	ISE STRY JMP retry	/RETRY THE COMMAND
129	Ø253	7402	нцт	/HARD SEEK ERROR
13Ø 131			/THE FOLLOWING PROGRAM LOCATIO	NS ARE REFERENCED WITHIN THIS EXAMPLE
132 133	0254	7770	KM10, -10	
134			THE FOLLOWING 3 PROGRAM LOCAT	IONS ARE THE ERROR RETRY COUNTERS
136	0255 0256	0000 0000	PTRY, Ø CTRY, Ø	/PARITY ERROR RETRY COUNTER /CRC ERROR RETRY COUNTER
138 139	0257	3388	STRY, Ø /	ISEEK ERROR RETRY COUNTER
14Ø 141			/PROGRAM LOCATION " MODE " CON /CONTAINS & 100 IF 8-BIT MODE	TAINS A Ø IF 12-BIT MODE, OR
142 143	0260	0200	MODE, Ø	/ Ø OR 180
144 145			PROGRAM LOCATION " COMMAND "	CONTAINS THE COMMAND TO BE ISSUED VIA THE LCD IOT
146			WRITE (4), WRITE DELETED DATA	(14), OR READ (6), OR EMPTY BUFFER (2)
148 149	0261	6000	/ Command, Ø	/ 4, 14, OR \$, OR 2
15Ø 151			/ /program location " unit " con	TAINS THE UNIT DESIGNATION
152 153			/ /UNIT Ø (Ø), OR UNIT 1 (20)	
154 155	8262	0209	UNIT, Ø	/ 0, OR 20
156 157			1	ONTAINS THE SECTOR ADDRESS (1 TO 32 OCTAL)
158 159	0263	0200	/ SECTOR, Ø	/ 1 TO 32 DCTAL
160	0200	0200	1	NTAINS THE TRACK ADDRESS (2 TO 114 OCTAL)
161	A D (4		/	/ 2 TO 114 OCTAL
163 164	9264	0000	/	
165			/	CONTAINS THE CONTENTS OF THE TRANSFER REGISTER
167 168			/	(ERROR FLAG = 1) WHICH CORRESPONDS TO THE
169 170			/ERROR STATUS /	
171 172			/ = 0 IF SEEK ERROR, 1 IF CRC /	ERROR, 2 IF PARITY ERROR
173	8265	0666	ASTATUS, Ø	STATUS AT ERROR

Figure 4-11 RX8E Write/Write Deleted Data/Read Example (Sheet 2 of 2)

			AND COLLOWING 15 & ODOCRAMMING CYANDIS	OF BRATARAL BEAUTRED TO
228 229			/THE FOLLOWING IS A PROGRAMMING EXAMPLE	OF PROTOCOL REGULACE TO
23Ø 231			EMPTY THE SECTOR BUFFER OF 64 12-BIT W	ORDS (12 BIT MODE), OR
232			ZEMPTY THE SECTOR BUFFER OF 128 8-BIT B	YTES (8 BIT MODE)
233 234 235 236 237 238 239 240 241	Ø312 Ø313 Ø314 Ø315 Ø316 Ø317 Ø320	1254 3255 1377 3010 1260 1261 6701	EENTRY, TAD KH1Ø DCA PTRY ESETUP, TAD (BUFFER-1) DCA A1Ø TAD MODE TAD COMMAND LCD	/ 8 TRYS TO EMPTY THE SECTOR BUFFER /PARITY ERROR RETRY COUNTER /PROGRAMS DATA BUFFER /AUTO INDEX REGISTER 10 / 0 IF 12-BIT, 100 IF 8 BIT / 2 MEANS EMPTY BUFFER /IOT TO ISSUE THE COMMAND
242			WAIT FOR A TRANSFER REQUEST FLAG BEFOR	E TRANSFERRING DATA TO THE PROGRAMS
243 244			DATA BUFFER FROM THE RX01 SECTOR BUFFE	R
245 246			WAIT FOR A DONE FLAG TO INDICATE THE C	OMPLETION OF THE EMPTY BUFFER COMMAND PRIOR TO
247 248			/ TESTING THE ERROR FLAG	
249 25Ø	0321	67Ø3	/ Eloop, Str	/TEST FOR TR FLAG
250	0322	7410	SKP	/TR NOT BET, TEST FOR DONE FLAG
252	0323	5333	JMP EMPTY	/TR FLAG SET
253	0324	6705	SDN JMP ELOOP	/TEST FOR DONE FLAG /Not tr, or done yet
254 255	0329	5274	/	THOT THE ON DONC PET
256			THE DONE FLAG IS SET	
257			/	
258			/TEST FOR ANY ERRORS (ONLY ERROR POSSIB	LE IS A PARITY ERROR)
259 260	0326	6704	/ SER	/TEST FOR THE ERROR FLAG
261	0327	7402	HLT	INO ERRORS - OK
262 263			/ /INGREMENT AND TEST THE PARITY ERROR RE	TRY PROGRAM LOCATION " PTRY "
264 265			/ /AND RETRY THE COMMAND UNTIL THE ERROR	RECOVERS
266			/	
267 268			/OR UNTIL THE PTRY COUNTER OVERFLOWS TO	Ø
269	0330	2255	ISE PTRY	
270	0331	5314	JMP ESETUP	RETRY TO EMPTY THE SECTOR BUFFER
271 272	Ø 3 32	7402	HLT	/HARD PARITY ERROR
273			THE TRANSFER REQUEST FLAG IS SET	
274 275			TRANSFER DATA TO THE PROGRAMS DATA BUF	FER FROM THE RX01 SECTOR BUFFER
276 277	0333	6702	/ Empty, XDR	/FROM THE RXØ1 SECTOR BUFFER
278	0334	3410	DCA I A1Ø	/TO THE PROGRAMS DATA BUFFER
279	0335	5321	JMP ELOOP	/LOOP UNTIL THE DONE FLAG SETS
280	\$377	0377		
		3400	PAGE	
281 282			/THE FOLLOWING PROGRAM LOCATIONS ARE RE: /	SERVED FOR THE PROGRAMS DATA BUFFER
283	0400	0000	BUFFER, Ø	
284 285		0600	⇔BUFFER+200 S	
200			2	

Figure 4-12 RX8E Empty Buffer Example


174			/THE FOLLOWING IS A P	ROGRAMMING EXAMPLE OF PROT	OCOL REQUIRED TO
175 176			/ /FILL THE SECTOR BUFF	ER WITH 64 12-BIT WORDS (1	2 BIT MODE), OR
177 178			/ /FILL THE SECTOR BUFF	ER WITH 128 8-BIT BYTES (8	817 MODE)
179 180		0010	A10=10		
183 2 184 2 185 2 186 2 186 2	0266 0267 0270 0271 0272 0273	1254 3255 1377 3010 1260 6701	FENTRY, TAD KM10 DCA PTRY SETUP, TAD (BUFFER=1 DCA A10 TAD MODE LCD)	/ 8 TRYS TO FILL THE SECTOR BUFFER /Parity Error Retry Counter /Programs Data Buffer /Auto Index Register 10 / 0 If 12-Bit, 100 If 8 Bit /IOT TO ISSUE THE COMMAND
188 189			WAIT FOR A TRANSFER	REQUEST FLAG BEFORE TRANSF	ERRING DATA FROM THE PROGRAMS
19Ø 191			DATA BUFFER TO THE R	XØ1 SECTOR BUFFER	
192 193				TO INDICATE THE COMPLETIO	N OF THE FILL BUFFER COMMAND PRIOR TO
194 195			/ /TESTING THE ERROR FL	AG	
198 8 199 8 200 8 201 8	8274 8275 8276 8277 8277 8388	6703 7410 5306 6705 5274	/ LOOP, STR SKP JMP FILL SDN JMP LOOP		/TEST FOR TR FLAG /TR NOT SET, TEST FOR DONE FLAG /TR FLAG SET /TEST FOR DONE FLAG /NOT TR, OR DONE YET
222 203			THE DONE PLAG IS SET		
204 205				CONLY ERROR POSSIBLE IS A	PARITY ERROR)
	0301 0302	6704 7402	/ SER HLT		/TEST FOR THE ERROR FLAG /NO ERRORS - OK
209 210			/ /ingrement and test t	HE PARITY ERROR RETRY PROG	RAM LOCATION " PTRY "
211 212 213			/ AND RETRY THE COMMAN	D UNTIL THE ERROR RECOVERS	
214 215			/OR UNTIL THE PTRY CO	UNTER OVERFLOWS TO Ø	
216 g 217 g	0303 0304 0305	2255 5270 7402	ISË PTRY JMP Setup HLT		/RETRY TO FILL THE SECTOR BUFFER /Hard parity error
22Ø 221			THE TRANSPER REQUEST	FLAG IS SET	
222				HE PROGRAMS DATA BUFFER TO	THE RX01 SECTOR BUFFER
224 225 226	0306 0307 0310 0311	1410 6702 7200 5274	FILL, TAD I A10 XDR CLA JMP LOOP		/VIA AUTO INDEX REGISTER 10 /TO THE RX01 SECTOR BUFFER /CLA BECAUSE IOT XDR DOESN'T /LOOP UNTIL THE DONE FLAG SETS

Figure 4-13 RX8E Fill Buffer Example

4.1.7 RX28 Programming Examples

Figures 4-14, 4-15, and 4-16 are programming examples for write, write deleted data or read functions, for fill buffer functions, and for empty buffer functions, respectively. These examples are very similar to the RX8E programming examples described in Paragraph 4.1.6. Basically, there are two differences between the RX8E and RX28 examples. First, for the RX28 when a command is transferred in the 8-bit mode of operation, it is transferred in two 8-bit words using an XDR to transfer the second command word (see location 0225 in Figure 4-14); second, for the RX28, there is no parity error check as there is in the RX8E; instead there is a density error check.

PROGRAMING EXAMPLES FOR THE RX28/E FLEXIBLE DISKETTE THE FOLLOWING ARE RX01 TOT CODE DEFINITIONS 456789812345678981234567898123456789812345678981234567898123456789812345678981234567898123456789812345 THE STANDARD IOT DEVICE CODE IS 675-/IDT TO LOAD THE COMMAND, (AC) IS THE COMMAND /IDT TO LOAD OR HEAD THE TRANSPER REGISTER /IDT TO SKIP ON TRANSPER REQUEST FLAG /IDT TO SKIP ON ERROR FLAG /IDT TO SKIP ON DOVE FLAG /(AC)=0 INTERNIPT ENABLE OFF/(AC)=1 MEANS ON /IDT TO INITIALIZE THE RX SUBSYSTEM 6781 6782 6783 6784 6785 6786 6786 / LCD= X07= ST9= 6791 6792 6793 SERS SDNS INTRE JNITE 6793 6794 6795 6796 6797 /THE FOLLOWING IS A PROGRAMING EXAMPLE OF THE PROTOCOL REQUIRED ITO WRITE, WRITE DELETED DATA, OR READ AT SECTOR "S" (THE CONTENTS OF PROGRAM /LICATION "SECTOR") OF TRACK "I" (THE CONTENTS OF PROGRAM LOCATION /"TRAC (") IN 8 OR 12 BIT MODE. 3230 *530 0230 0231 0232 0233 1266 3277 1266 3271 < 413 CTRY < 410 STRY /GET RETRY CONSTANT /SET UP CRC RETRY COUNT START. TAO DCA DCA ISET UP SEEK RETRY COUNT /WRITE, WHITE DELETED DATA, OR READ READ /MAKE SURE DRIVE READY FOR US /IF NOT WAIT /A IF 12-BIT MODE, 100 IF 8-BIT MODE /GET RUNCTION CODE /GET TUNCTION CODE /JENTYE PARAMETERS; UNIT, #, /DENSITY /SAVE ENTIRE COMMAND /GET COMMAND /LDAD COMMAND REGISTER /GET COMMAND REGISTER /GET COMMAND REGISTER /GET COMMAND BEGISTER /COMMAND WIRD TO LOWER /A BITS OF AC /MAIT FOR A THANSFER REQUEST /LOOP UNTLL TR, /GIVE SECOND COMMAND WIRD HEN TRANSFER SECOND 0284 0285 0286 0287 6785 5284 1273 SDN Jmp Tad ...1 Mgje Funcun Jrivep RETRY, TAD 1274 1275 9219 0211 0212 0213 0214 3276 12701 12701 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12506 12507 12506 12507 12507 12506 12507 125 DCA TAD LCD TAD AND COMMAND Command 014400 4133 6215 SNA JMP CLL RTL RTL ALITE RAL STR JMP 4444555555555556666666666677777777777 ...1 XDR WAIT FUR THANSFER REQUEST FLAG THEN TRANSFER SECTOR ADDRESS 0236 0236 5773 5226 1277 MAITTR, STR JMP TAD /TOT TO SKIP ON TRANSFER REQUEST /LOOP UNTIL TR. /1 TO 32 (OCTAL) SECTOR 7231 6782 XDR CLA ALDAD THE SECTOR , WAIT FOR TRANSFER REQUEST FLAS THEN TRANSFER TRACK ADDRESS /SKIP ON TRANSFER REGUEST /LOOP UNTIL TR /2 TO 114 (OCTAL) /LOAD THE TRACK /CLEAR AC 8233 2234 2235 2235 2236 2237 6773 5253 1380 6772 7270 579 JMP TAN XDR --1 TRACK CLA THE COMMAND PROTOCOL HAS BEEN COMPLETED. NOW ANALT FOR DONE AND CHECK FOR ERBORS /IST TO SKIP ON DONE FLAG /LOOP UNTIL DUNE /IST TO SKIP ON ERROR FLAG /NS ERRORS SS HALT 7247 6785 7241 5248 7242 6784 7242 6784 30N Jmp . . 1 SER HLT ITHE ERROR FLAG IS SET / /THE EHROR STATUS IS LOCATED IN THE TRANSFER REGISTER / /IF STATUS = 1 THEN CHC ERADA DCCURED /IF STATUS = 20 THEN DENSITY EARDA DCCURED /IF STATUS = 2 THEN SEEK EARDA DCCURED 88123456789 01234 8244 6782 XOR /GET CONTENTS OF TRANSFER REGISTER /GET CONTENTS OF TRANSFER REGISTER /status at done /and save it /mask for CRC Error Bit /if ac Nut Equal to Zero Crc /error Occured So skip /if ac = a then CHECK for Density Errror /eep Count of Retries if = 13 then skip /if Retries <10 then do it Again /malt 3301 7301 7301 7550 5255 2270 5285 7472 2245 2246 2247 2250 DCA IAC AND ASTATUS ASTATUS SNA CLA JMP ISZ JMP 2251 2252 8253 9254 DENSIT Ctry Retry HLT MA-1871



95			IT HE ET	ROR WAS	NOT & CRC S	CHECK FOR WRUNG (DENSITY, IF DENSITY ERROR	
96 97			/ODES E	XIST THE	N HALT. IF	HIS ERROR OCCURS	IT COULD JUST HAVE	
98 99			/ /BEEN 3	ECAUSE #	E FORGOT TO	SET THE RIGHT DENS	SITY IN THE COMMAND WORD	
100 101			/ /07 IT	COULD 38	THE WRONG	ISKETTE HAS BEEN I	INSERTED IN THE DRIVE OR	
192			/	D 8F 50	ME DINER RE	STN BUT WE SHOULD	KNOW WHAT CAUSED IT	
184			1				HILF WART CHOSED IT	
185 186	*		7869 346	WE PROC	2500			
107 128	0255	1307	DENSIT,	CLA CLL	IAC RTL	/AC 8 4		
129	0256 0257	7 81 8 7 8 1 8		RTR	ASTATUS		NK FOR DENSITY ERADR DRD IF SET Skip	
111	9599	7443		SZA		IF NOT DENS	ITY ERROR HUST BE SEEK ERR	
112 113	8251	7495	,	HLT			ENSITY ERROR BIT SET IN AC	
114 115			/148 84 /	NOR MUST	HAVE BEEN	A SEEK ERROR IF HE	GOT THIS FAR.	
116			/135JE	AN INITI	ALIZE TO DR	IVE SO WE START FRO	DM THACK Ø	
118			AND TR	Y AGATN				
119	6595	6737	SEEK,	INIT		/IST TO INIT		
151	0263 0264	2271 5206		I 3 Z Jmp	STRY Retry	INEEP COUNT : IRETRY COMMAN	OF SEEK ERRORS 40 10 Times	
123	9265	7425		HLT		ITHEN HALT		
125			CONSTA	NTS USED	By THIS CO)F		
126 127	8566	1112	, Км18,	=18				
128 129	8257	0100	K130.	100				
130			164834	RETRY CO	UNTERS			
132	8272	6666	CTRY.	a		/CRC ERROR HE	TRY COUNTER	
133	2271 2729	8995 2856	879Y, ET q y,	9 8		/SEEK ERHOR F /FILL AND EMP	PTY BJFFER RETYR COUNTER	
135			/ /PROGRA	" LOCATI	ON "HODE" C	NTAINS & IF 12-81	MODE, OR INV IF 8-317 40	υE
137	2273	2266	/ MOJE,	20				
139	,		1					
140				EAD FUNC		5 a 19 ww119, 14 19	WRITE DELETED DATA, OR	
142	2274	\$256	/ FUNCJN,	и				
144			/		EPH HAS BIT	ASSIGNMENTS		
146			/	V 8		LE DENSITY		
148			,	29=	JNIT 1 SIN	LE DENSITY		
149 150			1	400e 420e	JNIT 0 DOU: JNIT 1 DOU:			
151 152	8275	8888	/ UHIVEP,	6				
153			1			THE ASSEMPLED CON	MAND IS STORED	
155			1		A.) 13 HOLN	- 14 <u>2 взаснесто до</u>	15 3104ED	
156 157	951P	8782	C04MAN) /					
158 159			/L][#1[/	ON "SECT	OSH MUST BE	1 TO 52 UCTAL		
160 161	N511	8295	SECTOR,	и		ıl.		
162			/LOCATI	ON PTRAC	K" MJST BE	TO 114 OCTAL		
163	2372	6666	TRACK,	9				
165 166							TENTS OF THE STATUS	
167					ERRUR DCCU "DANE" IS S		IN THE TRANSFER	
169	8371		ASTATUS					
172	N 3 4 1	9999	C				MA-1	872

Figure 4-14 RX28 Write/Write Deleted Data/Read Example (Sheet 2 of 2)

171				
172			ALME ADFFORING IS & MADEMWAY	ING EXAMPLE FO PROTOCOL REQUIRED TO
173			/FILL THE SECTOR BJFFER	
175		3310	A13#1P	١
176			1	
177	0395	1599	FENTRY, TAD KAIP	/ 8 THYS TO FILL THE SECTOR BUFFER
178	0383	3272	DCA ETRY	VERROW RETRY COUNTER
179	8324 8325	1377	BETUP, TAD (BUFFER⇔1) DCA A10	PROGRAMS DATA BUFFER
180	8399	5212 1273	TAD HODE	/AJTO INDEX REGISTER 10 /0 IF 12-bit, 100 IF 8 AIT
182	2327	1275	TAD DRIVEP	JGET DENSITY
183	0310	3276	DCA COMMAND	ISTORE ASSEMBLED COMMAND
184	0311	1276	TAD COMMAND	/GET COMMAND TO AC
185	0312	6721	LCD	ITSSUE COMMAND TO RX
186	0313	1276	TAD COMMAND	/GET SAVED COMMAND
187	P314 2315	8267	AND SID	MASK FOR 8-BIT MODE
189	0316	7652 5327	SNA CLA JMP LOJP	/IF 8-BIT MODE SET DO 8-MODE PROTOCUL
190	0317	1276	TAD COMMAND	/IF 12-BIT MODE GO STRAIGHT TO FILL LOOP /get saved command rord
191	0324	7136	CLL RTL	/GET 4 MS8'S (BITS 0,1,2,3) OF
192	0321	1336	RTL	COMMAND WORD DOWN TO THE
193	6355	1994	RAL	/4 LSB'S (RITS 8,9,12,11) OF AC
194	#353	5723	STR	ATOT TO SKIP ON TRANSFER READY
195	2354	5323	JMP1	/IF TR NOT SET LOOP UNTIL IT DOES
196 197	0325 0326	6782 7287	XDR Cla	ZISSUE SECOND COMMAND WORD ZCLEAR THE AC AND DO FILL LOOP
198	0350	1000	/	ACTEAR THE AC AND DO FILL LOOP
199			WAIT FOR & TRANSFER REQUEST	FLAG BEFORE TRANSFERRING JATA FROM THE PROGRAMS
280			1	
591			JOATA BUFFER TO THE REDI SEC	TOR BUPFER
222				
273 274			AMAIN HUM & NOWE FLAG TO INC	DICATE THE COMPLETION OF THE FILL BUFFER COMMAND PRIOR TO
225			TESTING THE ERROR FLAG	
236			/	
2 8 7	4357	6773	LOJP, STR	TEST FOR TR FLAG
558	8330	7412	3KP	/TR NOT SET, TEST FOR DONE FLAG
599	0331	5341	JHP FILL	ITR FLAG SET
210	2332 2333	6785 5327	30N JMP L30P	TEST FOR DONE FLAG
212	* > > >	2381	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	INDT TR, OR DONE YET
213			THE DONE FLAG IS SET	
214			/	
215			ITEST FOR ANY ERRORS	
519			/	
217	0334 0335	6739 7872	SER	TEST FOR THE EWADR FLAG
218 219	* 3 3 3	1000	HLT	/NJ ERRORS - OK
222			VINCREMENT AND TEST THE ERRO	R RETRY PRUGHAM LUCATION "ETRY"
551			/	•••••••••••••••••••••••••••••••••••••••
555			JAND RETRY THE COMMAND UNTIL	. THE ERROR RECOVERS
553			/	
224			VOR UNTIL THE ETRY COUNTER O	DVFRFLD#S TO U
559	P336	2272	ISZ ETRY	
227	6337	5374	JMP SETUP	VRETRY TO FILL THE SECTOR BUFFER
558	P340	7482	HLT	THARD PARITY ERROR
554			/	
230			ATHE TRANSFER REDJEST FLAG I	S SET
231 232			/ TRAVEFER DATA SPON THE BOOM	SAME DATA HUSPED TO THE DURA PERTAD DUFFED
233			/ ANSPER DATA PROT THE PROG	RAMS DATA BUFFER TO THE RXD1 SECTOR BUFFER
234	8341	1410	FILL, TAD I A10	VVIA AUTO INDEX REGISTER 10
235	2342	8195	X D R	TO THE RX01 SECTOR BUFFER
236	9343	1599	CLA	/CLA RECAUSE IDT YOR DOESN'T
237	0344	5327	JHP LOOP	/LOOP UNTIL THE ODNE FLAG SETS

MA-1873

Figure 4-15 RX28 Fill Buffer Example

238			THE FOLLOWING IS A PROGRAMMIN	EXAMPLE OF PROTOCOL REQUIRED TO
239			/	
24¢ 241	8345	1266	/EMPTY THE SECTOR BUFFER EENTRY, TAD KM10	/ 8 TRYS TO EMPTY THE SECTOR BUFFER
242	8346	3272	DCA ETRY	JERROR RETRY COUNTER
243 244	8347 8358	1377 3210	ESETJP, TAD (BUFFER=1) DCA A10	/P40GRAMS DATA BUFFER /Ajto index register 10
245	0351	1273	TAD MODE	/ 2 IF 12+817, 190 IF 8 BIT
246	0352	1274	TAD FUNCUN	/ 2 MEANS EMPTY BUFFER
247 248	0353 0354	1275 3276	TAD DRIVEP DCA COmmand	/GET DENSITY /store assembled command
249	0355	1276	TAD COMMAND	JET COMMAND TO AC
250	P356	6731	LCD	ISSUE COMMAND TO RX
251 252	0357 0360	1276 3267	AND COMMAND AND K122	/GET SAVED COMMAND /mask for 8∞bit mode
253	0361	7650	SNA CLA	/IF 8-BIJ MODE SET DO 8-MODE PROTOCOL
254	8362	5776*	JHP ELOOP	/IF 12-BIT MODE GO STRAIGHT TO EMPTY LOOP
255 256	0363 0364	1276 7186	TAD COMMAND Cll RTL	/GET SAVED COMMAND WORD /GET 4 MSB'S (BITS 0,1,2,3) OF
257	0365	7 2 2 5	RTL	COMMAND WORD DOWN TO THE
258	9366	7224	RAL	/4 LS8'8 (BITS 8,9,10,11) OF AC
259	0367 0379	6773 5367	STR JMP .च1	/IJT TO SKIP ON TRANSFER READY /IF TR NOT SET LOOP UNTIL IT DOES
261	8371	6732	XDR	VISSUE SECOND COMMAND WORD
595	0372	1599	CLA Imp Elgop	/CLEAR THE AC AND DO EMPTY LOOP
263 264	0373 0376	5776° 8480	JMP ELOOP	GET OVER TO NEXT PAGE
265	8377	3577		
266		9999	PAGE	
267			/WAIT FOR A TRANSFER REQUEST FL	AG BEFORE TRANSFERRING DATA TO THE PROGRAMS
268				
269 270			/DATA BUFFER FROM THE RX01 SECT	DA BUPPER
271			FAIT FOR A DONE FLAG TO INDIC	TE THE COMPLETION OF THE EMPTY BUFFER COMMAND PRIOR TO
272 273			/ /testing the error flag	
274			/	
275 276	0430 2431	6783 7418	ELDOP, STR Skp	TEST FOR TR FLAG
277	8482	5212	JMP EMPTY	/TR NOT SET, TEST FOR DANE FLAG /TR FLAG SET
278	8483	6735	SON	TEST FOR DONE FLAG
279	9434	2598	JMP €L00P	INDT TR, DR DONE YET
281			ITHE DONE FLAG IS SET	
282 283			/ /TEST FOR ANY ERRORS	
284			/	
285	0435	6784	SER	TEST FOR THE ERROR FLAG
286 287	8499	7435	HLT /	/NO ERRORS = OK
885			INCREMENT AND TEST THE ERROR	ETRY PROGRAM LOCATION "ETRY"
289 298			/ / / / RETRY THE COMMAND UNTIL T-	F FRAND DECAVERS
291			/	
292			VOR UNTIL THE ETRY COUNTER OVER	FLORS TU W
294	8437	27770	ISZ ETRY	
295	3419	5776*	JMP ESETJA	FRETRY TO EMPTY THE SECTOR BUFFER
296 297	2411	7925	, HLT	/HARD ERROR
298			THE TRANSFER REDUEST FLAG IS S	ET
299			1	
300 321			TRANSFER DATA TO THE PROGRAMS	DATA BUFFER FROM THE RX01 SECTOR BUFFER
382	0412	6782	EMPTY, XDR	/FROM THE RXAL SECTOR BUFFER
303	8413	3413	DCA I A18	/TO THE PROGRAMS DATA BUFFER
384 385	8414	5228	400J3 GML	/LODP UNTIL THE DONE FLAG SETS
306	0576	3347		
327	8577	9515	PAGE	
328		9995		S ARE RESERVED FOR THE PROGRAMS DATA BUFFER
329			/	
310 311	8998	8665 1238	8UFFER, A *8UFFER+483	
312			800FFEN4480 8	
-				


MA-1874

Figure 4-16 RX28 Empty Buffer Example

4.1.8 Restrictions and Programming Pitfalls

A set of 11 restrictions and programming pitfalls for the RX8E is presented below.

1. When performing the following sequence of instructions, interrupts must be off.



If interrupts are not off, the following sequence of events will occur. Assume interrupts are enabled and the RX8E issues an interrupt request just before the SDN instruction; the SDN instruction will be executed as the last legal instruction before the processor takes over. However, since the done flag is cleared by the SDN instruction, the processor will not find the device that issued the interrupt.

- 2. The program must issue an SER instruction to test for errors following an SDN instruction.
- 3. For maximum data throughput for consecutive writes or reads in 8-bit mode, interleave every three sectors; in 12-bit mode, interleave every two sectors. (This of course depends on program overhead.)
- 4. When issuing the IOT XDR at the end of a function to test the status, the instruction AND 377 must be given because the most significant bits (0-3) contain part of the previous command word.
- 5. If an error occurs and the program executes a read error register function (111) (Paragraph 4.1.4.9), a parity error may occur for that command. The error code coming back would not be for the original error in which the read error register function was issued, but for the parity error resulting from the read error register function. Therefore, check for parity error with the read status function (101) before checking for errors with the read error register function (111).
- 6. The SEL DRV RDY bit is present only at the time of the read status function (101) for either drive, or at completion of an Initialize for drive 0.
- 7. It is not necessary to load the drive select bit into the command word when the command is Fill Buffer (000) or Empty Buffer (001).
- 8. Sector Addressing: 1-26 or 1-32₈ (No sector 0) Track Addressing: 0-76 or 1-114₈
- 9. If a read error register function (111) is desired, the program must perform this function before a read status function (101), because the content of the error register is always modified by a read status function.

- 10. The instructions STR, SDN, SER also clear the respective flags after testing so that the software must store these flags if future reference to them is needed after performing one of these instructions.
- 11. Excessive use of the read status function (101) will result in drastically decreased throughput because a read status function requires between one and two diskette revolutions or about 250 ms to complete.

4.2 RX11 AND RXV11 PROGRAMMING INFORMATION

This section describes device registers, register and vector address assignments, programming specifications, and programming examples for the RX11 and RXV11 interfaces.

All software control of the RX11/RXV11 is performed by means of two device registers: the command and status (RXCS) register and a multipurpose data buffer (RXDB) register. These registers have been assigned bus addresses (Paragraph 4.2.1) and can be read or loaded, with certain exceptions, using any instruction referring to their addresses.

The RX02, which includes the mechanical drive(s), read/write electronics, and μ CPU controller, contains all the control circuitry required for implied seeks, automatic head position verification, and calculation and verification of the CRC; it has a buffer large enough to hold one full sector of diskette data (128 8-bit bytes). Information is serially passed between the interface and the RX02.

A typical diskette write sequence, which is initiated by a user program, would occur in two steps:

- 1. Fill Buffer A command to fill the buffer is moved into the RXCS. The Go bit (Paragraph 4.2.2.1) must be set. The program tests for transfer request (TR). When TR is detected, the program moves the first of 128 bytes of data to the RXDB. TR goes false while the byte is moved into the RX02. The program retests TR and moves another byte of data when TR is true. When the RX02 sector buffer is full, the Done bit will set, and an interrupt will occur if the program has enabled interrupts.
- 2. Write Sector A command to write the contents of the buffer onto the disk is issued to the RXCS. Again the Go bit must be set. The program tests TR, and when TR is true, the program moves the desired sector address to the RXDB. TR goes false while the RX02 handles the sector address. The program again waits for TR and moves the desired track address to the RXDB, and again TR is negated. The RX02 locates the desired track and sector, verifies its location, and writes the contents of the sector buffer onto the diskette. When this is done, an interrupt will occur if the program has enabled interrupts.

A typical diskette read occurs in just the reverse way: first locating and reading a sector into the buffer (read sector) and then unloading the buffer into core (empty buffer). In either case, the content of the buffer is not valid if Power Fail or Initialize follows a fill buffer or read sector function.

4.2.1 Register and Vector Addresses

The RXCS register is normally assigned Unibus address 177170 and the RXDB register is assigned Unibus address 177172. The normal BR priority level is 5, but it can be changed by insertion of a different priority plug located on the interface module. The vector address is 264.

4.2.2 Register Description

4.2.2.1 RXCS – Command and Status (177170) – Loading this register while the RX02 is not busy and with bit 0=1 will initiate a function as described below and indicated in Figure 4-17. Bits 0-4 are write-only bits.




Figure 4-17 RXCS Format (RX11, RXV11)

Bit No. Description

0 Go – Initiates a command to RX02. This is a write-only bit.

1-3 Function Select – These bits code one of the eight possible functions listed below and described in Paragraph 4.2.3. These are write-only bits.

Code	Function
000	Fill Buffer
001	Empty Buffer
010	Write Sector
011	Read Sector
100	Not used
101	Read Status
110	Write Deleted Data Sector
111	Read Error Register

- 4 Unit select This bit selects one of the two possible disks for execution of the desired function. This is a write-only bit.
- 5 Done This bit indicates the completion of a function. Done will generate an interrupt when asserted if Interrupt Enable (RX2CS bit 6) is set. This is a read-only bit.
- 6 Interrupt Enable This bit is set by the program to enable an interrupt when the RX02 has completed an operation (Done). The condition of this bit is normally determined at the time a function is initiated. This bit is cleared by Initialize and is a read/write bit.
- 7 Transfer Request This bit signifies that the RX11 or RXV11 needs data or has data available. This is a read-only bit.
- 8–13 Unused
- 14 RX Initialize This bit is set by the program to initialize the RX11 or RXV11 without initializing all devices on the Unibus. This is a write-only bit.

CAUTION Loading the lower byte of the RXCS will also load the upper byte of the RXCS.

Upon setting this bit in the RXCS, the RX11 or RXV11 will negate Done and move the head position mechanism of drive 1 (if two are available) to track 0. Upon completion of a successful Initialize, the RX02 will zero the error and status register, set Initialize Done, and set RXES bit 7 (DRV RDY) if unit 0 is ready. It will also read sector 1 of track 1 on drive 0.

15 Error – This bit is set by the RX02 to indicate that an error has occurred during an attempt to execute a command. This read-only bit is cleared by the initiation of a new command or an Initialize (Paragraph 4.2.6).

4.2.2.2 RXDB – **Data Buffer Register** (177172) – This register serves as a general purpose data path between the RX02 and the interface. It may represent one of four RX02 registers according to the protocol of the function in progress (Paragraph 4.2.3).

This register is read/write if the RX02 is not in the process of executing a command; that is, it may be manipulated without affecting the RX02 subsystem. If the RX02 is actively executing a command, this register will only accept data if RXCS bit 7 (TR) is set. In addition, valid data can only be read when TR is set.

CAUTION Violation of protocol in manipulation of this register may cause permanent data loss.

4.2.3 RXTA – RX Track Address (Figure 4-18) – This register is loaded to indicate on which of the 77 (114₈) tracks a given function is to operate. It can be addressed only under the protocol of the function in progress (Paragraph 4.2.3). Bits 8–15 are unused and are ignored by the control.




Figure 4-18 RXTA Format (RX11/RXV11)

4.2.2.4 RXSA – RX Sector Address (Figure 4-19) – This register is loaded to indicate on which of the 26 (32_8) sectors a given function is to operate. It can be addressed only under the protocol of the function in progress (Paragraph 4.2.3). Bits 8–15 are unused and are ignored by the control.




Figure 4-19 RXSA Format (RX11/RXV11)

4.2.2.5 RXDB – **RX Data Buffer** (Figure 4-20) – All information transferred to and from the floppy media passes through this register and is addressable only under the protocol of the function in progress (Paragraph 4.2.3).




Figure 4-20 RXDB Format (RX11/RXV11)

4.2.2.6 RXES – RX Error and Status (Figure 4-21) – This register contains the current error and status conditions of the drive selected by bit 4 (Unit Select) of the RXCS. This read-only register can be addressed only under the protocol of the function in progress (Paragraph 4.2.3). The RXES content is located in the RXDB upon completion of a function.




Figure 4-21 RXES Format (RX11, RXV11)

RXES bit assignments are:

Bit No. Description

- 0 CRC Error A cyclic redundancy check error was detected as information was retrieved from a data field of the diskette. The RXES is moved to the RXDB, and Error and Done are asserted.
- 2 Initialize Done This bit is asserted in the RXES to indicate completion of the Initialize routine which can be caused by RX02 power failure, system power failure, or programmable or Unibus Initialize.
- 3
- 4 Density Error This bit is asserted to indicate the density of the function in progress does not match the drive density. Upon detection of this error the control terminates the operation and Error and Done are asserted.

NOTE Bits 4 and 5 are asserted for the occurrence of double density when the system is RX01-compatible.

- 5 Drive Density This bit indicates the density of the diskette in the drive selected. When asserted, double density is indicated.
- 6 Deleted Data Detected During data recovery, the identification mark preceding the data field was decoded as a deleted data mark (Paragraph 1.5.3.2).

Drive Ready – This bit is asserted if the unit currently selected exists, is properly supplied with power, has a diskette installed correctly, has its door closed, and has a diskette up to speed.

NOTE 1

The drive ready bit is only valid when retrieved via a read status function or at completion of Initialize when it indicates status of drive 0.

NOTE 2

If the error bit was set in the RXCS but error bits are not set in the RXES, specific error conditions can be accessed via a read error register function (Paragraph 4.2.3.7).

8 Unit Select – Drive 0 is selected if this bit is "0"; drive 1 is selected if this bit is a "1."

4.2.3 Function Codes

Following the strict protocol of the individual function, data storage and recovery on the RX11 and RXV11 occur with careful manipulation of the RXCS and RXDB registers. The penalty for violation of protocol can be permanent data loss.

A summary of the function codes is presented below:

000	Fill Buffer
001	Empty Buffer
010	Write Sector
011	Read Sector
100	Not used
101	Read Status
110	Write Deleted Data Sector
111	Read Error Register

The following paragraphs describe in detail the programming protocol associated with each function encoded and written into RXCS bits 1-3 if Done is set.

4.2.3.1 Fill Buffer (000) – This function is used to fill the RX02 buffer with 128 8-bit bytes of data from the host processor. Fill buffer is a complete function in itself; the function ends when the buffer has been filled. The contents of the buffer can be written onto the diskette by means of a subsequent write sector function, or the contents can be returned to the host processor by an empty buffer function.

RXCS bit 4 (Unit Select) does not affect this function since no diskette drive is involved. When the command has been loaded, RXES, OUT, and Done are cleared. When the TR bit is asserted, the first byte of the data may be loaded into the data buffer. The control then clears TR and after supplying the appropriate number of shift pulses to store the data, again asserts TR. The same TR cycle will occur as each byte of data is loaded. The RX02 counts the bytes transferred; it will not accept less than 128 bytes and will ignore those in excess. Any read of the RXDB during the cycle of 128 transfers is ignored by the RX11/RXV11. When the complete buffer has been filled, the control asserts Done.

4.2.3.2 Empty Buffer (001) – This function is used to empty into the interface the buffer of the 128 data bytes loaded from a previous Read Sector or Fill Buffer command. This function will ignore RXCS bit 4 (Unit Select) and negate Done. For this function, TR and shift pulses are generated in the same manner as for the fill buffer but the buffer is emptied.

7

When TR sets, the program may unload the first of 128 data bytes from the RXDB. Then the RX11/RXV11 again negates TR. When TR resets, the second byte of data may be unloaded from the RXDB, which again negates TR. Alternate checks on TR and data transfers from the RXDB continue until 128 bytes of data have been moved from the RXDB. Done sets, ending the operation.

NOTE

The empty buffer function does not destroy the contents of the sector buffer.

4.2.3.3 Write Sector (010) – This function is used to locate a desired track and sector and write the sector with the contents of the internal sector buffer. The initiation of this function clears TR and Done.

When TR is asserted, the program must move the desired sector address into the RXDB, which will negate TR. When TR is again asserted, the program must load the desired track address into the RXDB, which will negate TR. If the desired track is not found, the RX11/RXV11 will abort the operation, move the contents of the RXES to the RXDB, set RXCS bit 15 (Error), assert Done, and initiate an interrupt if RXCS bit 6 (Interrupt Enable) is set.

TR will remain negated while the RX02 attempts to locate the desired sector. If the RX02 is unable to locate the desired sector within two diskette revolutions, the RX11/RXV11 will abort the operation, move the contents of the RXES to the RXDB, set RXCS bit 15 (Error), assert Done, and initiate an interrupt if RXCS bit 6 (Interrupt Enable) is set.

If the desired sector is successfully located, the RX11/RXV11 will write the 128 bytes stored in the internal buffer followed by a 16-bit CRC character that is automatically calculated by the RX02. The RX11/RXV11 ends the function by asserting Done and initiating an interrupt if RXCS bit 6 (Interrupt Enable) is set.

NOTE 1

The contents of the sector buffer are not valid data after a power loss has been detected by the RX02. The write sector function, however, will be accepted as a valid function, and the random contents of the buffer will be written, followed by a valid CRC.

NOTE 2

The write sector function does not destroy the contents of the sector buffer.

4.2.3.4 Read Sector (011) – This function is used to locate a desired track and sector and transfer the contents of the data field to the μ CPU controller sector buffer. The initiation of this function clears RXES, Done, and OUT.

When TR is asserted, the program must load the desired sector address into the RXDB, which will negate TR. When TR is again asserted, the program must load the desired track address into the RXDB, which will negate TR.

If the desired track is not found, the RX11/RXV11 will abort the operation, move the contents of the RXES to the RXDB, set RXCS bit 15 (Error), assert Done, and initiate an interrupt if RXCS bit 6 (Interrupt Enable) is set.

TR and Done will remain negated while the RX02 attempts to locate the desired track and sector. If the RX02 is unable to locate the desired sector within two diskette revolutions after locating the presumably correct track, the RX11/RXV11 will abort the operation, move the contents of the RXES to the RXDB, set RXCS bit 15 (Error), assert Done, and initiate an interrupt if RXCS bit 6 (Interrupt Enable) is set.

If the desired sector is successfully located, the control will attempt to locate a standard data address mark or a deleted data address mark. If either mark is properly located, the control will read data from the sector buffer.

If the deleted data address mark was detected, the control will assert RXES bit 6 (DD). As data enters the sector buffer, a CRC is computed, based on the data field and CRC bytes previously recorded. A non-zero residue indicates that a read error has occurred. The control sets RXES bit 0 (CRC Error) and RXCS bit 15 (Error). The RX11/RXV11 ends the operation by moving the contents of the RXES to the RXDB, sets Done, and initiates an interrupt if RXCS bit 6 (Interrupt Enable) is set.

4.2.3.5 Read Status (101) – The RX11/RXV11 will negate RXCS bit 5 (Done) and begin to assemble the current contents of the RXES into the RXDB. RXES bit 7 (Drive Ready) will reflect the status of the drive selected by RXCS bit 4 (Unit Select) at the time the read status function was given. All other RXES bits will reflect the conditions created by the last command. RXES may be sampled when RXCS bit 5 (Done) is again asserted. An interrupt will occur if RXCS bit 6 (Interrupt Enable) is set. RXES bits are defined in Paragraph 4.2.2.6.

NOTE The average time for this function is 250 ms. Excessive use of this function will result in substantially reduced throughput.

4.2.3.6 Write Sector with Deleted Data (110) – This operation is identical to function 010 (write sector) with the exception that a deleted data address mark precedes the data field instead of a standard data address mark (Paragraph 1.5.3.2).

4.2.3.7 Read Error Code Function (111) – The read error code function can be used to retrieve explicit error information provided by the μ CPU controller upon detection of the general error bit. The function is initiated, and bits 0–6 of the RXES are cleared. Out is asserted and Done is negated. The controller then generates the appropriate number of shift pulses to transfer the specific error code to the interface register and completes the function by asserting Done. The interface register can now be read and the error code interrogated to determine the type of failure that occurred (Paragraph 4.2.6).

NOTE

Care should be exercised in the use of this function, since under certain conditions, erroneous error information may result (Paragraph 4.2.5).

4.2.3.8 Power Fail – There is no actual function code associated with Power Fail. When the RX02 senses a loss of power, it will unload the head and abort all controller action. All status signals are invalid while power is low.

When the RX02 senses the return of power, it will remove Done and begin a sequence to:

- 1. Move drive 1 head position mechanism to track 0.
- 2. Clear any active error bits.
- 3. Read sector 1 of track 1 of drive 0 into the sector buffer.
- 4. Set RXES bit 2 (Initialize Done) (Paragraph 4.2.2.6) after which Done is again asserted.
- 5. Set Drive Ready of the RXES according to the status of drive 0.

There is no guarantee that information being written at the time of a power failure will be retrievable. However, all other information on the diskette will remain unaltered.

A method of aborting a function is through the use of RXCS bit 14 (RX Initialize). Another method is through the use of the system Initialize signal that is generated by the PDP-11 RESET instruction, the console START key, or system power failure.

4.2.4 Programming Examples

4.2.4.1 Read Data/Write Data – Figure 4-22 presents a program for implementing a write, write deleted data, or a read function, depending on the function code that is used. The first instructions set up the error retry counters, PTRY, CTRY, and STRY. The instruction RETRY moves the command word for a write, write deleted data, or read into the RXCS.

The set of three instructions beginning at the label 1\$ moves the sector address to the RX11/RXV11 after transfer request (TR), which is bit 7, has been set. The three instructions beginning at the label 2\$ move the track address to the RX11/RXV11 after TR has been set. The group of instructions beginning at the label 3\$ looks for the done flag to set and checks for errors.

An error condition, indicated by bit 15 setting, is checked beginning at ERFLAG. If bit 0 is set, a CRC error has occurred, and a branch is made to CRCER. If a parity error has occurred, a branch is made to PARER. If neither of the above occurs, a seek error is assumed to have occurred and a branch is made to SEEKER, where the system is initialized. In the case of a write function, the sector buffer is refilled by a JMP to FILLBUF. In the case of a read function, a JMP is made to EMPBUFF.

In each of the PAR, CRC, and SEEK routines, the command sequence is retried 10 times by decrementing the respective retry counter. If an error persists after 10 tries, it is a hard error. The retry counters can be set up to retry as many times as desired.

NOTE

A fill buffer function is performed before a write function, and an empty buffer function is performed after a read function.

4.2.4.2 Empty Buffer Function – Figure 4-23 shows a program for implementing an empty buffer function. The first instruction sets the number of error retries to 10. The address of the memory buffer is placed in register R0, and the Empty Buffer command is placed in the RXCS. Existence of a parity error is checked starting at instruction 3\$. If a parity error is detected, the Empty Buffer command is loaded again. If an error persists for 10 retries, the error is considered hard.

If no error is indicated, the program looks for the transfer request (TR) flag to set. The error flag is retested if TR is not set. Once TR sets, a byte is moved from the RX11/RXV11 sector buffer to the core locations of BUFFER. The process continues until the sector buffer is empty and the Done bit is set.

4.2.4.3 Fill Buffer Function – Figure 4-24 presents a program to implement a fill buffer function. It is very similar to the empty buffer example.

4.2.5 Restrictions and Programming Pitfalls

A set of restrictions and programming pitfalls for the RX11/RXV11 is presented below.

1. Depending on how much data handling is done by the program between sectors, the minimum interleave of two sectors may be used, but to be safe a three-sector interleave is recommended.

				JTHE FOLLOWING IS THE #X11	STANDARD DEVICE ADDRESS AND VECTOR ADDRESS
	177170 177172 177172 177172			RXCS#177178 RXDB#177172 RXSA#177172 RXTA#177172	; COMMANO STATUS REGISTER ; Data Buffer register ; Sector Address Register ; Track Address Register
	177172			RXES#177172	; ERROR BTATUS REGISTER
				;THE FOLLOWING IS A PROGRAM ;TO WRITE, WRITE DELETED DA ;LOCATION SECTOR) OF TRACK	MING EXAMPLE OF THE PROTOCOL REQUIRED TA, OR READ AT BEGTOR "S" (THE CONTENTS OF PROGR "T" (The contents of program location track)
0000000 000006 000014	012767 012767 012767	177770 177770 177770	000320 000314 000310	START: HOV #-10, PTRY HOV #-10, CTRY HOV #-10, STRY	; PARITY RETRY COUNTER ; CRC RETRY COUNTER ; SEEK RETRY COUNTER
				WRITE, WRITE DELETED DATA,	ON READ
				BITS 4 THRU 1 OF PROGRAM	LOCATION COMMAND CONTAIN THE FUNCTION
				BIT 4 # 1 MEANS UNIT 1 (S & MEANS UNIT S)
				BITS 3 THRU 1 IS THE COMM	IAND (4 = WRITE, 14 = WRITE DELETED DATA, 6 = RE
000022	016767	100300	177140	RETRY: MOV COMMAND, HXCS	; UNIT + (WRITE, WRITE DELETED DATA, OR REA
				WAIT FOR THE TRANSFER REQU	EST FLAG THEN TRANSFER THE SECTOR ADDRESS
000030 000034 000036	105767 001775 116767	177134 0J0274	177126	, 1\$: TSTO RXCS BEQ 1\$ Movo Sector, RXSA	; TEST FOR THE TRANSFER REQUEST FLAG ; BEG UNTIL THE TRANSFER REQUEST FLAG SETS ; LOAD SECTOR ADDRESS
				I WALT FOR THE TRANSFER REQU	EST FLAG THEN TRANSFER THE TRACK ADDRESS
0000044 0000050 000050	105767 001775 116767	177120	177112) 28: TSTB RXCS BEQ 23 Move Track, RXTA	; TEST FOR THE TRANSFER REQUEST FLAG ; beo until the transfer request flag sets ; load track address
				1	SSES HAVE BEEN TRANSFERRED TO THE RXB1
				INSALT FOR THE DONE FLAG AN	
				1	TED SUCCESSFULLY (No ERROR FLAG) THEN HALT
020060	032767	. 20040	177102	351 BIT #DONEBIT, RXCS	; TEST FOR THE DONE FLAG
0000000 000070 000074	001774 005767 001001	177074		BEQ 38 TST RXCS BNE_ERFLAG	; BEQ UNTIL THE DONE FLAG SETS ; test for the error flag ; bne if an error has occured
000076	260000			HALT THE ERROR FLAG IS SET	; OK • COMPLETED
				THE CONTENTS OF THE HEES I	S THE ERROR STATUS
				;	B THEN SOME TYPE OF SEEK ERROR OCCURED A CRC ERROR WAS OCCURED
000100 000100	032767 001414	840003	177064	ERFLAGI BIT #3, RXES BEQ SEEK	: TEST FOR CRC AND PARITY ERRORS ; NOT A PARITY OR CRC CHUST] BE A SEEK
030113 000116	232767 001404	000002	177054	BIT #2, RXES BEO CRC	; TEST FOR PARITY ERROR ; not a parity error [must] be a CRC
				; ; A PARITY ERROR HAS OCCURED	
				; JINCREMENT AND TEST THE PAR	ITY ERROR RETRY COUNTER PROGRAM LOCATION " PTRY
					UNTIL THE PARITY ERROR RECOVERS
				IOR UNTIL THE PTRY COUNTER	OVERFLOWS TO B
000120 000124 000126	005267 001336 000000	200202		; INC PTRY BNE RETRY WALT	; RETRY THE COMMAND ; Mard Parity Error
				; A CRC ERROR HAS OCCUMED	
				;	ERROR RETRY COUNTER PROGRAM LOCATION " CTRY "
				AND RETRY THE COMMAND UNTI	
				I OR UNTIL THE CTRY COUNTER	
000130 000134 000136	005267 001332 000000	000174		; CRCI INC CTRY BNE RETRY HALT	: RETRY THE COMMAND : MARD CRC ERROR
				THE ERROR FLAG IS SET	- HEUR AUA PULAN
				; THE ERROR IS [NOT] & PARIT	Y ERROR AND IS [NOT] A CRC ERROR
				I THEREFORE IT MUST BE A SEE	
				; (STATE OF RXCS BITS # AND	1 ARE 8)
009148	012767	240000	177022	SEEK: MOV #INIT, RXCS	; INITIALIZE
				INCREMENT AND TEST THE SEE	K ERROR RETRY COUNTER PROGRAM LOCATION " STRY "
				; ; AND RETRY THE COMMAND UNTI	· · · · · ·
				I DR UNTIL THE CTRY COUNTER	OVERFLOHS TO B
	005267	000160		INC STRY	
000152 000154	001323 000000			ONE RETRY HALT	; RETRY THE COMMAND ; Hard Seek Error

Figure 4-22 RX11/RXV11 Write/Write Deleted Data/Read Example

THE FOLLOWING IS A PROGRAMMING EXAMPLE OF PROTOCOL REQUIRED TO 160 161 162 163 JEMPTY THE SECTOR BUFFER OF 128 8-81T BYTES EENTRY: MOV #-10, PTRY ESETUP: MOV #BUFFER, HØ 012767 012700 177770 030**342** ; 8 TRYS TO EMPTY THE SECTOR BUFFER ; PROHGRAMS DATA BUFFER 000056 164 009242 165 000250 116767 000054 176706 MOV COMMAND, RXCS ; ISSUE THE COMMAND 020254 166 167 168 WAIT FOR A TRANSFER REQUEST FLAG BEFORE TRANSFERRING DATA TO THE PROGRAMS 169 170 171 172 173 174 175 176 177 DATA BUFFER FRON THE RX01 SECTOR BUFFER WAIT FOR A DONE FLAG TO INDICATE THE COMPLETION OF THE EMPTY BUFFER COMMAND PRIOR TO TESTIN & THE ERROR FLAG ; TEST FOR TRANSFER REQUEST FLAG ; BNE IF TRANSFER REQUEST FLAG IS SET ; TEST FOR DONE FLAG 109767 ELOOP: TSTB RXCS 000262 176702 001014 332767 000266 BMI EMPTY BIT #DONEBIT, RXCS 000040 176672 178 000270 ; BED UNTIL THE DONE FLAG BETS 179 001771 BEG ELOOP 000276 180 181 182 THE DONE FLAG IS SET 183 TEST FOR ANY ERRORS (ONLY ERROR POSSIBLE IS A PARITY ERROR) 184 TST RXCS BNE 1\$ Halt 185 000300 000304 003767 176664 001001 186 187 000306 000000 ; NO ERRORS . OK . COMPLETE 188 189 ; INCREMENT AND TEST THE PARITY ERROR RETRY PROGRAM LOCATION " PTRY " 191 192 JAND RETRY THE COMMAND UNTIL THE ERROR RECOVERS 193 194 OR UNTIL THE PTRY CUNTER OVERFLOWS TO B 195 200310 200314 009267 001**3**99 230012 15: INC PTRY BNE ESETUP ; RETRY TO EMPTY THE SECTOR BUFFER ; Mard Parity Error 196 197 130316 2000000 HALT 198 199 THE TRANSFER REQUEST FLAG IS SET 200 TRANSFER DATA TO THE PHOGRAM DATA BUFFER FROM THE RX01 SECTOR BUFFER 201 116730 176646 000756 EMPTY: MOVB RXDB, #(RØ)+ BR ELOOP 203 000320 000324 204 THE FOLLOWING 3 PROGRAM LOCATIONS ARE THE ERROR RETRY COUNTERS 206 207 PTRY: ; PARITY ERROR RETRY COUNTER ; CRC ERROR RETRY COUNTER ; SEEK ERROR RETRY COUNTER ø 200326 330000 208 000000 000000 CTRY: 229 200330 2 STRY: 200332 210 211 212 PROGRAM LOCATION " COMMAND " CONTAINS THE COMMAND TO BE ISSUED VIA THE LCD LOT 213 WRITE (4), WRITE DELETED DATA (14), OR READ (6), OR EMPTY BUFFER (2) 214 215 ; 4, 14, 6, OR 2 * (GO BIT 1 # 1) 200334 200000 COMMANDI ø 216 217 PROGRAM LOCATION " SECTOR " CONTAINS THE SECTOR ADDRESS (1 TO 32 OCTAL) 218 219 220 SECTOR: 0 ; 1 TO 32 OCTAL 000336 000000 221 PROGRAM LOCATION " THACK " CONTAINS THE TRACK ADDRESS (8 TO 114 OCTAL) 222 223 TRACKI Ø ; 3 TO 114 OCTAL 000340 000000 225 PROGRAM EQUIVALENTS 226 227 DONEBIT#40 INIT=40000 020040 228 240000 200342 300542 229 BUFFER=, 230 .*BUFFER+200 231 END 300001 232

Figure 4-23 RX11/RXV11 Empty Buffer Example

111 112 113 114 115 116 117 118 119 120 121 122 123	000156 000164 000170	012767 012700 016767	17773 000342 030140	000142 176772	; ;FILL TI ; NOTE; ; ; FENTRY: SETUP: ;	HE SECTOR BUFFER THE DATA TO FIL EVEN ADDRESSES HOV #-10, PTRY MOV #BUFFER, RO HOV COMMAND, HX	WITH 126 L THE SEC Bytes of CS	EXAMPLE OF THE PROTOCOL REGU 8-BIT BYTES TOR BUFFER CAN BE ASSEMBLED 128 WORDS OR IN BOTH BYTES C ; 8 TRYS TO FILL THE SECTOR ; PROGRAMS DATA BUFFER ; ISSUE THE COMMAND G BEFORE TRANSFERRING DATA F	IN CORE IN THE F 64 WORDS Buffer
124					DATA B	UFFER TO THE RX0	SECTOR	BUFFER	
126					WAIT F	DR & DONE FLAT 1	O INDICA	E THE COMPLETION OF THE FILL	BUFFER COMMAND
127 128					PRIOR	TO TESTING THE E	RROR FLAG	1	
129 130	000176	109767	176766		; Loopi	TSTB RXCS		; TEST FOR TRANSFER REQUEST	FLAG
131	009202	001414	-			nMI FILL		; BEQ IF TRANSFER REQUEST FL	
132 133	000204 000212	032767 001771	000040	176756		BIT #DONEBIT, A BEQ LOOP	XCS	; TEST FOR THE DONE FLAG ; BEQ UNTIL THE DONE FLAG SE	15
134					i				
135 136					THE DO	NE FLAG IS SET			
137						R ANY ERRORS (C	NLY ERROR	POSSIBLE IS A PARITY ERRORD	
138 139	000214	205767	176750		;	TST RXCS			
140	000220	001001	1/0/55			BNE 15			
141 142	009222	000000			,	HALT		; NO ERRORS - OK - COMPLETE	
143					INCREM	ENT AND TEST THE	PARITY	RROR RETRY PROGRAM LOCATION	" pTRY "
144 145					I AND DE	TRY THE COMMAND		ERDAR RECOVERS	
145					IANU RE	INT THE COMMAND	QUALIC INC	CAROR ACCOVERS	
147					JOR UNT	IL THE PTRY COUN	ITER OVER	LOWS TO 3	
148 149	000224	005267	000076		; 15;	INC PTRY			
150	000230	001355			-	BNE SETUP		; RETRY TO FILL THE SECTOR E	UFFER
151 152	000232	0000000				HALT		; HARD PARITY ERROR	
153						ANSFER REQUEST F	LAG IS SE	Ĩ	
154 155					J ; TRANSFI	ER DATA FROM THE	PROGRAM	DATA BUPFER TO THE RX01 SEC	TOR BUFFER
156 157	000234	113067	176732		I FILL:	MOVB @(RØ)+, RX	(DB	, PROGRAMS DATA BUPFER IS 64	
158	000239	000756	110136		·	BR LOOP		A FOUNDARY UNIN DUFFLE 15 04	L HOURS IN FEMALE

Figure 4-24 RX11/RXV11 Fill Buffer Example

- 2. If an error occurs and the program executes a read error code function (111), a parity error may occur for that command. The error status would not be for the error in which the read error code function was originally required.
- 3. The DRV SEL RDY bit is only updated at the time of a read status function (101) for both drives, and after an Initialize, depending on the status of drive 0. At the termination of any other functions it reflects the drive status of the last Read Status or Initialize command.
- 4. It is not required to load the Drive Select bit into the RXCS when the command is Fill Buffer (000) or Empty Buffer (010).
- 5. Sector Addressing: 1–26 (No sector 0) Track Addressing: 0–76
- 6. A power failure causing the recalibration of the drives will result in a Done condition, the same as finishing reading a sector. However, during a power failure, RXES bit 2 (Initialize Done) will set. Checking this bit will indicate a power fail condition.
- 7. Excessive use of the read status function (101) will result in drastically decreased throughput, because a read status function requires between one and two diskette revolutions or about 250 ms to complete.

4.2.6 Error Recovery

There are two error indications given by the RX11/RXV11 system. The read status function (Paragraph 4.2.3.5) will assemble the current contents of the RXES (Paragraph 4.2.2.6), which can be sampled to determine errors. The read error code function (Paragraph 4.2.3.7) can also be used to retrieve explicit error information. The RX11/RXV11 interface register can be interrogated to determine the type of failure that occurred. A list of error codes follows.

NOTE

A read status function is not necessary if the DRV RDY bit is not going to be interrogated because the RX2ES is in the interface register at the completion of every function.

Octal

Code Error Code Meaning

- 0010 Drive 0 failed to see home on Initialize
- 0020 Drive 1 failed to see home on Initialize
- 0040 Tried to access a track greater than 77
- 0050 Home was found before desired track was reached
- 0070 Desired sector could not be found after looking at 52 headers (2 revolutions)
- 0110 More than 40 μ s and no SEP clock seen
- 0120 A preamble could not be found
- 0130 Preamble found but no ID mark found within allowable time span
- 0140 CRC error on what appeared to be a header. Error is not asserted
- 0150 The header track address of a good header does not compare with the desired track
- 0160 Too many tries for an IDAM (identifies header)
- 0200 CRC error on reading the sector from the disk
- 0220 R/W electronics failed maintenance mode test
- 0240 Density Error

4.3 RX211 AND RXV21 PROGRAMMING INFORMATION

This section describes device registers, register and vector address assignments, programming specifications, and programming examples for the RX211 and RXV21 interfaces.

All software control of the RX211/RXV21 is performed by means of two device registers: the command and status register (RX2CS) and a multipurpose data buffer register (RX2DB) which have been assigned bus addresses and can be read or loaded.

The RX02 contains all the control circuitry required to read from and write on the disk and to calculate and verify the CRC. It has a buffer large enough to hold one full sector of diskette data (128 or 256 8-bit bytes). Information is serially passed between the interface and the RX02.

A typical diskette write sequence, which is initiated by a user program, would occur in two steps:

Fill Buffer – A command to fill the buffer is moved into the RX2CS. The Go bit must be set. The program tests for TR. When TR is detected, the program moves the desired word count into the RX2DB. TR goes false while the word count is moved to the RX02. The program retests TR and moves the bus address into the RX2DB. The device now requests bus mastership and DMA's one data word at a time into the RX2DB and shifts it across the RX02 data bus serially one 8-bit byte at a time into the sector buffer. When the word count register overflows (if necessary, the RX02 control zero-fills the remainder of the sector buffer) the Done bit is set, and an interrupt will occur if the program has enabled interrupts.

Write Sector – A command to write the contents of the sector buffer onto the disk is moved into the RX2CS. The program tests TR and when TR is set, moves the desired sector address to the RX2DB. TR remains false while the sector address is shifted to the RX02 control. The control retests TR and when it is again set, moves the desired track address register to the RX2DB. Again TR is negated. The RX02 locates the desired track and sector and compares the diskette density against the assigned function density and writes the contents of the sector buffer onto the disk if the densities agree. When the write operation is completed, the Done bit is set and an interrupt will occur if the program has enabled interrupts.

A typical disk read operation occurs in the reverse order. First, the desired track and sector are located and the contents of the sector are read into the sector buffer (read sector). Then the contents of the sector buffer is unloaded into memory (empty buffer). In either case, the contents of the sector buffer are not valid if either a Power Fail or Initialize follows a fill buffer or read sector function.

4.3.1 Register and Vector Addresses

The RX211/RXV21 use two registers for communicating with the host computer: the command and status register (RX2CS) normally assigned bus address 177170 and the data buffer register (RX2DB) normally assigned bus address 177172. The vector address is 264.

4.3.2 Register Description

4.3.2.1 RX2CS – Command and Status (177170) – Loading this register while the RX02 is not busy and with bit 0=1 will initiate a function as described below and indicated in Figure 4-25.




Figure 4-25 RX2CS Format RX211/RXV21

Bit No. Description

- 0 Go Initiates a command to RX02. This is a write-only bit.
- 1-3 Function Select These bits code one of the eight possible functions described in Paragraph 4.3.3 and listed below. These are write-only bits.

Function
Fill Buffer
Empty Buffer
Write Sector
Read Sector
Set Media Density
Read Status
Write Deleted Data Sector
Read Error Code

4 Unit select – This bit selects one of the two possible disks for execution of the desired function. This bit is readable only when Done is set, at which time it indicates the unit previously selected. This is a read/write bit.

- 5 Done This bit indicates the completion of a function. Done will generate an interrupt when asserted if Interrupt Enable (RX2CS bit 6) is set. This is a read-only bit.
- 6 Interrupt Enable This bit is set by the program to enable an interrupt when the RX02 has completed an operation (Done). The condition of this bit is normally determined at the time a function is initiated. This bit is cleared by Initialize and is a read/write bit.
- 7 Transfer Request This bit signifies that the RX211/RXV21 needs data or has data available. This is a read-only bit.
- 8 Density This bit determines the density of the function to be executed. This bit is readable only when Done is set, at which time it indicates the density of the function previously executed. This is a read/write bit.
- 9-10 Reserved for future use. Must be written as a zero.
- 11 RX02 This bit is set by the interface to inform the programmer that this is an RX02 system. This is a read-only bit.
- 12-13 Extended address These bits are used to declare an extended bus address. These are writeonly bits.
- 14 RX211/RXV21 Initialize This bit is set by the program to initialize the RX211/RXV21 without initializing all devices on the Unibus. This is a write-only bit.

CAUTION

Loading the lower byte of the RX2CS will also load the upper byte of the RX2CS.

Upon setting this bit in the RX2CS, the RX211/RXV21 will negate Done and move the head position mechanism of both drives (if two are available) to track 0. Upon completion of a successful Initialize, the RX02 will zero the error and status register, and set Initialize Done. It will also read sector 1 of track 1 on drive 0 into the buffer.

15 Error – This bit is set by the RX02 to indicate that an error has occurred during an attempt to execute a command. This read-only bit is cleared by the initiation of a new command or an Initialize.

4.3.2.2 RX2DB – **Data Buffer Register** (177172) – This register serves as a general purpose data path between the RX02 and the interface. It may represent one of six RX02 registers according to the protocol of the function in progress (Paragraph 4.3.3).

This register is read/write if the RX02 is not in the process of executing a command; that is, it may be manipulated without affecting the RX02 subsystem. If the RX02 is actively executing a command, this register will only accept data if RX2CS bit 7 (TR) is set. In addition, valid data can only be read when TR is set.

CAUTION Violation of protocol in manipulation of this register may cause permanent data loss.

4.3.2.3 RX2TA – RX Track Address (Figure 4-26) – This register is loaded to indicate on which of the 114_8 (0-76₁₀) tracks a given function is to operate. It can be addressed only under the protocol of the function in progress (Paragraph 4.3.3). Bits 8-15 are unused and are ignored by the control.




Figure 4-26 RX2TA Format (RX211/RXV21)

4.3.2.4 RX2SA – RX Sector Address (Figure 4-27) – This register is loaded to indicate on which of the 32_8 (1-26₁₀) sectors a given function is to operate. It can be addressed only under the protocol of the function in progress (Paragraph 4.3.3).




Figure 4-27 RX2SA Format (RX211/RXV21)

4.3.2.5 RX2WC – RX Word Count Register (Figure 4-28) – For a double density sector the maximum word count is 128_{10} . For a single density sector the maximum word count is 64_{10} . If a word count is beyond the limit for the density indicated, the control asserts Word Count Overflow (bit 10 of RX2ES). This is a write-only register. The actual word count and not the 2's complement of the word count is loaded into the register.




Figure 4-28 RX2WC Format (RX211/RXV21)

4.3.2.6 RX2BA – **RX Bus Address Register** (Figure 4-29) – This register specifies the bus address of data transferred during fill buffer, empty buffer, and read definitive error operations. Incrementation takes place after a memory transaction has occurred. The RX2BA, therefore, is loaded with the ad dress of the first data word to be transferred. This is a 16-bit, write-only register (Paragraph 4.3.3).



Figure 4-29 RX2BA and RX2DB Format (RX211/RXV21)

4.3.2.7 RX2DB – RX Data Buffer (Figure 4-29) – All information transferred to and from the floppy media passes through this register and is addressable only under the protocol of the function in progress (Paragraph 4.3.3).

4.3.2.8 RX2ES – RX Error and Status (Figure 4-30) – This register contains the current error and status conditions of the drive selected by bit 4 (Unit Select) of the RX2CS. This read-only register can be addressed only under the protocol of the function in progress (Paragraph 4.3.3). The RX2ES is located in the RX2DB upon completion of a function.




Figure 4-30 RX2ES Format (RX211/RXV21)

RXES bit assignments are:

- Bit No. Description
- 0 CRC Error A cyclic redundancy check error was detected as information was retrieved from a data field of the diskette. The data collected must be considered invalid. The RX2ES is moved to the RX2DB, and Error and Done are asserted. It is suggested that the data transfer be retried up to 10 times, as most errors are recoverable (soft).
- 2 Initialize Done This bit is asserted in the RX2ES to indicate completion of the Initialize routine which can be caused by RX02 power failure, system power failure, or programmable or bus Initialize.
- 3 RX AC LO This bit is set by the interface to indicate a power failure in the RX02 subsystem.
- 4 Density Error This bit indicates that the density of the function in progress does not match the drive density. Upon detection of this error the control terminates the operation and asserts Error and Done.
- 5 Drive Density This bit indicates the density of the diskette in the drive selected (indicated by bit 8). The density of the drive is determined during read and write sector operations.
- 6 Deleted Data This bit indicates that in the course of recovering data, the "deleted data" address mark was detected at the beginning of the data field. The Drv Den bit indicates whether the mark was a single or double density deleted data address mark. The data following the mark will be collected and transferred normally, as the deleted data mark has no further significance other than to establish drive density. Any alteration of files or actual deletion of data due to this mark must be accomplished by user software.
- 7 Drive Ready This bit indicates that the selected drive is ready if bit 7=1 and all conditions for disk operation are satisfied, such as door closed, power okay, diskette up to speed, etc. The RX02 may be presumed to be ready to perform any operation. This bit is only valid when retrieved via a read status function or initialize.
- 8 Unit Select This bit indicates that drive 0 is selected if bit 8=0. This bit indicates the drive that is currently selected.
- 10 Word Count Overflow This bit indicates that the word count is beyond sector size. The fill or empty buffer operation is terminated and Error and Done are set.
- 11 Nonexistent Memory Error This bit is set by the interface when a DMA transfer is being performed and the memory address specified in RX2BA is nonexistent.

4.3.3 Function Codes

Following the strict protocol of the individual function, data storage and recovery on the RX211/RXV21 occur with careful manipulation of the RX2CS and RX2DB registers. The penalty for violation of protocol can be permanent data loss.

A summary of the function codes is presented below:

000	Fill Buffer
001	Empty Buffer
010	Write Sector
011	Read Sector
100	Set Media Density
101	Read Status
110	Write Deleted Data Sector
111	Read Error Code

The following paragraphs describe in detail the programming protocol associated with each function encoded and written into RX2CS bits 1-3 if Done is set.

4.3.3.1 Fill Buffer (000) – This function is used to fill the RX02 data buffer with the number of words of data specified by the RX2WC register. Fill buffer is a complete function in itself: the function ends when RX2WC overflows, and if necessary, the control has zero-filled the remainder of the buffer. The contents of the buffer may be written on the disk by means of a subsequent Write Sector command or returned to the host processor by an Empty Buffer command. If the word count is too large, the function is terminated, Error and Done are asserted, and the Word Count overflow bit is set in RX2ES.

To initiate this function the RX2CS is loaded with the function. Bit 4 of the RX2CS (Unit Select) does not affect this function since no disk operation is involved. Bit 8 (Density) must be properly selected since this determines the word count limit. When the command has been loaded, the Done bit (RX2CS bit 5) goes false. When the TR bit is asserted the RX2WC may be loaded into the data buffer register. When TR is again asserted, the RX2BA may be loaded into the RX2DB. The data words are transferred directly from memory and when RX2WC overflows and the control has zero-filled the remainder of the sector buffer, if necessary, Done is asserted ending the operation. If bit 6 RX2CS (Interrupt Enable) is set, an interrupt is initiated. Any read of the RX2DB during the data transfer is ignored by the interface. After Done is true the RX2ES is located in the RX2DB register.

4.3.3.2 Empty Buffer (001) – This function is used to empty the contents of the internal buffer through the RX211/RXV21 for use by the host processor. This data is in the buffer as the result of a previous Fill Buffer or Read Sector command.

The programming protocol for this function is identical to that for the Fill Buffer command. The RX2CS is loaded with the command to initiate the function. (This function will ignore bit 4 RX2CS, Unit Select). RX2CS bit 8 (Density) must be selected to allow the proper word count limit. When the command has been loaded, the Done bit (RX2CS bit 5) goes false. When the TR bit is asserted, the RX2WC may be loaded into the RX2DB. When TR is again asserted the RX2BA may be loaded into the RX2DB. The RX211/RXV21 assembles one word of data at a time and transfers it directly to memory. Transfers occur until word count overflow, at which time the operation is complete and Done goes true. If bit 6 RX2CS (Interrupt Enable) is set, an interrupt is initiated. After Done is true, the RX2ES is located in the data buffer register.

4.3.3.3 Write Sector (010) – This function is used to locate a desired sector on the diskette and fill it with the contents of the internal buffer. The initiation of the function clears RX2ES, TR, and Done.

When TR is asserted, the program must load the desired sector address into RX2DB, which will drop TR. When TR is again asserted, the program must load the desired track address into the RX2DB, which will drop TR. TR will remain unasserted while the RX02 attempts to locate the desired sector. The diskette density is determined at this time and is compared to the function density. If the densities do not agree, the operation is terminated; bit 4 RX2ES is set, RX2ES is moved to the RX2DB, Error (bit 15 RX2CS) is set, Done is asserted, and an interrupt is initiated, if bit 6 RX2CS (Interrupt Enable) is set.

If the densities agree but the RX02 is unable to locate the desired sector within two diskette revolutions, the interface will abort the operation, move the contents of RX2ES to the RX2DB, set Error (bit 15 RX2CS), assert Done, and initiate an interrupt if bit 6 RX2CS (Interrupt Enable) is set.

If the desired sector has been reached and the densities agree, the RX211/RXV21 will write the 128_{10} or 64_{10} words stored in the internal buffer followed by a CRC character which is automatically calculated by the RX02. The RX211/RXV21 ends the function by asserting Done and if bit 6 RX2CS (Interrupt Enable) is set, initiating an interrupt.

CAUTION

The contents of the sector buffer are not valid data after a power loss has been detected by the RX02. However, write sector will be accepted as a valid instruction and the (random) contents of the buffer will be written, followed by a valid CRC.

NOTE

The contents of the sector buffer are not destroyed during a write sector operation.

4.3.3.4 Read Sector (011) – This function is used to locate the desired sector and transfer the contents of the data field to the internal buffer in the control. This function may also be used to retrieve rapidly (5 ms) the current status of the drive selected. The initiation of this function clears RX2ES, TR, and Done.

When TR is asserted the program must load the desired sector address into the RX2DB, which will drop TR. When TR is again asserted, the program must load the desired track address into the RX2DB, which will drop TR.

TR and Done will remain negated while the RX02 attempts to locate the desired sector. If the RX02 is unable to locate the desired sector within two diskette revolutions for any reason, the RXV21/RX211 will abort the operation, set Done and Error (bit 15 RX2CS), move the contents of the RX2ES to the RX2DB, and if bit 6 RX2CS (Interrupt Enable) is set, initiate an interrupt.

If the desired sector is successfully located, the control reads the data address mark and determines the density of the diskette. If the diskette (drive) density does not agree with the function density the operation is terminated and Done and Error (bit 15 RX2CS) are asserted. Bit 4 RX2ES is set (Density Error) and the RX2ES is moved to the RX2DB. If bit 6 RX2CS (Interrupt Enable) is set, an interrupt is initiated.

If a legal data mark is successfully located, and the control and densities agree, the control will read data from the sector into the internal buffer. If a deleted data address mark was detected, the control will set bit 6 RX2ES (DD). As data enters the internal buffer, a CRC is computed based on the data field and the CRC bytes previously recorded. A non-zero residue indicates that a read error has occurred and the control sets bit 0 RX2ES (CRC error) and bit 15 RX2CS (Error). The RX211/RXV21 ends the operation by asserting Done and moving the contents of the RX2ES into the RX2DB. If bit 6 RX2CS is set, an interrupt is initiated.

If the desired sector is successfully located, the densities agree, and the data is transferred with no CRC error, Done will be set and if bit 6 RX2CS (Interrupt Enable) is set the RX211/RXV21 initiates an interrupt.

4.3.3.5 Set Media Density (100) – This function causes the entire diskette to be reassigned to a new density. Bit 8 RX2CS (Density) indicates the new density. The control reformats the diskette by writing new data address marks (double or single density) and zeroing all of the data fields on the diskette.

The function is initiated by loading the RX2CS with the command. Initiation of the function clears RX2ES and Done. When TR is set, an ASCII "I" (111) must be loaded into the RX2DB to complete the protocol. This extra character is a safeguard against an error in loading the command. When the control recognizes this character it begins executing the command.

The control starts at sector 1, track 0 and reads the header information, then starts a write operation. If the header information is damaged, the control will abort the operation.

If the operation is successfully completed, Done is set and if bit 6 RX2CS (Interrupt Enable) is set an interrupt is initiated.

CAUTION

This operation takes about 15 seconds and should not be interrupted. If for any reason the operation is interrupted, an illegal diskette has been generated which may have data marks of both densities. This diskette should again be completely reformatted.

4.3.3.6 Maintenance Read Status (101) – This function is initiated by loading the RX2CS with the command. Done is cleared. The Drive Ready bit (bit 7 RX2ES) is updated by counting index pulses in the control. The Drive Density is updated by loading the head of the selected drive and reading the first data mark. The RX2ES is moved into the RX2DB. The RX2CS may be sampled when Done (bit 5 RX2CS) is again asserted and if bit RX2CS (Interrupt Enable) is set, an interrupt will occur. This operation requires approximately 250 ms to complete.

4.3.3.7 Write Sector with Deleted Data (110) – This operation is identical to function 010 (write sector) with the exception that a deleted data address mark is written preceding the data rather than the standard data address mark. The Density bit associated with the function indicates whether a single or double density deleted data address mark will be written.

4.3.3.8 Read Error Code (111) – The read error code function implies a read extended status. In addition to the specific error code a dump of the control's internal scratch pad registers also occurs. This is the only way that the word count register can be retrieved. This function is used to retrieve specific information as well as drive status information depending upon detection of the general Error bit.

The transfer of the registers is a DMA transfer. The function is initiated by loading the RX2CS with the command and then Done goes false. When TR is true, the RX2BA may be loaded into the RX2DB and TR goes false. The registers are assembled one word at a time and transferred directly to memory.

Register Protocol

Word 1<7:0>	Definitive Error Codes	
Word 1<15:8>	Word Count Register	
Word 2<7:0>	Current Track Address of Drive 0	
Word 2<15:8>	Current Track Address of Drive 1	
Word 3<7:0>	Target Track of Current Disk Access	
Word 3<15:8>	Target Sector of Current Disk Access	
Word 4<7>	Unit Select Bit	*
Word 4<5>	Head Load Bit	*
Word 4<6><4>	Drive Density Bit of Both Drives	*
Word 4<0>	Density of Read Error Register Command	*
Word 4<15:8>	Track Address of Selected Drive	†

For DMA interfaces the controller status soft register is sent to the interface at the end of the command. The four status bits are included in an 8-bit word. Unit Select = bit 7, Density of Drive 1 = bit 6, Head Load = bit 5, Density of Drive 0 = bit 4, Density of Read Error Register Command = bit 0.

⁺The Track Address of the Selected Drive – Error is only meaningful on a code 150 error. The register contains the address of the cylinder that the head reached on a seek error.

When the RX02 senses the return of power, it will remove Done and begin a sequence to:

- 1. Move each drive head position mechanism to track 0
- 2. Clear any active error bits
- 3. Read sector 1 of track 1, on drive 0
- 4. Assert Initialize Done in the RXES.

Upon completion of the power up sequence, Done is again asserted. There is no guarantee that information being written at the time of a power failure will be retrievable; however, all other information on the diskette will remain unaltered.

4.3.3.9 RX02 Power Fail – When the RX02 control senses a loss of power within the RX02, it will unload the head and abort all controller action. The RXAC L line is asserted to indicate to the RX211/RXV21 that subsystem power is gone. The RX211/RXV21 asserts Done and Error and sets the RXAC L bit in the RX2ES.

4.3.4 Error Recovery

There are two error indications given by the RX211/RXV21 system. The maintenance read status function (Paragraph 4.3.3.6) will assemble the current contents of the RX2ES which can be sampled to determine errors. The read error code function (Paragraph 4.3.3.8) can also be retrieved for explicit error information. The RX211/RXV21 interface register can be interrogated to determine the type of failure that occurred. The error codes and their meaning are listed below.

Octal

- Code Error Code Meaning
- 0010 Drive 0 failed to see home on Initialize.
- 0020 Drive 1 failed to see home on Initialize.
- 0040 Tried to access a track greater than 76
- 0050 Home was found before desired track was reached.
- 0070 Desired sector could not be found after looking at 52 headers (2 revolutions).
- 0110 More than 40 μ s and no SEP clock seen
- 0120 A preamble could not be found.
- 0130 Preamble found but no ID mark found within allowable time span
- 0150 The header track address of a good header does not compare with the desired track.
- 0160 Too many tries for an IDAM (identifies header)
- 0170 Data AM not found in allotted time
- 0200 CRC error on reading the sector from the disk. No code appears in the ERREG.
- 0220 R/W electronics failed maintenance mode test.
- 0230 Word count overflow
- 0240 Density Error
- 0250 Wrong key word for set media density command

4.3.5 RX211/RXV21Programming Examples

4.3.5.1 Write/Fill Buffer

Figure 4-31 illustrates a program to write data on a disk by performing write and fill buffer subroutines. Initially, the write subroutine tests to see if there is an error from the last operation. If there is an error, a branch is made and the write subroutine is not performed; otherwise a jump is made to the fill buffer subroutine. (Before data can be written the RX02 sector buffer must be filled.) The Fill Buffer command is set, the density (single or double) is set, and the command is loaded in the RX02/RXCS. After a TR is received, the word count (for either 128 or 256 bytes of data) is loaded in the RX02/RXDB. After another TR is received, the starting address where data will be retrieved from memory is loaded in the RX02/RXDB. The RX02 controller fills the sector buffer with the number of bytes indicated then the RX02 controller sets the Done bit. (If an Error is detected, the Error bit is set in the RXCS and the program halts.) The program returns to the write subroutine, the drive is selected, the write command and interrupt enable are set, the density is set, and the command is loaded in the RX02/RXCS. There is a wait for TR, then the sector address is loaded in the RX02/RXDB; there is another wait for TR and the track address is loaded in the RX02/RXDB. The data loaded in the sector buffer is written by the RX02 controller on the selected drive (disk) at the selected track and sector. While the controller writes the data, the program waits for an interrupt (which signifies the completion of write data) to occur in order to return to the main program.

001100	885767	661010		OUTPUTE	TST	FIN	\$1F FIN1 FLAG Jeguals Zeru Then
801172	001041				BNE	ENDOUI	JEQUALS ZERU THEN
001174	664767	000100			JSR	PC,OUBUF2	FILL RX02 BUFFER
001200	000240				NOP		
001202	016767	001032	001026		MOV	UT1,CMD	ISELECT DRIVE
001210	052767	000165	001020		BIS	\$105,CMD	JSET TO WHITE SECTOR + INT ENABL
001216	656767	001052	001012		815	DENSIY, CMD	ISET DENSITY
001224	016777	001006	881876		MOV	CMD, SHXCS	ILOAD CUMMAND
001232	004767	666716			JSK	PC,AN1P	JGO AWAIT THANSFER READY
001236	005767	661030			151	FIN	JIF FINI FLAG
001242	001015				BNE	LNCOUL	JEQUALS ZERO THEN
001244	016777	041064	001060		MOV	SA, RHAUB	ILUAD SECTUR ADDRESS
001252	664767	666670			JSH	PC, ANIH	IGO AWAIT INANSPER READY
001256	005767	041000			T S I	FIN	IF FINI FLAG
001262	001005				BNE	ENDOUT	ISELECT DRIVE ISET TO WHITE SECTOR + INI ENABL ISET DENSITY IGOD COMMAND IGO ARAIT THANSFER HEADY IF FINI FLAG IGO AWAIT THANSFER READY IF FINI FLAG IGOUANIT THANSFER READY IF FINI FLAG IGOUALS ZERO THEN IGOAD FRACK ADDRESS IMAIT FOR INTERRUPT IMETURM
001204	016777	666762	001040		MUV	TA, OHXDB	LUAD THACK AUDRESS
881212	004767	000266			JSK	PC, INTER	IWALT FUR INTERRUPT
001276	000207			ENDULIS	815	PC	RETURN
				SETIL	MODULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
				.SETIL	MOLULE	4.1 - FILL RX0	2 BUFFER
001300 001314 001314 001320 001346 001332	612767 656767 616777 664767 665767 661624 66777	646961 6966762 6966716 696629 896736 866726	666730 66722 64166 666770	.SETIL ;	MOLULE MOV BIS MOV JSR TST BNE MOV	4.1 - FILL RXW BLASTY,CMD CML,WHXCS PC,ANTR FIN ENDOU2 WDCMT,WRXDB	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAD COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN LUAD WORD COUNT
001300 001314 001314 001320 001346 001332	612767 656767 616777 664767 665767 661624 66777	646961 6966762 6966716 696629 896736 866726	666730 66722 64166 666770	.SETIL ;	MOLULE MOV BIS MOV JSR TST BNE MOV	4.1 - FILL RXW BLASTY,CMD CML,WHXCS PC,ANTR FIN ENDOU2 WDCMT,WRXDB	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAD COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN LUAD WORD COUNT
201308 81386 081314 081322 801326 801326 801332 801334 801346	612767 656767 626767 624767 605767 605767 601624 616777 604767 604767 605767	000721 000762 072716 072627 070736 070726 070660 070660	666730 66722 64166 666770	.SETIL J	MODULE MOV BIS MOV JSR ISI BNE MOV JSR	4.1 - FILL RXW BLASTY,CMD CML,WHXCS PC,ANTR FIN ENDOU2 WCCNT,WRXDB PC,ANTR	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAD COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN JLOAD WORD COUNT JAAIT FOR "TR"
201302 0°1314 0°1322 0°1322 0°1326 0°1332 0°1334 0°1342 0°1342	612767 656767 616777 664767 601624 601624 601624 6016777 604767 605767 805767	646762 646762 646716 646629 846736 646669 846669 846716	060730 000722 041006 000770	.SETIL J	MODULE MOV BIS MOV JSR ISI BNE MOV JSR	4.1 - FILL RXW BLASTY,CMD CML,WHXCS PC,ANTR FIN ENDOU2 WCCNT,WRXDB PC,ANTR	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAD COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN JLOAD WORD COUNT JAAIT FOR "TR"
201300 001314 001322 201322 201334 201334 201334 201342 201342	612767 656767 616777 664767 601624 601624 601624 6016777 604767 605767 805767	646762 646762 646716 646629 846736 646669 846669 846716	666730 66722 64166 666770	.SETIL J	MODULE MOV BIS MOV JSR ISI BNE MOV JSR	4.1 - FILL RXW BLASTY,CMD CML,WHXCS PC,ANTR FIN ENDOU2 WCCNT,WRXDB PC,ANTR	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAD COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN JLOAD WORD COUNT JAAIT FOR "TR"
001300 01314 001322 301326 301326 301326 301326 301326 301346 301352 301352 301352	612767 656767 616777 605767 605767 601624 616777 604767 604767 805767 805767 805767 805767 805767 805767 805767 805767	000762 000762 000716 000726 000736 000600 000716 000716 0002342 0002342	666730 68722 641666 666776 666756	.SETIL J	MODULE MOV BIS MOV JSR TST BNE MOV JSR MOV JSR	<pre>4.1 = FILL PX#3 BLASTY,CMD CML,#HXCS PC,ANTR FIN ENDOUS PC,ANTF FIN ENDOUS ENCOUS</pre>	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAU COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN JLOAD WORD COUNT JAAIT FOR "TH" JF FINI FLAG JEQUALS ZFRO THEN JIGAU MASE ADR FOR OUTPUT BUFFER JNAIT FOR "DORE"
001300 01314 001322 301326 301326 301326 301326 301326 301346 301352 301352 301352	612767 656767 616777 605767 605767 601624 616777 604767 604767 805767 805767 805767 805767 805767 805767 805767 805767	040711 0%2762 0%2766 0%2628 0%2736 0%2736 0%2668 0%2716 0%2342	666730 68722 641666 666776 666756	.SETIL J	MODULE MOV BIS MOV JSR TST BNE MOV JSR MOV JSR	<pre>4.1 = FILL PX#3 BLASTY,CMD CML,#HXCS PC,ANTR FIN ENDOUS PC,ANTF FIN ENDOUS ENCOUS</pre>	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAU COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN JLOAD WORD COUNT JAAIT FOR "TH" JF FINI FLAG JEQUALS ZFRO THEN JIGAU MASE ADR FOR OUTPUT BUFFER JNAIT FOR "DORE"
101308 071314 071314 001322 001326 001334 001342 001346 001354 001354 001354	012767 056767 016777 004767 005767 001024 014777 005767 005767 001014 0127767 005757	046761 046762 047716 076627 076736 040667 070716 040667 070716 070716 070716 070716	000730 000722 01206 000770 000750	.SETIL ;	MODULE MOV BIS JSR TST BAE MOV JSR TST BIE MOV JSR TST BNE	<pre>% 4.1 = FILL RX#:</pre>	2 BUFFER SET FILL BUFFER COMMAND SET DENSITY JLOAU COMMAND J*AIT FOR "TR" JF FINI FLAG JEQUALS ZFRO THEN JLOAD WOHD COUNT J*AIT FOR "TR" JF FINI FLAG JEQUALS ZFRO THEN JNAIT FOR "DONE" JF FINI FLAG JEQUALS ZENO THEN
201308 201314 201314 201322 201326 201326 201324 201346 201354 201354 201354 201354 201354	012767 056767 016777 004767 005767 001024 014777 005767 005767 001014 0127767 005757	046761 046762 047716 076627 076736 040667 070716 040667 070716 070716 070716 070716	000730 000722 01206 000770 000750	.SETIL ;	MODULE MOV BIS JSR TST BAE MOV JSR TST BIE MOV JSR TST BNE	<pre>% 4.1 = FILL RX#:</pre>	2 BUFFER SET FILL BUFFER COMMAND SET DENSITY JLOAU COMMAND J*AIT FOR "TR" JF FINI FLAG JEQUALS ZFRO THEN JLOAD WOHD COUNT J*AIT FOR "TR" JF FINI FLAG JEQUALS ZFRO THEN JNAIT FOR "DONE" JF FINI FLAG JEQUALS ZENO THEN
201302 401302 201346 201322 201346 201346 201346 201346 201362 201366 201366 201372 201372	612767 656767 616777 605767 605767 6016777 6014767 605767 605767 605767 605767 605767 605767	000221 000762 070716 070726 070726 070726 070716 072342 070342 070576 080516 080576 080576	000730 000722 01206 000770 000750	.SETIL ;	MODULE MOV BIS JSR TST BAE MOV JSR TST BIE MOV JSR TST BNE	<pre>% 4.1 = FILL RX#:</pre>	2 BUFFER SET FILL BUFFER COMMAND SET DENSITY JLOAU COMMAND J*AIT FOR "TR" JF FINI FLAG JEQUALS ZFRO THEN JLOAD WOHD COUNT J*AIT FOR "TR" JF FINI FLAG JEQUALS ZFRO THEN JNAIT FOR "DONE" JF FINI FLAG JEQUALS ZENO THEN
201302 01314 02314 001326 001326 001326 001346 001354 001354 001354 001356 001356 001372 001372 001372	012767 056767 016777 004767 005767 001024 014777 005767 005767 001014 0127767 005757	000221 000762 070716 070726 070726 070726 070716 072342 070342 070576 080516 080576 080576	000730 000722 01206 000770 000750	.SETIL ;	MODULE MOV BIS JSR TST BAE MOV JSR TST BIE MOV JSR TST BNE	<pre>% 4.1 = FILL RX#:</pre>	2 BUFFER ISET FILL BUFFER COMMAND JSET DENSITY JLOAU COMMAND JAAIT FOR "TR" JIF FINI FLAG JEQUALS ZFRO THEN JLOAD WORD COUNT JAAIT FOR "TH" JF FINI FLAG JEQUALS ZFRO THEN JIGAU MASE ADR FOR OUTPUT BUFFER JNAIT FOR "DORE"

Figure 4-31 RX211/RXV21 Write/Fill Buffer Example

.

4.3.5.2 Read/Empty Buffer

Figure 4-32 illustrates a program to read data from the disk by performing read and empty buffer subroutines. The drive to be read is selected, the read command and interrupt enable are set, the density is set, and the command is loaded in the RX02/RXCS. There is a wait for TR and then the sector address is loaded in the RX02/RXDB; there is another wait for TR, and the track address is loaded in the RX02/RXDB. While the RX02 controller reads data from the selected location on the selected disk into the RX02 sector buffer, the program waits for an interrupt to occur and then there is a jump to the empty buffer subroutine. The empty buffer command is set, the density is set, and the command is loaded into the RX02/RXCS. After a TR is received, the word count is loaded into the RX02/RXDB; there is another wait for TR and the address in memory where the data is to be stored is loaded into the RX02/RXDB. The data is emptied from the sector buffer by the RX02 controller, and when the buffer is emptied, there is a return to the main program.

SBTIL MODULE 2.4 - PEAD SUBROUTINE

001406	000240			1. PU1:	NOP		
er1418	016767	846624	646626		MOV	UII.C~L	SELECT DRIVE
001416	252767	646167	000612		ыIS	#127.CMD	ISET READ COMMAND + INT ENB
081424	256767	686644	606664		BIS	UENSIY, CMD	SET DENSITY
281432	016777	4669666	666671		MOV	C-LIGRACS	LUAD COMMAND
821440	004767	466362			JSK	PC, AAJA	100 AWAI1 THANSFER REALY
001444	016777	666664	010664		KOY	SA, PHXDB	LOAD SECTOP ADDRESS
011452	084707	688478			JSH	PC,A+TH	IGU AWAIT TRANSFER READY
W1456	010777	886578	000646		NUV	IT, PHAL	ILOAD THACK ADURESS
011404	894767	680974			JSH	FC, INTER	1+AIT FOR INTERRUPT
co1471	684767	886462			JSK	FC, INBUF2	THEN GET HX02 BUFFER
ev: 1474	696267			ENLINS	FTS	FC	FRETURN

SET11 MODILE 2.2 - EMPTY RXM2 BUFFER

011562	000207			ENDIN2:	875	PC	1 HE TURN
vv1567	696249				NOP		
481552	012777	022744	000552		MOV	SRPAF'6BXDR	THEN LUAD HASE ADDR FOR INPUT BUFFER
08155r	661664				8 Y E	ENDIN2	FEGUALS ZERO
011544	045767	040524			T S 1	E I N	JIE FINI FLAG
601548	684767	666462			JSK	PC, ANTH	IMAIT FOR "IR" DO MOD U.TR
241232	616777	888534	040572		MOV	NUC'l,@PXUb	ITHEN LUAD WURD COUNT
881234	001014				0~L	ENDIG2	FOLALS ZEFU
DY1524	685767	666540			181	FI.	JIE FINI ELAG
er1524	004767	888422			724	PC, V' IH	INALT FOR "IA" DO MOD U.TR
8-1512	610777	080528	000010		MCIV	C~U, @HXCS	JELSE LUAD CUMMAND
or1564	256767	146564	090524		615	DENSIY, CHO	ISET LEVSIIY
841476	012707	945063	640532	INBUE 21	MC V	#3,C~U	ISET EMPLY BUFFER COMMAND

							TRANSFER RFADY SUBROUTINE
002146	485207	484969		4+ T F 1	CLF	TOCNT	FPFSFT TIFF OUT COUNTEP
402152	032777	896288	490116	151	91T	#240, FPXCS	ISEE IF TRANSFER PEADY SET
8216C	001003				BNE	25	IT SOI BP
042162	005267	888:44			1 MC	TOCHT	PUMP TIME OUT COUNTEP
812160	641371				B* 8	13	ITE NOT TIFED OUT: BH
892170	420242			281	NOP		
842172	090267				HT5	PC	FFTURN
				,			

MA-1852

Figure 4-32 RX211/RXV21 Read/Empty Buffer Example

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications.

What is your general reaction to this manual? In your judgment is it complete, accurate, well organized, well written, etc.? Is it easy to use?

What features are most useful?

What faults or errors have you found in the manual?

□ Please send me the current copy of the *Technical Documentation Catalog*, which contains information on the remainder of DIGITAL's technical documentation.

Does this manual satisfy the need you think it was intended to satisfy?

Does it satisfy your needs? ______ Why? _____

Name	Street
Title	City
Company	State/Country
Department	Zip

Additional copies of this document are available from:

Digital Equipment Corporation 444 Whitney Street Northboro, Ma 01532 Attention: Communications Services (NR2/M15) Customer Services Section

.

Order No. _____EK-RX02-UG-001

- Fold Here -

- -----

- Do Not Tear - Fold Here and Staple -

-

. .

- -

BUSINESS REPLY MAIL
FIRST CLASS

NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES
MAYNARD, MASS.

Postage will be paid by:
Image: Composition of the composition of th