

# **CONTROL DATA**

## **8092 TeleProgrammer**

**CUSTOMER ENGINEERING**

## RECORD OF CHANGE NOTICES

Address comments concerning this manual to:

Control Data Corporation  
Industrial Data Processing Division  
Technical Publications Section  
9549 Penn Avenue So.  
Minneapolis, Minnesota 55431

©1964, Control Data Corporation

Printed in the United States of America

## CONTENTS

### CHAPTER ONE - MAINTENANCE

|                             |     |
|-----------------------------|-----|
| Test Equipment and Tools    | 1-1 |
| Corrective Maintenance Aids | 1-1 |
| Logic Maintenance           | 1-2 |
| Printed Circuit Cards       | 1-3 |
| Maintenance Tests           | 1-7 |
| Cooling                     | 1-7 |
| Maintenance Schedules       | 1-7 |

### CHAPTER TWO - BUILDING BLOCK

|                             |     |
|-----------------------------|-----|
| Analysis of Single Inverter | 2-1 |
| Flip Flop                   | 2-3 |
| Control Delay               | 2-4 |
| AND Circuit                 | 2-6 |
| OR Circuit                  | 2-6 |
| Logic Equations             | 2-7 |
| Logic Diagram Symbols       | 2-8 |
| Standard Card Types         | 2-9 |

### CHAPTER THREE - INSTALLATION

|                      |     |
|----------------------|-----|
| General Requirements | 3-1 |
| Power Requirements   | 3-3 |

### CHAPTER FOUR - INSTRUCTION TIMING CHARTS

|                               |     |
|-------------------------------|-----|
| Introduction to Timing Charts | 4-1 |
| Timing Charts                 | 4-2 |

### APPENDIX A

|                                       |     |
|---------------------------------------|-----|
| Introduction To Card Placement Charts | A-1 |
| Card Placement Charts                 | A-2 |

### APPENDIX B

|                               |     |
|-------------------------------|-----|
| Introduction To Equation File | B-1 |
| Equation Format               | B-1 |
| Pin Assignments               | B-3 |
| Special Function Assignments  | B-4 |
| Equation File                 | 1   |

## ILLUSTRATIONS

|     |  |      |
|-----|--|------|
| 1-1 | Standard Inverter Waveforms                      | 1-4  |
| 1-2 | Control Delay Waveforms                          | 1-4  |
| 1-3 | Drive Generator (G10) Waveforms                  | 1-5  |
| 1-4 | Divertor (52A) Waveforms                         | 1-5  |
| 1-5 | Current Source (G12 & G13) Waveforms             | 1-5  |
| 1-6 | Inhibit Generator (G11) Waveforms                | 1-6  |
| 1-7 | Sense Amplifier (G14)                            | 1-6  |
| 2-1 | Typical Printed Circuit Card                     | 2-2  |
| 2-2 | Schematic Diagram of Standard Inverter Circuit   | 2-2  |
| 2-3 | Interconnection of Inverters to Form a Flip Flop | 2-3  |
| 2-4 | Control Delay                                    | 2-5  |
| 2-5 | AND Circuit                                      | 2-6  |
| 2-6 | Logic Diagram Symbols                            | 2-8  |
| 2-7 | Capacitive Delay Card                            | 2-11 |
| 2-8 | Capacitive Delay Application                     | 2-12 |
| 3-1 | Physical Dimensions                              | 3-2  |
| A-1 | Typical Card Placement Chart                     | A-1  |

## TABLES

|     |                                    |      |
|-----|------------------------------------|------|
| 2-1 | Description of Standard Card Types | 2-10 |
| 3-1 | Power Requirements                 | 3-3  |
| 4-1 | Steps in Executing Instructions    | 4-1  |
| B-1 | Symbol Assignments                 | B-2  |

## MAINTENANCE

This volume presents complete logic maintenance information for the CONTROL DATA\* 8092 TeleProgrammer. When mechanical adjustments are needed for the high speed punch, typewriter, etc., refer to commercial manuals supplied with those equipments.

System maintenance may be preventive or corrective. Preventive maintenance is designed to eliminate failures during operation by lubricating, cleaning, running test programs, and checking for worn or marginal parts. Corrective maintenance consists of diagnosing, locating, and remedying the cause of a failure after it has occurred.

### TEST EQUIPMENT AND TOOLS

Standard VOM

Oscilloscope (Tektronix 543 or equivalent)

151 Card Tester

Taper pin insertion tool

Taper pin crimping tool

Card extender

Usual hand tools for electrical and mechanical maintenance

### CORRECTIVE MAINTENACE AIDS

The ability of a maintenance engineer to locate malfunctions in the equipment depends upon knowledge of system logic, insight, and ability to use the maintenance aids. Maintenance aids in the TeleProgrammer instruction book series are:

- Pub # 105 Input/Output Specification
- 106 General Reference Manual
- 107 Programming Reference Manual
- 108 Customer Engineering Manual
- 109 Equipment Diagrams (Logic and Electrical)
- 129 TeleProgrammer Maintenance Tests

---

\*Registered trademark of Control Data Corporation.

## LOGIC MAINTENANCE

### TeleProgrammer

Logic maintenance of the TeleProgrammer involves determination of the area to be investigated through maintenance tests, subsequent console diagnosis of instructions causing the malfunction, and examination of this area with an oscilloscope.

Maintenance tests will narrow the field of instruction suspected of giving trouble. The tests to be performed will be determined by the type of trouble: input, output, storage, and so forth.

The console with its display of register contents, status lights and operating controls provide for the first level of diagnosis. A test program indicates a malfunction and the general area of the TeleProgrammer causing it. To localize the failure to a given register or instruction the basic procedure at the console is to execute, in the step mode, the instructions which involve the area containing the malfunction. Compare the results displayed on the console with those known to be correct. Discrepancies may result from several possible causes. Enter more instructions (manually) and step through to eliminate causes. After several repetitions of this procedure, the area of malfunction will be determined.

After console diagnosis has indicated the circuits which may be causing the malfunction, examine these circuits with an oscilloscope.

In some cases observation of circuits in a static condition is sufficient; however, examination of dynamic circuit conditions is often required. This is done by repeated execution of an instruction that uses the circuit. To repeat an instruction, store it and a jump instruction in an unused area of storage to form a loop. The analyzing instruction may be repeated at high speed (Run) or by storage reference cycles (Step).

Information for localizing the malfunction to a group of circuits and then to an individual circuit is contained in:

- 1) instruction timing charts (chapter 4)
- 2) file of equations (appendix B)
- 3) logic diagrams (diagram volume)

The jack location and test point information required in taking waveforms for each circuit are provided by equations and diagrams.

Waveforms taken at the circuit test point by an oscilloscope indicate the circuit output. Test point waveforms are the inversion of the circuit inputs. The common ground connection for the oscilloscope is at the outer chassis edge. A synchronizing signal for the oscilloscope can be obtained from the test point of

another circuit. The synchronizing source should produce a signal just in advance of that time when a circuit is to be examined.

To examine signals on the individual pins of a card, remove the bar which holds the row of cards in position, remove the card, insert the card extender, and plug the card into the extender. Waveforms of representative cards provide a basis for determining the condition of the card under test.

## PRINTED CIRCUIT CARDS

Corrective maintenance isolates the trouble to an electrical component such as a blown fuse, loose E-strip connection, broken cable lead, etc., or to an electronic component, such as a printed circuit card. This section provides a series of waveforms against which the individual cards may be compared, and gives procedures for determining which component on the faulty card is defective. A definitive analysis of each card is presented in the 151 Card Tester manual. For all waveforms the oscilloscope has been connected so that negative voltages produce upward deflection.

### Logic Cards


Logic cards are standard inverters (figure 1-1), control delays (figure 1-2), and flip-flops. The flip-flop waveform is not given, since the pulse width from this type of card is an arbitrary value depending on set and clear signals. The rise time of the pulse should be substantially under 0.1 usec. Anything slower than this approaches the area where clock pulses (nominally 0.167 usec wide) may not act on the pulse at the right time or, if they do, produce a runt pulse.

### Storage Cards


In general, these waveforms were taken with the TeleProgrammer in a loop, which accounts for the composite nature of the oscillograms. In figure 1-4, the waveform shows both the working time of the diverter (rectangular portion) and also the period when it is not in use (base line). Type 53 is omitted due to its similarity to the standard inverter card.

Adequate spares are provided for all card types in the system. If an oscilloscope check points to a card as the source of trouble, that card is replaced. The most definitive check on faulty cards is made with the card tester which will show up low beta transistors as well as shorted, open, or reversed diodes.

If a card tester is not available, the ohmic value of all resistive components, as well as the presence of open or shorted diodes, may be determined by using the OHMS setting of a standard VOM. The diodes used throughout the card types have a back resistance varying from 50K to 200K ohms. The forward resistance is a function of the current flowing through it. Average readings of 4-5 on the X1 scale, or 20-30 on the X10 scale are satisfactory. After determining the direction of current flow in the ohm meter circuit, it is well to mark the meter leads to facilitate future diode checking.



(a) Good inverter output (forced from "1" to "0" as a result of a 1 usec pulse recurring at 3.2 usec intervals.




(b) Slow-fall inverter output (conditions as outlined above).

Vertical Sensitivity: 1 volt/cm  
Sweep: 1 usec/cm


Figure 1-1 Standard Inverter Waveforms



(a) Clocked input to first inverter ( $H_1$ ).



(b) Output from  $H_1$  ("A" side of control delay card).



(c) Delayed output from V element.

Vertical Sensitivity: 1 volt/cm  
Sweep: 0.1 usec/cm

Figure 1-2 Control Delay Waveforms




Figure 1-3 Drive Generator (G10)




Figure 1-4 Diverter (52A)




Figure 1-5 Current Source (G12 & G13)




Figure 1-6 Inhibit Generator (G11)




Figure 1-7 Sense Amplifier (G14)

## MAINTENANCE TESTS

A TeleProgrammer maintenance test manual is shipped with each TeleProgrammer. Consult this manual for the following test programs and routines:

- T01 Memory Test - Worst Pattern
- T02 Quality Assurance Logic Test
- T03 Quality Assurance Typewriter Speed Test

## COOLING

All blowers and fans use grease-sealed ball bearings and should require no maintenance for the life of the machine. Blower filters should be cleaned weekly. The filter must be removed from its position immediately below the front door, washed with warm water and a household detergent, and rinsed with cool water. Total heat generated by the system cabinets is given in appendix C, Installation.

## MAINTENANCE SCHEDULES


Typewriter maintenance information is included here. Schedules for magnetic tape maintenance are in the Magnetic Tape System instruction books.

|        |                      |   |
|--------|----------------------|---|
| DAILY  | Clean:               | Computer room: desk top and floors, especially.   |
| WEEKLY | Clean:<br>Lubricate: | Air filters in all cabinets.<br>Typewriter: grease metal-on-metal friction points, oil springs, and pivot points. |


It is strongly recommended that the following tests be run weekly. They consume less than one-half hour and will aid greatly in preventive maintenance. (See Maintenance tests for the routines.)

- T01 Memory Test - Worst Pattern
- T02 Quality Assurance Logic Test
- T03 Quality Assurance Typewriter Speed Test


|                  |                         |  |
|------------------|-------------------------|--|
| MONTHLY          | Clean:<br>Inspect:      | Typewriter: keys and platen.<br>Typewriter: worn ribbon. |
| SEMI<br>ANNUALLY | Clean and<br>Lubricate: | Typewriter.  |




8092 TeleProgrammer



TeleProgrammer Control Panel



Rear of TeleProgrammer Control Panel



Lower Portion - Logic Chassis

## BUILDING BLOCK

The basic building block of the TeleProgrammer is a single inverter transistor circuit. This circuit is used: (1) alone, as a single inverter; (2) in a pair to form a flip-flop; and (3) in a configuration of three to form a control delay. The major portion of the TeleProgrammer is constructed by interconnecting these circuits, which are packaged on 2 1/2 by 2 1/8 inch printed circuit cards (figure 1). Each card is equipped with a 15-pin male connector for plugging into the major equipment chassis.

### ANALYSIS OF SINGLE INVERTER

Within the TeleProgrammer two signal levels are used, -3.0v, logical "1" and -0.5v, logical "0". The single inverter inverts these signal levels: a -3.0v input becomes a -0.5v output, and vice versa.

In the standard inverter circuit shown in figure 2-2, transistor Q01 is connected as an emitter-follower; Q02, as an amplifier. The collector circuits of the transistors have two feedback loops which prevent the transistors from being driven to cutoff or saturation. As a result, switching from one state to the other is accomplished in from 50 to 100 nanoseconds.

An input signal is applied via isolation diodes CR01 or CR02 to a voltage divider network composed of resistors R07, R08, R09, R10 and R11. An input signal of -0.5v (point A) results in -1.5v at point B and 0.8v at the base of Q01 (point C). CR01 is biased 1v in the backward direction to provide for noise suppression at the input of the inverter. Capacitor C01, between CR01 and the base of Q01, provides rapid coupling of input signal changes to Q01, improving the switching time of the circuit.

Transistors Q01 and Q02 each provide beta\* current gains of approximately 100; loop gain of the two transistors is on the order of  $10^4$ . The collector current of Q01 and Q02 develops the output voltage across resistor R07. Output diode CR09 isolates the output line from the other output line connected to CR10.

Diodes CR07 and CR08 form the feedback loops which prevent transistors Q01 and Q02 from being driven to cutoff or saturation. The positive-going limit allows a maximum transistor conduction that is less than saturation; the negative-going limit fixes a minimum conduction for the transistors. When the transistors approach cutoff, their collectors approach -3.0v. The collector potential is coupled back to the base of Q01 through CR08, R09 and R10. As a consequence the base of Q01 always is held at a sufficiently negative voltage to permit some minimum conduction of Q01 and thus Q02.

---

\* The beta current gain is the ratio of collector current to base current.




Figure 2-1 Typical Printed Circuit Card




Figure 2-2 Schematic Diagram of Standard Inverter Circuit

When the transistors approach saturation, the collectors approach 0v. The collector potential is coupled back to the base of Q01 through CR07 and R10. The base of Q01 is thus prevented from becoming so negative that saturation occurs.

### FLIP FLOP

All short term storage of information in the TeleProgrammer is accomplished by flip-flops (FFs). A FF is two single inverter circuits interconnected as shown in figure 3 (each rectangle represents a single inverter). One of the inverters is the set side of the FF; the other, the clear side. The FF is placed in the "1" (set) state by a set input that is "1". Conversely, it is placed in the "0" (cleared) state by a clear input that is "1". (Set and clear inputs are never "1" at the same time.)

The storage capability of a FF means simply that it remains in a state that is indicative of the last "1" input received. Specifically, if a "1" pulse is present at the set input, then the output of inverter A000 (figure 3) becomes "0". This output is applied as an input to A001 and the output then becomes "1". The output of A001 is fed back to A000. Thus, when the set input returns to "0", the feedback connection between A000 and A001 permits the storage of the state to which the "1" pulse on the set input forced the FF. Should the clear input later receive a "1" pulse, the output of A001 becomes "0", and the feedback input to A000 is "0". Consequently, A000 furnishes a "1" output which is returned to A001 to replace the "1" pulse at the clear input.

When the FF is set, A001 has a "1" output, and A000 has a "0" output. Conversely, when the FF is cleared, A001 has a "0" output and A000 has a "1" output.

The conventional square or box symbol for a FF is used in figure 2-3 to show the relationship between it and the inverter configuration which forms the FF. The square which represents the FF encompasses the crossover of the outputs.




Figure 2-3 Interconnection of Inverters to Form a Flip Flop

## CONTROL DELAY

The single inverter and FF described above are static, unclocked devices; the output of the inverter is a steady-state inversion of its input. A set FF provides a steady "1" from the set output and a "0" from the clear output until it is cleared. Timed and properly spaced pulses are essential to TeleProgrammer operation. The control delay (figure 2-4) shapes and resynchronizes the signals to provide timed outputs.

Outputs from the master clock are two sine waves  $180^\circ$  out of phase. Since these waves are clipped and shaped by the inverter circuits to which the clock cards are connected, they are square waves (C000 and C001) in figure 4b. The difference in times that the simplified clock waves remain at 0v and -3v is due to the threshold (approximately -1.5v) of the subsequent inverters.


The control delay consists of a special FF ( $H^{---}$ ) and one or more inverters ( $V^{---}$  or  $N^{---}$ ) connected to the "0" output of the FF (figure 4a). The special FF has set inputs only, those going to  $I^1$ . The logic inputs (one of which must be clocked) are always signals from other building blocks. Feedback from  $I^2$  to  $I^1$  is gated by one of the clock phases, which is opposite to that applied to the output inverters. Thus, in figure 4a the odd phase (C001) gates the feedback and clocks the input from K025. The even phase C000, goes to output inverter V000.

During the odd clock phase (C001) the input signal sets FF, H000. The internal feedback is gated during this clock phase so that the FF action extends (or delays) the original input signal. The even clock phase (C000) gates the FF output. Duration of the output from V000 is established by the even clock phase.

In the waveforms for the control delay elements shown in figure 4b, the internal switching time of each inverter is the minimum value of 50 nanoseconds. Shaded areas indicate variations in pulses due to external wiring delays. If, for example, wiring delays were reduced to zero, the output of N901 would go to "0" at time 2 and remain "0" until time 5. At the other extreme, if the delay were a maximum of 50 nanoseconds, the output of N901 would go to "0" at time 3 and remain "0" until time 6.

The time at which the output of  $I^1$  may go to "0" varies over a 100-nanosecond period. The delays introduced at N901 are felt at  $I^1$  also. If N901 has the maximum delay but  $I^1$  has no delay, the  $I^1$  output goes to "0" at time 7 and remains "0" until time 13. If both N901 and  $I^1$  have the full delay, the  $I^1$  output is "0" from time 8 to time 14.

If capacitive wiring delays are zero, the leading edge of the output from V000 occurs at time 9 because the clock input to V000 from C000 does not go to "0" until time 8. The logic input signal to the control delay, gated by N901, goes to "0" at time 10; however, C001 allows this signal to be replaced by gating the



NOTES:

1. Numbered intervals on time scale represent 50 nanoseconds.
2. In wave forms, negative is up, positive is down.




Figure 2-4 Control Delay

feedback from  $I^2$  to  $I^1$  until time 12. As a result, the original input signal is provided as an output from  $I^1$  until at least time 13.

The output of  $I^1$  encompasses the "0" portion of C000 (figure 2-4b). Since the output of V000 is the AND function of NOT C000 and NOT  $I^1$ , it is a "1" only when both are "0". Therefore, the occurrence and duration of the V000 output are determined by the period that C000 is a "0".

The delay interval of 0.2 microsecond is the period of the master clock; that is, the interval between the leading (or trailing) edges of successive clock phase pulses.

#### AND CIRCUIT

The AND circuit is shown in figure 2-5. The diodes of an AND circuit are the output diodes of inverters. As many as four diodes, each from different inverters, may be connected in an AND. The common cathode connection of the diodes is tied to the input of an inverter, which furnishes the remaining elements of the AND circuit. In order for the output of the AND to be a "1", that is, at -3.0v, inputs A, B and C must all three be at -3.0v. If any of the inputs are at -0.5v ("0"), then the cathodes of all three diodes are held at this potential, as is the output at D.




Figure 2-5 AND Circuit

#### OR CIRCUIT

The OR circuit consists of the input components of an inverter. The inverter shown in figure 2 has a two-input OR circuit, which involves R01, CR01, and R02 as well as voltage divider R09, R10 and R11 connected to -20v.

The potential at B, the common junction of the anodes of the OR diodes, is -1.5 (indicating a "0" in the circuit) only if both inputs at the cathodes of CR01 and CR02 are at 0.5v. If either OR input goes to -3.0v ("1"), then the potential at B is forced more negative than -1.5v. This more negative potential indicates a "1".

## LOGIC EQUATIONS

A single inverter is a circuit which provides as an output the inverted form of its input. Thus if any of the inputs to an inverter is a "1", its output is a "0"; conversely, its output is a "1" only if all of its inputs are "0". An equation is a logic representation of the inverter. For example:

$$K^{310} = K^{311} + V^{220} F^{585} K^{415} + V^{676} F^{940} J^{134}$$

The symbol on the left of the equal sign, called the subject term, denotes the inverter described by the equation. The expression on the right of the equal sign describes the logical configuration of the inputs.

The + sign represents the OR function or logical sum; the absence of a sign between symbols represents the AND function or logical product. In the context of equations, the word term designates a single symbol or group of symbols that is a logical product. The equation given above for inverter K310 has three terms, each representing an input to the inverter. Thus K310 has a "0" output if: (1) K311 is a "1"; (2) the AND function of V220, F585 and K415 is satisfied, that is, if each of them is a "1"; or (3) the AND function of V676, F940, F940 and J134 is satisfied, that is, if each of them is a "1".

TeleProgrammer operations are timed by a two-phase master clock. Circuits which receive timing signals from the clock are denoted by symbols H, V and N. The base letter of master clock symbols is C. The even or odd character of the third superscript digit indicates timing relations as follows:

|      |                          |   |
|------|--------------------------|---|
| C--- | with odd<br>third digit  | represents a circuit furnishing odd phase clock<br>pulses                                 |
| C--- | with even<br>third digit | represents a circuit furnishing even phase clock<br>pulses                                |
| H--- |                          |   |
| V--- | with odd<br>third digit  | provides an output during odd clock phases, receives<br>an input during even clock phases |
| N--- |                          |   |
| H--- |                          |   |
| V--- | with even<br>third digit | provides an output during even clock phases<br>receives an input during odd clock phases  |
| N--- |                          |   |

Circuits with symbols L and M are not represented by complete equation entries. In these circuits only inputs or outputs (but not both) are represented by equation symbols.


## LOGIC DIAGRAM SYMBOLS

The logic diagrams use five basic symbols to represent the logic properties of circuit configurations in the computer (figure 2-6).


Inputs to the diagram symbols are identified by arrows; outputs, by the absence of arrows. The OR function is represented on diagrams by arrows to the inverter. The AND function is represented by a small circle. An input to the AND is represented by a line; the output from the AND (which is input to a logical element such as an inverter) is represented by an arrow.

The FF is a storage device with two stable states, "1" (set) and "0" (clear), and is composed of two inverters. The logic symbol for a FF is a square formed from the rectangles representing the two inverters. The logic designations of the two inverters appear within the square. In a logic diagram, the inverter which receives the set input is at the top and the inverter which receives the clear input is at the bottom. Set outputs are received from the top inverter and clear outputs from the bottom (figure 2-3).


a. SINGLE INVERTER




b. SINGLE INVERTER WITH THREE "OR" INPUTS



c. SINGLE INVERTER WITH "AND" INPUT



d. FLIP-FLOP



e. CONTROL DELAY




Figure 2-6 Logic Diagram Symbols

The logic designation of the set side of a FF has an even last digit and the clear side of the same FF is designated by the next odd digit; for example, K942/943.

A control delay consists of an H<sup>---</sup> part, which receives the input, and a V<sup>---</sup> or N<sup>---</sup> part, which provides the output. Control delays receive inputs during one clock phase and furnish an output during the opposite clock phase.

### STANDARD CARD TYPES

The majority of printed circuit cards consist of one or two standard inverters on a single card. The cards differ in the number of inverters, the number of input and output diodes, and the electrical interconnections. An inverter may have a maximum of six inputs and a maximum of eight outputs. Since an unused input terminal is sensed as a "1" input, no more than the exact number of input terminals required can be present. Inverter cards, therefore, are provided with varying numbers of input and output terminals to handle the various logic requirements.

The inverter cards are assigned two-digit numbers; the higher-order designates the type of card, the lower-order the number of inputs associated with each inverter on the card. (On control delay cards, only one inverter has external inputs.) Inverter card types and the pin assignments for each are listed in table 1. The significance of letters is:

- I - input
- O - output
- A or C - (as subscript) one of two inverters
- C - (not as subscript), a clock pulse

### CAPACITIVE DELAY NETWORKS

Capacitive delays are used in certain areas of computer logic, particularly input-output circuits, to delay the recognition of a change from the "0" to the "1" state. The delay, accomplished by connecting an integrating circuit to the junction of a pair of logic cards, may be fixed value or variable through a limited range.

In the fixed delay (figure 2-7) the logic input to card B is delayed by a time constant which is the product of the 6800 ohm resistor on card B and the capacitor C. With the output transistor on card A grounded (logical "0" out), C is discharged to ground. When the transistor is switched off (logical "1" out), C begins charging through the 6800 ohm resistor until the threshold level of card B (-1.5v) is realized, a point determined by the time constant RC.

The actual delay time, as observed on an oscilloscope, for any fixed delay may vary considerably due to circuit constants. The delay times selected allow sufficient latitude for the circuits to operate successfully with these variations.

When a critical delay period is necessary a variable delay network will permit accurate adjustment. In the circuit shown in figure 8, a variable resistor on the 73A delay card may be adjusted to the desired time constant. The value of R in the RC factor is the effective parallel resistance of 2200 ohms and the selected setting of R.


TABLE 2-1. DESCRIPTION OF STANDARD CARD TYPES

| Type   | Title                | Pin   | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             | 12             | 13 | 14 | 15 |
|--------|----------------------|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----|----|
| 01     | Oscillator           |   |                |                |                |                |                |                | O              | O              |                |                |                |                | *  | *  | *  |
| 11     | Inverter             |   | I              |                |                |                | O              | O              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 12     | Inverter             |   | I              | I              |                |                | O              | O              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 13     | Inverter             |   | I              | I              | I              |                | O              | O              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 14     | Inverter             |   | I              | I              | I              | I              | O              | O              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 15     | Inverter             |   | I              | I              | I              | I              | I              | O              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 16     | Inverter             |   | I              | I              | I              | I              | I              | I              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 20     | Quadruple Inverter   |   | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>B</sub> | O <sub>B</sub> | O <sub>B</sub> | I <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | I <sub>D</sub> | O <sub>D</sub> | O <sub>D</sub> |    |    |    |
| 21     | Double Inverter      |   | I <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | O <sub>C</sub> |    |    |    |
| 22     | Double Inverter      |   | I <sub>A</sub> | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | I <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> |    |    |    |
| 23     | Double Inverter      |   | I <sub>A</sub> | I <sub>A</sub> | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | I <sub>C</sub> | I <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> |    |    |    |
| 24     | Double Inverter      |   | I <sub>A</sub> | I <sub>A</sub> | I <sub>A</sub> | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | I <sub>C</sub> | I <sub>C</sub> | I <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> |    |    |    |
| 30     | Double FF            |   | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>B</sub> | O <sub>B</sub> | O <sub>B</sub> | I <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | I <sub>D</sub> | O <sub>D</sub> | O <sub>D</sub> |    |    |    |
| **31   | FF                   |   | I <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | O <sub>C</sub> |    |    |    |
| **32   | FF                   |   | I <sub>A</sub> | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | I <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> |    |    |    |
| **33   | FF                   |   | I <sub>A</sub> | I <sub>A</sub> | I <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | O <sub>A</sub> | I <sub>C</sub> | I <sub>C</sub> | b              | O <sub>C</sub> | O <sub>C</sub> | O <sub>C</sub> |    |    |    |
| ***41  | Control Delay        |   | I              |                |                |                |                |                | I <sub>C</sub> | O              | O              | O              | O              | O              | O  | O  |    |
| ***44  | Control Delay        |   | I              | I              | I              | I              |                | I <sub>C</sub> | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 52, 53 | G10-G14 Memory Cards | (See TeleProgrammer Reference Manual, IDP 106, pp. 337-343) |                |                |                |                |                |                |                |                |                |                |                |                |    |    |    |
| 67     | Output               |   | I <sub>A</sub> | I <sub>A</sub> | O <sub>A</sub> |                | I <sub>B</sub> | I <sub>B</sub> | O <sub>B</sub> | I <sub>C</sub> | I <sub>C</sub> | O <sub>C</sub> |                |                |    |    |    |
| 68     | Input                |   | I <sub>A</sub> |                | O <sub>A</sub> | O <sub>A</sub> | I <sub>B</sub> |                | O <sub>B</sub> | O <sub>B</sub> | I <sub>C</sub> |                | O <sub>C</sub> | O <sub>C</sub> |    |    |    |
| 69     | Output               |   | I <sub>A</sub> |                | O <sub>A</sub> |                | I <sub>B</sub> |                | O <sub>B</sub> | I <sub>C</sub> |                | O <sub>C</sub> |                |                |    |    |    |
| 73A    | Variable Delay       |   | I              | O              | O              | O              | O              | O              | O              | O              | O              | O              | O              | O              | O  | O  |    |
| 82     | Variable Delay       |   | I              | O              | I              | O              | I              | O              | I              | O              | I              | O              | I              | O              |    |    |    |

\* Unless otherwise noted: pin 13 equals -20v; pin 14 equals ground; pin 15 equals +20v.

\*\* Two inverter units with internal feedback connections.

\*\*\* A Clock Pulse applied to pin 6 controls the internal feedback connection.



DOTTED LINES SHOW CONNECTIONS TO  
PRODUCE DELAY USED IN FIGURE 2-6

Figure 2-7 Capacitive Delay Card

In this circuit, the driving card is an output amplifier (L-card). This is necessary since the variable resistance on card C may draw more current than could be handled by the output transistor of a conventional logic card. An input amplifier (M-card) is required to return the logic levels to -3v and 0.5v.

When either delay is used, a Y logic symbol and a coordinate position define the location of the delay card. Numbers following the dash identify pins to which the delay components are connected. In the variable delay card in figure 2-7 the variable resistor may be connected to as many individual capacitors as necessary to produce the desired delay range; the exact delay is resolved by adjusting the resistor. It is possible for one 73A card to provide one variable delay (for example, pins 1 and 3), and up to eight fixed delays, or to provide nine fixed delays, (pin 1 not used).




Figure 2-8 Capacitive Delay Application

The control network circuit for the high speed punch uses capacitive delay (figure 10). Requisites for this circuit are a short (5 usec) clear pulse to PSR and an accurately adjusted 4 ms delay to govern the length of the punch cycle.

With both FFs cleared, CLEAR is held to a "0" by the Punch FF, while the L-card output is at ground, thereby negating the delay network. When an input pulse sets Punch Ready, the Punch FF is also set at the next sync pulse. Clear cannot be energized, however, since Punch Ready holds it to a "0". The delay circuit begins to charge, and after 4 ms a pulse from INV clears Punch Ready. The length of the resulting clear pulse is governed by the delay circuit connecting the clear sides of the two FFs.

## INSTALLATION

The Control Data 8092 TeleProgrammer is designed to be used with a minimum of environmental restrictions. This section provides electrical and physical information to aid in the preparation of a suitable site for the system. Detailed data on equipment sizes and power requirements are also included. For information concerning other than the common requirements consult Control Data Corporation.

### GENERAL REQUIREMENTS

#### TEMPERATURE

Blowers cool the equipment by drawing air through a re-usable filter located below the front door, and circulating the air out of the equipment cabinet through a vent below the rear door. The filter must be regularly cleaned to insure proper circulation.

The system operates in a normal room air environment not exceeding 100°F. Heat generated by the equipment should be quickly removed from the vicinity of the cabinets by circulating the room air.

If tape is used in the system, a low humidity limit of 40% minimizes static build up on the magnetic tape. A high humidity limit of 60% prevents deterioration of punched cards and acetate magnetic tape.


#### AREA CLEANLINESS

Clean the computer site regularly to avoid dust accumulation. Dust and cigarette ashes in the immediate vicinity of the tape handlers may collect on the magnetic tape and cause errors in operation. Avoid smoking when handling magnetic tapes.


#### SPACE AND LAYOUT REQUIREMENTS

The position of the equipment cabinets is partially determined by the size and shape of the area available for the system installation. Cabinets should be arranged to permit easy access both for operation and maintenance personnel. There should be a three-foot clearance surrounding each piece of equipment to allow for free movement of test equipment.


Installation, including dimensions and door swings, are given for each equipment on figure 3-1. Dimensions and weights are summarized in table 3-1.



a. 8092 TeleProgrammer



b. 8155 Multiplexer



c. 8061 DCT

Figure 3-1 Physical Dimensions

## POWER REQUIREMENTS

The power service facilities for the computer system are supplied by the customer and should be installed before arrival of the system. Exceptions are those items specifically noted to be supplied and installed by Control Data Corporation at the time of installation.

### POWER SERVICE

The primary power requirement consists of 115 volt, 60 cycle single phase. Current requirements are listed in table 3-1. A typical TeleProgrammer system uses normal convenience outlets in the system area for the computer and Peripheral equipment. Magnetic tape handlers require special heavy-duty wiring. At the customers option, the 115 volt single phase power may be derived from one leg of a three-phase, y-connected source.

### CABLES

The information cables which connect the various elements in the system are delivered at the time of installation. All information cables are identical except for length. Total cable length should not exceed 75 feet. Prior to delivery, the customer can determine the length of the cables by referring to his equipment layout plan and if the total length of the cables exceeds 75 feet revisions should be made. Detailed cable makeup and interconnection data are found in the maintenance volumes.

All cables in the system are supplied by Control Data Corporation at the time of delivery. Standard cable lengths are 15 feet and 25 feet. Any unusual lengths may be purchased from Control Data Corporation or supplied independently by the customer. Pin assignments on Input/Output cables are shown in Publication IDP 105: INPUT/OUTPUT SPECIFICATIONS.

TABLE 3-1. POWER REQUIREMENTS HEIGHT WIDTH DEPTH WEIGHT

|                        |       |     |       |     |         |
|------------------------|-------|-----|-------|-----|---------|
| 8092<br>TELEPROGRAMMER | 7.5 A | 68" | 28"   | 26" | 515 LBS |
| 8155<br>MULTIPLEXER    | 12 A  | 68" | 34"   | 30" | 900 LBS |
| 8061<br>D C T          | 3 A   | 29" | 19.5" | 30" | 215 LBS |



## INSTRUCTION TIMING CHARTS

The following pages present a time base analysis of instructions in the Tele-Programmer repertoire. Only those times wherein a command or enable occurs are shown. Common functions such as advancing the excursions counter are omitted. The instructions appear in sequence. Table 4-1 lists each instruction in terms of storage reference cycles. Because in the majority of cases each initial D cycle is similar, it has not been repeated for each instruction.

TABLE 4-1  
Steps in Executing Instructions

| Instructions  | Phase | Z Reg.           | A Reg. |
|---|-------|------------------|--------|
| 1) 00, 77   | D     | Instruction      | NC*    |
| 2) 01   | D     | Instruction      | Result |
| 3) 02, 03, 70   | D     | Instruction      | NC     |
| 4) 04, 05, 70, 71   | D     | Instruction      | NC     |
|   | C     | Jump Address     | NC     |
| 5) 06   | D     | Instruction      | Result |
| 6) 013, 113   | D     | Instruction      | Result |
| 7) 10, 11, 12<br>14, 15, 16<br>20, 21, 22<br>25, 26, 30<br>31, 32, 34<br>35, 36 | D     | Instruction      | NC     |
|   | A     | Indirect Address | NC     |
|   | B     | Operand Address  | NC     |
|   | C     | Operand          | Result |
| 8) 41, 42   | D     | Instruction      | NC     |
|   | A     | Indirect Address | NC     |
|   | B     | Operand Address  | NC     |
|   | C     | Contents of A    | NC     |
| 9) 51, 55   | D     | Instruction      | NC     |
|   | B     | Operand Address  | NC     |
|   | C     | Operand          | Result |
|   | C'    | Contents of A    | Result |
| 10) 60, 61, 62<br>63, 64  | D     | Instruction      | NC     |
|   | C     | Jump Address     | NC     |

\* NC means no register change.

| Instructions               | Phase | Z Reg.              | A Reg.              |
|----------------------------|-------|---------------------|---------------------|
| 11) 72, 73<br><br>Repeated | D     | Instruction         | NC                  |
|                            | B     | Starting Address    | Starting Address    |
|                            | C     | Ending Address      | NC                  |
|                            | B'    | I/O Character       | Starting Address +1 |
|                            | C'    | Ending Address      | NC                  |
| 12) 74                     | D     | Instruction         | NC                  |
|                            | C     | Output Address      | NC                  |
| 13) 76                     | D     | Instruction         | NC                  |
|                            | C     | Input Character     | Input Character     |
| 14) 75                     | D     | Instruction         | NC                  |
|                            | C     | Output Upper 6 bits | NC                  |

| INSTRUCTION 00 ERROR STOP (ERR) |   |         |         |         |      |
|---------------------------------|---|---------|---------|---------|------|
| TIME                            | D CYCLE                                   | A CYCLE | B CYCLE | C CYCLE | TIME |
| 00                              |   |         |         |         | 00   |
| 01                              |   |         |         |         | 01   |
| 02                              | Advance $P_1$ by 1, Clear S               |         |         |         | 02   |
| 03                              |   |         |         |         | 03   |
| 04                              |   |         |         |         | 04   |
| 05                              | $P \rightarrow S$                         |         |         |         | 05   |
| 06                              | Set Divert FF                             |         |         |         | 06   |
| 07                              | $P_2 = P_1$                               |         |         |         | 07   |
| 10                              | Set Read FF, Clear Z                      |         |         |         | 10   |
| 11                              |   |         |         |         | 11   |
| 12                              | $MCS \rightarrow Z$                       |         |         |         | 12   |
| 13                              | Clear F                                   |         |         |         | 13   |
| 14                              |   |         |         |         | 14   |
| 15                              | Clear Read FF                             |         |         |         | 15   |
| 16                              | Set Inhibit FF, $Z \rightarrow F$         |         |         |         | 16   |
| 17                              |   |         |         |         | 17   |
| 20                              | Set Write FF                              |         |         |         | 20   |
| 21                              |   |         |         |         | 21   |
| 22                              |   |         |         |         | 22   |
| 23                              |   |         |         |         | 23   |
| 24                              |   |         |         |         | 24   |
| 25                              |   |         |         |         | 25   |
| 26                              | Clear Divert FF                           |         |         |         | 26   |
| 27                              | Clear Write, Inhibit FF's<br>Clear Run FF |         |         |         | 27   |

4-3

## INSTRUCTION

01 SHIFT 'A' LEFT ONE BIT (SHA)

4-4

| TIME | D CYCLE                                  | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|--|---------|---------|---------|------|
| 00   |  |         |         |         | 00   |
| 01   |  |         |         |         | 01   |
| 02   | Advance $P_1$ by 1, Clear S              |         |         |         | 02   |
| 03   |  |         |         |         | 03   |
| 04   |  |         |         |         | 04   |
| 05   | $P \rightarrow S$                        |         |         |         | 05   |
| 06   | Set Divert FF                            |         |         |         | 06   |
| 07   | $P_2 = P_1$                              |         |         |         | 07   |
| 10   | Set Read FF, Clear Z                     |         |         |         | 10   |
| 11   |  |         |         |         | 11   |
| 12   | $MCS \rightarrow Z$                      |         |         |         | 12   |
| 13   | Clear F                                  |         |         |         | 13   |
| 14   |  |         |         |         | 14   |
| 15   | Clear Read FF                            |         |         |         | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$        |         |         |         | 16   |
| 17   | $A \cdot 2^1 \rightarrow Q$ (15 thru 25) |         |         |         | 17   |
| 20   | Set Write FF                             |         |         |         | 20   |
| 21   | Clear A'                                 |         |         |         | 21   |
| 22   |  |         |         |         | 22   |
| 23   | Toggle A'                                |         |         |         | 23   |
| 24   | Probe A'                                 |         |         |         | 24   |
| 25   | $A' \rightarrow A$                       |         |         |         | 25   |
| 26   | Clear Divert FF                          |         |         |         | 26   |
| 27   | Clear Write, Inhibit FF's<br>Set D Cycle |         |         |         | 27   |

## INSTRUCTION

02 TRANSFER 'A' TO TAG REGISTER (ATT)

45

| TIME | D CYCLE   | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|---|---------|---------|---------|------|
| 00   |   |         |         |         | 00   |
| 01   |   |         |         |         | 01   |
| 02   | Advance $P_1$ by 1, Clear S                                       |         |         |         | 02   |
| 03   |   |         |         |         | 03   |
| 04   |   |         |         |         | 04   |
| 05   | $P \rightarrow S$   |         |         |         | 05   |
| 06   | Set Divert FF   |         |         |         | 06   |
| 07   | $P_2 = P_1$   |         |         |         | 07   |
| 10   | Set Read FF, Clear Z  |         |         |         | 10   |
| 11   |   |         |         |         | 11   |
| 12   | $MCS \rightarrow Z$   |         |         |         | 12   |
| 13   | Clear F   |         |         |         | 13   |
| 14   |   |         |         |         | 14   |
| 15   | Clear Read FF   |         |         |         | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F, F'$<br>( $F'$ Selects Tag Reg.) |         |         |         | 16   |
| 17   |   |         |         |         | 17   |
| 20   | Set Write FF  |         |         |         | 20   |
| 21   |   |         |         |         | 21   |
| 22   |   |         |         |         | 22   |
| 23   |   |         |         |         | 23   |
| 24   |   |         |         |         | 24   |
| 25   |   |         |         |         | 25   |
| 26   | Clear Divert FF, $A \rightarrow \text{Tag}$                       |         |         |         | 26   |
| 27   | Clear Write, Inhibit FF's<br>Set D Cycle                          |         |         |         | 27   |

## INSTRUCTION

03 TRANSFER TAG REGISTER TO 'A' (TTA)

9-4

| TIME | D CYCLE   | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|---|---------|---------|---------|------|
| 00   |   |         |         |         | 00   |
| 01   |   |         |         |         | 01   |
| 02   | Advance $P_1$ by 1, Clear S                                       |         |         |         | 02   |
| 03   |   |         |         |         | 03   |
| 04   |   |         |         |         | 04   |
| 05   | $P \rightarrow S$   |         |         |         | 05   |
| 06   | Set Divert FF   |         |         |         | 06   |
| 07   | $P_2 = P_1$   |         |         |         | 07   |
| 10   | Set Read FF, Clear Z  |         |         |         | 10   |
| 11   |   |         |         |         | 11   |
| 12   | $MCS \rightarrow Z$   |         |         |         | 12   |
| 13   | Clear F   |         |         |         | 13   |
| 14   |   |         |         |         | 14   |
| 15   | Clear Read FF   |         |         |         | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F, F'$<br>( $F'$ selects Tag Reg.) |         |         |         | 16   |
| 17   |   |         |         |         | 17   |
| 20   | Set Write FF  |         |         |         | 20   |
| 21   |   |         |         |         | 21   |
| 22   |   |         |         |         | 22   |
| 23   |   |         |         |         | 23   |
| 24   |   |         |         |         | 24   |
| 25   |   |         |         |         | 25   |
| 26   | Clear Divert FF, Tag $\rightarrow 'A'$                            |         |         |         | 26   |
| 27   | Clear Write, Inhibit FF's<br>Set D Cycle                          |         |         |         | 27   |

| INSTRUCTION |  | 04 SET BUFFER STARTING ADDRESS (ABR) D or DC SEQUENCE |                                 |      |
|-------------|--|---|---------------------------------|------|
|             |  | 05 SET BUFFER ENDING ADDRESS (ABX) D or DC SEQUENCE   |                                 |      |
| TIME        | D CYCLE  | B CYCLE   | C CYCLE                         | TIME |
| 00          |  |   |                                 | 00   |
| 01          |  |   |                                 | 01   |
| 02          | Advance $P_1$ by 1, Clear S  |   | Clear S, Adv. $P_1$ by 1        | 02   |
| 03          |  |   |                                 | 03   |
| 04          |  |   |                                 | 04   |
| 05          | $P \rightarrow S$  |   | $P \rightarrow S$               | 05   |
| 06          | Set Divert FF  |   |                                 | 06   |
| 07          | $P_2 = P_1$  |   | Set $P_2 = P_1$                 | 07   |
| 10          | Set Read FF, Clear Z   |   | Clear Z                         | 10   |
| 11          |  |   |                                 | 11   |
| 12          | $MCS \rightarrow Z$  |   | $MCS \rightarrow Z$             | 12   |
| 13          | Clear F  |   |                                 | 13   |
| 14          |  |   |                                 | 14   |
| 15          | Clear Read FF  |   |                                 | 15   |
| 16          | Set Inhibit FF, $Z \rightarrow F$                                  |   | $+Z \rightarrow R$ (15 thru 25) | 16   |
| 17          |  |   |                                 | 17   |
| 20          | Set Write FF   |   |                                 | 20   |
| 21          |  |   | Clear A'                        | 21   |
| 22          |  |   |                                 | 22   |
| 23          | Adv. $P_1$ by 1 (Buff Not Busy)                                    |   | Toggle A'                       | 23   |
| 24          |  |   | Probe A'                        | 24   |
| 25          |  |   |                                 | 25   |
| 26          | $A \rightarrow BER, BXR; I_3 \rightarrow BER, BXR$ (Buff Not Busy) |   | $A', Tag \rightarrow P$         | 26   |
| 27          | Clear Divert FF  |   |                                 |      |
|             | Clear Write, Inhibit FF's  |   | Set D Cycle                     |      |
|             | $Set P_2 = P_1$ ; Set D Cycle (Buff Not Busy)                      |   |                                 |      |

## INSTRUCTION

06 TRANSFER BUFFER ENTRANCE REGISTER TO 'A' (BER)

| TIME | D CYCLE                                    | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|--|---------|---------|---------|------|
| 00   |  |         |         |         | 00   |
| 01   |  |         |         |         | 01   |
| 02   | Advance $P_1$ by 1, Clear S                |         |         |         | 02   |
| 03   |  |         |         |         | 03   |
| 04   |  |         |         |         | 04   |
| 05   | $P \rightarrow S$                          |         |         |         | 05   |
| 06   | $P_2 = P_1$                                |         |         |         | 06   |
| 07   | Set Read FF, Clear Z                       |         |         |         | 07   |
| 10   |  |         |         |         | 10   |
| 11   |  |         |         |         | 11   |
| 12   | $MCS \rightarrow Z$                        |         |         |         | 12   |
| 13   | Clear F                                    |         |         |         | 13   |
| 14   |  |         |         |         | 14   |
| 15   | Clear Read FF                              |         |         |         | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$          |         |         |         | 16   |
| 17   |  |         |         |         | 17   |
| 20   | Set Write FF                               |         |         |         | 20   |
| 21   |  |         |         |         | 21   |
| 22   |  |         |         |         | 22   |
| 23   |  |         |         |         | 23   |
| 24   |  |         |         |         | 24   |
| 25   |  |         |         |         | 25   |
| 26   | Clear Divert FF; $BER \rightarrow 'A'$     |         |         |         | 26   |
| 27   | Clear Write, Inhibit FF's<br>Set 'D' Cycle |         |         |         | 27   |

## INSTRUCTION

## 07 CLEAR BUFFER CONTROLS (CBC)

49

| TIME | D CYCLE   | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|---|---------|---------|---------|------|
| 00   |   |         |         |         | 00   |
| 01   |   |         |         |         | 01   |
| 02   | Advance $P_1$ by 1, Clear S                                   |         |         |         | 02   |
| 03   |   |         |         |         | 03   |
| 04   |   |         |         |         | 04   |
| 05   | $P \rightarrow S$   |         |         |         | 05   |
| 06   | Set Divert FF   |         |         |         | 06   |
| 07   | $P_2 = P_1$   |         |         |         | 07   |
| 10   | Set Read FF, Clear Z  |         |         |         | 10   |
| 11   |   |         |         |         | 11   |
| 12   | MCS $\rightarrow$ Z   |         |         |         | 12   |
| 13   | Clear F   |         |         |         | 13   |
| 14   |   |         |         |         | 14   |
| 15   | Clear Read FF   |         |         |         | 15   |
| 16   | Set Inhibit FF, Z $\rightarrow$ F                             |         |         |         | 16   |
| 17   |   |         |         |         | 17   |
| 20   | Set Write FF  |         |         |         | 20   |
| 21   |   |         |         |         | 21   |
| 22   |   |         |         |         | 22   |
| 23   |   |         |         |         | 23   |
| 24   |   |         |         |         | 24   |
| 25   |   |         |         |         | 25   |
| 26   | Clear IBA, OBA, Buff Busy, etc.                               |         |         |         | 26   |
| 27   | Clear Divert FF<br>Clear Write, Inhibit FF's<br>Set 'D' Cycle |         |         |         | 27   |

## INSTRUCTION

10, 11 12 LOGICAL PRODUCT (LPN, LPM, LPI)

DC or DBC OR DABC SEQUENCE

| TIME | D CYCLE | A CYCLE  | B CYCLE                  | C CYCLE   | TIME  |
|------|---------|--|--------------------------|---|---|
| 4-10 | 00      |  |                          |   | 00  |
|      | 01      |  |                          |   | 01  |
|      | 02      | Advance $P_1$ by 1, Clear S  | Adv. $P_1$ by 1; Clear S | Adv. $P_1$ by 1(LPD); Clear S                           | Adv. $P_1$ by 1(LPNI); Clear S                            |
|      | 03      |  |                          |   | 02  |
|      | 04      |  |                          |   | 03  |
|      | 05      | $P \rightarrow S$  | $P \rightarrow S$        | $P \rightarrow S$ (LPD); $Z \rightarrow S$ (LPI)        | $P \rightarrow S$ (LPNI); $Z$ , Tag $\rightarrow S$ (LPD) |
|      | 06      | Set Divert FF  |                          |   | 05  |
|      | 07      | $P_2 = P_1$  | $P_2 = P_1$              | $P_2 = P_1$   | 06  |
|      | 10      | Set Read FF, Clear Z   | Clear Z                  | Clear Z   | 07  |
|      | 11      |  |                          |   | 10  |
|      | 12      | $MCS \rightarrow Z$  | $MCS \rightarrow Z$      | $MCS \rightarrow Z$                                     | 11  |
|      | 13      | Clear F  |                          |   | 12  |
|      | 14      |  |                          |   | 13  |
|      | 15      | Clear Read FF  |                          |   | 14  |
|      | 16      | Set Inhibit FF, $Z \rightarrow F$  |                          | + $Z \rightarrow R$ ; $A \rightarrow R$<br>(15 thru 25) | 15  |
|      | 17      |  |                          |   | 16  |
|      | 20      | Set Write FF   |                          |   | 17  |
|      | 21      |  |                          | Clear A'  | 20  |
|      | 22      |  |                          |   | 21  |
|      | 23      |  |                          | Toggle A'   | 22  |
|      | 24      |  |                          | Probe A'  | 23  |
|      | 25      |  |                          | $A' \rightarrow A$                                      | 24  |
|      | 26      | Clear Divert FF  |                          |   | 25  |
|      | 27      | Clear Write, Inhibit FF's<br>Set C Cycle (LPN); Set 'B' Cycle<br>'B' Cycle (LPNI); Set A Cycle (LPI) | Set 'B' Cycle            | Set 'C' Cycle   | 26  |
|      |         |  |                          |   | 27  |

## INSTRUCTION

013, 113 CLEAR INTERRUPT LOCKOUT (CIL)

4-11

| TIME | D CYCLE                                    | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|--|---------|---------|---------|------|
| 00   |  |         |         |         | 00   |
| 01   |  |         |         |         | 01   |
| 02   | Advance $P_1$ by 1, Clear S                |         |         |         | 02   |
| 03   |  |         |         |         | 03   |
| 04   |  |         |         |         | 04   |
| 05   | $P \rightarrow S$                          |         |         |         | 05   |
| 06   | Set Divert FF                              |         |         |         | 06   |
| 07   | $P_2 = P_1$                                |         |         |         | 07   |
| 10   | Set Read FF, Clear Z                       |         |         |         | 10   |
| 11   |  |         |         |         | 11   |
| 12   | $MCS \rightarrow Z$                        |         |         |         | 12   |
| 13   | Clear F                                    |         |         |         | 13   |
| 14   |  |         |         |         | 14   |
| 15   | Clear Read FF                              |         |         |         | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$          |         |         |         | 16   |
| 17   |  |         |         |         | 17   |
| 20   | Set Write FF                               |         |         |         | 20   |
| 21   | Clear P (113)                              |         |         |         | 21   |
| 22   | Clear Interrupt Lockout FF                 |         |         |         | 22   |
| 23   | PSR P (113)                                |         |         |         | 23   |
| 24   |  |         |         |         | 24   |
| 25   |  |         |         |         | 25   |
| 26   | Clear Divert FF                            |         |         |         | 26   |
| 27   | Clear Write, Inhibit FF's<br>Set 'D' Cycle |         |         |         | 27   |

| INSTRUCTION                |         | 14, 15, 16 LOGICAL SUM (LSN, LSM, LSI)   |                          |  |   |
|----------------------------|---------|--|--------------------------|--|---|
| DC or DBC or DABC SEQUENCE |         |  |                          |  |   |
| TIME                       | D CYCLE | A CYCLE  | B CYCLE                  | C CYCLE                                      | TIME  |
| 4-12                       | 00      |  |                          |  | 00  |
|                            | 01      |  |                          |  | 01  |
|                            | 02      | Advance $P_1$ by 1, Clear S  | Adv. $P_1$ by 1; Clear S | Adv. $P_1$ by 1(LSP); Clear S                | Adv. $P_1$ by 1(LSN); Clear S                   |
|                            | 03      |  |                          |  | 02  |
|                            | 04      |  |                          |  | 03  |
|                            | 05      | $P \rightarrow S$  | $P \rightarrow S$        | $P \rightarrow S(LSD); Z \rightarrow S(LSI)$ | $P \rightarrow S(LSN); Z, Tag S$<br>(LSD + LSI) |
|                            | 06      | Set Divert FF  |                          |  | 05  |
|                            | 07      | $P_2 = P_1$  | $P_2 = P_1$              | $P_2 = P_1$                                  | 06  |
|                            | 10      | Set Read FF, Clear Z   | Clear Z                  | Clear Z                                      | 07  |
|                            | 11      |  |                          |  | 10  |
|                            | 12      | $MCS \rightarrow Z$  | $MCS \rightarrow Z$      | $MCS \rightarrow Z$                          | 11  |
|                            | 13      | Clear F  |                          |  | 12  |
|                            | 14      |  |                          |  | 13  |
|                            | 15      | Clear Read FF  |                          |  | 14  |
|                            | 16      | Set Inhibit FF, $Z \rightarrow F$  |                          |  | 15  |
|                            | 17      |  |                          |  | 16  |
|                            | 20      | Set Write FF   |                          |  | 17  |
|                            | 21      |  |                          | Clear A'                                     | 20  |
|                            | 22      |  |                          |  | 21  |
|                            | 23      |  |                          | Toggle A'                                    | 22  |
|                            | 24      |  |                          |  | 23  |
|                            | 25      |  |                          | $A' \rightarrow A$                           | 24  |
|                            | 26      | Clear Divert FF  |                          |  | 25  |
|                            | 27      | Clear Write, Inhibit FF's<br>Set C Cycle(LSN); Set B<br>Cycle(LSD); Set A Cycle(LSI) | Set B Cycle              | Set C Cycle                                  | 26  |
|                            |         |  |                          | Set D Cycle                                  | 27  |

## INSTRUCTION

20, 21, 22 LOAD A DIRECT (LDN, LDM, LDI)

25, 26 LOAD A COMPLEMENT (LCM, LCI)

## DC or DBC or DABC SEQUENCE

| TIME | D CYCLE  | A CYCLE                         | B CYCLE                           | C CYCLE                              | TIME |
|------|--|---------------------------------|-----------------------------------|--------------------------------------|------|
| 4-13 | 00 Advance P <sub>1</sub> by 1,Clear S   | Adv.P <sub>1</sub> by 1,Clear S | Adv.P <sub>1</sub> by1(LDD +LCD); | Adv.P <sub>1</sub> by 1(LDN);Clear S | 00   |
|      | 01   |                                 |                                   |                                      | 01   |
|      | 02   |                                 |                                   |                                      | 02   |
|      | 03   |                                 |                                   |                                      | 03   |
|      | 04   |                                 |                                   |                                      | 04   |
|      | 05 P→S   | P→ S                            | P→S(LDD + LCD);Z→S                | P→S(LDN);Z,Tag→S                     | 05   |
|      | 06 Set Divert FF   |                                 | (LDI + LCI)                       | (LDI+LDI+LCD+LCI)                    | 06   |
|      | 07 P <sub>2</sub> = P <sub>1</sub>   | P <sub>2</sub> = P <sub>1</sub> | P <sub>2</sub> = P <sub>1</sub>   | P <sub>2</sub> = P <sub>1</sub>      | 07   |
|      | 10 Set Read FF, Clear Z  | Clear Z                         | Clear Z                           | Clear Z                              | 10   |
|      | 11   |                                 |                                   |                                      | 11   |
|      | 12 MCS → Z   | MCS → Z                         | MCS → Z                           | MCS → Z                              | 12   |
|      | 13 Clear F   |                                 |                                   |                                      | 13   |
|      | 14   |                                 |                                   |                                      | 14   |
|      | 15 Clear Read FF   |                                 |                                   |                                      | 15   |
|      | 16 Set Inhibit FF,Z→F  |                                 |                                   | (+Z→R(LD-);-Z→R(LC-))                | 16   |
|      | 17   |                                 |                                   | (15 thru 25)                         | 17   |
|      | 20 Set Write FF  |                                 |                                   |                                      | 20   |
|      | 21   |                                 |                                   | Clear A'                             | 21   |
|      | 22   |                                 |                                   |                                      | 22   |
|      | 23   |                                 |                                   | Toggle A'                            | 23   |
|      | 24   |                                 |                                   | Probe A'                             | 24   |
|      | 25   |                                 |                                   | A'→A                                 | 25   |
|      | 26 Clear Divert FF   |                                 |                                   |                                      | 26   |
|      | 27 Clear Write,Inhibit FF's<br>Set C Cycle(LDN);Set<br>B Cycle (LDD + LCD);<br>Set A Cycle (LDI + LCI) | Set B Cycle                     | Set C Cycle                       | Set D Cycle                          | 27   |

DC or DBC or DABC SEQUENCE

| INSTRUCTION                |  |                          |  |  |
|----------------------------|--|--------------------------|--|--|
|                            | 30, 31, 32 ADD (ADN, ADM, ADI)   |                          |  |  |
|                            | 34, 35, 36 SUBTRACT (SBN, SBM, SBI)  |                          |  |  |
| DC or DBC or DABC SEQUENCE |  |                          |  |  |
| TIME                       | D CYCLE  | A CYCLE                  | B CYCLE  | C CYCLE  |
| 00                         |  |                          |  |  |
| 01                         |  |                          |  |  |
| 02                         | Advance $P_1$ by 1, Clear S  | Adv. $P_1$ by 1; Clear S | Adv. $P_1$ by 1(LPD); Clear S                    | Adv. $P_1$ by 1(ADN+SBN)<br>Clear S                                    |
| 03                         |  |                          |  |  |
| 04                         |  |                          |  |  |
| 05                         | $P \rightarrow S$  | $P \rightarrow S$        | $P \rightarrow S$ (LPD); $Z \rightarrow S$ (LPI) | $P \rightarrow S$ (ADN+SBN)Z, Tag $\rightarrow S$<br>(ADD+ADI+SBD+SBI) |
| 06                         | Set Divert FF  |                          |  |  |
| 07                         | $P_2 = P_1$  | $P_2 = P_1$              | $P_2 = P_1$                                      | $P_2 = P_1$  |
| 10                         | Set Read FF, Clear Z   | Clear Z                  | Clear Z  | Clear Z  |
| 11                         |  |                          |  |  |
| 12                         | $MCS \rightarrow Z$  | $MCS \rightarrow Z$      | $MCS \rightarrow Z$                              | $MCS \rightarrow Z$  |
| 13                         | Clear F  |                          |  |  |
| 14                         |  |                          |  |  |
| 15                         | Clear Read FF  |                          |  | +A $\rightarrow Q$ , +Z $\rightarrow R$ (AD-) -Z $\rightarrow R$       |
| 16                         | Set Inhibit FF, Z $\rightarrow F$  |                          |  | (SB-) (15 thru 25)   |
| 17                         |  |                          |  |  |
| 20                         | Set Write FF   |                          |  |  |
| 21                         |  |                          |  | Clear A'   |
| 22                         |  |                          |  | Toggle A'  |
| 23                         |  |                          |  | Probe A'   |
| 24                         |  |                          |  | $A' \rightarrow A$   |
| 25                         |  |                          |  |  |
| 26                         | Clear Divert FF  |                          |  |  |
| 27                         | Clear Write, Inhibit FF's<br>Set C Cycle(LPN); Set B Cycle<br>Cycle(LPD); Set A Cycle(LPI) | Set B Cycle              | Set C Cycle                                      | Set D Cycle  |

4-14

## INSTRUCTION

41, 42 STORE (STM, STI)

DBC or DABC CYCLE

| TIME | D CYCLE   | A CYCLE                              | B CYCLE                                   | C CYCLE               | TIME |
|------|---|--------------------------------------|---|-----------------------|------|
| 4-15 |   |                                      |   |                       | 00   |
|      | 00 Advance P <sub>1</sub> by 1, Clear S                             | 00 Adv. P <sub>1</sub> by 1; Clear S | 00 Adv. P <sub>1</sub> by 1(LPD); Clear S | 00 Clear S            | 00   |
|      | 01  |                                      |   |                       | 01   |
|      | 02  |                                      |   |                       | 02   |
|      | 03  |                                      |   |                       | 03   |
|      | 04  |                                      |   |                       | 04   |
|      | 05 P → S  | 05 P → S                             | 05 P → S(LPD); Z → S(LPI)                 | 05 Z, Tag → S         | 05   |
|      | 06 Set Divert FF  |                                      |   |                       | 06   |
|      | 07 P <sub>2</sub> = P <sub>1</sub>                                  | 07 P <sub>2</sub> = P <sub>1</sub>   | 07 P <sub>2</sub> = P <sub>1</sub>        |                       | 07   |
|      | 10 Set Read FF, Clear Z   | 10 Clear Z                           | 10 Clear Z                                | 10 Clear Z            | 10   |
|      | 11  |                                      |   |                       | 11   |
|      | 12 MCS → Z  | 12 MCS → Z                           | 12 MCS → Z                                | 12 A → Z              | 12   |
|      | 13 Clear F  |                                      |   |                       | 13   |
|      | 14  |                                      |   |                       | 14   |
|      | 15 Clear Read FF  |                                      |   | 15 +Z → R(15 thru 25) | 15   |
|      | 16 Set Inhibit FF, Z → F  |                                      |   |                       | 16   |
|      | 17  |                                      |   |                       | 17   |
|      | 20 Set Write FF   |                                      |   | 20 Clear A'           | 20   |
|      | 21  |                                      |   |                       | 21   |
|      | 22  |                                      |   |                       | 22   |
|      | 23  |                                      |   | 23 Toggle A'          | 23   |
|      | 24  |                                      |   | 24 Probe A'           | 24   |
|      | 25  |                                      |   | 25 A' → A             | 25   |
|      | 26 Clear Divert FF  |                                      |   |                       | 26   |
|      | 27 Clear Write, Inhibit FF's<br>Set B Cycle(STD); Set C Cycle (STI) | 27 Set B Cycle                       | 27 Set C Cycle                            | 27 Set D Cycle        | 27   |

## INSTRUCTION

51, 55 REPLACE ADD; REPLACE ADD 1 (RAM, RAO)

## DBCC' SEQUENCE

4  
16

| TIME | D CYCLE                                  | CYCLE                    | CYCLE  | CYCLE                                   | TIME |
|------|--|--------------------------|--|---|------|
| 00   |  |                          |  |   | 00   |
| 01   |  |                          |  |   | 01   |
| 02   | Adv. $P_1$ by 1, Clear S                 | Adv. $P_1$ by 1; Clear S | Clear S  |   | 02   |
| 03   |  |                          |  |   | 03   |
| 04   |  |                          |  |   | 04   |
| 05   | $P \rightarrow S$                        | $P \rightarrow S$        | $Z, Tag \rightarrow S$                                     |   | 05   |
| 06   | Set Divert FF                            |                          |  |   | 06   |
| 07   | $P_2 = P_1$                              | $P_2 = P_1$              |  |   | 07   |
| 10   | Set Read FF, Clear Z                     | Clear Z                  | Clear Z  | Clear Z                                 | 10   |
| 11   |  |                          |  |   | 11   |
| 12   | $MCS \rightarrow Z$                      | $MCS \rightarrow Z$      | $MCS \rightarrow Z$  | $A \rightarrow Z$                       | 12   |
| 13   | Clear F                                  |                          |  |   | 13   |
| 14   |  |                          |  |   | 14   |
| 15   | Clear Read FF                            |                          | $A \rightarrow Q(RAI); +Z \rightarrow R; +1 \rightarrow Q$ |   | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$        |                          | (RAO) (15 thru 25)   | $+Z \rightarrow R(15 \text{ thru } 25)$ | 16   |
| 17   |  |                          |  |   | 17   |
| 20   | Set Write FF                             |                          | Clear A'   | Clear A'                                | 20   |
| 21   |  |                          |  |   | 21   |
| 22   |  |                          |  |   | 22   |
| 23   |  |                          | Toggle A'  | Toggle A'                               | 23   |
| 24   |  |                          | Probe A'   | Probe A'                                | 24   |
| 25   |  |                          | $A' \rightarrow A$   | $A' \rightarrow A$                      | 25   |
| 26   | Clear Divert FF                          |                          |  |   | 26   |
| 27   | Clear Write, Inhibit FF's<br>Set B Cycle | Set C Cycle              | Set C' Cycle; Block Clear                                  | Set D Cycle                             | 27   |

C Cycle

| INSTRUCTION |         | 60, 61, 62, 63, 64 JUMP - ZERO; Non-Zero; Positive; Negative; Unconditional<br>(ZJP; NZP; PJP; NJP; UJP) |         |         |      |
|-------------|---------|--|---------|---------|------|
| TIME        | D CYCLE | A CYCLE  | B CYCLE | C CYCLE | TIME |
| 00          | 4       | 4  | 4       | 4       | 00   |
| 01          |         |  |         |         | 01   |
| 02          |         |  |         |         | 02   |
| 03          |         |  |         |         | 03   |
| 04          |         |  |         |         | 04   |
| 05          |         |  |         |         | 05   |
| 06          |         |  |         |         | 06   |
| 07          |         |  |         |         | 07   |
| 10          |         |  |         |         | 10   |
| 11          |         |  |         |         | 11   |
| 12          |         |  |         |         | 12   |
| 13          |         |  |         |         | 13   |
| 14          |         |  |         |         | 14   |
| 15          |         |  |         |         | 15   |
| 16          |         |  |         |         | 16   |
| 17          |         |  |         |         | 17   |
| 20          |         |  |         |         | 20   |
| 21          |         |  |         |         | 21   |
| 22          |         |  |         |         | 22   |
| 23          |         |  |         |         | 23   |
| 24          |         |  |         |         | 24   |
| 25          |         |  |         |         | 25   |
| 26          |         |  |         |         | 26   |
| 27          |         |  |         |         | 27   |

Set C Cycle (Jump Sat.)

## INSTRUCTION

70, 71 INITIATE BUFFER INPUT OR OUTPUT (IBI, IBO)

D or DC SEQUENCE

4-18

| TIME | D CYCLE  | A CYCLE | B CYCLE | C CYCLE                         | TIME |
|------|--|---------|---------|---------------------------------|------|
| 00   |  |         |         |                                 | 00   |
| 01   |  |         |         |                                 | 01   |
| 02   | Advance $P_1$ by 1, Clear S  |         |         | Adv. $P_1$ by 1; Clear S        | 02   |
| 03   |  |         |         |                                 | 03   |
| 04   |  |         |         |                                 | 04   |
| 05   | $P \rightarrow S$  |         |         | $P \rightarrow S$               | 05   |
| 06   | Set Divert FF  |         |         |                                 | 06   |
| 07   | $P_2 = P_1$  |         |         | $P_2 = P_1$                     | 07   |
| 10   | Set Read FF, Clear Z   |         |         | Clear Z                         | 10   |
| 11   |  |         |         |                                 | 11   |
| 12   | $MCS \rightarrow Z$  |         |         | $MCS \rightarrow Z$             | 12   |
| 13   | Clear F  |         |         |                                 | 13   |
| 14   |  |         |         |                                 | 14   |
| 15   | Clear Read FF  |         |         | $+Z \rightarrow R$ (15 thru 25) | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$  |         |         |                                 | 16   |
| 17   |  |         |         |                                 | 17   |
| 20   | Set Write FF   |         |         |                                 | 20   |
| 21   |  |         |         | Clear A'                        | 21   |
| 22   |  |         |         |                                 | 22   |
| 23   | Adv. $P_1$ by 1, Set BSI, Set IBA or OBA, (Buff not Busy)  |         |         | Toggle A'                       | 23   |
| 24   | Clear SSI  |         |         | Probe A'                        | 24   |
| 25   |  |         |         |                                 | 25   |
| 26   | Clear Divert FF, Set Buff RDY  |         |         | $A' \text{, Tag} \rightarrow P$ | 26   |
| 27   | Clear Write, Inhibit FF's, Set C Cycle (Buff Busy)<br>Set Buff Busy, Set D Cycle and $P_2 = P_1$ (Buff not Busy) |         |         | Set D Cycle                     | 27   |

INSTRUCTION  
72, 73 NORMAL INPUT/OUTPUT (INN,OUT)

DBC - B'C' - B'C' SEQUENCE

| TIME | D CYCLE                           | B CYCLE                           | B' CYCLE                       | TIME |
|------|-----------------------------------|-----------------------------------|--------------------------------|------|
| 00   |                                   |                                   |                                | 00   |
| 01   |                                   |                                   |                                | 01   |
| 02   | Adv. P <sub>1</sub> by 1, Clear S | Adv. P <sub>1</sub> by 1; Clear S | Clear S                        | 02   |
| 03   |                                   |                                   |                                | 03   |
| 04   |                                   |                                   |                                | 04   |
| 05   | P → S                             | P → S                             | A, Tag S                       | 05   |
| 06   | Set Divert FF                     |                                   |                                | 06   |
| 07   | P <sub>2</sub> = P <sub>1</sub>   | P <sub>2</sub> = P <sub>1</sub>   |                                | 07   |
| 10   | Set Read FF, Clear Z              | Clear Z                           | Clear Z                        | 10   |
| 11   |                                   |                                   |                                | 11   |
| 12   | MCS → Z                           | MCS → Z                           | INP → Z (72) MCS → Z(73)       | 12   |
| 13   | Clear F                           |                                   | Clear Wait Input FF            | 13   |
| 14   |                                   | (+Z → R)(15 thru 25)              | (A → Q); (+1 → R) (15 thru 25) | 14   |
| 15   | Clear Read FF                     |                                   |                                | 15   |
| 16   | Set Inhibit FF, Z → F             |                                   |                                | 16   |
| 17   |                                   |                                   |                                | 17   |
| 20   | Set Write FF                      |                                   |                                | 20   |
| 21   |                                   | Clear A'                          | Clear A'                       | 21   |
| 22   |                                   |                                   |                                | 22   |
| 23   |                                   | Toggle A'                         | Toggle A'                      | 23   |
| 24   |                                   | Probe A'                          | Probe A'                       | 24   |
| 25   | Clear Divert FF; Set I/O SEQ. FF  | A' → A                            | A' → A                         | 25   |
| 26   |                                   |                                   | Set Wait Output                | 26   |
| 27   | Clear Write, Inhibit FF's         | Set C Cycle                       | Set C Cycle                    | 27   |

Note: Cycles occur in following order: D, B, C, B', C'; cycle C and C' are shown on page 4-20.

| INSTRUCTION                |         | 72, 73 NORMAL INPUT/OUTPUT (INN, OUT)                 |  |
|----------------------------|---------|---|--|
| DBC - B'C' - B'C' SEQUENCE |         |   |  |
| TIME                       | C CYCLE | C' CYCLE  | TIME                                     |
| 4-20                       | 00      |   | 00                                       |
|                            | 01      |   | 01                                       |
|                            | 02      | Adv. P <sub>1</sub> by 1, Clear S                     | Clear S                                  |
|                            | 03      |   |  |
|                            | 04      |   |  |
|                            | 05      | P → S   | P → S                                    |
|                            | 06      |   |  |
|                            | 07      | P <sub>2</sub> = P <sub>1</sub>                       |  |
|                            | 10      | Clear Z   | Clear Z                                  |
|                            | 11      |   |  |
|                            | 12      | MCS → Z   | MCS → Z                                  |
|                            | 13      |   |  |
|                            | 14      |   |  |
|                            | 15      | +Z → R, A → Q<br>(15 thru 25)                         | -Z → R; A → Q<br>(15 thru 25)            |
|                            | 16      |   |  |
|                            | 17      |   |  |
|                            | 20      |   |  |
|                            | 21      | Clear A'  | Clear A'                                 |
|                            | 22      |   |  |
|                            | 23      | Toggle A'   | Toggle A'                                |
|                            | 24      | Probe A'  | Probe A'                                 |
|                            | 25      | Block A' → A  | Block A' → A                             |
|                            | 26      | Set Wait INP.(72) Clear I/O(A = 0)                    | Clear I/O SEQ.(A' = 0) Set Wait INP.(72) |
|                            | 27      | Set B Cycle (A ≠ 0), Set D Cycle (A = 0), Set C Cycle | Set B Cycle(A' ≠ 0) Set D Cycle (A' = 0) |

| INSTRUCTION |         | 74, 76 OUTPUT NO ADDRESS: INPUT TO A (OTN, INA)         |         |   |      |
|-------------|---------|---|---------|---|------|
| DC SEQUENCE |         |   |         |   |      |
| TIME        | D CYCLE | A CYCLE   | B CYCLE | C CYCLE   | TIME |
| 4-21        | 00      |   |         |   | 00   |
|             | 01      |   |         |   | 01   |
|             | 02      | Adv. $P_1$ by 1, Clear S                                |         | Adv. $P_1$ by 1, Clear S;                         | 02   |
|             | 03      |   |         | (74 only)   | 03   |
|             | 04      |   |         |   | 04   |
|             | 05      | $P \rightarrow A$                                       |         | $P \rightarrow S$ (74 only)                       | 05   |
|             | 06      | Set Divert FF   |         |   | 06   |
|             | 07      | $P_2 = P_1$   |         | $P_2 = P_1$                                       | 07   |
|             | 10      | Set Read FF, Clear Z                                    |         | Clear Z   | 10   |
|             | 11      |   |         |   | 11   |
|             | 12      | $MCS \rightarrow Z$                                     |         | $INP \rightarrow Z$ (76) $MCS \rightarrow Z$ (74) | 12   |
|             | 13      | Clear F   |         | Clear Wait Input FF                               | 13   |
|             | 14      |   |         |   | 14   |
|             | 15      | Clear Read FF   |         |   | 15   |
|             | 16      | Set Inhibit FF, $Z \rightarrow F$                       |         | $+Z \rightarrow R$ (15 thru 25)                   | 16   |
|             | 17      |   |         |   | 17   |
|             | 20      | Set Write FF  |         |   | 20   |
|             | 21      |   |         | Clear $A'$  | 21   |
|             | 22      |   |         |   | 22   |
|             | 23      |   |         | Toggle $A'$                                       | 23   |
|             | 24      |   |         | Probe $A'$  | 24   |
|             | 25      |   |         | $A' \rightarrow A$                                | 25   |
|             | 26      | Clear Divert FF; Set I/O Seq.<br>Set Wait Input FF (76) |         | Set Wait Output (74)                              | 26   |
|             | 27      | Clear Write, Inhibit FF's<br>Set C Cycle                |         | Set D Cycle                                       | 27   |

| INSTRUCTION   |         | 75 EXTERNAL FUNCTION (EXF)               |       |   |                                   |
|---------------|---------|--|-------|---|-----------------------------------|
| DCC' SEQUENCE |         |  |       |   |                                   |
| TIME          | D CYCLE | A CYCLE                                  | CYCLE | CYCLE                                     | TIME                              |
| 4-22          | 00      |  |       |   | 00                                |
|               | 01      |  |       |   | 01                                |
|               | 02      | Adv. P <sub>1</sub> by 1, Clear S        |       | Adv. P <sub>1</sub> by 1; Clear S         | Adv. P <sub>1</sub> by 1; Clear S |
|               | 03      |  |       |   | 02                                |
|               | 04      |  |       |   | 03                                |
|               | 05      | P → S                                    |       | P → S                                     | 04                                |
|               | 06      | Set Divert FF                            |       |   | 05                                |
|               | 07      | P <sub>2</sub> = P <sub>1</sub>          |       | P <sub>2</sub> = P <sub>1</sub>           | 06                                |
|               | 10      | Set Read FF, Clear Z                     |       | Clear Z                                   | 07                                |
|               | 11      |  |       |   | 10                                |
|               | 12      | MCS → Z                                  |       | MCS → Z                                   | 11                                |
|               | 13      | Clear F                                  |       |   | 12                                |
|               | 14      |  |       |   | 13                                |
|               | 15      | Clear Read FF                            |       |   | 14                                |
|               | 16      | Set Inhibit FF, Z → F                    |       | Z → 0                                     | 15                                |
|               | 17      |  |       |   | 16                                |
|               | 20      | Set Write FF                             |       |   | 17                                |
|               | 21      |  |       |   | 20                                |
|               | 22      |  |       |   | 21                                |
|               | 23      |  |       |   | 22                                |
|               | 24      |  |       |   | 23                                |
|               | 25      |  |       |   | 24                                |
|               | 26      | Clear Divert FF Set I/O Seq.             |       |   | 25                                |
|               | 27      | Clear Write, Inhibit FF's<br>Set C Cycle |       | Set Function RDY<br>Set C'FF; Set C Cycle | 26<br>27                          |
|               |         |  |       | Set D Cycle                               |                                   |

## INSTRUCTION

77 PROGRAM HALT (HLT)

4-23

| TIME | D CYCLE                                   | A CYCLE | B CYCLE | C CYCLE | TIME |
|------|---|---------|---------|---------|------|
| 00   |   |         |         |         | 00   |
| 01   |   |         |         |         | 01   |
| 02   | Adv. $P_1$ by 1, Clear S                  |         |         |         | 02   |
| 03   |   |         |         |         | 03   |
| 04   |   |         |         |         | 04   |
| 05   | $P \rightarrow S$                         |         |         |         | 05   |
| 06   | Set Divert FF                             |         |         |         | 06   |
| 07   | $P_2 = P_1$                               |         |         |         | 07   |
| 10   | Set Read FF, Clear Z                      |         |         |         | 10   |
| 11   |   |         |         |         | 11   |
| 12   | $MCS \rightarrow Z$                       |         |         |         | 12   |
| 13   | Clear F                                   |         |         |         | 13   |
| 14   |   |         |         |         | 14   |
| 15   | Clear Read FF                             |         |         |         | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$         |         |         |         | 16   |
| 17   |   |         |         |         | 17   |
| 20   | Set Write FF                              |         |         |         | 20   |
| 21   |   |         |         |         | 21   |
| 22   |   |         |         |         | 22   |
| 23   |   |         |         |         | 23   |
| 24   |   |         |         |         | 24   |
| 25   |   |         |         |         | 25   |
| 26   | Clear Divert FF                           |         |         |         | 26   |
| 27   | Clear Write, Inhibit FF's<br>Clear Run FF |         |         |         | 27   |

## INSTRUCTION

ENTER: SWEEP

4-24

| TIME | ENTER                    | SWEEP                   | B CYCLE | C CYCLE | TIME |
|------|--------------------------|-------------------------|---------|---------|------|
| 00   |                          |                         |         |         | 00   |
| 01   |                          |                         |         |         | 01   |
| 02   | Adv. $P_1$ by 1; Clear S | Adv. $P_1$ by 1; Clears |         |         | 02   |
| 03   |                          |                         |         |         | 03   |
| 04   |                          |                         |         |         | 04   |
| 05   | $P \rightarrow S$        | $P \rightarrow S$       |         |         | 05   |
| 06   |                          |                         |         |         | 06   |
| 07   | $P_2 = P_1$              | $P_2 = P_1$             |         |         | 07   |
| 10   | Clear Z                  | Clear Z                 |         |         | 10   |
| 11   |                          |                         |         |         | 11   |
| 12   | $A \rightarrow Z$        | MCS $\rightarrow Z$     |         |         | 12   |
| 13   |                          |                         |         |         | 13   |
| 14   |                          |                         |         |         | 14   |
| 15   |                          |                         |         |         | 15   |
| 16   |                          |                         |         |         | 16   |
| 17   |                          |                         |         |         | 17   |
| 20   |                          |                         |         |         | 20   |
| 21   |                          |                         |         |         | 21   |
| 22   |                          |                         |         |         | 22   |
| 23   |                          |                         |         |         | 23   |
| 24   |                          |                         |         |         | 24   |
| 25   | Clear A                  |                         |         |         | 25   |
| 26   |                          |                         |         |         | 26   |
| 27   | Set D Cycle              | Set D Cycle             |         |         | 27   |

| INSTRUCTION<br>INTERRUPT SEQUENCE |   | OCCURS ON D CYCLE ONLY |         |         |      |
|-----------------------------------|---|------------------------|---------|---------|------|
| TIME                              | D CYCLE   | A CYCLE                | B CYCLE | C CYCLE | TIME |
| 00                                |   |                        |         |         | 00   |
| 01                                |   |                        |         |         | 01   |
| 02                                | Set Interrupt 10<br>Adv. P <sub>1</sub> by 1; Clear S |                        |         |         | 02   |
| 03                                | Set Interrupt 20                                      |                        |         |         | 03   |
| 04                                | Set Interrupt 30                                      |                        |         |         | 04   |
| 05                                | Set Interrupt 40                                      |                        |         |         | 05   |
| 05                                | Block P → S; P → PSR; INT. ADD. → S                   |                        |         |         | 05   |
| 06                                | Set Divert FF   |                        |         |         | 06   |
| 07                                | P <sub>2</sub> = P <sub>1</sub>                       |                        |         |         | 07   |
| 10                                | Set Read FF, Clear Z                                  |                        |         |         | 10   |
| 11                                |   |                        |         |         | 11   |
| 12                                | MCS → Z   |                        |         |         | 12   |
| 13                                | Clear F   |                        |         |         | 13   |
| 14                                |   |                        |         |         | 14   |
| 15                                | Clear Read FF   |                        |         |         | 15   |
| 16                                | Set Inhibit FF, Z → F                                 |                        |         |         | 16   |
| 17                                |   |                        |         |         | 17   |
| 20                                | Set Write FF  |                        |         |         | 20   |
| 21                                | Clear P   |                        |         |         | 21   |
| 22                                |   |                        |         |         | 22   |
| 23                                | INT. ADD → P  |                        |         |         | 23   |
| 24                                |   |                        |         |         | 24   |
| 25                                |   |                        |         |         | 25   |
| 26                                | Clear Diver, Interrupt FF's                           |                        |         |         | 26   |
| 27                                | Clear Write, Inhibit FF's                             |                        |         |         | 27   |

INSTRUCTION  
BUFFER CYCLE

| TIME | D CYCLE                          | A CYCLE | B CYCLE                           | TIME |
|------|----------------------------------|---------|-----------------------------------|------|
| 00   | Input Ready or Output            |         |                                   | 00   |
| 01   | Resume Occurs on any             |         |                                   | 01   |
| 02   | Cycle Except D→D or 51, 55 or 75 |         |                                   | 02   |
| 03   | Instructions                     |         |                                   | 03   |
| 04   |                                  |         |                                   | 04   |
| 05   |                                  |         | Set Buffer Cycle FF               | 05   |
| 06   |                                  |         | BER = BER <sub>1</sub> ; Clear S; | 06   |
| 07   |                                  |         | Clear Buf. RDY.                   | 07   |
| 10   |                                  |         | BER, Tag Reg <sub>3</sub> → S     | 10   |
| 11   |                                  |         |                                   | 11   |
| 12   |                                  |         | Clear BFR                         | 12   |
| 13   |                                  |         | INP → BFR(IBA); MCS → BFR         | 13   |
| 14   |                                  |         | (OBA)                             | 14   |
| 15   |                                  |         | Adv. BER by 1                     | 15   |
| 16   |                                  |         |                                   | 16   |
| 17   |                                  |         |                                   | 17   |
| 20   |                                  |         |                                   | 20   |
| 21   |                                  |         |                                   | 21   |
| 22   |                                  |         |                                   | 22   |
| 23   |                                  |         | Set BSI                           | 23   |
| 24   |                                  |         | Clear SSI                         | 24   |
| 25   | Set SSI                          |         |                                   | 25   |
| 26   |                                  |         | Set Buffer RDY                    | 26   |
| 27   |                                  |         |                                   | 27   |

INSTRUCTION

LOAD MODE

DC - DC - DC SEQUENCE

| TIME | D CYCLE                           | A CYCLE | B CYCLE | C CYCLE             | TIME |
|------|-----------------------------------|---------|---------|---------------------|------|
| 00   |                                   |         |         |                     | 00   |
| 01   |                                   |         |         |                     | 01   |
| 02   | Adv. $P_1$ by 1, Clear S          |         |         | Clear S             | 02   |
| 03   |                                   |         |         |                     | 03   |
| 04   |                                   |         |         |                     | 04   |
| 05   | $P \rightarrow S$                 |         |         | $P \rightarrow S$   | 05   |
| 06   | Set Divert FF                     |         |         |                     | 06   |
| 07   | $P_2 = P_1$                       |         |         |                     | 07   |
| 10   | Set Read FF, Clear Z              |         |         | Clear Z             | 10   |
| 11   |                                   |         |         |                     | 11   |
| 12   | $MCS \rightarrow Z$               |         |         | $INP \rightarrow Z$ | 12   |
| 13   | Clear F                           |         |         | Clear Wait Input F  | 13   |
| 14   |                                   |         |         |                     | 14   |
| 15   | Clear Read FF                     |         |         |                     | 15   |
| 16   | Set Inhibit FF, $Z \rightarrow F$ |         |         |                     | 16   |
| 17   |                                   |         |         |                     | 17   |
| 20   | Set Write FF                      |         |         |                     | 20   |
| 21   |                                   |         |         |                     | 21   |
| 22   |                                   |         |         |                     | 22   |
| 23   |                                   |         |         |                     | 23   |
| 24   |                                   |         |         |                     | 24   |
| 25   |                                   |         |         |                     | 25   |
| 26   | Set Wait INP.                     |         |         |                     | 26   |
| 27   | Clear Divert FF                   |         |         |                     | 27   |
|      | Clear Write, Inhibit FF's         |         |         | Set D Cycle         |      |
|      | Set C Cycle                       |         |         |                     |      |

4-27

## APPENDIX A

### CARD PLACEMENT CHARTS

#### Introduction

The Card Placement Charts identify the logic element(s) contained on a card, indicate the card type, and describe the location of the card. They are used primarily as a maintenance aid for the replacement of faulty logic cards when troubleshooting the logic chassis. Often it is desirable to know what logic function a circuit on a card fulfills, and the information contained in the charts enables one to find the needed information in the equation file. The charts are also useful because they indicate the other logic elements contained on the card.

| Location | A    | B    | C    | D    | Type |
|----------|------|------|------|------|------|
| A 23     | E001 | E011 | E021 | E031 | 20   |

Figure A-1

If the card at the juncture of horizontal row A and vertical row 23 on the logic chassis is questionable, the Card Placement Charts are used in the following manner (see figure A-1). The card is found in the charts under location A, at line 23 (page A-2). The card must be replaced with a type 20 card. Information about a card type, including pin connections, is found in table 2-1 on page 2-10. The type 20 card contains four inverters, E001, E011, E021 and E031. They are tested at test points A, B, C, and D respectively. The location letter also refers to the section of the card that contains the element; E021 is located in section C, which is the third section from the top as the card is in its normal installation position. A logic element may be found in the equation file, which indicates its logic function.

Sometimes the location of an element is found first in the equation file. The Card Placement Charts are then used to indicate the other elements on the card.

| Location | A    | B    | C    | D    | Type | Location | A    | B    | C    | D    | Type |
|----------|------|------|------|------|------|----------|------|------|------|------|------|
| A 1      | W200 |      |      |      | 11   | B 1      | A033 | A013 | A023 | A033 | 20   |
| 2        | W202 |      |      |      | 11   | 2        | A000 |      | A001 |      | 31   |
| 3        | W204 |      |      |      | 11   | 3        | I212 |      | I214 |      | 23   |
| 4        | R000 | R010 |      |      | 24   | 4        | I213 | I215 | I211 | I209 | 20   |
| 5        | R020 | R030 |      |      | 24   | 5        | I210 |      | I208 |      | 23   |
| 6        | R040 | R050 |      |      | 24   | 6        | A010 |      | A011 |      | 31   |
| 7        | R060 | R070 |      |      | 24   | 7        | A012 |      | A002 |      | 21   |
| 8        | W208 |      |      |      | 11   | 8        | W252 |      |      |      | 11   |
| 9        | W210 |      |      |      | 11   | 9        | W262 |      |      |      | 11   |
| 10       | W212 |      |      |      | 11   | 10       | W264 |      |      |      | 11   |
| 11       | W214 |      |      |      | 11   | 11       | I363 | V032 | F115 |      | 20   |
| 12       | Q000 | E302 |      |      | 22   | 12       | A020 |      | A021 |      | 31   |
| 13       | Q010 | Q020 |      |      | 23   | 13       | I204 |      | I206 |      | 23   |
| 14       | Q030 | Q040 |      |      | 23   | 14       | I207 | I205 | I203 | I201 | 20   |
| 15       | Q050 | Q060 |      |      | 23   | 15       | I202 |      | I200 |      | 23   |
| 16       | Q070 | E400 |      |      | 23   | 16       | A030 |      | A031 |      | 31   |
| 17       | U000 | U010 |      |      | 22   | 17       | A032 |      | A022 |      | 21   |
| 18       | E000 |      |      |      | 12   | 18       | A040 |      | A041 |      | 33   |
| 19       | E010 |      |      |      | 12   | 19       | A042 |      | A043 |      | 21   |
| 20       | U020 | U030 |      |      | 22   | 20       | A050 |      | A051 |      | 33   |
| 21       | E020 |      |      |      | 12   | 21       | A052 |      | A053 |      | 21   |
| 22       | E030 |      |      |      | 12   | 22       | W250 |      |      |      | 11   |
| 23       | E001 | E011 | E021 | E031 | 20   | 23       | W260 |      |      |      | 11   |
| 24       | U040 | U050 |      |      | 22   | 24       | A060 |      | A061 |      | 33   |
| 25       | E040 |      |      |      | 12   | 25       | A062 |      | A063 |      | 21   |
| 26       | E050 |      |      |      | 12   | 26       | A070 |      | A071 |      | 33   |
| 27       | U060 | U070 |      |      | 22   | 27       | A072 |      | A073 |      | 21   |
| 28       | E060 |      |      |      | 12   | 28       | I403 |      | I359 |      | 21   |
| 29       | E070 |      |      |      | 12   | 29       | N230 |      |      |      | 11   |
| 30       | E041 | E051 | E061 | E071 | 20   | 30       | A100 |      | A101 |      | 32   |
| 31       | E300 |      |      |      | 13   | 31       | A110 |      | A111 |      | 32   |
| 32       | E301 |      |      |      | 13   | 32       | A120 |      | A121 |      | 32   |
| 33       | E200 | E201 | E202 | E310 | 20   | 33       | A130 |      | A131 |      | 32   |
| 34       | E311 | F332 |      |      | 21   | 34       | N240 |      |      |      | 11   |
| 35       | E401 | E402 |      |      | 23   | 35       | N241 |      |      |      | 11   |
| 36       | E500 | E503 | E506 | I401 | 20   | 36       | A140 |      | A141 |      | 32   |
| 37       | E501 | E504 |      |      | 22   | 37       | A150 |      | A151 |      | 32   |
| 38       | E502 | E505 |      |      | 23   | 38       | A160 |      | A161 |      | 32   |
| 39       | E507 | I402 |      |      | 22   | 39       | A170 |      | A171 |      | 32   |
| 40       | N212 | N232 | N244 | I400 | 20   | 40       | N210 |      |      |      | 11   |

| Location | A     | B     | C     | D     | Type | Location | A     | B     | C     | D     | Type |
|----------|-------|-------|-------|-------|------|----------|-------|-------|-------|-------|------|
| C 1      | X000  | X001  | X010  | X011  | 30   | D 1      | W000  |       |       |       | 11   |
| 2        | X020  | X021  | X030  | X031  | 30   | 2        | P000  |       | P001  |       | 33   |
| 3        | W364  |       |       |       | 12   | 3        | P002  | P003  | P012  | P013  | 30   |
| 4        | I 300 |       | I 301 |       | 22   | 4        | P010  |       | P011  |       | 33   |
| 5        | I 310 |       | I 311 |       | 22   | 5        | W070  |       |       |       | 11   |
| 6        | I 361 |       |       |       | 12   | 6        | W460  |       |       |       | 11   |
| 7        | I 369 |       | I 364 |       | 21   | 7        | P020  |       | P021  |       | 33   |
| 8        | I 362 |       |       |       | 13   | 8        | P022  | P023  | P032  | P033  | 30   |
| 9        | I 320 |       | I 321 |       | 22   | 9        | P030  |       | P031  |       | 33   |
| 10       | I 330 |       | I 331 |       | 22   | 10       | P004  |       |       |       | 11   |
| 11       | X100  | X101  | X110  | X111  | 30   | 11       | P014  |       | P054  |       | 21   |
| 12       | X120  | X121  | X130  | X131  | 30   | 12       | P024  | P025  | P055  | P064  | 20   |
| 13       | W366  |       |       |       | 12   | 13       | P044  |       |       |       | 11   |
| 14       | I 302 |       |       |       | 13   | 14       | W003  |       |       |       | 12   |
| 15       | I 303 |       |       |       | 12   | 15       | P040  |       | P041  |       | 33   |
| 16       | I 322 |       | I 332 |       | 23   | 16       | P042  | P043  | P052  | P053  | 30   |
| 17       | I 323 |       | I 333 |       | 21   | 17       | P050  |       | P051  |       | 33   |
| 18       | X200  | X201  | X210  | X211  | 30   | 18       | W072  |       |       |       | 11   |
| 19       | X220  | X221  | X230  | X231  | 30   | 19       | W462  |       |       |       | 11   |
| 20       | W368  |       |       |       | 12   | 20       | P060  |       | P061  |       | 33   |
| 21       | I 354 |       | I 356 |       | 22   | 21       | P062  | P063  | P072  | P073  | 30   |
| 22       | I 358 |       | I 860 |       | 22   | 22       | P070  |       | P071  |       | 33   |
| 23       | I 355 |       | I 357 |       | 21   | 23       | M850  | M851  | M852  |       | 68   |
| 24       | P100  |       | P101  |       | 33   | 24       | K850  | K851  | K862  | K863  | 30   |
| 25       | P102  | P103  | P112  | P113  | 30   | 25       | Y902  | Y901  | Y850  | Y903  | 73A  |
| 26       | P110  |       | P111  |       | 33   | 26       | I 851 |       | I 873 |       | 22   |
| 27       | W005  |       |       |       | 13   | 27       | K852  |       | K853  |       | 32   |
| 28       | W464  |       |       |       | 11   | 28       | K854  |       | K855  |       | 31   |
| 29       | W073  |       |       |       | 11   | 29       | K856  |       | K857  |       | 32   |
| 30       | P120  |       | P121  |       | 33   | 30       | K858  |       | K859  |       | 31   |
| 31       | P122  | P123  | P132  | P133  | 30   | 31       | K860  |       | K861  |       | 31   |
| 32       | P130  |       | P131  |       | 33   | 32       | I 850 | I 856 | I 858 | I 862 | 20   |
| 33       | P114  | P124  | P125  | I 360 | 20   | 33       | I 857 |       | I 859 |       | 21   |
| 34       | P104  |       | I 872 |       | 21   | 34       | I 854 |       | I 855 |       | 23   |
| 35       | I 861 | I 853 | I 865 | I 866 | 20   | 35       | W110  |       |       |       | 11   |
| 36       | I 863 |       |       |       | 11   | 36       | W112  |       |       |       | 11   |
| 37       | I 852 |       |       |       | 11   | 37       | W020  |       | F303  |       | 21   |
| 38       | K864  |       | K865  |       | 32   | 38       | W050  |       | W051  |       | 21   |
| 39       | I 867 | I 868 | I 871 | I 874 | 20   | 39       | I 365 | I 366 | I 367 | J012  | 20   |
| 40       | I 216 | I 217 | I 218 | I 219 | 20   | 40       | I 312 |       |       |       | 13   |

| Location | A    | B    | C    | D    | Type | Location | A    | B    | C    | D | Type |
|----------|------|------|------|------|------|----------|------|------|------|---|------|
| E 1      | W801 |      |      |      | 11   | F 1      | G100 |      |      |   | G10  |
| 2        | P200 | P201 | P210 | P211 | 30   |          | 2    | G102 |      |   | G10  |
| 3        | P220 | P221 | P230 | P231 | 30   |          | 3    | G104 |      |   | G10  |
| 4        | P204 | P214 | P224 | P234 | 20   |          | 4    | G106 |      |   | G10  |
| 5        | W803 |      |      |      | 11   |          | 5    | G001 |      |   | G10  |
| 6        | P240 | P241 | P250 | P251 | 30   |          | 6    | G003 |      |   | G10  |
| 7        | P260 | P261 | P270 | P271 | 30   |          | 7    | G005 |      |   | G10  |
| 8        | P244 | P254 | P264 | P274 | 20   |          | 8    | G007 |      |   | G10  |
| 9        | W800 | W813 |      |      | 21   |          | 9    | Y001 | Y003 |   | G12  |
| 10       | P202 | P203 | P212 | P213 | 20   |          | 10   | Y005 | Y007 |   | G12  |
| 11       | P222 | P223 | P233 | P243 | 20   |          | 11   | Y000 | Y002 |   | G12  |
| 12       | P232 |      | P242 |      | 22   |          | 12   | Y004 | Y006 |   | G12  |
| 13       | P252 |      | F261 |      | 22   |          | 13   | G000 |      |   | G10  |
| 14       | P253 | P262 | P263 | P272 | 20   |          | 14   | G002 |      |   | G10  |
| 15       | P273 | W810 | W058 | W023 | 20   |          | 15   | G004 |      |   | G10  |
| 16       | W811 |      |      |      | 11   |          | 16   | G006 |      |   | G10  |
| 17       | W805 |      |      |      | 11   |          | 17   | T200 | T201 |   | 53   |
| 18       | P280 | P281 | P290 | P291 | 30   |          | 18   | T202 | T203 |   | 53   |
| 19       | P300 | P301 | P310 | P311 | 30   |          | 19   | T204 | T205 |   | 53   |
| 20       | P284 | P294 | P304 | P314 | 20   |          | 20   | T206 | T207 |   | 53   |
| 21       | P282 | P283 | P292 | P293 | 20   |          | 21   | T100 | T101 |   | 53   |
| 22       | P302 | P303 | P312 | P313 | 20   |          | 22   | T102 | T103 |   | 53   |
| 23       | W052 |      |      |      | 11   |          | 23   | T104 | T105 |   | 53   |
| 24       | W054 |      |      |      | 11   |          | 24   | T000 | T001 |   | 53   |
| 25       | W056 |      |      |      | 11   |          | 25   | T002 | T003 |   | 53   |
| 26       | W021 |      |      |      | 11   |          | 26   | T004 | T005 |   | 53   |
| 27       | S000 |      | S001 |      | 33   |          | 27   | J562 | J563 |   | 21   |
| 28       | I006 |      | I016 |      | 23   |          | 28   | K100 | K101 |   | 32   |
| 29       | S010 |      | S011 |      | 33   |          | 29   | T500 | T501 |   | 53   |
| 30       | S020 |      | S021 |      | 33   |          | 30   | T502 | T503 |   | 53   |
| 31       | I026 |      | I036 |      | 23   |          | 31   | T504 | T505 |   | 53   |
| 32       | S030 |      | S031 |      | 33   |          | 32   | T506 | T507 |   | 53   |
| 33       | S040 |      | S041 |      | 33   |          | 33   | J565 | I368 |   | 21   |
| 34       | I046 |      | I056 |      | 23   |          | 34   | K130 | K131 |   | 32   |
| 35       | S050 |      | S051 |      | 33   |          | 35   | K110 | K111 |   | 32   |
| 36       | S060 |      | S061 |      | 33   |          | 36   | K120 | K121 |   | 32   |
| 37       | I066 |      | I076 |      | 23   |          | 37   | S100 | S101 |   | 32   |
| 38       | S070 |      | S071 |      | 33   |          | 38   | S110 | S111 |   | 32   |
| 39       | W327 |      |      |      | 11   |          | 39   | S120 | S121 |   | 32   |
| 40       | I313 |      |      |      | 12   |          | 40   | S130 | S131 |   | 32   |

| Location | A     | B     | C    | D  | Type | Location | A         | B     | C     | D     | Type |
|----------|-------|-------|------|----|------|----------|-----------|-------|-------|-------|------|
| G 1      | Y100  |       | Y102 |    | G12  | H 1      | Y200      |       |       |       | G14  |
| 2        | Y104  |       | Y106 |    | G12  | 2        | Y210      |       |       |       | G14  |
| 3        | Y101  |       | Y103 |    | G12  | 3        | Y220      |       |       |       | G14  |
| 4        | Y105  |       | Y107 |    | G12  | 4        | Y230      |       |       |       | G14  |
| 5        | D100  |       |      | 52 |      | 5        | Y240      |       |       |       | G14  |
| 6        | D101  |       |      | 52 |      | 6        | Y250      |       |       |       | G14  |
| 7        | D102  |       |      | 52 |      | 7        | Y260      |       |       |       | G14  |
| 8        | D103  |       |      | 52 |      | 8        | Y270      |       |       |       | G14  |
| 9        | D104  |       |      | 52 |      | 9        | G101      |       |       |       | G10  |
| 10       | D105  |       |      | 52 |      | 10       | G103      |       |       |       | G10  |
| 11       | D106  |       |      | 52 |      | 11       | G105      |       |       |       | G10  |
| 12       | D107  |       |      | 52 |      | 12       | G107      |       |       |       | G10  |
| 13       | D000  |       |      | 52 |      | 13       | G200      |       | G201  |       | G11  |
| 14       | D001  |       |      | 52 |      | 14       | G202      |       | G203  |       | G11  |
| 15       | D002  |       |      | 52 |      | 15       | G204      |       | G205  |       | G11  |
| 16       | D003  |       |      | 52 |      | 16       | G206      |       | G207  |       | G11  |
| 17       | D004  |       |      | 52 |      | 17       | Y500      |       | Y501  |       | G13  |
| 18       | D005  |       |      | 52 |      | 18       | Y502      |       | Y503  |       | G13  |
| 19       | D006  |       |      | 52 |      | 19       | Y504      |       | Y505  |       | G13  |
| 20       | D007  |       |      | 52 |      | 20       | Y506      |       | Y507  |       | G13  |
| 21       | T300  | T301  |      | 53 |      | 21       | CAPACITOR |       |       |       | 82   |
| 22       | T302  | T303  |      | 53 |      | 22       | W102      |       | W325  |       | 21   |
| 23       | T304  | T305  |      | 53 |      | 23       | W326      |       |       |       | 11   |
| 24       | T306  | T307  |      | 53 |      | 24       | W323      |       |       |       | 11   |
| 25       | Z000  | Z001  |      | 32 |      | 25       | I 001     |       | I 002 |       | 23   |
| 26       | I 004 | I 014 |      | 22 |      | 26       | I 011     |       | I 012 |       | 23   |
| 27       | Z010  | Z011  |      | 32 |      | 27       | I 021     |       | I 022 |       | 23   |
| 28       | Z020  | Z021  |      | 32 |      | 28       | I 031     |       | I 032 |       | 23   |
| 29       | I 024 | I 034 |      | 22 |      | 29       | I 041     |       | I 042 |       | 23   |
| 30       | Z030  | Z031  |      | 32 |      | 30       | I 051     |       | I 052 |       | 23   |
| 31       | W122  |       |      | 11 |      | 31       | I 061     |       | I 062 |       | 23   |
| 32       | W124  |       |      | 11 |      | 32       | I 071     |       | I 072 |       | 23   |
| 33       | W100  |       |      | 11 |      | 33       | M000      | M010  | M020  |       | 68   |
| 34       | W320  |       |      | 11 |      | 34       | M030      | M040  | M050  |       | 68   |
| 35       | Z040  | Z041  |      | 32 |      | 35       | M060      | M070  |       |       | 68   |
| 36       | I 044 | I 054 |      | 22 |      | 36       | O000      | O001  | O010  | O011  | 30   |
| 37       | Z050  | Z051  |      | 32 |      | 37       | O020      | O021  | O030  | O031  | 30   |
| 38       | Z060  | Z061  |      | 32 |      | 38       | O040      | O041  | O050  | O051  | 30   |
| 39       | I 064 | I 074 |      | 22 |      | 39       | I 005     | I 015 | I 025 | I 035 | 20   |
| 40       | Z070  | Z071  |      | 32 |      | 40       | I 045     | I 055 | I 065 | I 075 | 20   |

| Location | A     | B     | C     | D     | Type | Location | A    | B    | C    | D    | Type |
|----------|-------|-------|-------|-------|------|----------|------|------|------|------|------|
| I 1      | H000  |       |       |       | 44   | J 1      | K000 |      | K001 |      | 32   |
| 2        | V000  |       |       |       | 12   | 2        | K002 |      | K003 |      | 31   |
| 3        | V010  | F500  |       |       | 22   | 3        | K010 |      | K011 |      | 32   |
| 4        | H001  |       |       |       | 41   | 4        | K012 |      | K013 |      | 31   |
| 5        | V001  |       |       |       | 12   | 5        | J020 | J030 | J110 | J224 | 20   |
| 6        | C000  | C001  |       |       | 01   | 6        | J021 |      | J022 |      | 21   |
| 7        | N000  | N001  |       |       | 21   | 7        | J006 |      | J002 |      | 21   |
| 8        | H002  |       |       |       | 41   | 8        | J001 |      |      |      | 11   |
| 9        | V002  |       |       |       | 12   | 9        | J003 |      | J006 |      | 21   |
| 10       | V012  |       |       |       | 14   | 10       | J004 |      | J031 |      | 21   |
| 11       | H003  |       |       |       | 41   | 11       | J007 |      |      |      | 11   |
| 12       | V003  |       |       |       | 12   | 12       | J008 |      |      |      | 11   |
| 13       | V013  |       |       |       | 13   | 13       | J009 |      | J200 |      | 21   |
| 14       | V023  | V004  |       |       | 22   | 14       | K200 |      | K201 |      | 32   |
| 15       | H004  |       |       |       | 41   | 15       | H201 |      |      |      | 41   |
| 16       | H005  |       |       |       | 41   | 16       | V201 |      | V211 |      | 22   |
| 17       | V005  |       |       |       | 12   | 17       | H211 |      |      |      | 41   |
| 18       | V015  |       |       |       | 13   | 18       | K210 |      | K211 |      | 33   |
| 19       | V025  |       |       |       | 13   | 19       | C004 |      | C005 |      | 01   |
| 20       | V035  | V046  |       |       | 23   | 20       | N005 |      | J210 |      | 21   |
| 21       | C002  | C003  |       |       | 01   | 21       | J211 |      |      |      | 11   |
| 22       | H006  |       |       |       | 41   | 22       | J212 |      | J220 |      | 21   |
| 23       | V006  |       |       |       | 12   | 23       | K220 |      | K221 |      | 32   |
| 24       | V016  |       |       |       | 13   | 24       | H221 |      |      |      | 41   |
| 25       | V026  |       |       |       | 13   | 25       | V221 |      |      |      | 12   |
| 26       | V036  |       |       |       | 13   | 26       | J221 |      |      |      | 11   |
| 27       | H007  |       |       |       | 41   | 27       | J222 |      |      |      | 11   |
| 28       | V007  | F086  |       |       | 22   | 28       | F052 |      | J230 |      | 21   |
| 29       | V017  |       |       |       | 13   | 29       | K230 |      | K231 |      | 32   |
| 30       |       | C007  |       |       | 01   | 30       | H231 |      |      |      | 41   |
| 31       | W162  |       |       |       | 11   | 31       | V231 |      | J234 |      | 22   |
| 32       | W164  | I 408 |       |       | 21   | 32       | J231 |      | J235 |      | 21   |
| 33       | I 404 | I 406 |       |       | 22   | 33       | J232 |      |      |      | 11   |
| 34       | I 405 | I 407 | I 411 | I 413 | 20   | 34       | J233 |      |      |      | 11   |
| 35       | I 409 |       | I 410 |       | 21   | 35       | K140 |      | K141 |      | 32   |
| 36       | I 412 |       | J914  |       | 21   | 36       | K222 |      | K223 |      | 32   |
| 37       | L000  | L010  | L020  |       | 69   | 37       | J225 |      | J226 |      | 21   |
| 38       | L030  | L040  | L050  |       | 69   | 38       | J227 |      | J228 |      | 21   |
| 39       | L060  | L070  | L080  |       | 69   | 39       | J223 |      | J243 |      | 21   |
| 40       | L090  | L100  | L110  |       | 69   | 40       | F054 | F056 | F057 | J111 | 20   |

| Location | A    | B    | C    | D     | Type | Location | A    | B    | C    | D    | Type |
|----------|------|------|------|-------|------|----------|------|------|------|------|------|
| K 1      | F000 |      | F001 |       | 31   | L 1      | F200 |      | F215 |      | 22   |
| 2        | F002 | F015 | F042 | F053  | 20   | 2        | F202 |      | F204 |      | 23   |
| 3        | F003 |      | F012 |       | 21   | 3        | F203 | F206 | F207 | F209 | 20   |
| 4        | F010 |      | F011 |       | 31   | 4        | F205 |      | F208 |      | 23   |
| 5        | F013 |      | F014 |       | 21   | 5        | F210 |      |      |      | 13   |
| 6        | F020 |      | F021 |       | 31   | 6        | F211 | F216 | F222 | F219 | 20   |
| 7        | F022 |      | F023 |       | 21   | 7        | F214 |      | J910 |      | 21   |
| 8        | F025 |      |      |       | 11   | 8        | F221 |      | F218 |      | 22   |
| 9        | F030 |      | F031 |       | 31   | 9        | F217 |      | F225 |      | 23   |
| 10       | W130 |      |      |       | 11   | 10       | F223 |      | F253 |      | 22   |
| 11       | W160 |      |      |       | 11   | 11       | F224 | F226 | F229 | F232 | 20   |
| 12       | F040 |      | F041 |       | 31   | 12       | F227 |      |      |      | 16   |
| 13       | F050 |      | F051 |       | 31   | 13       | F230 |      | K440 |      | 24   |
| 14       | F100 |      | F101 |       | 31   | 14       | F256 | F235 | F236 | F238 | 20   |
| 15       | F110 |      | F111 |       | 31   | 15       | F233 |      | F234 |      | 22   |
| 16       | F079 | F131 | F070 | F069  | 20   | 16       | F270 |      | F271 |      | 21   |
| 17       | F078 |      |      |       | 11   | 17       | F237 |      | F247 |      | 23   |
| 18       | F060 |      | F077 |       | 21   | 18       | F240 | F242 | F243 | F244 | 20   |
| 19       | F068 |      | F130 |       | 22   | 19       | F241 |      | F239 |      | 23   |
| 20       | F067 | F066 | F059 | F065  | 20   | 20       | F245 | F246 | F248 | F252 | 20   |
| 21       | F076 |      | F120 |       | 21   | 21       | F249 |      |      |      | 15   |
| 22       | F121 |      | F122 |       | 21   | 22       | F251 |      | F300 |      | 22   |
| 23       | F123 |      | F124 |       | 21   | 23       | F301 |      | F304 |      | 23   |
| 24       | F125 |      | F075 |       | 21   | 24       | F302 | F306 | F307 | F310 | 20   |
| 25       | F064 | F063 | F127 | F062  | 20   | 25       | F305 |      | F315 |      | 23   |
| 26       | F074 |      | F073 |       | 21   | 26       | F308 |      | F319 |      | 22   |
| 27       | F072 |      | F071 |       | 21   | 27       | F311 | F313 | F316 | F317 | 20   |
| 28       | F061 | J011 | F084 | F132  | 20   | 28       | F318 | F320 | F321 | F322 | 20   |
| 29       | F087 |      | F114 |       | 21   | 29       | F323 |      | V022 |      | 23   |
| 30       | F096 |      | F097 |       | 21   | 30       | F324 |      | F326 |      | 21   |
| 31       | F098 |      | F099 |       | 21   | 31       | F325 | F328 | F280 | J010 | 20   |
| 32       | F094 |      | F085 |       | 21   | 32       | F327 |      | F329 |      | 21   |
| 33       | F092 |      | F093 |       | 21   | 33       | F331 |      | F112 |      | 21   |
| 34       | F091 |      | F133 |       | 21   | 34       | J918 |      | J917 |      | 21   |
| 35       | F134 | F082 | F081 | I 414 | 20   | 35       | J908 |      | J921 |      | 22   |
| 36       | F083 |      |      |       | 11   | 36       | J909 |      |      |      | 11   |
| 37       | F090 |      | F080 |       | 21   | 37       | J904 |      | J906 |      | 21   |
| 38       | F088 |      | F089 |       | 21   | 38       | F095 | J922 | J923 | J915 | 20   |
| 39       | J912 |      |      |       | 11   | 39       | M907 | M908 | M909 |      | 68   |
| 40       | J913 |      |      |       | 11   | 40       | F213 |      |      |      | 16   |

| Location |      | A    | B    | C    | D | Type | Location | A     | B     | C     | D     | Type |
|----------|------|------|------|------|---|------|----------|-------|-------|-------|-------|------|
| M 1      | K800 |      | K801 |      |   | 31   | N 1      | X900  |       | X901  |       | 32   |
| 2        | K802 |      | K803 |      |   | 31   | 2        | X902  | X903  | X912  | X913  | 30   |
| 3        | K810 |      | K811 |      |   | 31   | 3        | X910  |       | X911  |       | 32   |
| 4        | K812 |      | K813 |      |   | 31   | 4        | W028  |       | I 532 |       | 21   |
| 5        | N800 |      | N801 |      |   | 21   | 5        | W024  |       |       |       | 11   |
| 6        | V901 |      | J444 |      |   | 23   | 6        | I 500 |       |       |       | 11   |
| 7        | V902 |      |      |      |   | 13   | 7        | W266  |       |       |       | 11   |
| 8        | V903 |      |      |      |   | 13   | 8        | W370  |       |       |       | 11   |
| 9        | K420 |      | K421 |      |   | 33   | 9        | X920  |       | X921  |       | 32   |
| 10       | K320 |      | K321 |      |   | 32   | 10       | X922  | X923  | X932  | X933  | 30   |
| 11       | K322 |      | K323 |      |   | 32   | 11       | X930  |       | X931  |       | 32   |
| 12       | L322 | L323 | L330 |      |   | 69   | 12       | I 501 | I 503 | I 504 | I 505 | 20   |
| 13       | L331 | L321 | L421 |      |   | 69   | 13       | X940  |       | X941  |       | 32   |
| 14       | J446 | J401 | J403 | J405 |   | 20   | 14       | X942  | X943  | X952  | X953  | 30   |
| 15       | J400 |      | J402 |      |   | 22   | 15       | X950  |       | X951  |       | 32   |
| 16       | J404 |      | J445 |      |   | 22   | 16       | I 535 |       |       |       | 11   |
| 17       | M330 | M420 | M424 |      |   | 68   | 17       | W030  |       |       |       | 12   |
| 18       | K522 | K523 | K524 | K525 |   | 30   | 18       | W268  |       |       |       | 11   |
| 19       | K240 | K241 | K442 | K443 |   | 30   | 19       | W374  |       |       |       | 11   |
| 20       | K441 |      |      |      |   | 15   | 20       | I 531 |       | W269  |       | 21   |
| 21       | V521 |      |      |      |   | 14   | 21       | X960  |       | X961  |       | 32   |
| 22       | M900 | M901 | M902 |      |   | 68   | 22       | X962  | X963  | X972  | X973  | 30   |
| 23       | K900 |      | K901 |      |   | 32   | 23       | X970  |       | X971  |       | 32   |
| 24       | K902 | K903 | K224 | K225 |   | 30   | 24       | W027  |       |       |       | 13   |
| 25       | K904 |      | K905 |      |   | 32   | 25       | X980  |       | X981  |       | 32   |
| 26       | J100 | J102 | J107 | J930 |   | 20   | 26       | X982  | X983  | X992  | X993  | 30   |
| 27       | J101 |      | J907 |      |   | 22   | 27       | X990  |       | X991  |       | 32   |
| 28       | J106 |      | F212 |      |   | 23   | 28       | W375  |       | W376  |       | 21   |
| 29       | M904 | M905 | M906 |      |   | 68   | 29       | I 538 | I 517 | I 519 | I 363 | 20   |
| 30       | J900 |      | J901 |      |   | 21   | 30       | I 510 |       |       |       | 16   |
| 31       | J902 |      | J903 |      |   | 21   | 31       | I 512 |       |       |       | 16   |
| 32       | M500 | M510 | M520 |      |   | 68   | 32       | I 514 |       |       |       | 16   |
| 33       | M530 | M540 | M550 |      |   | 68   | 33       | X700  |       | X701  |       | 32   |
| 34       | M560 | M570 | M903 |      |   | 68   | 34       | X710  |       | X711  |       | 32   |
| 35       | L500 | L510 | L520 |      |   | 67   | 35       | X720  |       | X721  |       | 32   |
| 36       | L530 | L540 | L550 |      |   | 67   | 36       | X730  |       | X731  |       | 32   |
| 37       | L560 | L570 |      |      |   | 67   | 37       | X740  |       | X741  |       | 32   |
| 38       | L580 | L590 | L600 |      |   | 69   | 38       | X750  |       | X751  |       | 32   |
| 39       | L610 | L515 |      |      |   | 69   | 39       | X760  |       | X761  |       | 32   |
| 40       | J905 |      |      |      |   | 13   | 40       | X770  |       | X771  |       | 32   |

| Location | A     | B     | C     | D     | Type | Location | A | B | C | D | Type |
|----------|-------|-------|-------|-------|------|----------|---|---|---|---|------|
| O 1      | X500  |       | X501  |       | 33   |          |   |   |   |   |      |
| 2        | X502  |       | X503  |       | 32   |          |   |   |   |   |      |
| 3        | X504  |       | X505  |       | 31   |          |   |   |   |   |      |
| 4        | I 554 |       |       |       | 11   |          |   |   |   |   |      |
| 5        | I 592 |       | J560  |       | 21   |          |   |   |   |   |      |
| 6        | I 593 |       |       |       | 11   |          |   |   |   |   |      |
| 7        | X516  | X517  | X514  | X515  | 30   |          |   |   |   |   |      |
| 8        | X506  |       | X507  |       | 32   |          |   |   |   |   |      |
| 9        | X512  |       | X513  |       | 32   |          |   |   |   |   |      |
| 10       | X508  |       | X509  |       | 31   |          |   |   |   |   |      |
| 11       | X510  |       | X511  |       | 31   |          |   |   |   |   |      |
| 12       | I 552 |       |       |       | 11   |          |   |   |   |   |      |
| 13       | I 550 | J109  | F501  | J103  | 20   |          |   |   |   |   |      |
| 14       | I 590 |       | I 587 |       | 21   |          |   |   |   |   |      |
| 15       | F502  |       | F503  |       | 22   |          |   |   |   |   |      |
| 16       | I 588 |       | I 589 |       | 21   |          |   |   |   |   |      |
| 17       | I 559 | I 566 | I 594 | I 570 | 20   |          |   |   |   |   |      |
| 18       | I 562 |       | I 556 |       | 21   |          |   |   |   |   |      |
| 19       | I 573 | I 558 | J441  | I 595 | 20   |          |   |   |   |   |      |
| 20       | I 577 |       |       |       | 12   |          |   |   |   |   |      |
| 21       | I 581 |       | I 555 |       | 22   |          |   |   |   |   |      |
| 22       | X518  |       | X519  |       | 31   |          |   |   |   |   |      |
| 23       | I 579 |       | I 516 |       | 23   |          |   |   |   |   |      |
| 24       | I 580 |       | I 599 |       | 21   |          |   |   |   |   |      |
| 25       | I 584 | I 585 | I 586 | I 598 | 20   |          |   |   |   |   |      |
| 26       | M512  | M513  | M514  |       | 68   |          |   |   |   |   |      |
| 27       | L512  | L513  | L514  |       | 69   |          |   |   |   |   |      |
| 28       | W360  |       | W361  |       | 21   |          |   |   |   |   |      |
| 29       | X800  | X801  | X810  | X811  | 30   |          |   |   |   |   |      |
| 30       | X820  | X821  | X830  | X831  | 30   |          |   |   |   |   |      |
| 31       | X840  | X841  | X850  | X851  | 30   |          |   |   |   |   |      |
| 32       | W362  |       | W363  |       | 21   |          |   |   |   |   |      |
| 33       | X860  | X861  | X870  | X871  | 30   |          |   |   |   |   |      |
| 34       | X880  | X881  | X890  | X891  | 30   |          |   |   |   |   |      |
| 35       | I 571 |       |       |       | 11   |          |   |   |   |   |      |
| 36       | I 574 |       |       |       | 11   |          |   |   |   |   |      |
| 37       | I 582 |       |       |       | 11   |          |   |   |   |   |      |
| 38       | I 560 |       |       |       | 11   |          |   |   |   |   |      |
| 39       | I 561 |       |       |       | 11   |          |   |   |   |   |      |
| 40       | I 553 |       | I 551 |       | 21   |          |   |   |   |   |      |

## INTRODUCTION TO FILE OF EQUATIONS

The logical interconnections of printed cards in the computer are described in Boolean algebraic equations. The file of these equations, presented on pages 1 - 33, is the most important source of information about the logic of the computer. Nearly all of the detailed treatment is, directly or indirectly, based on this file.

The File of Equations is a concise and highly organized presentation of logical information. Adequate use is made of the file only when one is thoroughly familiar with the general equation format and the organization or grouping of the equations. The following paragraphs present such preliminary information.

### EQUATION FORMAT

In the File of Equations, each circuit has a unique symbol that is composed of a base letter and a three digit numerical code. The base letter of the symbol associates the circuit with one of 25 major logical areas, such as the A register, the Function Translators, etc. (See table B-1). The numerical digits provide a unique identification of the circuit within the major logical area. In addition, the odd or even character of the third digit may identify the output clock phase of some circuits, or the side (set or clear) of a flip flop circuit.

In the circuit symbol A001, for example, the base letter A indicates that this building block is a part of the A register. The first and second numerical digits identify the stage of the A register with which this building block is associated: stage 00. The third numerical digit identifies the FF output. An even digit indicates a "clear" output and an odd digit a "set" output.

An equation represents a single inverter (the standard building block) with the exception of two types of circuit in the storage section. In the equation given below, the symbol on the left side of the equal sign is called the subject term and denotes the circuit described by the equation. The expression on the right of the equal sign describes the logical configuration of the inputs.

$$\begin{array}{c} \text{TERM 1} \quad \text{OR} \quad \text{TERM 2} \quad \text{OR} \quad \text{TERM 3} \\ \overbrace{\qquad\qquad\qquad}^{\text{K421}} + \overbrace{\qquad\qquad\qquad}^{\text{J221 V013 F114 F075}} + \overbrace{\qquad\qquad\qquad}^{\text{J446 V013}} \end{array}$$

Each input symbol (or group of symbols) separated from the next symbol (or group of symbols) by a + sign constitutes an input term. The + sign represents the OR function or logical sum; the absence of a sign between symbols represents the AND function or logical product. The equation given above for inverter K421 has three terms, each representing an input to the inverter. If any one of the input terms (OR) is a "1", the output of K421 will be a "0". For one of the terms to be a "1", the AND function within it must be fulfilled; thus, J446 and V013 both must have a "1" output for that term to be instrumental in causing a


TABLE B-1. Symbol Assignments

|      |   |
|------|---|
| A    | A Register                              |
| C    | Clock                                   |
| D    | Diverters                               |
| E    | Borrow Pyramid                          |
| F    | F Register and Translators              |
| G    | Drive Generators                        |
| H    | Control Delays                          |
| I    | Transfer Inverters                      |
| J    | Second-Level Controls                   |
| K    | Control Flips Flops                     |
| L    | Output Amplifiers                       |
| M    | Input Amplifiers                        |
| N    | First-Level Controls                    |
| O    | O Register                              |
| P    | P Register                              |
| Q, R | Pyramid Inputs                          |
| S    | S Register                              |
| T    | Storage Control Transfers               |
| U    | Stage Borrow Inputs                     |
| V    | Control Delay Outputs                   |
| W    | Register Transfer and Pyramid Controls  |
| X    | Buffer, Tag Register and Controls       |
| Y    | Sense Amplifiers and Non-Logic Elements |
| Z    | Z Register                              |

"0" output from K421.

K420 constitutes the other half of the FF K420/K421, and is connected to K421 within the FF itself. In some instances an equation has two identical input terms. This is done to use all available input pins to the inverter, because an unused input pin is sensed by the inverter as a "1". The number of input pins available varies (see the Description of Standard Card Types table).

The second line of the equation shows the type of card used, the physical location of the card containing the subject symbol, and the elements connected to the output pins of the logic element. The second line of the equation of the subject term K421 is given below.



The card type and location are explained in the Card Placement Charts. The outputs of K421 are connected to the input of I555 and L421, and terminal J12-X.

#### PIN ASSIGNMENT

Each input term in an equation is connected to a separate input pin of the card (or section of the card) involved, and each output symbol must be connected to a separate output pin of the subject symbol. Successive input terms are assigned to successive input pin numbers, and successive output symbols to decreasing pin numbers. This system applies to the FF series cards (types 31, 32, 33) only in part, because one input term, and one output term, is a feed-back term wired internally on the printed circuit to the other inverter constituting the FF. The pin assignments for the K421 circuit are shown below:

$$\begin{array}{rcl} & \text{PIN 1} & \text{PIN 2} & \text{PIN 3} \\ \text{K421} = & \overbrace{\text{J901}}^{\text{PIN 1}} + \overbrace{\text{J221 V013 F114 F075}}^{\text{PIN 2}} + \overbrace{\text{J446 V013}}^{\text{PIN 3}} \\ 33 & \text{M09C : I555 : L421 : J12-X} & \text{PIN 3} & \text{PIN 2} & \text{PIN 1} & \text{(DECREASING ORDER)} \end{array}$$

The card type 33 has 3 input connections and 3 output connections. All 6 pins are used. All the input pins must be used, so the inverter does not sense a logical one from an un-connected pin. The output pins need not all be used, however. Feed back connections (to K420) are not shown in the equation.

## SPECIAL FUNCTION ASSIGNMENTS

### INTRODUCTION

Some logic elements are frequently referred to in a Maintenance program, and are listed here with their specific logic assignments. These logic elements are of primary logic importance, and usually are given special names. Conditions are also given for a resultant logical one on the output of the subject symbols. The elements are listed in alpha-numerical order, and may be used in conjunction with the equation file to describe final operational conditions. Some of these functions are timed, which requires consultation of the Main Timing and Main Control logic diagrams.

| <u>Logic Symbol</u> | <u>Function</u>                           |
|---------------------|---|
| A000, A010-, A070   | A Register                                |
| A100, A110-, A170   | A' Register                               |
| E000, E010-, E070   | Stage Enable (SE) FFs                     |
| E001, E011-, E071   | No Stage Enable (SE) FFs                  |
| E200, E201, E202    | Group Enable (GI) A' Register             |
| E300, E301, E302    | Group Borrow Generators (GBG) A' Register |
| E400, E401, E402    | Group Borrow Input (GBI) A' Register      |
| E500, E501-, E507   | Stage Probe Input (SPI) A' Register       |

|      |                         |      |                |
|------|-------------------------|------|----------------|
| F002 | XXX XX0                 | F063 | XXX 011        |
| 003  | XXX XX1                 | 064  | XXX 100        |
| 012  | <u>XXX X0X</u>          | 065  | XXX 110        |
| 013  | XXX X1X                 | 066  | XXX 111        |
| 014  | XXX X0X                 | 067  | XXX X01        |
| 015  | XXX X1X                 | 068  | XXX X00        |
| 022  | XXX 0XX                 | 069  | XXX X10        |
| 023  | XXX 1XX                 | 070  | <u>XXX 00X</u> |
| 025  | XXX 1XX                 | 071  | XXX 001        |
| 031  | <u>XX0 XXX</u>          | 072  | XXX 010        |
| 041  | <u>X0X XXX</u>          | 073  | XXX 011        |
| 042  | X0X XXX                 | 074  | XXX 100        |
| 050  | 1XX XXX                 | 075  | XXX 110        |
| 052  | 0XX XXX                 | 076  | XXX 111        |
| 053  | <u>1XX XXX</u>          | 077  | XXX X01        |
| 054  | <u>XXX 100</u>          | 078  | XXX 00X        |
| 056  | XXX 000                 | 079  | <u>XXX 1X1</u> |
| 057  | XXX X11                 | 080  | <u>000 XXX</u> |
| 059  | XXX 1XX, <u>XXX 111</u> | 081  | 001 XXX        |
| 060  | XXX X10                 | 082  | 01X XXX        |
| 061  | <u>XXX 001</u>          | 083  | 01X XXX        |
| 062  | XXX 010                 | 084  | 100 XXX        |

|      |                                       |      |                         |
|------|---------------------------------------|------|-------------------------|
| F085 | 101 XXX                               | F112 | 000 XXX                 |
| 086  | 110 XXX                               | 114  | 111 XXX                 |
| 087  | 111 XXX                               | 115  | 111 1XX, <u>111 111</u> |
| 088  | 000 XXX                               | 120  | <u>111 01X</u>          |
| 089  | 000 XXX                               | 121  | 111 01X                 |
| 090  | 001 XXX                               | 122  | 111 01X                 |
| 091  | 100 XXX                               | 123  | 111 01X                 |
| 092  | 101 XXX                               | 124  | <u>111 101</u>          |
| 093  | 101 XXX                               | 125  | 111 101                 |
| 094  | 110 XXX                               | 127  | 111 01X                 |
| 095  | 110 XXX                               | 130  | 000 101                 |
| 096  | 111 XXX                               | 131  | <u>XXX 1X1</u>          |
| 097  | 111 XXX                               | 132  | <u>0X1 XXX</u>          |
| 098  | 111 XXX                               | 133  | <u>0X1 XXX</u>          |
| 099  | 111 XXX                               | 134  | 011 XXX                 |
| 101  | (load) (clear F) ( <u>Ent.+Swp.</u> ) |      |                         |

---

|      |  |
|------|--|
| F200 | C [ <u>Ent. + Swp.</u> ) ( <u>SSI</u> )] [4X + SX.C]   |
| F206 | ( <u>SSI</u> )(OBA) + C [ <u>Ent. + Swp.</u> ) ( <u>SSI</u> )] ( <u>4X + 5X.C' + 76</u> ) +<br>72.C'B [ <u>Ent. + Swp.</u> ) ( <u>SSI</u> )] A( <u>Ent</u> )( <u>Swp.</u> )( <u>SSI</u> ) +<br>D [ <u>Ent. + Swp.</u> ) ( <u>SSI</u> )] + ( <u>Swp.</u> )  |
| F208 | (Buff BSY)(04 + 05 + 70 + 71) + 6X(Jump SAT)   |
| F209 | <u>F208</u>  |
| F211 | 6X(Jump SAT) + (Buff BSY)(04 + 05 + 70 + 71)   |
| F213 | 17 + 23 + 24 + 27 + 33 + 37 + 44 + 45 + 46 + 47 + 52 + 56  |
| F214 | 31 + 35 + 41 + 45 + 51 + 55 + 72. <u>C'</u> + 73. <u>C'</u>  |
| F216 | [ <u>Ent. + Swp.</u> ) ( <u>SSI</u> )] [B(11 + 15 + 41 + 45 + 51 + 55 + 72. <u>C'</u> + 73. <u>C'</u> ) +<br>C(Load + 00 + 04 + 05 + 10 + 14 + 20 + 24 + 30 + 34 + 6X + 70 +<br>71 + 72 + 73 + 74 + 75)] + A [ <u>(Ent.) (Swp.) (SSI)</u> ] +<br>D [ <u>(Ent. + Swp.) (SSI)</u> ] + [ <u>Ent. + Swp.</u> ]                       |
| F222 | [ <u>Ent. + Swp.</u> ) ( <u>SSI</u> )] [B(11 + 15 + 41 + 45 + 51 + 55 + 72. <u>C'</u> +<br>73. <u>C'</u> ) + C(Load + 00 + 04 + 05 + 10 + 14 + 20 + 24 + 30 + 34 +<br>6X + 70 + 71 + 72. <u>C'</u> + 73. <u>C'</u> + 74 + 75)] + A [ <u>(Ent.) (Swp.) (SSI)</u> ] +<br>D [ <u>(Ent. + Swp.) (SSI)</u> ] + [ <u>Ent. + Swp.</u> ] |
| F226 | 12 + 16 + 22 + 26 + 32 + 36 + 42 + 46  |
| F229 | 11 + 12 + 13 + 15 + 16 + 17 + 22 + 23 + 26 + 27 + 31 + 32 + 33 + 35 +<br>36 + 5X. <u>C'</u> + 4X   |
| F232 | 04 + 05 + 20 + 21 + 22 + 23 + 30 + 31 + 32 + 33 + 5X + 70 + 72+<br>74 + 75 + <u>1X</u> + <u>4X</u> + <u>6X</u>   |
| F233 | <u>111 XX1</u>   |

F233 111 XX1  
F235 01  
F236  $5X + 72 + 73 + 75$   
F239  $5X.C' + 75.C' + (72+73)(A \neq 0) (I/O Seq.)$   
F242 (Load) + 6X(Jump SAT) + 40 + 44 + 77 + (Buff BSY)(04 + 05 + 70 + 71)  
F243  $C' + 55 + 75$   
F248  $A \neq 0$   
F251 Jump SAT  
F252 Jump SAT  
F256  $20 + 21 + 22 + 23 + 30 + 31 + 32 + 33 + (72 + 73)C [(\overline{Ent. + Swp.})(\overline{SSI})]$   
F271 13  
F300 Adv.  $P_1$  by 1  
F301  $P_2 = P_1$   
F302  $P \rightarrow S, P' \rightarrow S'$   
F303 5.C'  
F304  $Z \rightarrow S$   
F305 Tag  $\rightarrow S'$   
F306  $A \rightarrow S$   
F307 MCS  $\rightarrow Z$   
F308 INP  $\rightarrow Z: (\overline{Ent. + Swp.})(\overline{SSI}) [B.72.C' + C(Load)]$   
F310 Clear F, F'  
F311  $Z \rightarrow F, F'$   
F313  $Z \rightarrow On$   
F315  $+Z \rightarrow R$   
F316  $-Z \rightarrow R$   
F317  $+1 \rightarrow R$   
F318 A  $\rightarrow R$   
F319 A  $\rightarrow Q$   
F320 A.2'  $\rightarrow Q$   
F321 +1  $\rightarrow Q$   
F322 Block Probe A'

F323  $A' \rightarrow A$   
 F324  $A \rightarrow \text{Tag Reg.}$   
 F325  $\text{Tag Reg.} \rightarrow A$   
 F326  $A \rightarrow \text{BER}, I_3 \rightarrow \text{BER}$   
 F327  $A \rightarrow \text{BXR}, I_3 \rightarrow \text{BXR}$   
 F328  $\text{BER} = A$   
 F329  $A' \rightarrow P, \text{ Tag} \rightarrow P'$   
 F331  $\text{INP} \rightarrow Z: \overline{76} + \overline{C} + (\text{Ent.} + \text{Swp.}) + (\text{SSI})$   
 F332  $01 + \overline{D} + (\text{Ent.} + \text{Swp.}) + (\text{SSI})$   
 F501  $70 + 71$   
 F502  $[\text{Load} + \overline{\text{Clear } F, F'}] + (\text{Ent.} + \text{Swp.})] (70 + 71)$   
 F503  $[(\overline{\text{Load}}) \text{ Clear } F, F'] (\text{Ent.} + \text{Swp.})] (70 + 71)$   
 I219  $\text{Tag} \rightarrow A$   
 I402  $A' \neq 0$   
 I403  $A' = 0$   
 I519  $\text{BER} = \text{BXR}$   
 I550  $A(\overline{\text{Ent.}})(\overline{\text{Swp.}})(\overline{\text{SSI}}) + B[(\overline{\text{Ent.}} + \overline{\text{Swp.}})(\overline{\text{SSI}})] + [74 + 75 + 76]$   
 $[(D(\overline{\text{Ent.}} + \overline{\text{Swp.}})(\overline{\text{SSI}}))]$   
 $(\overline{\text{Load}} + [(\overline{\text{Ent.}} + \overline{\text{Swp.}})(13)(00 + 01 + 02 + 03 + 06 + 07 + 77)(\overline{01})$   
 $\{5X(\text{Jump SAT}) + (04 + 05 + 70 + 71)(\text{Buff BSY})\}] ) +$   
 $C[(\overline{\text{Ent.}} + \overline{\text{Swp.}})(\overline{\text{SSI}})][55 + 75]$   
 I551  $(\overline{IBA}) + (\overline{OBA})$   
 I554  $(\overline{\text{Buffer Cycle}})$   
 I560  $\text{BFR} \rightarrow \text{Buff Output Cable (B.O.C.)}$   
 I561  $Z \rightarrow \text{B.O.C.}$   
 I562  $Z \rightarrow \text{B.O.C.}$   
 I570  $(\text{Buff RDY}) + (\overline{IBA}) + (\overline{\text{Input RDY}})$   
 I571  $\text{INP} \rightarrow \text{BFR}$   
 I573  $(\text{Buffer Cycle}) + (\overline{OBA}) + (\overline{\text{Time 22}})$   
 I574  $\text{MCS} \rightarrow \text{BFR}$   
 I577  $\text{Buff. INP Cable} \rightarrow Z$   
 I580  $\text{Clear Buffer Controls}$

I582 Clear Buffer  
 I588 (Buffer Busy)  
 I590 (SSI)  
 I593 (Buff Cycle)  
 I852 (Int. 10, 20, 30, 40)  
 I853 Block P → S  
 I857 (Block P → S) (I/O Seq.) (Ent. + Swp.) (Load) (13)  
 I859 (Master Clear) (Time 26) (D [Ent. + Swp.] (SSI)]  
 I860 Clear P, P'  
 I861 Interrupt Address → S  
 I862 (Int. 10, 20, 30, 40)  
 I863 Interrupt Address Enable → S  
 I872 Interrupt Address → P  
 J107 Timing Error Stop  
 J200  $\bar{A} + (\text{Ent.}) + (\text{Swp.}) + (\text{SSI})$   
 J211 } B [(Ent. + Swp.) (SSI)]  
 J212 }  
 J221 } C [(Ent. + Swp.) (SSI)]  
 J222 }  
 J223 }  
 J224 }  
 J225 } C'  
 J226 }  
 J227 }  $\bar{C}'$   
 J228 }  
 J231 }  
 J232 } D (Ent. + Swp.) (SSI)  
 J233 }  
 J235 }  
 J441 (Set I/O Seq.)  
 J446 (Load) + B [(Ent. + Swp.) (SSI)]  
 J560 (Main Timing Fault)  
 J900 (Master Clear)

J901      }  
J902      } (Master Clear)  
J903      }  
  
J907      (Master Clear(Clear Z)  
J908      (Master Clear) (Clear P)  
  
J909      } Clear P'  
J910      }  
  
J912      Load  
J913      Load  
J914      Enter  
  
J917      } (Enter + Sweep)  
J921      }  
  
J923      Load  
J930      (Master Clear)

K000      }  
K002      }  
K010      } Timing Chain Excursion Counters  
K012      }  
  
K100      Divert  
K110      Read  
K120      Write  
K130      Inhibit  
K140      Timing Fault  
K200      A Cycle  
K210      B Cycle  
K220      C Cycle  
K222      C' Cycle  
K224      C' Cycle  
  
K230      D Cycle  
K240      Block P<sub>2</sub> = P<sub>1</sub>  
K320      Wait Output  
K322      Function Ready  
K420      Wait Input

K440 I/O Seq.

K522 Sample

K524 Enable

K800 }  
K802 } Resync. Counter  
K810 }  
K812 }

K850 Manual Interrupt

K852 Manual Interrupt

K854 Manual Interrupt 10

K856 Buffer Interrupt

K858 Buffer Interrupt 20

K860 External Interrupt 30

K862 External Interrupt 40

K864 Interrupt Lockout

K900 Run

K902 Step

K904 Neutral

L000 }  
L010 } 0 Register Inputs  
L110 }

L321 Information Ready

L322 Function Ready

L323 Master Clear

L330 I/O Sequence

L331 Load Mode

L421 Input Request

L500 }  
L510 } BFR Outputs  
L610 }

L512 Information Ready

L513 Input Request

L514 Function Ready

L515 Master Clear

M000 }  
M010 } Z Register Inputs  
M070 }

M330 Output Resume

M420 Input Ready

M424 Input Disconnect

M500 }  
M510 } BFR Inputs  
M570 }

M512 Output Resume

M513 Input Ready

M514 Input Disconnect

M850 Manual Interrupt Input

M851 } External Interrupt Input  
M852 }

M900 Run

M901 Step

M902 Neutral

M903 Load

M904 Master Clear

M905 Clear A

M906 Clear Z

M907 Clear P

M908 Enter

M909 Sweep

N210 Clear A': N212

N212 [(A → Tag) + D + (Ent. + Swp.) + (SSI)] (Time 01)

N230 Toggle A': N232

N232 [(A → Tag) + D + (Ent. + Swp.) + (SSI)] (Time 23)

O000 }  
O010 } O Register  
O050 }

|      |                             |
|------|-----------------------------|
| P000 | P <sub>1</sub> Register     |
| P010 |                             |
| P070 |                             |
| P002 | P <sub>2</sub> Register     |
| P012 |                             |
| P072 |                             |
| P100 | P' <sub>1</sub> Register    |
| P110 |                             |
| P120 |                             |
| P130 |                             |
| P102 | P' <sub>2</sub> Register    |
| P112 |                             |
| P122 |                             |
| P132 |                             |
| Q000 | Q Inverters                 |
| Q010 |                             |
| Q070 |                             |
| R000 | R Inverters                 |
| R010 |                             |
| R070 |                             |
| S000 | Divert FF's, S Register     |
| S010 |                             |
| S050 |                             |
| S060 | R/W Drive FF's, S Register  |
| S070 |                             |
| S100 | R/W Drive FF's, S' Register |
| S110 |                             |
| S120 |                             |
| S130 |                             |
| U000 | Stage Borrow FF's (SB)      |
| U010 |                             |
| U070 |                             |

W024 Adv. BER: (Buff Cycle) (Time 13)

W028 Adv. BER

W058 I<sub>o</sub>-6 → S

W100 Clear Z

W102 Strobe

W110 Enable Z → S

W112 (Buff, Cycle)  
 W323 INP → Z  
 W370 }  
 W374 } (Buff Cycle) (Time 02)  
 W375 }  
 W800 P → P'  
 W810  $\overline{13} + (\text{Load}) + (\overline{\text{Clear F}}) + (\text{Ent.} + \text{Swp.}) + (\overline{\text{Time 23}})$   
 W813  $13(\overline{\text{Load}})(\overline{\text{Clear F}})(\overline{\text{Ent.} + \text{Swp.}})(\overline{\text{Time 23}})$   
 X000 }  
 X010 } Tag 1 Register  
 X020 }  
 X030 }  
 X100 }  
 X110 } Tag 2 Register  
 X120 }  
 X130 }  
 X200 }  
 X210 } Tag 3 Register  
 X220 }  
 X230 }  
 X500 Block Seq. Interrupt (FF)  
 X502 Storage Seq. Int. (SSI)(FF)  
 X504 Buffer Cycle (FF)  
 X506 Buffer Ready (FF)  
 X508 Buffer Input (IBA)(FF)  
 X510 Buffer Output (OBA)(FF)  
 X512 Buffer Step (FF)  
 X514 Initiate Buffer Output (FF)  
 X516 Buffer Busy (FF)  
 X518 Buffer Cycle (FF)  
 X700 }  
 X710 } BFR Register  
 X770 }

X800 }  
X810 } BXR Register  
X890 }

X900 }  
X910 } BER Register  
X990 }  
X902 }  
X912 }  
X992 }

Z000 }  
Z010 } Z Register  
Z070 }

|   |  |
|---|--|
| A000 = I213<br>31 B02A: A003: I300: Q000: Q010: R000:             | A050 = I218 + A151 W250 + X951 W260<br>33 B20A: A053: Q050: Q000:  |
| A001 = I215<br>31 B02C: A002: I301: J10-P: X800: X900:            | A051 = X950 W260 + A150 W250 + J906<br>33 B20C: A052: J10-V:       |
| A002 = A001<br>21 R07C: F246: X801: X901:                         | A052 = A051<br>21 B21A: F245: X851: X951: R050:                    |
| A003 = A000<br>20 B01A: I001: S000:                               | A053 = A050<br>21 B21C: I051: S050: X850: X950:                    |
| A010 = I209<br>31 B06A: A013: I310: Q010: Q020: R010:             | A060 = I217 + A161 W250 + X961 W260<br>33 B24A: A063: Q060: Q070:  |
| A011 = I211<br>31 B06C: A012: I311: J10-R: X810: X910:            | A061 = X960 W260 + A160 W250 + J906<br>33 B24C: A062: J10-W:       |
| A012 = A011<br>21 B07A: F246: X811: X911:                         | A062 = A061<br>21 B25A: A063: F245: X861: X961: R060:              |
| A013 = A010<br>20 B01B: I011: S010:                               | A063 = A060<br>21 B25C: I061: S060: X860: X960:                    |
| A020 = I205<br>31 B12A: A023: I320: Q020: Q030: R020:             | A070 = I216 + A171 W250 + X971 W260<br>33 B26A: A073: Q000: Q070:  |
| A021 = I207<br>31 B12C: A022: I321: J10-S: X820: X920:            | A071 = X970 W260 + A170 W250 + J906<br>33 B26C: A072: J10-X: X970: |
| A022 = A021<br>21 B17C: F246: X821: X921:                         | A072 = A071<br>21 B27A: F245: F249: X871: R070:                    |
| A023 = A020<br>20 B01C: I021: S020:                               | A073 = A070<br>21 B27C: F249: I071: S070: X870:                    |
| A030 = I201<br>31 E16A: A033: I330: Q030: Q040: R030:             | A100 = E000 N230 + E001 N241 E500<br>32 B30A: I214: I401: P001:    |
| A031 = I203<br>31 B16C: A032: I331: J10-T: X830: X930:            | A101 = E500 N241 E000 + N210<br>32 B30C: I212: P000:               |
| A032 = A031<br>21 B17A: F246: X831: X931:                         | A110 = E010 N230 + E011 N241 E501<br>32 B31A: I210: I401: P011:    |
| A033 = A030<br>20 B01D: I031: S030:                               | A111 = E501 N241 E010 + N210<br>32 B31C: I208: P010:               |
| A040 = I219 + A141 W250 + X941 W260<br>33 B18A: A043: Q040: Q050: | A120 = E020 N230 + E021 N241 E502<br>32 B32A: I206: I401: P021:    |
| A041 = X940 W260 + A140 W250 + J906<br>33 B18C: A042: J10-U:      | A121 = E502 N241 E020 + N210<br>32 B32C: I204: P020:               |
| A042 = A041<br>21 B19A: F245: X841: X941: R040:                   | A130 = E030 N230 + E031 N241 E503<br>32 B33A: I202: I401: P031:    |
| A043 = A040<br>21 B19C: I041: S040: X840: X940:                   | A131 = E503 N241 E030 + N210<br>32 B33C: I200: P030:               |

|   |   |
|---|---|
| A140 = E040 N230 + E041 N240 E504<br>32 B36A: A041: I400: P041: | D005 = T005 T002 T001<br>52A G18:   |
| A141 = E504 N240 E040 + N210<br>32 B36C: A040: P040:            | D006 = T005 T003 T000<br>52A G19:   |
| A150 = E050 N230 + E051 N240 E505<br>32 B37A: A051: I400: P051: | D007 = T005 T003 T001<br>52A G20:   |
| A151 = E505 N240 E050 + N210<br>32 B37C: A050: P050:            | D100 = T104 T102 T100<br>52A G05  |
| A160 = E060 N230 + E061 N240 E506<br>32 B38A: A061: I400: P061: | D101 = T104 T102 T101<br>52A G06  |
| A161 = E506 N240 E060 + N210<br>32 B38C: A060: P061:            | D102 = T104 T103 T100<br>52A G07:   |
| A170 = E070 N230 + E071 N240 E507<br>32 B39A: A071: I400: P071: | D103 = T104 T103 T101<br>52A G08:   |
| A171 = E507 N240 E070 + N210<br>32 B39C: A070: P070:            | D104 = T105 T102 T100<br>52A G09:   |
| C000 =<br>02A I06A: N000: V000: V002: V004: V006:               | D105 = T105 T102 T101<br>52A G10  |
| C001 =<br>02A I06C: N001: V001: V003: V005: V007:               | D106 = T105 T103 T100<br>52A G11:   |
| C002 =<br>02A I21A: N800: V010: V016:                           | D107 = T105 T103 T101<br>52A G12:   |
| C003 =<br>02A I21C: N801: V013: V015: V017 V025:                | E000 = R000 Q000 + U000<br>12 A18: A100: A101: E001: E200: E501:<br>E502:       |
| C004 =<br>02A J19A: V046: V022:                                 | E001 = E000<br>20 A23A: A100:   |
| C005 =<br>02A J19C: N005: V201: V211: V221: V231:               | E010 = R010 Q010 + U010<br>12 A19: A110: A111: E011: E200: E300:<br>E502: E502: |
| C007 =<br>02A I30C: V023: V035: H005:                           | E011 = E010<br>20 A23B: A110:   |
| D000 = T004 T002 T000<br>52A G13:                               | E020 = R020 Q020 + U020<br>12 A21: A120: A121: E021: E200: E300:<br>E300:       |
| D001 = T004 T002 T001<br>52A G14:                               | E021 = E020<br>20 A23C: A120:   |
| D002 = T004 T003 T000<br>52A G15:                               | E030 = R030 Q030 + U030<br>12 A22: A130: A131: E031: E201: E504:<br>E505:       |
| D003 = T004 T003 T001<br>52A G16                                | E031 = E030<br>20 A23D: A130:   |
| D004 = T005 T002 T000<br>52A G17:                               |   |



F021 = W130  
 31 K06C: F022: F064: F065: F066: F124:  
 F022 = F021  
 21 K07A: F070: F120: F218: F230: F318:  
 F023 = F020  
 21 K07C: F079: F127: F202: F208: F210:  
 F025 = F020  
 11 K08: F218: F230: F241: F253: F322:  
 F115: F213:  
 F030 = Z031 W160  
 31 K09A: F080: F084: F086: F213:  
 F031 = W130  
 31 K09C: F081: F085: F087: F132: F202:  
 F040 = Z041 W160  
 31 K12A: F080: F081: F084: F085:  
 F041 = W130  
 31 K12C: F042: F082: F086: F087: F202:  
 F042 = F041  
 20 K02C: F212:  
 F057 = F056 F063  
 20 J40C: F213:  
 F054 = F074:  
 20 J40A: F213:  
 F050 = Z051 W160  
 31 K13A: F053: F080: F081: F202:  
 F051 = W130  
 31 K13C: F052: F084: F085: F086: F087:  
 E052 = F051  
 21 J28A: F082: F132: F217:  
 F053 = F050  
 20 K02D: F212:  
 F056 = F076  
 20 J40B: F053: F115:  
 F059 = F064 F065 F124  
 20 K20C: K440: K441:  
 F060 = F069  
 21 K18A: F225: F225: F225:  
 F061 = F020 F010 F001  
 20 K28A: F071: F213:  
 F062 = F020 F011 F000  
 20 K25D: F072: F213:  
 F063 = F020 F011 F001  
 20 K25B: F073: F053:  
 F064 = F021 F010 F000  
 20 K25A: F059: F074:  
 F065 = F021 F011 F000  
 20 K20D: F059: F075:  
 F066 = F021 F015 F001  
 20 K20B: F076: F241:  
 F067 = F012 F003  
 20 K20A: F077: F213:  
 F068 = F013 + F003  
 22 K19A: F217: F241: F249: J106:  
 F069 = F015 F000  
 20 K16D: F060:  
 F070 = F022 F012  
 20 K16C: F078:  
 F071 = F061  
 21 K27C: F202: F249: F320:  
 F072 = F062  
 21 K27A: F207: F249: F308: F324: K420:  
 F073 = F063  
 21 K26C: F249: F270: F325: K320:  
 F074 = F064  
 21 K26A: F249: F326: K320: F213: F054:  
 F075 = F065  
 21 K24C: F204: F328: F331: K420: K421:  
 F076 = F066  
 21 K21A: I579: J106: F237: F213: F056  
 F077 = F067  
 21 K18C: F212: F212: F217: F227: E277:  
 F078 = F070  
 11 K17: F208: F210: F234: F237: F249:  
 F500: J106:  
 F079 = F023 F003  
 20 K16A F131:  
 F080 = F050 F040 F030  
 21 K37C: F088: F089: F112:  
 F081 = F050 F040 F031  
 20 K35C: F090: F232:

|  |  |
|--|--|
| F082 = F052 F041                       | F101 = W130                              |
| 20 K35B: F083: F134:                   | 31 K14C: I354: I358: W810: I860: F280:   |
| F083 = F082                            | F110 = Z071 W160                         |
| 11 K36: F225: F227: F227: F230: F253:  | 31 K15A: I354:                           |
|  | F213: F213:                              |
| F084 = F051 F040 F030                  | F111 = W130                              |
| 20 K28C: F091: F232:                   | 31 K15C: I356: I358:                     |
| F085 = F051 F040 F031                  | F112 = F080                              |
| 21 K32C: F092: F236: F240: F093: F261: | 21 L33C: F324: F325: F326: I579: J106:   |
| F086 = F051 F041 F030 + GND            | F114 = F087                              |
| 22 I28C: F094: F232: F251: F095:       | 21 K29C: K320: K420: K420: K421: K440:   |
| F087 = F051 F041 F031                  | F115 = F025 F056 F098                    |
| 21 K29A: F096: F097: F098: F099: F114: | 20 B11C: F261: F261:                     |
| F088 = F080                            | F120 = F096 F022 F013                    |
| 21 K38A: F127: F208: F210: F234: F320: | 21 K21C: F121: F122: F123: F203:         |
| F089 = F080                            | F121 = F120                              |
| 21 K38C: F217: F230: F237: F237: F328: | 21 K22A: F223: F306: F317: F319: F210:   |
| E090 = F081                            | F122 = F120                              |
| 21 K37A: F202: F270: F318: F322: F213: | 21 K23A: F233: F239: F253: K440: K441:   |
| F091 = F084                            | F124 = F096 F021 F012 F003               |
| 21 K34A: F200: F204: F225: F227: F213: | 21 K23C: F059: F125: F240: F261:         |
| F092 = F085                            | F125 = F124                              |
| 21 K33A: F200: F202: F204: F227: F230: | 21 K24A: F233: F239: F313: K322: K864:   |
| F093 = F085                            | F127 = F088 F023 F012                    |
| 21 K332: F213: F239: F303: F331:       | 20 K25C: F130:                           |
| F094 = F086                            | F130 = F127 + F002                       |
| 21 K32A: F208: F210: F217: F241:       | 22 K19C: F327:                           |
| F095 = F086                            | F131 = F079                              |
| 20 L38A: F213:                         | 20 K16B: F217: F321:                     |
| F096 = F087                            | F132 = F052 F031                         |
| 21 K30A: F120: F124: F218: F331: F308: | 20 K28D: F133: F134:                     |
| F097 = F087                            | F133 = F132                              |
| 21 K30C: F204: F207: F208: F210: F218: | 21 K34C: F225: F227: F227:               |
| F098 = F087                            | F134 = F132 F082                         |
| 21 K31A: F223: F230: K320: F237: F115: | 20 K35A: F241: F212:                     |
| F099 = F087                            | F200 = J221 J226 F092 + J221 F091        |
| 21 K31C: F241: F500: J106: K441:       | 22 L01A: W124: W323:                     |
| F100 = Z061 W160                       | F202 = F090 F023 + F092 F071 J228 + F050 |
| 31 K14A: I356:                         | F041 F031                                |
|  | 23 L02A: F023                            |

F203 = F202 F120  
 20 L03A: F319:  
  
 F204 = F091 + F092 J226 + F097 F075  
 23 L02C: F205:  
  
 F205 = F207 J211 + F204 J223 + X505 X511  
 23 L04A: F206:  
  
 F206 = J234 J915 F205 J200  
 20 L03B: F307:  
  
 F207 = F097 J226  
 20 L03C: F205:  
  
 F208 = F088 F023 F014 X517 + F097 F078  
                   X517 + F094 F251  
 23 L04C: F209: F242: F323:  
  
 F209 = F208  
 20 L03D: F329:  
  
 F210 = F252 F094 + F088 F023 F014 I588 +  
                   F097 F078 I588  
 13 L05A: F211: F238: I354: I356: W368:  
                   I 359:  
  
 F211 = F210  
 20 L06A: F300: F301:  
  
 F212 = F122 J227 + F134 F077 + F053 F042  
                   F077  
 23 M28C: F214:  
  
 F213 = F093 F067 + F091 P061 F062 + F090  
                   F076 + F095 F025 F054 + F083  
                   F053 + F079 F030 F083  
 16 L40: J107: K231:  
  
 F214 = F212  
 21 L07A: F215: F221: K210:  
  
 E215 = J211 F214 + J223 F219  
 22 L01C: F216:  
  
 F216 = J200 J921 F215 J234  
 20 L06B: F302:  
  
 F217 = F068 F052 + F089 F077 F131 + F094  
 23 L09A: F219: F224:  
  
 F218 = F096 F025 F014 + F097 F022  
 22 L08C: F219:  
  
 F219 = J912 F217 F218  
 20 L06D: F215:  
  
 F221 = J211 F214 + F224 J912 J223  
 22 L08A: F222:

F222 = J200 J921 F221 J234  
 20 L06C: F300:  
  
 F223 = F098 F014 + F121 J227  
 22 L10A: F224:  
  
 F224 = F217 F223  
 20 L11A: F221:  
  
 F225 = F133 F060 + F091 F060 + F060 F083  
 23 L09C: F226:  
  
 F226 = F225  
 20 L11B: F304: K200:  
  
 F227 = F091 + F077 F133 + F013 F133 +  
                   F083 F077 + F083 F013 + F092 J227  
 16 L12: F229:  
  
 F229 = F227  
 20 L11C: F304: F305  
  
 F230 = F025 F089 F014 + F092 + F083 F022 +  
                   F098 F233  
 24 L13A: F232:  
  
 F232 = F086 F084 F230 F081  
 20 L11D: F315:  
  
 F233 = F123 + F125  
 22 L15A: F230: F236: F323:  
  
 F234 = F003 F088 F078 + GND  
 22 L15C: F235: F238: F332:  
  
 F235 = F234  
 20 L14B: F323:  
  
 F236 = F233 F085  
 20 L14C: K222:  
  
 F237 = F089 F078 + F089 F013 + F098 F076  
 23 L17A: F238:  
  
 F238 = J921 F270 F237 F234 F210  
 20 L14D: F244:  
  
 F239 = F093 J228 + F123 I403 J441 + F125 J227  
 23 L19C: K223: K230:  
  
 F240 = F085 F124  
 20 L18A: F243:  
  
 F241 = F134 F068 + F094 F251 + F099 F025  
                   F066  
 23 L19A: F242:  
  
 F242 = F241 F208 J912  
 20 L18B: K220:

F243 = F240 K224  
 20 L18C: K221: K230:  
 F244 = J923 F238  
 20 L18D: F261: H231:  
 F245 = A072 A062 A052 A042  
 20 L20A: F247:  
 F246 = A032 A022 A012 A002  
 20 L20B: F247:  
 F247 = F245 + F246 + GND  
 23 L17C: F248: F249:  
 F248 = F247  
 20 L20C: F249:  
 F249 = F247 F078 F068 + F248 F071 + A072  
           F072 + A073 F073 + F074  
 15 L21: F251:  
 F251 = F249 + F086  
 22 L22A: F208: F241: F252:  
 F252 = F251  
 20 L20D: F210:  
 F253 = F123 J223 + F083 F025  
 22 L10C: F256  
 F256 = F253  
 20 L14A: F316:  
 F261 = J235 F244 F115 + J243 F124 F085 F115  
 22 E13C: I550:  
 F280 = F101 F271 V025  
 20 L31C: J922:  
 F270 = F073 F090  
 21 L16A: F238: F271:  
 F271 = F270  
 21 L16C: I860: I873: K865: W810 F280:  
 F300 = K240 J001 V032 I590 F222 + V003 J231  
           F211 J007  
 22 L22C: W000: W003: W005:  
 F301 = F211 J231 V017 + V007 J001 + I872  
 23 L23A: W070: W072: W073:  
 F302 = V015 F216 I853  
 20 L24A: W050: W052:  
 F303 = F093 J225  
 21 D37C: W023:  
 F304 = V015 J211 F226 + F229 J223 V015 + GND  
 23 L23C: W054:  
 F305 = V015 J221 F229 + V015 J224 F122 J211 +  
           X505 V015  
 23 L25A: W051:  
 F306 = V015 J211 F121 J225  
 20 L24E: W056:  
 F307 = J912 F206  
 20 L24C: W320:  
 F308 = J225 J212 F096 F072 + J913 J223  
 22 L26A: I577: W122: W323:  
 F310 = V013 J231  
 20 L24D: W130:  
 F311 = V006 J231 J004  
 20 L27A: W160:  
 F313 = V006 J221 F125 J228 J004  
 20 L27B: W162: W164:  
 F315 = GND + J212 J021 J228 F122 + F232 J222  
           J021  
 23 L25C: W202:  
 F316 = J021 J222 F256  
 20 L27C: W200:  
 F317 = J021 J212 F121 J226  
 20 L27D: W208:  
 F318 = J022 J222 F090 F022  
 20 L28A: W204:  
 F319 = F203 J022 J222 + J022 J212 F121 J225  
 22 L26C: W210:  
 F320 = J022 J235 F088 F071  
 20 L28E: W212:  
 F321 = J022 J222 F093 F131 J228  
 20 L28C: W214:  
 F322 = J222 F090 F025  
 20 L28D: N244:  
 F323 = V035 J232 F235 + V035 J211 F122 +  
           V035 J222 F233 F208  
 23 L29A: W250: W252:  
 F324 = V025 J232 F112 F072  
 21 L30A: W364: W366: W368:  
 F325 = V026 J232 F112 F073  
 20 L31A: W264: J906:

F326 = V026 J232 F112 F074 I588  
21 L30C: W266: W268: W269:

F327 = V026 J232 F130 I588  
21 L32A: W360: W361: W362: W363:

F328 = V026 J233 F089 F075  
20 L31B: W260: W202:

F329 = V036 J223 F209  
21 L32C: J922: W460: W462: W464:

F331 = F096 F075 J221  
21 L33A: K110: K120: W122: W323: I577:

F332 = J235 F234  
21 A34C: N212: N232: N244:

F500 = F099 F078 + GND  
22 I03C: F501: F502: F503: X501:

F501 = F500  
20 013C: X500:

F502 = F500 + F001  
22 O15A: X506: X508:

F503 = F500 + F002  
22 O15C: X510: X514:

G000 = Y000 + T206 T200 + T204 T200  
112 F13:

G001 = Y001 + T206 T201 + T204 T201  
112 F05:

G002 = Y002 + T206 T202 + T204 T202  
112 F14:

G003 = Y003 + T206 T203 + T204 T203  
112 F06:

G004 = Y004 + T207 T200 + T205 T200  
112 F15:

G005 = Y005 + T207 T201 + T205 T201  
112 F07:

G006 = Y006 + T207 T202 + T205 T202  
112 F16:

G007 = Y007 + T207 T203 + T205 T203  
112 F08:

G100 = Y100 + T306 T300 + T304 T300  
112 F01:

G101 = Y101 + T306 T301 + T304 T301  
112 H09:

G102 = Y102 + T306 T302 + T304 T302  
112 F02:

G103 = Y103 + T306 T303 + T304 T303  
112 H10:

G104 = Y104 + T307 T300 + T305 T300  
112 F03:

G105 = Y105 + T307 T301 + T305 T301  
112 H11:

G106 = Y106 + T307 T302 + T305 T302  
112 F04:

G107 = Y107 + T307 T303 + T305 T303  
112 H12:

G200 = Y500 + T500  
113 H13A:

G201 = Y501 + T501  
113 H13C:

G202 = Y502 + T502  
113 H14A:

G203 = Y503 + T503  
113 H14C:

G204 = Y504 + T504  
113 H15A:

G205 = Y505 + T505  
113 H15C:

G206 = Y506 + T506  
113 H16A:

G207 = Y507 + T507  
113 H16C:

H000 = J101 V007 + J100 J101 K905 V903 + X503  
J101 X513 V903 + V521 + N000  
44 I01: V000: V010: V020:

H001 = V000 + N001  
41 I04: V001:

H002 = V001 + N000  
41 I08: V002: V012: V022: V032

H003 = V002 + N001  
41 I11: V003: V013: H023:

H004 = V003 + N000  
41 I15: V004:

H005 = V004 + N001  
41 I16: V005: V015: V025: V035:

H006 = V005 + N000  
 41 I22: V006: V016: V026: V036: V046:  
 H007 = V006 + N001  
 41 I27: V007: V017:  
 H201 = K201 V016 I590 X512 + N005  
 41 J15: V201:  
 H211 = K211 V016 I590 X512 + N005  
 41 J17: V211:  
 H221 = X512 K221 X502 V016 + N005  
 41 J24: V221:  
 H231 = X512 F244 K231 X502 V016 + N005  
 41 J30: V231:  
 I001 = I577 M500 + W122 M000 + W124 A003  
 23 H25A: I002:  
 I002 = Y200 W320 + W323 I001 + GND  
 23 H25C: Z000: X700:  
 I004 = Z000 W327 + X700 W326  
 22 G26A: L500: O000: T500: L000:  
 I005 = PBZ1-A (J13-E)  
 20 H39A: Z000:  
 I006 = X900 W112 + W110 Z000 + I863  
 23 E28A: S000:  
 I011 = I577 M510 + W122 M010 + W124 A013  
 23 H26A: I012:  
 I012 = Y210 W320 + W323 I011 + GND  
 23 H26C: Z010: X710:  
 I014 = Z010 W327 + X710 W326  
 22 G26C: L510: O010: I501: L010:  
 I015 = PBZ2-A (J13-F)  
 20 H39B: Z010:  
 I016 = X910 W112 + W110 Z010 + I863  
 23 E28C: S010:  
 I021 = I577 M520 + W122 M020 + W124 A023  
 23 H27A: I022:  
 I022 = Y220 W320 + W323 I021 + GND  
 23 H27C: Z020: X720:  
 I024 = Z020 W327 + X720 W326  
 22 G29A: L520: O020: T502: L020:  
 I025 = PBZ3-A (J13-H)  
 20 H39C: Z020:

I026 = X920 W112 + Z020 W110 + I863  
 23 E31A: S020:  
 I031 = I577 M530 + W122 M030 + W124 A033  
 23 H28A: I032:  
 I032 = Y230 W320 + W323 I031 + GND  
 23 H28C: Z030: X730:  
 I035 = PBZ4-A (J13-J)  
 20 H39D: Z030:  
 I034 = Z030 W327 + X730 W326  
 22 G29C: L530: O030: T503: L030:  
 I036 = X930 W112 + Z030 W110 + I863 I866  
 23 E31C: S030:  
 I041 = I577 M540 + W122 M040 + W124 A043  
 23 H29A: I042:  
 I042 = Y240 W320 + W323 I041 + GND  
 23 H29C: Z040: X740:  
 I044 = Z040 W327 + X740 W326  
 22 G36A: L540: O040: T504: L040:  
 I045 = PBZ5-A (J13-K)  
 20 H40A: Z040:  
 I046 = X940 W112 + W110 Z040 + I863 I868  
 23 E34A: S040:  
 I051 = I577 M550 + W122 M050 + W124 A053  
 23 H30A: I052:  
 I052 = Y250 W320 + W323 I051 + GND  
 23 H30C: Z050: X750:  
 I054 = Z050 W327 + X750 W326  
 22 G36C: L550: O050: T505: L050:  
 I055 = PBZ6-A (J13-L)  
 20 H40B: Z050:  
 I056 = X950 W112 + W110 Z050 + I863 K862  
 23 E34C: S050:  
 I061 = I577 M560 + W122 M060 + W124 A063  
 23 H31A: I062:  
 I062 = V260 W320 + W323 I061 + GND  
 23 H31C: Z060: X760:  
 I064 = Z060 W327 + X760 W326  
 22 G39A: I506: I406:  
 I065 = PBZ7-A (J13-M)  
 20 H40C: Z060:



I331 = A031 I361 + I364  
 22 C10C: X031: X131: X231:  
  
 I332 = I355 X031 + I357 X131 + I359 X231  
 23 C16C: I202: I333: P131:  
  
 I333 = I332  
 21 C17C: I200: P130: S130: J13-D:  
  
 I354 = F110 F101 F210 I592 I362 + I365  
 22 C21A: I355: W364:  
  
 I355 = I354  
 21 C23A: I302: I312: I322: I332: J14-S:  
  
 I356 = F111 F100 F210 I592 I362 + I360  
 22 C21C: I357: W366:  
  
 I357 = I356  
 21 C23C: I302: I312: I322: I332: J14-R:  
  
 I358 = F111 F101 I362 + I366  
 22 C22A: I359: W368:  
  
 I359 = I358 I592 F210  
 21 B28C: I302: I312: I322: I332: J14-P:  
  
 I360 = PBIS2-A (J15-X)  
 20 C33D: I362: I356:  
  
 I361 = I368 + J012  
 12 C06: I300: I301: I310: I311: I320:  
 I321: ± I330: I331:  
  
 I362 = I365 + I360 + I366  
 13 C08: I363: I368: I354: I356: I358:  
  
 I363 = I362  
 20 B11A: I369: I361:  
  
 I364 = I367  
 21 C07C: I301: I311: I321: I331:  
  
 I365 = PBIS1-A (J15-Y)  
 20 D39A: I362: I354:  
  
 I366 = PBIS3-A (J15-W)  
 20 D39B: I362: I358:  
  
 I367 = PBIC-A (J15-R) I368  
 20 D39C: I364:  
  
 I368 = I362 Y902  
 21 F33C: I300: I330: I310: I367: I320:  
  
 I369 = I363 Y903  
 21 C07A: W364: W366: W368:  
  
 I400 = A170 A160 A150 A140  
 20 A40D: I402:  
  
 I401 = A130 A120 A110 A100  
 20 A36D: I402:  
  
 I402 = I400 + I401  
 22 A39C: I403: K441:  
  
 I403 = I402  
 21 B28A: F239: K210: K420:  
  
 I404 = 0011 I411 + I074 I414  
 22 I33A: I405:  
  
 I405 = I404  
 20 I34A: L070: L570:  
  
 I406 = 0001 I411 + I064 I414  
 22 I33C: I407:  
  
 I407 = I406  
 20 I34B: L060: L560:  
  
 I408 = K323  
 21 I32C: I410: I411: I412: I413:  
  
 I409 = K321  
 21 I354: I412: I413: I414:  
  
 I410 = I408  
 21 I35C: I594: L080: L090: L100: L110:  
  
 I411 = I408  
 20 I34C: I404: I406:  
  
 I412 = I408 I409  
 21 I36A: L020: L030: L040: L050:  
  
 I413 = I408 I409  
 20 I34D: L000: L001:  
  
 I414 = I409  
 20 K35D: I404: I406:  
  
 I500 = X902  
 11 N06: X910: X911: X920: X921: X930:  
 X931:  
  
 I501 = X903 X913 X933 X923  
 20 N12A: W027: W030:  
  
 I503 = X922  
 20 N12B: X930: X931:  
  
 I504 = X943 X953 X973 X963  
 20 N12C: W027:  
  
 I505 = X962  
 20 N12D: X970: X971:  
  
 I510 = X900 X801 + X800 X901 + X811 X910 + X911  
 X810 + X920 X821 + X820 X921  
 16 N30: I517:

|  |   |
|--|---|
| I512 = X930 X831 + X931 X830 + X841 X940 + X941<br>X840 + X851 X950 + X850 X951<br>16 N31: I517: | I560 = I559<br>11 O38: L500: L510: L520: L530: L540:<br>L550: L560: L570:             |
| I514 = X960 X861 + X961 X860 + X871 X970 + X971<br>X870 + X881 X980 + X880 X981                  | I561 = I566 I594<br>11 O39: L500: L510: L520: L530: L540:<br>L550: L560: L570:        |
| I516 = X891 X990 + X991 X890 + GND<br>23 O23C: I517:   | I562 = I594<br>21 018A: L580: L590: L600: L610:                                       |
| I517 = I510 I512 I514 I516<br>20 N29B: I519:   | I566 = K321 I552<br>20 017B: I561: I558:  |
| I519 = I517<br>20 N29C: I579: K856:  | I570 = X509 M513 X507<br>20 O17D: I571:   |
| I531 = X952<br>21 N20A: X960: X961: X970: X971:  | I571 = I570<br>11 O35: X700: X710: X720: X730: X740:<br>X750: X760: X770:             |
| I532 = X912<br>21 N04C: X920: X921: X930: X931:  | I573 = X511 V022 J031 I554<br>20 O19A: I574:  |
| I535 = X942<br>11 N16: X950: X951: X960: X961: X970:<br>X971:                                    | I574 = I573<br>11 O36: X700: X710: X720: X730: X740:<br>X750: X760: X770:             |
| I538 = X982<br>20 N29A: X990: X991:  | I577 = I551 + F308 F331<br>12 O20: I001: I011: I021: I031: I041:<br>I051: I061: I071: |
| I550 = J200 F261 J210 J106<br>20 O13A: X512: X502:   | I579 = V902 I589 I599 + V036 F076 F112 J233 +<br>V036 I519 I589<br>23 O23A: I580:     |
| I551 = X508 X510<br>21 O40C: I552: I577: X502: X512: X516:                                       | I580 = J900 I579<br>21 O24A: X501: X503: X507: X509: X511:                            |
| I552 = I551<br>11 012: I566: J400: J402: J404: L514:<br>X517: I555:                              | I581 = I556 + X511 V010 I554 J031<br>22 021A: I582:                                   |
| I553 = X505<br>21 O40A: J200: J210: J220: I230: K24I:  | I582 = I581<br>11 O37: X701: X711: X721: X731: X741:<br>X751: X761: X771:             |
| I554 = X504<br>11 O04: I573: I581: W110: W325: X500:<br>V012: W327: X515:                        | I584 = M513<br>20 O25A: I585: I587:   |
| I555 = X518 X501 X507 X509 + K421 I552<br>22 O21C: I556:   | I585 = I584<br>20 025B: J402:   |
| I556 = I555<br>21 O18C: I581: L513:  | I586 = M512<br>20 O25C: I587:   |
| I558 = I559 I566<br>20 O19B: L512:   | I587 = I584 I586<br>21 O14C: I595: X518: X501:  |
| I559 = X511 X501 X518 X507<br>20 O17A: I558: I560:   | I588 = I589<br>21 O16A: F210: F210: F326: F327: I594:                                 |

|  |   |
|--|---|
| I589 = X516<br>21 O16C: I579: I579: I588: K856:  | I861 = I852 J001 V005<br>20 C35A: W054:                                   |
| I590 = X503<br>21 O14A: F300: J101: J101: H201: H211:                                    | I862 = I852<br>20 D32D: I863:   |
| I592 = X505<br>21 O05A: I303: I313: I354: I356: I359:                                    | I863 = I862<br>11 C36: I006: I016: I026: I036: I046:<br>I056: I066: I076: |
| I593 = X504<br>11 O06: I303: I313: I854: W058: W376:<br>X506: X507: W028:                | I865 = K854 K860<br>20 C35C: P232: I866:                                  |
| I594 = I410 I588<br>20 O17C: I561: I562:   | I866 = I865<br>20 C35D: I036:   |
| I595 = I587<br>20 O19D: X519:  | I867 = K858 K860<br>20 C39A: I868: P242:                                  |
| I598 = M514<br>20 O25D: I599:  | I868 = I867<br>20 C39B: I046:   |
| I599 = I598<br>21 O24C: I579: K856:  | I871 = V003 J008 I852<br>20 C39C: I872:                                   |
| I850 = M850<br>20 D32A: K851:  | I872 = I871<br>21 C34C: P232: P242: P252: F301:                           |
| I851 = Y850 K851 + K850<br>22 D26A: K852:  | I873 = GND + F271<br>22 D26C: I855:                                       |
| I852 = K854 K858 K860 K862<br>11 C37: I853: I860: I861: I862: I871:<br>K864: W800: W110: | I874 = J930<br>20 C39D: K857:   |
| I853 = J233 I852<br>29 C35B: F302:   | J000 = K002 K012<br>21 J07A: J001: V015: J002:                            |
| I854 = K865 + J230 + I593<br>23 D34A: I856:  | J001 = J000<br>11 J08: F300: F301: K100: W023: W800:<br>I861:             |
| I855 = K441 + J918 + J913<br>23 D34C: I856:  | J00Z = J000<br>21 J07C: K854: K858: K860: K862: W376:                     |
| I856 = I854 I855 I873<br>20 D32B: I857:  | J003 = K003 K012<br>21 J09A: J004: V012: V013:                            |
| I857 = I856<br>21 D33A: K854: K858: K860: K862: X501:                                    | J004 = J003<br>21 J10A: F311: F313: K130: K241: K856:                     |
| I858 = V036 J233<br>20 D32C: I859:   | J006 = K003 K013<br>21 J09C: J007: J008: V025: J011: J010:                |
| I859 = J930 I858<br>21 D33C: K855: K859: K861: K863:                                     | J007 = J006<br>11 J11: F300: J101: J101: X500: X500:<br>X503: X508: X510: |
| I860 = I852 J008 V001 + V001 F271 J008 F101<br>22 C22C: J909: J910:                      | J008 = J006<br>11 J12: I860: I860: I871: V035: K865:<br>N212: N244: W810: |

|  |  |
|--|--|
| J009 = J011  | J211 = J210  |
| 21 J13A: V016: V017: V026: V036: V046:                     | 11 J21: F205: F215: F221: F304: F305:<br>F306: F323: K320: |
| J010 = J006  | J212 = J210  |
| 20 L31D: N232: X514:                                       | 21 J22A: F308: F315: F317: F319:                           |
| J020 = K001 K011   | J220 = K221 J917 I553                                      |
| 20 J05A: J021: J022:                                       | 21 J22C: J221: J222: J223: J243:                           |
| J021 = J020  | J221 = J220  |
| 21 J06A: F315: F315: F316: F317: K120:                     | 11 J26: F200: F200: F305: F313: F331:<br>K320: K420: K421: |
| J022 = J020  | J222 = J220  |
| 21 J06C: F318: F319: F319: F320: F321:                     | 11 J27: F315: F316: F318: F319: F321:<br>F322: K322: F323: |
| J011 = J006  | J232 = J220  |
| 20 K28B: J009: J012:                                       | 21 J39A: F205: F215: F221: F253: F304:                     |
| J012 = J011  | J224 = K222  |
| 20 D39D: V035: I361:                                       | 20 J05D: F305: K441:                                       |
| J100 = K900 K902   | J225 = K222  |
| 20 M26A: H000: K905:                                       | 21 J37A: F303: F306: F308: F319: K322:                     |
| J101 = K902 K900 I590 J007 + J007 J102 I590                | J226 = K222  |
| 22 M27A: H000: H000: J103: H000                            | 21 J37C: F200: F204: F207: F317: K320:                     |
| J102 = K420 K320 K322                                      | J227 = K223  |
| 20 M26B: J101:   | 21 J38A: F212: F223: F227: F239:                           |
| J103 = J101  | J228 = K223  |
| 20 O13D: X512:   | 21 J38C: F202: F239: F313: F315: F321:                     |
| J106 = J912 F112 F078 F068 + F099 F076 J912<br>+ J913 K443 | J230 = K231 J917 I553                                      |
| 23 M28A: J107: I550:                                       | 21 J28C: I854: J231: J232: J233:                           |
| J107 = J106 K140 F213 J110                                 | J231 = J230  |
| 20 M26C: K901:   | 21 J32A: F300: F301: F310: F311: K440:                     |
| J109 = Sense Terminal                                      | J232 = J230  |
| 20 O13B: J110:   | 11 J33: F315: F323: F324: F325: F326:<br>F327: X500:       |
| J110 = J109  | J233 = J230  |
| 20 J05C: J111: J107:                                       | 11 J34: F328: I579: K420: K440: I853:<br>I858:             |
| J111 = J110 Y901   | J234 = K231 J917 X504 + GND                                |
| 20 J400: K140:   | 22 J31C: F206: F216: F222: J235:                           |
| J030 = K001 K010   | J235 = J234  |
| 20 J05B: J031:   | 21 J32C: F261: F320: F332: K420:                           |
| J031 = J030  | J243 = J220  |
| 21 J10C: K110: : W102: I573: I581:                         | 21 J39C: F308: F329: F261:                                 |
| J200 = K201 J917 I553                                      | J400 = I552 M514 + M424                                    |
| 21 J13C: F206: F216: F222: I550:                           | 22 M15A: J401:   |
| J210 = K211 J917 I553                                      |  |
| 21 J20C: J211: J212: J446: I550:                           |  |

|  |  |
|--|--|
| J401 = J400                            | J907 = J901 + M906   |
| 20 M14B: J444: K442:                   | 22 M27C: W100:   |
| J402 = I585 I552 + M420                | J908 = J901 + M907   |
| 22 M15C: J403:                         | 22 L35A: J909: J910: J922:                                 |
| J403 = J402                            | J909 = J408 I860   |
| 20 M14C: J444:                         | 11 L36: P001: P011: P021: P031: P041:<br>P051: P061: P071: |
| J404 = I552 M512 + M330                | J910 = J908 I860   |
| 22 M16A: J405:                         | 21 L07C: P101: P111: P121: P131:                           |
| J405 = J404                            | J912 = M903  |
| 20 M14D: J444:                         | 11 K39: F219: F221: F242: F307: J106:<br>J446: J913:       |
| J441 = K440                            | J913 = J912  |
| 20 O19C: F239: K210:                   | 11 K40: F308: I855: J106: J923: K420:<br>K440: L331:       |
| J444 = J401 + J403 + J405              | J914 = M908  |
| 23 M06C: J445: K524:                   | 21 I36C: J918: W124: W323:                                 |
| J445 = K322 K320 K420 + J444           | I915 = M909  |
| 22 M16C: K522:                         | 20 L38D: F206: J918:                                       |
| J446 = J210 J912                       | J917 = J918  |
| 20 M14A: K421:                         | 21 L34C: J200: J210: J220: J230: J234:                     |
| J560 = K140                            | J918 = J914 J915   |
| 21 O05C: K101: K111: K121: K131:       | 21 L34A: J917: J921: I855:                                 |
| J562 = K101                            | J921 = J918 + GND  |
| 21 F27A: T001: T002: T003: T004: T005: | 22 L35C: F216: F222: F238: W130:                           |
| J563 = K101                            | J922 = J908 F280 F329                                      |
| 21 F27C: T000: T102: T103: T104: T105: | 20 L38B: K240:   |
| J565 = K131                            | J923 = J913  |
| 21 F33A: T503: T504: T505: T506: T507  | 20 L38C: F244: W130:                                       |
| J900 = M904                            | J930 = M904  |
| 21 M30A: I580: J901: J902: J903: J904: | 20 M26D: I859: I874:                                       |
| J901 = J900                            | K000 = K012 V005 + GND                                     |
| 21 M30C: J905: J907: J908: K321: K421: | 32 J01A: K003:   |
| J902 = J900                            | K001 = J904 + V005 K013                                    |
| 21 M31A: K141: K323: K441: K865: L323: | 32 J01C: J020: K002: J030:                                 |
| J903 = J900                            | K002 = V000 K001   |
| 21 M31C: K201: K211: K221: K230: K853: | 31 J02A: J000:   |
| J904 = J900                            | K003 = V000 K000   |
| 21 L37A: K001: K011: K223: L515: X513: | 31 J02C: J003: J006: K010: K011: K111:                     |
| J905 = J901 + M905 + V025 M908         | K010 = K012 K003 V005 + GND                                |
| 12 M40: I203: I207: J906: I211: I215:  | 32 J03A: K013: J030:                                       |
| J906 = J905 F325                       |  |
| 21 L37C: A041: A051: A061: A071:       |  |

K011 = J904 + V005 K003 K013  
 32 J93C: J020: K012:  
  
 K012 = V000 K011  
 31 J04A: J000: J003: K000: K010:  
 K111:  
 K013 = V000 K010  
 31 J04C: J006: K001: K011:  
  
 K100 = V006 J001 K140 + GND  
 32 F28A: T100: T101:  
  
 K101 = Y036 + J560  
 32 F28C: J562: J563:  
  
 K110 = V010 F331 J031 + GND  
 32 F35A: T206: T207: T306: T306:  
  
 K111 = V005 K003 K012 + J560  
 32 F35C:  
  
 K120 = V010 F331 J021 + GND  
 32 F36A: T204: T205: T304: T305:  
  
 K121 = V017 + J560  
 32 F36C:  
  
 K130 = J004 V006 + GND  
 32 F34A: T500: T501: T502:  
  
 K131 = V017 + J560  
 32 F34C: J565:  
  
 K140 = V000 V003 V006 + J111  
 32 J35A: J107: K100: J560:  
  
 K141 = J902 + GND  
 32 J35C: J12-Z:  
  
 K200 = V231 F226 + GND  
 32 J14A:  
  
 K201 = V201 + J903  
 32 J14C: H201: J200: J14-D:  
  
 K210 = V201 + V231 F214 + V221 F121  
 33 J18A: I403 J441  
  
 K211 = V211 + J903 + GND  
 33 J18C: H211: J210: J14-C:  
  
 K220 = F242 V231 + V211  
 32 J23A:  
  
 K221 = J903 + F243 V221  
 32 J23C: H221: J220: T14-B:  
  
 K222 = V221 F236 K224 + GND  
 32 J36A: J225: J226: K225: J224:  
  
 K223 = J904 + V221 F239  
 32 J36C: J227: J228: K224:  
  
 K224 = V002 K223  
 30 M24C: F243: K222:  
  
 K225 = K222 V026  
 30 M24D:  
  
 K230 = V221 F239 F243 + J903  
 32 J29A:  
  
 K231 = GND + V231 F213  
 32 J29C: H231: J230: J234: J14-A:  
  
 K240 = J922  
 30 M19A: F300:  
  
 K241 = V003 J004 I553  
 30 M19B: K440:  
  
 K320 = J221 V016 F114 F074 K441 + K441 J211  
 V016 F098 F073 J226  
 32 M10A: J102: J445:  
  
 K321 = J901 + V521  
 32 M10C: I409: I566: L321: J12-W:  
  
 K322 = J222 V025 J225 F125 + GND  
 32 M11A: J102: J445:  
  
 K323 = J902 + V521  
 32 M11C: I408: L322: L514: J12-Y  
  
 K420 = V025 J913 J235 + J233 V016 F114 F075 K441 +  
 K441 J221 F114 F072 V016 I403  
  
 K421 = J901 + J221 V013 F114 F075 + J446 V013  
 33 M09C: I555: L421: J12-X:  
  
 K440 = K241 J913 + J231 V026 F123 + J233 F114  
 F059 V026 + K441  
 24 L13C: K441: J441:  
  
 K441 = K440 + V521 F059 F099 + F123 I402 V036  
 J224 + K443 V046 + J902  
 15 M20: I855: K320: K320: K420: K420:  
 K440: L330:  
  
 K442 = V902 J401 K523  
 30 M19C:  
  
 K443 = V221  
 30 M190: J106: K441:  
  
 K522 = K812 K802 K801 J445 K525  
 30 M18A: V521:  
  
 K523 = K801 K802 K811  
 30 M18B: K442:

|   |   |
|---|---|
| K524 = J444 V902<br>30 M18C:                                    | K860 = K858 M851 I857 V003 J002<br>31 D31A: I852: I865: I867: K862: |
| K525 = V521<br>30 M18D: K522:                                   | K861 = I859<br>31 D31C:   |
| K800 = K802 N800<br>31 M01A: K803:                              | K862 = K860 M852 I857 V004 J002<br>30 D24C: I056: I852:             |
| K801 = K803 N800<br>31 M01C: K522: K523: K802: V521: V903:      | K863 = I859<br>30 D24D: P252:                                       |
| K802 = N801 K801<br>31 M02A: K522: K523: K800: V901: V902:      | K864 = I852 + F125<br>32 C38A:                                      |
| K803 = N801 K800<br>31 M02C: K801: K810: K811:                  | K865 = J902 + F271 V022 J008<br>32 C38C: I854:                      |
| K810 = K803 N800 K812<br>31 M03A: K813: V521: V902: V903: X512: | K900 = V902 M900 K905 + GND<br>32 M23A: J100: J101: I361:           |
| K811 = K803 N800 K813<br>31 M03C: K523: K812: V901:             | K901 = K905 V901 + J107 V046<br>32 M23C: K904: J12-A:               |
| K812 = N801 K811<br>31 M04A: K522: K810: V521: V903:            | K902 = V902 M901 K905<br>30 M24A: J100: J101:                       |
| K813 = N801 K810<br>31 M04C: K811: V901: V902: X512:            | K903 = V002<br>30 M24B: K904:                                       |
| K850 = M850<br>30 D24A: I851:                                   | K904 = M902 + K901 K903<br>32 M24A:                                 |
| K851 = I850<br>30 D24B: I851:                                   | K905 = J100 V002 + GND<br>32 M25C: H000: K900: K901: K902:          |
| K852 = Y851 I851 + GND<br>32 D27A:                              | L000 - I413 I004<br>69 I37A: J02-A:                                 |
| K853 = J903 + K855 V013<br>32 D27C: K854:                       | L010 = I413 I014<br>69 I37E: J02-B:                                 |
| K854 = V001 K853 I857 J002<br>31 D28A: I852: I865: K858:        | L020 - I412 I024<br>69 I37C: J02-C:                                 |
| K855 = I859<br>31 D28C: K853:                                   | L030 = I412 I034<br>69 I38A: J02-D:                                 |
| K856 = J004 V006 I519 X503 + I599 I589<br>32 D29A:              | L040 = I412 I044<br>69 I38E: J02-E:                                 |
| K857 = I874 + V013 K859<br>32 D29C: K858:                       | L050 = I412 I054<br>69 I38C: J02-F:                                 |
| K858 = K854 K857 I857 V002 J002<br>31 D30A: I852: I867: K860:   | L060 = I407<br>69 I39A: J02-H:                                      |
| K859 = I859<br>31 D30C: K857:                                   |   |

|   |   |
|---|---|
| L070 = I405<br>69 I39B: J02-J:                  | L550 = X751 I560 + I561 I054<br>67 M36C: J04-F: |
| L080 = O021 I410<br>69 I39C: J02-K:             | L560 = X761 I560 + I561 I407<br>67 M37A: J04-H: |
| L090 = O031 I410<br>69 I40A: J02-L:             | L570 = X771 I560 + I561 I405<br>67 M37B: J04-J: |
| L100 = C041 I410<br>69 I40B: J02-M:             | L580 = I562 O021<br>69 M38A: J04-K:             |
| L110 = O051 I410<br>69 I40C: J02-N:             | L590 = I562 O031<br>69 M38B: J04-L:             |
| L321 = K321<br>69 M13B: J02-R:                  | L600 = I562 O041<br>69 M38C: J04-M:             |
| L322 = K323<br>69 M12A: J02-T:                  | L610 = I562 O051<br>69 M39A: J04-N:             |
| L323 = J902<br>69 M12E: J02-U:                  | M000 = J01-A<br>68 H33A: I001:                  |
| L330 = K441<br>69 M12C: J01-Y:                  | M010 = J01-B<br>68 H33B: I011:                  |
| L331 = J913<br>69 M13A: J01-Z:                  | M020 = J01-C<br>68 H33C: I021:                  |
| L421 = K421<br>69 M13C: J01-S:                  | M030 = J01-D<br>68 H34A: I031:                  |
| L500 = X701 I560 + I561 I004<br>67 M35A: J04-A: | M040 = J01-E<br>68 H34B: I041:                  |
| L510 = X711 I560 + I561 I014<br>67 M35B: J04-B: | M050 = J01-F<br>68 H34C: I051:                  |
| L512 = I558<br>69 O27A: J04-R:                  | M060 = J01-H<br>68 H35A: I061:                  |
| L513 = I556<br>69 O27B: J03-S:                  | M070 = J01-J<br>68 H35B: I071:                  |
| L514 = I552 K323<br>69 O27C: J04-T:             | M330 = J02-S<br>68 M17A: J404:                  |
| L515 = J904<br>69 M39E: J04-U:                  | M420 = J01-R<br>68 M17B: J402:                  |
| L520 = X721 I560 + I561 I024<br>67 M35C: J04-C: | M424 = J01-V<br>68 M17C: J400:                  |
| L530 = X731 I560 + I561 I034<br>67 M36A: J04-D: | M500 = J03-A<br>68 M32A: I001: X700:            |
| L540 = X741 I560 + I561 I044<br>67 M36B: J04-E: | M510 = J03-B<br>68 M32B: I011: X710:            |

|   |   |
|---|---|
| M512 = J04-S<br>68 O26A: I586: J404:          | M908 = J14-M<br>68 L39B: J914: J905:                                      |
| M513 = J03-R<br>68 O26B: I570: I584:          | M909 = J14-L<br>68 L39C: J915:  |
| M514 = J03-V<br>68 O26C: I598: J400:          | N000 = C000<br>21 I07A: H000: H002: H004: H006:                           |
| M520 = J03-C<br>68 M32C: I021: X726:          | N001 = C001<br>21 I07C: H001: H003: H005: H007: H012:                     |
| M530 = J03-D<br>68 M33A: I031: X730:          | N005 = C005<br>21 J20A: H201: H211: H221: H223:                           |
| M540 = J03-E<br>68 M33B: I041: X740:          | N210 = N212<br>11 B40: A101: A111: A121: A131: A141:<br>A151: A161: A171: |
| M550 = J03-F<br>68 M33C: I051: X750:          | N212 = J008 V001 F332<br>20 A40A: N210:                                   |
| M560 = J03-H<br>68 M34A: I061: X760:          | N230 = N232<br>11 B29: A100: A110: A120: A130: A140:<br>A150: A160: A170: |
| M570 = J03-J<br>68 M34B: I071: X770:          | N232 = F332 V003 J010<br>20 A40B: N230:                                   |
| M850 = PBMI-A (J14-N)<br>68 D23A: I850: K850: | N240 = N244<br>11 B34: A140: A141: A150: A151: A160:<br>A161: A170: A171: |
| M851 = J02Y J04Y<br>68 D23B: K860:            | N241 = N244<br>11 B35: A100: A101: A110: A111: A120:<br>A121: A130: A131: |
| M852 = J02Z J04Z<br>68 D23C: K862:            | N244 = J008 V004 F332 F322<br>20 A40C: N240: N241:                        |
| M900 = J14-H<br>68 M22A: K900:                | N800 = C002<br>21 M05A: K800: K801: K810: K811:                           |
| M901 = J14-E<br>68 M22B: K902:                | N801 = C003<br>21 M05C: K802: K803: K812: K813:                           |
| M902 = J14-F<br>68 M22C: K904:                | O000 = I004 W164<br>31 H36A:  |
| M903 = J14-K<br>68 M34C: J912:                | O001 = W164 Z000<br>30 H36B: I406:  |
| M904 = J14-J<br>68 M29A: J900: J930:          | O010 = I014 W164<br>30 H36C:  |
| M905 = J12-Z<br>68 M29B: J905:                | O011 = W164 Z010<br>30 H36D: I404:  |
| M906 = J13-P<br>68 M29C: J907:                | O020 = I024 W162<br>30 H37A:  |
| M907 = J15-P<br>68 L39A: J908:                |   |

O021 = W162 Z020  
 30 H37B: L080: L580:  
 P023 = P020 W070  
 30 D08B: P021: P025:  
  
 O030 = I034 W162  
 30 H37C:  
 P024 = P022  
 20 D12A: P030: P031:  
  
 O031 = W162 Z030  
 30 H370: L090: L590:  
 P025 = P003 P023 P033 P013  
 20 D12B: W003: W005:  
 P030 = P233 + P014 P004 W000 P024 P032 + A131  
 33 D09A: P033: P231: P234:  
 W460  
 P031 = A130 W460 + P014 P004 P033 W000 P024 +  
 J909  
 33 D09C: P032: S030: J10-M:  
 P032 = P031 W070  
 30 D08C: P030:  
 P033 = P030 W070  
 30 D08D: P025: P031:  
 P040 = P243 + P042 W003 + A141 W462  
 33 D15A: P043: P241: P244:  
 P041 = A140 W462 + W003 P043 + J909  
 33 D15C: P042: S040: J11-B:  
 P042 = P041 W072  
 30 D16A: P040: P044:  
 P043 = P040 W072  
 30 D16B: P041: P055:  
 P044 = P042  
 11 D13: P050: P051: P060: P061: P070:  
 P071:  
 P050 = P253 + P052 P044 W003 + A151 W462  
 33 D17A: P053: P251: P254:  
 P051 = A150 W462 + W003 P044 P053 + J909  
 33 D17C: P052: S050: J11-E:  
 P052 = P051 W072  
 30 D16C: P050: P054:  
 P053 = P050 W072  
 30 D16D: P051: P055:  
 P054 = P052  
 21 D11C: P060: P061: P070: P071:  
 P055 = P063 P073 P043 P053  
 20 D12C: W005:  
 P060 = P263 + P062 P044 W003 P054 + A161 W462  
 33 D20A: P063: P261: P264:  
 P061 = A160 W462 + P054 P044 W003 P063 + J909  
 33 D20C: P062: S060: J11-J:

P062 = P061 W072  
30 D21A: P060: P064:

P063 = P060 W072  
30 D21B: P055: P061:

P064 = P062  
20 D12D: P070: P071:

P070 = P273 + P054 P072 P044 W003 P064 + A171  
W462  
33 D22A: P073: P271: P274:

P071 = A170 W462 + P064 W003 P044 P073 P054 +  
J 909  
33 D22C: P072: S070: J11-M:

P072 = P071 W072  
30 D21C: P070:

P073 = P070 W072  
30 D21D: P055: P071:

P100 = P283 + P102 W005 + W464 I303  
33 C24A: P103: P281: P284:

P101 = W464 I302 + W005 P103 + J910  
33 C24C: P102: S100: J11-R:

P102 = W073 P101  
30 C25A: P100: P104:

P103 = W073 P100  
30 C25B: P101: P125:

P104 = P102  
21 C34A: P110: P111: P120: P121:

P110 = P293 + P112 W005 P104 + W464 I313  
33 C26A: P113: P291: P294:

P111 = W464 I312 + P104 W005 P113 + J910  
33 C26C: P112: S110: J11-U:

P112 = P111 W073  
30 C25C: P110: P114:

P113 = P110 W073  
30 C25D: P111: P125:

P114 = P112  
20 C33A: P120: P121:

P120 = P303 + P122 P104 W005 P114 + W464 I323  
33 C30A: P123: P301: P304:

P121 = W464 I322 + P114 W005 P104 P123 + J910  
33 C30C: P122: S120: J11-W:

P122 = P121 W073  
30 C31A: P120:

P123 = P120 W073  
30 C31B: P121: P125:

P124 = P125  
20 C33B: P130: P131:

P125 = P103 P123 P113  
20 C33C: P124:

P130 = P313 + P132 W005 P124 + W464 I333  
33 C33A: P113: P311: P314:

P131 = W464 I332 + P124 W005 P133 + J910  
33 C32C: P132: S130: J11-X:

P132 = P131 W073  
30 C31C: P130:

P133 = P130 W073  
30 C31D: P131:

P200 = W801 P204  
30 E02A:

P201 = P000 W801  
30 E02B: P202:

P202 = P201 W811  
20 E10A: P203:

P203 = PBP1-A (J15-A) P202  
20 E10B: P000:

P204 = P000  
20 E04A: P200:

P210 = W801 P214  
30 E02C

P211 = P010 W801  
30 E02D: P212:

P212 = P211 W811  
20 E10C: P213:

P213 = PBPZ -A (J15-B) P212  
20 E10D: P010:

P214 = P010  
20 E04B: P210:

P220 = W801 P224  
30 E03A:

P221 = P020 W801  
30 E03B: P222:

P222 = P221 W811  
20 E11A: P223:

P223 = PBP3-A (J15-C) P222  
20 E11B: P020:

P224 = P020  
20 E04C: P220:

P230 = W801 P234  
30 E03C:

P231 = P030 W801  
30 E03D: P232:

P232 = P231 W811 + I865 I872  
22 E12A: P233:

P233 = PBP4- A (J15-D) P232  
20 E11C: P030:

P234 = P030  
20 E04D: P230:

P240 = W803 P244  
30 E064:

P241 = P040 W803  
30 E06B: P242:

P242 = P241 W811 + I867 I872  
22 E12C: P243:

P243 = PBP5-A (J15-E) P242  
20 E11D: P040:

P244 = P040  
20 E08A: P240:

P250 = W803 P254  
30 E06C:

P251 = P050 W803  
30 E06D: P252:

P252 = P251 W811 + K863 I872  
22 E13A: P253:

P253 = PBP6-A (J15-F) P252  
20 E14A: P050:

P254 = P050  
20 E08B: P250:

P260 = W803 P264  
30 E07A:

P261 = P060 W803  
30 E07B: P262:

P262 = P261 W811  
20 E14B: P263:

|   |   |
|---|---|
| P263 = PBP7-A (J15-H) P262<br>20 E14C: P060:  | P303 = P BP11-A (J15-M) P302<br>20 E228: P120:                          |
| P264 = P060<br>20 E08C: P260:                 | P304 = P120<br>20 E20C: P300:   |
| P270 = W803 P274<br>30 E07C:                  | P310 = W805 P314<br>30 E19C:  |
| P271 = P070 W803<br>30 E07D: P272:            | P311 = P130 W805<br>30 E19D: P312:                                      |
| P272 = P271 W811<br>20 E14D: P273:            | P312 = P311 W813<br>20 E22C: P313:                                      |
| P273 = PBP8-A (J15-J) P272<br>20 E15A: P070:  | P313 = PBP12-A (J15-N) P312<br>20 E22D: P130:                           |
| P274 = P070<br>20 E08D: P270:                 | P314 = P130<br>20 E20D: P310:   |
| P280 = W805 P284<br>30 E18A:                  | Q000 = A000 W210 + A070 W212<br>22 A12A: E000: U000:                    |
| P281 = P100 W805<br>30 E18B: P282:            | Q010 = W214 + A010 W210 + A000 W212<br>23 A13A: E010: U010:             |
| P282 = P281 W813<br>20 E21A: P283:            | Q020 = W214 + A020 W210 + A010 W212<br>23 A13C: E020: U020:             |
| P283 = PBP9-A (J15-K) P282<br>20 E21B: P100:  | Q030 = W214 + A030 W210 + A020 W212<br>23 A14A: E030: U030:             |
| P284 = P100<br>20 E20A: P280:                 | Q040 = W214 + A040 W210 + A030 W212<br>23 A14C: E040: U040:             |
| P290 = W805 P294<br>30 E18C:                  | Q050 = W214 + A050 W210 + A040 W212<br>23 A15A: E050: U050:             |
| P291 = P110 W805<br>30 E18D: P292:            | Q060 = W214 + A060 W210 + A050 W212<br>23 A15C: E060: U060:             |
| P292 = P291 W813<br>20 E21C: P293:            | Q070 = W214 + A070 W210 + A060 W212<br>23 A16A: E070: U070:             |
| P293 = PBP10-A (J15-L) P292<br>20 E21D: P110: | R000 = W204 A000 + W200 Z001 + W202 Z000 + GND<br>24 A04A: E000: U000:  |
| P294 = P110<br>20 E20B: P290:                 | R010 = W204 A010 + W200 Z011 + W202 Z010 + W208<br>24 A04C: E010: U010: |
| P300 = W805 P304<br>30 E19A:                  | R020 = W204 A020 + W200 Z021 + W202 Z020 + W208<br>24 A05A: E020: U020: |
| P301 = P120 W805<br>30 E19B: P302:            | R030 = W204 A030 + W200 Z031 + W202 Z030 + W208<br>24 A05C: E030: U030: |
| P302 = P301 W813<br>20 E22A: P303:            | R040 = W204 A042 + W200 Z041 + W202 Z040 + W208<br>24 A06A: E040: U040: |

|   |  |
|---|--|
| R050 = W204 A052 + W200 Z051 + W202 Z050 + W208<br>25 A06C: E050: U050: | S101 = W020 + GND<br>32 F37C: T200: T202:              |
| R060 = W204 A062 + W200 Z061 + W202 Z060 + W208<br>24 A07A: E060: U060: | S110 = W050 P111 + I313 W051<br>32 F38A: T202: T203:   |
| R070 = W204 A072 + W200 Z071 + W202 Z070 + W208<br>24 A07C: E070: U070: | S111 = W020 + GND<br>32 F38C: T200: T201:              |
| S000 = W052 P001 + W054 I006 + A003 W056<br>33 E27A: T101:              | S120 = W050 P121 + I323 W051<br>32 E39A: T305: T307:   |
| S001 = W021 + GND + GND<br>33 E27C: T100:                               | S121 = W020 + GND<br>32 F39C: T304: T306:              |
| S010 = W052 P011 + W054 I016 + A013 W056<br>33 E29A: T103:              | S130 = W050 P131 + I333 W051<br>32 F40A: T204: T207:   |
| S011 = W021 + GND + GND<br>33 E29C: T102:                               | S131 = W020 + GND<br>32 F40C: T204: T206:              |
| S020 = W052 P021 + W054 I026 + A023 W056<br>33 E30A: T105:              | T000 = J563 + S031<br>53 F29A: D000: D002: D004: D006: |
| S021 = W021 + GND + GND<br>33 E30C: T104:                               | T001 = J562 + S030<br>53 F24C: D001: D003: D005: D007: |
| S030 = W052 P031 + W054 I036 + A033 W056<br>33 E32A: T001:              | T002 = J562 + S041<br>53 F25A: D000: D001: D004: D005: |
| S031 = W021 + GND + GND<br>33 E32C: T000:                               | T003 = J562 + S040<br>53 F25C: D002: D003: D006: D007: |
| S040 = W052 P041 + W054 I046 + A043 W056<br>33 E33A: T003:              | T004 = J562 + S051<br>53 F26A: D000: D001: D002: D003: |
| S041 = W021 + GND + GND<br>33 E33C: T002:                               | T005 = J562 + S050<br>53 F26C: D004: D005: D006: D007: |
| S050 = W052 P051 + W054 I056 + A053 W056<br>33 E35A: T005:              | T100 = K100 + S001<br>53 F21A: D100: D102: D104: D106: |
| S051 = W021 + GND + GND<br>33 E35C: T004:                               | T101 = K100 + S000<br>53 F21C: D101: D103: D105: D107: |
| S060 = W052 P061 + W054 I066 + A063 W056<br>33 E36A: T301: T303:        | T102 = J563 + S011<br>53 F22A: D100: D101: D104: D105: |
| S061 = W021 + GND + GND<br>33 E36C: T300: T302:                         | T103 = J563 + S010<br>53 F22C: D102: D103: D106: D107: |
| S070 = W052 P071 + W054 I076 + A073 W056<br>33 E38A: T302: T303:        | T104 = J563 + S021<br>53 F23A: D100: D101: D102: D103: |
| S071 = W021 + GND + GND<br>33 E38C: T300: T301:                         | T105 = J563 + S020<br>53 F23C: D104: D105: D106: D107: |
| S100 = W050 P101 + I303 W051<br>32 F37A: T201: T203:                    | T200 = S101 + S111<br>53 F17A: G000: G000: G004: G004: |

|  |  |
|--|--|
| T201 = S100 + S111<br>53 F17C: G001: G005: G005:       | I505 = J565 + I054<br>53 F31C: F205:   |
| T202 = S101 + S110<br>53 F18A: G002: G006: G006:       | I506 = J565 + I064<br>53 F32A: G206:   |
| T203 = S100 + S110<br>53 F18C: G003: G003: G007:       | I507 = J565 + I074<br>53 F32C: G707:   |
| T204 = K120 + S131<br>53 F19A: G000: G001: G002: G003: | U000 = R000 + Q000<br>22 A17A: E000: E300: E501: E502:                           |
| T205 = X120 + S130<br>53 F19C: G004: G005: G006: G007: | U010 = R010 + Q010<br>22 A17C: E010: E300: E502:                                 |
| T206 = K110 + S131<br>53 F20A: G000: G001: G002: G003: | U020 = R020 + Q020<br>22 A20A: E020: E300:                                       |
| T207 = K110 + S130<br>53 F20C: G004: G005: G006: G007: | U030 = R030 + Q030<br>22 A20C: E030: E301: E504: E505:                           |
| T300 = S071 + S061<br>53 G21A: G100: G100: G104: G104: | U040 = R040 + Q040<br>22 A24A: E040: E301: E505:                                 |
| T301 = S071 + S060<br>53 G21C: G101: G101: G105: G105: | U050 = R050 + Q050<br>22 A24C: E050: E301:                                       |
| T302 = S070 + S061<br>53 G22A: G102: G102: G106: G106: | U060 = R060 + Q060<br>22 A27A: E060: E302: E507:                                 |
| T303 = S070 + S060<br>53 G22C: G103: G103: G107: G107: | U070 = R070 + Q060<br>22 A27C: E070: E302:                                       |
| T304 = K120 + S121<br>53 G23A: G100: G101: G102: G103: | V000 = H000 + C000<br>12 I02: H001: K002: K003: K012: K013:<br>K140: X516:       |
| T305 = K120 + S120<br>53 G23C: G104: G105: G106: G107: | V001 = H001 + C001<br>12 I05: H002: I860: I860: K854: X212:<br>X504:             |
| T306 = K110 + S121<br>53 G24A: G100: G101: G102: G103: | V002 = H002 + C000<br>12 I09: H003: K224: K858: K903: K905:<br>W023: W376: X507: |
| T307 = K110 + S120<br>53 G24C: G104: G105: G106: G107: | V003 = H003 + C001<br>12 I12: F300: H004: I871: K140: K860:<br>N232: W810: K241: |
| T500 = K130 + I004<br>53 F29A: G200:                   | V004 = H004 + C000<br>22 I14C: H005: K862: N244                                  |
| I501 = K130 + I014<br>53 F29C: G201:                   | V005 = H005 + C001<br>12 I17: H006: K000: K001: K010: K011:<br>K111: I 861:      |
| I502 = K130 + I024<br>53 F30A: G702:                   | V006 = H006 + C000<br>12 I23: F311: F313: H007: K100: K140:<br>K856: K130:       |
| I503 = J565 + I034<br>53 F30C: G203:                   |  |
| I504 = J565 + I044<br>53 F31A: G204:                   |  |

|  |   |
|--|---|
| V007 = H007 + C001<br>22 I28A: F301: H000:   | V221 = H221 + C005<br>12 J25: K210: K221: K222: K223: K230:<br>K443:                    |
| V010 = H000 + C002<br>22 I03A: W102: K110: K120: I581:   | V231 = H231 + C005<br>22 J31A: K200: K210: K220: K231:                                  |
| V012 = H002 + J003 + N001 + I554<br>14 I10: Z000: Z010: Z020: Z030: Z040:<br>Z050: Z060: Z070: | V521 = K801 + K810 + K812 + K522<br>14 M21: H000: K321: K323: K441: K525:               |
| V013 = H003 + J003 + C003<br>13 I13: F310: K421: K421: K853: K857:<br>W028:                    | V901 = K802 + K811 + K813<br>23 M06A: K901: X519: X501:                                 |
| V015 = H005 + J000 + C003<br>13 I18: F302: F304: F304: F305: F305:<br>F305: F306: W058:        | V902 = K802 + K810 + K813<br>13 M07: I579: K442: K574: K900: K902:                      |
| V016 = H006 + J009 + C002<br>13 I24: H201: H211: H221: H231: K320:<br>K320: K420: K420:        | V903 = K801 + K810 + K812<br>13 M08: H000: H000: X502: X505: X518:                      |
| V017 = H007 + J009 + C003<br>13 I29: F301: K121: K131: K513:                                   | W000 = F300<br>11 D01: P000: P001: P010: P011: P020:<br>P030: P031:                     |
| V022 = H002 + C004 + GND<br>23 L 29C: I573: K865: X514:  | W003 = F300 + P025<br>12 D14: P040: P041: P050: P051: P060:<br>P061: P070: P071:        |
| V023 = H003 + C007<br>22 I14A: X500: X500: X508: X510:   | W005 = P025 + F300 + P055<br>13 C27: P100: P101: P110: P111: P120:<br>P121: P130: P131: |
| V025 = H005 + J006 + C003<br>13 I19: K322: K420: F280: X502: J905:<br>F324:                    | W020 = W023<br>21 D37A: S101: S111: S121: S131:   |
| V026 = H006 + J009 + GND<br>13 I25: F325: F326: F327: F328:<br>K225: K440: K440:               | W021 = W023<br>11 E26: S001: S011: S021: S031: S041:<br>S051: S061: S071:               |
| V032 = H002<br>20 B11B: F300:  | W023 = J001 V002 F303<br>20 E15D: W020: W021:   |
| V035 = H005 + J012 + GND<br>23 I20A: F323: F323: F323:   | W024 = W028<br>11 N05: V900: X901: X910: X911: X920:<br>X921: X930: X931:               |
| V036 = H006 + J009 + C002<br>13 I26: F329: K441: I579: I579: I858:<br>K101: X506: X506:        | W027 = I501 + W028 + I504<br>13 N24: X980: X981: X990: X991:                            |
| V046 = H006 + J009 + C004<br>23 I20C: K441: K901:  | W028 = I593 V013<br>21 N04A: W024: W027: W030:  |
| V201 = H201 + C005<br>22 J16A: K201: K210:   | W030 = W028 + I501<br>12 N17: X940: X941: X950: X951: X960:<br>X961: X970: X971:        |
| V211 = H211 + C005<br>22 J16C: K211: K220:   |   |

|  |  |
|--|--|
| W050 = F302  | W130 = J923 F310 J921                                      |
| 21 D38A: S100: S110: S120: S130:                           | 11 K10: F001: F011: F021: F031: F041:<br>F051: F101: F111: |
| W051 = F305  | W160 = F311  |
| 21 D38C: S100: S110: S120: S130:                           | 11 K11: F000: F010: F020: F030: F040:<br>F050: F100: F110: |
| W052 = F302  | W162 = F313  |
| 11 E23: S000: S010: S020: S030: S040:<br>S050: S060: S070: | 11 I31: O020: O021: O030: O031: O040:<br>O041: O050: O051: |
| W054 = F304 W058 I861                                      | W164 = F313  |
| 11 E24: S000: S010: S020: S030: S040:<br>S050: S060: S070: | 21 I32A: O000: O001: O010: O011:                           |
| W056 = F306  | W200 = F316  |
| 11 E25: S000: S010: S020: S030: S040:<br>S050: S060: S070: | 11 A01: R000: R010: F020: F030: F040:<br>R050: R060: F070: |
| W058 = V015 I593   | W202 = F315  |
| 20 E15C: W054:   | 11 A02: R000: F010: F020: F030: F040:<br>R050: R060: F070: |
| W070 = F301  | W204 = F318  |
| 11 D05: P002: P003: P012: P013: P022:<br>P023: P032: P033: | 11 A03: R000: R010: F020: R030: R040:<br>R050: R060: F070: |
| W072 = F301  | W208 = F317  |
| 11 D18: P042: P043: P052: P053: P062:<br>P063: P072: P073: | 11 A08: R010: R020: R030: R040: R050:<br>R060: R070:       |
| W073 = F301  | W210 = F319  |
| 11 C29: P102: P103: P112: P113: P122:<br>P123: P132: P133: | 11 A09: Q000: Q010: Q020: Q030: Q040:<br>Q050: Q060: Q040: |
| W100 = W102 J907   | W212 + F320  |
| 11 G33: Z001: Z011: Z021: Z031: Z041:<br>Z051: Z061: Z071: | 11 A10 Q000 Q010 Q020: Q030: Q040:<br>Q050: Q060: Q070:    |
| W102 = V010 J031 W325                                      | W214 = F321  |
| 21 H22A: W100:   | 11 A11 Q010: Q020: Q030: Q040: Q050:<br>Q060: Q070:        |
| W110 = I554 + I852   | W250 = F323  |
| 12 D35: I006: I016: I026: I036: I046:<br>I056: I066: I076: | 11 B22: A040: A041: A050: A051: A060:<br>A061: A070: A071: |
| W112 = X504  | W252 = F323  |
| 11 D36: I006: I016: I026: I036: I046:<br>I056: I066: I076: | 11 B08: I200: I202: I204: I206: I208:<br>I210: I202: I214: |
| W122 = F331 F308   | W260 = F328  |
| 11 G31: I001: I011: I021: I031: I041:<br>I051: I061: I071: | 11 B23: A040: A041: A050: A051: A060:<br>A061: A070: A071: |
| W124 = J914 F200   | W262 = F328  |
| 11 G32: I001: I011: I021: I031: I041:<br>I051: I061: I071: | 11 B09: I200: I202: I204: I206: I208:<br>I210: I212: I214: |

**W264 = F325**  
 11 B10: I200: I202: I204: I206: I208:  
                   I210: I212: I214:

**W266 = F326**  
 11 N07: X900: X901: X910: X911: X920:  
                   X921: X930: X931:

**W268 = F326**  
 11 N18: X940: X941: X950: X951: X960:  
                   X961: X970: X971:

**W269 = F326**  
 21 N20C: X980: X981: X990: X991:

**W320 = F307**  
 11 G34: I002: I012: I022: I032: I042:  
                   I052: I062: I072:

**W323 = J914 F200 F331 F308**  
 11 H24: I002: I012: I022: I032: I042:  
                   I052: I062: I072:

**W325 = I554**  
 21 H22C: W326: W102:

**W326 = W325**  
 11 H23: I004: I014: I024: I034: I044:  
                   I054: I064: I074:

**W327 = I554**  
 11 E39: I004: I014: I024: I034: I044:  
                   I054: I064: I074:

**W360 = F327**  
 21 O28A: X800: X801: X810: X811: X820:

**W361 = F327**  
 21 O28C: X821: X830: X831: X840: X841:

**W362 = F327**  
 21 O32A: X850: X851: X860: X861: X870:

**W363 = F327**  
 21 O32C: X871: X880: X881: X890: X891:

**W364 = F324 I369 + I354**  
 12 C03: X000: X001: X010: X011: X020:  
                   X021: X030: X031:

**W366 = F324 I369 + I356**  
 12 C13: X100: X101: X110: X111: X120:  
                   X121: X130: X131:

**W368 = F324 I369 + I358 F210**  
 12 C20: X200: X201: X210: X211: X220:  
                   X221: X230: X231:

**W370 = W376**  
 11 N08: X902: X903: X912: X913: X922:  
                   X923: X932: X933:

**W374 = W376**  
 11 N19: X942: X943: X952: X953: X962:  
                   X963: X972: X973:

**W375 = W376**  
 21 N28A: X982: X983: X992: X993:

**W376 = I593 J002 V002**  
 21 N28C: W370: W374: W375:

**W460 = F329**  
 11 D06: P000: P001: P010: P011: P020:  
                   P021: P030: P031:

**W462 = F329**  
 11 D19: P040: P041: P050: P051: P060:  
                   P061: P070: P071:

**W464 = F329**  
 11 C28: P100: P101: P110: P111: P120:  
                   P121: P130: P131:

**W800 = J001 I852**  
 21 E09A: W801: W803: W805:

**W801 = W800**  
 11 E01: P200: P201: P210: P211: P220:  
                   P221: P230: P231:

**W803 = W800**  
 11 E05: P240: P241: P250: P251: P260:  
                   P261: P270: P271:

**W805 = W800**  
 11 E17: P280: P281: P290: P291: P300:  
                   P301: P310: P311:

**W810 = V003 J008 F271 F101**  
 20 E15B: W811: W812:

**W811 = W810**  
 11 E16: P202: P212: P222: P232: P242:  
                   P252: P262: P272:

**W813 = W810**  
 21 E09C: P282: P292: P302: P312:

**X000 = W364 I300**  
 30 C012:

**X001 = W364 I301**  
 30 C01B: I302:

|                                    |  |
|------------------------------------|--|
| X010 = W364 I310<br>30 C01C:       | X221 = W368 I321<br>30 C19B: I322:   |
| X011 = W364 I311<br>30 C01D: I312: | X230 = W368 I330<br>30 C19C:   |
| X020 = W364 I320<br>30 C02A:       | X231 = W368 I331<br>30 C19D: I332:   |
| X021 = W364 I321<br>30 C02B: I322: | X500 = F501 V023 J232 J007 + I554 V023 J007 +<br>GND<br>33 001A: X502: X518: X502: |
| X030 = W364 I330<br>30 C02C:       | X501 = I580 + V901 X518 I587 + F500 X515<br>33 001C: I559: I555:                   |
| X031 = W364 I331<br>30 C02D: I332: | X502 = V903 X513 X500 + X500 I550 V025 I551<br>32 O02A: H221: H231: X505: X513:    |
| X100 = W366 I300<br>30 C11A:       | X503 = I580 + V004 J007<br>32 O02C: H000: I590: K856: X504:                        |
| X101 = W366 I301<br>30 C11R: I302: | X504 = V001 X503<br>31 O03A: I554: I593: J234: W112: X519:                         |
| X110 = W366 I310<br>30 C11C:       | X505 = X502 V903<br>31 O03C: F205: F305: I553: I592:                               |
| X111 = W366 I311<br>30 C11D: I312: | X506 = V036 F502 + V036 I593<br>32 O08A:   |
| X120 = W366 I320<br>30 C12A:       | X507 = I580 + I593 V002<br>32 O08C: I555: I570: I559:                              |
| X121 = W366 I321<br>30 C12B: I322: | X508 = X510 V023 F502 J007<br>31 O10A: I551: X510:                                 |
| X130 = W366 I330<br>30 C12C:       | X509 = I580<br>31 O10C: I551: X508: X514:  |
| X131 = W366 I331<br>30 C12D: I332: | X510 = X508 V023 F503 J007<br>31 O11A: I551: X508: X514:                           |
| X200 = W368 I300<br>30 C18A:       | X511 = I580<br>31 O11C: F205: I559: I573: I581: J12U                               |
| X201 = W368 I301<br>30 C18B: I302: | X512 = K813 X519 I551 J103 K810 I550 + GND<br>32 O09A: H221: H231: H201: H211:     |
| X210 = W368 I310<br>30 C18C:       | X513 = J904 + X502 V017<br>32 O09C: H000: X502:                                    |
| X211 = W368 I311<br>30 C18D: I312: | X514 = X510 F503 V022 J010<br>30 O07C:   |
| X220 = W368 I320<br>30 C19A:       |  |

|  |  |
|--|--|
| X515 = I554<br>30 O07D: X501:                  | X770 = M570 I571 + I072 I574<br>32 N40A: I074: |
| X516 = I551 V000<br>30 O07A: I589:             | X771 = I582 + GND<br>32 N40C: L570: J12-S:     |
| X517 = I552<br>30 O07B: F208: F208:            | X800 = A001 W360<br>30 O29A: I510:             |
| X518 = V903 I587<br>31 O22A: I555: I559: X501: | X801 = A002 W360<br>30 O29B: X510: J10-C:      |
| X519 = I595 V901 X504<br>31 O22C: X512:        | X810 = A011 W360<br>30 O29C: I510:             |
| X700 = M500 I571 + I002 I574<br>32 N33A: I004: | X811 = A012 W360<br>30 O29O: I510: J10-F:      |
| X701 = I582 + GND<br>32 N33C: L500: J12-A:     | X820 = A021 W360<br>30 O30A: I510:             |
| X710 = M510 I571 + I012 I574<br>32 N34A: I014: | X821 = A022 W361<br>30 O30B: I510: J10-K       |
| X711 = I582 + GND<br>32 N34C: L510: J12-C:     | X830 = A031 W361<br>30 O30C: I512:             |
| X720 = M520 I571 + I022 I574<br>32 N35A: I024: | X831 = A032 W361<br>30 O30D: I512: J10-N:      |
| X721 = I582 + GND<br>32 N35C: L520: J12-E:     | X840 = A043 W361<br>30 O31A: I512:             |
| X730 = M530 I571 + I032 I574<br>32 N36A: I034: | X841 = A042 W361<br>30 O31B: I512: J11-C:      |
| X731 = I582 + GND<br>32 N36C: L530: J12-H:     | X850 = A053 W362<br>30 O31C: I512:             |
| X740 = M540 I571 + I042 I574<br>32 N37A: I044: | X851 = Z052 W362<br>30 O31D: I512: J11-F:      |
| X741 = I582 + GND<br>32 N37C: L540: J12-K:     | X860 = A063 W362<br>30 O33A: I514:             |
| X750 = M550 I571 + I052 I574<br>32 N38A: I054: | X861 = A062 W362<br>30 O33B: I514: J11-K:      |
| X751 = I582 + GND<br>32 N38C: L550: J12-M:     | X870 = A073 W362<br>30 O33C: I514:             |
| X760 = M560 I571 + I062 I574<br>32 N39A: I064: | X871 = A072 W363<br>30 O33D: I514: J11-N:      |
| X761 = I582 + GND<br>32 N39C: L560: J12-P:     | X880 = I303 W363<br>30 O34A: I514:             |

|  |  |
|--|--|
| X881 = I302 W363<br>30 O34B: I514: J11-S:  | X933 = X930 W370<br>30 N10D: I501: X931:   |
| X890 = I313 W363<br>30 O34C: I516:   | X940 = X942 W030 + A043 W268<br>32 N13A: A041: I046: I512: X943:                 |
| X891 = I312 W363<br>30 O34D: I516: J11-V:  | X941 = W268 A042 + W030 X943<br>52 N13C: A040: I512: X942: J11-A:                |
| X900 = X902 W024 + A001 W266<br>32 N01A: I006: I214: I510: X903:                 | X942 = X941 W374<br>30 N14A: I535: X940:   |
| X901 = W266 A002 + W024 X903<br>32 N01C: I212: I510: X902: J10-A:                | X943 = X940 W374<br>30 N14B: I504: X941:   |
| X902 = X901 W370<br>30 N02A: I500: X900:   | X950 = I535 X952 W030 + A053 W268<br>32 N15A: A051: I056: I512: X953:            |
| X903 = X900 W370<br>30 N02B: I501: X901:   | X951 = W268 A052 + W030 X953 I535<br>32 N15C: A050: I512: X952: J11-D:           |
| X910 = X912 I500 W024 + W266 A011<br>32 N03A: I016: I210: I510: X913:            | X952 = X951 W374<br>30 N14C: I531: X950:   |
| X911 = W266 A012 + W024 I500 X913<br>32 N03C: I208: I510: X912: J10-D:           | X953 = X950 W374<br>30 N14D: I504: X951:   |
| X912 = X911 W370<br>30 N02C: I532: X910:   | X960 = I531 X962 I535 W030 + A063 W268<br>32 N21A: A061: I066: I514: X963:       |
| X913 = X910 W370<br>30 N02D: I501: X911:   | X961 = W268 A062 + W030 I535 X963 I531<br>32 N21C: A060: I514: X962: J11-H:      |
| X920 = I532 X922 I500 W024 + A021 W266<br>32 N09A: I026: I206: I510: X923:       | X962 = X961 W374<br>30 N22A: I505: X960:   |
| X921 = A022 W266 + W024 I500 I532 X923<br>32 N09C: I204: I510: X922: J10-H:      | X963 = X960 W374<br>30 N22B: I504: X961:   |
| X922 = X921 W370<br>30 N10A: I503: X920:   | X970 = I531 X972 I535 I505 W030 + A071 W268<br>32 N23A: A071: I076: I514: X973:  |
| X923 = X920 W370<br>30 N10B: I501: X921:   | X971 = A072 W268 + W030 I505 I535 X973 I531<br>32 N23C: A070: I514: X972: J11-L: |
| X930 = I503 X932 I532 I500 W024 + A031 W266<br>32 N11A: I036: I202: I512: X933:  | X972 = X971 W374<br>30 N22C: X970:   |
| X931 = W266 A032 + W024 I500 I532 X933 I503<br>32 N11C: I200: I512: X932: J10-L: | X973 = X970 W374<br>30 N22D: I504: X971:   |
| X932 = X931 W370<br>30 N10C: X930:   | X980 = X982 W027 + I303 W269<br>32 N25A: I303: I514: X983:                       |
|  | X981 = W269 I302 + W027 X983<br>32 N25C: I514: X982: J11-P:                      |

X982 = X981 W375  
30 N26A: I538: X980:

Y101 =  
54 G03A: G101:

X983 = X980 W375  
30 N26B: X981:

Y102 =  
54 G01C: G102:

X990 = X992 I538 W027 + I313 W269  
32 N27A: I313: I516: X993:

Y103 =  
54 G03C: G103:

X991 = W269 I312 + W027 I538 X993  
32 N27C: I516: X992: J11-T:

Y104 =  
54 G02A: G104:

X992 = X991 W375  
30 N26C: X990:

Y105 =  
54 G04A: G105:

X993 = X990 W375  
30 N26D: X991:

Y106 =  
54 G02C: G106:

Y850 = GND  
73A D25: J851:  
Y851 = GND  
73A D25: K852:  
Y901 = GND  
73A D25: J111:

Y107 =  
54 G04C: G107:

Y902 = GND  
73A D25: I368:

Y200 =  
57A H01: I002:

Y903 = GND  
73A D25: I369:

Y210 =  
57A H02: I012:

Y000 =  
54 F11A:G000:

Y220 =  
57A H03: I022:

Y001 =  
54 F09A:G001:

Y230 =  
57A H04: I032:

Y002 =  
54 F11C: G002:

Y240 =  
57A H05: I042:

Y003 =  
54 F09C: G003:

Y250 =  
57A H06: I052:

Y004 =  
54 F12A: G004:

Y260 =  
57A H07: I062:

Y005 =  
54 F10A: G005:

Y270 =  
57A H08: I072:

Y006 =  
54 F12C: G006:

Y500 =  
54 H17A: G200:

Y007 =  
54 F10C: G007:

Y501 =  
54 H17C: G201:

Y100 =  
54 G01A: G100:

Y502 =  
54 H18A: G202:

Y503 =  
54 H18C: G203:

Y504 =  
54 H19A: G204:

Y505 =  
54 H19C: G205:

Y506 =  
54 H20A: G206:

Y507 =  
54 H20C: G207:

Z000 = V012 I002 + I005  
32 G25A: I004: I006: R000: O001:

Z001 = W100 + GND  
32 G25C: F000: R000: J12-B:

Z010 = V012 I012 + I015  
32 G27A: I014: I016: R010: O011:

Z011 = W100 + GND  
32 G27C: F010: R010: J12-D:

Z020 = V012 I022 + I025  
32 G28A: I024: I026: R020: O021:

Z021 = W100 + GND  
32 G28C: F020: R020: J12-F:

Z030 = V012 I032 + I035  
32 G30A: I034: I036: R030: O031:

Z031 = W100 + GND  
32 G30C: F030: R030: J15-D:

Z040 = V012 I042 + I045  
32 G35A: I044: I046: R040: O041:

Z041 = W100 + GND  
32 G35C: F040: R040: J12-L:

Z050 = V012 I052 + I055:  
32 G37A: I054: I056: R050: O051:

Z051 = W100 + GND  
32 G37C: F050: R050: J12-N:

Z060 = V012 I062 + I065  
32 G38A: I064: I066: R060:

Z061 = W100 + GND  
32 G38C: F100: R060: J12-R:

Z070 = V012 I072 + I075  
32 G40A: I074: I076: R070:

Z071 = W100 + GND  
32 G40C: F110: R070: J12-T: