

CONTROL DATA[®] 8090 COMPUTER SYSTEM | **REFERENCE MANUAL**

Table of Instructions

F	E	MNE- MONIC	NAME	PAGE	F	E	MNE- MONIC	NAME	PAGE
00	00	ERR	Error Stop	47	31	00	ADM	Add Memory	32
00	0X	NOP	No Operation	47	31	YY	ADI	Add Indirect	32
00	1X	SRJ	Set Relative Bank Control & Jump	38	32	00	ADC	Add Constant	32
00	2X	SIC	Set Indirect Bank Control	38	32	XX	ADF	Add Forward	32
00	3X	IRJ	Set Indirect & Relative Bank Control and Jump	38	33	00	ADS	Add Specific	32
00	4X	SDC	Set Direct Bank Control	38	33	XX	ADB	Add Backward	32
00	5X	DRJ	Set Direct & Relative Bank Control and Jump	38	34	YY	SBD	Subtract Direct	32
00	6X	SID	Set Indirect & Direct Bank Control	38	35	00	SBM	Subtract Memory	32
00	7X	ACJ	Set Direct, Indirect, & Relative Bank Control & Jump	38	35	YY	SBI	Subtract Indirect	32
01	00	BLS	Block Store	26	36	00	SBC	Subtract Constant	32
01	01	PTA	Transfer P to A	26	36	XX	SBF	Subtract Forward	32
01	02	LS1	Left Shift One	34	37	00	SBS	Subtract Specific	32
01	03	LS2	Left Shift Two	34	37	XX	SBB	Subtract Backward	32
01	04	CBC	Clear Buffer Controls	41	40	YY	STD	Store Direct	30
01	05	ATE	A to Buffer Entrance Register	27	41	00	STM	Store Memory	30
01	06	ATX	A to Buffer Exist Register	27	41	YY	STI	Store Indirect	30
01	07	ETA	Buffer Entrance Register to A	27	42	00	STC	Store Constant	30
01	10	LS3	Left Shift Three	34	42	XX	STF	Store Forward	30
01	11	LS6	Left Shift Six	34	43	00	STS	Store Specific	30
01	12	MUT	Multiply A by Ten	31	43	XX	STB	Store Backward	30
01	13	MUH	Multiply A by One Hundred	32	44	YY	SRD	Shift Replace Direct	35
01	14	RS1	Right Shift One	34	45	00	SRM	Shift Replace Memory	35
01	15	RS2	Right Shift Two	34	45	YY	SRI	Shift Replace Indirect	35
01	20	CIL	Clear Interrupt Lockout	42	46	00	SRC	Shift Replace Constant	35
01	30	CTA	Bank Controls to A	28	46	XX	SRF	Shift Replace Forward	35
01	4X	SBU	Set Buffer Bank Control	38	47	00	SRS	Shift Replace Specific	35
01	5Y	STP	Store P at Location 5Y	28	47	XX	SRB	Shift Replace Backward	35
01	6Y	STE	Store Buffer Entrance Register at Location 6Y & Transfer A to Buffer Entrance Register	29	50	YY	RAD	Replace Add Direct	33
02	XX	LPN	Logical Product No Address	36	51	00	RAM	Replace Add Memory	33
03	XX	SCN	Selective Complement No Address	37	51	YY	RAI	Replace Add Indirect	33
04	XX	LDN	Load No Address	29	52	00	RAC	Replace Add Constant	33
05	XX	LCN	Load Complement No Address	30	52	XX	RAF	Replace Add Forward	33
06	XX	ADN	Add No Address	32	53	00	RAS	Replace Add Specific	33
07	XX	SBN	Subtract No Address	32	53	XX	RAB	Replace Add Backward	33
10	YY	LPD	Logical Product Direct	36	54	YY	AOD	Replace Add One Direct	34
11	00	LPM	Logical Product Memory	36	55	00	AOM	Replace Add One Memory	34
11	YY	LPI	Logical Product Indirect	36	55	YY	AOI	Replace Add One Indirect	34
12	00	LPC	Logical Product Constant	36	56	00	AOC	Replace Add One Constant	34
12	XX	LPF	Logical Product Forward	36	56	XX	AOF	Replace Add One Forward	34
13	00	LPS	Logical Product Specific	36	57	00	AOS	Replace Add One Specific	34
13	XX	LPB	Logical Product Backward	36	57	XX	AOB	Replace Add One Backward	34
14	YY	SCD	Selective Complement Direct	37	60	XX	ZJF	Zero Jump Forward	39
15	00	SCM	Selective Complement Memory	37	61	XX	NZF	Non-Zero Jump Forward	39
15	YY	SCI	Selective Complement Indirect	37	62	XX	PJF	Positive Jump Forward	39
16	00	SCC	Selective Complement Constant	37	63	XX	NJF	Negative Jump Forward	39
16	XX	SCF	Selective Complement Forward	37	64	XX	ZJB	Zero Jump Backward	39
17	00	SCS	Selective Complement Specific	37	65	XX	NZB	Non-Zero Jump Backward	39
17	XX	SCB	Selective Complement Backward	37	66	XX	PJB	Positive Jump Backward	39
20	YY	LDD	Load Direct	29	67	XX	NJB	Negative Jump Backward	39
21	00	LDM	Load Memory	29	70	YY	JPI	Jump Indirect	40
21	YY	LDI	Load Indirect	29	71	00	JPR	Return Jump	40
22	00	LDC	Load Constant	29	71	YY	JFI	Jump Forward Indirect	41
22	XX	LDF	Load Forward	29	72	00	IBI	Initiate Buffer In put	42
23	00	LDS	Load Specific	29	72	XX	INP	Normal Input	43
23	XX	LDB	Load Backward	29	73	00	IBO	Initiate Buffer Output	43
24	YY	LCD	Load Complement Direct	30	73	XX	OUT	Normal Output	43
25	00	LCM	Load Complement Memory	30	74	XX	OTN	Output No Address	45
25	YY	LCI	Load Complement Indirect	30	75	00	EXC	External Function Constant	46
26	00	LCC	Load Complement Constant	30	75	XX	EXF	External Function Forward	46
26	XX	LCF	Load Complement Forward	30	76	00	INA	Input to A	45
27	00	LCS	Load Complement Specific	30	76	YY	HWI	Half Write Indirect	31
27	XX	LCB	Load Complement Backward	30	76	77	OTA	Output from A	45
30	YY	ADD	Add Direct	32	77	00	HLT	Halt	47
					77	OX	SLS	Selective Stop	47
					77	XO	SLJ	Selective Jump	47
					77	XX	SJS	Selective Stop & Jump	47
					77	77	HLT	Halt	47

CONTROL DATA[®] 8090
COMPUTER
SYSTEM | **REFERENCE MANUAL**

CONTENTS

GENERAL DESCRIPTION	1
THE CENTRAL COMPUTER	5
NOTATION	7
WORD FORMAT AND ARITHMETIC	9
REGISTERS	11
Addressable Registers	11
Non-Addressable Registers	13
STORAGE CONTROL	15
Relative Storage Bank Control	15
Direct Storage Bank Control	15
Indirect Storage Bank Control	15
Buffer Storage Bank Control	16
INSTRUCTION WORD FORMAT	19
No Address Mode	19
Direct Address Mode	20
Indirect Address Mode	20
Relative Forward Address Mode	21
Relative Backward Address Mode	21
Specific Address Mode	22
Constant Address Mode	22
Memory Address Mode	23
INSTRUCTIONS	25
1. Data Transmission	26
2. Arithmetic	31
3. Shift	34
4. Logical	36
5. Storage Bank Control	38
6. Jump	39
7. Input Output	41
8. Stop and Selective Stop and Jump	47
INTERRUPT	49
Interrupt 10	49
Interrupt 20	49
Interrupts 30 and 40	49

INPUT-OUTPUT	53
Normal Channel	55
Buffer Channel	56
8084/8085 AUXILIARY MEMORY UNIT	59
Memory Characteristics	59
Buffer Characteristics	60
Memory Selections	62
Buffer Selections	62
Buffer Mode	63
Channel Extension Mode	68
External Buffer Status	69
8074/8075 PAPER TAPE READER	73
8073 PAPER TAPE PUNCH	77
8083 ARITHMETIC UNIT	79
8071/8072 MAGNETIC TAPE SYNCHRONIZER	85
CONSOLE	93
Computer	93
Computer Register Display	93
Operational Displays	96
Input/Output Displays	97
Interrupt Displays	98
Timing Sequence Displays	98
The Switch Panel	99
Arithmetic Unit	101
Tape Synchronizer	101
Auxiliary Memory	102
Operation	103
Start	103
Load Paper Tape Load Format	103
Entering Data from the Console	104
Examining the Contents of Storage at the Console	104
Clearing on the Entire Storage Bank	104
8073 Paper Tape Punch	105
8074 Paper Tape Punch	106
8075 Paper Tape Punch	106

APPENDIXES


I.	TABLE OF INSTRUCTIONS	119
II.	TABLE OF EXTERNAL FUNCTION CODES AND STATUS RESPONSES	123
III.	TABLE OF POWERS OF 2	130
IV.	OCTAL-DECIMAL INTEGER CONVERSION TABLE	134
V.	OCTAL-DECIMAL FRACTION CONVERSION TABLE	135
VI.	INPUT/OUTPUT TYPEWRITER CODES	138
VII.	166/1612 PRINTER CODES	139
VIII.	FLEXOWRITER CODES	140
IX.	MAGNETIC TAPE BCD CODES	141
X.	PUNCHED CARD CODES	142
XI.	PROGRAMMING EXAMPLES	143
XII.	PROGRAMMING SYSTEMS	146

FIGURES

1	TYPICAL 8090 COMPUTER SYSTEM	3
2	BLOCK DIAGRAM OF REGISTERS	12
3	SYSTEM DIAGRAM	60
4	PUNCHED PAPER TAPE LEVELS	74
5	CONTROL SIGNAL INTERPLAY (MULTIPLY INSTRUCTION)	81
6	BINARY CONSOLE PANEL	94
7	OCTAL CONSOLE PANEL	95
8	8074-A/B PAPER TAPE READER	106
9	TAPE SPLICES	107

TABLES

1	UNIT DESCRIPTIONS, 8090 SYSTEM	2
2	TECHNICAL SPECIFICATIONS	62
3	EXTERNAL BUFFER SELECT CODES	63
4	ORDER OF LOAD AND UNLOAD	82
5	8083 AND COMPUTER TIME (IN μ SEC)	84
6	TAPE SYNCHRONIZER EXTERNAL FUNCTION CODES AND STATUS RESPONSES	87
7	FUNCTIONAL DESCRIPTION	88



CONTROL DATA 8090 COMPUTER SYSTEM

GENERAL DESCRIPTION

The CONTROL DATA 8090 Computer System is a small-scale computer system with many features normally found in large scale computer systems. Important features include:

- Buffered input-output
- Internal and external interrupt
- An expandable magnetic core memory (4,096 to 32,768 words)
- High speed paper tape reader and punch
- Extended arithmetic capabilities
- Transistor-diode logic
- Wide temperature range

This system may be expanded to a system which can include the following external equipment:


- Up to 40 magnetic tape stations
- Input-output typewriters
- Punched card readers, punches, and low speed line printers
- High speed (1,000 lines/minute) printers
- Plotting and digital display equipment
- Analog-to-digital and digital-to-analog equipment
- Two or more CONTROL DATA computers operating together in a satellite system
- Two CONTROL DATA 8090 Computers operating independently but sharing the same magnetic core memory

Using a high speed data transfer channel, the CONTROL DATA 8090 may be tied into other CONTROL DATA computers. This allows multi-computer processing and computer control of computers, and two computers may share such input-output equipment as magnetic tape stations to assure high computing performance at a minimum cost.

The 8090 Computer System is constructed in unit form. The design enables the user to expand the basic system easily by the addition of functional units tailored to satisfy specific requirements. Table 1 lists available units by model number and name. Figure 1 shows a typical 8090 system.

TABLE 1. UNIT DESCRIPTIONS, 8090 SYSTEM

MODEL	ITEM
8041	Basic 4K Computer; 12-bit high speed digital computer, including 4,096 words of magnetic core storage. Includes binary console, power supply, and computer cabinet.
8042	Basic 4K Computer; same as 8041 except octal display replaces binary display console.
8044	Memory Conversion Kit; increases basic 4K Computer to 8K.
8081	Basic 8K Computer; 12-bit high speed digital computer, including 8,192 words of magnetic core storage. Includes binary console, power supply, and computer cabinet.
8082	Basic 8K Computer; same as 8081 except octal display console replaces binary display console.
8083	Arithmetic Unit; provides 27-bit precision add and subtract, multiply and divide, and allows eight digit FORTRAN format.
8084	Auxiliary Memory; provides memory expansibility of 8,192 12-bit words and an additional buffer channel. Includes auxiliary memory cabinet and power supply. Has control for two additional 8085's.
8085	8K Storage Option; provides memory expansibility for 8084 in modules of 8,192 12-bit words. Includes power supply.
8071	Magnetic Tape Synchronizer; provides communication path with up to four CONTROL DATA 603 Magnetic Tape Transports.
8072	Magnetic Tape Synchronizer; provides communication path with up to eight CONTROL DATA 606 Magnetic Tape Transports.
8073	Paper Tape Punch; prepares fully perforated tape at speeds up to a standard speed of 63.3 characters per second. Includes power supply.
8074 A/B	Paper Tape Reader, Photoelectric; reads up to 350 characters per second of 5, 7, or 8 level tapes of standard width.
8074 C/D	Paper Tape Reader, Photoelectric; reads up to 400 characters per second of 5, 7, or 8 level tapes of standard width.
8075	Paper Tape Reader, Mechanical; reads up to 120 characters per second of 5, 7, or 8 level tapes of standard width.



NOTE:
 ONLY THE 8081/8082 MAY BE ATTACHED TO
 THE 8084/8085.
 THE 8041/8042 MUST BE CONVERTED TO
 8K BEFORE THE AUXILIARY MEMORY IS
 ADDED.

NOTE:
 THE 8044 CONVERTS 8041/8042 TO 8081/8082.

Figure 1. Typical 8090 Computer System

THE CENTRAL COMPUTER

The computer is a parallel, single address electronic data processor. Operation is controlled by an internally stored program located in sequential addresses. The basic memory of the Control Data 8090 consists of one or two units (or banks) of magnetic core storage, each with a capacity of 4,096 12-bit binary words and a storage cycle time of 6.4 microseconds. This basic memory may be expanded in a 4,096 module to 8,192 words and then in modules of 8,192 words up to a maximum of 32,768 words. Instructions are executed in one to four storage cycles; the time varies between 6.4 and 25.6 microseconds. The average program execution time for the 130 instructions is approximately 15 microseconds per instruction.


NOTATION

The following abbreviations will be used throughout the remainder of this manual:


A	The A register
P	The P register
Z	The Z register
BER	The BUFFER ENTRANCE register
BXR	The BUFFER EXIT register
BFR	The BUFFER DATA register
E	The 6 low order bits in the first word of a 8090 instruction
F	The 6 high order bits in the first word of a 8090 instruction
G	The 12 bits in the second word of all 2-word 8090 instructions
X, Y	Any octal digit, 0-7
XXXX	An octal operand or EF code
YYYY	An octal address
()	“The contents of” whatever location or register is specified within the parentheses. The only exception to this is a reference to a specific storage bank control in its numeric value. In this case, reference is to the storage bank number, e.g., (0) refers to storage bank zero. This is the only time a single digit will be enclosed in parentheses.
(d)	The contents of the DIRECT storage bank control
(r)	The contents of the RELATIVE storage bank control
(i)	The contents of the INDIRECT storage bank control
(b)	The contents of the BUFFER storage bank control
→	The function or quantity on the left of the arrow replaces the function or quantity on the right.
FWA	“First word address.” This term is used when reference is made to any block of data. The core storage address of the first word of such a block is known as its FWA.
LWA	“Last word address.” This term is used when reference is made to any block of data. The core storage address of the last word of such a block is known as its LWA.

WORD FORMAT AND ARITHMETIC

The computer word contains 12 binary digits. The bits within a computer word are numbered from 0 (least-significant) to 11, starting on the right.



All arithmetic is binary, one's complement notation. Any number may be represented as combinations of the two binary digits, 0 and 1. Although the computer operates in the binary system, the octal representation of a binary number is more convenient. The computer word can be considered as four octal digits.



In one's complement notation positive numbers are represented by their binary equivalent; negative numbers are represented by the one's complement of the equivalent positive number. To form the one's complement, reverse each bit of the word.

EXAMPLE:

+5 is represented as: 000 000 000 101
 -5 is represented as: 111 111 111 010

The internal arithmetic of the computer is based on subtraction. Addition is performed by subtracting the complement of the addend from the augend. In subtraction no complementing is necessary.

EXAMPLE:

The computer is programmed to add +6 to +5. This operation is performed as follows:

$$\begin{array}{r}
+5 = 000\ 000\ 000\ 101 \\
+6 = 000\ 000\ 000\ 110 \\
\text{Complementing } +6 \text{ produces} \quad 111\ 111\ 111\ 001 \\
\text{and subtraction takes place,} \\
\begin{array}{r}
+5 = 000\ 000\ 000\ 101 \\
- \quad -(+6) = \underline{111\ 111\ 111\ 001} \\
\text{Borrow(1)} \quad 000\ 000\ 001\ 100 \\
\text{Subtract the borrow} \quad - \quad \underline{\hspace{10em}} \quad 1 \\
\text{produces} \quad 000\ 000\ 001\ 011 = 13_8, \text{ which is the correct} \\
\hspace{15em} \text{answer.}
\end{array}
\end{array}$$

During the subtraction process, the borrow from the high order end was carried around and subtracted from the low order end of the word to provide the correct result. This "end-around-borrow" is the feature which makes the arithmetic of the CONTROL DATA 8090 modulus $2^{12}-1$.

The value zero can be represented in one's complement notation in either of two separate expressions:

$$\begin{array}{l}
000\ 000\ 000\ 000 \quad (\text{plus zero}) \\
111\ 111\ 111\ 111 \quad (\text{minus zero})
\end{array}$$

Both plus and minus zero are acceptable as arithmetic operands. There are only two cases in which a zero arithmetic result will be minus zero; in all other cases result will be plus zero. These two cases are:

$$-0+(-0) \text{ and } -0-(+0)$$

All positive numbers must have a zero in bit 11; all negative numbers must have a one in bit 11. As is implicit from the illustrations above, the sign bit is extended to the most significant bit of the number.

REGISTERS

Storage units for all data transmission and computation in the computer are known as registers. Contents of the registers are displayed on the console. Those registers available to the programmer by means of computer instructions are called addressable registers; the others are called non-addressable (figure 2). All registers in the computer are 12 bits long.

ADDRESSABLE REGISTERS

A REGISTER

The A register receives the results of all arithmetic, logical, and shifting operations.

P REGISTER

The P register contains the storage address of the current instruction. At the completion of an instruction which does not require program control to jump out of sequence, the P register is advanced by 1 or 2 to select the address of the next instruction. If control is to be transferred out of sequence the new control address is sent to the P register and the P register is not advanced.


If the P register contains 7776 and is advanced by 1 it will contain 0000; if P contains 7777, advancing it by 1 will change the number to 0001. (See previous page.)

BUFFER ENTRANCE REGISTER (BER)

During buffered input-output operations BER holds the address to, or from, which information is being transferred. The contents of this register may be transferred to storage and to the A register.

BUFFER EXIT REGISTER (BXR)

During buffered input-output operations BXR holds the last word address plus 1 to, or from, which information is being transferred.



ALL REGISTERS
ARE 12 BITS

Figure 2. Block Diagram of Registers

NON-ADDRESSABLE REGISTERS

- Z REGISTER Z, a transient register, holds information during transfers between storage and peripheral equipment on the normal input-output channel. The Z register also restores information read out of storage.
- S REGISTER The S register contains the storage address currently being referenced either for an instruction or for an operand.
- F REGISTER The F register contains the decoded instruction being executed. The upper 6 bits contain the effective function code and in general, the lower 6 bits the effective E portion of the instruction.
- BUFFER DATA REGISTER (BFR) During a buffer operation BFR holds the word of information being transferred to or from storage.
- A' REGISTER The A' register acts as an auxiliary transmission register for information moving between the other registers. This is the output register of the adder.

STORAGE CONTROL

Magnetic core storage in the CONTROL DATA 8090 is composed of one, two, four, six or eight separate banks of cores. Each bank contains 4,096 12-bit words. A minimum memory contains 4,096 words and is expandable to 8,192 words; 16,384 words; 24,576 words to a total of 32,768 words. Each bank is assigned a unique number, 0 through 7, which is never changed. Associated with these banks is a set of four 3-bit registers called STORAGE BANK CONTROLS; each control may be set by a computer instruction to reference any one of the eight possible banks. Each bank has its own set of 10000_8 addresses numbered from 0000 to 7777. If a bank control is set so that it references a nonexistent bank, the computer will stop with a fault indication if an instruction is executed which uses that particular control.

RELATIVE STORAGE BANK CONTROL (r)

This control selects which storage bank will be referenced to obtain all instructions for execution. All instructions are executed from the bank to which the (r) control has been set. (r) also selects the bank which will be referenced by all instructions whose operation codes indicate RELATIVE or CONSTANT addressing, and as a first address for MEMORY commands (see section on addressing modes).

DIRECT STORAGE BANK CONTROL (d)

This control selects the storage bank referenced by all instructions having DIRECT addressing operation codes. For operation codes indicating INDIRECT addressing, (d) selects the bank used for the first direct address selection.

INDIRECT STORAGE BANK CONTROL (i)

For instructions with INDIRECT or MEMORY addressing operation codes, (i) selects which bank will be referenced to select the final operand. An exception is the jump instruction which cause an indirect transfer of control. JPI and JFI cause control to be transferred within (r). During NORMAL input-output operations, (i) selects the bank to or from which information will be transferred.

BUFFER STORAGE BANK CONTROL (b)

During operations which use the BUFFER input-output channel, (b) selects the storage bank to or from which information will be transferred.

EXAMPLE

Assume: (r) is set to reference bank 0
(i) is set to reference bank 1
(d) is set to reference bank 2
(b) is not used in this example

The following conditions exist within storage:
(The bank numbers appear in parens.)


<u>Memory Location</u>	<u>Contents</u>
(1) 1577	7717
(1) 2345	5757
(2) 0005	1577
(2) 0067	2345
(2) 0070	temporary storage

Since (r) is set to 0, all program steps will be executed from bank 0. An annotated program appears on following page:


<u>LOCATION</u>	<u>CONTENTS</u>			<u>COMMENTS</u>
	<u>SYMBOLIC</u>		<u>NUMERIC</u>	
	<u>F</u>	<u>E</u>		
(0) 0100	LDF	10	2210	Load contents of (r) 0110=(0)0110 into A. Upon completion A contains 3333.
(0) 0101	STD	70	4070	Store contents of A in location (d) 0070 = (2) 0070. Upon completion A and (2) 0070 both contain 3333.
(0) 0102	LDI	05	2105	(d) 0005 = (2) 0005 contains 1577. (i) 1577 = (1) 1577 contains the operand 7717. 7717 is loaded into A. Upon completion A contains 7717.
(0) 0103	ZJF	02	6002	If A contains all zeros, read next instruction from (r) 0105 = (0) 0105.
(0) 0104	JPI	67	7067	Jump via (d) 0067 = (2) 0067. 2345, the contents of (2) 0067 becomes (r) 2345 or (0) 2345, the address of next instruction.
(0) 0105	STB	01	4301	Store current contents of A in (r) 0104 = (0) 0104.
(0) 0106	JFI	01	7101	Jump to address specified by contents of (r) 0107 = (0) 0107. 2121, contents of (0) 0107 become (r) 2121, or (0) 2121, the address of next instruction.
(0) 0107			2121	Jump address.
(0) 0110			3333	Working constant.

INSTRUCTION WORD FORMAT

The 8090 computer instruction word is divided into a 6-bit function code (F) and a 6-bit execution address (E).



Most instructions require only one word of storage, but certain expanded instructions are available which occupy two words of storage. The format of 2-word instructions is always as shown below; the first word contains a 6-bit function code and a 6-bit execution address. The execution address is always equal to zero. The second word contains a 12-bit address or operand (G), depending on the instruction. Words 1 and 2 must be located in sequential storage addresses of the same bank.



F (and, in some cases, E) determines which instruction in the computer repertoire will be executed. Because E contains only 6 bits it is not possible for E to specify a complete storage address in all cases. Therefore, depending on F, the computer selects, for each instruction, one of eight addressing modes.

NO ADDRESS MODE--N

In the NO ADDRESS mode, E is the lower 6 bits of an implied 12-bit operand whose 6 high-order bits are always zero. Thus the E portion of the instruction word becomes the operand.

Example: Location F E
 (r)0100 LDN 43
 (r)0101 next instruction
 At location (r)0100 is a LOAD NO ADDRESS(LDN)
 instruction.

A LOAD instruction transmits the operand to the A register. The 12-bit operand for LDN 43 is 0043.* Therefore the number 0043 will be transferred to the A register. At the completion of a No Address (N) instruction, control always continues at the location in the relative storage bank specified by the contents of P, plus 1. In this case control will continue at location (r)0101.

DIRECT ADDRESS MODE--D

In the DIRECT ADDRESS mode, E selects one of the first 77 octal locations in the direct storage bank (d) as the operand address.

Example: Location F E
 (d)0076 12 34

 (r)1075 LDD 76
 (r)1076 next instruction
 At location (r)1075 is a LOAD DIRECT (LDD) instruction.

E specifies that the operand address is (d)0076. This address contains the quantity 1234 which will be transferred to the A register. At the completion of a Direct Address (D) instruction, control always continues at the location in the relative storage bank specified by the contents of P, plus 1. In this case control will continue at (r)1076.

INDIRECT ADDRESS MODE--I

In the INDIRECT ADDRESS mode, E references one of the direct storage bank locations numbered from 01 through 77. The location (d)00E is then referenced and the contents of (d)00E become the operand address in the indirect bank (i).

Example: Location F E
 (d)0045 33 65
 (i)3365 46 57

 (r)4121 LDI 45
 (r)4122 next instruction
 At location (r)4121 is a LOAD INDIRECT (LDI) instruction.

* All numbers are in octal unless stated otherwise.

E calls for a reference to (d)0045, which contains the address 3365. A final reference is now made to (i)3365, which contains the number 4657. The quantity 4657 will be transferred to the A register. Notice that both the direct (d) and indirect (i) storage bank controls are involved in the Indirect Address (I) mode. At the completion of an (I) instruction, control always continues at the location in the relative storage bank specified by the contents of P, plus 1. In the above example control will continue at (r)4122.

There are two (I) instructions which are exceptions to the above rules: JPI and FJI:

1. In the instruction JPI the initial reference is made to (d)00E. A transfer of control then takes place within the relative (r) bank to the location specified by the contents of (d)00E.

2. In the instruction JFI the initial reference is Relative Forward. A transfer of control then takes place within the relative (r) bank to the address specified in the relative forward reference.

RELATIVE FORWARD ADDRESS MODE--F

In the RELATIVE FORWARD ADDRESS mode, E is added to the contents of the P register. This sum then becomes the effective operand address in the relative storage bank (r).

Example: Location F E
 (r)0233 LDF 22
 (r)0234 next instruction

(r)0255 77 03

At location (r)0233 is a LOAD FORWARD (LDF) instruction.

E is added to the P register to yield the address (r)0255. The contents of (r)0255 will be transferred to the A register. At the completion of this instruction A will contain the quantity 7703. At the completion of an (F) instruction which does not cause control to be transferred, control will continue in the relative storage bank (r) at the location specified by the contents of P, plus 1. In the above example, control continues at location (r)0234. Certain (F) instructions cause control to be transferred E locations forward in the relative bank (see instruction repertoire).

RELATIVE BACKWARD ADDRESS MODE--B

The RELATIVE BACKWARD ADDRESS mode functions in a manner analogous to the RELATIVE FORWARD (F) mode except that E is subtracted from the contents of the P register to form an effective address in the relative storage bank.

SPECIFIC ADDRESS MODE--S

In the SPECIFIC ADDRESS mode E is always equal to zero. The effective address for an (S) instruction is always storage bank zero, location 7777, (0)7777.

Example:	Location	F	E	G
	(r)0177	LDS	00	
	(r)0200	next instruction		
	(0)7777	43	21	

At location (r)0177 is a LOAD SPECIFIC (LDS) instruction. The fact that E equals zero is used in address decoding to specify that the address of the operand of this instruction is (0)7777. Thus the quantity 4321 will be transferred to the A register. At the completion of an (S) instruction, control continues in the relative storage bank at the location specified by the contents of P, plus 1. In the above example control continues at (r)0200.

CONSTANT ADDRESS MODE--C

All CONSTANT ADDRESS mode instructions occupy two sequential storage locations wherein the G portion of the 24-bit instruction word contains the operand. E is always equal to zero.

Example:	Location	F	E	G
	(r)0101	LDC	00	7337
	(r)0103	STC	00	2345
	(r)0105	next instruction		

At location (r)0101 is a LOAD CONSTANT (LDC) instruction. The operand address is (r)0102 and the quantity 7337 is transferred to the A register. At the completion of a (C) instruction, control continues in the relative storage bank (r) at the location specified by the contents of P, plus 2. In this case, control continues at (r)0103. This address contains a STORE CONSTANT (STC) instruction. A STORE instruction caused the contents of the A register to be transferred to the operand address. In the above example, the operand address of the STC instruction is (r)0104. The quantity 7337 which was in the A register as a result of the LDC instruction in (r)0101 will be transferred to location (r)0104 and will therefore replace the constant 2345 now in (r)0104. The final contents of (r)0104 will be 7337 and control will continue at (r)0105.

MEMORY ADDRESS MODE--M

All MEMORY ADDRESS mode instructions occupy two sequential storage locations wherein the G portion of the 24-bit instruction word contains the address of the operand. E is always equal to zero.

Example:	Location	F	E	G
	(r)3477	LDM	00	
	(r)3501	STM	00	1111
	(r)3503	next instruction		
	(i)1111	67	66	
	(i)0024	02	34	

At location (r)3477 is a LOAD MEMORY (LDM) instruction. The location (i)1111 becomes the operand address and the quantity 6766 is transferred to the A register. At the completion of an (M) instruction, control continues in the relative storage bank (r) at the location specified by the contents of P, plus 2. In this case, control continues at location (r)3501 which contains a STORE MEMORY (STM) instruction. The operand address of this instruction becomes (i)0024 and the quantity 6766 which was in the A register will be stored in location (i)0024, replacing the quantity 0234. Control will then continue at location (r)3503.

INSTRUCTIONS

The following pages contain an explanation of the 8090 instructions. Note that:

1. All instruction times are in storage cycles where 1 cycle equals 6.4 microseconds.
2. All numbers are in octal notation unless otherwise stated.
3. In the description of an operation code, the operations involved are listed in sequence if more than one operation is performed.
4. Instructions which may assume more than one address mode are described under the general instruction function. The operand formation for each addressing mode is described in the section on addressing modes.
5. The G portion of an instruction is shown only with those instructions which occupy 2 words of storage and therefore have a G portion.

1. DATA TRANSMISSION

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	00	YYYY	BLS	BLOCK STORE	(no jump) 1 (jump) 2

Description: If the buffer is busy XXXX \rightarrow P
 If the buffer is not busy, (A) \rightarrow BFR
 (P) + 2 \rightarrow P
Start the cycle: 1. (BFR) \rightarrow (b) (BER)
 (BER) + 1 \rightarrow BER
 If (BER) \neq (BXR), go to 1.
 If (BER) = (BXR), terminate buffer operation

BLS is used to set selected positions of storage to any desired value. The FWA of the area to be set is placed in BER, the LWA + 1 of the area to be set is placed in BXR. (b) is then set to reference the storage bank that is to be set. The value to which the area is to be set is placed in A and then the BLS instruction is given. If at the time a BLS instruction is given the buffer is in operation, the program jumps to (r)YYYY. If buffer is not in operation when the BLS instruction is given, the store operation takes place and control continues at (r) (P) + 2.

The BUFFER storage bank control (b) may be set at any time prior to giving the BLS instruction. Note that although BLS is a buffer operation, because of the need to constantly refer to storage for the store operation the next instruction will not be executed until the BLS instruction is completed. The total execution time for the BLS operation is 1 + N cycles, where N is the number of locations to be set, plus one.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	01	PTA	TRANSFER P TO A	1

Description: (P) \rightarrow A
 (P) + 1 \rightarrow P

Transfer the contents of P to A. Control continues at (r) (P) + 1. At the time PTA is executed, P will contain the address of the PTA instruction.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	05	YYYY	ATE	A TO BUFFER ENTRANCE REGISTER	(no jump) 1 (jump) 2

Description: If the buffer is busy YYYY → P
 If the buffer is not busy (A) → BER
 (P) + 2 → P

Transfer the contents of A to BER. Control continues at (r) (P) + 2. If the buffer is in operation when an ATE instruction is given, A is not transferred and control continues at (r) YYYY.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	06	YYYY	ATX	A TO BUFFER EXIT REGISTER	(no jump) 1 (jump) 2

Description: If the buffer is busy, YYYY → P
 If the buffer is not busy, (A) → BXR
 (P) + 2 → P

Transfer the contents of A to BXR. Control continues at (r) (P) + 2. If the buffer is in operation when an ATX instruction is given, A is not transferred and control continues at (r) YYYY.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	07	ETA	BUFFER ENTRANCE REGISTER TO A	1

Description: (BER) → A
 (P) + 1 → P

Transfer the contents of BER to A. This instruction may be given at any time, even while the buffer is in operation. Control continues at (r) (P) + 1.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	30	CTA	BANK CONTROLS TO A	1

Description: (b) → A₁₁₋₉ *
(d) → A₈₋₆
(i) → A₅₋₃
(r) → A₂₋₀
(P) + 1 → P

Transfer the contents of the four storage bank controls to A as octal digits which occupy the A register bit positions shown above. Control continues at (r) (P)+1. Note that the storage bank controls are not changed by the execution of a CTA instruction.

EXAMPLE: Assume (b) is set to reference bank 4
(d) is set to reference bank 0
(i) is set to reference bank 1
(r) is set to reference bank 2

Under the above conditions, if a CTA instruction were given, A would contain the number 4012 at the completion of the instruction.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	5Y	STP	STORE P AT LOCATION 5Y	3

Description: (P) → (d) 005Y
(P) + 1 → P

Transfer the contents of P to storage location (d) 005Y, where Y is any octal digit 0-7. Control continues at location (r) P + 1. This instruction allows the contents of P, which will contain the address of the STP instruction to be stored in the direct storage bank at any of the locations 0050-0057.

* Subscripts indicate bit positions in A.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	6Y	STE	STORE BUFFER ENTRANCE REGISTER AT LOCATION 6Y AND TRANSFER A TO BUFFER ENTRANCE REGISTER	3

Description: (BER) → (d) 006Y
(A) → BER
(P) + 1 → P

Transfer the contents of BER to storage location (d) 006Y, where Y is any octal digit 0-7, and transfer the contents of A to BER. A is unchanged by this instruction. Control continues at location (r) (P) + 1. This instruction allows the contents of BER to be exchanged whenever desired, even while the buffer is in operation. The old contents of BER will be stored in the direct storage bank (d) at any of the locations 0060-0067.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
04	XX		LDN	LOAD NO ADDRESS	1
20	YY		LDD	LOAD DIRECT	2
21	00	YYYY	LDM	LOAD MEMORY	3
21	YY		LDI	LOAD INDIRECT	3
22	00	XXXX	LDC	LOAD CONSTANT	2
22	XX		LDF	LOAD FORWARD	2
23	00		LDS	LOAD SPECIFIC	2
23	XX		LDB	LOAD BACKWARD	2

Description: operand → A

Transfer the operand to A. The operand in storage is not altered by the execution of a LOAD instruction. The proper operand is formed for each address mode and control continues as described in the section on address modes.

Note that the E portion of the instructions LDI, LDF, and LDB cannot be zero or the operation code is interpreted as LDM, LDC, and LDS, respectively.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
05	XX		LCN	LOAD COMPLEMENT NO ADDRESS	1
24	YY		LCD	LOAD COMPLEMENT DIRECT	2
25	00	YYYY	LCM	LOAD COMPLEMENT MEMORY	3
25	YY		LCI	LOAD COMPLEMENT INDIRECT	3
26	00	XXXX	LCC	LOAD COMPLEMENT CONSTANT	2
26	XX		LCF	LOAD COMPLEMENT FORWARD	2
27	00		LCS	LOAD COMPLEMENT SPECIFIC	2
27	XX		LCB	LOAD COMPLEMENT BACKWARD	2

Description: – operand → A

Transfer the ones complement of the operand to A. The operand in storage is not altered by the execution of a LOAD COMPLEMENT instruction. The one's complement of a number is the arithmetic negative of that number. The proper operand is formed for each address mode and control continues as described in the section on address modes.

Note that the E portion of the instructions LCI, LCF, and LCB cannot be zero or the operation code is interpreted as LCM, LCC, and LCS respectively.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
40	YY		STD	STORE DIRECT	3
41	00	YYYY	STM	STORE MEMORY	4
41	YY		STI	STORE INDIRECT	4
42	00	XXXX	STC	STORE CONSTANT	3
42	XX		STF	STORE FORWARD	3
43	00		STS	STORE SPECIFIC	3
43	XX		STB	STORE BACKWARD	3

Description: (A) → operand address

Transfer the contents of A to the operand address. The contents of A are not altered by a STORE instruction. The proper operand address is formed for each address mode and control continues as described in the section on address modes.

Note that the E portion of the instructions STI, STF, and STB cannot be zero or the operation code is interpreted as SFM, STC, and STS respectively.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
76	YY	HWI	HALF WRITE INDIRECT	4

Description: $(A)_L \rightarrow \text{operand address}_L$
 $(P) + 1 \rightarrow P$

Transfer the E portion of A to the E portion of the operand address. A and the higher order 6 bits of the operand address are unchanged. The proper operand address is formed as described in the section on address modes. Control will continue at $(r) (P) + 1$.

EXAMPLE:	Location	F	E
	(r) 3777	HWI	23
	(d) 0023	41	14
	(i) 4114	75	01
	(A)	46	57

When the HWI instruction at location (r) 3777 is executed, the E portion of A will be transferred to the E portion of location (i) 4114. At the completion of the instruction A will contain the quantity 4657, location (i) 4114 will contain the quantity 7557, location (d) 0023 will be unchanged, and control will continue at location (r) 4000.

If the E portion of the HWI instruction is equal to 00 or 77, the operation code will be interpreted as INA or OTA respectively. The effective indirect address reference ranges from (d) 0001 to (d) 0076.

2. ARITHMETIC

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	12	MUT	MULTIPLY A BY 10	1

Description: $10_{10}(A) \rightarrow A$
 $(P) + 1 \rightarrow P$

Multiply the contents of A by 10_{10} . The result is placed in A at the completion of the instruction. For the range of numbers -314_8 to $+314_8$ the result will be algebraically correct. If $(A) > +314_8$ or $< -314_8$, the result will be correct modulo $2^{12}-1$. Control will continue at location $(r) (P)+1$.

<u>F</u>	<u>E</u>		<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	13		MUH	MULTIPLY A BY 100	1

Description: $100_{10} (A) \rightarrow A$
 $(P)+1 \rightarrow P$

Multiply the contents of A by 100_{10} . The result is placed in A at the completion of the instruction. For the range of numbers -24_8 to $+24_8$, the result will be algebraically correct. If $(A) > +24_8$ or $< -24_8$, the result will be correct modulo $2^{12}-1$. Control will continue at location $(r) (P)+1$.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
06	XX		ADN	ADD NO ADDRESS	1
30	YY		ADD	ADD DIRECT	2
31	00	YYYY	ADM	ADD MEMORY	3
31	YY		ADI	ADD INDIRECT	3
32	00	XXXX	ADC	ADD CONSTANT	2
32	XX		ADF	ADD FORWARD	2
33	00		ADS	ADD SPECIFIC	2
33	XX		ADB	ADD BACKWARD	2

Description: $(A) + \text{operand} \rightarrow A$

Form in A the sum of the original contents of A and the operand. The operand is unchanged by an ADD instruction. The proper operand is formed for each address mode and control will continue as described in the section on address modes.

Note that the E portion of the instructions ADI, ADF, and ADB cannot be zero or the operation code is interpreted as ADM, ADC, and ADS respectively.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
07	XX		SBN	SUBTRACT NO ADDRESS	1
34	YY		SBD	SUBTRACT DIRECT	2
35	00	YYYY	SBM	SUBTRACT MEMORY	3
35	YY		SBI	SUBTRACT INDIRECT	3
36	00	XXXX	SBC	SUBTRACT CONSTANT	2
36	XX		SBF	SUBTRACT FORWARD	2
37	00		SBS	SUBTRACT SPECIFIC	2
37	XX		SBB	SUBTRACT BACKWARD	2

Description: $(A) - \text{operand} \rightarrow A$

Form in A the difference between the original contents of A and the operand. The operand is unchanged by a SUBTRACT instruction. The proper operand is formed for each address mode and control continues as described in the section on address modes.

Note that the E portion of the instructions SBI, SBF, and SBB cannot be zero or the operation code is interpreted as SBM, SBC, and SBS respectively.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
50	YY		RAD	REPLACE ADD DIRECT	3
51	00	YYYY	RAM	REPLACE ADD MEMORY	4
51	YY		RAI	REPLACE ADD INDIRECT	4
52	00	XXXX	RAC	REPLACE ADD CONSTANT	3
52	XX		RAF	REPLACE ADD FORWARD	3
53	00		RAS	REPLACE ADD SPECIFIC	3
53	XX		RAB	REPLACE ADD BACKWARD	3

Description: (A) + operand → A
 (A) → operand address

Form in A the sum of the original contents of A and the operand and transfer this sum to the operand address. At the completion of the REPLACE ADD instruction, both the operand address and A will contain the new sum. The proper operand is formed for each address mode and control continues as described in the section on address modes.

Note that the E portion of the instructions RAI, RAF, and RAB cannot be zero or the operation code is interpreted as RAM, RAC, and RAS respectively.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
54	YY		AOD	REPLACE ADD ONE DIRECT	3
55	00	YYYY	AOM	REPLACE ADD ONE MEMORY	4
55	YY		AOI	REPLACE ADD ONE INDIRECT	4
56	00	XXXX	AOC	REPLACE ADD ONE CONSTANT	3
56	XX		AOF	REPLACE ADD ONE FORWARD	3
57	00		AOS	REPLACE ADD ONE SPECIFIC	3
57	XX		AOB	REPLACE ADD ONE BACKWARD	3

Description: operand \rightarrow A
(A) + 1 \rightarrow A
(A) \rightarrow operand address

Form in A the sum of the operand plus one and transfer this sum to the operand address. At the completion of the REPLACE ADD ONE instruction, both the A register and the operand address will contain the original operand increased by 1. The proper operand is formed for each address mode and control continues as described in the section on address modes.

Note that the E portion of the instructions AOI, AOF, and AOB cannot be zero or the operation code is interpreted as AOM, AOC, and AOS respectively.

3. SHIFT

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	02	LS1	LEFT SHIFT ONE	1
01	03	LS2	LEFT SHIFT TWO	1
01	10	LS3	LEFT SHIFT THREE	1
01	11	LS6	LEFT SHIFT SIX	1
01	14	RS1	RIGHT SHIFT ONE	1
01	15	RS2	RIGHT SHIFT TWO	1

Description:

Shift A right or left the number of bit positions specified. Control continues at (r) (P) + 1.

All left shifts in the computer are circular; bits shifted out of bit position 11 are shifted into bit position 00. From bit position 00 bits are shifted into bit position 01, etc.

EXAMPLE:	Location	F	E
	(r) 6173	LS3	
	(A)	61	02

At location (r) 6173 is an LS3 instruction. E is not specified since all the above shift instructions use E as part of the operation code. A contains the number 6102. At the completion of the LS3 instruction A will contain the number 1026 and control will continue at (r) 6174.

All right shifts in the computer are end-of shifts; for each bit position shifted, the sign is extended and the bit in position 00 is shifted off and lost.

EXAMPLE:	Location	F	E
	(r) 2234	RS1	
	(A)	40	01

At location (r) 2234 is an RS1 instruction. Again E is not specified since it is part of the operation code. A contains the number 4001. At the completion of the RS1 instruction, A will contain the number 6000 and control will continue at location (r) 2235.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
44	YY		SRD	SHIFT REPLACE DIRECT	3
45	00	YYYY	SRM	SHIFT REPLACE MEMORY	4
45	YY		SRI	SHIFT REPLACE INDIRECT	4
46	00	XXXX	SRC	SHIFT REPLACE CONSTANT	3
46	XX		SRF	SHIFT REPLACE FORWARD	3
47	00		SRS	SHIFT REPLACE SPECIFIC	3
47	XX		SRB	SHIFT REPLACE BACKWARD	3

Description: operand → A
 SHIFT A LEFT CIRCULAR 1 BIT POSITION
 (A) → operand address

The operand is placed in A, shifted left one bit position (LEFT SHIFT), and the contents of A are transferred back to the operand address. The operand for each address mode is formed and control will continue as described in the section on address modes. At the completion of a SHIFT REPLACE instruction both A and the operand address will contain the shifted original operand.

Note that the E portion of the instructions SRI, SRF, and SRB cannot be zero or the operation code is interpreted as SRM, SRC, and SRS respectively.

4. LOGICAL

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
02	XX		LPN	LOGICAL PRODUCT NO ADDRESS	1
10	YY		LPD	LOGICAL PRODUCT DIRECT	2
11	00	YYYY	LPM	LOGICAL PRODUCT MEMORY	3
11	YY		LPI	LOGICAL PRODUCT INDIRECT	3
12	00	XXXX	LPC	LOGICAL PRODUCT CONSTANT	2
12	XX		LPF	LOGICAL PRODUCT FORWARD	2
13	00		LPS	LOGICAL PRODUCT SPECIFIC	2
13	XX		LPB	LOGICAL PRODUCT BACKWARD	2

Description:

Form in A the logical product of the operand and the original contents of A. The operand in storage is not altered by a LOGICAL PRODUCT instruction. The proper operand is formed for each address mode and control will continue as described in the section on address modes.

The LOGICAL PRODUCT of two operands is defined as follows:

operand 1 (bit value)	0	0	1	1
operand 2 (bit value)	0	1	0	1
	<u> </u>	<u> </u>	<u> </u>	<u> </u>

Logical Product of 1 and 2	0	0	0	1 (bit value)
----------------------------	---	---	---	---------------

From the above definition it will be seen that, using the proper operand as a mask, selected portions of A may be cleared or retained in A.

Note that the E portion of the instructions LPI, LPF, and LPB cannot be zero or the operation code is interpreted as LPM, LPC, and LPS respectively.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
03	XX		SCN	SELECTIVE COMPLEMENT NO ADDRESS	1
14	YY		SCD	SELECTIVE COMPLEMENT DIRECT	2
15	00	YYYY	SCM	SELECTIVE COMPLEMENT MEMORY	3
15	YY		SCI	SELECTIVE COMPLEMENT INDIRECT	3
16	00	XXXX	SCC	SELECTIVE COMPLEMENT CONSTANT	2
16	XX		SCF	SELECTIVE COMPLEMENT FORWARD	2
17	00		SCS	SELECTIVE COMPLEMENT SPECIFIC	2
17	XX		SCB	SELECTIVE COMPLEMENT BACKWARD	2

Description: Complement A^n where $\text{operand}^n = 1$

Form in A the bit complement of A for each bit in the operand equal to 1. The operand in storage is not altered by the SELECTIVE COMPLEMENT instruction. The proper operand for each address mode is formed and control will continue as described in the section on address modes.

The SELECTIVE COMPLEMENT operation is defined as follows:

(A) register (bit value)	0	0	1	1
operand (bit value)	0	1	0	1
	<u> </u>	<u> </u>	<u> </u>	<u> </u>

Final contents of the A register 0 1 1 0 (bit value)

Note that the E portion of the instructions SCI, SCF, and SCB cannot be zero or the operation code is interpreted as SCM, SCC, and SCS respectively.

5. STORAGE BANK CONTROL

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
00	1X		SRJ	SET RELATIVE BANK CONTROL AND JUMP	1
00	2X		SIC	SET INDIRECT BANK CONTROL	1
00	3X		IRJ	SET INDIRECT AND RELATIVE BANK CONTROL AND JUMP	1
00	4X		SDC	SET DIRECT BANK CONTROL	1
00	5X		DRJ	SET DIRECT AND RELATIVE BANK CONTROL AND JUMP	1
00	6X		SID	SET INDIRECT AND DIRECT BANK CONTROL	1
00	7X		ACJ	SET DIRECT, INDIRECT, AND RELA- TIVE BANK CONTROL AND JUMP	1
01	4X		SBU	SET BUFFER BANK CONTROL	1

Description:

Set the specified storage bank control or controls to reference bank X. For the instructions SIC, SDC, SID, and SBU, control will continue at (r) (P) + 1. The remaining instructions of this group, SRJ, IRJ, DRJ, and ACJ, are the only computer instructions which can be used to transfer program control between storage banks. It is the act of setting the RELATIVE bank control (r) which alters the bank from which the next program instruction will be taken. Whenever an instruction is given which sets (r), the next program instruction will be taken from the new (r) at the address specified by the contents of the A register. Notice from the instructions listed above that not only may (r) be set by itself but combinations of memory bank controls may be set at the same time.

EXAMPLE:

Set (d) to reference storage bank 3 and at the same time transfer program control to storage bank 3, location 2217.

Location	F	E	G
(r) a	LDC	00	2217
(r) a + 2	DRJ	<u>53</u>	

In the above example, the program to transfer control was not located in any specific place in the (r) bank but rather the letter "a" was used to denote that, wherever the program was placed, the next instruction would be taken from "a + 2". This 2-instruction sequence is all that is required to transfer program control and set (d) as specified. Executing the LDC instruction transfers the number 2217 to A. This number represents the jump address in the new relative (r) bank. The next instruction, DRJ, sets (d) to reference bank 3, sets (r) to reference bank 3, and then jumps to location 2217 (the contents of A) in bank 3.

The contents of A are not changed when the storage bank control instructions are executed.

6. JUMP

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
60	XX		ZJF	ZERO JUMP FORWARD	1
61	XX		NZF	NON-ZERO JUMP FORWARD	1
62	XX		PJF	POSITIVE JUMP FORWARD	1
63	XX		NJF	NEGATIVE JUMP FORWARD	1
64	XX		ZJB	ZERO JUMP BACKWARD	1
65	XX		NZB	NON-ZERO JUMP BACKWARD	1
66	XX		PJB	POSITIVE JUMP BACKWARD	1
67	XX		NJB	NEGATIVE JUMP BACKWARD	1

Description:

The above instructions are conditional jump instructions; A is tested for the condition stated in the instruction. If the condition is met control is transferred forward or backward in the relative (r) bank XX locations as described in the section on address modes. If the condition is not met, control continues at location (r) (P) + 1.

The conditions for testing are:

1. A Zero: The contents of the A are equal to 0000, or plus zero. Minus zero is not considered equivalent to plus zero to meet the ZERO JUMP condition.
2. A not Zero: A contains any quantity other than 0000.
3. A positive: Bit 11 of A is 0.
4. A negative: Bit 11 of A is 1.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
70	YY	JPI	JUMP INDIRECT	2

Description: ((d) 00YY) → P

Transfer program control to the location in the relative (r) bank specified by the contents of (d) 00YY.

EXAMPLE:	Location	F	E
	(r) a	JPI	43
	(d) 0043	36	62

At some location in the (r) bank is the instruction JPI 43. When this instruction is executed, since (d) 0043 contains the number 3662, program control will be transferred to location (r) 3662.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
71	00	YYYY	JPR	RETURN JUMP	3

Description: (P) + 2 → (r)YYYY
 YYYY + 1 → P

The contents of P are increased by 2 to give the address of the instruction following the JPR instruction. This address is transferred to location (r) XXXX. Program control is then transferred to location (r)XXXX+1.

EXAMPLE:	Location	F	E	G
	(r) 1173	JPR	00	2100

At location (r) 1173 is a JPR instruction. When this instruction is executed, the number 1175 will be transferred to location (r) 2100. Program control will then continue at location (r) 2101.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
71	YY	JFI	JUMP FORWARD INDIRECT	2

Description: (r)((P) + 00XX) → P

Transfer program control to the address in (r) specified by the contents of the storage location XX positions forward of the JFI instruction.

EXAMPLE:	Location	F	E
	(r) 5162	JFI	07
	(r) 5171	04	23

When the JFI instruction at (r) 5162 is executed, a reference is made to the location in the relative bank 0007 positions forward, location (r) 5171. This location contains the number 0423 and program control will be transferred to (r) 0423.

Note that the E portion of the JFI instruction cannot be equal to zero or the operation code will be interpreted as a JPR instruction.

7. INPUT-OUTPUT

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	04	CBC	CLEAR BUFFER CONTROLS	1

Description:

Stop all buffer operations in progress and clear the buffer controls. This instruction does not clear BER, BXR, or BFR, but it stops any buffer operation in progress. If an input-output operation is stopped when some piece of unit record equipment (such as magnetic tape, punched cards, etc.) is being read or written, the buffer will disconnect from the unit but the peripheral unit will move to the end of the unit record. The remaining data will not be stored. On non-unit record peripheral equipment such as a paper tape input device, the paper tape will stop in position to read the next frame of tape and the buffer controls will be cleared.

(Paper tape is used as an example only, since the console paper tape reader, CONTROL DATA 8074/8075, cannot be read from the buffer input-output channel.)

No buffer complete (interrupt 20) is generated when the CBC instruction is executed.

<u>F</u>	<u>E</u>		<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
01	20		CIL	CLEAR INTERRUPT LOCKOUT	1

Description:

Clear the interrupt lockout and allow any waiting interrupts to function. When the CIL instruction is executed, interrupt lockout is not cleared until the instruction following the CIL instruction has been executed. Interrupt lockout is set by any of the following:

1. Execution of an interrupt.
2. Execution of an EXF instruction.
3. Execution of an EXC instruction. (See section on interrupt.)

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
72	00	YYYY	IBI	INITIATE BUFFER INPUT	(no jump) 1 (jump) 2

Description: If buffer is busy, YYYY → P
 If buffer is not busy, (P) + 2 → P
 Start input buffering operation and, when complete, generate an interrupt 20 signal.

The instruction IBI initiates an input buffer operation on the buffer input-output channel. Prior to an IBI instruction, however, the external device must be selected and BER, BXR, and the buffer storage bank control (b) must be set up. If the buffer is in operation when an IBI instruction is given, no buffer action will be taken and control will continue at location (r) XXXX. If the buffer is not in operation when the IBI instruction is given, the buffering operation will be started and control will immediately continue at location (r) (P) + 2. When the buffer operation terminates, an interrupt signal will appear on interrupt line 20.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
73	00	YYYY	IBO	INITIATE BUFFER OUTPUT	(no jump) 1 (jump) 2

Description: If buffer is busy, YYYY \rightarrow P
 If buffer is not busy, (P) + 2 \rightarrow P
 Start output buffering operation and, when complete,
 generate an interrupt 20 signal.

The IBO instruction initiates an output buffer operation on the buffer input-output channel. Prior to an IBO instruction the external device must be selected, and BER, BXR, and the buffer storage bank control (b) must be set up. If the buffer is in operation when an IBO instruction is given, no buffer action will be taken and control will continue at location (r) XXXX. If the buffer is not in operation when the IBO instruction is given, the buffering operation will be started and control will immediately continue at location (r) (P) + 2. When the buffer operation terminates, an interrupt signal will appear on interrupt line 20.

NOTE: If either of the instructions IBI or IBO is given and no external device has been selected, the computer will continue in operation but the buffer will be placed in an indefinite busy status and no input or output operation will take place. This busy status may be removed by the instruction CLEAR BUFFER CONTROLS (CBC) or by a MASTER CLEAR from the console.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
72	XX	YYYY	INP	NORMAL INPUT	*
73	XX	YYYY	OUT	NORMAL OUTPUT	*

Description: (r)(P) + 00XX = the FWA of the input or output area.
 YYYY = the LWA + 1 of the input or output area.

Read or write using the previously selected external device. The input-output area is defined as follows:

1. The FWA of the input-output area is found XX locations forward in the relative memory bank (r). This location (r) P+00XX, specifies a FWA in the indirect memory bank (i).
2. The LWA + 1 of the input-output area is location YYYY in the indirect memory bank (i) YYYY.

* Since INP and OUT are not buffered instructions their execution time varies with the speed of the external equipment being used.

If the external device has been properly selected, the input or output operation will take place and, at its completion, control will continue at $(r)(P) + 2$. If no external device has been properly selected, the computer will be indefinitely delayed, which will be indicated on the console status mode indicator.

The instruction INP and OUT are used to read or write data on the NORMAL input-output channel and are not buffered; that is, the computer will wait while the input or output operation is in progress and the next instruction will not be executed until the input-output operation is complete. The contents of A at the completion of an INP or OUT instruction will indicate the LWA + 1 actually read into or out of during the input or output operation. Although the FWA and LWA of the input-output area are found in the relative memory bank (r) they actually specify locations in the indirect memory bank (i).

EXAMPLE:	Location	F	E	G
	(r) 1134	INP	33	2000
	(r) 1136			
	(r) 1167	10	00	

At location (r) 1134 in a NORMAL INPUT instruction. The FWA of the input area is found in location (r) 1167 and is (i) 1000. The LWA + 1 of the input area is found in G and is (i) 2000. The LWA itself is therefore (i) 1777. Assuming an external device had been selected, the INP instruction is interpreted as "Read from selected device 1000 words and store them in the indirect storage bank starting at location 1000."

If 1000 words are read, then, at the completion of the INP instruction, A will contain the number 2000, and control will continue at location (r) 1136.*

The E portion of the instructions INP and OUT cannot be equal to zero or the instructions are interpreted as IBI and IBO, respectively.

* If the INP instruction is terminated by an Input Disconnect, the A register will contain the address of the last word received, +2. The contents of the address of the last word received, +1, will normally be all zeros.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
74	XX	OTN	OUTPUT NO ADDRESS	*

Description:

Write, on the previously selected output device, one word with zero in the 6 high order bits and XX in the 6 low order bits. The output operation takes place under the NORMAL input-output control. At the completion of the output operation, control continues at location (r) (P) + 1. If an OTN instruction is given and no external device has been properly selected, the computer will be indefinitely delayed and will so indicate on the status mode indicator.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
76	00	INA	INPUT TO A	*
76	77	OTA	OUTPUT FROM A	*

Description:

Read or write, on the previously selected external device, one word to or from A. The operation takes place under NORMAL input-output control. On devices which transmit less than one full computer word at a time such as the 8074/8075 Paper Tape Readers, the information will be transmitted to and from the low order portion of A. At the completion of the operation, control continues at location (r) (P) + 1. If an INA or OTA instruction is given and no external device has been properly selected, the computer will be indefinitely delayed and will so indicate on the status mode indicator.

* Execution time varies with the speed of the external equipment being used.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
75	00	XXXX	EXC	EXTERNAL FUNCTION CONSTANT	2
75	XX		EXF	EXTERNAL FUNCTION FORWARD	2

Description:

Transmit the 12-bit operand to the external equipments. The proper operand for the various address modes is selected and control continues as described in the section on address modes. At the completion of an external function instruction, A will contain the 12-bit external function code.

The 12-bit operand to be transmitted is known as an external function code. A complete list of external function codes will be found in appendix II. The EXTERNAL FUNCTION instruction is used to select an external device to perform some specific function. With the exception of a STATUS REQUEST code, if an illegal selection is attempted the computer will be indefinitely delayed and will so indicate on the console status mode indicator. One example of an illegal selection is the attempt to select a magnetic tape for reading when the magnetic tape is turned off.

Most external devices have a STATUS REQUEST code. When such a code is given and followed with an INA instruction, a 12-bit STATUS RESPONSE code will be sent to A. By examining this response code it is possible to determine whether further selection of the equipment is possible. A STATUS REQUEST may be given even when an external device is turned off.

Only one device may be selected at any one time on each channel. Selection of any device automatically disconnects any other selected device. If a select is given and some other device on the same channel is busy, the computer will be delayed until a selection can be made. If a device is selected for some function and another select is made on the same device for some other function then the previous select is nullified. This applies to STATUS REQUEST so that, if a device was selected for reading and then status was requested of that device, another read selection must be made before any further reading can take place on that device.

8. STOP AND SELECTIVE STOP AND JUMP

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
00	00	ERR	ERROR STOP	1
77	00	HLT	HALT	1
77	77	HLT	HALT	1

Description:

Stop computation. When the RUN switch on the console is pressed, control continues at $(r) (P) + 1$. When one of the stop instructions is executed and the computer stops, the letters ERR will be displayed in the status mode indicator on the console if the ERR instruction was given. There is no difference in the action of the two HLT instructions, 7700 and 7777.

<u>F</u>	<u>E</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
00	0X	NOP	NO OPERATION	1

Description:

When a NOP instruction is executed the computer does not perform any function but passes on to the next instruction at location $(r) (P) + 1$.

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNEMONIC</u>	<u>NAME</u>	<u>TIMING</u>
77	0X		SLS	SELECTIVE STOP	1
77	X0	YYYY	SLJ	SELECTIVE JUMP	(no jump) 1 (jump) 2
77	XX	YYYY	SJS	SELECTIVE STOP AND JUMP	(no jump) 2 (jump) 2

Description:

The selective stop and jump instructions are controlled by six switches on the computer console; STOP switches 1, 2, and 4 and JUMP switches 1, 2, and 4.

a. SLS: If the appropriate STOP switch is set, stop; otherwise do not stop. If the computer stops, computation may be resumed by pressing the RUN switch on the console. Whether the computer stops or not control will continue at location (r) (P)+1.

b. SLJ: If the appropriate JUMP switch is set, jump to location (r) YYYYY; otherwise control continues at location (r) (P)+2.

c. SJS: If the appropriate JUMP switch is set, set up to jump to location (r) YYYYY; otherwise set up to continue control at (r) (P)+2. Then test the appropriate STOP switch. If the appropriate STOP switch is set, stop before executing the next instruction; control continues as selected by the jump switches. If a stop occurs, computation may be resumed by pressing the RUN switch on the console.

The values of X and the switches they control are:

X = 1	test switch 1.
X = 2	test switch 2.
X = 3	test switch 1 and 2. If either switch is set a stop or jump will be made as defined above.
X = 4	test switch 4.
X = 5	test switch 1 and 4. If either switch is set a stop or jump will be made as defined above.
X = 6	test switch 4 and 2. If either switch is set a stop or jump will be made as defined above.
X = 7	test switches 1, 2, and 4. If any are set a stop or jump will be made as defined above.

The three low order bits of the E portion of the instructions control the testing of the STOP switches and the three high order bits of E control the testing of the JUMP switches.

Any combination of X's is legal except 00 and 77 which are treated as HALT instructions (see HLT instruction).

INTERRUPT

Certain internal and external conditions arise which make it necessary for the main program to be notified of their presence. An interrupt is the program signal which transfers computer control to some fixed location in memory without losing the information needed to return to the main program.

The 8090 has four interrupt lines; two internal, 10 and 20, and two external, 30 and 40. When an interrupt signal occurs on one of these lines and the interrupt system is not locked out, the computer stores the contents of P at location (d)0010, (d)0020, (d)0030, or (d)0040, depending on the line which generates the interrupt, and then takes its next instruction from (r)0011, (r)0021, (r)0031, or (r)0041.

INTERRUPT 10

Interrupt 10 is a manual interrupt activated from the 8090 control console by momentarily pressing any combination of a Selective Stop Switch and a Selective Jump Switch. When interrupt 10 occurs, the computer stores P at location (d)0010 and transfers to (r)0011.

INTERRUPT 20

The Interrupt 20 line is activated each time a buffer operation is completed or when terminated by an input disconnect. When interrupt 20 occurs, the computer stores P at location (d)0020, and transfers to (r)0021.

INTERRUPTS 30 AND 40

The external interrupt lines 30 and 40 may be activated by any peripheral device designed to provide an interrupt signal. The actual meaning of these interrupts is a function of the device causing the signal. Since several devices may be connected to each line, each must be interrogated following an interrupt to determine which device generated the signal.

Interrupt signals are recognized in a priority sequence; the lower numbered lines are recognized first. If an Interrupt 10 and 20 occur simultaneously, Interrupt 10 will be recognized first. Once an interrupt signal is placed on a line it remains on the line until it is recognized or until a console Master Clear is performed.

Whenever any interrupt is recognized or whenever an external function instruction is executed all further interrupts are locked out until a clear interrupt lockout (CIL) instruction is executed. Any interrupt line which becomes active while interrupt lockout is imposed will remain active until a CIL instruction is executed, at which time all interrupt lines will be checked for activity in priority sequence.

Whenever a console Master Clear is performed, all interrupt lines are set inactive and interrupt lockout is removed.

It is possible to internally impose interrupt lockout for as long as desired by executing any external function instruction (such as a status request) and not executing a CIL instruction.

Once an interrupt has been recognized and the store P and jump executed, the programmer must have some program starting at locations (r)0011, (r)0021, (r)0031, and (r)0041, which will perform the function required by the interrupt.

EXAMPLE 1:

Problem: Whenever an Interrupt 10 occurs, set location (i) 2100 equal to zero and return to the main program.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(d) 0010				Return address put here by interrupt's JPR
(r) 0011	JFI	01		Jump to interrupt routine
(r) 0012	02	00		Interrupt routine begins at loc (r) 0200
(r) 0200	STF	05		Save A in (r) 0205
(r) 0201	LDN	00		Set A equal to zero
(r) 0202	STM		2100	Set (i) 2100 equal to zero
(r) 0204	LDC		**	Restore A
(r) 0206	CIL			Clear interrupt lockout
(r) 0207	JPI	10		Return to main program

EXAMPLE 2:

Problem: Whenever an Interrupt 20 occurs, clear
lockout and return to the main program.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(d) 0020				Return address put here by interrupt's JPR
(r) 0021	CIL			Clear lockout
(r) 0022	JPI	20		Return to main program

INPUT - OUTPUT

The 8090 computer has two input-output channels – the normal channel and the buffer channel. Both channels may be used simultaneously for any combination of input-output operations. An additional buffer channel is available in the 8084/8085 Auxiliary Memory Unit.

When input or output is performed on the normal channel, the computer is not free for computation but must wait until the input-output operation is completed before computing can continue. Once an input or output operation is started on the buffer channel, however, the computer is free to either continue computing or perform some other input-output operation on the normal channel.

NOTE

If an Input Disconnect is generated while doing a normal input (72XX) instruction, the address which would have received the next data word will contain all 0's. This applies whether the 72XX uses the normal or the buffer input cable.

No 0's are stored in this manner when doing a buffer input (7200) instruction.

If an automatic disconnect is generated by the 161 typewriter, the last data word will be followed by a location containing the carriage return code (45g), and by a second location containing all 0's.

The general procedure for performing an input-output operation is as follows:

1. Request the status of the selected unit.
2. Test the status of the unit for capability of performing the required function.
3. Select the unit to perform the input-output function.
4. Select the proper storage bank and initiate the input-output operation over the correct channel.
5. At the completion of the input-output operation request the status of the selected unit and test to verify that the input-output operation was successfully completed.

Notice that three of the above five operations are concerned with status requests. In order to allow the computer to have proper input-output control, most peripheral units are designed to transmit codes to the computer which inform the computer as to whether or not a unit can be selected and whether or not an input operation was properly completed. External function codes and status response codes are listed in appendix II.

Checking status is not mandatory for input-output operations; steps 3 and 4 may be used alone. If status is not checked, however, and a selected unit is not capable of performing an input-output operation (power to the unit is off, for instance) when an external function command is given to select the unit for input-output, the computer will be indefinitely delayed and display SEL on the console Status Mode indicator.

Even if a unit is turned off, its status may be requested and determined.

EXAMPLE: Test the status of the input-output typewriter and, if status is OK, select the typewriter for output. (Refer to appendix II for codes.)

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r) a	EXC		4240	Code 4240 requests typewriter status
(r) a + 2	INA			Read status response to A
(r) a + 3	ZJF	03		Go to select if OK
(r) a + 4	JPR		W	Return jump to subroutine to determine status trouble
(r) a + 6	EXC		4210	Select typewriter

Continue with program.

If the status response did not indicate that the unit was ready, JPR is executed to the subroutine starting at location (r) W to determine the exact status response code and take the necessary action. Note from the program and appendix II that a status response code of zero signifies that the typewriter is ready for input-output.

Status is also requested at the completion of an input-output operation to test for conditions which might have occurred during the operation. Not all peripheral devices have codes for such conditions (for example, the typewriter). A peripheral device such as magnetic tape, however, does check for such conditions as:

End of file
End of tape
Parity errors

After an initial status check is made, the external device is selected for input or output and the correct input or output commands are given to perform the operation.

A status response code may be read using either INA or INP instruction.

NORMAL CHANNEL

Input

After the external device has been selected for input, any combination of the following two commands is used to read the incoming information into storage:

INP - Reads from 1 to 7777 words into storage
INA - Reads 1 word into A

When the INP command is used, the information will be sent to the storage bank specified by the indirect storage bank control (i).

EXAMPLE: Read 21 frames of paper tape into the area starting at (i) 2222, and then read one more frame into A.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r) a	EXC		4102	Select 350 paper tape reader
(r) a + 2	INP	04	2243	2243 is the LWA + 1 of where information is to be stored
(r) a + 4	INA			Read one frame to A
(r) a + 5	PJF	02		Continue
(r) a + 6	22	22		2222 is the FWA of where the information is to be stored. That this location ((r) a+6) is selected to hold the FWA is indicated by the "04" in the E portion of the INP command at (r) a+2.

Output

After the external device has been selected for output, any combination of the following commands is used to write the outgoing information from storage onto the selected device:

OUT - Writes from 1 to 7777 words from storage.
OTA - Writes one word from A.
OTN - Writes one word composed of 6 high order zero bits and the 6 low order bits from the E portion of the command itself.

EXAMPLE: Punch 100 frames of paper tape from the area starting at location (i) 3200 and then punch 120 frames from the area starting at (i) 2701.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r) a	EXC		4104	Select the punch
(r) a + 2	OUT	05	3300	3300 is the LWA+1 of the first output area
(r) a + 4	OUT	04	3021	3021 is the LWA+1 of the second output area
(r) a + 6	PJF	03		Exit to next program step
(r) a + 7	32	00		3200 is the FWA of the first output area
(r) a + 10	27	01		2701 is the FWA of the second output area

BUFFER CHANNEL

Before an external device is selected for an input or output operation on the buffer channel, the following operations should be performed:

1. The buffer entrance register is loaded with the FWA of the input-output area.
2. The buffer exit register is loaded with the LWA+1 of the input-output area.
3. The proper storage bank is selected for (b).

After the above steps are completed the external device is selected and, an IBI or IBO instruction starts the buffer operation. It is possible to give the external function instruction to select the external device prior to setting up the buffer registers and (b). However, on certain external equipments such as magnetic tape, the external function instruction actually starts tape motion and the operation will not be properly completed if the correct data is not available to the tape unit at the time a data transfer request is issued by the tape unit.

If an interrupt 20 is wanted at the completion of the buffer operation, a CIL instruction must be given following the external function instruction. The execution of any external function instruction automatically sets Interrupt Lockout. If a CIL instruction is not given, all interrupts will remain on the lines and not take effect until a CIL instruction is given.

EXAMPLE: Read a message of not more than 50 characters from the input-output typewriter over the buffer channel into storage bank 3, location 3700.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r) a	LDC		3700	FWA of input area
(r) a + 2	ATE		a+2	Put in BER; if busy, wait
(r) a + 4	LDC		3750	LWA+1 of input area
(r) a + 6	ATX		a+6	Put in BXR; if busy, wait
(r) a + 10	SBU	3		Set (b) to 3
(r) a + 11	EXC		4240	Request typewriter status
(r) a + 13	INA			Read status
(r) a + 14	ZJF	04		Go if status OK
(r) a + 15	SBN	20		Test to see if input waiting. If yes, go ahead. If no, status response indicates typewriter not ready.
(r) a + 16	ZJF	02		
(r) a + 17	HLT			Stop if not ready
(r) a + 20	EXC		4220	Select typewriter input
(r) a + 22	CIL			Clear lockout
(r) a + 23	IBI		a + 23	Start buffer operation. Computer is now free to compute and will be interrupted when the buffer operation is complete.
(r) a + 25				Continue program while the input is in progress.

A device on the normal channel may be read or written only on the normal channel, but a device on the buffer channel may be read and written on either the normal or the buffer channel; further a device connected to the buffer channel may be only read or written on the normal channel when the buffer channel is not busy.

The 8074/8075 Paper Tape Reader and the 8073 Paper Tape Punch, which are optional equipment on the 8090, are always connected to the normal channel and cannot be buffered. Any other peripheral device may be connected to either the normal or the buffer channel and may be easily changed from one channel to the other by use of jumper connectors.

For the purpose of recognizing external function codes, all external devices, whether input or output, are connected to the normal channel output line. When any external equipment selection is made, all other external devices on both the normal and buffer channels are disconnected logically from the computer and must be reselected to be used. An exception occurs when a device on the normal channel is selected while the buffer channel is in operation. In this case, the normal channel selection will be made and the device on the buffer channel will not be disconnected and the buffer operation will be completed.

8084/8085 AUXILIARY MEMORY

The 8084/8085 Auxiliary Memory Unit connects on-line to one or two 8090 computers. The unit increases the storage capacity of the computer by 24,576 words (maximum) and provides the computers with an additional input/output buffer. This buffer, once addressed, operates independently of the computers. (Only the 8081 computer or the 8082 computer can be connected to the 8084/8085 Auxiliary Memory.)

The auxiliary memory unit makes up to five peripheral equipments and six external memory banks available to either computer. Since external buffer and memory circuits function independently, one computer can initiate an external buffer operation while the other uses an external memory module. As long as the computers select separate modules, concurrent external memory references are possible. The 8084/8085 resolves multiple requests for a single module on a word-by-word equal-share basis.

MEMORY CHARACTERISTICS

The 8084/8085 cabinet holds one, two, or three external memory modules (figure 3). Each module has two 4,096 12-bit word banks, identical of those of the 8081/8082 internal memory. A basic 12-bit storage address designates a word location in an internal or external bank. Storage cycle time is 6.4 μ sec.

The computer storage bank controls specify four functional banks.

- relative (for instructions)
- direct (for constants)
- indirect (for operands)
- buffer (for internal buffered I/O data)

Programmed or manual bank selection by the computer determines the physical bank to be used (banks 0 and 1 in the computer, banks 2 through 7 in the Auxiliary Memory). A physical bank can represent more than one functional bank, but

several physical banks cannot operate concurrently as one functional bank. For example, to have banks 2 and 4 represent the relative bank, the computer must make two bank selections, negating the first before selecting the second.

Independent storage cycles eliminate the need for synchronization between external memory modules.




Figure 3. System Diagram

The external buffer and computers share access to each external memory module. Each module contains a scanner which continually monitors module access requests from the computers or external buffer. When it detects such a request, the scanner stops and the module storage cycle starts. During the last quarter of this cycle, the scanning resumes. One device cannot monopolize a module. If the computers and the external buffer try to make concurrent storage references in a module, the scanner allows first one, then another, and finally the third device to use the memory. In the most unfavorable case the waiting period between storage cycles cannot exceed 16 μsec . In the most favorable case (one device continuously interrogating a particular module), the scanner cycles back during the fourth quarter of the cycle so that there is no delay between storage references.

BUFFER CHARACTERISTICS

The external buffer is an I/O circuit that transfers information between external memory and peripheral equipment at rates up to 125 kc. This facility

increases to 14 the number of I/O devices which can be handled by the 8090 Computer System. The external buffer itself is considered an I/O device, and may be connected to either the normal or buffer channel of the computer. The decision as to channel should take into consideration the frequency with which the devices attached to the external buffer are to be selected, and whether or not direct selection of these devices by the computer (through the channel extension mode) is desired. All factors being equal, connection to the normal channel conserves program storage space.

Operation of the external buffer is independent of the computer once the buffer mode has been initiated. During this time the computer can select another equipment or perform internal computation. The computer can simultaneously perform input/output operations on the internal buffer channel, external buffer channel (via the Auxiliary Memory), and the normal I/O channel.

The external buffer may be operated in either the terminating or nonterminating mode. The terminating mode permits reading or writing in a previously designated area of external memory. After the area has been processed, the buffer operation terminates. In the nonterminating mode, a specified area of external memory may be interrogated repeatedly. This mode is useful, for example, in providing a buffer when transferring a continuous flow of data from a relatively slow input device to a fast output device. Input data is entered into computer storage via the nonterminating input buffer. When a sufficient number of words has been stored, the data is transmitted to the output device over another I/O channel. No servicing of the input buffer (via the program) is necessary once the buffer has been established.

Six external function (EF) codes permit different uses of the external buffer.

<u>Code</u>	<u>Selects</u>	<u>Explanation</u>
4701	Buffer mode	Data is transferred between an external module and a unit of peripheral equipment; rate determined by peripheral equipment.
4702	Clear buffer controls	Master clears external buffer controls
4704	Buffer entrance register (BER) read	This code, followed by an INA instruction, transmits the contents of BER (last word buffered address + 1) to computer A register.
4710	Channel extension mode	Computer bypasses buffer circuits to communicate directly with peripheral equipment attached to external buffer.
4720	Clear channel extension mode	Disconnects direct communication between computer and equipment attached to external buffer.
4740	Buffer status	This code, followed by an INA instruction, transmits buffer status information to computer A register.

During the buffer mode selected by code 4701, three interrupt features are available. One notifies the computer of the end of a buffer operation, the second periodically informs the computer of the progress of a nonterminating buffer, and the third interrupts the other computer.

TABLE 2. TECHNICAL SPECIFICATIONS.

	Computer	External Buffer
Data transfer times	<p>One computer using one module exclusively: 6.4 $\mu\text{sec}/\text{word}$</p> <p>Two computers sharing one module: 14.4 $\mu\text{sec}/\text{word}$ maximum</p> <p>Two computers and external buffer sharing one module: 22.4 $\mu\text{sec}/\text{word}$ maximum</p>	<p>External buffer using one module exclusively: 8 $\mu\text{sec}/\text{word}$</p> <p>One computer and external buffer sharing one module: 16 $\mu\text{sec}/\text{word}$ maximum</p> <p>Two computers and external buffer sharing one module: 24 $\mu\text{sec}/\text{word}$ maximum</p>
External buffer rate	Operates at a rate of peripheral equipment up to 125 kc, assuming less than 3 μsec amplifier delay and turn around delay.	

MEMORY SELECTIONS

The 8090 uses an external storage bank as it does an internal bank. No external function (EF) codes are needed for external memory operations.

Programmed instructions or manual selections from the 8090 console determine which banks are relative, direct, indirect, and buffer. For an external memory operation, the computer sends bank selection information to the Auxiliary Memory. If the external module containing the selected bank is busy, the computer timing chain stops at the end of its first quarter and waits a maximum of 16 μsec . When the module becomes available, the Auxiliary Memory completes the selection and restarts the timing chain at the place where it was interrupted. Neither the stopping nor restarting of the computer timing chain is under program control.

BUFFER SELECTIONS

An EF code selects the external buffer just as an EF code selects any other equipment on the I/O channel (table 3). Except for status or BER read information, only one computer can use the external buffer at a time.

The external buffer operates in external buffer and channel extension modes. The first involves a buffered I/O operation; the second, a direct transmission from the computer. Usually, the computer sends a status request to the Auxiliary Memory before either operation. The status request may be repeated by either computer at any time without affecting operation.

TABLE 3. EXTERNAL BUFFER SELECT CODES

Code	Name
4701	Select External Buffer Mode
4702	Clear External Buffer Controls
4704	Select BER Read
4710	Select Channel Extension Mode
4720	Clear Channel Extension Mode
4740	Select External Buffer Status

BUFFER MODE

The computer selects the buffer mode to transfer data between the external memory and the peripheral equipment at a rate determined by the peripheral equipment. The computer sends four 12-bit control words to the Auxiliary Memory to specify the type and number of buffer operations and the external storage bank. Upon receipt of the fourth word, the Auxiliary Memory buffers data without further computer control. Both terminating and nonterminating buffer modes are possible. In the terminating mode, the buffer operation stops when the selected block of data has been transferred or when the buffer circuits are cleared by the 4702 code, IBA/OBA button, or SELECT button on the Binary Console. On the Octal Console the buffer clear switch clears the external buffer. In the nonterminating mode, the buffer continues to operate in the selected area of storage until stopped by an Input Disconnect from the peripheral equipment (input buffer), or by the 4702 code, or by manually pressing IBA/OBA button, or the SELECT button (input or output buffer).


The following general steps are used when it is desirable to perform two buffered operations simultaneously with an input/output operation on the normal channel (the order of step 1 and step 2 could be reversed):

- 1) Initiate operation on device connected to Internal Buffer channel.
- 2) Initiate operation on device connected to External Buffer channel.
- 3) Initiate operation on device connected to the Normal channel.

Generally, for all 8090 input/output operations, the buffered operation(s) should be initiated first and the operation via the normal channel (nonbuffered) last.

Control Words

The format for control word 1 is:



Bits 11 and 9 select external buffer interrupts. Bit 3 prepares the external buffer for an input to storage or an output from storage. Bit 4 determines whether the buffer will terminate after transferring a block of data, or continue indefinitely. Bits 2-0 select one of the six external storage banks for use by the external buffer.

Control word 2 is the starting address of the first word of the input or output data. Control word 3 is the terminating address (last word address + 1) of the input or output data. (If the starting address of a nonterminating buffer is not 0000, the first pass through storage will begin at the address specified by word 2; succeeding passes will begin at address 0000 and end at an address one less than that specified by word 3. For this reason, nonterminating buffer operations usually specify the starting address--word 2--as 0000.) Control word 4 is the EF code of the peripheral equipment.

Modulus

The terminating buffer handles data transfers in a memory bank with modulus $2^{12}-1$. This characteristic is compatible with the computer, and means that any block of data extending beyond address 7776 will take 0000 (in the same bank) as its next address, thereby skipping address 7777. If the terminating address is 7777, the buffer degenerates into a nonterminating buffer with modulus $2^{12}-1$.

The modulus of a nonterminating buffer is variable, at the programmer's option, from modulus 2^0 to 2^{12} , as specified by the third control word:

$$\begin{aligned}
 0000 &= 2^{12} && = 4096 \\
 7777 &= 2^{12-1} && = 4095 \\
 7776 &= 2^{12-2} && = 4094 \\
 &\cdot && \\
 &\cdot && \\
 &\cdot && \\
 0003 &= 2^2 - 1 && = 3 \\
 0002 &= 2^1 && = 2 \\
 0001 &= 2^0 && = 1
 \end{aligned}$$

Program Examples

These programs select the external buffer by using the normal I/O instructions of the computer rather than the buffer channel instructions. The first program transmits the control words one at a time, the second uses block transfer.

EXAMPLE 1

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
a	EXF	00	Select external buffer for status
a + 1	47	40	Operand (request buffer status)
a + 2	INA		Read Status
a + 3	NZF	AA	Go if status OK; otherwise jump forward and examine status
a + 4	EXC	00	Select buffer mode
a + 5	47	01	Operand (select buffer)
a + 6	LDC	00	Load control word 1
a + 7	WX	YZ	Word 1 (see control words, above, for WXYZ)
a + 8	OTA		Gate information on the output lines to external buffer
a + 9	LDC	00	Load control word 2
a + 10	SS	SS	Word 2 (address of first word of input or output data)
a + 11	OTA		Gate information on output lines to external buffer
a + 12	LDC	00	Load control word 3
a + 13	TT	TT	Word 3 (terminating address of input or output data)
a + 14	OTA		Gate information on the output lines to external buffer
a + 15	LDC	00	Load control word 4
a + 16	UU	UU	Word 4 (function code of peripheral equipment)
a + 17	OTA		Gate information on the output lines to external buffer
a + 18	HLT (or continue program)		
AA			subroutine to examine status

EXAMPLE 2

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
a	EXC	00	Select external buffer for status
a + 1	47	40	Operand (request buffer status)
a + 2	INA		Read status
a + 3	NZF	AA	Go if status OK; otherwise jump forward and examine status
a + 4	EXC	00	Select buffer mode
a + 5	47	01	Operand (select buffer)
a + 6	OUT	XX	Output control words
a + 7	YY	YY	
a + 8	HLT (or continue program) Buffer operation is now independent		
XX	FWA		
AA	subroutine to examine status		
FWA	WX	YZ	Control word 1
FWA+1	SS	SS	Control word 2
FWA+2	TT	TT	Control word 3
FWA+3	UU	UU	Control word 4
YYYY	terminating address for output instruction		

Interrupts During Buffer Mode

If bit 11 of control word 1 is a "1", the buffer returns a line 30 interrupt signal when it terminates. For a nonterminating buffer this interrupt occurs each time a buffer cycle is executed at locations 1777_8 , 3777_8 , 5777_8 , and 7777_8 . There are 1024_{10} words between each of the above addresses.

Every interrupt sets a status bit in the external buffer so a status check can determine the source of the interrupt. When a computer selects a buffer interrupt, it has priority to use the external buffer until the status response bit, (which indicates buffer complete), clears.

For a terminating buffer operation, any Auxiliary Memory EF selection clears the buffer interrupt signal. For a nonterminating buffer operation, the periodic buffer interrupt is cleared only by reading the buffer status. For both terminating and nonterminating buffer operation, any EF selection (Auxiliary Memory), except buffer status, clears the status response bit that indicates buffer interrupt. For a nonterminating buffer, the buffer status must be read before the interrupt status bit can be cleared.

If, at any time while the buffer is inactive, bit 9 of control word 1 is a "1", a line 30 interrupt is transmitted to the other computer. An interrupt from peripheral equipment goes to both computers via the Auxiliary Memory.

Buffer interrupt or interrupt other computer should not be selected simultaneously. The IBA/OBA button, or SELECT button on the Binary Console, or the Buffer Clear switch on the Octal console, or a clear buffer controls selection by either computer, drops all interrupts and the corresponding status bits.

Program Example for Interrupting the Other Computer. This operation signals the other computer. Only bit 9 of control word 1 can be set. The control words 2, 3, and 4 are not sent, and the external buffer is cleared by the clear channel extension code.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
a	EXC	00	Select external buffer for status
a + 1	47	40	Operand (request buffer status)
a + 2	INA		Read status
a + 3	NZF	AA	Go if status OK, otherwise jump forward and examine status
a + 4	EXC	00	Select buffer mode
a + 5	47	01	Operand (select buffer)
a + 6	LDC	00	Load control word 1
		10 00	Word 1; all bits zero except bit 9 (interrupt other computer)
a + 7	OTA		Gate information on the output lines
a + 8	EXC	00	Select external buffer for clear channel extension
a + 9	47	20	Operand (select clear channel extension)
a + 10	HLT (or continue program)		
AA			subroutine to examine status

Clear External Buffer Controls

By executing a clear external buffer controls, either computer can clear all Auxiliary Memory selections, interrupts, and any buffering that is in process. No clear is sent to the peripheral equipment. This code should be used with caution for it clears selections by the other computer.

Select BER Read

The buffer entrance register (BER) read selection can be attempted at any time by either computer. The selection cannot be completed while the other computer is doing a BER read or when BER is advanced during each buffer storage cycle. The waiting periods do not affect program control. When this function code is followed by an INA instruction, the contents of BER are sent to the computer A register. If a buffer operation is in progress, the contents of BER contain the address of the next word to be buffered. If no buffer operation is in progress, the contents of BER contain the effective terminating address (last word address + 1) of the completed buffer.

Program Example. This program uses a BER read to determine the length of an input buffer. The program does an output of the same words that were buffered in.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
a	EXC	00	Clear buffer controls
a + 1	47	02	Operand (clear buffer controls)
a + 2	EXC	00	Select buffer mode
a + 3	47	01	Operand (select buffer mode)
a + 4	OUT	AA	Send control words for input buffer
a + 5		BB+4	
a + 6	EXC	00	Select buffer status
	47	40	Operand (select buffer status)
a + 7	INA	00	
a + 8	NZB	01	Wait until buffer terminates (zero status means buffer is completed)
a + 9	EXC	00	Select BER read
a + 10	47	04	Operand (select BER read)
a + 11	INA	00	Read effective terminating address of input buffer
a + 12	STF	DD+2	Place above address into output buffer control word 3
a + 13	EXC	00	Select buffer mode
a + 14	47	01	Operand (select buffer mode)
a + 15	OUT	CC	Send control words for output buffer
a + 16		DD+4	
a + 17	EXC	00	Select buffer status
a + 18	47	40	Operand (select buffer status)
a + 19	INA	00	} Wait until buffer terminates
a + 20	NZB	01	
a + 21	ZJB	a+2	Repeat program
AA		BB	Location of control word 1 for input buffer
CC		DD	Location of control word 1 for output buffer
BB	00	12	Control word 1 for input buffer (specifies bank 2)
BB+1	10	00	Control word 2 for input buffer (start at loc. 1000)
BB+2	20	00	Control word 3 for input buffer (terminate at loc. 2000)
BB+3	42	20	Control word 4 for input buffer (select typewriter input)
DD	00	02	Control word 1 for output buffer (specifies bank 2)
DD+1	10	00	Control word 2 for output buffer (start at loc. 1000)
DD+2	20	00	Control word 3 for output buffer (set by program to (BER))
DD+3	42	10	Control word 4 for output buffer (select typewriter output)

CHANNEL EXTENSION MODE

The EF code that selects channel extension mode connects the Auxiliary Memory I/O lines directly to the computer I/O channel. This operation bypasses all external buffer controls. The channel extension mode is cleared by the same


computer selecting the buffer mode or executing the clear channel extension function. Either computer can clear the channel extension mode by selecting clear buffer controls.

Program Example

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
a	EXC	00	Select external buffer for status
a + 1	47	40	Operand (request buffer status)
a + 2	INA		Read status
a + 3	NZF	AA	Go if status OK, otherwise jump forward and examine status
a + 4	EXC	00	Select channel extension mode
a + 5	47	10	Operand (select channel extension)
a + 6	EXC	00	Select peripheral equipment for status
a + 7	UU	UU	Operand (request status of peripheral equipment)
a + 8	INA		Read status
a + 9	NZF	BB	Go if status OK, otherwise jump forward and examine status
a + 10	EXC	00	Select peripheral device for output
a + 11	VV	VV	Operand (select code for peripheral equipment)
a + 12	OUT	YY	Transmit output data (YY starting address)
a + 13	WW	WW	(WWW terminating address of output data)
a + 14	EXC	00	Select clear channel extension
a + 15	47	20	Operand (clear channel extension)
a + 16	HLT or continue program		
AA	subroutine to determine cause of non-zero status response		
BB	subroutine to determine cause of non-zero status response		
YY	SS	Starting address	
SS	first word of output data		

EXTERNAL BUFFER STATUS

Either computer can select status at any time. When an INA instruction follows this function code, a 12-bit status response returns to the computer. The computer subroutine that examines the status response returned by the Auxiliary Memory must check the bit positions:



The status response bits occur in combinations so that one response transmits all status information. In general, the status response bits report on control word 1 selections. Bit 5, buffer initiation, is present between the selection of the buffer mode and the function signal from the peripheral equipment which starts data buffering. If a channel extension is selected, bits 6 and 7 specify which computer made the selection. Bit 8 is a "1" when a computer internal storage bank or an external bank not in the Auxiliary Memory is selected. Bit 10 indicates interrupt conditions which did not originate in the Auxiliary Memory. All bits are zero when buffer mode and channel extension are inactive and no interrupts exist (buffer ready).

Program Example. This program examines each bit position of the 12-bit status response, starting at the left.

Main Program Exit-Enter Routine

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
30			Main program address
31	STD	37	Save contents of A register at time of interrupt
32	JPR	00	Jump to status response routine
33	b		Routine location - 1
34	LDD	37	Restore (A) to value at time of interrupt
35	CIL		Clear interrupt lockout
36	JPI	30	Return to main program
37			Temporary storage for A register

Status Response Routine

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Comments</u>
b - 1	JFI	01	Re-enter above routine
b	XX	XX	
b + 1	EXC	00	Select status request
b + 2	47	40	Operand (select status)
b + 3	INA		Read status
b + 4	PJF	03	If not status bit, continue routine
b + 5	JPR	00	If status bit, jump to buffer interrupt routine
b + 6	c		Routine location - 1
b + 7	LS1		Shift A left 1
b + 8	PJF	03	If no status bit, continue routine
b + 9	JPR	00	If status bit, jump to peripheral equipment interrupt routine
b + 10	d		Routine location - 1
b + 11	LS1		Shift A left 1
b + 12	PJF	03	If no status bit, continue routine
b + 13	JPR	00	If status bit, jump to interrupt from other computer routine
b + 14	e		Routine location - 1
b + 15	LS1		Shift A left 1
b + 16	PJF	03	If no status bit, continue routine
.	.	.	.
.	.	.	.
.	.	.	.
Check remaining 9 bit positions in same way			
.	.	.	.
.	.	.	.
b + n	JFI	01	Return to main program exit, enter routine
b - 1			
c - 1	JFI	01	Re-enter status response routine
c	b + 7		
c + 1	--		Buffer interrupt routine
c + n	JFI	01	Return to status response routine
c - 1			
d - 1	JFI	01	Re-enter status response routine
d	b + 11		
d + 1	--		Peripheral equipment interrupt routine
d + n	JFI	01	Return to status response routine
d - 1			
e - 1	JFI	01	Re-enter status response routine
e	b + 15		

e + 1	--		Interrupt from other computer routine
e + n	JFI	01	
	e - 1		Return to status response routine
.	.	.	.
.	.	.	.
.	.	.	.
remaining status subroutines			
.	.	.	.
.	.	.	.
.	.	.	.

8074/8075 PAPER TAPE READER

EXTERNAL FUNCTION CODES

<u>Code</u>	<u>Description</u>
4102	Select Reader for Input

There are no status codes or responses for the reader.

PROGRAMMING

The 8074-A/B, C/D is a photoelectric paper tape reader that reads 5, 7, or 8 level punched paper tape at a rate of 350 (A/B) or 400 (C/D) frames per second. The 8075 is a mechanical paper tape reader that reads 5, 7, or 8 level punched tape at a rate of 120 frames per second. Functional operation of either the 8074 or the 8075 is identical, except for the noted reading rate. Since each frame of paper tape can contain a character, either 400, 350, or 120 characters per second may be read. Tape made of paper, parchment, Mylar, or Mylar-aluminum laminate is acceptable in any color and either stripes or loops of tape may be read.

The reader can be programmed to read continuously, stopping on any single character, or it can be programmed to read one character at a time and stop between each character.

The reader, which is optional equipment on the 8090 computer, is always connected to the normal input-output channel. Selection is made at the reader itself to transmit either 5, 7, or 8 bits of information per frame of tape. This data enters the computer in the least significant portion of each computer word, one frame of paper tape per word, with the upper bits zero.

The only external function code for the reader is the code 4102. This code selects the reader provided it has been turned on and is in proper working order. Once the reader has been selected, it will remain selected until another external function instruction is executed.

In order to read information under program control, the reader must be selected. Then either of the instructions INP or INA may be used in any combination to transmit data from paper tape to the computer. A sample 7 level paper tape is shown in figure 4 on the following page.




Figure 4. Punched Paper Tape Levels.

Example: Read the sample paper tape as shown in figure 4 into consecutive storage locations starting at location (i)0400. Ignore any blank leader. Stop after the last data frame (octal 150) has been read.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)u	FXC		4102	Select reader
(r)a+2	INA			Read one frame
(r)a+3	ZJB	01		If frame is part of blank reader, go back
(r)a+4	STM		0400	Store data starting at (i)0400
(r)a+6	AOB	01		Increase store address
(r)a+7	INA			Read next frame
(r)a+10	NZB	04		If data, go to store
(r)a+11	HLT			End of data-stop

When the example above has been executed using the paper tape shown in figure 4, the data read will appear as follows in storage:

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Location</u>	<u>F</u>	<u>E</u>
(i)0400	01	77	(i)0407	00	11
(i)0401	00	62	(i)0410	01	12
(i)0402	01	14	(i)0411	00	27
(i)0403	00	01	(i)0412	01	64
(i)0404	01	55	(i)0413	00	36
(i)0405	00	10	(i)0414	01	50
(i)0406	01	43			

MACHINE LOAD FORMAT

The computer has special circuits which allow automatic loading of programs and data from specially prepared paper tapes. The information is prepared on paper tape in a two-frame-per-word format. The first frame of each word contains a 7th level punch and the six higher order bits of the word; the second frame contains the six lower order bits of the word and no 7th level punch.

Successive words must follow each other on tape. The automatic load will stop when a frame is read which should contain a 7th level punch and none exists. Tape may be placed in the reader any place on the leader; the automatic load will not begin until the first 7th level punch is sensed. Prior to starting automatic load, the FWA where the data is to be stored must be placed in P, and A should be cleared. When the load is completed P will contain the LWA where data was stored and A will contain a check sum of the data read, mod $2^{12}-1$.

Example: If the paper tape shown in figure 4 had been read under machine load control and P had been set initially to zero, at the completion of the load memory the data would appear as follows:

<u>Location</u>	<u>F</u>	<u>E</u>	<u>Location</u>	<u>F</u>	<u>E</u>
(r)0000	77	62	(r)0004	12	27
(r)0001	14	01	(r)0005	64	36
(r)0002	55	10	(r)0006	50	00
(r)0003	43	11			

STOP LOAD

8073 PAPER TAPE PUNCH

EXTERNAL FUNCTION CODES

<u>Code</u>	<u>Description</u>
4104	Select Punch

PROGRAMMING

The 8073 Punch will punch 5,6,7, or 8 level punched paper tape at a rate of 63.3 frames per second. This punch is always connected to the NORMAL input-output channel and is optional equipment on the 8090.

Each computer word transmitted to the punch causes one frame of paper tape to be punched. The 8 bits which will be punched are taken from the least significant portion of the word. A "one" bit causes a hole to be punched in the corresponding channel; a "zero" bit leaves the corresponding channel blank. The upper bits of the word are ignored.

The only external function code for the punch is the code 4104. This code selects the punch provided it has been turned on and is in proper working order. Once the punch has been selected, it will remain selected until another external function command is executed.

In order to punch information the punch must first be selected. Then any combination or the commands OTN, OTA, or OUT may be used to transmit data to the punch.

Example: Punch out locations (i)0100 to (i)0200 in machine load format (see Reader Programming). Punch a one foot leader before and after the machine load data.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)a-1	EXC		4104	Select punch
(r)a+1	LDC		0144	No. frames for leader
(r)a+3	OTN	00		Punch a blank frame
(r)a+4	SBN	01		Con - 1 = Con
(r)a+5	NZB	02		If count not zero, punch more
(r)a+6	STM		0072	Store
(r)a+10	LDC		0100	
(r)a+12	STD	70		FWA of punch area
(r)a+13	LDI	70		((i)0100) to A
(r)a+14	STD	71		Put lower half in (d)0071
(r)a+15	LPC		7700	Clear lower
(r)a+17	ADN	01		Add 1 for 7th level
(r)a+20	LS6			Shift 6
(r)a+21	OTA			Output upper
(r)a+22	LDD	71		Lower half
(r)a+23	LPN	77		
(r)a+24	OTA			
(r)a+25	AOD	70		FWA + 1
(r)a+26	SBC		0201	Test for end
(r)a+30	NZB	15		Go back if not end
(r)a+31	LDB	27		No. frames for leader
(r)a+32	OTN	00		
(r)a+33	SBN	01		
(r)a+34	NZB	02		Punch leader loop
(r)a+35	HLT			

End of example.

8083 ARITHMETIC UNIT

The 8083 Arithmetic Unit extends the arithmetic capabilities of the computer. It can perform the following operations with positive operands sent to it from the computer.

Divide	Divide 54 bits by 27 bits
Multiply	Multiply two 27-bit numbers
Add	Add two 27-bit numbers
Subtract	Subtract a 27-bit number from another
Shift Left	Shift the operand k binary places left (end-around)
Shift right	Shift the operand k binary places right (end-off)
Normalize and Count	Shift the operand left until the most significant bit is a "1"; record the number of shifts necessary to accomplish this.

OPERATION

The 8083 is selected and directed by computer external function codes. The unit is loaded by a computer output instruction and unloaded by a computer input instruction. The computer status request is answered by five status responses which indicate the condition of the unit. The Unit Ready (0000) will be present until the load operation is complete. At this time Busy Computing (0040) will be present until the unload phase is reached. Then Unload Not Completed (0020) will be present until all words are received by the computer or a new operation is requested.

Reselect is used if another external equipment has been selected prior to receiving the result of a selected 8083 operation. Any 33XX select code (with the exception of the status request) clears all 8083 registers; the reselect code does not. Reselect does not set up data processing circuits, therefore it cannot be used to initially select the unit.


A divide fault occurs when the divisor is equal to or smaller than the most significant 27 bits of the dividend.

EXTERNAL FUNCTION CODES

Divide	3300	Divide Result	3314
Multiply	3301	Multiply Result	3315
Left Shift	3302	Left Shift Result	3316
Right Shift	3303	Right Shift Result	3317
Status Request	3304	Add to Result	3335
Reselect	3310	Normalize Result and Count	3356
Addition	3321	Subtract from Result	3375
Normalize Count	4342		
Subtraction	3361		

STATUS RESPONSE CODES

Unit Ready	0000
Overflow	0010
Unload Not Completed	0020
Busy Computing	0040
Divide Fault	4000



* Sent to computer if additional Input Request is received by 8083.

Figure 5. Control Signal Interplay (Multiply Instruction)

TABLE 4. ORDER OF LOAD AND UNLOAD*

<u>Load</u>	<u>Unload</u>
DIVIDE	
1 least significant word of the dividend	least significant word of the quotient
2 next significant word of the dividend	next significant word of the quotient
3 next significant word of the dividend (bits 0, 1, 2)	most significant word of the quotient (bits 0, 1, 2)
4 next significant word of the dividend	least significant word of the remainder
5 next significant word of the dividend	next significant word of the remainder
6 most significant word of the dividend (bits 0, 1, 2)	most significant word of the remainder (bits 0, 1, 2)
7 least significant word of the divisor	
8 next significant word of the divisor	
9 most significant word of the divisor (bits 0, 1, 2)	
MULTIPLY	
1 least significant word of the multiplier	least significant word of the product
2 next significant word of the multiplier	next significant word of the product
3 most significant word of the multiplier (bits 0, 1, 2)	next significant word of the product (bits 0, 1, 2)
4 least significant word of the multiplicand	next significant word of the product
5 next significant word of the multiplicand	next significant word of the product
6 most significant word of the multiplicand (bits 0, 1, 2)	most significant word of the product (bits 0, 1, 2)

* Timing is in table 5.

ORDER OF LOAD AND UNLOAD (CONT'D)*

Load

Unload

ADDITION

- 1 least significant word of the augend
- 2 next significant word of the augend
- 3 most significant word of the augend (bits 0, 1, 2)
- 4 least significant word of the addend
- 5 next significant word of the addend
- 6 most significant word of the addend (bits 0, 1, 2)

- least significant word of the result
 next significant word of the result
 most significant word of the result (bits 0, 1, 2) sign
 bit 3

SUBTRACTION

- 1 least significant word of the minuend
- 2 next significant word of the minuend
- 3 most significant word of the minuend (bits 0, 1, 2)
- 4 least significant word of the subtrahend
- 5 next significant word of the subtrahend
- 6 most significant word of the subtrahend (bits 0, 1, 2)

- least significant word of the result
 next significant word of the result
 most significant word of the result (bits 0, 1, 2) sign
 bit 3

SHIFTS

- 1 least significant word of the operand
- 2 next significant word of the operand
- 3 most significant word of the operand (bits 0, 1, 2)
 and, in shift left or right, the shift count (bits 3-7)

- least significant word of the result
 next significant word of the result
 most significant word of the result (bits 0, 1, 2)
 and, in normalize and count the count (bits 6-10)

* Timing is in table 5.

TABLE 5. 8083 AND COMPUTER TIME (IN μ SEC)

Operation	Multiply	Divide	Add/Subtract	Shifts
Function Ready	3	3	3	3
Load*				
word 1	3	3	3	3
word 2	3	3	3	3
word 3	3	3	3	3
word 4	3	3	3	
word 5	3	3	3	
word 6	3	3	3	
word 7		3		
word 8		3		
word 9		3		
Compute**	41	45-110	2	1.6k***
Unload*				
word 1	3	3	3	3
word 2	3	3	3	3
word 3	3	3	3	3
word 4	3	3		
word 5	3	3		
word 6	3	3		
8083 TOTAL	80	93-158	32	21+1.6k
COMPUTER†	200	257	173	119
TOTAL††	280	350-420	205	140+1.6k

* Between each word of the load and unload process, the computer can perform other operations. To return to the next word, reselect if another device has been selected. If not, continue with next word transfer.

** Computer is free to proceed with other operations.

*** k is the number of binary positions the operand is to be shifted.

† Computer input/output times.

†† Includes obtaining the operands from computer memory, delivering them to the 8083, performing the desired operation, and storing the result in computer memory.

8071/8072 MAGNETIC TAPE SYNCHRONIZER

The 8071 and 8072 Magnetic Tape Synchronizers are input/output devices for the CONTROL DATA 8090 Computer System. The 8071 allows the computer to communicate with up to four CONTROL DATA 603 Magnetic Tape Handlers. The 8072 allows the computer to communicate with up to eight CONTROL DATA 606 Magnetic Tape Handlers. Both synchronizers also provide communication channels between one tape handler and a CONTROL DATA 166-2 Line Printer.

Computer-tape handler operation (on-line) is selected by computer EF codes. The EF codes control the following functions:

- 1) Preliminary selection
 - system
 - tape handler
 - word length
 - parity
 - density

- 2) Motion control
 - backspace one record
 - search backward to file mark
 - search forward to file mark
 - rewind
 - rewind unload

- 3) Information transfer
 - write
 - write file mark
 - read
 - status

Line printer-tape handler operation (simultaneous off-line) is selected by pseudo EF codes generated by the printer select switches. The pseudo EF codes select the following functions:

- 1) Motion control
 - backspace one record
 - search backward to file mark
 - search forward to file mark
- 2) Information transfer
 - read

The on-line and simultaneous off-line circuits permit several system configurations. Two examples of maximum configurations are:

- 1) Tape handler A writing from computer (on-line)
 - Tape handler B reading to printer (simultaneous off-line)
 - Other tape handlers standing by, rewinding, or searching
- 2) Tape handler A reading to computer (on-line)
 - Tape handler B reading to printer (simultaneous off-line)
 - Other tape handlers standing by, rewinding, or searching

TABLE 6. TAPE SYNCHRONIZER EXTERNAL FUNCTION CODES AND STATUS RESPONSES

EXTERNAL FUNCTION CODES		
CODE	COMPUTER INSTRUCTION	FUNCTION
Y11X	OUT	Write
Y11X	(no OUT)	Write end of file mark
Y12X	INA	Backspace tape one record
Y12X	(no INA)	Search backward to file mark
Y13X	INP	Read
Y13X	(no INP)	Search forward to file mark
Y14X		Status request
Y15X		Rewind unload
Y16X		Rewind load
Y171		Odd parity (binary)
Y172		Even parity (binary coded decimal)
210X		High density
110X		Low density
Y = 1: 6-bit mode Y = 2: 12-bit mode X = (0 to 7): designates one of the four (eight) 60X's		

STATUS RESPONSES		
0000		Odd parity selected - no errors
0001		Even parity selected - no errors
0002		Selected 60X not ready
0004		Parity error
0015		Illegal BCD detected on Write
0020		End of file read
0040		End of tape or Load point sensed
0100		High density
0200		Selected 60X busy

NOTE: Master bits 12, 13 or 22, 23 are used for second and third 8071/72.
 Programmer consideration: 6-bit, high density, mode illegal for 8072.

TABLE 7. FUNCTIONAL DESCRIPTION

ON-LINE PRELIMINARY SELECTIONS

SYSTEM TAPE HANDLER, WORD LENGTH	Selected by the initial EF code Y1nX (Y1 = system, Y = word length, X = tape handler) (Y = 1 or 2, X = 0 through 7).
PARITY	Select by a Y17X code (Y = 1 or 2, X = parity [1 - odd, 2 - even]).
DENSITY	Selected by a Y10X code (Y = density [1- low, 2 - high], X = tape handler.)

ON-LINE MOTION CONTROL

BACKSPACE ONE RECORD	<p>Initiated by the select code Y12X (Y = word length, X = tape handler) and an INA instruction.</p> <p>The Synchronizer signals the tape handler to start reverse tape motion. Motion continues automatically until the tape handler recognizes and end of record gap. Motion then stops and the tape handler and the Synchronizer are cleared for future operation.</p>
SEARCH BACKWARD TO FILE MARK	<p>Initiated by the select code Y12X (Y = word length, X = tape handler) and no INA instruction.</p> <p>The Synchronizer signals the tape handler to start reverse tape motion and to ignore end of record gaps. Tape motion continues automatically until a file mark (17₈ BCD) is sensed. Once the Synchronizer has signalled the tape handler, it is available for operation with other tape handlers. When the initial tape handler has sensed the file mark, it is available for other operation.</p>
SEARCH FORWARD TO FILE MARK	<p>Initiated by the select code Y13X (Y = word length, X = tape handler) and no INP instruction.</p> <p>Same as search backward except for tape motion direction.</p>
REWIND	Initiated by the select code Y16X (Y = word length, X = tape handler.)

ON-LINE MOTION CONTROL (Cont'd)

REWIND (Cont'd)	<p>The Synchronizer sends the rewind signal to the tape handler which starts high-speed reverse tape motion. The Synchronizer is then available for operation with other tape handlers. Motion continues in the initial tape handler until the load point is sensed. The tape handler is then available for new operation using forward motion.</p>
REWIND UNLOAD	<p>Initiated by the select code Y15X (Y = word length, X = tape handler).</p> <p>Similar to a rewind operation except that the tape does not stop at load point, but is completely unloaded from the reel. Further operation necessitates manual reloading.</p>

ON-LINE INFORMATION TRANSFER

WRITE	<p>Initiated by the select code Y11X (Y = word length, X = tape handler) and an OUT instruction.</p> <p>The Synchronizer signals the tape handler to start forward tape motion. After a delay equal to the time required to move the tape three-fourths of an inch (record gap), the Synchronizer receives a 12-bit computer output word.</p> <p>If the assembly mode (12-bit word length) is selected, the Synchronizer disassembles the computer word into two 6-bit words, generates a parity bit for each word, and passes them (highest order word first) to the tape handler.</p> <p>If the character mode (6-bit word length) is selected, the Synchronizer takes the lowest order 6-bits of the computer word, generates a parity bit for it, and passes it to the tape handler.</p> <p>The tape handler writes each word it receives from the Synchronizer as a seven channel frame.</p>
-------	---

ON-LINE INFORMATION TRANSFER (Cont'd)

<p>WRITE (Cont'd)</p>	<p>Operation continues as long as the computer sends output words to the Synchronizer. When output ceases the Synchronizer generates the following:</p> <ol style="list-style-type: none"> 1) Check character gap (duration to move the tape the equivalent of three frames). 2) Check character (longitudinal parity bit for each channel). The check character is passed to the tape handler to be recorded. <p>Each recorded frame is read back to the Synchronizer and checked for horizontal parity error. These read-back circuits (write reply) activate the end of record circuits when they sense an end of record gap. At that time a check is made on the write reply longitudinal parity character. The end of record circuits terminate operation and clear the tape handler and the Synchronizer for future operation.</p>
<p>WRITE FILE MARK</p>	<p>Initiated by the select code Y11X (Y = word length, X = tape handler) and no OUT instruction.</p> <p>The Synchronizer signals the tape handler to start tape motion and, after a delay equal to the time required to move the tape six inches, sends the file mark to the handler. The file mark (17_g) is written as if it were a one-frame record of BCD information, i.e., data is recorded, a check character gap is left on the tape, and the check character is recorded. When the end of record gap is sensed by the write reply circuit, operation is terminated and the units are cleared for future operation.</p>
<p>READ</p>	<p>Initiated by the select code Y12X (Y = word length, X = tape handler) and an INP instruction.</p> <p>The Synchronizer signals the tape handler to start tape motion. The tape handler read heads sense each frame of recorded data and transfers the frame (seven bits) to the Synchronizer.</p> <p>If the assembly mode (12-bit word length) is selected, the Synchronizer assembles each two successive 6-bit words into a 12-bit input word (first word - highest order).</p>

ON LINE INFORMATION TRANSFER (Cont'd)

READ (Cont'd)	<p>If the character mode (6-bit word length) is selected, the Synchronizer assembles each 6-bit tape handler word into the lowest order of a 12-bit input word (upper six bits all "0's").</p> <p>As each tape handler word passes through the Synchronizer, a new parity bit is generated for each six bits of data and compared to the recorded parity bit. If they differ, an indicator lights.</p> <p>When the end of record is sensed, the longitudinal parity check character is inspected for error, the operation is terminated, and the units are cleared for future operation.</p> <p>Tape motion continues until the end of record is sensed, even if the computer stops requesting input. Data, however, is not passed to the computer.</p>
STATUS	<p>Initiated by the select code Y14X (Y = word length, X = tape handler). Completed at any later time by an INA instruction.</p> <p>Circuits are enabled in the Synchronizer which generate a pseudo input word. The word reflects conditions existing in the tape handler and the Synchronizer. The computer receives the input word when an INA instruction is sent to the Synchronizer. Translations of the status response word are shown in table 1.</p>

OFF-LINE RECORDING MODE

TAPE HANDLER	Selected by manually setting Tape Handler Select switch to "1".
PARITY	Selected by manually setting the Binary/Coded switch on the Synchronizer.
DENSITY	Selected by manually setting the Density switch on the tape handler.
WORD LENGTH	Always 12-bit.

OFF-LINE MOTION CONTROL

<p>SEARCH FORWARD TO FILE MARK</p>	<p>Initiated by pressing the following printer switches: <u>Tape/Print</u> <u>Tape/Card</u> <u>Master Clear</u> (Press and hold before pressing Step or Continuous; continue holding until motion stops.) <u>Step</u> or <u>Continuous</u></p> <p>The tape moves forward until a file mark is sensed.</p>
<p>BACKSPACE ONE WORD</p>	<p>Initiated by pressing the following printer switches: <u>Tape/Print</u> <u>Tape/Card</u> <u>Backspace</u></p> <p>The tape moves backward until a record gap is sensed.</p>
<p>SEARCH BACKWARD TO FILE MARK</p>	<p>Initiated by pressing the following printer switches: <u>Tape/Print</u> <u>Tape/Card</u> <u>Master Clear</u> (Press and hold before pressing the Backspace switch; continue holding until motion stops.) <u>Backspace</u></p> <p>The tape moves backward until a file mark is sensed.</p>

OFF-LINE INFORMATION TRANSFER

<p>READ</p>	<p>Initiated by pressing the following printer switches: <u>Tape/Print</u> <u>Tape/Card</u> <u>Step or Continuous</u></p> <p>The Synchronizer assembles each two successive tape handler words into a 12-bit input word (first word - highest order). The 12-bit word is sent to the printer after each of its 6-bit words is checked for parity error. If the tape comes to an end of record, operation stops. If the printer Stop switch is pressed during operation, information transfer stops but tape motion continues until the end of record is sensed.</p>
-------------	--

CONSOLE

Two types of control consoles – Binary or Octal – are available with the 8090 System. The controls necessary to operate the 8090 System are duplicated on the Binary and Octal consoles, and identical system operation is possible from either one.

COMPUTER

Computer Register Display

The three register displays on the Binary console are composed of switch – indicators (see figure 6) which serve doubly as a switch for entering information directly into the chosen register and as an indicator of the register content. All information is displayed in binary.

The three register displays on the Octal console are composed of window displays which display all information in octal using arabic numerals.. Below each 12-bit register display are 13 miniature push buttons which are used to enter information into the register (see figure 7). The push buttons corresponding to the 12 bits also light.

The three 12-bit register display on both consoles are capable of displaying the contents of nine 8090 registers. On the switch panel beneath each register is a three-position lever switch which determines the particular register to be displayed. The only registers which can be entered or cleared are the P, A, and Z registers. The rightmost button in each group clears the register.




Figure 6. Binary Console Panel




Figure 7. Octal Console Panel

P Register Group

F Register	Indicates the current effective function code.
P Register	Indicates the address of the current instruction.
S Register	Indicates the address of the word about to be transferred to or from storage.

A Register Group

BFR	Indicates the last word processed during the last buffer operation.
A Register	Indicates the current contents of the A register.
A' Register	Indicates the result of the last operation in the adder.

Z Register Group

BER	Indicates the address of the last word transferred on the buffer channel.
Z Register	Indicates the current contents of the Z register.
BXR	Indicates the LWA + 1 of the last buffer operation.

Operational Displays

Additional displays and switches provide information concerning 8090 computer performance.

Power	Indicates power to the computer unit is on.
Blower	Indicates computer cabinet blower is not operating.
High Temp. (Binary) Overhead (Octal)	Indicates temperature of computer cabinet is reaching a dangerous level.
Standby	Indicates Run-Switch is cleared.

Low Tape	Indicates paper tape punch is low on tape.
Error	Indicates the computer has executed an ERR instruction and is stopped.
No Bank (Binary) Illegal Bank Selection (Octal)	Indicates a nonexistent storage bank reference, normally a programming error.
Fault (Binary) Main Timing Fault (Octal)	Indicates a main timing fault in the computer. Occurs when the computer is first turned on and can be cleared by performing a console Master Clear. If this condition appears at any other time and cannot be cleared, call Maintenance.

Input/Output Displays

The following conditions are displayed by means of indicators on the Binary console, and are displayed within the Status window on the Octal console.

SEL	Displayed each time an EXF or EXC instruction is executed and will remain displayed until the selection is completed. A constant display of SEL with no apparent input-output action usually indicates that the computer has attempted a nonexistent equipment selection.
IN	Displayed during all normal input operations. A constant display of IN with no apparent input action usually indicates that input was attempted without proper function selection. IN is also displayed when the computer is waiting for an external device to supply data, for instance, while data is being entered at the keyboard when typewriter input is requested.
OUT	Displayed during all normal output operations. A constant display of OUT with no apparent output action usually indicates that output was attempted without proper function selection.
IBA	Displayed during all buffer input operations. See IN for additional comments.

OBA Displayed during all buffer output operations.
See OUT for additional comments.

Interrupt Displays

INTL – 0 Indicates that an interrupt lockout has been imposed.

10 Indicates manual interrupt 10 is present.

20 Indicates buffer interrupt 20 is present.

30 Indicates external interrupt 30 is present.

40 Indicates external interrupt 40 is present.

Timing Sequence Displays

The following conditions are displayed by means of indicators in the Binary console, and are displayed within the status window on the Octal console.

A,B,C, or D Indicates which storage reference cycle will be executed at the next operation of the Run-Step switch. When a Master Clear is performed, D is displayed indicating that the next operation to be executed when the Run-Step switch is operated will be to fetch the instruction from relative storage bank (r), at the address indicated by the P register.

MCS Mode and Bank Select. The MCS Mode and Bank Select indicator and switches display the storage bank number to which each of the four 8090 storage bank controls have been set. This condition is displayed by means of indicators on the Binary console, and are displayed within the MCS Mode window on the Octal Panel. The alphabetic display indicates the following:

REL Relative storage bank control (r).

IND Indirect storage bank control (i).

DIR Direct storage bank control (d).

BFR Buffer storage bank control (b).

The lower display will contain one of the digits 0 through 7.

Normally the storage bank to be used with the next storage reference is displayed. However, any of the other controls may be temporarily displayed by pressing one of the four buttons in the MCS mode indicator: BFR, DIR, IND, REL. The Bank Select row of four buttons is used to set any of the storage bank controls from the console as follows:

The rightmost button (white) is a clear button which sets the bank number to zero; the other three buttons control the binary value of the bank number.

- 1) Press the button on the upper row corresponding to the bank control to be set. Hold this button down while performing the remaining steps.
- 2) Press the white clear button on the lower row and then release it. This will set the bank number to zero.
- 3) Enter the bank number into bank control by pressing the correct lower buttons. For instance, buttons 1 and 2 set the bank number to 6.
- 4) Release all buttons.

The relative storage bank control is set to zero when a console Master Clear is performed, but the direct, indirect, and buffer storage bank controls are unaltered.

The Switch Panel

OFF-ON-Console Disable	This switch turns power on the Computer, Tape Synchronizer, Arithmetic, and Auxiliary Memory. The Console Disable position disconnects the console from the equipment.
Lamp Test	Turns on all indicators on the console.
Reader ON-OFF	Turns Power On to the paper tape reader.
Punch ON-OFF	Turns Power On to the paper tape punch.
Margin	Maintenance control varies bias on magnetic core storage sense amplifiers. This switch should not be used by the operator.
F, P, S	Three-position switch that chooses the register to be displayed in the P register group.

Enter-Sweep	<p>SWEEP is used to display the contents of the core storage locations.</p> <p>ENTER is used for entering information into the core storage of the 8090 from the console.</p>
Selective Jump Switches (4, 2, 1)	UP selects jump conditions for interrogation by SLJ and SJS commands.
BFR, A, A'	Three-position switch that chooses the register to be displayed in the A register group.
Selective Stop Switches (4, 2, 1)	Up position selects stop conditions for interrogation by SLS and SJS commands.
Load-Clear	<p>Momentary CLEAR performs a computer Master Clear which:</p> <ul style="list-style-type: none"> a) Clears the P, A, Z, F, and F' Registers b) Clears the control flip-flops c) Sets (r) – 0 d) Clears all waiting interrupts and removes interrupt lockout <p>This Master Clear does not alter core storage.</p> <p>LOAD position enables specially prepared paper tapes to be read into storage by the 8074/8075 reader.</p>
BFR, ENT, Z BFR, EXIT	Three-position switch that chooses the register to be displayed in the Z register group.
Run-Step	<p>In RUN position a program is executed at high speed starting at the location specified by the P register.</p> <p>CENTER position stops the computer program. If the switch is in RUN and an ERR, SLS, SJS, HLT instruction is executed, the switch must be returned to STOP and then placed in RUN to continue computation.</p>

IN STEP position one storage cycle of an instruction is executed each time the switch is set. In this manner a program may be executed one instruction at a time for debugging.

By simultaneously holding down the Step switch and any one of the selective jump switched the computer is placed in the AUTOMATIC STEP Mode. In this mode a program is executed at a rate of about three instructions per second with console display.

ARITHMETIC UNIT

Power (Binary) Arithmetic Unit (Octal)	Indicates arithmetic unit is connected and power is on.
Timing Fault	Indicates a fault in the Arithmetic Unit Timing. A timing fault requires a repeat of the program.

TAPE SYNCHRONIZER

Power (Binary) Tape Synchronizer (Octal)	Indicates Tape Synchronizer is connected and power is on
Binary	This switch-indicator chooses and displays binary mode (odd parity) operation.
Coded	This switch-indicator chooses and displays coded mode (even parity) operation.
Program (Binary) Program Error (Octal)	Indicates an illegal BCD or a back space selection was made while the tape was at load point.
Parity (Binary) Parity Error (Octal)	Indicates a parity error or an illegal BCD

AUXILIARY MEMORY

Power (Binary) Auxiliary Memory (Octal)	Indicates Auxiliary Memory is connected and power is on.
High Temp. (Binary) Overheat (Octal)	Indicates temperature of Auxiliary Memory Cabinet is reaching a dangerous level.
Blower	Indicates that blower is not working.
Memory Temp. 1, 2, 3	Indicates when Memory Stacks 1, 2, 3 are heating. Light drops when stacks reach operating temperature.
Timing Fault 1	Indicates Module 1 Timing Fault caused by: Initial start conditions. Multiple pulses or dropout of pulse. Multiple pulses in module. Timing chain.
Timing Fault 2	Indicates Module 2 timing fault.
Timing Fault 3	Indicates Module 3 timing fault.
Select (Binary) Buffer Select (Octal)	Buffer is waiting to select peripheral equipment.
IBA (Binary) Input Buffer (Octal)	External Input Buffer active.
OBA (Binary) Output Buffer Active (Octal)	External Output Buffer active.

Timing fault switch(s) clears the external memory module controls and cannot be programmed. On the octal console the fault clear does this.

On the Binary console, the external buffer can be cleared by the IBA, OBA switch, or the Select switch, or an EF code 4702. On the Octal console, the external buffer can be cleared by the BUFFER CLEAR switch, or an EF code 4702.

OPERATION

Start

1. Be sure the computer is plugged into the proper power source and that the room temperature is within the prescribed limits.
2. Turn the Power Off-On-Disable on the console to ON.
3. The Error and Fault indicators will normally light. Master Clear by momentarily pressing the Load-Clear switch to the Clear position.
4. The Error and Fault indicators should go out. This indicates that the computer is ready to operate. If repeated Master Clears do not remove the Error and Fault indicator turn the 8090 OFF by turning to the Power Off position, and call Maintenance.

Load Paper Tape Load Format

Note: Paper tape load format is described in the input-output programming section.

1. Master Clear
2. Turn on 8074/8075 reader by pressing the Reader On/Off lever to On.
3. Insert paper tape in reader.
4. Set P to starting location.
5. Set relative storage bank control to select the bank into which the tape will be read.
6. Set the Load-Clear switch to load.
7. Set the Run-Step switch to Run. The paper tape will load and the computer will stop.

Entering Data From The Console

1. Master Clear. Set the Enter-Sweep switch on Enter.
2. Set relative storage bank control to select the bank into which data is to be entered.
3. Set P to the location into which data is to be entered.
4. Enter one word of data into the Z register.
5. Press the Run-Step switch to Step, once. At this point Z is clear and the data word is in storage and in A, and P has been advanced by 1. (P advances each time except the first time.)
6. If data is to be entered into consecutive locations, go to step 4: If data is to be entered into nonconsecutive locations, clear P. Go to step 3.

Examining The Contents Of Storage At The Console

1. Master Clear. Set the Enter-Sweep switch on Sweep.
2. Set relative storage bank control to select the bank to be examined.
3. Set P to the location to be examined.
4. Press the Run-Step switch to Step, once. The contents of the location specified by P will appear in Z, and P will be advanced by 1. (P advances each time except the first time.)
5. To examine consecutive locations, go to step 4. To examine nonconsecutive locations, Clear P, go to step 3.

Clearing An Entire Storage Bank

1. Master Clear. Set the Enter-Sweep switch on Sweep.
2. Set relative storage bank control to select the bank to be cleared.
3. Set the Run-Step switch on Run.
4. Press the Clear Z button and hold for about a second.

8073 PAPER TAPE PUNCH

The punch is turned on and off from the 8090 console. To the right of the punch On-Off buttons is a button labeled TL. When the punch is on, pressing the TL button will feed blank tape (with sprocket hole only) through the punch as long as the button is held down.

The punch may be operated with the unit remaining in the left pedestal of the computer as the tape feeds out of a special slot in the left side of the computer desk. However, the left pedestal door may be opened and the punch extended.

Loading A New Roll Of Tape

1. Turn punch on
2. Tear off old tape and run all tape out of the punch block by pressing the TL button
3. Turn off punch
4. Lift the tape reel out of the punch and remove the old reel by unscrewing the X shaped side plate.
5. Place a new roll of tape on the reel so that the tape unwinds counterclockwise, and attach the side plate.
6. Place the tape reel in the punch. Thread the tape through the loop on the reel brake arm, through the loop at the front of the punch, around the two rollers and into the tape guide.
7. Slowly slide the tape through the punch block. Pull the tape through the punch block, lift the tape tension lever and feed the tape between the tape tension lever and the tape feed wheel.
8. Turn punch on.
9. Gently pull on the tape and press the tape feed lever. The tape will begin to feed automatically into the punch block. After about 6 inches of tape have been fed the sprocket holes will be correctly punched.

8074 PAPER TAPE READER

The Reader is turned on and off from the console.

Tape Loading

1. Turn reader on.
2. Rotate the tape release handle clockwise to separate the idler rollers and raise the tape guide plate.
3. Set the tape width guide by pressing down the guide to release the locking fingers and slide it so that the marker rests above the correct etched mark on the tape deck surface.
4. Set the tape level switch for 5, 7, or 8 channel reading.
5. Insert the tape in the reader between the idler rollers (figure 8). The highest level hole is toward the open side. Be sure the tape is seated correctly in the tape guide.
6. Engage the tape release handle by turning it counterclockwise.




Figure 8. 8074 A/B Paper Tape Reader

8075 PAPER TAPE READER

The Reader is turned on and off from the computer console.


Tape Loading

1. Turn Reader on.


2. Raise the lift lever handle and thread tape through the read head. This raises the read head so that the capstan is clear.
3. Lay the tape across the capstan so that the pins project through the sprocket holes. Be sure the tape is positioned so that the pins do not project through the holes of a data channel. Also, be certain the tape is threaded with level 1 nearest the operator.
4. While holding the tape in position on the capstan, push the lift level down until the lever locks in a slightly over-center position.

Splicing Paper Tape


Tape snagging or twisting can be caused by improperly spliced tape. Avoid any splice with a loose edge capable of rising in the direction of tape travel. Feed holes on the strips must be aligned before joining. Acceptable splices are shown in Figure 9.




ACCEPTABLE:
DIAGONAL LAP - CEMENTED
(AVOID LOOSE EDGES)



ACCEPTABLE:
DIAGONAL LAP - WITH TRANSPARENT
SPLICING TAPE
(TOTAL ALLOWABLE THICKNESS .012")



ACCEPTABLE:
SQUARE (OR DIAGONAL) BUTT SPLICE
WITH DIAGONAL SP LICING TAPE



NOT ACCEPTABLE:
SQUARE LAP SPLICE

Figure 9. Tape Splices

GLOSSARY

GLOSSARY OF PROGRAMMING TERMS

The following glossary gives the meaning of terms that are used in a relatively specialized sense in this manual.

ADDER	In general, a device used to add two quantities. Specifically, the borrow structure in the subject computer.
ADDRESS	The number designating a storage location; also the storage location itself.
BANK	A unit of core storage with provisions for storing 4096 words. The use of more than one bank permits increasing the storage capacity of a computer without increasing the word length implicitly necessary to extend the range of storage addresses. In the computer, this address is effectively increased by a separate instruction (set storage bank control) which determines which bank(s) will be used during a program. Although the total computer storage capacity may be extended to eight banks, no more than four may be addressed at any time.
BIT	Binary digit; may be either "1" or "0".
BORROW	In a subtractive counter or accumulator, a signal indicating that in stage n, a "1" was subtracted from a "0".
BUFFER	Noun: A device in which data are stored temporarily in the course of transmission from one point to another. Verb: To store data temporarily.
BUFFERED INPUT/OUTPUT	A term indicating that the computer may carry on high speed computation at the same time it is exchanging data with a peripheral device. In the computer, this term must be distinguished from normal I/O, during which the computer cannot engage in computation.
CARRY	In an additive counter or accumulator, a signal indicating that in stage n, a "1" was added to a "1".
CHANNEL	A transmission path that connects the computer to a given external equipment.
CHARACTER	Information handled by the computer: 1) A group of 6 bits representing bi-octal information; may denote a binary quantity, a digit, letter or symbol. In load mode, two 6-bit characters are assembled into one computer word.

	2) A group of 7 bits representing an item of information. When the capacity of an input device is 6 or 7 bits, those bits will be deposited in the lower portion of the selected storage address, the remaining bits will be zeros.
CLEAR	A command that removes a quantity from a register by placing every stage in the "0" state.
COMMAND	A signal that performs a unit operation, such as transmitting contents of one register to another, shifting a register, setting a flip-flop.
COMPLEMENT	Noun: See One's Complement or Two's Complement. Verb: A command which produces the one's complement of a given quantity.
CONTENT	The quantity or word held in a register or storage location.
CORE	A small ferromagnetic toroid used as the bistable device for storing a bit in a memory plane.
COUNTER	A register with provisions for increasing or decreasing its content by 1 upon receiving the appropriate command.
DIRECT ADDRESSING	A mode of addressing wherein the execution address portion (E) of the instruction word contains the address of the operand to be acted upon. In the computer, the 6-bit execution address limits direct addressing to the first 64 of the possible 4096 storage locations ($2^6 = 64$) in the direct bank.
END-AROUND BORROW	A borrow that is generated in the highest order of an accumulator or counter, and is sent directly to the lowest order stage.
ENTER	To manually place in a register a quantity that is not from storage. In the computer, quantities may be entered in only the A, P, and Z registers.
EXECUTION ADDRESS	The lower 6 bits of a 12-bit instruction. Most often used to specify the storage address of an instruction or operand. Sometimes used as the operand.
FUNCTION CODE	The upper 6 bits of a 12-bit instruction.

INDIRECT ADDRESSING	A mode of addressing which extends the length of the execution address (E) to a full computer word, thereby permitting operand references to be made upon any location in storage. All indirect addresses must be contained in storage locations which are available by means of direct addressing. In the computer, the constant and memory modes are special forms of indirect addressing.
INPUT DISCONNECT	During an input instruction, a signal sent to the computer by the external device to indicate that the device has completed all available transmissions to the computer.
INPUT REQUEST	A request, by the computer, for information from an external device. Occurs during input instruction only. (See Resume.)
INSTRUCTION	A 12-bit or 24-bit quantity consisting of a function (or operation) code and an execution address.
INTERRUPT	A signal (or class thereof) which, when received and recognized by the computer, forces the computer to forestall its current operation and jump to a subroutine, the starting address of which is determined by the class of the interrupt. A subroutine may have any number of options. It may merely stop the computer, it may determine the nature of the interrupt in order to take corrective measures, or it may return the computer to another phase of the main program.
LOAD	To place a quantity from storage in the A register.
LOCKOUT	Any function (usually of machine logic) that inhibits an action which would normally occur were the lockout not imposed.
LOGICAL PRODUCT	In Boolean algebra, the AND function of several terms. The product is "1" only when all the terms are "1"; otherwise it is "0". Sometimes referred to as the result of "bit-by-bit" multiplication.
LOGICAL SUM	In Boolean algebra, the OR function of several terms. The sum is "1" when any or all of the terms are "1"; it is "0" only when all are "0".

MASK	In the information of the logical products of two quantities, one of them may be used as a mask for the other. The mask determines what part of the other quantity is to be considered. Wherever the mask is "0", that part of the other quantity is cleared, but wherever the mask is a "1", the other quantity is left unaltered.
MASTER CLEAR (MC)	A general command produced by placing the Load/Clear switch in the down (CLEAR) position. An MC clears all of the crucial registers and control FFs to prepare for a new mode of operation.
MODULUS	An integer which describes certain arithmetic characteristics of registers, especially counters and accumulators, within a digital computer. The modulus of a device is defined by r^n for an open ended device and r^n-1 for a closed (end-around) device, where r is the base of the number system used and n is the number of digit positions (stages) in the device. Generally, devices with modulus r^n use two's complement arithmetic procedures, and devices with modulus r^n-1 use one's complement procedures.
NORMAL JUMP	An instruction that jumps from one sequence of instructions to a second, and makes no preparation for returning to the first sequence.
ONE'S COMPLEMENT	With reference to a binary number, that number which results from subtracting each bit of the given number from the bit "1". A negative number is expressed by the one's complement of the corresponding positive number.
OPERAND	Usually refers to the quantity specified by the execution address. This quantity is operated upon in the execution of the instruction.
OPERATION CODE	The upper 6 bits of a 12-bit instruction which identifies the instruction. After the code is translated, it conditions the computer for execution of the specified instruction. The letter F is used to designate this code, which is expressed by two octal digits.
OVERFLOW	The condition in which the capacity of a register is exceeded.
PARTIAL ADD	An addition without carries. Accomplished by toggling each bit of the augend where the corresponding bit of addend is a "1".

PROGRAM	A precise sequence of instructions that accomplishes a computer routine; a plan for the solution of a problem.
READ	To place a quantity from a storage location into a register. The quantity in storage remains unchanged.
READY	The input/output control signal sent by either the computer or an external equipment to alert the device that is to receive a transmission. The ready signal indicates that the word or character has been transmitted.
REFLECTED BINARY (COUNTER)	A reflected binary, or Gray-code counter is one in which only one element changes state for successive counts.
RELATIVE ADDRESSING	A mode of addressing wherein the address of the operand is determined by adding (or subtracting) the contents of the execution address portion (E) of the instruction word to (or from) the instruction address.
REPLACE	In the title of an instruction, the result of the execution of the instruction is stored in the location from which the initial operand was obtained.
RESUME	The output control signal sent by an external equipment to indicate that it is prepared to receive another word or character. The resume signal is thus a request for data. (See Input Request.)
RETURN JUMP	A jump instruction which prepares for continuing the first sequence after the second is completed.
ROUTINE	The sequence of operations which the computer performs under the direction of a program.
SHIFT	To move the bits of a quantity right or left.
SIGN BIT	The bit in the highest-order stage of the register (in registers where a quantity is treated as signed by use of one's complement notation). If the bit is "1", the quantity is negative; if the bit is "0", the quantity is positive.
SIGN EXTENSION	The duplication of the sign bit in the higher-order stages of a register.

STATUS	<p>1) The condition of an external device, as reflected in the response given to a status request interrogation by the computer.</p> <p>2) The condition of the computer as shown by the Status Mode indicator on the console. May variously indicate what it is presently doing, why it stopped, or what it will do when it next starts.</p>
TRANSMISSION, FORCED	A transmission where both set and clear inputs, only one of which will be a "1", are simultaneously gated into a FF which has not been cleared previously.
TRANSLATION	An indication of the content of a group of bit registers. A complete translation gives the exact content, while a partial translation indicates only that the content is within certain limits.
TWO'S COMPLEMENT	That number which results from subtracting each bit of a number from "0". The two's complement may be formed by complementing each bit of the given number and then adding one to the result, performing the required carries.
WORD	A unit of information which has been coded for use in the computer as a series of bits. The normal word length is 12 bits.
WRITE	To enter a quantity into a storage location.

APPENDIX SECTION

APPENDIX I

Table of Instructions

F	E	MNE-MONIC	NAME	TIMING	F	E	MNE-MONIC	NAME	TIMING
00	00	ERR	Error Stop	1	11	00	LPM	Logical Product Memory	3
00	0X	NOP	No Operation	1	11	YY	LPI	Logical Product Indirect	3
00	1X	SRJ	Set Relative Bank Control & Jump	1	12	00	LPC	Logical Product Constant	2
00	2X	SIC	Set Indirect Bank Control	1	12	XX	LPF	Logical Product Forward	2
00	3X	IRJ	Set Indirect & Relative Bank Control & Jump	1	13	00	LPS	Logical Product Specific	2
00	4X	SDC	Set Direct Bank Control	1	13	XX	LPB	Logical Product Backward	2
00	5Y	DRJ	Set Direct & Relative Bank Control & Jump	1	14	YY	SCD	Selective Complement Direct	2
00	6X	SID	Set Indirect & Direct Bank Control	1	15	00	SCM	Selective Complement Memory	3
00	7X	ACJ	Set Direct, Indirect, & Relative Bank Control & Jump	1	15	YY	SCI	Selective Complement Indirect	3
01	00	BLS	Block Store	(no jump) 1+n (jump) 2	16	00	SCC	Selective Complement Constant	2
01	01	PTA	Transfer P to A	1	16	XX	SCF	Selective Complement Forward	2
01	02	LS1	Left Shift One	1	17	00	SCS	Selective Complement Specific	2
01	03	LS2	Left Shift Two	1	17	XX	SCB	Selective Complement Backward	2
01	04	CBC	Clear Buffer Controls	1	20	YY	LDD	Load Direct	2
01	05	ATE	A to Buffer Entrance Register	(no jump) 1 (jump) 2	21	00	LDM	Load Memory	3
01	06	ATX	A to Buffer Exit Register	(no jump) 1 (jump) 2	21	YY	LDI	Load Indirect	3
01	07	ETA	Buffer Entrance Register to A	1	22	00	LDC	Load Constant	2
01	10	LS3	Left Shift Three	1	22	XX	LDF	Load Forward	2
01	11	LS6	Left Shift Six	1	23	00	LDS	Load Specific	2
01	12	MUT	Multiply A by Ten	1	23	XX	LDB	Load Backward	2
01	13	MUH	Multiply A by One Hundred	1	24	YY	LCD	Load Complement Direct	2
01	14	RS1	Right Shift One	1	25	00	LCM	Load Complement Memory	3
01	15	RS2	Right Shift Two	1	25	YY	LCI	Load Complement Indirect	3
01	20	CIL	Clear Interrupt Lockout	1	26	00	LCC	Load Complement Constant	2
01	30	CTA	Bank Controls to A	1	26	XX	LCF	Load Complement Forward	2
01	4X	SBU	Set Buffer Bank Control	1	27	00	LCS	Load Complement Specific	2
01	5Y	STP	Store P at Location 5Y	3	27	XX	LCB	Load Complement Backward	2
01	6Y	STE	Store Buffer Entrance Register at Location 6Y & Transfer A to Buffer Entrance Register	3	30	YY	ADD	Add Direct	2
02	XX	LPN	Logical Product No Address	1	31	00	ADM	Add Memory	3
03	XX	SCN	Selective Complement No Address	1	31	YY	ADI	Add Indirect	3
04	XX	LDN	Load No Address	1	32	00	ADC	Add Constant	2
05	XX	LCN	Load Complement No Address	1	32	XX	ADF	Add Forward	2
06	XX	ADN	Add No Address	1	33	00	ADS	Add Specific	2
07	XX	SBN	Subtract No Address	1	33	XX	ADB	Add Backward	2
10	YY	LPD	Logical Product Direct	2	34	YY	SBD	Subtract Direct	2
					35	00	SBM	Subtract Memory	3
					35	YY	SBI	Subtract Indirect	3
					36	00	SBC	Subtract Constant	2
					36	XX	SBF	Subtract Forward	2
					37	00	SBS	Subtract Specific	2
					37	XX	SBB	Subtract Backward	2
					40	YY	STD	Store Direct	3

Table of Instructions (Cont'd)

<u>F</u>	<u>E</u>	<u>MNE-</u> <u>MONIC</u>	<u>NAME</u>	<u>TIMING</u>	<u>F</u>	<u>E</u>	<u>MNE-</u> <u>MONIC</u>	<u>NAME</u>	<u>TIMING</u>
41	00	STM	Store Memory	4	61	XX	NZF	Non-Zero Jump Forward	1
41	YY	STI	Store Indirect	4	62	XX	PJF	Positive Jump Forward	1
42	00	STC	Store Constant	3	63	XX	NJF	Negative Jump Forward	1
42	XX	STF	Store Forward	3	64	XX	ZJB	Zero Jump Backward	1
43	00	STS	Store Specific	3	65	XX	NZB	Non-Zero Jump Backward	1
43	XX	STB	Store Backward	3	66	XX	PJB	Positive Jump Backward	1
44	YY	SRD	Shift Replace Direct	3	67	XX	NJB	Negative Jump Backward	1
45	00	SRM	Shift Replace Memory	4	70	YY	JPI	Jump Indirect	2
45	YY	SRI	Shift Replace Indirect	4	71	00	JPR	Return Jump	3
46	00	SRC	Shift Replace Constant	3	71	XX	JFI	Jump Forward Indirect	2
46	XX	SRF	Shift Replace Forward	3	72	00	IBI	Initiate Buffer Input	(no jump) 1 (jump) 2
47	00	SRS	Shift Replace Specific	3	72	XX	INP	Normal Input	*
47	XX	SRB	Shift Replace Backward	3	73	00	IBO	Initiate Buffer Output	(no jump) 1 (jump) 2
50	YY	RAD	Replace Add Direct	3	73	XX	OUT	Normal Output	*
51	00	RAM	Replace Add Memory	4	74	XX	OTN	Output No Address	*
51	YY	RAI	Replace Add Indirect	4	75	00	EXC	External Function Constant	2
52	00	RAC	Replace Add Constant	3	75	XX	EXF	External Function Forward	2
52	XX	RAF	Replace Add Forward	3	76	00	INA	Input to A	*
53	00	RAS	Replace Add Specific	3	76	YY	HWI	Half Write Indirect	4
53	XX	RAB	Replace Add Backward	3	76	77	OTA	Output from A	*
54	YY	AOD	Replace Add One Direct	3	77	00	HLT	Halt	1
55	00	AOM	Replace Add One Memory	4	77	0X	SLS	Selective Stop	1
55	YY	AOI	Replace Add One Indirect	4	77	X0	SLJ	Selective Jump	(no jump) 1 (jump) 2
56	00	AOC	Replace Add One Constant	3	77	XX	SJS	Selective Stop & Jump	(no jump) 1 (jump) 2
56	XX	AOF	Replace Add One Forward	3	77	77	HLT	Halt	1
57	00	AOS	Replace Add One Specific	3					
57	XX	AOB	Replace Add One Backward	3					
60	XX	ZJF	Zero Jump Forward	1					

NOTE:

- 1) All timings are given in memory cycles where 1 memory cycle equals 6.4 usec.
- 2) All numeric operation codes not listed in the above table will be executed as if they were a NOP instruction.

* Execution time varies with speed of external equipment in use.

Table of Instructions Arranged by Functions

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNE-</u> <u>MONIC</u>	<u>NAME</u>	<u>TIMING</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>MNE-</u> <u>MONIC</u>	<u>NAME</u>	<u>TIMING</u>
STOP INSTRUCTIONS						ARITHMETIC INSTRUCTIONS					
00	00		ERR	Error Stop	1	01	12		MUT	Multiply A by 10	1
77	00		HLT	Halt	1	01	13		MUH	Multiply A by One Hundred	1
77	77		HLT	Halt	1	07	XX		SBN	Subtract No Address	1
DATA TRANSMISSION INSTRUCTIONS						34	YY		SBD	Subtract Direct	2
01	00	YYYY	BLS	Block Store	(no jump) 1 (jump) 2	35	00	YYYY	SBM	Subtract Memory	3
01	01		PTA	Transfer P to A	1	35	YY		SBI	Subtract Indirect	3
01	05	YYYY	ATE	A to Buffer Entrance Register	(no jump) 1 (jump) 2	36	00	XXXX	SBC	Subtract Constant	2
01	06	YYYY	ATX	A to Buffer Exit Register	(no jump) 1 (jump) 2	36	XX		SBF	Subtract Forward	2
01	07		ETA	Buffer Entrance Register to A	1	37	00		SBS	Subtract Specific	2
01	30		CTA	Bank Controls to A	1	37	XX		SBB	Subtract Backward	2
01	5Y		STP	Store P at Location 5X	3	06	XX		ADN	Add No Address	1
01	6Y		STE	Store Buffer Entrance Register at Location 6X & Transfer A to Buffer Entrance Register	3	30	YY		ADD	Add Direct	2
04	XX		LDN	Load No Address	1	31	00	YYYY	ADM	Add Memory	3
20	YY		LDD	Load Direct	2	31	YY		ADI	Add Indirect	3
21	00	YYYY	LDM	Load Memory	3	32	00	XXXX	ADC	Add Constant	2
21	YY		LDI	Load Indirect	3	32	XX		ADF	Add Forward	2
22	00	XXXX	LDC	Load Constant	2	33	00		ADS	Add Specific	2
22	XX		LDF	Load Forward	2	33	XX		ADB	Add Backward	2
23	00		LDS	Load Specific	2	50	YY		RAD	Replace Add Direct	3
23	XX		LDB	Load Backward	2	51	00	YYYY	RAM	Replace Add Memory	4
05	XX		LCN	Load Complement No Address	1	51	YY		RAI	Replace Add Indirect	4
24	YY		LCD	Load Complement Direct	2	52	00	XXXX	RAC	Replace Add Constant	3
25	00	YYYY	LCM	Load Complement Memory	3	52	XX		RAF	Replace Add Forward	3
25	YY		LCI	Load Complement Indirect	3	53	00		RAS	Replace Add Specific	3
26	00	XXXX	LCC	Load Complement Constant	2	53	XX		RAB	Replace Add Backward	3
26	XX		LCF	Load Complement Forward	2	54	YY		AOD	Replace Add One Direct	3
27	00		LCS	Load Complement Specific	2	55	00	YYYY	AOM	Replace Add One Memory	4
27	XX		LCB	Load Complement Backward	2	55	YY		AOI	Replace Add One Indirect	4
40	YY		STD	Store Direct	3	56	00	XXXX	AOC	Replace Add One Constant	3
41	00	YYYY	STM	Store Memory	4	56	XX		AOF	Replace Add One Forward	3
41	YY		STI	Store Indirect	4	57	00		AOS	Replace Add One Specific	3
42	00	XXXX	STC	Store Constant	3	57	XX		AOB	Replace Add One Backward	3
42	XX		STF	Store Forward	3	SHIFT INSTRUCTIONS					
43	00		STS	Store Specific	3	01	02		LS1	Left Shift One	1
43	XX		STB	Store Backward	3	01	03		LS2	Left Shift Two	1
76	YY		HWI	Half Write Indirect	4	01	10		LS3	Left Shift Three	1
						01	11		LS6	Left Shift Six	1
						01	14		RS1	Right Shift One	1
						01	15		RS2	Right Shift Two	1
						44	YY		SRD	Shift Replace Direct	3
						45	00	YYYY	SRM	Shift Replace Memory	4

Table of Instructions Arranged by Functions (Cont'd)

<u>F</u>	<u>E</u>	<u>G</u>	<u>MNE- MONIC</u>	<u>NAME</u>	<u>TIMING</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>MNE- MONIC</u>	<u>NAME</u>	<u>TIMING</u>
SHIFT INSTRUCTIONS (cont'd)						JUMP INSTRUCTIONS					
45	YY		SRI	Shift Replace Indirect	4	60	XX		ZJF	Zero Jump Forward	1
46	00	XXXX	SRC	Shift Replace Constant	3	61	XX		NZF	Non-Zero Jump Forward	1
46	XX		SRF	Shift Replace Forward	3	62	XX		PJF	Positive Jump Forward	1
47	00		SRS	Shift Replace Specific	3	63	XX		NJF	Negative Jump Forward	1
47	XX		SRB	Shift Replace Backward	3	64	XX		ZJB	Zero Jump Backward	1
LOGICAL INSTRUCTIONS						INPUT/OUTPUT INSTRUCTIONS					
02	XX		LPN	Logical Product No Address	1	01	04		CBC	Clear Buffer Controls	1
10	YY		LPD	Logical Product Direct	2	01	20		CIL	Clear Interrupt Lockout	1
11	00	YYYY	LPM	Logical Product Memory	3	72	00	YYYY	IBI	Initiate Buffer Input	
11	YY		LPI	Logical Product Indirect	3					(no jump)	1
12	00	XXXX	LPC	Logical Product Constant	2					(jump)	2
12	XX		LPF	Logical Product Forward	2	73	00	YYYY	IBO	Initiate Buffer Output	
13	00		LPS	Logical Product Specific	2					(no jump)	1
13	XX		LPB	Logical Product Backward	2					(jump)	2
03	XX		SCN	Selective Complement No Address	1	72	XX	YYYY	INP	Normal Input	*
14	YY		SCD	Selective Complement Direct	2	73	XX	YYYY	OUT	Normal Output	*
15	00	YYYY	SCM	Selective Complement Memory	3	74	XX		OTN	Output No Address	*
15	YY		SCI	Selective Complement Indirect	3	76	00		INA	Input to A	*
16	00	XXXX	SCC	Selective Complement Constant	2	76	77		OTA	Output from A	*
16	XX		SCF	Selective Complement Forward	2	75	00	XXXX	EXC	External Function Constant	2
17	00		SCS	Selective Complement Specific	2	75	XX		EXF	External Function Forward	2
17	XX		SCB	Selective Complement Backward	2	SELECTIVE STOP AND JUMP INSTRUCTIONS					
STORAGE BANK CONTROL INSTRUCTIONS						00	0X		NOP	No Operation	1
00	1X		SRJ	Set Relative Bank Control & Jump	1	77	0X		SLS	Selective Stop	1
00	2X		SIC	Set Indirect Bank Control	1	77	X0	YYYY	SLJ	Selective Jump	(no jump) 1 (jump) 2
00	3X		IRJ	Set Indirect & Relative Bank Control & Jump	1	77	XX	YYYY	SJS	Selective Stop & Jump	(no jump) 1 (jump) 2
00	4X		SDC	Set Direct Bank Control	1						
00	5X		DRJ	Set Direct & Relative Bank Control & Jump	1						
00	6X		SID	Set Indirect & Direct Bank Control	1						
00	7X		ACJ	Set Direct, Indirect, & Relative Bank Control & Jump	1						
01	4X		SBU	Set Buffer Bank Control	1						

* Execution time varies with speed of external equipment in use.

APPENDIX II

Table of External Function Codes and Status Responses

1. 8074/8075 PAPER TAPE READER

A. External Function Codes

4102 Select Reader

NOTE: There are no status responses for this equipment.

2. 8073 PAPER TAPE PUNCH

A. External Function Codes

4104 Select Paper Tape Punch

NOTE: There are no status responses for this equipment.

3. 161 INPUT/OUTPUT TYPEWRITER

A. External Function Codes

4210 Select typewriter output

4220 Select typewriter input

4240 Request typewriter status

B. Status Response Codes

0000 Typewriter ready

0004 Typewriter power off

0010 Typewriter not in computer status

0020 Input character ready

0040 Output in use

NOTE: If a second typewriter is added, the master bits will be 43.

4. 8071/8072 MAGNETIC TAPE SYNCHRONIZER

A. External Function Codes

Y11X Write if OUT is given

Y11X Write End-of-File mark if no OUT is given

Y12X Backspace one record if INA is given

Y12X Search backward to End-of-File mark if no INA is given

Y13X Read forward if INPUT is given

Y13X Search forward to End-of-File mark if no INPUT is given

Y14X Request status

Y15X Rewind unload

Y16X Rewind load

Y171 Set tapes to odd parity

Y172 Set tapes to even parity

210X High density

110X Low density

B. Status Response Codes

0000 Odd parity selected - no errors

0001 Even parity selected - no errors

0002 Tape X not ready

0004 Parity error

0015 Illegal BCD detected on Write

0020 End-of-File mark read

0040 End-of-Tape or Load Point sensed

0100 High density

0200 Tape X busy

NOTES: Y = 1: 6-bit mode.

Y = 2: 12-bit mode.

X = (0 to 7): designates one of the four (eight) 60X's. The master bits 12, 13, 22, and 23 are used for second and third tape control. If the tape transport is a 606, a 6-bit, high density selection is illegal (a programmer consideration).

5. 165 PLOTTER

A. External Function Codes

4401 Select Plotter for Write operation

4440 Select Plotter for Read operation

B. Follow 4401 with Output instruction and transmit one of these:

0001 Move carriage and pen .01" in +X direction

0002 Move carriage and pen .01" in -X direction

0004 Rotate drum .01" in -Y direction

0005 Carriage and pen move .01" in +X direction, drum rotates in -Y direction .01"

0006 Carriage and pen move .01" in -X direction, drum rotates in -Y direction .01"

0010 Rotate drum .01" in +Y direction

0011 Carriage and pen move .01" in +X direction, drum rotates in +Y direction .01"

0012 Carriage and pen move .01" in -X direction, drum rotates in +Y direction .01"

0020 Move pen down to paper

0040 Move pen away from paper

C. Status Response Codes

Status is obtained by selecting the unit for reading. The obtained status is the value of the 12 switches on the unit.

6. 166-2 LINE PRINTER

- A. External Function Codes
 - 0700 Asynchronous print
 - 0710 Synchronous print
 - 0740 Check status
 - 072X Advance forms
- B. Status Response Codes
 - 0000 166-2 ready
 - 0001 Buffer busy
 - 0002 Out of paper
 - 0004 Paper moving
 - 0010 Drum stationary
 - 0020 Off-line

7. 167-1 CARD READER

- A. External Function Codes
 - 4500 EF clear
 - 4501 Free run read
 - 4502 Single cycle read
 - 4540 Check status
- B. Status Response Codes
 - 0000 Card Reader ready
 - 0001 Hopper empty
 - 0002 Stacker full
 - 0004 Feed failure
 - 0010 Program error
 - 0020 Amplifier failure
 - 0040 Motor power off

8. 167-2 CARD READER (Hollerith Facility)

- A. External Function Codes
 - 4500 EF clear
 - 4501 Free run read
 - 4502 Single cycle read
 - 4505 FRR, H→BCD and pack
 - 4506 SCR, H→BCD and pack
 - 4540 Check status
- B. Status Response Codes
 - 0000 Card Reader ready
 - 0001 Hopper empty
 - 0002 Stacker full
 - 0004 Feed failure
 - 0010 Program error
 - 0020 Amplifier failure
 - 0040 Motor power off

9. 168-1 AUXILIARY ARITHMETIC UNIT

- A. External Function Codes
 - 3300 Short divide
 - 3301 Short multiply
 - 3302 Long divide
 - 3303 Long multiply
 - 3304 Status request
 - 3310 Reselect*
 - 3323 Addition
 - 3363 Subtraction
- B. Status Response Codes
 - 0000 Unit ready
 - 0004 Add/Subtract overflow
 - 0010 Divide fault
 - 0020 Unload not completed
 - 0040 Busy computing

10. 8083 AUXILIARY ARITHMETIC UNIT

- A. External Function Codes
 - 3300 Divide 3314 Divide result
 - 3301 Multiply 3315 Multiply result
 - 3302 Left shift 3316 Left shift result
 - 3303 Right shift 3317 Right shift result
 - 3304 Status request
 - 3310 Reselect*
 - 3321 Addition 3335 Add to result
 - 3342 Norm. & Count 3356 Norm. result & cour
 - 3361 Subtraction 3375 Subt. from result
- B. Status Response Codes
 - 0000 Unit ready
 - 0010 Add/Subtract overflow
 - 0020 Unload not completed
 - 0040 Busy computing
 - 4000 Divide fault**

*Reselect is used if another external equipment has been selected prior to receiving the result of a selected 168 operation. It cannot be used to initially select the unit.

**A divide fault occurs when the divisor is equal to or smaller than the most significant 27 bits of the dividend.

11. 8084/8085 AUXILIARY MEMORY UNIT

- A. External Buffer Select Codes
 - 4701 Select external buffer mode
 - 4702 Clear external buffer controls
 - 4704 Select BER read
 - 4710 Select channel extension mode
 - 4720 Clear channel extension mode
 - 4740 Select external buffer status

- B. External Buffer Status Responses
 - 1XXX Interrupt from other computer
 - 2XXX Interrupt from peripheral equipment
 - 4XXX Buffer interrupt
 - X1XX This CHX active
 - X2XX Other CHX active
 - X4XX Illegal bank selection
 - XX0X OBA-T
 - XX1X IBA-T
 - XX2X OBA-NT
 - XX3X IBA-NT
 - XX4X Buffer initiation
 - XXX2-7 External bank selection
 - 0000 External buffer ready

12. 170 CARD PUNCH CONTROL UNIT

- A. External Function Codes
 - 3002 Punch
 - 3040 Check status

- B. Status Response Codes
 - 0000 170 ready
 - 0200 MS in 1604 position
 - 2000 Punch not ready

13. 177 CARD READER

- A. External Function Codes
 - 4500 EF clear
 - 4501 Free run read
 - 4502 Single cycle read
 - 4505 Negate translate, H → BCD, free run read
 - 4506 Negate translate, H → BCD, single cycle read
 - 4510 Gate card
 - 4540 Status request

- B. Status Response Codes
 - 0001 Input tray empty
 - 0002 Primary or secondary stacker full
 - 0004 Feed failure
 - 0010 Late input request
 - 0020 Pre-read error
 - 0040 Manual on or motor power off
 - 0100 Read comparison error
 - 0200 End of file
 - 0400 Ready

14. 1610 CONTROL UNIT

- A. External Function Codes
 - 0301 Read from primary read
 - 0302 Read from secondary read
 - 0340 Request status of input
 - 3001 Print
 - 3002 Punch
 - 3040 Request status of output

- B. Status Response Codes
 - 0000 All units ready
 - 0001 Reader not ready
 - 0020 1604 selected on input
 - 0200 1604 selected on output
 - 2000 Punch not ready
 - 4000 Printer not ready

15. 1612 HIGH SPEED PRINTER

- A. External Function Codes
- 0600 Select printer and do not interrupt on ready
 - 0601 Space paper one line
 - 0602 Space paper two lines
 - 0603 Skip to format channel 7
 - 0604 Skip to format channel 8
 - 0605 Print information and advance paper
 - 0606 Do not advance paper after next print
 - 0607 Select printer and interrupt on ready
 - 0610 Clear monitor channels 1-6
 - 0611 Select monitor channel 1
 - 0612 Select monitor channel 2
 - 0613 Select monitor channel 3
 - 0614 Select monitor channel 4
 - 0615 Select monitor channel 5
 - 0616 Select monitor channel 6
- B. Status Response Codes
- 0000 Printer not ready
 - 4000 Printer ready

NOTE: Status is always available on the 1612.
No request is necessary.

16. 1614 CARD READER

EF and Status Codes same as 177 card reader.

17. 1615 MAGNETIC TAPE CONTROLLER

- A. 160 External Function Codes
(N = 1→7)

Write Operations

- 60N1 Select tape N to write binary
- 60N2 Select tape N to write coded
- 6001 Prepare selected tape to write binary
- 6002 Prepare selected tape to write coded
- 6003 Write End-of-File on selected tape
- 6005 Rewind selected write tape
- 6006 Backspace selected write tape
- 6007 Rewind-unload selected write tape
- 6010 Set Low Density on selected write tape
- 6020 Set High Density on selected write tape
- 6030 Skip bad spot on selected write tape
- 6053 Request status

Read Operations

- 50N1 Select tape N to read binary one record
- 50N2 Select tape N to read coded one record
- 52N1 Select tape N to read binary one file
- 52N2 Select tape N to read coded one file
- 5001 Prepare selected tape to read binary one record
- 5002 Prepare selected tape to read coded one record
- 5201 Prepare selected tape to read binary one file
- 5202 Prepare selected tape to read coded one file
- 5003 Move selected read tape forward one record
- 5203 Search file mark forward
- 5005 Rewind selected read tape
- 5006 Backspace selected read tape
- 5206 Search file mark backward
- 5007 Rewind-unload selected read tape
- 5010 Set Low Density on selected read tape
- 5020 Set High Density on selected read tape

- B. Status Response Codes

- X2XX Ready to read
- X1XX Ready to write
- XX4X Read parity error
- XX2X Write reply parity error
- XX1X End-of-File mark
- XXX4 End-of-Tape mark

The following additional select and status codes are available under the program control mode of operation:

- A. External Function Codes

Write Operations

- 6052 Release write control to 1604
- 6050 Release action request
- 5051 Set communication flag I
- 6055 Clear communication flag I
- 6051 Set communication flag II
- 6056 Clear communication flag II

Read Operations

- 5052 Release read control to 1604
- 5053 Select interrupt

17. 1615 MAGNETIC TAPE CONTROLLER (Cont'd)

B. Status Response Codes

Write Operations

2XXX Write control available
XXX1 Communication flag I set

Read Operations

4XXX Read control available
1XXX Direct 160 to 1604
X4XX Direct 1604 to 160
XXX2 160 action request

18. 1619 DISK FILE CONTROLLER

A. Select Codes

7000 Request select
7001 Request select - clear positioner
power
7002 Request select write check
7003 Request select check mode
7004* Select interrupt on next available
7005* Clear interrupt on next available
7006* Select interrupt on next ready
7007* Clear interrupt on next ready
7010* Select interrupt on next fault
7011* Clear interrupt on next fault
7020 Request status

B. Status Response Codes

XXX1 Not ready
XXX2 160 not selected
XXX4 1604 selected
XX1X Program error
XX2X Checkword error
XX4X Internal fault
1XXX File off-line
2XXX File warning

Use This Page for Additional Codes

Use This Page for Additional Codes

APPENDIX III

TABLE OF POWERS OF 2

2^n	n	2^{-n}
1	0	1.0
2	1	0.5
4	2	0.25
8	3	0.125
16	4	0.062 5
32	5	0.031 25
64	6	0.015 625
128	7	0.007 812 5
256	8	0.003 906 25
512	9	0.001 953 125
1 024	10	0.000 976 562 5
2 048	11	0.000 488 281 25
4 096	12	0.000 244 140 625
8 192	13	0.000 122 070 312 5
16 384	14	0.000 061 035 156 25
32 768	15	0.000 030 517 578 125
65 536	16	0.000 015 258 789 062 5
131 072	17	0.000 007 629 394 531 25
262 144	18	0.000 003 814 697 265 625
524 288	19	0.000 001 907 348 632 812 5
1 048 576	20	0.000 000 953 674 316 406 25
2 097 152	21	0.000 000 476 837 158 203 125
4 194 304	22	0.000 000 238 418 579 101 562 5
8 388 608	23	0.000 000 119 209 289 550 781 25
16 777 216	24	0.000 000 059 604 644 775 390 625
33 554 432	25	0.000 000 029 802 322 387 695 312 5
67 108 864	26	0.000 000 014 901 161 193 847 656 25
134 217 728	27	0.000 000 007 450 580 596 923 828 125
268 435 456	28	0.000 000 003 725 290 298 461 914 062 5
536 870 912	29	0.000 000 001 862 645 149 230 957 031 25
1 073 741 824	30	0.000 000 000 931 322 574 615 478 515 625
2 147 483 648	31	0.000 000 000 465 661 287 307 739 257 812 5
4 294 967 296	32	0.000 000 000 232 830 643 653 869 628 906 25
8 589 934 592	33	0.000 000 000 116 415 321 826 934 814 453 125
17 179 869 184	34	0.000 000 000 058 207 660 913 467 407 226 562 5
34 359 738 368	35	0.000 000 000 029 103 830 456 733 703 613 281 25
68 719 476 736	36	0.000 000 000 014 551 915 228 366 851 806 640 625
137 438 953 472	37	0.000 000 000 007 275 957 614 183 425 903 320 312 5
274 877 906 944	38	0.000 000 000 003 637 978 807 091 712 951 660 156 25
549 755 813 888	39	0.000 000 000 001 818 989 403 545 856 475 830 078 125

OCTAL-DECIMAL INTEGER CONVERSION TABLE

4000 to 4777 (Octal) | 2048 to 2559 (Decimal)

Octal Decimal
10000 - 4096
20000 - 8192
30000 - 12288
40000 - 16384
50000 - 20480
60000 - 24576
70000 - 28672

Table with 8 columns (0-7) and rows of octal-decimal conversions from 4000 to 4370.

Table with 8 columns (0-7) and rows of octal-decimal conversions from 4400 to 4770.

5000 to 5777 (Octal) | 2560 to 3071 (Decimal)

Table with 8 columns (0-7) and rows of octal-decimal conversions from 5000 to 5370.

Table with 8 columns (0-7) and rows of octal-decimal conversions from 5400 to 5770.

APPENDIX V

OCTAL-DECIMAL FRACTION CONVERSION TABLE

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000	.000000	.100	.125000	.200	.250000	.300	.375000
.001	.001953	.101	.126953	.201	.251953	.301	.376953
.002	.003906	.102	.128906	.202	.253906	.302	.378906
.003	.005859	.103	.130859	.203	.255859	.303	.380859
.004	.007812	.104	.132812	.204	.257812	.304	.382812
.005	.009765	.105	.134765	.205	.259765	.305	.384765
.006	.011718	.106	.136718	.206	.261718	.306	.386718
.007	.013671	.107	.138671	.207	.263671	.307	.388671
.010	.015625	.110	.140625	.210	.265625	.310	.390625
.011	.017578	.111	.142578	.211	.267578	.311	.392578
.012	.019531	.112	.144531	.212	.269531	.312	.394531
.013	.021484	.113	.146484	.213	.271484	.313	.396484
.014	.023437	.114	.148437	.214	.273437	.314	.398437
.015	.025390	.115	.150390	.215	.275390	.315	.400390
.016	.027343	.116	.152343	.216	.277343	.316	.402343
.017	.029296	.117	.154296	.217	.279296	.317	.404296
.020	.031250	.120	.156250	.220	.281250	.320	.406250
.021	.033203	.121	.158203	.221	.283203	.321	.408203
.022	.035156	.122	.160156	.222	.285156	.322	.410156
.023	.037109	.123	.162109	.223	.287109	.323	.412109
.024	.039062	.124	.164062	.224	.289062	.324	.414062
.025	.041015	.125	.166015	.225	.291015	.325	.416015
.026	.042968	.126	.167968	.226	.292968	.326	.417968
.027	.044921	.127	.169921	.227	.294921	.327	.419921
.030	.046875	.130	.171875	.230	.296875	.330	.421875
.031	.048828	.131	.173828	.231	.298828	.331	.423828
.032	.050781	.132	.175781	.232	.300781	.332	.425781
.033	.052734	.133	.177734	.233	.302734	.333	.427734
.034	.054687	.134	.179687	.234	.304687	.334	.429687
.035	.056640	.135	.181640	.235	.306640	.335	.431640
.036	.058593	.136	.183593	.236	.308593	.336	.433593
.037	.060546	.137	.185546	.237	.310546	.337	.435546
.040	.062500	.140	.187500	.240	.312500	.340	.437500
.041	.064453	.141	.189453	.241	.314453	.341	.439453
.042	.066406	.142	.191406	.242	.316406	.342	.441406
.043	.068359	.143	.193359	.243	.318359	.343	.443359
.044	.070312	.144	.195312	.244	.320312	.344	.445312
.045	.072265	.145	.197265	.245	.322265	.345	.447265
.046	.074218	.146	.199218	.246	.324218	.346	.449218
.047	.076171	.147	.201171	.247	.326171	.347	.451171
.050	.078125	.150	.203125	.250	.328125	.350	.453125
.051	.080078	.151	.205078	.251	.330078	.351	.455078
.052	.082031	.152	.207031	.252	.332031	.352	.457031
.053	.083984	.153	.208984	.253	.333984	.353	.458984
.054	.085937	.154	.210937	.254	.335937	.354	.460937
.055	.087890	.155	.212890	.255	.337890	.355	.462890
.056	.089843	.156	.214843	.256	.339843	.356	.464843
.057	.091796	.157	.216796	.257	.341796	.357	.466796
.060	.093750	.160	.218750	.260	.343750	.360	.468750
.061	.095703	.161	.220703	.261	.345703	.361	.470703
.062	.097656	.162	.222656	.262	.347656	.362	.472656
.063	.099609	.163	.224609	.263	.349609	.363	.474609
.064	.101562	.164	.226562	.264	.351562	.364	.476562
.065	.103515	.165	.228515	.265	.353515	.365	.478515
.066	.105468	.166	.230468	.266	.355468	.366	.480468
.067	.107421	.167	.232421	.267	.357421	.367	.482421
.070	.109375	.170	.234375	.270	.359375	.370	.484375
.071	.111328	.171	.236328	.271	.361328	.371	.486328
.072	.113281	.172	.238281	.272	.363281	.372	.488281
.073	.115234	.173	.240234	.273	.365234	.373	.490234
.074	.117187	.174	.242187	.274	.367187	.374	.492187
.075	.119140	.175	.244140	.275	.369140	.375	.494140
.076	.121093	.176	.246093	.276	.371093	.376	.496093
.077	.123046	.177	.248046	.277	.373046	.377	.498046

OCTAL-DECIMAL FRACTION CONVERSION TABLE

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000000	.000000	.000100	.000244	.000200	.000488	.000300	.000732
.000001	.000003	.000101	.000247	.000201	.000492	.000301	.000736
.000002	.000007	.000102	.000251	.000202	.000495	.000302	.000740
.000003	.000011	.000103	.000255	.000203	.000499	.000303	.000743
.000004	.000015	.000104	.000259	.000204	.000503	.000304	.000747
.000005	.000019	.000105	.000263	.000205	.000507	.000305	.000751
.000006	.000022	.000106	.000267	.000206	.000511	.000306	.000755
.000007	.000026	.000107	.000270	.000207	.000514	.000307	.000759
.000010	.000030	.000110	.000274	.000210	.000518	.000310	.000762
.000011	.000034	.000111	.000278	.000211	.000522	.000311	.000766
.000012	.000038	.000112	.000282	.000212	.000526	.000312	.000770
.000013	.000041	.000113	.000286	.000213	.000530	.000313	.000774
.000014	.000045	.000114	.000289	.000214	.000534	.000314	.000778
.000015	.000049	.000115	.000293	.000215	.000537	.000315	.000782
.000016	.000053	.000116	.000297	.000216	.000541	.000316	.000785
.000017	.000057	.000117	.000301	.000217	.000545	.000317	.000789
.000020	.000061	.000120	.000305	.000220	.000549	.000320	.000793
.000021	.000064	.000121	.000308	.000221	.000553	.000321	.000797
.000022	.000068	.000122	.000312	.000222	.000556	.000322	.000801
.000023	.000072	.000123	.000316	.000223	.000560	.000323	.000805
.000024	.000076	.000124	.000320	.000224	.000564	.000324	.000808
.000025	.000080	.000125	.000324	.000225	.000568	.000325	.000812
.000026	.000083	.000126	.000328	.000226	.000572	.000326	.000816
.000027	.000087	.000127	.000331	.000227	.000576	.000327	.000820
.000030	.000091	.000130	.000335	.000230	.000579	.000330	.000823
.000031	.000095	.000131	.000339	.000231	.000583	.000331	.000827
.000032	.000099	.000132	.000343	.000232	.000587	.000332	.000831
.000033	.000102	.000133	.000347	.000233	.000591	.000333	.000835
.000034	.000106	.000134	.000350	.000234	.000595	.000334	.000839
.000035	.000110	.000135	.000354	.000235	.000598	.000335	.000843
.000036	.000114	.000136	.000358	.000236	.000602	.000336	.000846
.000037	.000118	.000137	.000362	.000237	.000606	.000337	.000850
.000040	.000122	.000140	.000366	.000240	.000610	.000340	.000854
.000041	.000125	.000141	.000370	.000241	.000614	.000341	.000858
.000042	.000129	.000142	.000373	.000242	.000617	.000342	.000862
.000043	.000133	.000143	.000377	.000243	.000621	.000343	.000865
.000044	.000137	.000144	.000381	.000244	.000625	.000344	.000869
.000045	.000141	.000145	.000385	.000245	.000629	.000345	.000873
.000046	.000144	.000146	.000389	.000246	.000633	.000346	.000877
.000047	.000148	.000147	.000392	.000247	.000637	.000347	.000881
.000050	.000152	.000150	.000396	.000250	.000640	.000350	.000885
.000051	.000156	.000151	.000400	.000251	.000644	.000351	.000888
.000052	.000160	.000152	.000404	.000252	.000648	.000352	.000892
.000053	.000164	.000153	.000408	.000253	.000652	.000353	.000896
.000054	.000167	.000154	.000411	.000254	.000656	.000354	.000900
.000055	.000171	.000155	.000415	.000255	.000659	.000355	.000904
.000056	.000175	.000156	.000419	.000256	.000663	.000356	.000907
.000057	.000179	.000157	.000423	.000257	.000667	.000357	.000911
.000060	.000183	.000160	.000427	.000260	.000671	.000360	.000915
.000061	.000186	.000161	.000431	.000261	.000675	.000361	.000919
.000062	.000190	.000162	.000434	.000262	.000679	.000362	.000923
.000063	.000194	.000163	.000438	.000263	.000682	.000363	.000926
.000064	.000198	.000164	.000442	.000264	.000686	.000364	.000930
.000065	.000202	.000165	.000446	.000265	.000690	.000365	.000934
.000066	.000205	.000166	.000450	.000266	.000694	.000366	.000938
.000067	.000209	.000167	.000453	.000267	.000698	.000367	.000942
.000070	.000213	.000170	.000457	.000270	.000701	.000370	.000946
.000071	.000217	.000171	.000461	.000271	.000705	.000371	.000949
.000072	.000221	.000172	.000465	.000272	.000709	.000372	.000953
.000073	.000225	.000173	.000469	.000273	.000713	.000373	.000957
.000074	.000228	.000174	.000473	.000274	.000717	.000374	.000961
.000075	.000232	.000175	.000476	.000275	.000720	.000375	.000965
.000076	.000236	.000176	.000480	.000276	.000724	.000376	.000968
.000077	.000240	.000177	.000484	.000277	.000728	.000377	.000972

OCTAL-DECIMAL FRACTION CONVERSION TABLE

OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.	OCTAL	DEC.
.000400	.000976	.000500	.001220	.000600	.001464	.000700	.001708
.000401	.000980	.000501	.001224	.000601	.001468	.000701	.001712
.000402	.000984	.000502	.001228	.000602	.001472	.000702	.001716
.000403	.000988	.000503	.001232	.000603	.001476	.000703	.001720
.000404	.000991	.000504	.001235	.000604	.001480	.000704	.001724
.000405	.000995	.000505	.001239	.000605	.001483	.000705	.001728
.000406	.000999	.000506	.001243	.000606	.001487	.000706	.001731
.000407	.001003	.000507	.001247	.000607	.001491	.000707	.001735
.000410	.001007	.000510	.001251	.000610	.001495	.000710	.001739
.000411	.001010	.000511	.001255	.000611	.001499	.000711	.001743
.000412	.001014	.000512	.001258	.000612	.001502	.000712	.001747
.000413	.001018	.000513	.001262	.000613	.001506	.000713	.001750
.000414	.001022	.000514	.001266	.000614	.001510	.000714	.001754
.000415	.001026	.000515	.001270	.000615	.001514	.000715	.001758
.000416	.001029	.000516	.001274	.000616	.001518	.000716	.001762
.000417	.001033	.000517	.001277	.000617	.001522	.000717	.001766
.000420	.001037	.000520	.001281	.000620	.001525	.000720	.001770
.000421	.001041	.000521	.001285	.000621	.001529	.000721	.001773
.000422	.001045	.000522	.001289	.000622	.001533	.000722	.001777
.000423	.001049	.000523	.001293	.000623	.001537	.000723	.001781
.000424	.001052	.000524	.001296	.000624	.001541	.000724	.001785
.000425	.001056	.000525	.001300	.000625	.001544	.000725	.001789
.000426	.001060	.000526	.001304	.000626	.001548	.000726	.001792
.000427	.001064	.000527	.001308	.000627	.001552	.000727	.001796
.000430	.001068	.000530	.001312	.000630	.001556	.000730	.001800
.000431	.001071	.000531	.001316	.000631	.001560	.000731	.001804
.000432	.001075	.000532	.001319	.000632	.001564	.000732	.001808
.000433	.001079	.000533	.001323	.000633	.001567	.000733	.001811
.000434	.001083	.000534	.001327	.000634	.001571	.000734	.001815
.000435	.001087	.000535	.001331	.000635	.001575	.000735	.001819
.000436	.001091	.000536	.001335	.000636	.001579	.000736	.001823
.000437	.001094	.000537	.001338	.000637	.001583	.000737	.001827
.000440	.001099	.000540	.001342	.000640	.001586	.000740	.001831
.000441	.001102	.000541	.001346	.000641	.001590	.000741	.001834
.000442	.001106	.000542	.001350	.000642	.001594	.000742	.001838
.000443	.001110	.000543	.001354	.000643	.001598	.000743	.001842
.000444	.001113	.000544	.001358	.000644	.001602	.000744	.001846
.000445	.001117	.000545	.001361	.000645	.001605	.000745	.001850
.000446	.001121	.000546	.001365	.000646	.001609	.000746	.001853
.000447	.001125	.000547	.001369	.000647	.001613	.000747	.001857
.000450	.001129	.000550	.001373	.000650	.001617	.000750	.001861
.000451	.001132	.000551	.001377	.000651	.001621	.000751	.001865
.000452	.001136	.000552	.001380	.000652	.001625	.000752	.001869
.000453	.001140	.000553	.001384	.000653	.001628	.000753	.001873
.000454	.001144	.000554	.001388	.000654	.001632	.000754	.001876
.000455	.001148	.000555	.001392	.000655	.001636	.000755	.001880
.000456	.001152	.000556	.001396	.000656	.001640	.000756	.001884
.000457	.001155	.000557	.001399	.000657	.001644	.000757	.001888
.000460	.001159	.000560	.001403	.000660	.001647	.000760	.001892
.000461	.001163	.000561	.001407	.000661	.001651	.000761	.001895
.000462	.001167	.000562	.001411	.000662	.001655	.000762	.001899
.000463	.001171	.000563	.001415	.000663	.001659	.000763	.001903
.000464	.001174	.000564	.001419	.000664	.001663	.000764	.001907
.000465	.001178	.000565	.001422	.000665	.001667	.000765	.001911
.000466	.001182	.000566	.001426	.000666	.001670	.000766	.001914
.000467	.001186	.000567	.001430	.000667	.001674	.000767	.001918
.000470	.001190	.000570	.001434	.000670	.001678	.000770	.001922
.000471	.001194	.000571	.001438	.000671	.001682	.000771	.001926
.000472	.001197	.000572	.001441	.000672	.001686	.000772	.001930
.000473	.001201	.000573	.001445	.000673	.001689	.000773	.001934
.000474	.001205	.000574	.001449	.000674	.001693	.000774	.001937
.000475	.001209	.000575	.001453	.000675	.001697	.000775	.001941
.000476	.001213	.000576	.001457	.000676	.001701	.000776	.001945
.000477	.001216	.000577	.001461	.000677	.001705	.000777	.001949

APPENDIX VI

Input/Output Typewriter Codes

CHARACTERS		CODE	CHARACTERS		CODE
UC	LC		UC	LC	
A	a	30	X	x	27
B	b	23	Y	y	25
C	c	16	Z	z	21
D	d	22)	0	56
E	e	20	*	1	74
F	f	26	@	2	70
G	g	13	#	3	64
H	h	05	\$	4	62
I	i	14	%	5	66
J	j	32	¢	6	72
K	k	36	&	7	60
L	l	11	½	8	33
M	m	07	(9	37
N	n	06	-	-	52
O	o	03	?	/	44
P	p	15	"	'	54
Q	q	35	°	+	46
R	r	12	.	.	42
S	s	24	:	;	50
T	t	01	,	,	40
U	u	34	÷	=	02
V	v	17	tab	tab	51
W	w	31	space		04
Backspace		61	Carriage Return		45
Lower Case		57	Upper Case		47

APPENDIX VII

1611/1612 PRINTER CODES

<u>CHAR</u>	<u>CODE</u>	<u>CHAR</u>	<u>CODE</u>
BLANK	20	:	00
0	12	=	13
1	01	≠	14
2	02	≤	15
3	03	%	16
4	04	[17
5	05	/	21
6	06]	32
7	07	,	33
8	10	(34
9	11	→	35
A	61	≡	36
B	62	^	37
C	63	-	40
D	64	v	52
E	65	\$	53
F	66	*	54
G	67	↑	55
H	70	↓	56
I	71	>	57
J	41	+	60
K	42	<	72
L	43	.	73
M	44)	74
N	45	≥	75
O	46	┌	76
P	47	;	77
Q	50		
R	51		
S	22		
T	23		
U	24		
V	25		
W	26		
X	27		
Y	30		
Z	31		

166 PRINTER CODES

<u>CHAR</u>	<u>CODE</u>	<u>CHAR</u>	<u>CODE</u>
BLANK	20	:	00
0	12	=	13
1	01	≠	14
2	02	≤	15
3	03	%	52
4	04	[17
5	05	/	21
6	06]	32
7	07	,	33
8	10	(34
9	11	→	35
A	61	≡	36
B	62	~	37
C	63	-	40
D	64	↑	16
E	65	\$	53
F	66	*	54
G	67	↑	55
H	70	↓	56
I	71	>	57
J	41	+	60
K	42	<	72
L	43	.	73
M	44)	74
N	45	≥	75
O	46	?	76
P	47	;	77
Q	50		
R	51		
S	22		
T	23		
U	24		
V	25		
W	26		
X	27		
Y	30		
Z	31		

For scientific applications
%, ~ and \$ may be replaced
with v, ^ or ¬ respectively.

APPENDIX VIII

Flexowriter Codes

UC	LC	CODE	UC	LC	CODE
A	a	30	Y	y	25
B	b	23	Z	a	21
C	c	16	o	0	58
D	d	22	1	1	74
E	e	20	2	2	70
F	f	26	3	3	64
G	g	13	4	4	62
H	h	05	5	5	68
I	i	14	6	6	72
J	j	32	7	7	60
K	k	36	8	8	33
L	l	11	9	9	37
M	m	07	-	-	52
N	n	06	'	/	44
O	o	03	()	54
P	p	15	+	,	46
Q	q	35	=	.	42
R	r	12	:	;	50
S	s	24	CR		45
T	t	01	Upper Case (UC)		47
			Lower Case (LC)		57
			Back Space (BS)		61
U	u	34	Color Shift (CS)		02
V	v	17	Tabulate (TAB)		51
			Stop		43
			Space		04
W	w	31	Tape Feed		00
X	x	27	Delete		77

- Note:
- 1) Leader - Blank tape, Delete - Deleted character
Stop - Stop Flexowriter reader,
 - 2) 10, 40, 41, 53, 55, 63, 65, 67, 71, 73, 75, and 76 - illegal

APPENDIX IX

Magnetic Tape BCD Codes

Character	Code (Octal)	Character	Code (Octal)
A	61	2	02
B	62	3	03
C	63	4	04
D	64	5	05
E	65	6	06
F	66	7	07
G	67	8	10
H	70	9	11
I	71	&	60
J	41	-	40
K	42	(blank)	20
L	43	/	21
M	44	. (period)	73
N	45	\$	53
O	46	*	54
P	47	, (comma)	33
Q	50	%	34
R	51	#	13
S	22	@	14
T	23	⌘	74
U	24	0 (numerical zero)	12
V	25	record mark	32
W	26	0 (minus zero)	52
X	27	0 (plus zero)	72
Y	30	group mark	77
Z	31	tape mark	17
0	12		
1	01		

APPENDIX X

Punched Card Codes

Char	Card	BCD	Char	Card	BCD	Char	Card	BCD	Char	Card	BCD
			+	12	60	-	11	40			20
1	1	01	A	12 1	61	J	11 1	41	/	0 1	21
2	2	02	B	12 2	62	K	11 2	42	S	0 2	22
3	3	03	C	12 3	63	L	11 3	43	T	0 3	23
4	4	04	D	12 4	64	M	11 4	44	U	0 4	24
5	5	05	E	12 5	65	N	11 5	45	V	0 5	25
6	6	06	F	12 6	66	O	11 6	46	W	0 6	26
7	7	07	G	12 7	67	P	11 7	47	X	0 7	27
8	8	10	H	12 8	70	Q	11 8	50	Y	0 8	30
9	9	11	I	12 9	71	R	11 9	51	Z	0 9	31
0	0	12									
=	8,3	13	.	12 8,3	73	\$	11 8,3	53	,	0 8,3	33
—	8,4	14)	12 8,4	74	*	11 8,4	54	(0 8,4	34

APPENDIX XI

PROGRAMMING EXAMPLES

The following are several internal programming problems with solutions which illustrate various uses of the computer instructions. Some of the problems can be programmed in more than one way; but the method chosen, although in some cases not the best, serves well for illustration.

One programming convention, occurring throughout the examples, is used in most utility and general purpose programs developed by CONTROL DATA: The locations 0070 - 0077 of all storage banks are used for temporary or transient storage of data, counters, etc. These locations should be avoided for program, table, or constant storage.

PROBLEM: Set up a program switch so that as the switch is executed program control is alternately transferred to locations (r)W and (r)V. (W and V are any two arbitrary locations).

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)a	SRC		5252	5252 is an alternating pattern of zero and one bits
(r)a+2	PJF	03		If positive - Jump to (r)W
(r)a+3	JFI	01		Jump to (r)V
(r)a+4	V			
(r)a+5	JFI	01		Jump to (r)W
(r)a+6	W			

PROBLEM: Starting at location (i)0200 are 10_8 words of packed BCD data. Unpack these words into a one character per word format starting at location (i)0300 with the character in the lower half of the word. Assume the unpack area to be clear. NOTE: A BCD character is 6 bits long.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)a	LDC		-10	Set loop counter
(r)a+2	STD	77		(d)0077 is counter location
(r)a+3	LDC		0300	FWA of unpacked area
(r)a+5	STD	76		Put in (d)0076
(r)a+6	ADN	01		A + 1 → A = 0301
(r)a+7	STD	75		Put in (d)0075
(r)a+10	LDC		0200	FWA of packed area
(r)a+12	STD	74		Put in (d)0074
(r)a+13	LDI	74		Packed word to A
(r)a+14	HWI	75		Lower character to unpacked area
(r)a+15	LS6			Shift left 6
(r)a+16	HWI	76		Upper character to unpacked area
(r)a+17	AOD	74		Increase addresses
(r)a+20	LDN	02		
(r)a+21	RAD	75		
(r)a+22	LDN	02		
(r)a+23	RAD	76		
(r)a+24	AOD	77		Loop counter + 1
(r)a+25	NZB	12		Return if not done

All done – Continue

PROBLEM: Transfer 100₈ words from location (i)0700 to location (i)2300 and perform this as a JPR subroutine whose entrance line is a.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)a-1	JFI	01		Exit line
(r)a	*	*		Return address stored here
(r)a+1	LCC		100	Loop count to A
(r)a+3	STD	77		(d)0077 is count location
(r)a+4	LDC		0700	FWA of area one
(r)a+6	STF	05		Initialize a+13
(r)a+7	LDC		2300	FWA of area two
(r)a+11	STF	04		Initialize a+15
(r)a+12	LDM		**	Parameterized FWA of area one
(r)a+14	STM		**	Parameterized FWA of area two
(r)a+16	AOB	03		FWA + 1
(r)a+17	AOB	02		FWA + 2
(r)a+20	AOD	77		Count + 1
(r)a+21	NZB	07		Loop if not complete
(r)a+22	ZJB	23		Go to exit – all done

PROBLEM: Count the number of positive, negative, and zero numbers in a table stored in (i)0100 to (i)0200. Put the 3 counts in locations (d)0070, (d)0071, and (d)0072. The program should start at location (r)0500.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)0500	LDC		0100	Initialize table address
(r)0502	STF	06		Put in load command (r)0510
(r)0503	LDN	00		Set A = 0 to initialize counts
(r)0504	STD	70		Positive count = 0
(r)0505	STD	71		Negative count = 0
(r)0506	STD	72		Zero count = 0
(r)0507	LDM		0100	Table word to A
(r)0511	ZJF	10		Jump if zero to (r)0521
(r)0512	PJF	11		Jump if positive to (r)0523
(r)0513	AOD	71		Neg. Cnt. + 1
(r)0514	AOB	04		Tbl. addr. + 1
(r)0515	SBC		0201	Test for end of table
(r)0517	NZB	10		Return to (r)0507 if table not finished
(r)0520	ZJF	05		Exit – all done
(r)0521	AOD	72		Zero count + 1
(r)0522	NZB	06		Return to tally
(r)0523	AOD	70		Positive count + 1
(r)0524	NZB	10		Return to tally

PROBLEM: Set all storage locations in storage bank (1) between the limits (1) 0100 and (1) 7700 inclusive, equal to zero.

<u>Location</u>	<u>F</u>	<u>E</u>	<u>G</u>	<u>Comments</u>
(r)a	LDC		0100	FWA of area to A
(r)a+2	ATE		a+2	FWA to BER; if buffer busy, delay
(r)a+4	LDC		7701	LWA+1 to A
(r)a+6	ATX		a+6	LWA+1 to BXR, if buffer busy, delay
(r)a+10	SBU	1		Set (b) = 1
(r)a+11	LDN	00		Set A = 0
(r)a+12	BLS		a+12	Start clear operation using the buffer
(r)a+14	NEXT INSTRUCTION			

APPENDIX XII

PROGRAMMING SYSTEMS

The computing power, flexibility, and speed of the 8090 Computer are enhanced by the many programming systems developed by Control Data for the 160-A Computer. These programming systems include symbolic assemblers, compilers, and interpretive systems with languages suited for general-purpose calculational tasks. A growing library of SWAP (the 160-A Users Group) programs is also available to all 8090 users.

OSAS-A

A symbolic assembler, the OSAS-A provides fully symbolic coding, automatic address correspondence, code-error checking, and listing of source and object program. The object code may be in fixed or relocatable format. Full machine language of the 8090 is available in symbolic operation codes. Pseudo operations control the assembler and its translation of the source program.

FORTRAN

FORTRAN includes a compiler, a subroutine library, and an interpreter. Programs are written in an algebraic-like notation using symbolic identifiers. The language of the FORTRAN System is the FORTRAN-II language. The system provides all input-output routines for 8090 peripheral equipment, including the optional multiply-divide unit (8083).

SICOM

SICOM for the Control Data 8090 Computer is a general purpose interpretive system utilizing floating point arithmetic. With SICOM the 8090 becomes a decimal, floating point machine with a 10-decimal digit, plus exponent, word length. The SICOM library includes many arithmetic and trigonometric subroutines.

INTERFOR

INTERFOR is an interpretive programming system for the 8090 Computer. It contains a symbolic assembler (FLAP), a binary program loader (FLOADER), a library of subroutines, and an interpreter. The system provides six index registers and 33-bit floating point arithmetic. Programs may be written for this system which will also run on the 1604-A Computer.

CEPS

CEPS is a programming system for solving civil engineering problems on the Control Data 8090 Computer. It enables the engineer to express the solution of a problem in a language at approximately the same level which he could use in describing his solution to another engineer. CEPS is problem oriented, modular, and the instruction repertoire is expandable.

AUTOCOMM

Designed for commercial data processing applications, AUTOCOMM provides a method of quickly and easily translating business problems into 8090 Computer solutions. It includes all input-output, move, compare, and edit routines. In addition, AUTOCOMM is decimally oriented and utilizes powerful instructions to minimize programming time.

COMMENT SHEET

CONTROL DATA 8090 COMPUTER SYSTEM
Reference Manual – Pub. No. 60091500

FROM: NAME: _____

BUSINESS
ADDRESS: _____

THESE COMMENTS REFER TO REV. _____ OF THIS MANUAL.

COMMENTS: (DESCRIBE ERRORS, SUGGESTED ADDITIONS OR
DELETIONS, ETC. INCLUDE PAGE NUMBER.)

CUT ALONG LINE

FORM CA 231 REV. 1-66

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.
FOLD ON DOTTED LINES AND STAPLE

STAPLE

STAPLE

FOLD


FOLD

FIRST CLASS
 PERMIT NO. 8241
 MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL
 NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
8100 34TH AVENUE SOUTH
MINNEAPOLIS, MINNESOTA 55440

ATTN: TECHNICAL PUBLICATIONS DEPT.
PLANT TWO



CUT ALONG LINE

FOLD

FOLD

STAPLE

STAPLE

CONTROL DATA SALES OFFICES

ALAMOGORDO • ALBUQUERQUE • ATLANTA • BILLINGS • BOSTON • CAPE
CANAVERAL • CHICAGO • CINCINNATI • CLEVELAND • COLORADO SPRINGS
DALLAS • DAYTON • DENVER • DETROIT • DOWNEY, CALIFORNIA • GREENS-
BORO, NORTH CAROLINA • HONOLULU • HOUSTON • HUNTSVILLE • MIAMI
MONTEREY, CALIFORNIA • INDIANAPOLIS • ITHACA • KANSAS CITY, KANSAS
LOS ANGELES • MADISON, WISCONSIN • MINNEAPOLIS • NEWARK • NEW
ORLEANS • NEW YORK CITY • OAKLAND • OMAHA • PALO ALTO • PHILA-
DELPHIA • PHOENIX • PITTSBURGH • SACRAMENTO • SALT LAKE CITY
SAN BERNARDINO • SAN DIEGO • SANTA BARBARA • SAN FRANCISCO
SEATTLE • ST. LOUIS • TULSA • WASHINGTON, D. C.

AMSTERDAM • ATHENS • BOMBAY • CANBERRA • DUSSELDORF • FRANK-
FURT • HAMBURG • JOHANNESBURG • LONDON • LUCERNE • MELBOURNE
MEXICO CITY • MILAN • MONTREAL • MUNICH • OSLO • OTTAWA • PARIS
TEL AVIV • STOCKHOLM • STUTTGART • SYDNEY • TOKYO (C. ITOH ELEC-
TRONIC COMPUTING SERVICE CO., LTD.) • TORONTO • ZURICH

8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440

CONTROL DATA
CORPORATION