

THE AES - 80 MICROPROCESSOR

REFERENCE MANUAL

AUTOMATIC ELECTRONIC SYSTEMS INC., 5455 PARE ST., MONTREAL 309 CANADA, TEL. (514) 735-6581 AES DATA INC., P.O. BOX 143 ST ALBANS, VERMONT 05478, TEL. (802) 524-3660



8 Ø

MICROPROCESSOR REFERENCE MANUAL

PROPRIETARY NOTICE: This publication contains proprietary information of Automatic Electronic Systems Inc. and shall not be reproduced, copied, or used for any purpose other than the consideration of technical content without the express written permission of a duly authorized representative of Automatic Electronic Systems Inc.

AUTOMATIC ELECTRONIC SYSTEMS INC., 5455 Pare Street Montreal 309

TEL.: (514) 735-6581

AES MICROPROCESSOR

TABLE OF CONTENTS

			Page
I.	System	Design Featu res	1
	l.Ø	General Characteristics	1
	1.1	Physical Configuration	1
	1.2	System Organization	2
	1.3	Instruction Memory	1 2 2 3 4 4
	1.4	Data Memory	3
	1.5	Arithmetic Logic Unit	4
	1.6	Registers	
		1.6.Ø P-Register	4 4
		1.6.1 A-Register	4
		1.6.2 L-Register	4
		1.6.3 LA-Register	- 5
		1.6.4 B-Register	5
	*	1.6.5 U-Register	5
	1.7	Decision Flags	4 5 5 5 5 6
	1.8	Push Down Stack	6
	1.9	Instruction Timing	6
	1.1ø	Input/Output Interface	6
II.	Microin	nstruction Repertoire	lØ
	2 <i>d</i>	Turkungting Normala	1 01
	2 . Ø	Instruction Formats	1Ø
		2.Ø.Ø Function 2.Ø.1 Decision	1Ø
		2.0.1 Decision	1Ø
		2.Ø.2 ROM Address 2.Ø.3 RAM Address	11 11 '
· · ·		2.Ø.4 Data Literal	11
· · · · · ·		2.Ø.5 ALU Literal	12
	2.1	Terms, Mnemonics and Symbols	12
	2.2	Load Data Bus Instructions	13
	2.3	Load Literal Buffer Instruction	14
	2.4	ALU Mode Instruction	14
	2.5	Load Accumulator Instructions	17
	2.6	RAM Address Instructions	17
	2.7	Store Into RAM Instruction	18
	2.8	Conditional Branch Instructions	18
	2.9	Set Page Instruction	19
	2.1Ø	Unconditional Jump Instruction	19
	2.11	Jump to Subroutine Instruction	2ø
	2.12	Return from Subroutine Instruction	2ø
	2.13	NOP and HALT Instructions	2ø
	2.14	PORC and the RST Instruction	21
	2 15	Real TIME CLOCK and the BTC Instruction	

III.	Input	c/Output	Page 23
	3.ø 3.1 3.2 3.3 3.4	Parallel I/O Multiprocessor Configuration I/O Instructions 3.4.1 U-Register Instructions 3.4.2 I/O Register Select Instructions 3.4.3 I/O Channel Select Instruction 3.4.4 Serial I/O Clock, Load and R/W Instructions 3.4.5 Relinquish Bus Control Instructions 3.4.6 Serial I/O Timing Instructions 3.4.7 Interrupt Instructions	29 3Ø
IV.	Timir	3.4.8 Other I/O Instructions	31
	4.Ø 4.1 4.2 4.3	Function and Literal Timing Branch Instruction Timing Subroutine Timing I/O Timing	35 35 35 35
v.	Progr	cam Development and Control Console	41
VI.	Softw	vare Development	45
VII.	Apper	ndices	
	A.1 A.2	Table of Binary to Octal to ASCII Convers: Operation Code List	ion A.1 B.1
	Illus	strations	
	1.1 1.2 2.1 3.1 3.2 3.3 4.1 4.2 4.3 4.4 4.5 5.1	Microprocessor Block Diagram Master Clock Timing Functional Programming Block Diagram Typical I/O System Configuration MSU Bus Interface Typical I/O Interface Card Function Timing Diagram Branch Instruction Timing Diagram Subroutine Timing Diagram Reading a Character Writing a Character Program Development and Control Console Pa	8 9 22 32 33 34 36 37 38 39 4Ø anel 44

SYSTEM DESIGN FEATURES

1.Ø. General Characteristics

1.

1.

The AES microprocessor is a byte oriented general purpose computer designed primarily for OEM use in dedicated applications. The main features and characteristics which describe its operation can be summarized as follows:

- . Instruction Memory Size up to 4096 12-bit words
- . Data Memory Size up to 4096 8-bit words
- . Tri-State Data bus
- 2k direct addressing of Instruction Memory
- . 1k direct addressing of Data Memory
- 24Ø nanosecond instruction time (full cycle) assuming all bipolar memory
- . Single clock cycle (1 state) per full instruction cycle
- . 6 Registers
- . All modes of 8-bit ALU under software control
- . Easy interchange and intermix of memory types and speeds within the same processor
- . Both parallel and serial I/O capability
- . 16 level automatic push down stack for routine linkage
- . Comprehensive instruction set. (49 basic one word instructions plus 43 arithmetic and logic instructions)
- . TTL Integrated Circuitry
- . Operating Temperature $\emptyset^{\circ}C$ to $7\emptyset^{\circ}C$ or $-55^{\circ}C$ to $125^{\circ}C$ depending upon grade of IC's used.

The microprocessor executes one complete instruction during one cycle of the basic timing clock. There are no sub-cycle time slots, or states, used within the basic instruction cycle. Consequently, the power of the individual instructions are somewhat less than those of a higher level processor, such as a "minicomputer". However these higher level instructions are available by writing "micro-programs" or "micro-routines" and give the flexibility of, in effect, writing an instruction set in addition to writing higher level routines.

1.1. Physical Configuration

The basic AES microprocessor is contained in one AES modular system unit. The MSU is a standard package configuration with the capability of containing 9 plug in cards. All cards are 7.00" x 7.35" and spaced 0.6" apart. The cards are interconnected either by an artwork or by a wire-wrap backplane. The microprocessor MSU contains the following cards:

- 1) Timing Generator
- 2) Control Logic A
- 3) Control Logic B
- 4) 1024×8 Data Memory (RAM)
- 5) 2048 x 12 Instruction Memory (ROM)

Most configurations leave a slot reserved for a maintenance and control interface card that interfaces the microprocessor to a program development and control console, thus enabling the operator to monitor and/or control the microprocessor during maintenance, test or programming.

The remaining 3 positions can be used for a variety of functions. For example if more ROM or RAM capability is required, then a combination of these cards can be inserted into the remaining positions.

Another slot may be reserved for the serial Input/Output control card. There are two versions of this card. In the simpler version the I/O address select, data and control lines are all TRIstate* outputs and inputs. The more complex version of the I/O card is identical to the simpler one in all respects except that differential line drivers and receivers are used in place of the TRI-state logic. The latter card, whose primary purpose is increasing the allowable load on the I/O bus, is used in cases where the I/O bus is longer than 20 ft and/or when more than 5 I/O channels are used. The remaining two slots may be filled by two parallel I/O interface cards, or 1 interface card and one parallel I/O buffer expander. The parallel I/O buffer card is meant (as in the case of the complex serial I/O card) for increasing the allowable I/O bus loading.

The ROM memory card may be removed and in its place a ROM simulator interface card inserted. This card is used to interface the microprocessor to a ROM simulator which is a part of the program development and control console. The ROM simulator, which is actually a fast bipolar random access memory, behaves exactly as a ROM card where the microprocessor is concerned. It is, however, possible to write instructions into the ROM simulator via an ASR 33 TTY, or a tape reader, thus enabling the programmer to develop and verify the final software before masking the program into the Read Only Memory.

1.2. System Organization

The AES microprocessor is a bus organized machine designed around a data transfer concept. An 8-bit TRI-state processor bus is used as the main highway for data traffic between registers and data memory. The source and destination of data travelling along the processor bus is under complete microprogram control. The basic microprocessor elements are shown in the block diagram of Figure 1-1.

1.3. Instruction Memory

Commands from the read-only instruction memory control all aspects of the microprocessor operation and all commands are executed in a single machine clock cycle. The l2-bit data from the ROM output bus is fed to an instruction decoder, the output of which determines the logic functions to be performed within the processor during the machine cycle. The ROM data bus also goes to the inputs of various registers within the microprocessor so that, depending

* National Semiconductor Corp. TM.

2.

upon the particular instruction decoded, literal data can be outputted directly from ROM.

1.4. Data Memory

The Data Memory is available with from 1 to 16 256 word by 8-bit modules for a maximum capacity of 4096 words. These modules can be selected from any of the following types and intermixed within the same processor.

Type 1 High speed parallel bipolar scratch pad memory. This type of 256 word memory module has a cycle time faster than the basic machine cycle time of $24\emptyset$ nanoseconds. Thus data can be read out of or written into this memory during a single machine clock cycle.

Type 2 Non volatile random access read/write core memory module. This type of memory module has a cycle time of 1 micro-second.

Type 3 MOS static random access read/write memory module. This module is partially powered by a rechargeable battery for standby power applications so that the memory remains non volatile for up to 48 hours after external power is removed.

Type 4 Bipolar read only memory module.

Type 5 Special purpose function modules.

As can be seen from figure 1-1, data is both read out of and written into data memory via the high speed 8-bit Tri-State processor bus. Thus, for real time applications, where time is at a premium, memory modules of type 1 should be used because of its speed. This type of memory module also satisfies the need for high speed general storage and working registers.

Memory module types 2 or 3 should be used in cases where momentary power failure can occur but where it is necessary to retain data stored into data memory prior to the power off condition.

Bipolar ROM modules may be used within the data memory bank for storing constants and other predefined data which will never be altered during a program.

Special purpose hardware options such as hardware multiply or fast parallel I/O may also be accommodated by using preselected Data memory address slots. This will be more fully explained in sections $1.1\emptyset$, $3.\emptyset$, 3.3 and 3.4.

1.5. Arithmetic Logic Unit (ALU)

The arithmetic logic unit operates on two 8-bit variables the tri-state processor bus and its own output buffer accumulator. The ALU is capable of performing up to 16 logic operations on its two input variables and a variety of arithmetic operations; the most important being add and subtract. The mode of the ALU is selected by the ALU command register which is set by executing a single ALU literal instruction.

1.6. Registers

1.6.Ø. P-Register: The 12-bit P (Program Counter) register indicates the address of the next instruction to be fetched out of instruction memory. The P-register automatically increments by one after the execution of each instruction except in the following cases. If the previous instruction was one of the following:

- a conditional branch instruction whose jumping criteria has been met,

- an unconditional jump instruction, or

- a jump to subroutine instruction, the least significant 11 bits of the P register are loaded with the ROM output data, thus defining the current page jump address. Similarly if the previous instruction was a return from subroutine instruction, the P-register is loaded with the return address last stored into the push-down stack.

1.6.1. A-Register: The 12-bit A (Data Memory Address) register holds the address of the data memory cell being read from or written into. During a RAM address command, its contents may be altered and the l -bit operand field of the instruction loaded into the least significant l bits of the A register.

In addition, three instructions alter the A-register so that:

- the contents of the A register may be incremented,

- the least significant 8 bits of the A register may be loaded with the data present on the TRI-state processor bus, or

- the most significant 4 bits of the A register may be loaded with the 4 least significant bits of the processor bus.

1.6.2. L-Register: The 8-bit L (Literal) register is loaded with the 8-bit literal field of a literal data instruction. If the output of the L register is enabled, an 8-bit literal is available on the processor bus.

4.

1.6.3. LA-Register: The 8-bit LA (ALU Command) register is similar to the L-register in that an 8 bit literal from ROM is loaded into it during an ALU literal instruction. The output of the LA-register selects the operating mode of the ALU.

1.6.4. B-Register: The 8-bit B (ALU Output Buffer) register is the ALU accumulator in which all results of the arithmetic and logical operations are stored. Using the appropriate instructions, the B register may be:

- a) partially loaded by the 4 least significant bits of the ALU output,
- b) partially loaded by the 4 most significant bits of the ALU output,
- c) completely, loaded by all 8 output bits of the ALU,
- d) rotated right by one bit, or
- e) cleared.

1.6.5. U-Register: The U (Universal) register is an 8-bit parallel in, parallel out, serial in or serial out register. It is primarily used as the serial I/O buffer register. To output an 8-bit character onto the serial I/O data bus, data is loaded into the U register from the TRI-state processor bus. When an I/O output command is initiated, the data from the U-register is automatically shifted out onto the I/O data bus. The data is also recirculated back into the U-register so that the character can be retransmitted if necessary. To input a character from the I/O data line, an input command is initiated and the 8-bit character is automatically shifted into the U-register. Appropriate instructions permit the U register to be merged (inclusive "OR" ed) with the data on the TRI-state processor bus, and also to be cleared.

The U-register is also a temporary storage buffer of data on the TRI-state processor bus. It is commonly used as a temporary storage for one byte of a 2 byte address pointer (2 word indirect address) from data memory.

1.7. Decision Flags

Within the microprocessor there are various status flag bits which are addressed by the appropriate decision instruction. These decision flags are tested by the microprogram to determine whether (or not) a conditional branch operation is implemented. If the decision instruction is decoded, for example, as "branch if decision flag 5 = logic 1", the next instruction will be interpreted as a jump address, or ignored, depending upon whether the decision flag was logic "1" or logic " \emptyset " respectively. Each decision flag may be tested for a logic "1" or a logic " \emptyset " condition permitting the use of both branch if " \emptyset " and branch if "1" instructions.

1.8. Push Down Stack

The AES microprocessor has a 16 level automatic push down stack which is used for routine linkage. When a jump to subroutine command is read from the instruction memory, the contents of the P register plus "2" is stored into the push down stack as a return address to be used when returning from the subroutine. After the return address is stored, the stack is virtually pushed down so that a lower level return address may be stored. This occurs when the subroutine itself calls up yet another subroutine. The next instruction will then automatically be interpreted as a jump address defining the starting location of the subroutine. When a return from subroutine command is read from ROM, the return address will be transferred to the P register from the push down stack during the next machine cycle. When an overflow (e.g. greater than 16 subroutine levels) or an underflow occurs in the push down stack, a decision flag is set.

1.9. Instruction Timing

The basic clock is a 12.5 MHz crystal oscillator. The frequency of this oscillator is divided down by 3, producing the microprocessor master clock. This clock has a pulse width of 8Ønano-sec. and a total period of 240 nano-sec. as shown in Fig. 1.2. This period forms the basic machine cycle time and all instructions are executed within this time slot. In some cases, where the instruction or data memory has an access time longer than 160 n sec, a memory ready flag from the memory device being accessed may be used to lengthen or delay the master clock in increments of 80 nano-This feature of having a variable cycle time is normally not sec. used. It does, however, provide the flexibility of intermixing both slow and fast memory types within the same microprocessor without completely slowing down the master clock to accommodate the slowest memory module. It should be noted that only the leading and trailing edges of the master clock pulse are used for strobing or setting the various logic functions throughout the control logic of the microprocessor. No other sub-clocks delay lines or one-shots are used for timing purposes. When the P register is incremented or loaded, the new instruction address is available. After the memory access time has been reached, data is available for instruction decoding. Both the leading and trailing edges of the next clock pulse are used for executing the instruction just read. The detailed timing diagrams for the various instructions are provided in section IV.

1.1Ø. Input/Output Interface

The AES microprocessor I/O interface provides the necessary timing and control to communicate with both low and high speed peripheral devices. The serial or low speed I/O bus consists of 8 address lines, (defining the peripheral device address), one read/write line, one load strobe line, 3 I/O clock lines, one flag status line, one interrupt flag, one interrupt acknowledge line and one serial data line. This I/O bus is used to transfer 8 bit serial characters into or out of the microprocessor at rates up to one character every 9.12 micro-seconds.

As soon as the selected peripheral has been addressed, and the data to be transferred is ready either in the U-register (for transmitting) or on the addressed I/O device (for receiving), a start I/O instruction is executed. The clocking and transfer of I/O data then becomes automatic, with the microprocessor free to execute other instructions during the I/O interval. As soon as the I/O transfer is complete, the I/O ready decision flag is set. This enables the microprocessor to branch when I/O is complete. In addition to the serial I/O, a parallel I/O capability is available. This is normally used as a means of providing hardware processor options such as hardware multiply/divide or sine/cosine function hardware etc.

This bus is also used as a means of accessing a large data base such as a disc or magnetic tape unit, where maximum data throughput is necessary.

The parallel I/O bus consists of 12 address lines, 8 I/O data lines, a write strobe, a read enable line, an interrupt flag, a device ready flag and an interrupt acknowledge line. The I/O address and data lines are the same as those used for accessing the microprocessor data memory, i.e. the 8 bit TRI-state processor bus is the same as the I/O data bus, and the A-register outputs are also the 12 addressing lines for the parallel devices. A power reset pulse is sent to all peripherals both on the serial and parallel I/O bus when the power on reset condition is present.

A more detailed description of both the serial and parallel I/O structure is given in section III.

7.





II. Micro-Instruction Repertoire

The AES micro-processor has 92 basic one-word instructions, all executable in 240 nanoseconds. This section describes all of these micro-instructions. With each description is a diagram showing the format of the command, the mnemonic used in referencing it and also the two character ASCII code. The latter is used as the binary paper tape format when loading the ROM simulator via an ASR 33 TTY or paper tape reader.

2.Ø. Instruction Formats

There are six basic instruction formats. Each microinstruction is 12 bits in length and is contained in a single read-only memory location.

The formats are for function, decision, ROM address, RAM address, Data Literal and ALU literal micro-instructions.

2.Ø.Ø. Function

The function micro-instructions have the following format:

ø	ø	ø	1,	s/c	2	FUNC	TIC	DN S	SELE	CT	
11	1Ø	9	8	7	6	5	4	3	2	1	ø

The function type of micro-instruction is used for setting or clearing various control signals within the machine. The simplest type of function is a latching function. In this case, execution of the instruction implies setting or clearing the logic signal defined by the function select code, depending upon whether bit 7 is a 1 or a \emptyset respectively. The second type of function is a strobing function. This type of instruction sets the addressed function line for one machine cycle period only. This type of function is used for strobing latches and clocking registers etc. Bit 7 is not decoded in this case.

The third type is a mutually exclusive function. The setting of one function within a mutually exclusive group also implies the clearing of all other functions within that group. If one mutually exclusive function is cleared, all functions within that group will also be cleared.

The last type of function is a strobe, branch type of instruction. This behaves like a strobe function, but in addition the next instruction is unconditionally treated as a branch address. The only function of this type is the jump to subroutine instruction explained in section 2.11.

2.Ø.1. Decision

The decision micro-instruction has the following format.

ø	ø	ø	ø	s/c	DE	CIS	ION	SE	LEC	т	
11	10	9	8	7	6	5	4	3	2	1	ø

10.

When bits 8-11 of the micro-instruction are \emptyset , the first seven bits form a selection address to interrogate one of 27 possible decision flags. If the flag is equal to the value of bit 7, the next micro-instruction will be treated as a branch address.

2.Ø.2. ROM Address

The ROM address micro-instruction has the following format:

1		CU	RRE	NT	PAG	ER	ОМ	ADD	RES	S	
11	ıø	9	8	7	6	5	4	3	2	1	ø

The ROM address micro-instruction is defined by a l in bit ll. After the execution of a valid decision or a strobe branch function, the least significant ll-bits of the next word of memory data coming from ROM is loaded into the P register. Bit ll of the P register remains unchanged, A ROM address command located anywhere else in a micro-program is ignored. The combination of a decision followed by a ROM address can be thought of as a two word conditional branch instruction.

2.Ø.3. RAM Address

The RAM address micro-instruction has the following format:

ø	1	CU	RRE	NT	PAG	ΕF	RAM	ADD	RES	S	
11	10	9	8	7	6	5	4	3	2	1	ø

When bits ll and 10 are 0 and l respectively, the remaining bits are stored into the least significant 10-bits of the A register. Bits 10 and 11 of the register are left unchanged.

2.Ø.4. Data Literal

The Data Literal address micro-instruction has the following format:

Ø	ø	1	ø		1	LI	TER	AL	.1	1	
11	10	9	8	7	6	5	4	3	2	1	ø

When bits 11, 10, 9 and 8 are 0, 0, 1 and 0 respectively, the 8 bit literal, defined by bits 0-7, is stored into the L-register.

2.Ø.5. ALU Literal

The ALU Literal address micro-instruction has the following format:



In a similar fashion to the data literal micro-instruction, the ALU literal command enables the 8 bit literal defined by bits \emptyset -7 onto the LA register.

2.1. Terms, Mnemonics and Symbols

The AES microprocessor's instruction memory consists of 12-bit words. For convenience of programming, entering data, printing out, and preparing punched paper tape, the 12 bits are organized into two modified ASCII characters of 6 bits each. These characters are a subset of the USA Standard Code for Information Interchange (USASCII). A conversion table between 6 bit binary to 2 number octal to ASCII is given in Appendix 1. To use this table , the 12 bit instruction is split into two 6 bit characters. The modified ASCII representation of the instruction is simply the most significant 6 bit character followed by the least significant character represented in modified ASCII. For example:

The modified ASCII representation of the following function

Ø	ø	ø	1	1	ø	ø	ø	ø	1	1 1
11	1ø	9	8	7	6	5	4	3	2	1 Ø

is FG.

Some of the symbols and terms used in the description of instructions are:

^A 1 ^{=A} 2	Set contents of A_1 equal to A_2 . A_2 is left unchanged.
JIS,xxx	Jump if flag xxx is set.
JIC,xxx	Jump if flag xxx is clear.
#	Logical OR operation.
•	Logical AND operation.
↑ •	Logical EXCLUSIVE OR operation.
A'	Logical Complement of A.
+	Arithmetic plus operation.
	Arithmetic minus operation.

The rest of section II is devoted to describing the AES Microprocessor instructions. The detailed functional programming block diagram shown in Fig. 2.1. may be used as a guide in understanding these commands.

- 2.2.
- Load Data Bus Instructions

Mnemonic	ASCII	Description
D=L	F@	Load data bus with contents of the L-register.
D=M	FA	Load data bus with data memory output.
D=U	FB	Load data bus with contents of the U-register.
D=B	FC	Load data bus with contents of the B-register.

These four instructions form a mutually exclusive function set.

2.3.

Load Literal Buffer Instruction

Mnemonic	ASCII	Description
$L = \underline{xxx}$	Hoc. Ioc. Joc.	Load L-Register with octal number $\frac{xxx}{\cancel{0}}$ (xxx may take on the values $\frac{\cancel{0}}{\cancel{0}}$ - 3778).
	K .c.	∞ will be one of the 64 ASCII characters listed in Fig. 2.1.

2.4. ALU Mode Instructions

This group comprises the instructions for performing logical and arithmetic operations on two 8-bit quantities namely D (8 bit processor data bus) and B (B-register output), and providing an 8 bit quantity as an output, termed F. This output may be stored into the B register by using the appropriate instruction. The ALU mode of instructions may further be subdivided into the following groups.

Loading Instructions

Mnemonic	ASCII ,	Description
F=D	L@	Set the ALU output equal to the data bus.
F=D'	LP	Set the ALU output equal to the complement of the data bus.
F=B	LZ	Set the ALU output equal to the B-register output.
F=B '	LU	Set the ALU output equal to the complement of the B-register output.
F=-1	LC	Set the ALU output equal to minus 1 (2's complement), i.e. all bits of F are logic 1.
F=Ø	LS	Set all bits of the ALU output to logic \emptyset .

Logic Instructions

Mnemonic	ASCII	Description
F=D#B	LA	Set the ALU output equal to the logical or of D and B.
F=D#B'	LB	Set the ALU output equal to the logical or of D and \overline{B}
F=D'#B	ΓX	Set the ALU output equal to the logical or of \overline{D} and B.
F=D'#B'	LT	Set the ALU output equal to the logical or of \overline{D} and \overline{B} .
F=D.B	L [Set ALU output equal to the logical and of D and B.
F=D.B'	TM	Set ALU output equal to the logical and of D and \overline{B} .
F=D'.B	LR	Set ALU output equal to the logical and of \overline{D} and B.
F=D'.B'	LQ	Set ALU output equal to the logical and of \overline{D} and \overline{B} .
F=D↑B	LV	Set ALU output equal to the exclusive or of D and B.
F=D↑B'	LY	Set ALU output equal to the exclusive or of D and \overline{B} .

Arithmetic Instructions

Mnemonic	ASCII	Description	
F=D+D	ΓΓ	Set ALU output equal to D.	o D plus
F=D+B	LI	Set ALU output equal to B.	o D plus
F=D+D+1	L,	Set ALU output equal to D plus l.	o D plus
F=D+B+1	L)	Set ALU output equal to B plus 1.	o D plus
F=D-B	L&	Set ALU output equal to B. (negative numbers a complement).	

Mnemonic	ASCII	Description	
F=D-B-1	LF	Set ALU output equal to D minus B minus l.	
F=D+1	L(space)	Set ALU output equal to D plus 1.	
F=D-1	LO	Set ALU output equal to D minus 1	•
Combined Log	ical and Arit	hmetic Instructions	

In the following group of instructions, it is assumed that logical operations are done before the arithmetic ones.

Mnemonic		ASCII	
F=D#B+D		LM	
F=D#B ' +D		LN	
Mnemonic	ASCII	Mnemonic	ASCII
F=D#B+1	L!	F=D#B'+1	L"
F=D#B+D+1	L-	F=D#B'+D+1	L.
F=D.B+D	LH	F=D.B'+D	LD
F=D.B+D+1	L (F=D.B'+D+1	L\$
F=D.B-1	LK	F=D.B'-1	LG
F=D#B+D.B'	LE	F=D#B'+D.B	LJ
F=D#B+D.B'+1	L%	F=D#B'+D.B+1	L*
Shift Rotate	Instructions		
Mnemonic	ASCII	Description	
F=BSL	LL	Set the ALU outputhe B-register shift. The LSB of is set to \emptyset .	ifted left one
 F=BRL	ML	Set the ALU outpu the B register ro bit. Thus the LS output is equal t B-register.	tated left one B of the ALU
EBR	N@	Set the B-registe rotate mode.	r into the

The first two shift rotate instructions require that the Bregister is enabled onto the data bus (D=B Is the last load data bus instruction to be executed).

Mnemonic	ASCII	Description
B=∅	РН	Clear the accumulator or B- register.
B=F	FI	Load the B-register with the output of the ALU.
B=FH	FJ	Load the B-register's most significant 4 bits with those of the ALU output. The least significant 4 bits of the B register are left unchanged.
B=FL	FK	Load the B-register's least significant 4 bits with those of the ALU output. The most significant 4 bits of the B- register are left unchanged.
B=BRR	FI	Rotate the B-register right on bit.

These instructions all fall under the category of strobe functions. The last preceding ALU Literal command before a B=BRR instruction must be EBR. On the other hand, the last preceding ALU Literal before B=F, B=FH or B=FL must not be EBR. $B=\emptyset$ will clear the accumulator in both cases.

2.6.	RAM Address In	structions	
	Mnemonic	ASCII	Description
	A= <u>xxx</u>	<i>∝ /</i> 3	Load A register with address <u>xxx</u> (<u>xxx</u> is the 10 bit RAM address and may take on the values $\emptyset - 1777_8$). Depending on the address chosen, α will be one of the following ASCII characters: (P, Q, R, S, T, U, V, W, X, Y, Z,[,], \uparrow , or \leftarrow) and β will be one of the 64 ASCII characters listed in Appendix 1. Bits 10 and 11 of the A-register are left unchanged.
	AL=D	FE	The data bus is loaded into the 8 least significant bits of the A-register. Bits 8, 9, 10 and 11 of the A-register are left un- changed.
	AH=D	FF	Bits 8, 9, 10 & 11 of the A- register are loaded with bits

17.

2.5.

 \emptyset , 1, 2 & 3 of the data bus respectively.

A=A+1 F:

Increment the contents of the A-register.

2.7 Store Into RAM Instruction

Mnemon	ic

ASCII

 \mathbf{FL}

M=D

Description

Load data bus into RAM. The address in RAM must be previously defined by a RAM address instruction. The data memory is normally in the read mode and the M = D instruction, which is a strobe function, sends a write pulse to the RAM for the duration of the machine cycle.

2.8. Conditional Branch Instructions

This group comprises the instructions that direct the program to a nonsequential address for execution of the instruction located there. As previously shown in section $2.\emptyset.1$, bits \emptyset to 6 of the ROM data define which of the possible 27 decision flags will define the logical condition for execution of the jump. The jump address is contained in the next word from instruction memory. Each of the following branch instructions comes in complementary pairs, i.e. jumping when the decision flag is either set or cleared.

Mnemonic	Mnemonic for Complement	ASCII	ASCII for Complement	Description
JIS, _{BR7}	JIC,BR7	BC	@C	Jump if B-register bit 7 is Set/Clear.
JIS,CRY	JIC,CRY	BD	@D	Jump if ALU carry output flag is Set/Clear. This flag is a "1" when there is an overflow or under- flow during an ALU addition or subtraction respectively.
JIS,D=B	JIC,D=B	BE	@E	Jump if data bus and B- register are equal/not equal. ALU must be in F=D-B-1 mode. (see pg.16).
JIS,DBØ JIS,DB1 JIS,DB2 JIS,DB3 JIS,DB4 JIS,DB5 JIS,DB6 JIS,DB7	JIC,DBØ JIC,DB1 JIC,DB2 JIC,DB3 JIC,DB4 JIC,DB5 JIC,DB6 JIC,DB7	BH BI BJ BK BL BM BN BO	0H 0J 0K 0L 0M 0N 00	Jump if bit n of the data bus is set/clear where $n = \emptyset$ to 7

MnemonicMnemonicASCIIASCIIDescriptionforforforComplementComplement

JIS, PDS

JIC,PDS BW

Jump if push down stack overflow flag is Set/ Clear. This flag is set when the 16 levels of push down stack are either overflowed or underflowed. It is automatically cleared when the microprocessor is in the PORC condition. Thus, a reset instruction will clear it. (see pg. 22).

The remaining conditional branch instructions are described in the section on Input/Output.

@W

2.9. Set Page Instructions

As shown in Section 2. \emptyset .2, the least significant ll-bits of a ROM address instruction enables the direct addressing of 2 \emptyset 48 memory locations. For addressing all the 4 \emptyset 96 locations, the following instructions should be used.

Mnemonic	ASCII	Description
PG=∅	DT	The most significant bit (bit 11) of the parallel input to the P-register is set to \emptyset . This means
		that the next valid decision to take place will cause a jump to
		page \emptyset of the instruction memory.
		The page is always set to \emptyset automatically after power goes on.
PG=1	FT	Bit ll of the P-register parallel
		input is set to 1 so that the next branch will be to the upper page
		of instruction memory.

It should be noted that a $PG_=\emptyset$ or $PG_=1$ instruction does not change the page at the time of the command, but rather defines the page to be jumped to at the next branch.

2.10. Unconditional Jump Instruction

Mnemonic	ASCII	Description
JMP	B@	This instruction causes an uncon- ditional jump to the address
		defined by the ROM address pointer
		following it and to the page number last set by the set page instruction.

19.

2.11. Jump to Subroutine Instruction

Mnemonic	ASCII	Description
JSR	FØ	This loads an address two greater than that in the P register into the push down stack. After this return address is stored, the stack is pushed down ready to accept another return address. The next instruction from ROM will be treated as an uncondi- tional branch address to which the P register will be set. This instruction is a strobe branch function.

2.12. Return from Subroutine Instruction

Mnemonic	ASCII	Description
RET	FN	This instruction causes the push down stack to "push up", thus revealing the last return address stored into it. This return address is then enabled onto the P register parallel input.
		In addition to the next instruction from ROM being executed, the return address will be loaded into the P register causing a return jump to the subroutine calling program.

2.13. NOP and HALT Instructions

Mnemonic	ASCII	Description
NOP	@@	No operation is performed by this instruction except that a one machine cycle delay of 240 n. seconds results.
HLT=Ø HLT=1 HLT=2 HLT=3 HLT=4 HLT=5 HLT=6 HLT=7 HLT=1Ø HLT=11 HLT=12 HLT=13 HLT=14 HLT=15 HLT=16 HLT=17	F(space) F! F# F\$ F\$ F% F& F F F(F) F* F+ F, F- F. F	If a maintenance and control chassis is interfaced to the micro- processor, any one of the 16 HALT instructions will stop the pro- cessor master clock. In the case where no maintenance and control chassis is connected to the micro- processor all HALT instructions are ignored and treated as NOPs.

2.14. PORC and the RST Instruction

The PORC or power on reset circuit is used to provide the required hardware initialization when first turning the microprocessor on. When power is first turned on, PORC condition exists within the microprocessor for approximately 100 milli seconds. During this condition the following is done.

- a) The master clock oscillator is disabled from the microprocessor.
- b) The P and A registers are cleared (set to address \emptyset).
- c) A power reset pulse is sent to all peripherals both on the serial and the parallel I/O bus.
- d) The instruction memory page function is set to \emptyset .
- e) The CLK, LD, R/W and RBC functions are all cleared. These functions will be explained in the section on Input/Output.
- f) The interrupt acknowledge function is set to \emptyset .
- g) The push down stack is set to subroutine level \emptyset and the overflow PDS flag is cleared.
- h) The master interrupt flag is disabled.

The PORC condition may also be initiated in two other ways. The first way is to press the reset button on the maintenance and control chassis, assuming it is connected to the microprocessor. The second way is to execute a reset instruction.

Mnemonic	ASCII	Description
RST	F8	Strobe the microprocessor into the PORC condition.

2.15. Real Time Clock and the RTC Instruction

The real time clock provides the setting of the decision flag at a crystal-controlled timing rate. The timing is derived from the microprocessor internal master clock which is divided down by some integral number as determined by optional strapping. This clock frequency may be strapped into the master interrupt circuit (see sec. 3.1.) for use in interrupt mode, or may be used as a decision flag to be detected under program control. Although only one decision flag (RTC) is mentioned, more are available as an option.

Mnemonic	Mnemonic for Complement Instruction	ASCII	ASCII for Complement Instruction	Description
JIS, RTC	JIC,RTC	BF	@F	Jump if real time clock is set/clear.

SERIAL 1/0 BUS



22

III. Input/Output

The AES Input/Output system provides a powerful and flexible interface between the microprocessor and the peripheral devices that are connect to it.

The I/O system may be subdivided into two principal parts namely (a) serial I/O and (b) parallel I/O. A typical I/O system configuration is shown in Fig.3-1.

3.Ø. Serial I/O

3.Ø.1. I/O Bus Structure

The I/O bus that interconnects the microprocessor to the external device has the following structural elements:

- a) Address: 8 lines defining an 8 bit I/O select code for addressing up to 256 8 bit registers. 5 lines are used for defining one of 32 channels and the remaining 3 are used for selecting one of 8 registers within the channel.
- b) Control: 5 lines called LOAD, R/W, CLOCK, IAK and POP. The first three signals control the transfer of data to or from the external device and the fourth signal acknowledge an interrupt request. The POP signal is the power on pulse generated during a PORC condition.
- c) <u>Flags</u>: A status flag corresponding to the I/O select code may be read on one line of the I/O bus. A serial I/O interrupt flag line is also available. This is the logical "OR" of all the interrupt flags within the system.
- d) Data: One bi-directional line is available on the serial I/O bus for transferring 8-bit serial characters to or from the microprocessor.
- e) Propagation Delay: Two additional clock lines exist within the serial bus. This permits the reading of serial data into the microprocessor to be independent of the physical length of the bus. The clock which is used to shift I/O data through the U-register is "transmitted" onto the I/O bus from the microprocessor and "reflected" from the addressed peripheral. The return clock line is then used so shift serial data into the U-register.

Drivers and receivers are contained in the microprocessor and in the external peripherals for signalling over the serial I/O bus. Three options concerning the types of line drivers or receivers are available to the user. Type 1: For simple systems (maximum of 2 I/O channels, proximity of less than 5 ft.), all unidirectional bus lines use standard TTL gates as both drivers and receivers and bi-directional lines use TRI-state * TTL logic gates as drivers and standard TTL gates as receivers. For this system configuration no serial Input/ Output control card is necessary.

<u>Type 2</u>: For medium sized systems (maximum of 5 I/O channels, proximity of less than $2\emptyset$ ft.) all bus lines use TTL TRI-state gates for both drivers and receivers. Each signal line is twisted with a ground line to form a twisted pair.

<u>Type 3</u>: For large systems, using more I/O than types 1 and 2, all bus lines make use of "Party Line" differential line drivers and receivers. These drivers are able to drive up to 1000 ft. of bus line at standard TTL speeds.

3.Ø.2 Modular System Unit Bus Interface

The modular system unit (MSU) bus interface card is designed to interface up to 8 I/O peripheral interface cards to the microprocessor serial I/O bus (see Fig.3.2). This card is intended for use in systems of type 3 and its primary function is to interface the differential driver and receiver signals to standard TTL logic levels. This card also decodes the eight address select lines to form 4 group.8 channel and 8 register linear select signals for enabling the I/O cards within the modular system unit.

The I/O devices within the MSU provide an I/O selected signal which indicates if one of them has been addressed. When this signal is high, the I/O flag status is enabled onto the I/O bus. When the I/O selected line is high and, in addition, the R/W line is in the read condition, both the data line and microprocessor I/O clock are enabled onto the I/O bus.

3.Ø.3 Typical I/O Board

A typical MSU module contains 9 I/O cards which communicate with an AES microprocessor through an MSU bus interface card. A typical example of the type of I/O cards is an 8 IN/8 OUT card. The block diagram of such a card is shown in Fig.3-3. The following is a description of the functions of the various block interconnections.

The 8 IN/8 OUT provides the following capabilities:

- 1) Reading status of 8 external points and inputting the information to the microprocessor.
- * National Semiconductor Corp. TM.

2) Outputting drives (sinks) to 8 external points

The input and output of this information is under complete microprocessor program control.

The block labelled I/O INTERFACE LOGIC provides the media of interpreting microprogrammed sequences as well as decoding the destination address of these sequences. The address decode is a strappable option. Consequently, if a string of commands contains the address of the 8 IN/8 OUT board then READ/WRITE action is initiated depending on the request. For example, if the request is to read status from 8 external points then the 8 points in question are strobed into the 8 BIT SHIFT REGISTER and a second sequence would automatically shift the data onto the serial I/O bus and into the microprocessor. Similarly the outputting of data follows the same pattern.

Several other features are provided for by the card. Consider first the 8 input lines. The status input lines are isolated from the logic with photocoupled isolators. This separates the logic from any power or ground line noise induced on the status lines. Furthermore, each line has an input filter which can protect against induced electrical transients (up to 3.5kV). A third feature is provided in the signal conditioning circuitry. This basically prevents any slowly changing status signals from causing the logic to operate in its linear region. Linear region operation would generate oscillations in the logic.

The output lines are also isolated from the logic and are protected against electrical transients. An important feature for the outputs is the capability of providing either a source of power for the 8 external points or of sinking current from these same 8 sources. This source/sink capability is an option on the card.

3.Ø.4 Serial I/O Interrupt

All I/O interface cards within a Modular System Unit having an interrupt flag, output this signal which is logically "OR" ed within the MSU to form the interrupt flag line. The interrupt flag lines from all Modular System Units are, similarly, logically "OR" ed to provide the serial I/O interrupt flag to the microprocessor.

This flag may be used to generate a master interrupt within the microprocessor.

3.1 Interrupt Structure

Eight decision flag bits are provided to designate a particular interrupt condition. When any of these bits are high, the master interrupt flag goes high. The master interrupt flag bit may be tested by the microprogram to detect the interrupt condition. When the microprocessor has recognized the interrupt request, it may respond accordingly.

The normal procedure for acknowledging an interrupt is to regularly monitor the master interrupt flag. This can be done by executing a decision instruction on the interrupt flag whenever returning from a subroutine. One must assume, of course, that the maximum allowable interrupt response time is not exceeded by the maximum subroutine execution time.

Normally, the interrupt flag is low and only 2 machine cycle times (480 n seconds) are wasted looking at the flag. If, however, the flag is high, the microprocessor can proceed to execute an interrupt servicing routine which checks the 8 interrupt flags in order of their priority.

The master interrupt flag may be disabled or enabled by using the appropriate instructions.

Once the flag responsible for generating the interrupt is found, it may be serviced. The interrupting flag should, however, be cleared prior to servicing the interrupt so that higher level interrupts may be monitored while servicing the lower level one.

Decision flags may be assigned to be interrupt status flags by strapping them into the master interrupt circuit. Flags normally assigned as interrupts are:

> Push Down Stack Flag Console Alarm Interrupt Power Fail Interrupt Relinquish Bus Flag Parallel I/O Interrupt Flag Serial I/O Interrupt Flag Real Time Clock Flag

3.2 Parallel I/O

As explained in section $1.1\emptyset$, the data memory and parallel I/O peripherals share the same high-speed bus. Thus the microprocessor views parallel I/O peripheral devices as active memory locations which perform special functions. There are some differences, however, between the way the data memory and the parallel I/O devices are operated upon by the microprocessor. It may be seen in Fig. 2.2, there are 3 control and 2 flag lines on the parallel I/O bus that are not used for accessing data memory. These are:

- a) <u>POP</u>: Power on pulse generated during a PORC condition. It is used for resetting all I/O devices.
- b) PFL: I/O status flag usually indicates that I/O device being addressed is ready.
- c) <u>PIN:</u> I/O interrupt flag used to indicate that at least one I/O device is interrupting.
- d) IAK: Interrupt acknowledge signal used for clearing the interrupt flag of the I/O device being addressed.
- e) <u>RBC</u>: This line does not go onto the I/O bus, but rather, is used to disable the microprocessor from both the serial and parallel I/O busses.

In some cases the parallel I/O status flag may be used to delay the master clock until the device is ready, as explained in section 1.9.

3.3 Multiprocessor Configuration

A capability exists whereby the AES microprocessor can disable itself from both the serial and parallel I/O busses. When a relinquish bus flag is sensed during an interrupt acknowledge routine, it is possible to disable all I/O line drivers and receivers from the I/O busses by executing a relinquish bus control instruction. This command is useful when there are 2 microprocessors on the same bus and where one of them is waiting on standby to take over bus control in the case of microprocessor failure.

3.4 I/O Instructions

The I/O instruction group is used for all communication between the computer and the peripheral devices that supply and receive data.

The RAM address instructions and the M=D and D=M instructions are also used for selecting, Read/Write control and read enabling of parallel I/O devices. As these have already been explained in sections 2.2, 2.6 and 2.7, they will be omitted from the following description.

	•		
U-Reg	gister.	Instru	ctions

3.4.1

Mnemonicm	ASCII	Description
U=Ø	FG	Clear the U-Register (serial I/O register).
U=U#D	FD	Form the logical "OR" function of the D bus and U-register words and store this into the U-register.

3.4.2 I/O Register Select Instruction

Mnemonic	ASCII	Description
RG=Ø RG=1 RG=2 RG=3 RG=4 RG=5 RG=6 RG=7	FX FY FZ F[F∖ F] F∫ F ←	Set the least significant 3 bits of the serial I/O select address to the octal number n where $n = \emptyset$ to 7. This defines the serial I/O register number.
RG=B	FM	Set the least significant 3 bits at the serial I/O select address equal to the least significant 3 bits of the B- register output.

These instructions form a mutually exclusive function set.

3.4.3. I/O Channel Select Instruction

The following instructions set the most significant 5 bits of the serial I/O select address to the number N, where N - \emptyset to 31. This defines the serial I/O channel number.

Mnemonic	ASCII	Mnemonic	ASCII
CHL=Ø	G@	CHL=16	GP
CHL=1	GA	CHL=17	GQ
CHL=2	GB	CHL=18	GR
CHL=3	GC	CHL=19	GS
CHL=4	GD	$CHL = 2\emptyset$	\mathbf{GT}
CHL=5	GE	CHL=21	GU
CHL=6	GF	CHL=22	GV
CHL=7	GG	CHL=23	GW
CHL=8	GH	CHL=24	GX
CHL=9	GI	CHL=25	GY
CHL=1Ø	GJ	CHL=26	GZ
CHL=11	GK	CHL=27	GE
CHL=12	GL	CHL=28	G١
CHL=13	GM	CHL=29	GJ
CHL=14	GN	$CHL=3\emptyset$	GŤ
CHL=15	GO	CHL=31	G←

3.4.4 Serial I/O CLOCK, LOAD and R/W Instructions

Mnemonic	ASCII	Description
CLK=Ø	DU	Clear the I/O clock line
CLK=1	FU	Set the I/O clock line
LD=Ø	DV	Clear the I/O load line
LD=1	FV	Set the I/O load line
R/W=R	DW	Set the I/O R/W line to \emptyset (read)
R/W=W	FW	Set the I/O R/W line to 1 (write)

These instructions are all latching functions.

3.4.5 Relinquish Bus Control Instructions

Mnemonic	ASCII	Description
RBC	FP	Disable all serial and parallel I/O line drivers and receivers
EBC	DP	Enable all serial and parallel I/O line drivers and receivers. These are automatically enabled during a PORC condition.
JIS,RBF	ВР	Jump if relinquish bus flag is set.
JIC,RBF	@P	Jump if relinquish bus flag is clear.

3.4.6 Serial I/O Timing Instructions

Mnemonic	ASCII	Description
SIO	FO	Start the automatic transfer of serial data between the U-register and the addressed serial I/O device. Data will
		be transferred into or out of the U-register depending on the status of the R/W line.

This is a strobe function.

29.

Mnemonic	ASCII
JIS, IOR	BB
JIC, IOR	@B

Description

Description

Jump if the I/O ready flag is set/clear. This flag is normally high. As soon as the SIO instruction is executed, the IOR flag goes low and remains there until the transfer of data is completed.

3.4.7 <u>Interrupt Instructions</u>

Mnemonic	ASCII
JIS,SIN	BQ
JIC,SIN	@Q
JIS,PIN	BS
JIC,PIN	@S
DIN	DQ
EIN	FQ
JIS,INT	BU
JIC,INT	@U
IAK=1	FR
IAK=Ø	DR

Jump if the serial interrupt flag is set/clear. Jump if the parallel interrupt flag is set/clear. Disable the master interrupt Enable the master interrupt Jump if the master interrupt is set/clear. Interrupt acknowledge. This latching function is used for setting or clearing both serial and parallel interrupt and/or status flags. In order to clear a serial interrupt or status flag, the interrupting I/O device must be addressed and the R/W line equal to write before the IAK instructions are executed. For acknowledging a parallel status or interrupt, read must be enabled (D=M) and the proper I/O device addressed

before the IAK pulse is sent. An IAK pulse is generated by following an IAK=1 instruction

by $IAK = \emptyset$.

3Ø.

3.4.8 Other I/O Instructions

Mnemonic	ASCII
JIS,IOD	BG
JIC,IOD	@G
JIS,SFL JIC,SFL	$\left. \begin{array}{c} BR \\ QR \end{array} \right\}$
JIS,PFL	BT
JIC,PFL	@T }
JIS,ALM	BA
JIC,ALM	@A

JIS, PWR JIC, PWR BV }

Description

Jump if serial I/O bus data line is set/clear.

Jump if serial I/O status flag is set/clear.

Jump if parallel I/O status flag is set/clear.

Jump if external alarm is set/ clear. This alarm flag decision line is not part of the serial or I/O bus but is reserved for I/O independent purposes such as operator interrupts or console alarms.

Jump if the power fail interrupt flag is set/clear. This flag should be connected to the "Power supply on" signal available in some power supplies. This signal is the result of comparing the preregulator voltage with a reference and will predetect a supply drop before at occurs. This flag remains low until after the supply voltage is set and goes low before the supply voltage drops.



FIG. 3-1: TYPICAL IO SYSTEM CONFIGURATION








IV. Timing

The AES microprocessor operates on a basic $24\emptyset$ nanosecond machine cycle. That is, a full execution cycle (read instruction from memory and execute instruction) is performed in each $24\emptyset$ n. second time interval (except in some special cases in which the period is extended: these cases were discussed in section 1.9). The timing diagrams presented in the following sections each correspond to a small program listed at the bottom of the diagram.

4.Ø Function and Literal Timing

The program shown on figure 4.1 consists of a series of function and literal instructions. These are listed in an order which will demonstrate the strobing and latching properties of the command.

4.1 Branch Instruction Timing

The program shown in figure 4.2 consists of a series of unconditional and conditional jump instructions. The F = D - B-1 and D = B commands are used in order to set the D = B flag high.

4.2. Subroutine Timing

The program shown in figure 4.3 illustrates the execution of a routine having 2 levels of subroutine. Both jumps and returns from subroutine are demonstrated.

4.3. I/O Timing

Two I/O routines are illustrated. The first, figure 4.4, reads an 8-bit character into the microprocessor from a serial I/O device. It is assumed that the character being read has already been loaded into the external device transfer register. The serial I/O is first set into the read mode and the channel and register are chosen. The reading is started by a start I/O instruction and the character is automatically shifted into the U-register. The microprocessor then runs in a small program loop waiting for the I/O ready flag. As soon as this flag is set, the contents of the U-register is enabled onto the data bus where it may be used for program requirements.

The second I/O routine (figure 4.5) describes the writing of an 8-bit character into a particular register of a channel and the transferring of it into the output buffer (see figure 3.3). It should be noted that for writing onto an I/O device, the output I/O clock precedes the U-register clock rather than following it, as is the case for reading a character.



FIG. 4-2

BRANCH INSTRUCTION TIMING





MASTER CLOCK		UUUU	<u> </u>	ប
P≖REGISTER (ADDRESS)	ØX1XZX3X4X5X4X5X4X5X4X5X4X5X4X5X4X5X4X5X4X5X4	5/4/5/4/5	X 4X5X4X5X6 X7)	χıø
ROM DATA (INSTRUCTION)				EXE
CHANNEL No	CHANNEL NUMBER 6			
REGISTER No	REGISTER NUMBER 3	-		
START I/O (SIO STROBE)	lſ			
IO READY FLAG	<u></u>			
I/O DATA	(MSB) X BIT & BIT S X BIT A X BIT 3 X BIT 2 X BIT 1 X B	нт 🕫 🗙 Віт	7 (MSB)	
I/O CLOCK (OUTPUT)		-1		
I/O CLOCK (U-REGISTER)			- <u></u>	
DATA ON D BUS		1.1.1.1.1.1		U
1	1 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32	34 3 6 3	1 18 4Ø 42 4	4
	CYCLES FROM TØ	PRO	GRAM	
	= PREVIOUSLY DEFINED	ADDRESS	INTRUCTION	
		Ø 1 2	R/W = R CHL = 6 RG = 3	
		3 4 5	SIO JIC, IOR ADDRESS 4	
	FIG. 4.4 READING A CHARACTER	6	D = U	

39



Program Development and Control Console (PDCC)

v.

A PDCC the front panel of which is shown on figure 5-1 is available for programming testing and maintenance of the AES microprocessor. When the console is connected to a microprocessor, the operator is capable of executing the microprogram in a step-by-step fashion. It is not however required for normal operation of the system.

There are three fundamental ways in which the PDCC can be interfaced with an AES microprocessor. The first is used when monitoring a microprocessor that is part of a larger system. In this case, the PDCC is used primarily as a passive display and the only active control that the console has over the microprocessor is the ability to halt, reset, single step and set a command address. The microprogram is limited to that stored in the microprocessor ROM and there is no way of altering an instruction. This configuration requires a PDCC interface card for interfacing the microprocessor unit to the PDCC.

The second configuration is used for checking a microprocessor without the instruction ROM. In addition to the PDCC interface card, a ROM Interface card is necessary. This card is inserted into the Read Only Memory Slot and is also connected to the ROM simulator which is part of the PDCC. The ROM simulator is a high speed random access bipolar memory which behaves like a ROM as far as the microprocessor is concerned. Its contents, however, are alterable by loading instructions into it via the maintenance and control chassis switch register, an ASR 33 teletype or a punched tape reader.

The third configuration is one in which the microprocessor cards themselves are inserted into the PDCC. This combined console provides an AES microprocessor package which may be used in developing the software necessary for the final dedicated application.

The Program Development and Control Console contains the following elements:

- 1. Four octal displays, each having four digits, for displaying ROM DATA, ROM ADDRESS, RAM ADDRESS and the switch register contents, respectively.
- 2. One 2-digit octal display for subroutine level indication.
- 3. An 8-bit data display.
- 4. A bank of 26 indicators, indicating the following conditions: RUN, HALT AND PORC

.

41.

functions:

RELINQUISH BUS CONTROL, INTERRUPT ACKNOWLEDGE, START I/O and MASTER INTERRUPT ENABLE

and decision and interrupt flags:

I/O Ready, I/O Data, D=B, ALU Carry Output, ALU Carry Input, Relinquish Bus Flag, Serial Interrupt, Serial Status Flag, Parallel Interrupt, Parallel Status Flag, Master Interrupt, Power Fail, Real Time Clock, I/O Clock, U-register Clock, I/O Load, I/O R/W, and Alarm and Push Down Stack Flag.

- 5. Data Display Select Switches. These seven interlocked switches select the register or bus to be displayed on the data display indicators. The displays which can be selected are: the D-bus, U-register, B-register, Serial I/O address select, L-register, LA-register and the 8-bits of Data Memory output.
- 6. A numerical keyboard numbered from Ø to 7 with a CLEAR pushbutton. These nine keys constitute the switch register keyboard and the numbers are serially shifted into the switch register octal display as keyed. The CLEAR pushbutton clears the switch register of all numbers keyed.
- 7. RUN Switch. This switch places the microprocessor in the run mode, thus causing it to execute instructions.
- 8. HALT Switch. This switch stops the microprocessor at the end of the current machine cycle.
- 9. STEP Switch. This switch executes one machine cycle each time it is pressed.
- 1Ø. RESET Switch. This switch places the microprocessor into the PORC condition. When the switch is released, the microprocessor remains in a halt condition.
- 11. LOAD ADDRESS Switch. This switch transfers the switch register contents into the P-register, thereby setting up the address of the next instruction to be performed.
- 12. LOAD MEMORY Switch. This switch stores the contents of the switch register into the instruction memory location specified by the current value of the P-register. The P-register is automatically incremented after operation of the Load Memory Switch, to simplify storing data into consecutive locations. In the case where the instruction memory is ROM, depressing this switch merely increments the P-register.

- 13. DISPLAY MEMORY Switch. This switch causes the ROM data octal numbers on the PDCC to display the contents of the location specified by the P-register. The Pregister is automatically incremented after operation of the Display Memory Switch.
- 14. LOAD PROGRAM Switch. Depressing this switch automatically loads a binary tape into the ROM Simulator.
- 15. LIST PROGRAM Switch. Depressing this switch automatically lists a program stored in the ROM Simulator. The listing will be in the ASCII format with a carriage return and line feed after each instruction, and will begin at the address specified by the P-register.
- 16. MAIN POWER Switch. This three position switch turns power (OFF), (ON) and disables all other control switches (LOCK).
- 17. A lamp test switch. This switch permits the testing of all indicator lights.

The following switches are located on the inside of the front panel.

- 18. An external clock connector used for providing an external source for the master clock oscillator.
- 19. An Internal/External switch for selecting the source of the master timing clock.
- 2Ø. TTY/READER Switch. If both the teletype and tape reader options are available, the position of this switch determines which of these two devices is used to load binary tapes.
- 21. PARITY/NO PARITY. Enables the confirmation of an even parity bit on all binary tapes loaded.
- 22. FWD/REV. Switch. Determines the direction of tape flow through the tape reader when loading a program.
- 23. ECHO/NO ECHO. Enables or disables automatic printing of tapes read in though TTY tape reader.
- 24. DISABLE/ENABLE BUS. Clears or sets the RBF flag.



					an a
	·····				
		<u></u>			
ĸ	MAST	FNARI	ALU	ALU	II-RFG
PT	INTPT	ENABL INTPT			CLOCK
		L		VUI	
)CK	R/W	DATA	LOAD	FLAG	INTPT
		1			
			OFF	ON	LOCK
					,
	1		ł		
	<u> </u>	· · · · ·	ļ		
EP	RUN	HALT	RESET	ALM	LAMP
	<u> </u>	ļ	 	1231	TEST
1	 	.			
]					
	L		L	L	1

VI. Software Development

6.1 AES 8Ø-ASSEMBLER

The AES-8 \emptyset Assembler allows programmers to write their micro instruction programs in a symbolic language.

The assembler input is a source program which can be on:

paper tape,
punched card,
magnetic tape, or

- disc.

The output consist of:

an object program punched on paper tape
a source program listing which can be displayed on a C.R.T terminal or typed on an ASCII printing device (teletype, line printer, etc.).

The assembler is a 2 pass system or a 3 pass system if the punch and the printer are mechanically linked together as in the ASR-33 teletype.

The assembler accepts 1-9 instructions and micro instructions and 5 pseudo-instructions.

Instructions and pseudo-instruction operands can be either numeric (octal or decimal), symbolic (1 to 5 alpha-numeric characters) or a combination of both: symbolic plus or minus a numeric displacement.

The listing includes line-number, address (octal) instruction in both codes: 6-bit ASCII and octal, and the source statement.

Error count and instruction count are provided.

The AES-8 \emptyset assembler is actually a cross-assembler and it exists in different versions:

- Cross-assemblers written in popular mini computer assemblers. These we can run with most 4k computers and a teletype.
- 2) Cross-assembler written in FORTRAN II. Can run on any computer with a minimum of 8K of core and the proper combination of peripherals (at least one paper tape punching device).

3) Self-assembler to be used in the AES 8Ø Program Development and Control Console with an external memory of 4k X16.

The present version of this 2 pass cross-assembler includes the following features:

1.	Symbolic Addressing:
	Examples: For ROM addresses JMP Label
	For RAM addresses A = Label
	For I/O Channels CHL = Label
	For Program Origin ORG Label
	for frogram origination of the laber
2.	Symbolic Literals:
	Example: L = Label
• 1 • -	
3.	Octal and Decimal Constants:
	ExamplesJSR 377
•	JMP1
	A = D3
	$L = Dl \emptyset \emptyset$
4.	Symbolic Addresses and Literals Modified by a Constant:
	Examples: JMP Label - 1000
	$L = Label - D3\emptyset$
5.	Diagnostics:
	For: Double defined labels
	Undefined labels
	Illegal labels
	Symbol table overflow
	Constant overflow
and the second	Illegal addresses.
6.	Listing: In addition to the original source
	instructions the assembler provides, from
	left to right:
	- Source tape line numbers (decimal)
	- Instruction memory address (octal)
	- Instruction memory data both in octal
	and modified ASCII.
	Page numbering is also provided.

46.

7. Listing Controls: During the second pass, the operator has the choice of printing only the page number, only the line number or the complete listing. This is done by enabling the proper bits of the switch register and has effect even while the listing is taking place.

If the program does not begin with an origin statement, the assembler will request one from the operator. In addition, the operator can select one of the following options at the beginning of pass 2.

- the listing only
- the binary tape only
- both listing and binary tape
- none of these (diagnostics only).
- Label Formats: 1 to 5 alphanumeric characters may be used the first of which must be alphabetic (A to Z and @).
- 9. Label Field: Labels must begin in column 1. The remaining columns up to and including column 6 must be filled with spaces.
- 10. Mnemonic Filed: Mnemonics must begin in column 7 and are terminated either by a space or a carriage return.
- 11. Operand Fields: The operand of a branch, channel or origin instruction begins in column 11 and is terminated by a space or carriage return. The operand of a literal and data memory address instruction begins in column 9 and is similarly terminated by a space or a carriage return.
- 12. Comment Field: A comment may be inserted anywhere after a space, but before a carriage return, terminating a mnemonic or an operand.
- 13. Comment Line: An entire line may be devoted to a comment providing the first column contains an *.

* a listing sample follows

PAGE 24

	Q1 (1	0104	IA	1000	TTOC	1 - 00	(7)			FLAG M	ACZ	e tracilitation de la companya de la
					1100							
	0162	2127				وبا 10	RIC	1 \ 1	IESI	a ock	•	
		2130				2010) 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 - 1990 -						
				0601		D=M				1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		
		2132				JI S.	DB 7	TX 2	TEST	FLASH	ER	FLAG
	· ` •	2133	1)	6151			t., 1997. 1997.					
	0165	2134	FØ	0660		JSR	SET		SET	¥1		••
		2135	ØK	6013								· · · ·
	0166	2136				JSR	INC		INC	TOC (S	AME	WD)
		2137										
	0167		•	1216		L=21	6			$(A_{i},A_{i}) \in A_{i}$		
							U					
				0600		D=L			C AL 1			
		21 42				F= D-						
				0004		JI C.	R= D	1X 2	B= D) ?		
		2144		6151								
	Ø171	2145	FØ	06.60		JSR	OL RW	D				
		2146	ØU	6025		•	•	÷.,				
	0172	21 47	FØ	Ø66Ø		J SR	SCF					
		2150										
					TX2	RET	· · ·					
		2152			• • • • • • • •	NOP						
	0175			0000		101						
			E .0	arra	TV 1	100	CLEA	n				
	0176				TX 1	JSR	UL LA	R				
		2154								- -		
		2155										
	0178	2156	00	0000		NOP						
	Ø179	*									· · ·	
	0180	*										
•	Ø181 -	* SCA	AN F	FAILUF	RE SUBI	ROUTI	NE					
			AN F	FAILUF	RE SUBI	ROUTI	NE					
	Ø182	*	AN F	FAILUF	E SUBI	ROUTI	NE					
	Ø182 Ø183	*										
	Ø182 Ø183 Ø184	* * 2157	00	2100	RE SUBI	A= 10	Ø					
	Ø182 Ø183 Ø184 Ø185	* 2157 2160	Q@ HP	2100 1020		A= 10 L=20	Ø	ALIDI				
•	Ø182 Ø183 Ø184 Ø185	* 2157 2160 2161	Q@ HP FØ	2100 1020 0660		A= 10 L=20	Ø	AUDI	O AL	ARM		
•	Ø182 Ø183 Ø184 Ø185 Ø186	* 2157 2160 2161 2162	Q@ HP FØ ØK	2100 1020 0660 6013	SCF	A= 10 L=20 J SR	Ø Şet					
•	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187	* 2157 2160 2161 2162 2163	Q@ HP FØ ØK Q)	2100 1020 0660 6013 2151	SCF	A= 10 L = 20 J SR A= TX	Ø SET BUF+	1 5		ARM ON ADE	RES	S
•	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187	* 2157 2160 2161 2162	Q@ HP FØ ØK Q)	2100 1020 0660 6013 2151	SCF	A= 10 L=20 J SR	Ø SET BUF+	1 5)RES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187	* 2157 2160 2161 2162 2163	Q@ HP FØ ØK Q) FØ	2100 1020 0660 6013 2151	SCF	A= 10 L = 20 J SR A= TX	Ø SET BUF+	1 5			DRES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187	* 2157 2160 2161 2162 2163 2164	00 hp Fø Øx 0) Fø	2100 1020 0660 6013 2151 0660	SCF	A= 10 L = 20 J SR A= TX	Ø SET BUF+	1 5)RES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø186 Ø187 Ø188 Ø189	* 2157 2160 2161 2162 2163 2164 2165	Q@ HP FØ ØK Q) FØ 6< FA	2100 1020 0660 6013 2151 0660 6074	SCF	A= 10 L = 20 J SR A= TX J SR	Ø SET BUF+ BTOL	1 \$		ON ADE	DRES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø186 Ø187 Ø188 Ø189	* 2157 2160 2161 2162 2163 2164 2165 2166 2167	90 HP Øk 90 Fø Fa 0<	2100 1020 0660 6013 2151 0660 6074 0601 0013	SCF	A= 10 L=20 JSR A= TX JSR D=M	Ø SET BUF+ BTOL	1 \$	STATI	ON ADE	DRES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187 Ø188 Ø188 Ø189 Ø190	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170	90 HP FØ ØK 9) FØ 6< FA 0k 1<	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174	SCF	A= 10 L=20 JSR A= TX JSR D=M JIC,	Ø SET BUF+ BTOL DB3	1 \$	STATI	ON ADE	DRES	S
	0182 0183 0184 0185 0186 0187 0188 0187 0188 0189 0190 0191	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171	Q@ HP FØ ØK Q) FØ FA @K 1< Q3	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163	SCF	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16	Ø SET BUF+ BTOL DB3 3	1 \$	STATI	ON ADE)RES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187 Ø188 Ø188 Ø189 Ø190	* 2157 2160 2161 2162 2163 2164 2165 2166 2166 2167 2170 2171 2172	90 HP Øk 90 FØ 64 FA 03 B0	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200	SCF	A= 10 L=20 JSR A= TX JSR D=M JIC,	Ø SET BUF+ BTOL DB3 3	1 \$	STATI	ON ADE)RES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187 Ø188 Ø189 Ø190 Ø190 Ø191 Ø192	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173	Q@ HP ØK Q) FØ Ø< FA @K 1< Q3 B@ 1=	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175	SCF	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP	Ø SET BUF+ BTOL DB3 3 AS2	1 \$	STATI	ON ADE)RES	S
	Ø182 Ø183 Ø184 Ø185 Ø186 Ø187 Ø188 Ø188 Ø189 Ø190 Ø191 Ø192 Ø193	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174	Q@ HP ØK Q) FØ Ø< FA Q3 B@ 1= Q2	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162	SCF AS1	A= 10 L= 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16	Ø SET BUF+ BTOL DB3 3 AS2 2	1 \$	STATI	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0188 0189 0190 0191 0192 0193 0194	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175	90 HP ØK 90 FØ FØ FA 03 B0 1= 02 LA	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401	SCF	A= 10 L= 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F= D#	Ø SET BUF+ BTOL DB3 3 AS2 2	1 \$	STATI	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0188 0189 0190 0191 0192 0193 0194 0195	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176	00 HPØK 00 FØ< AK 10 B1= 2 LA FI	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F= D# B= F	Ø SET BUF+ BTOL DB3 3 AS2 2	1 \$	STATI	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0195 0196	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177	00 HP Ø V F Ø V F Ø V F Ø V F Ø V V V V V V V	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F= D# B= F D= B	Ø SET BUF+ BTOL DB3 3 AS2 2	1 \$	STATI	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0187 0188 0189 0190 0191 0192 0193 0194 0195 0196 0197	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200	00 HP Ø V F Ø V F Ø V F Ø V F Ø V F Ø V V F Ø V V V V	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614	SCF AS1	A= 10 L = 20 J SR A= TX J SR D= M J I C, A= 16 J MP A= 16 F = D # B= F D= B M = D	Ø SET BUF+ BTOL DB3 3 AS2 B	1 \$	STATI	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0187 0188 0189 0190 0191 0192 0193 0194 0195 0196 0197	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177	00 HP Ø V F Ø V F Ø V F Ø V F Ø V F Ø V V F Ø V V V V	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F= D# B= F D= B	Ø SET BUF+ BTOL DB3 3 AS2 B	1 \$	STATI	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0187 0188 0189 0190 0191 0192 0193 0194 0195 0196 0197	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200	90 HP ØK 90 FØ FØ FØ FØ FØ FØ FO FL FL FL	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614	SCF AS1	A= 10 L = 20 J SR A= TX J SR D= M J I C, A= 16 J MP A= 16 F = D # B= F D= B M = D	Ø SET BUF+ BTOL DB3 3 AS2 2 B AG1	1 \$	STATI	ON ADE	DRES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0195 0196 0197 0198 0199	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200 2201 2202	90 HPØK 90 FØ FØ FØ FØ K 10 B 12 LA FC FLI HH	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614 2011 1010	SCF AS1	A= 10 L= 20 JSR A= TX JSR D=M JIC, A= 16 JMP A= 16 F= D# B= F D= B M= D A= FL L= 10	Ø SET BUF+ BTOL DB3 3 AS2 B AG1	1 S	STATI TEST	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0195 0196 0197 0198 0199	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200 2201 2202 2203	90 HFØK) FØ <ak<90 B1=2 AIFFL HHFØ</ak<90 	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614 2011 1010 0660	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F= D# B= F D= B M= D A= FL	Ø SET BUF+ BTOL DB3 3 AS2 B AG1	1 S	STATI TEST	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0195 0194 0195 0197 0198 0199 0200	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200 2201 2202 2203 2204	00 HFØQ) ØFØ AK 00 B10 LFFLHØK	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614 2011 1010 0660 6013	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F = D# B= F D = B M = D A = FL L = 10 J SR	Ø SET BUF+ BTOL DB3 3 AS2 B AG1	1 S	STATI TEST	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0193 0194 0195 0195 0196 0197 0198 0199 0200	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200 2201 2202 2203 2204 2205	0 0 0 0 0 0 0 0 0 0 0 0 0 0	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614 2011 1010 0660 6013 0616	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F = D# B= F D = B M = D A = FL L = 10 J SR RE T	Ø SET BUF+ BTOL DB3 3 AS2 B AG1	1 S	STATI TEST	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0193 0194 0195 0196 0197 0198 0199 0200 0201 0202	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200 2201 2202 2203 2204 2205 2206	00 HFØQ) ØFØ AK 00 B10 LFFLHØK	$\begin{array}{c} 2100\\ 1020\\ 0660\\ 6013\\ 2151\\ 0660\\ 0074\\ 0601\\ 0013\\ 6174\\ 2163\\ 0200\\ 6175\\ 2162\\ 1401\\ 0611\\ 0603\\ 0614\\ 2011\\ 1010\\ 0660\\ 6013\\ 0616\end{array}$	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F = D# B= F D = B M = D A = FL L = 10 J SR	Ø SET BUF+ BTOL DB3 3 AS2 B AG1	1 S	STATI TEST	ON ADE)RES	S
	0182 0183 0184 0185 0186 0187 0188 0189 0190 0191 0192 0193 0194 0193 0194 0195 0195 0196 0197 0198 0199 0200	* 2157 2160 2161 2162 2163 2164 2165 2166 2167 2170 2171 2172 2173 2174 2175 2176 2177 2200 2201 2202 2203 2206 *	0 0 0 0 0 0 0 0 0 0 0 0 0 0	2100 1020 0660 6013 2151 0660 6074 0601 0013 6174 2163 0200 6175 2162 1401 0611 0603 0614 2011 1010 0660 6013 0616	SCF AS1	A= 10 L = 20 J SR A= TX J SR D=M JI C, A= 16 JMP A= 16 F = D# B= F D = B M = D A = FL L = 10 J SR RE T	Ø SET BUF+ BTOL DB3 3 AS2 B AG1	1 S	STATI TEST	ON ADE)RES	S

48.

6.2 TRUTH TABLE GENERATOR

Once a microprocessor program has been completely debugged, a set of ROM modules containing the successful program may be ordered.

This can be easily done by using the Truth Table generator program.

This program accepts a microprocessor object tape as input.

Its output is a 6-page truth table for every block of 256 word of ROM.

Presently the Read Only Memory is organized around 256 x 4 bit elements and the truth table is divided into 3 parts: right, middle, and left sections to form 256 x 12 bit words.

However the program can be easily modified to accommodate other ROM formats.

6.3 STANDARD LIBRARY

A series of often used subroutines is available presently and consists mostly of communication oriented tasks. Additions to this library are continuously made.

Here are	some samples:
TRANS	Transfer a word from 1 place to another
INC	Increment a word
SET	Set bit(s) of a word
CLEAR	Clear bit(s) of a word
CLRWD	Clear a word (all bits)
SETWD	Set a word (all bits)
RAMØ	Erase all the RAM (used after power on)
ALF	Rotate the B-register 4 bits left (=right)
BTOL	Convert a binary number into linear
BCD 2	Convert 2 BCD digits into binary
CODE	Compute an 8 bit Bose Chaudhuri error code
WRITE	Output a word
READ	Input a word
LTOB	Linear to binary
BTBCD	12 bit binary to 4 BCD digits
SHFTR	16 bit word right shift of 1 bit
STORI	Store B INDIRECT (16 bit POINTER)
LOADI	Load B INDIRECT (16 bit POINTER)
INCDB	Increment a 16 bit word
DADD	Add 2 16 bit words
SHFTL	16 bit word left shift of 1 bit.

5Ø.

6.4 DIAGNOSTICS

A complete set of diagnostic programs allows a microprocessor user to check and trouble shoot a microprocessor when it is connected to a maintenance panel.

APPENDIX 1

BINARY TO OCTAL TO ASCII CONVERSION

A−Ø

BINARY	OCTAL	ASCII		BINARY	OCTAL	ASCII
000000	00	0		100000	40	(SPACE)
000001	01	A		100001	41	1
000010	Ø2	B		100010	42	••
000011	Ø3	С		100011	43	#
000100	Ø 4	D		100100	44	\$
000101	05	E		100101	45	%
000110	Ø6	Я		100110	46	&
000111	07	G		100111	47	' (APOS.)
001000	10	Н		101000	50	(
001001	11	I		101001	51)
001010	12	J		101010	52	*
001011	13	K		101011	53	+
001100	14	L		101100	54	(COMMA)
001101	15	M		101101	55	-
001110	16	N		101110	56	•
001111	17	0		101111	57	
010000	20	P		110000	60	Ø
010001	21	Q		110001	61	1
010010	22	R		110010	62	2
010011	23	S		110011	63	3
010100	24	Т		110100	64	4
010101	25	Ŭ		110101	65	5
010110	26	V		110110	66	6
010111	27	W		110111	67	7
011000	30	X		111000	70	8
011001	31	Y		111001	71	9
011010	32	Z		111010	72	:
011011	33	[(SHIFT K)		111011	73	3
011100	34	<pre>\ (SHIFTL)</pre>		111100	74	<
011101	35] (SHIFT M)	. · · · ·	111101	75	.
011110	36	t (SHIFT N)		111110	76	>
Ø11111	37	<pre>+ (SHIFT 0)</pre>		111111	77	?

FIG. A.1

TABLE OF BINARY TO OCTAL TO ASCII CONVERSION

APPENDIX 2

OPERATION CODE LIST

.

MNEMONIC

DESCRIPTION

CODE ASCII OCTAL

LOAD DATA BUS INSTRUCTIONS

D=L L-REGISTER ONTO D BUS F@ Ø6ØØ D=M DATA MEMORY ONTO D BUS FA Ø6Ø1 D=U U-REGISTER ONTO D BUS FB Ø6Ø2 D=B B-REGISTER ONTO D BUS FC Ø6Ø3 RAM ADDRESS INSTRUCTIONS A=O O INTO L.S. 1Ø-BITS OF A-REGISTER © 2000 2000 un	til
D=M DATA MEMORY ONTO D BUS FA Ø6Ø1 D=U U-REGISTER ONTO D BUS FB Ø6Ø2 D=B B-REGISTER ONTO D BUS FC Ø6Ø3 <u>RAM ADDRESS INSTRUCTIONS</u>	til
D=U U-REGISTER ONTO D BUS FB Ø6Ø2 D=B B-REGISTER ONTO D BUS FC Ø6Ø3 <u>RAM ADDRESS INSTRUCTIONS</u>	til
D=B B-REGISTER ONTO D BUS FC Ø6Ø3 <u>RAM ADDRESS INSTRUCTIONS</u>	til
RAM ADDRESS INSTRUCTIONS	til
	til
A=0 O INTO L.S. 10-BITS OF A-RECISTER OF 2000	til
AL=D D BUS INTO L.S. 8-BITS OF 3777	
AH=D L.S. 4 BITS OF D BUS INTO M.S. 4 BITS OF A-REGISTER FF Ø6Ø6	
A=A+1 INCREMENT A-REGISTER F: Ø672	
LOAD ACCUMULATOR INSTRUCTIONS	
LOAD ACCOMPLATOR INSTRUCTIONS	
B=Ø CLEAR B-REGISTER FH Ø61Ø	
B=F ALU INTO B-REGISTER FI Ø611	
B=FH ALU M.S. 4 BITS INTO B-REGISTER FJ Ø612	
B=FL ALU L.S. 4 BITS INTO B-REGISTER FK Ø613	
B=BRR ROTATE B-REGISTER RIGHT FI Ø611	
EBR ENABLE B-REGISTER ROTATE N@ 1600	
LOAD LITERAL BUFFER INSTRUCTION	
L= \textcircled{O} (INTO L-REGISTER \textcircled{O} (I) \cancel{O} ur	itil
1377	
STORE INTO RAM INSTRUCTION	
M=D D BUS INTO RAM FL Ø614	
U-DECISMED INCHDUCMIONS	
U-REGISTER INSTRUCTIONS	
$U=\emptyset \qquad CLEAR U-REGISTER \qquad FG \qquad \emptyset 6 \emptyset 7$	
U=U#D 'OR' CONTENTS OF U AND	
D-REGISTER AND STORE INTO U FD Ø6Ø4	

ALU MODE INSTRUCTIONS ©

MNEMONIC	ASCII CODE	OCTAL	MNEMONIC	COD ASCII	E OCTAL
F=D F=B	L@ LZ	14ØØ 1432	F=D' F=B'	LP LU	142Ø 1425
F=-1	LC	14ø3	F=Ø	LS	1423
F=D#B F=D ' #B	LA LX	14Ø1 143Ø	F=D#B' F=D'#B'	LB LT	14Ø2 1424
F=D.B F=D'.B	L[LR	1433 1422	F=D.B' F=D'.B'	LW LQ	1427 1421
F=D ↑ B	LV	1426	F=D B'	LY	1431
F=D+D F=D+D+1	LL L,	1414 1454	F=D+B F=D+B+1	LI L)	1411 1451
F=D-B	L&	1446	F=D-B-1	\mathbf{LF}	14Ø6
F=D+1	L (SPACE)	144Ø	F=D-1	LO	1417
F=D#B+D F=D#B+1 F=D#B+D+1 F=D.B+D F=D.B+D+1 F=D.B-1 F=D#B+D.B' F=D#B+D.B'+1	LM L ! LH L (LK LE L%	1415 1441 1455 141Ø 145Ø 1413 14Ø5 1445	F=D#B'+D F=D#B'+1 F=D#B'+D+1 F=D.B'+D F=D.B'+D+1 F=D.B'-1 F=D#B+D.B F=D#B'+D.B+1	LN L" LD L\$ LG LJ L*	1416 1442 1456 14Ø4 1444 14Ø7 1412 1452

MNEMONIC

DESCRIPTION

ASCII OCTAL

SHIFT ROTATE INSTRUCTIONS ①

F=BSL	SET ALU TO B SHIFTED LEFT. SET L.S.B. TO Ø	$\mathbf{L}\mathbf{L}$	1414
F=BRL	SET ALU TO B REGISTER ROTATED LEFT.	ML	1514
JMP	UNCONDITIONAL JUMP	B@	ø2øø
JSR	JUMP TO SUBROUTINE	FØ	Ø66Ø
RET	RETURN FROM SUBROUTINE	FN	Ø616
NOP	NO OPERATION	@ @	øøøø
PG=Ø PG=1	NEXT BRANCH TO PAGE Ø NEXT BRANCH TO PAGE 1	DT FT	Ø424 Ø624
$HLT=\emptyset$ HLT=1 HLT=2 HLT=3 HLT=4 HLT=5 HLT=6 HLT=7 $HLT=1\emptyset$ HLT=11 HLT=12 HLT=13 HLT=14 HLT=15 HLT=16 HLT=17		F (SPAC F! F# F\$ F\$ F& F F (F) F* F+ F, F- F. F.	E)Ø64Ø Ø641 Ø642 Ø643 Ø644 Ø645 Ø645 Ø651 Ø652 Ø653 Ø653 Ø655 Ø655 Ø655

MNEMONIC FOR FLAG	DESCRIPTION OF BRANCH INSTRUCTION FLAG	CODE JIS	JIC
ALM IOR BR7 CRY D=B RTC IOD	EXTERNAL ALARM SERIAL I/O READY M.S.B OF B-REGISTER CARRY OUTPUT OF ALU D BUS EQUAL TO B-REGISTER REAL TIME CLOCK SERIAL I/O DATA	 BA Ø2Ø1 BB Ø2Ø2 BC Ø2Ø3 BD Ø2Ø4 BE Ø2Ø5 BF Ø2Ø6 BG Ø2Ø7 	@D ØØØ4 @E ØØØ5 @F ØØØ6
DBØ DB1 DB2 DB3 DB4 DB5 DB6 DB7	BITØOFDBUSBIT1OFDBUSBIT2OFDBUSBIT3OFDBUSBIT4OFDBUSBIT5OFDBUSBIT6OFDBUSBIT7OFDBUS	BH Ø21Ø BI Ø211 BJ Ø212 BK Ø213 BL Ø214 BM Ø215 BN Ø216 BO Ø217	@I ØØ11 @J ØØ12 @K ØØ13 @L ØØ14 @M ØØ15 @N ØØ16
RBF SIN SFL PIN PFL INT PWR PDS	RELINQUISH BUS FLAG SERIAL I/O INTERRUPT SERIAL I/O STATUS PARALLEL I/O INTERRUPT PARALLEL I/O STATUS MASTER INTERRUPT FLAG POWER FAIL FLAG PUSH DOWN STACK OVERFLOW	 BP Ø22Ø BQ Ø221 BR Ø222 BS Ø223 BT Ø224 BU Ø225 BV Ø226 BW Ø227 	 @Q ØØ21 @R ØØ22 @S ØØ23 @T ØØ24 @U ØØ25 @V ØØ26

MNEMONIC

DESCRIPTION

CODE ASCII OCTAL

I/O REGISTER SELECT INSTRUCTIONS

RG=B	SET I/O REGISTER NO. TO 3 L.S. BITS OF B-REG.	FM	Ø615
RG=Ø RG=1 RG=2 RG=3 RG=4 RG=5 RG=6 RG=7	SET I/O REGISTER NO. TO \emptyset SET I/O REGISTER NO. TO 1 SET I/O REGISTER NO. TO 2 SET I/O REGISTER NO. TO 3 SET I/O REGISTER NO. TO 4 SET I/O REGISTER NO. TO 5 SET I/O REGISTER NO. TO 5 SET I/O REGISTER NO. TO 7	FX FY F2 F [F\ F] F↑	Ø63Ø Ø631 Ø632 Ø633 Ø634 Ø635 Ø636 Ø637
	SERIAL I/O CLOCK, LOAD AND R/W INST	RUCTIONS	
CLK=Ø CLK=1 LD =Ø LD =1 R/W=R R/W=W	CLEAR I/O CLOCK SET I/O CLOCK CLEAR I/O LOAD SET I/O LOAD SET I/O TO READ SET I/O TO WRITE	DU FU DV FV DW FW	Ø425 Ø625 Ø426 Ø626 Ø427 Ø627
	OTHER FUNCTION INSTRUCTIONS		
RBC EBC SIO RST CHL= ()	RELINQUISH BUS CONTROL ENABLE BUS CONTROL START SERIAL I/O RESET SET I/O CHANNEL TO [®]	FP DP FO F8 G⊙	Ø62Ø Ø42Ø Ø617 Ø67Ø Ø7ØØ until Ø737
DIN EIN	DISABLE INTERRUPT ENABLE INTERRUPT	DQ FQ	Ø421 Ø621
IAK=Ø IAK=1	CLEAR INTERRUPT ACKNOWLEDGE SET INTERRUPT ACKNOWLEDGE	DR FR	Ø422 Ø622

NOTES

- ① 1Ø BINARY BITS (Ø 1777₈)
- 3 ONE OF THE 64 ASCII CHARACTERS OF TABLE A-1.
- \odot 8 BINARY BITS (\emptyset 377₈).
- **⑤** ONE OF THE FOLLOWING ASCII CHARACTERS: HIJK
- ⊙ # LOGICAL OR
 - . LOGICAL AND
 - ↑ LOGICAL EXCLUSIVE OR
 - A' LOGICAL COMPLEMENT OF A
 - + ARITHMETIC PLUS OPERATION
 - ARITHMETIC MINUS OPERATION
- ⑦ THOSE INSTRUCTIONS REQUIRE THAT D=L IS THE LAST DATA BUS INSTRUCTION EXECUTED.
- ⑧ ANY DECIMAL NUMBER FROM Ø-31
- O ONE OF THE 32 ASCII CHARACTERS ON THE LEFT SIDE OF FIGURE A-1.