



Z8® Microcontrollers

For Computer Peripheral and
Consumer Electronics Applications



Includes Specifications
for the following parts:

Z86C04

Z86E04

**Product
Specifications
Databook**



Z8® Microcontrollers

For Peripherals and Consumer Electronic Products

**Includes Specifications
for the following parts:**

- **Z86C04**
- **Z86E04**

Databook



**Z86C04 Z8® CMOS 8-Bit
Low Cost 1K ROM Microcontroller**

1

**Z86E04 Z8® CMOS OTP
8-Bit Microcontroller**

2

**Superintegration™
Products Guide**

S

**Zilog's Literature Guide
Ordering Information**

L

Notes:



Z86C04

CMOS Z8® 8-BIT LOW COST
1K ROM MICROCONTROLLER

FEATURES

- 8-Bit CMOS Microcontroller
- 18-Pin DIP
- Low Cost
- 3.0V to 5.5V Operation Range
- Low Power Consumption; 50 mW (Typical)
- Brown-Out Protection
- Fast Instruction Pointer; 1.25 µs @ 8 MHz
- Two Standby Modes - STOP and HALT
- 14 Input/Output Lines
- Three Digital Inputs at CMOS Levels
- Eleven Digital Inputs at CMOS Levels;
Schmitt-Triggered
- 1 Kbytes of ROM
- 124 Bytes of General-Purpose RAM
- Two Programmable 8-Bit Counter/Timers Each
with a 6-Bit Programmable Prescaler.
- Six Vectored, Priority Interrupts from
Six Different Sources
- Clock Speed of 8 MHz
- Watch-Dog/Power-On Reset Timers
- Two On-Board Comparators
- On-Chip Oscillator that Accepts a Crystal, Ceramic
Resonator, LC, or External Clock Drive.
- Programmable Interrupt Polarity

GENERAL DESCRIPTION

The Z86C04 Microcontroller Unit (MCU) is a member of the Z8® single-chip microcontroller family with 1 Kbytes of ROM and 124 bytes of general-purpose RAM. The device is packaged in 18-pin DIP and is manufactured in CMOS technology. The Zilog Z86C04 offers all the outstanding features of the Z8 family architecture, and easy software/hardware system expansion along with low cost, low power consumption.

The Z86C04 is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, industrial and commercial applications.

For applications which demand powerful I/O capabilities, the Z86C04 provides 14 pins dedicated to input and output. These lines are grouped into three ports, and are configurable under software control to provide I/O, timing, and status signals.

There are two basic address spaces available to support this wide range of configurations, Program Memory, and 124 bytes of general-purpose registers.

GENERAL DESCRIPTION (Continued)

To unburden the program from coping with real-time tasks such as counting/timing and I/O data communications, the Z86C04 offers two on-chip counter/timers with a large number of user selectable modes. Also, there are two on-board comparators that can process analog signals with a common reference voltage (Figure 1).

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: /B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power Ground	V _{cc} GND	V _{DD} V _{ss}




Figure 1. Functional Block Diagram

PIN DESCRIPTIONS




Table 1. 18-Pin DIP Identification

Pin #	Symbol	Function	Direction
1-4	P24-P27	Port 2, Pins 4, 5, 6, 7	In/Output
5	V _{cc}	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8	P31	Port 3, Pin 1, AN1	Input
9	P32	Port 3, Pin 2, AN2	Input
10	P33	Port 3, Pin 3, REF	Input
11-13	P00-P02	Port 0, Pins 0, 1, 2	In/Output
14	GND	Ground	
15-18	P20-P23	Port 2, Pins 0, 1, 2, 3	In/Output

Figure 2. 18-Pin DIP Configuration

PIN DESCRIPTION (Continued)

XTAL1, XTAL2 Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (8 MHz max) to the on-chip clock oscillator and buffer.

Port 0 (P02-P00). Port 0 is a 3-bit I/O, nibble programmable, bidirectional, Schmitt-triggered CMOS compatible I/O port. These three I/O lines can be configured under software control to be an input or output (Figure 3).




Figure 3. Port 0 Configuration

Port 2 (P27-P20). Port 2 is an 8-bit I/O, bit programmable, bidirectional, Schmitt-triggered CMOS compatible I/O port. These eight I/O lines can be configured under software

control to be an input or output, independently. Bits programmed as outputs may be globally programmed as either push-pull or open-drain (Figure 4).





Figure 4. Port 2 Configuration

PIN DESCRIPTION (Continued)

Port 3 (P33-P31). Port 3 is a 3-bit, CMOS compatible port with three fixed input (P33-P31) lines. These three input lines can be configured under software control as digital

inputs or analog inputs. These three input lines can also be used as the interrupt sources IRQ0-IRQ3 and as the timer input signal (T_{IN}) (Figure 5).




Figure 5. Port 3 Configuration

Comparator Inputs. Two analog comparators are added to Port 3 inputs for interface flexibility.

Typical applications for the on-board comparators are: Zero crossing detection, A/D conversion, voltage scaling, and threshold detection.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP Mode. The common voltage range is 0-4V when the V_{CC} is 5.0V.

Interrupts are generated on either edge of comparator 2's output, or on the falling edge of comparator 1's output. The comparator output may be used for interrupt generation, Port 3 data inputs, or T_{IN} through P31. Alternately, the comparators may be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

The Z8 MCU incorporates special functions to enhance the Z8's application in industrial, scientific research, auto, and consumer applications.

FUNCTIONAL DESCRIPTION

Reset. Upon power-up the Power-On Reset circuit waits for T_{POR} msec plus 18 crystal clocks and then starts

program execution at address %000C (Hex) (Figure 6). Reference the Z86C04 control registers' Reset value (Table 2).




Figure 6. Internal Reset Configuration

Table 2. Z86C04 Control Registers

Addr.	Reg.	D7	D6	D5	D4	D3	D2	D1	D0	Comments
F1	TMR	0	0	0	0	0	0	0	0	
F2	T1	U	U	U	U	U	U	U	U	
F3	PRE1	U	U	U	U	U	U	0	0	
F4	TO	U	U	U	U	U	U	U	U	
F5	PRE0	U	U	U	U	U	U	U	0	
F6*	P2M	1	1	1	1	1	1	1	1	Inputs after reset
F7*	P3M	U	U	U	U	U	U	0	0	
F8*	P01M	U	U	U	0	U	U	0	1	
F9	IPR	U	U	U	U	U	U	U	U	
FA	IRQ	U	U	0	0	0	0	0	0	IRQ3 is used for positive edge detec- tion
FB	IMR	0	U	U	U	U	U	U	U	
FC	FLAGS	U	U	U	U	U	U	U	U	
FD	RP	0	0	0	0	0	0	0	0	
FF	SPL	U	U	U	U	U	U	U	U	
*00	Port 0	U	U	U	U	U	U	U	U	
*02	Port 2	U	U	U	U	U	U	U	U	
03	Port 3	U	U	U	U	U	U	U	U	

Note:

- Registers are not reset after a Stop-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be reconfigured as shown in Table 2 and the user must avoid Bus contention on the port pins or it may affect device reliability.

Program Memory. The Z86C04 can address up to 1 Kbytes of internal program memory (Figure 7). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0-1024 are on-chip mask-programmed ROM.




Figure 7. Program Memory Map

FUNCTIONAL DESCRIPTION (Continued)

Register File. The Register File consists of three I/O port registers, 124 general-purpose registers, and 14 control and status registers (R0, R2-R3, R4-R127, and R241-R253, respectively - Figure 8). The Z86C04 instructions can access registers directly or indirectly through an 8-bit address field. This allows short 4-bit

register addressing using the Register Pointer. In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 9) addresses the starting location of the active working-register group. Upon power-up, the general purpose registers are undefined.

Location	Identifiers
255	Stack Pointer (Bits 7-0)
254	General-Purpose Register
253	Register Pointer
252	Program Control Flags
251	Interrupt Mask Register
250	Interrupt Request Register
249	Interrupt Priority Register
248	Ports 0-1 Mode
247	Port 3 Mode
246	Port 2 Mode
245	To Prescaler
244	Timer/Counter0
243	T1 Prescaler
242	Timer/Counter1
241	Timer Mode
240	Not Implemented
128	
127	
4	General Purpose Registers
3	Port 3
2	Port 2
1	Reserved
0	Port 0

Figure 8. Register File




Figure 9. Register Pointer

Stack Pointer. The Z86C04 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.


GPR (R254). This register is a general-purpose register.

Counter/Timer. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources, however the T0 can be driven by the internal clock source only (Figure 10).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided-by-four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or not retriggerable, or as a gate input for the internal clock.



* Note: Divide-by-two is not used in Low EMI Mode.

Figure 10. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The Z86C04 has six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 11). The six sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and the two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 3).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z86C04 interrupts are vectored through locations in program memory. When an interrupt machine cycle is activated, an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Table 3. Interrupt Types, Sources, and Vectors

Source	Name	Vector Location	Comments
AN2(P32)	IRQ0	0,1	External (F)Edge
REF(P33)	IRQ1	2,3	External (F)Edge
AN1(P31)	IRQ2	4,5	External (F)Edge
AN2(P32)	IRQ3	6,7	External (R)Edge
T0	IRQ4	8,9	Internal
T1	IRQ5	10,11	Internal

Notes:

F = Falling edge triggered

R = Rising edge triggered




Figure 11. Interrupt Block Diagram

Clock. The Z86C04 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 8 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendor's crystal recommended capacitors (capacitance is between 10 pF to 250 pF which depends on the crystal manufacturer, ceramic resonator and PCB layout) from each pin directly to device Ground pin 14 (Figure 12).

Note that the crystal capacitor loads should be connected to V_{ss} , pin 14 to reduce Ground noise injection.

HALT Mode. Turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The device can be recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT.

STOP Mode. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to less than 10 μ A. The STOP Mode can be released by two methods. The first method is a RESET of the device by removing V_{cc} . The second method is if P27 is configured as an input line when the device executes the STOP instruction. A low input condition on P27 releases the STOP Mode.

Program execution under both conditions begins at location 000C (Hex). However, when P27 is used to release the STOP Mode, the I/O port mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

```
LD      P2M, #1XXX XXXXB
NOP
STOP
```

(X = dependent upon user's application.)

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (opcode = FFH) immediately before the appropriate sleep instruction. i.e.:

```
FF  NOP      ; clear the pipeline
6F  STOP     ; enter STOP mode
        or
FF  NOP      ; clear the pipeline
7F  HALT    ; enter HALT mode
```

Watch-Dog Timer (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT should be refreshed once the WDT is enabled within every Twdt period; otherwise, the Z86C04 resets itself. The WDT instruction affects the Flags accordingly: Z = 1, S = 0, V = 0.

WDT = 5F (Hex)




Figure 12. Oscillator Configuration

FUNCTIONAL DESCRIPTION (Continued)

Opcode WDT (5FH). The first time opcode 5FH is executed, the WDT is enabled, and subsequent execution clears the WDT counter. This has to be done within the maximum Twdt period, otherwise, the WDT times out and generates a Reset. The generated Reset is the same as a Power-On Reset of $T_{POR} + 18$ XTAL clock cycles. The WDT does not work in STOP Mode. The WDT is disabled during and after a Reset, until the WDT is enabled again.

Opcode WDH (4FH). When this instruction is executed it will enable the WDT during HALT. If not, the WDT will stop when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT function running during HALT Mode. A WDH instruction executed without executing WDT (5FH) has no effect.

Brown-Out Protection (V_{BO}). Maximum (V_{BO}) Conditions:

Case 1 $T_A = 0^\circ\text{C}$, $+70^\circ\text{C}$, Internal Clock Frequency equal or less than 2 MHz


Note: The internal clock frequency is one-half the external clock frequency in standard mode.

The device will function normally at or above 3.0V under all conditions. Below 3.0V, the device functions normally until the Brown-Out Protection trip point (V_{BO}) is reached. The device is guaranteed to function normally at supply voltages above the brown-out trip point for the temperatures and operating frequencies in Case 1. The actual brown-out trip point is a function of temperature and process parameters (Figure 13).

2 MHz (Typical)

Temp	0°C	+25°C	+70°C
V_{BO}	2.4	2.1	1.7

ROM Protect. ROM Protect fully protects the Z86C04 ROM code from being read internally. When ROM Protect is selected, the Z86C04 will disable the instructions LDC and LDCI (Z86C04 and Z86E04 do not support the instructions of LDE and LDEI).



* Power-On Reset threshold for V_{BO} and 1 MHz internal clock frequency V_{BO} overlap.

Figure 13. Typical Z86C04 V_{BO} vs Temperature

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units
V_{CC}	Supply Voltage*	-0.3	+7	V
T_{STG}	Storage Temp	-65°	+150°	C
T_A	Oper Ambient Temp	†	†	C

Notes:


* Voltages on all pins with respect to GND

† See Ordering Information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 14).

**Figure 14. Test Load Diagram****CAPACITANCE**

$T_A = \text{GND} = 0V$, $f = 1.0 \text{ MHz}$, unmeasured pins to GND

Parameter	Max
Input capacitance	10 pF
Output capacitance	20 pF
I/O capacitance	25 pF

DC ELECTRICAL CHARACTERISTICS

Sym	Parameter	V _{cc} [4]	T _A = 0°C to +70°C Min	Max	Typical @ 25°C	Units	Conditions	Notes
	Max Input Voltage	3.0V 5.5V		12 12		V	I _{IN} < 250 µA I _{IN} < 250 µA	
V _{CH}	Clock Input High Voltage	3.0V	0.8 V _{cc}	V _{cc} +0.3	1.7	V	Driven by External Clock Generator	
		5.5V	0.8 V _{cc}	V _{cc} +0.3	2.8	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	3.0V	V _{ss} -0.3	0.2 V _{cc}	0.8	V	Driven by External Clock Generator	
		5.5V	V _{ss} -0.3	0.2 V _{cc}	1.7	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	3.0V	0.7 V _{cc}	V _{cc} +0.3	1.8	V		
		5.5V	0.7 V _{cc}	V _{cc} +0.3	2.8	V		
V _{IL}	Input Low Voltage	3.0V	V _{ss} -0.3	0.2 V _{cc}	0.8	V		
		5.5V	V _{ss} -0.3	0.2 V _{cc}	1.5	V		
V _{OH}	Output High Voltage	3.0V	V _{cc} -0.4		3.0	V	I _{OH} = -2.0 mA	[5]
		5.5V	V _{cc} -0.4		4.8	V	I _{OH} = -2.0 mA	[5]
		3.0V	V _{cc} -0.4			V	Low Noise @ I _{OH} = -0.5 mA	
		5.5V	V _{cc} -0.4			V	Low Noise @ I _{OH} = -0.5 mA	
V _{OL1}	Output Low Voltage	3.0V		0.8	0.2	V	I _{OL} = +4.0 mA	[5]
		5.5V		0.4	0.1	V	I _{OL} = +4.0 mA	[5]
		3.0V		0.4		V	Low Noise @ I _{OL} = -1.0 mA	
		5.5V		0.4		V	Low Noise @ I _{OL} = -1.0 mA	
V _{OL2}	Output Low Voltage	3.0V		1.0	0.8	V	I _{OL} = +12 mA, 3 Pin Max	[5]
		5.5V		0.8	0.3	V	I _{OL} = +12 mA, 3 Pin Max	[5]
V _{OFFSET}	Comparator Input Offset Voltage	3.0V		25	10	mV		
		5.5V		25	10	mV		
V _{BO}	V _{cc} Brown Out Voltage			2.7	2.1	V	@ 1 MHz Max, Int. CLK Freq	
I _{IL}	Input Leakage (Input Bias Current of Comparator)	3.0V	-1.0	1.0		µA	V _{IN} = 0V, V _{cc}	
		5.5V	-1.0	1.0		µA	V _{IN} = 0V, V _{cc}	
I _{OL}	Output Leakage	3.0V	-1.0	1.0		µA	V _{IN} = 0V, V _{cc}	
		5.5V	-1.0	1.0		µA	V _{IN} = 0V, V _{cc}	
V _{VICR}	Input Common Mode Voltage Range	0	V _{cc} -1.0			V		

Sym	Parameter	V _{cc} [4]	T _A = 0°C to +70°C Min	Max	Typical @ 25°C	Units	Conditions	Notes
I _{cc}	Supply Current	3.0V		3.5	1.5	mA	All Output and I/O Pins Floating @ 2 MHz	[5]
		5.5V		7.0	3.8	mA	All Output and I/O Pins Floating @ 2 MHz	[5]
		3.0V		8.0	3.0	mA	All Output and I/O Pins Floating @ 8 MHz	[5]
		5.5V		11.0	4.4	mA	All Output and I/O Pins Floating @ 8 MHz	[5]
I _{cc1}	Standby Current	3.0V		2.5	0.7	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 2 MHz	[5]
		5.5V		4.0	2.5	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 2 MHz	[5]
		3.0V		4.0	1.0	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 8 MHz	[5]
		5.5V		5.0	3.0	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 8 MHz	[5]
I _{cc}	Supply Current (Low Noise Mode)	3.0V		3.5	1.5	mA	All Output and I/O Pins Floating @ 1 MHz	
		5.5V		7.0	3.8	mA	All Output and I/O Pins Floating @ 1 MHz	
		3.0V		5.8	2.5	mA	All Output and I/O Pins Floating @ 2 MHz	
		5.5V		9.0	4.0	mA	All Output and I/O Pins Floating @ 2 MHz	
		3.0V		8.0	3.0	mA	All Output and I/O Pins Floating @ 4 MHz	
		5.5V		11.0	4.4	mA	All Output and I/O Pins Floating @ 4 MHz	

DC ELECTRICAL CHARACTERISTICS (Continued)

Sym	Parameter	V _{cc} [4]	T _A Min	T _A Max	Typical @ 25°C	Units	Conditions	Notes
I _{cc1}	Standby Current (Low Noise Mode)	3.0V		1.2	0.4	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 1 MHz	
		5.5V		1.6	0.9	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 1 MHz	
		3.0V		1.5	0.5	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 2 MHz	
		5.5V		1.9	1	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 2 MHz	
		3.0V		2.0	0.8	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 4 MHz	
		5.5V		2.4	0.3	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 4 MHz	
I _{cc2}	Standby Current	3.0V		10	1.0	µA	STOP Mode V _{IN} = 0V, V _{cc} WDT is not Running	
		5.5V		10	1.0	µA	STOP Mode V _{IN} = 0V, V _{cc} WDT is not Running	
I _{all}	Auto Latch Low Current	3.0V		6.0	3.0	µA	0V < V _{IN} < V _{cc}	
		5.5V		22	16	µA	0V < V _{IN} < V _{cc}	
I _{alh}	Auto Latch High Current	3.0V		-4.0	-1.5	µA	0V < V _{IN} < V _{cc}	
		5.5V		-12.0	-8.0	µA	0V < V _{IN} < V _{cc}	

Notes:


[1]	I _{cc1}	Typ	Max	Unit	Freq
	Clock Driven	0.3	5.0	mA	8 MHz
	Crystal/Resonator	3.0	5.0	mA	8 MHz

[2] V_{ss} = 0V = GND

[3] For 2.75V operating, the device operates down to V_{BO}. The minimum operational V_{cc} is determined on the value of the voltage V_{BO} at the ambient temperature. The V_{BO} increases as the temperature decreases.

[4] V_{cc} = 3.0V to 5.5V

[5] Standard Mode (not Low EMI mode)

AC ELECTRICAL CHARACTERISTICS**Figure 15. AC Electrical Timing Diagram**

AC ELECTRICAL CHARACTERISTICS

Timing Table (Standard Mode)

 $T_A = 0^\circ\text{C to } +70^\circ\text{C}$
8 MHz

No	Symbol	Parameter	V _{cc}	Min	Max	Units	Notes
1	TpC	Input Clock Period	3.0V	125	DC	ns	[1]
			5.5V	125	DC	ns	[1]
2	TrC,TfC	Clock Input Rise and Fall Times	3.0V		25	ns	[1]
			5.5V		25	ns	[1]
3	TwC	Input Clock Width	3.0V	62		ns	[1]
			5.5V	62		ns	[1]
4	TwTinL	Timer Input Low Width	3.0V	100		ns	[1]
			5.5V	70		ns	[1]
5	TwTinH	Timer Input High Width	3.0V	5TpC			[1]
			5.5V	5TpC			[1]
6	TpTin	Timer Input Period	3.0V	8TpC			[1]
			5.5V	8TpC			[1]
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.0V		100	ns	[1]
			5.5V		100	ns	[1]
8	TwIL	Int. Request Input Low Time	3.0V	100		ns	[1,2]
			5.5V	70		ns	[1,2]
9	TwIH	Int. Request Input High Time	3.0V	5TpC			[1]
			5.5V	5TpC			[1,2]
10	Twdt	Watch-Dog Timer Delay Time	3.0V		25	ms	[1]
			5.5V		12	ms	[1]
11	Tpqr	Power-On Reset Time	3.0V	24		ms	[1]
			5.5V	12		ms	[1]

Notes:[1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.

[2] Interrupt request through Port 3 (P33-P31).

AC ELECTRICAL CHARACTERISTICS

Low Noise Mode

No	Symbol	Parameter	V_{cc}	1 MHz		4 MHz		Units	Notes
				Min	Max	Min	Max		
1	TPC	Input Clock Period	3.0V	1000	DC	250	DC	ns	[1]
			5.5V	1000	DC	250	DC	ns	[1]
2	TrC TfC	Clock Input Rise and Fall Times	3.0V	25		25		ns	[1]
			5.5V	25		25		ns	[1]
3	TwC	Input Clock Width	3.0V	500		125		ns	[1]
			5.5V	500		125		ns	[1]
4.	TwTinL	Timer Input Low Width	3.0V	100		100		ns	[1]
			5.5V	70		70		ns	[1]
5	TwTinH	Timer Input High Width	3.0V	2.5TpC		2.5TpC		ns	[1]
			5.5V	2.5TpC		2.5TpC		ns	[1]
6	TpTin	Timer Input Period	3.0V	4TpC		4TpC		ns	[1]
			5.5V	4TpC		4TpC		ns	[1]
7	TrTin, TtTin	Timer Input Rise and Fall Timer	3.0V		100		100	ns	[1]
			5.5V		100		100	ns	[1]
8	TwIL	Int. Request Input Low Time	3.0V	100		100		ns	[1,2]
			5.5V	70		70		ns	[1,2]
9	TwIH	Int. Request Input High Time	3.0V	2.5TpC		2.5TpC		ns	[1]
			5.5V	2.5TpC		2.5TpC		ns	[1,2]
10	Twdt	Watch-Dog Timer Delay Time	3.0V	25		25		ms	[1]
			5.5V	12		12		ms	[1]
11	T_{POR}	Power-On Reset Time	3.0V	24		24		ms	[1]
			5.5V	12		12		ms	[1]

Notes:

- [1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.
- [2] Interrupt request through Port 3 (P33-P31)

LOW NOISE VERSION

Low EMI Emission

The Z86C04 can be programmed to operate in a Low EMI emission mode by means of a mask ROM bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT mode, -0°C to +70°C.
- All pre-driver slew rates reduced to 10 ns typical.
- Internal SLCK/TCLK operation limited to a maximum of 4 MHz - 250 ns cycle time.
- Output drivers have resistances of 200 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Low EMI mode is mask-programmable to be selected by the customer at the time the ROM code is submitted.

EMI Characteristics

The Z86C04 operating in the Low EMI mode generates EMI as measured in the following chart:

The measurements were made while operating the Z86C04 in three states: (1) idle condition; (2) static output; (3) switched output.




Figure 16. Low Noise Analysis

Z8® CONTROL REGISTER DIAGRAMS




Figure 17. Timer Mode Register (F1H: Read/Write)




Figure 20. Counter/Timer 0 Register (F4H: Read/Write)





Figure 18. Counter Time 1 Register (F2H: Read/Write)

Figure 21. Prescaler 0 Register (F5H: Write Only)




Figure 22. Port 2 Mode Register (F6H: Write Only)




Figure 19. Prescaler 1 Register (F3H: Write Only)






Figure 23. Port 3 Mode Register (F7H: Write Only)


Z8 CONTROL REGISTER DIAGRAMS (Continued)




**Figure 24. Port 0 and 1 Mode Register
(F8H: Write Only)**




**Figure 27. Interrupt Mask Register
(FBH: Read/Write)**




**Figure 25. Interrupt Priority Register
(F9H: Write Only)**




**Figure 28. Flag Register
(FCH: Read/Write)**



**Figure 29. Register Pointer
(FDH: Read/Write)**



**Figure 26. Interrupt Request Register
(FAH: Read/Write)**



**Figure 30. Stack Pointer
(FFH: Read/Write)**

DEVICE CHARACTERISTICS

Standard Mode




Figure 31. Maximum I_{CC} vs Frequency






Figure 32. Typical I_{CC} vs Frequency

DEVICE CHARACTERISTICS (Continued)

Standard Mode

**Figure 33.** V_{IL}, V_{OL} vs Temperature**Figure 34.** V_{IH}, V_{OH} vs Temperature




Figure 35. Typical I_{OH} vs V_{OH}





Figure 36. Typical I_{OL} vs V_{OL}

DEVICE CHARACTERISTICS (Continued)

Standard Mode



**Figure 37. Typical WDT Time Out Period
vs V_{cc} Over Temperature**

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-register pair address
Ir	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working register address only
IR	Indirect-register or indirect working-register address
Ir	Indirect working-register address only
RR	Register pair or working register pair address

Flags. Control register (R252) contains the following six flags.

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:

0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
X	Undefined


Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack pointer
PC	Program counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000	—	Always true	—
0111	C	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000	F	Never true (always false)	—

INSTRUCTION FORMATS



CCF, DI, EI, IRET, NOP,
RCF, RET, SCF

INC r

One-Byte Instructions

<table border="1"><tr><td>OPC</td><td>MODE</td></tr><tr><td>dst/src</td><td></td></tr></table>	OPC	MODE	dst/src		OR <table border="1"><tr><td>1110</td><td>dst/src</td></tr></table>	1110	dst/src	CLR, CPL, DA, DEC, DECW, INC, INCW, POP, PUSH, RL, RLC, RR, RRC, SRA, SWAP
OPC	MODE							
dst/src								
1110	dst/src							
<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>dst</td><td></td></tr></table>	OPC		dst		OR <table border="1"><tr><td>1110</td><td>dst</td></tr></table>	1110	dst	JP, CALL (Indirect)
OPC								
dst								
1110	dst							
<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>VALUE</td><td></td></tr></table>	OPC		VALUE			SRP		
OPC								
VALUE								
<table border="1"><tr><td>OPC</td><td>MODE</td></tr><tr><td>dst</td><td>src</td></tr></table>	OPC	MODE	dst	src		ADC, ADD, AND, CP, OR, SBC, SUB, TCM, TM, XOR		
OPC	MODE							
dst	src							
<table border="1"><tr><td>MODE</td><td>OPC</td></tr><tr><td>dst/src</td><td>src/dst</td></tr></table>	MODE	OPC	dst/src	src/dst		LD, LDE, LDEI, LDC, LDCI		
MODE	OPC							
dst/src	src/dst							
<table border="1"><tr><td>dst/src</td><td>OPC</td></tr><tr><td>src/dst</td><td></td></tr></table>	dst/src	OPC	src/dst		OR <table border="1"><tr><td>1110</td><td>src</td></tr></table>	1110	src	LD
dst/src	OPC							
src/dst								
1110	src							
<table border="1"><tr><td>dst</td><td>OPC</td></tr><tr><td>VALUE</td><td></td></tr></table>	dst	OPC	VALUE			LD		
dst	OPC							
VALUE								
<table border="1"><tr><td>dst/CC</td><td>OPC</td></tr><tr><td>RA</td><td></td></tr></table>	dst/CC	OPC	RA			DJNZ, JR		
dst/CC	OPC							
RA								
<table border="1"><tr><td>FFH</td><td></td></tr><tr><td>6FH</td><td>7FH</td></tr></table>	FFH		6FH	7FH		STOP/HALT		
FFH								
6FH	7FH							

<table border="1"><tr><td>OPC</td><td>MODE</td></tr><tr><td>src</td><td></td></tr></table>	OPC	MODE	src		OR <table border="1"><tr><td>1110</td><td>src</td></tr></table>	1110	src	ADC, ADD, AND, CP, LD, OR, SBC, SUB, TCM, TM, XOR
OPC	MODE							
src								
1110	src							
<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>dst</td><td></td></tr></table>	OPC		dst		OR <table border="1"><tr><td>1110</td><td>dst</td></tr></table>	1110	dst	ADC, ADD, AND, CP, LD, OR, SBC, SUB, TCM, TM, XOR
OPC								
dst								
1110	dst							

<table border="1"><tr><td>MODE</td><td>OPC</td></tr><tr><td>src</td><td></td></tr></table>	MODE	OPC	src		OR <table border="1"><tr><td>1110</td><td>src</td></tr></table>	1110	src	LD
MODE	OPC							
src								
1110	src							
<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>dst</td><td></td></tr></table>	OPC		dst		OR <table border="1"><tr><td>1110</td><td>dst</td></tr></table>	1110	dst	LD
OPC								
dst								
1110	dst							

<table border="1"><tr><td>MODE</td><td>OPC</td></tr><tr><td>dst/src</td><td>x</td></tr></table>	MODE	OPC	dst/src	x	LD
MODE	OPC				
dst/src	x				
<table border="1"><tr><td>cc</td><td>OPC</td></tr><tr><td>DAU</td><td></td></tr></table>	cc	OPC	DAU		JP
cc	OPC				
DAU					

<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>DAU</td><td></td></tr></table>	OPC		DAU		JP
OPC					
DAU					
<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>DAL</td><td></td></tr></table>	OPC		DAL		CALL
OPC					
DAL					
<table border="1"><tr><td>OPC</td><td></td></tr><tr><td>DAL</td><td></td></tr></table>	OPC		DAL		CALL
OPC					
DAL					

Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

$dst \leftarrow dst + src$

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:






$dst(7)$


refers to bit 7 of the destination operand.

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address				Flags Affected
	Mode	dst	src	Opcode	
				Byte (Hex)	C Z S V D H
ADC dst, src		†		1[]	* * * * 0 *
dst ← dst + src +C					
ADD dst, src		†		0[]	* * * * 0 *
dst ← dst + src					
AND dst, src		†		5[]	- * * 0 - -
dst ← dst AND src					
CALL dst	DA			D6	- - - - -
SP ← SP - 2	IRR			D4	
@SP ← PC,					
PC ← dst					
CCF				EF	* - - - -
C ← NOT C					
CLR dst	R			B0	- - - - -
dst ← 0	IR			B1	
COM dst	R			60	- * * 0 - -
dst ← NOT dst	IR			61	
CP dst, src	†			A[]	* * * * - -
dst ← src					
DA dst	R			40	* * * X - -
dst ← DA dst	IR			41	
DEC dst	R			00	- * * * - -
dst ← dst - 1	IR			01	
DECW dst	RR			80	- * * * - -
dst ← dst - 1	IR			81	
DI				8F	- - - - -
IMR(7) ← 0					
DJNZr, dst	RA			rA	- - - - -
r ← r - 1				r=0-F	
if r ≠ 0					
PC ← PC + dst					
Range: +127, -128					
EI				9F	- - - - -
IMR(7) ← 1					
HALT				7F	- - - - -

Instruction and Operation	Address				Flags Affected
	Mode	dst	src	Opcode	
				Byte (Hex)	C Z S V D H
INC dst		r		rE	- * * * - -
dst ← dst + 1				r=0-F	
	R			20	
	IR			21	
INCW dst	RR			A0	- * * * - -
dst ← dst + 1	IR			A1	
IRET				BF	* * * * * *
FLAGS ← @SP;					
SP ← SP + 1					
PC ← @SP;					
SP ← SP + 2;					
IMR(7) - 1					
JP cc, dst	DA			cD	- - - - -
if cc is true,				c=0-F	
PC ← dst	IRR			30	
JR cc, dst	RA			cB	- - - - -
if cc is true,				c=0-F	
PC ← PC + dst					
Range: +127, -128					
LD dst, src	r	Im	rC		- - - - -
dst ← src	r	R	r8		
	R	r	r9		
			r=0-F		
	r	X	C7		
	X	r	D7		
	r	Ir	E3		
	Ir	r	F3		
	R	R	E4		
	R	IR	E5		
	R	IM	E6		
	IR	IM	E7		
	IR	R	F5		
LDC dst, src	r	lrr	C2		- - - - -
dst ← src					
LDCI dst, src	lr	lrr	C3		- - - - -
dst ← src					
r ← r + 1; rr ← rr + 1					
NOP				FF	- - - - -

Instruction and Operation	Address		Opcode Byte (Hex)	Flags Affected						
	Mode	dst src		C	Z	S	V	D	H	
OR dst, src	†		4[]	-	*	*	0	--		
dst ← dst OR src										
POP dst	R		50	-	-	-	-	-		
dst ← @SP;	IR		51							
SP ← SP + 1										
PUSH src	R		70	-	-	-	-	-		
SP ← SP - 1;	IR		71							
@SP ← src										
RCF			CF	0	-	-	-	-		
C ← 0										
RET			AF	-	-	-	-	-		
PC ← @SP;										
SP ← SP + 2										
RL dst	R		90	*	*	*	*	-		
	IR		91							
										
RLC dst	R		10	*	*	*	*	-		
	IR		11							
										
RR dst	R		E0	*	*	*	*	-		
	IR		E1							
										
RRC dst	R		C0	*	*	*	*	-		
	IR		C1							
										
SBC dst, src	†		3[]	*	*	*	*	1	*	
dst ← dst - src - C										
SCF			DF	1	-	-	-	-		
C ← 1										
SRA dst	R		D0	*	*	*	0	--		
	IR		D1							
										
SRP dst	Im		31	-	-	-	-	-		
RP ← src										

Instruction and Operation	Address		Opcode Byte (Hex)	Flags Affected						
	Mode	dst src		C	Z	S	V	D	H	
STOP			6F	1	-	-	-	-	-	
SUB dst, src	†		2[]	*	*	*	*	1	*	
dst ← dst - src										
SWAP dst	R		F0	X	*	*	X	-	-	
	IR		F1							
										
TCM dst, src	†		6[]	-	*	*	0	--		
(NOT dst) AND src										
TM dst, src	†		7[]	-	*	*	0	--		
dst AND src										
WDH			4F	-	-	-	-	-	-	
WDT			5F	-	X	X	X	--		
XOR dst, src	†		B[]	-	*	*	0	--		
dst - dst XOR src										

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Address Mode	Lower Opcode Nibble	
dst	src	
r	r	[2]
r	Ir	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]

OPCODE MAP

		Lower Nibble (Hex)																
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
Upper Nibble (Hex)	0	6.5 DEC R1	6.5 DEC r1, r2	6.5 ADD r1, lr2	6.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM		6.5 LD r1, R2	6.5 LD r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD r1, IM	12.10.0 JP cc, DA	6.5 INC r1		
	1	6.5 RLC R1	6.5 RLC r1, r2	6.5 ADC r1, lr2	6.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM										
	2	6.5 INC R1	6.5 INC r1, r2	6.5 SUB r1, lr2	6.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM										
	3	8.0 JP IRR1	6.1 SRP IM	6.5 SBC r1, lr2	6.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC IR1, IM										4.0 WDH
	4	8.5 DA R1	8.5 OR r1, r2	6.5 OR r1, lr2	6.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR IR1, IM										6.0 WDT
	5	10.5 POP R1	10.5 POP r1, r2	6.5 AND r1, lr2	6.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	10.5 AND IR1, IM										6.0 STOP
	6	6.5 COM R1	6.5 COM r1, r2	6.5 TCM r1, lr2	6.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM										7.0 HALT
	7	10/12.1 PUSH R2	12/14.1 PUSH r2	6.5 TM r1, lr2	6.5 TM R2, R1	10.5 TM IR2, R1	10.5 TM R1, IM	10.5 TM IR1, IM										6.1 DI
	8	10.5 DECW RR1	10.5 DECW IR1															6.1 EI
	9	6.5 RL R1	6.5 RL IR1															14.0 RET
	A	10.5 INCW RR1	10.5 INCW r1, r2	6.5 CP r1, lr2	6.5 CP R2, R1	10.5 CP IR2, R1	10.5 CP R1, IM	10.5 CP IR1, IM										16.0 IRET
	B	6.5 CLR R1	6.5 CLR r1, r2	6.5 XOR r1, lr2	6.5 XOR R2, R1	10.5 XOR IR2, R1	10.5 XOR R1, IM	10.5 XOR IR1, IM										6.5 RCF
	C	6.5 RRC R1	6.5 RRC r1, lr2	12.0 LDC r1, lr2	18.0 LDCI R1, lr2													6.5 SCF
	D	6.5 SRA R1	6.5 SRA IR1			20.0 CALL* IRR1				20.0 CALL DA	20.0 LD r2,x,R1							6.5 CCF
	E	6.5 RR R1	6.5 RR IR1		6.5 LD r1, lr2	10.5 LD R2, R1	10.5 LD IR2, R1	10.5 LD R1, IM	10.5 LD IR1, IM									6.0 NOP
	F	8.5 SWAP R1	8.5 SWAP IR1		6.5 LD lr1, r2		10.5 LD R2, IR1											

2


3

2

3

1

Bytes per Instruction



Legend:

R = 8-bit Address
 r = 4-bit Address
 R1 or r1 = Dst Address
 R2 or r2 = Src Address


Sequence:

Opcode, First Operand,
 Second Operand

Note: Blank areas not defined.

*2-byte instruction appears as
 a 3-byte instruction

PACKAGE INFORMATION



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	.051	.081	.020	.032
A2	3.25	3.43	.128	.135
B	0.38	0.53	.015	.021
B1	1.14	1.65	.045	.065
C	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
E1	6.22	6.48	.245	.255
Q1	2.54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
L	3.18	3.81	.125	.150
QI	1.52	1.65	.060	.065
S	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram

ORDERING INFORMATION

Z86C04

8 MHz

Z86C0408PSC

For fast results, contact your local Zilog sale offices for assistance in ordering the part desired.

Package

P = Plastic DIP

Temperature

S = 0°C to 70°C

Speed


08 = 8 MHz

Environmental

C = Plastic Standard

Example:

Z 86C04 08 P S C is a Z86C04, 8 MHz, DIP, 0°C to +70°C, Plastic Standard Flow



Environmental Flow
Temperature
Package
Speed
Product Number
Zilog Prefix



**Z86C04 Z8® CMOS 8-Bit
Low Cost 1K ROM Microcontroller**

1

**Z86E04 Z8® CMOS OTP
8-Bit Microcontroller**

2

**Superintegration™
Products Guide**

S

**Zilog's Literature Guide
Ordering Information**

L

Notes:



Z86E04 OTP

CMOS Z8® 8-BIT
MICROCONTROLLER

FEATURES

- 8-Bit CMOS Microcontroller
- 18-Pin DIP Package
- Low Cost
- Low Noise Programmable
- ROM Protect Programmable
- 4.5V to 5.5V Operating Range
- Low Power Consumption - 50 mW (Typical)
- Fast Instruction Pointer - 1.25 μ s @ 8 MHz
- Two Standby Modes - STOP and HALT
- 14 Input/Output Lines
- Three Digital Inputs at CMOS Levels
- Eleven Digital Inputs at CMOS Levels;
Schmitt-Triggered
- 1 Kbytes of One Time PROM
- 124 Bytes of General-Purpose RAM
- Two Programmable 8-Bit Counter/Timers Each with a
6-Bit Programmable Prescaler.
- Six Vectored, Priority Interrupts from
Six Different Sources.
- Clock Speed - 8 MHz
- Watch-Dog Timer
- Power-On Reset
- Two On-Board Comparators
- On-Chip Oscillator that Accepts a Crystal, Ceramic
Resonator, LC, or External Clock Drive.
- Programmable Interrupt Polarity

GENERAL DESCRIPTION

The Z86E04 Microcontroller Unit (MCU) is a member of the Z8 single-chip microcontroller family with 1 Kbytes of one-time PROM and 124 bytes of general-purpose RAM. The device is housed in an 18-pin DIP, and is manufactured in CMOS technology. The device allows easy software development and debug, prototyping, and small production runs not economically desirable with a masked ROM version.

The Z86E04 has a flexible I/O scheme, an efficient register and address space structure. Also, it has a number of ancillary features that are useful in many consumer, industrial and commercial applications.

For applications which demand powerful I/O capabilities, the Z86E04 provides 14 pins dedicated to input and output. These lines are grouped into three ports, and are configurable under software control to provide I/O, timing, and status signals.

There are two basic address spaces available to support this wide range of configurations; program memory and 124 bytes of general-purpose registers.

GENERAL DESCRIPTION (Continued)

To unburden the program from coping with real-time tasks such as counting/timing and I/O data communications, the Z86E04 offers two on-chip counter/timers with a large number of user selectable modes. Included, are two on-board comparators that process analog signals with a common reference voltage (Figures 1 and 2).

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power Ground	V _{cc} GND	V _{DD} V _{SS}




Figure 1. Functional Block Diagram




Figure 2. EPROM Mode Block Diagram

PIN DESCRIPTION

Table 1. EPROM Mode Pin Identification

Z86E04 EPROM Mode			
Pin #	Symbol	Function	Direction
1-4	D7-D4	Data 4, 5, 6, 7	In/Output
5	V _{cc}	Power Supply	
6	N/C	No Connection	
7	/CE	Chip Enable	Input
8	/OE	Output Enable	Input
9	EPM	EPROM Prog Mode	Input
10	V _{pp}	Prog Voltage	Input
11	Clear	Clear Clock	Input
12	Clock	Address	Input
13	/PGM	Prog Mode	Input
14	GND	Ground	
15-18	D3-D0	Data 0,1,2,3	In/Output





Figure 3. EPROM Mode Pin Configuration

PIN DESCRIPTION

Table 2. Standard Mode Pin Identification

Z86E04 Standard Mode

Pin #	Symbol	Function	Direction
1-4	P27-P24	Port 2, Pins 4, 5, 6, 7	In/Output
5	V _{cc}	Power Supply	
6	XTAL2	Crystal Osc. Clock	Output
7	XTAL1	Crystal Osc. Clock	Input
8	P31	Port 3, Pin 1	Input
9	P32	Port 3, Pin 2	Input
10	P33	Port 3, Pin 3	Input
11-13	P02-P00	Port 0, Pins 0, 1, 2	Input/Output
14	GND	Ground	
15-18	P23-P20	Port 2, Pins 0, 1, 2, 3	In/Output



Standard Mode

Figure 4. Standard Mode Pin Configuration

PIN FUNCTIONS

OTP Programming Mode

D7-D0 Data Bus. The data can be read from, or written to the EPROM through this data bus.

V_{cc} Power Supply. It is 5V during the EPROM Read mode and 6V during the other mode.

/CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

/OE Output Enable (active Low). This pin drives the Data Bus direction. When this pin is Low, the Data Bus is output. When High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Modes by applying different voltages.

V_{pp} Program Voltage. This pin supplies the program voltage.

Clear Clear (active High). This pin resets the internal address counter at the High Level.

Clock Address Clock. This pin is a clock input. The internal address counter increases by one with one clock signal.

/PGM Program Mode (active Low). Low Level at this pin programs the data to the EPROM through the Data Bus.

Z86E04 Standard Mode

XTAL1, XTAL2 Crystal In, Crystal Out (time-based input and output, respectively). These pins connect a parallel-resonant crystal, LC, or an external single-phase clock (8 MHz max) to the on-chip clock oscillator and buffer.

Port 0, P02-P00. Port 0 is a 3-bit bi-directional, Schmitt-triggered CMOS compatible I/O port. These three I/O lines can be globally configured under software control to be an input or output (Figure 5).




Figure 5. Port 0 Configuration

Z86E04 Standard Mode (Continued)

Port 2, P27-P20. Port 2 is an 8-bit, bit programmable, bi-directional, Schmitt-Triggered CMOS compatible I/O port. These eight I/O lines can be configured under software

control to be an input or output, independently. Bits programmed as outputs can be globally programmed as either push-pull or open-drain (Figure 6).




Figure 6. Port 2 Configuration

Port 3, P31-P33. Port 3 is a 3-bit, CMOS compatible port with three fixed input (P32-P30) lines. These three input lines can be configured under software control as digital

inputs or analog inputs. These three input lines are also used as the interrupt sources IRQ0-IRQ3 and as the timer input signal (T_{IN} - Figure 7).




Figure 7. Port 3 Configuration

Z86E04 Standard Mode (Continued)

Comparator Inputs. Two analog comparators are added to input of Port 3, P31 and P32, for interface flexibility. The comparators reference voltage P33 (REF) is common to both comparators.

Typical applications for the on-board comparators; Zero crossing detection, A/D conversion, voltage scaling, and threshold detection. In analog mode, P33 input functions serve as a reference voltage to the comparators.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in STOP

Mode. The common voltage range is 0-4V when the V_{CC} is 5.0V; the power supply and common mode rejection ratios are 90dB and 60dB, respectively.

Interrupts are generated on either edge of comparator 2's output, or on the falling edge of comparator 1's output. The comparator output is used for interrupt generation, Port 3 data inputs, or T_{IN} through P31. Alternatively, the comparators can be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

SPECIAL FUNCTIONS

The Z8MCU incorporates special functions to enhance the Z8's application in industrial, scientific and advanced technologies applications.

RESET is accomplished through Power-On or a Watch-Dog Timer Reset. Upon power-up, the power-on reset

circuit waits for T_{POR} msec plus 18 crystal clocks and then starts program execution at address 000C (Hex). Refer- ence Table 3 for the Z86E04 control registers' reset values (Figure 8).




Figure 8. Internal Reset Configuration

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for a POR timer function. The POR time allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins. The POR timer circuit is a one-shot timer triggered by one of the four following conditions:

- Power bad to power good status
- Stop-Mode Recovery
- WDT time out
- WDH time out

Watch-Dog Timer Reset. The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is initially enabled by executing the WDT instruction and is retriggered on subsequent execution of the WDT instruction. The timer circuit is driven by an on-board RC oscillator.

Table 3. Z86E04 Control Registers

Addr.	Reg.	Reset Condition										Comments
		D7	D6	D5	D4	D3	D2	D1	D0			
F1	TMR	0	0	0	0	0	0	0	0			
F2	T1	U	U	U	U	U	U	U	U			
F3	PRE1	U	U	U	U	U	U	0	0			
F4	T0	U	U	U	U	U	U	U	U			
F5	PRE0	U	U	U	U	U	U	U	0			
F6*	P2M	1	1	1	1	1	1	1	1			Inputs after reset.
F7*	P3M	U	U	U	U	U	U	0	0			
F8*	P01M	U	U	U	0	U	U	0	1			
F9	IPR	U	U	U	U	U	U	U	U			
FA	IRQ	U	U	0	0	0	0	0	0			IRQ3 is used for positive edge detection.
FB	IMR	0	U	U	U	U	U	U	U			
FC	FLAGS	U	U	U	U	U	U	U	U			
FD	RP	0	0	0	0	0	0	0	0			
FF	SPL	U	U	U	U	U	U	U	U			

Notes:

- * Registers are not reset after a Stop-Mode Recovery using P27 pin. A subsequent reset will cause these control registers to be reconfigured as shown in Table 3 and the user must avoid bus contention on the port pins or it may affect device reliability.

Program Memory. The Z86E04 addresses up to 1 Kbytes of internal program memory (Figure 9). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Bytes 0-1024 are on-chip one-time programmable ROM.




Figure 9. Program Memory Map

SPECIAL FUNCTIONS (Continued)

Register File. The Register File consists of three I/O port registers, 124 general purpose registers, and 14 control and status registers R0-R3, R4-R127 and R241-R255, respectively (Figure 10). General purpose registers occupy the 04H to 7FH address space. I/O ports are mapped as per the existing CMOS Z8. The Mode and Configuration Registers are the same as the Z86C04. The Z86E04

instructions can access registers directly or indirectly through an 8-bit address field. This allows short 4-bit register addressing using the Register Pointer. In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer (Figure 11) addresses the starting location of the active working-register group.

Location	Identifiers
255	Stack Pointer (Bits 7-0)
254	SPL
General-Purpose Register	GPR
253	RP
Register Pointer	
252	FLAGS
Program Control Flags	
251	HMH
Interrupt Mask Register	
250	IRQ
Interrupt Request Register	
249	IPR
Interrupt Priority Register	
248	P01M
Ports 0-1 Mode	
247	P3M
Port 3 Mode	
246	P2M
Port 2 Mode	
245	PRE0
T0 Prescaler	
244	T0
Timer/Counter 0	
243	PRE1
T1 Prescaler	
242	T1
Timer/Counter 1	
241	TMR
Timer Mode	
128	Not Implemented
127	
General-Purpose Registers	
4	
3	P3
Port 3	
2	P2
Port 2	
1	P1
Reserved	
0	P0
Port 0	

Figure 10. Register File




Figure 11. Register Pointer

Stack Pointer. The Z86E04 has an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.

GPR (R254). This register is a general-purpose register.

Counter/Timer. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 can be driven by the internal clock source only (Figure 12).

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters are also programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided-by-four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P30) as an external clock, a trigger input that is retriggerable or not retriggerable, or used as a gate input for the internal clock.




Figure 12. Counter/Timers Block Diagram

SPECIAL FUNCTIONS (Continued)

Interrupts. The Z86E04 has six interrupts from five different sources. These interrupts are maskable and prioritized (Figure 13). The six sources are divided as follows: the falling edge of P31 (AN1), P32 (AN2), P33 (REF), the rising edge of P32 (AN2), and two counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 4).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z86E04 interrupts are vectored through locations in program memory. When an interrupt machine cycle is activated, an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests needs service.

Table 4. Interrupt Types, Sources, and Vectors

Source	Name	Vector Location	Comments
AN2(P32)	IRQ0	0,1	External (F)Edge
REF(P33)	IRQ1	2,3	External (F)Edge
AN1(P31)	IRQ2	4,5	External (F)Edge
AN2(P32)	IRQ3	6,7	External (R)Edge
T0	IRQ4	8,9	Internal
T1	IRQ5	10,11	Internal

Notes:

F = Falling edge triggered

R = Rising edge triggered




Figure 13. Interrupt Block Diagram

Clock. The Z86E04 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = INPUT, XTAL2 = OUTPUT). The crystal should be AT cut, 8 MHz max, with a series resistance (RS) of less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendors crystal recommended capacitors (capacitance is between 10 pF to 250 pF depending upon the crystal manufacturer, ceramic resonator and PCB layout) from each pin directly to device ground pin 14 (Figure 14). Note that the crystal capacitor loads should be connected to V_{ss}. Pin 14 to reduce Ground noise injection.




Figure 14. Oscillator Configuration

HALT Mode. Turns off the internal CPU clock but not the crystal oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT.

STOP Mode. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 µA. The STOP Mode is released by a RESET through a Stop-Mode Recovery (pin P27). A Low input condition on P27 releases the STOP mode. Program execution begins at location 000C (Hex). However, when P27 is used to release the STOP Mode, the I/O port mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state. To use the P27 release approach with STOP Mode, use the following instruction:

```
LD      P2M, #1XXX XXXXB
NOP
STOP
```

X = Dependent on user's application.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (opcode = FFH) immediately before the appropriate sleep instruction, i.e.:

FF	NOP;	clear the pipeline
6F	STOP;	enter STOP mode or
FF	NOP;	clear the pipeline
7F	HALT;	enter HALT mode

Watch-Dog Timer (WDT). The Watch-Dog Timer is enabled by instruction WDT. When the WDT is enabled, it cannot be stopped by the instruction. With the WDT instruction, the WDT is refreshed when it is enabled within every Twdt period; otherwise, the Z86E04 resets itself. The WDT instruction affects the flags accordingly: Z = 1, S = 0, V = 0.

WDT = 5F (Hex)

SPECIAL FUNCTIONS (Continued)

Opcode WDT (5FH). The first time opcode 5FH is executed, the WDT is enabled and subsequent execution clears the WDT counter. This has to be done within the maximum Twdt period; otherwise, the WDT times out and generates a reset. The generated reset is the same as a power-on reset of $T_{POR} + 18$ XTAL clock cycles. The WDT is disabled during and after a Reset, until the WDT is enable again.

Opcode WDH (4FH). When this instruction is executed it enables the WDT during HALT. If not, the WDT stops when entering HALT. This instruction does not clear the counters, it just makes it possible to have the WDT running during HALT Mode. A WDH instruction executed without executing WDT (5FH) has no effect.

Auto Reset Voltage (V_{RST}). The Z86E04 has an auto-reset built-in. The auto-reset circuit resets the Z86E04 when it detects the V_{CC} below V_{RST} . Figure 15 shows the Auto Reset Voltage vs temperature. The Z86E04 does not function from V_{RST} to below 4.5V. Upon power-up of the device, the V_{CC} rise time must reach 4.5V before the T_{POR} expires so that program execution begins with the V_{CC} in the range 4.5V to 5.5V.

If the V_{CC} drops below 4.5V while the device is in operation, the device must be powered-down and then re-powered-up again.




Figure 15. Typical Auto Reset Voltage (V_{RST}) vs Temperature

Low EMI Emission. The Z86E04 can be programmed to operate in a low EMI emission mode by means of an EPROM programmable bit option. Use of this feature results in:

- Less than 1 mA consumed during HALT mode.
- All drivers slew rates reduced to 10 ns (typical).
- Internal SLCK/TCLK operation limited to a maximum of 4 MHz - 250 ns cycle time.
- Output drivers have resistances of 200 ohms (typical).
- Oscillator divide-by-two circuitry eliminated.

The Z86E04 offers programmable ROM Protect and programmable Low Noise features. When the device is programmed for ROM Protect, the Low Noise feature will automatically be enabled. When programmed for Low Noise, the ROM Protect feature is optional.

Besides V_{DD} and GND (V_{SS}), the Z86E04 changes all its pin functions in the EPROM mode. XTAL2 has no function, XTAL1 functions as /CE, P31 functions as /OE, P32 functions as EPM, P33 functions as V_{PP} , and P02 functions as /PGM.

ROM Protect. ROM Protect fully protects the Z86E04 ROM code from being read externally. When ROM Protect is selected, the Z86E04 will disable the instructions LDC and LDCI (Z86E04 and Z86C04 do not support the instructions of LDE and LDEI).

Please note that when using the device in a noisy environment, it is suggested that the voltages on the EPM and CE pins be clamped to V_{CC} through a diode to V_{CC} to prevent accidentally entering the OTP mode. The V_{PP} requires both a diode and a 100 pF capacitor.

User Modes. Table 5 shows the programming voltage of each mode of Z86E04.

Table 5. OTP Programming Table

Programming Modes	Device	V_{PP}	EPM	/CE	/OE	/PGM	ADDR	DATA	V_{CC}^*
EPROM READ1	All	X	V_H	V_{IL}	V_{IL}	V_{IH}	ADDR	Out	4.5V
EPROM READ2	All	X	V_H	V_{IL}	V_{IL}	V_{IH}	ADDR	Out	5.5V
PROGRAM	All	V_H	X	V_{IL}	V_{IH}	V_{IL}	ADDR	In	6.0V
PROGRAM VERIFY	All	V_H	X	V_{IL}	V_{IL}	V_{IH}	ADDR	Out	6.0V
EPROM PROTECT	All	V_H	V_H	V_H	V_{IH}	V_{IL}	NU	NU	6.0V
LOW NOISE SELECT	E04	V_H	V_{IH}	V_H	V_{IH}	V_{IL}	NU	NU	6.0V

Notes:

V_H = 12.5V ±0.5V

V_{IH} = As per specific Z8 DC specification.

V_{IL} = As per specific Z8 DC specification.

X = Not used, but must be set to V_H , V_{IH} or V_{IL} level.

NU = Not used, but must be set to either V_{IH} or V_{IL} level.

I_{PP} during programming = 40 mA maximum.

I_{CC} during programming, verify, or read = 40 mA maximum.

* V_{CC} has a tolerance of ±0.25V.

SPECIAL FUNCTIONS (Continued)

Internal Address Counter. The address of Z86E04 is generated internally with a counter clocked through pin P01 (Clock). Each clock signal increases the address by one and the "high" level of pin P00 (Clear) will reset the address to zero. Figure 16 shows the set-up time of the serial address input.

Programming Waveform. Figures 17, 18 and 19 show the programming waveforms of each mode. Table 6 shows the timing of programming waveforms.

Programming Algorithm. Figure 20 shows the flow chart of the Z86E04 programming algorithm.

Table 6. Timing of Programming Waveforms

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V _{PP} Setup	2		μs
4	V _{CC} Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2		μs
8	/OE Setup Time	2		μs
9	Data Access Time		200	ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	/PGM Setup Time	2		μs
14	Address to /OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms




Figure 16. Z86E04 Address Counter Waveform

SPECIAL FUNCTIONS (Continued)





Figure 17. Z86E04 Programming Waveform
(EPROM Read)



**Figure 18. Z86E04 Programming Waveform
(Program and Verify)**

SPECIAL FUNCTIONS (Continued)




Figure 19. Z86E04 Programming Waveform
(EPROM Protect and Low EMI Program)




Figure 20. Z86E04 Programming Algorithm

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units
V_{CC}	Supply Voltage*	-0.3	+7	V
T_{STG}	Storage Temp	-65	+150	C
T_A	Oper Ambient Temp	†	†	C

Notes:


* Voltages on all pins with respect to GND.

† See Ordering Information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 19).

**Figure 21. Test Load Diagram****CAPACITANCE**

$T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$, $f = 1.0\text{ MHz}$, unmeasured pins to GND.

Parameter	Max
Input Capacitance	10 pF
Output Capacitance	20 pF
I/O Capacitance	25 pF

 V_{CC} SPECIFICATION

4.5V to 5.5V

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	V _{cc}	T _A = 0°C to +70°C Min	Max	Typical @ 25°C	Units	Conditions	Notes
	Max Input Voltage	4.5V 5.5V		12 12		V V	I _{IN} < 250 µA I _{IN} < 250 µA	
V _{CH}	Clock Input High Voltage	4.5V	0.8 V _{cc}	V _{cc} +0.3	2.4	V	Driven by External Clock Generator	
		5.5V	0.8 V _{cc}	V _{cc} +0.3	2.6	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	4.5V	V _{ss} -0.3	0.2 V _{cc}	1.6		Driven by External Clock Generator	
		5.5V	V _{ss} -0.3	0.2 V _{cc}	2.3	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{cc}	V _{cc} +0.3	2.1	V		
		5.5V	0.7 V _{cc}	V _{cc} +0.3	2.7	V		
V _{IL}	Input Low Voltage	4.5V	V _{ss} -0.3	0.2 V _{cc}	1.2	V		
		5.5V	V _{ss} -0.3	0.2 V _{cc}	1.7	V		
V _{OH}	Output High Voltage	4.5V	V _{cc} -0.4		3.9	V	I _{OH} = -2.0 mA	[3]
		5.5V	V _{cc} -0.4		5.4	V	I _{OH} = -2.0 mA	[3]
V _{OL}	Output Low Voltage	4.5V	V _{cc} -0.4			V	Low Noise @ I _{OL} = -0.5 mA	
		5.5V	V _{cc} -0.4			V	Low Noise @ I _{OL} = -0.5 mA	
V _{OL1}	Output Low Voltage	4.5V		0.4		V	Low Noise @ I _{OL} = +1 mA	
		5.5V		0.4		V	Low Noise @ I _{OL} = +1 mA	
V _{OL2}	Output Low Voltage	4.5V		TBD	0.7	V	I _{OL} = +12 mA, 3 Pin Max	[3]
		5.5V		0.8	0.5	V	I _{OL} = +12 mA, 3 Pin Max	[3]
V _{OFFSET}	Comparator Input Offset Voltage	4.5V		10	6	mV		
		5.5V		25	7	mV		
V _{RST}	Auto Reset Voltage		1.55	2.7	2.4	V		
I _{IL}	Input Leakage (Input Bias Current of Comparator)	4.5V	-1.0	1.0	1.0	µA	V _{IN} = 0V, V _{cc}	
		5.5V	-1.0	1.0	1.0	µA	V _{IN} = 0V, V _{cc}	
I _{OL}	Output Leakage	4.5V	-1.0	1.0	1.0	µA	V _{IN} = 0V, V _{cc}	
		5.5V	-1.0	1.0	1.0	µA	V _{IN} = 0V, V _{cc}	
V _{ICR}	Input Common Mode Voltage Range		0	V _{cc} -1.0		V		

DC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V _{cc}	T _A = 0°C to +70°C Min Max	Typical @ 25°C	Units	Conditions	Notes
I _{cc}	Supply Current (Standard Mode)	4.5V	4.0	2.2	mA	All Output and I/O Pins Floating @ 2 MHz	
		5.5V	7.0	5.0	mA	All Output and I/O Pins Floating @ 2 MHz	
		4.5V	9.0	4.5	mA	All Output and I/O Pins Floating @ 8 MHz	
		5.5V	11.0	8.3	mA	All Output and I/O Pins Floating @ 8 MHz	
I _{cc1}	Standby Current (Standard Mode)	4.5V	2.5	0.5	mA	HALT Mode V _N = 0V, V _{cc} @ 2 MHz	
		5.5V	4.0	1.0	mA	HALT Mode V _N = 0V, V _{cc} @ 2 MHz	
		4.5V	4.0	1.0	mA	HALT Mode V _N = 0V, V _{cc} @ 8 MHz	
		5.5V	5.0	2.0	mA	HALT Mode V _N = 0V, V _{cc} @ 8 MHz	
I _{cc}	Supply Current (Low Noise Mode)	4.5V	4.0	2.2	mA	All Output and I/O Pins Floating @ 1 MHz	
		5.5V	7.0	4.2	mA	All Output and I/O Pins Floating @ 1 MHz	
		4.5V	6.0	2.9	mA	All Output and I/O Pins Floating @ 2 MHz	
		5.5V	9.0	5.5	mA	All Output and I/O Pins Floating @ 2 MHz	
		4.5V	8.0	4.4	mA	All Output and I/O Pins Floating @ 4 MHz	
		5.5V	11.0	7.9	mA	All Output and I/O Pins Floating @ 4 MHz	


Symbol	Parameter	V _{cc}	T _A = 0°C to +70°C Min	Max	Typical @ 25°C	Units	Conditions	Notes
I _{cc1}	Standby Current (Low Noise Mode)	4.5V	1.2	0.4	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 1 MHz		
		5.5V	1.6	0.9	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 1 MHz		
		4.5V	1.5	0.5	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 2 MHz		
		5.5V	1.9	1	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 2 MHz		
		4.5V	2.0	0.8	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 4 MHz		
		5.5V	2.4	1.3	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 4 MHz		
I _{cc2}	Standby Current	4.5V	10	1.0	µA	STOP Mode V _{IN} = 0V, V _{cc} WDT is not Running		
		5.5V	10	1.0	µA	STOP Mode V _{IN} = 0V, V _{cc} WDT is not Running		
I _{ALL}	Auto Latch Low Current	4.5V	10	6.0	µA	0V < V _{IN} < V _{cc}		
		5.5V	15	11.5	µA	0V < V _{IN} < V _{cc}		
I _{ALH}	Auto Latch High Current	4.5V	-7.0	-3.3	µA	0V < V _{IN} < V _{cc}		
		5.5V	-7.0	-6.5	µA	0V < V _{IN} < V _{cc}		

Notes:

[1]	I _{cc1}	Typ	Max	Unit	Freq
	Clock Driven	0.3	5.0	mA	8 MHz
	Crystal/Resonator	3.0	5.0	mA	8 MHz

[2] V_{ss} = 0V = GND

[3] Standard Mode (not Low EMI Mode)

AC ELECTRICAL CHARACTERISTICS**Figure 22. Electrical Timing Diagram**

AC ELECTRICAL CHARACTERISTICS

Low Noise Mode

No	Symbol	Parameter	V_{cc}	$T_A = 0^\circ C \text{ to } +70^\circ C$				Units	Notes
				1 MHz	Max	Min	Max		
1	TpC	Input Clock Period	4.5V	1000	DC	250	DC	ns	[1]
			5.5V	1000	DC	250	DC	ns	[1]
2	TrC,TfC	Clock Input Rise and Fall Times	4.5V	25		25		ns	[1]
			5.5V	25		25		ns	
3	TwC	Input Clock Width	4.5V	500		125		ns	[1]
			5.5V	500		125		ns	[1]
4	TwTinL	Timer Input Low Width	4.5V	100		100		ns	[1]
			5.5V	70		70		ns	[1]
5	TwTinH	Timer Input High Width	4.5V	2.5TpC		2.5TpC			[1]
			5.5V	2.5TpC		2.5TpC			[1]
6	TpTin	Timer Input Period	4.5V	4TpC		4TpC			[1]
			5.5V	4TpC		4TpC			[1]
7	TrTin, TfTin	Timer Input Rise and Fall Timer	4.5V	100		100		ns	[1]
			5.5V	100		100		ns	[1]
8	TwIL	Int. Request Input Low Time	4.5V	100		100		ns	[1,2]
			5.5V	70		70		ns	[1,2]
9	TwIH	Int. Request Input High Time	4.5V	2.5TpC		2.5TpC			[1]
			5.5V	2.5TpC		2.5TpC			[1,2]
10	Twdt	Watch-Dog Timer Delay Time	4.5V	15		15		ms	[1]
			5.5V	10		10		ms	[1]
11	TPOR	Power-On Reset Time	4.5V	60		60		ms	[1]
			5.5V	45		45		ms	[1]

Notes:

[1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0.

[2] Interrupt request through Port 3 (P33-P31)

AC ELECTRICAL CHARACTERISTICS


Standard Mode, Standard Temperature

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ 8 MHz							
No	Symbol	Parameter	V_{cc}	Min	Max	Units	Notes
11	TpC	Input Clock Period	4.5V	125	DC	ns	[1]
			5.5V	125	DC	ns	[1]
2	TrC,TfC	Clock Input Rise and Fall Times	4.5V		25	ns	[1]
			5.5V		25	ns	
3	TwC	Input Clock Width	4.5V	62		ns	[1]
			5.5V	62		ns	[1]
4	TwTinL	Timer Input Low Width	4.5V	100		ns	[1]
			5.5V	70		ns	[1]
5	TwTinH	Timer Input High Width	4.5V	5TpC			[1]
			5.5V	5TpC			[1]
6	TpTin	Timer Input Period	4.5V	8TpC			[1]
			5.5V	8TpC			[1]
7	TrTin, TfTin	Timer Input Rise and Fall Timer	4.5V		100	ns	[1]
			5.5V		100	ns	[1]
8	TwIL	Int. Request Input Low Time	4.5V	100		ns	[1,2]
			5.5V	70		ns	[1,2]
9	TwIH	Int. Request Input High Time	4.5V	5TpC			[1]
			5.5V	5TpC			[1,2]
10	Twdt	Watch-Dog Timer Delay Time	4.5V		15	ms	[1]
			5.5V		10	ms	[1]
11	TPOR	Power-On Reset Timer	4.5V		60	ms	[1]
			5.5V		45	ms	[1]


Notes:[1] Timing Reference uses $0.7 V_{cc}$ for a logic 1 and $0.2 V_{cc}$ for a logic 0.

[2] Interrupt request through Port 3 (P33-P31).


Z8 CONTROL REGISTERS




**Figure 23. Timer Mode Register
(F1H: Read/Write)**




**Figure 26. Counter/Timer 0 Register
(F4H: Read/Write)**




**Figure 27. Prescaler 0 Register
(F5H: Write Only)**




**Figure 24. Counter Timer 1 Register
(F2H: Read/Write)**



**Figure 28. Port 2 Mode Register
(F6H: Write Only)**




**Figure 25. Prescaler 1 Register
(F3H: Write Only)**



**Figure 29. Port 3 Mode Register
(F7H: Write Only)**


Z8 CONTROL REGISTERS (Continued)

R248 P01M




**Figure 30. Port 0 and 1 Mode Register
(F8H: Write Only)**

R251 IMR




**Figure 33. Interrupt Mask Register
(FBH: Read/Write)**

R249 IPR




**Figure 31. Interrupt Priority Register
(F9H: Write Only)**

R252 Flags




**Figure 34. Flag Register
(FCH: Read/Write)**

R253 RP




**Figure 35. Register Pointer
(FDH: Read/Write)**

R250 IRQ



**Figure 32. Interrupt Request Register
(FAH: Read/Write)**

R255 SPL



**Figure 36. Stack Pointer
(FFH: Read/Write)**

OPERATING MODES




Figure 37. Maximum I_{cc} and I_{cc1} vs Frequency in Standard Mode






Figure 38. Typical I_{cc} and I_{cc1} vs Frequency in Standard Mode

OPERATING MODES (Continued)**Figure 39. Typical I_{cc} and I_{cc1} vs Frequency in Low EMI Mode****Figure 40. Maximum I_{cc} and I_{cc1} vs Frequency in Low EMI Mode**




Figure 41. Typical POR Time Out Period vs Temperature




Figure 42. Typical WDT Time Out Period vs Temperature

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working-register pair address
Ir	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working register address only
IR	Indirect-register or indirect working-register address
Ir	Indirect working-register address only
RR	Register pair or working register pair address

Flags. Control register (R252) contains the following six flags.

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:

0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
X	Undefined


Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack pointer
PC	Program counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000	—	Always true	—
0111	C	Carry	C=1
1111	NC	No Carry	C=0
0110	Z	Zero	Z=1
1110	NZ	Not zero	Z=0
1101	PL	Plus	S=0
0101	MI	Minus	S=1
0100	OV	Overflow	V=1
1100	NOV	No overflow	V=0
0110	EQ	Equal	Z=1
1110	NE	Not equal	Z=0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 1
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000	F	Never true (Always False)	—

INSTRUCTION FORMATS





CCF, DI, EI, IRET, NOP,
RCF, RET, SCF





INC r



One-Byte Instructions




CLR, CPL, DA, DEC,
DECW, INC, INCW,
POP, PUSH, RL, RLC,
RR, RRC, SRA, SWAP




ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR





JP, CALL (Indirect)





ADC, ADD, AND, CP,
LD, OR, SBC, SUB,
TCM, TM, XOR




SRP




ADC, ADD, AND, CP,
OR, SBC, SUB, TCM,
TM, XOR





LD




LD, LDE, LDEI,
LDC, LDCI




LD




LD




LD



.




JP




LD




JP



DJNZ, JR



CALL



STOP/HALT



Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

$dst \leftarrow dst + src$

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

$dst(7)$






refers to bit 7 of the destination operand.


INSTRUCTION SUMMARY

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected
	dst src	C Z S V D H	
ADC dst, src	†	1[]	* * * * 0 *
dst ← dst + src +C			
ADD dst, src	†	0[]	* * * * 0 *
dst ← dst + src			
AND dst, src	†	5[]	- * * 0 - -
dst ← dst AND src			
CALL dst	DA	D6	- - - - -
SP ← SP - 2	IRR	D4	
@SP ← PC,			
PC ← dst			
CCF		EF	* - - - -
C ← NOT C			
CLR dst	R	B0	- - - - -
dst ← 0	IR	B1	
COM dst	R	60	- * * 0 - -
dst ← NOT dst	IR	61	
CP dst, src	†	A[]	* * * * - -
dst - src			
DA dst	R	40	* * * X - -
dst ← DA dst	IR	41	
DEC dst	R	00	- * * * - -
dst ← dst - 1	IR	01	
DECW dst	RR	80	- * * * - -
dst ← dst - 1	IR	81	
DI		8F	- - - - -
IMR(7) ← 0			
DJNZr , dst	RA	rA	- - - - -
r ← r - 1		r = 0 - F	
if r ≠ 0			
PC ← PC + dst			
Range: +127, -128			
EI		9F	- - - - -
IMR(7) ← 1			
HALT		7F	- - - - -

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected
	dst src	C Z S V D H	
INC dst	r	rE	- * * * - -
dst ← dst + 1		r = 0 - F	
	R	20	
	IR	21	
INCW dst	RR	A0	- * * * - -
dst ← dst + 1	IR	A1	
IRET		BF	* * * * * * *
FLAGS ← @SP;			
SP ← SP + 1			
PC ← @SP;			
SP ← SP + 2;			
IMR(7) ← 1			
JP cc, dst	DA	cD	- - - - -
if cc is true,		c = 0 - F	
PC ← dst	IRR	30	
JR cc, dst	RA	cB	- - - - -
if cc is true,		c = 0 - F	
PC ← PC + dst			
Range: +127, -128			
LD dst, src	r Im	rC	- - - - -
dst ← src	r R	r8	
	R r	r9	
		r = 0 - F	
	r X	C7	
	X r	D7	
	r lr	E3	
	lr r	F3	
	R R	E4	
	R IR	E5	
	R IM	E6	
	IR IM	E7	
	IR R	F5	
LDC dst, src	r Irr	C2	- - - - -
dst ← src			
LDCI dst, src	Ir Irr	C3	- - - - -
dst ← src			
r ← r + 1;			
rr ← rr + 1			

INSTRUCTION SUMMARY (Continued)

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected
	dst src		C Z S V D H
NOP		FF	- - - - -
OR dst, src dst ← dst OR src	†	4[]	- * * 0 - -
POP dst dst ← @SP; SP ← SP + 1	R IR	50 51	- - - - -
PUSH src SP ← SP - 1; @SP ← src	R IR	70 71	- - - - -
RCF C ← 0		CF	0 - - - - -
RET PC ← @SP; SP ← SP + 2		AF	- - - - -
RL dst 	R IR	90 91	* * * * - -
RLC dst 	R IR	10 11	* * * * - -
RR dst 	R IR	E0 E1	* * * * - -
RRC dst 	R IR	C0 C1	* * * * - -
SBC dst, src dst ← dst - src - C	†	3[]	* * * * 1 *
SCF C ← 1		DF	1 - - - - -
SRA dst 	R IR	D0 D1	* * * 0 - -
SRP dst RP ← src	Im	31	- - - - -

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected
	dst src		C Z S V D H
STOP		6F	1 - - - - -
SUB dst, src dst ← dst - src	†	2[]	* * * * 1 *
SWAP dst 	R IR	F0 F1	X * * X - -
TCM dst, src (NOT dst) AND src	†	6[]	- * * 0 - -
TM dst, src dst AND src	†	7[]	- * * 0 - -
WDH		4F	- - - - -
WDT		5F	- X X X - -
XOR dst, src dst ← dst XOR src	†	B[]	- * * 0 - -


† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and lr (source) is 13.

Address Mode	Lower Opcode Nibble
dst	src
r	r
r	lr
R	R
R	IR
R	IM
IR	IM

OPCODE MAP

		Lower Nibble (Hex)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Upper Nibble (Hex)	0	6.5 DEC R1	6.5 DEC IR1	6.5 ADD r1, r2	6.5 ADD r1, Ir2	10.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM	6.5 LD r1, R2	6.5 LD r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD r1, IM	12.10.0 JP cc, DA	6.5 INC r1			
	1	6.5 RLC R1	6.5 RLC IR1	6.5 ADC r1, r2	6.5 ADC r1, Ir2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM										
	2	6.5 INC R1	6.5 INC IR1	6.5 SUB r1, r2	6.5 SUB r1, Ir2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM										
	3	8.0 JP IRR1	6.1 SRP IM	6.5 SBC r1, r2	6.5 SBC r1, Ir2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC IR1, IM								4.0 WDH		
	4	8.5 DA R1	8.5 DA IR1	6.5 OR r1, r2	6.5 OR r1, Ir2	10.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR IR1, IM								6.0 WDT		
	5	10.5 POP R1	10.5 POP IR1	6.5 AND r1, r2	6.5 AND r1, Ir2	10.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	10.5 AND IR1, IM								6.0 STOP		
	6	6.5 COM R1	6.5 COM IR1	6.5 TCM r1, r2	6.5 TCM r1, Ir2	10.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM								7.0 HALT		
	7	10/12.1 PUSH R2	12/14.1 PUSH IR2	6.5 TM r1, r2	6.5 TM r1, Ir2	10.5 TM R2, R1	10.5 TM IR2, R1	10.5 TM R1, IM	10.5 TM IR1, IM								6.1 DI		
	8	10.5 DECW RR1	10.5 DECW IR1														6.1 EI		
	9	6.5 RL R1	6.5 RL IR1														14.0 RET		
	A	10.5 INCW RR1	10.5 INCW IR1	6.5 CP r1, r2	6.5 CP r1, Ir2	10.5 CP R2, R1	10.5 CP IR2, R1	10.5 CP R1, IM	10.5 CP IR1, IM								16.0 IRET		
	B	6.5 CLR R1	6.5 CLR IR1	6.5 XOR r1, r2	6.5 XOR r1, Ir2	10.5 XOR R2, R1	10.5 XOR IR2, R1	10.5 XOR R1, IM	10.5 XOR IR1, IM								6.5 RCF		
	C	6.5 RRC R1	6.5 RRC IR1	12.0 LDC r1, Irr2	18.0 LDCI Ir1, Irr2												6.5 SCF		
	D	6.5 SRA R1	6.5 SRA IR1			20.0 CALL* IRR1				20.0 CALL DA	10.5 LD r2,x,R1							6.5 CCF	
	E	6.5 RR R1	6.5 RR IR1			6.5 LD r1, IR2	10.5 LD R2, R1	10.5 LD R1, IM	10.5 LD IR1, IM								6.0 NOP		
	F	8.5 SWAP R1	8.5 SWAP IR1			6.5 LD Ir1, r2		10.5 LD R2, IR1											




Legend:
 R = 8-bit address
 r = 4-bit address
 R₁ or r₁ = Dst address
 R₂ or r₂ = Src address

Sequence:
 Opcode, First Operand,
 Second Operand

Note: Blank areas not defined.

* 2-byte instruction appears
 as a 3-byte instruction

PACKAGE INFORMATION



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	.51	.81	.020	.032
A2	3.25	3.43	.128	.135
B	.38	.53	.015	.021
B1	1.14	1.65	.045	.065
C	.23	.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
E1	6.22	6.48	.245	.255
	2.54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
L	3.18	3.81	.125	.150
Q1	1.52	1.65	.060	.065
S	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram

ORDERING INFORMATION

Z86E04

8 MHz

Z86E0408PSC

For fast results, contact your local Zilog sales office or technical center for assistance in ordering the part desired.

Package

P=Plastic DIP

Temperature

S = 0°C to +70°C

Speeds


08 = 8 MHz

Environmental

C= Plastic Standard

Example:

Z 86E04 08 P S C is an Z86E04, 8 MHz, DIP, 0°C to +70°C, Plastic Standard Flow



Environmental Flow
Temperature
Package
Speed
Product Number
Zilog Prefix

Notes:



**Z86C04 Z8® CMOS 8-Bit
Low Cost 1K ROM Microcontroller**

1

**Z86E04 Z8® CMOS OTP
8-Bit Microcontroller**

2

**Superintegration™
Products Guide**

S

**Zilog's Literature Guide
Ordering Information**

L

Notes:



Fax/Modem

SuperintegrationTM Products Guide

	Data Pump	Single Chip		Controllers													
Block Diagram	DSP	Z8	DSP	Z8	DSP	PIO	CGC	24 I/O	Z80 CPU	2 DMA	2 UART	2 C/T	C/Ser	MMU	OSC	ESCC	
	512 RAM 4K ROM	24K ROM	4K WORD ROM	4K WORD ROM	512 WORD RAM	SIO	WDT	ESCC (2 CH)	16550 MIMIC	Z80 CPU	2 DMA	2 UART	2 C/T	C/Ser	MMU	OSC	ESCC
	16-BIT MAC	256 BYTES RAM	512 WORD RAM	256 BYTES RAM	512 WORD RAM	8-BIT A/D	10-BIT D/A	S180									
	DATA I/O	RAM I/O															
Part #	Z89C00	Z89120	Z89920	Z84C15	Z80182	Z80180	Z85230										
Description	16-Bit Digital Signal Processor	Zilog Modem/Fax Controller (ZMFC)	Zilog Modem/Fax Controller (ZMFC)	IPC/EIPC Controller	Zilog Intelligent Peripheral (ZIP™)	High-performance Z80® CPU with peripherals	Enhanced Serial Com. Controller										
Process/Speed	CMOS 10, 15 MHz	CMOS 20 MHz	CMOS 20 MHz	CMOS 6, 10,16 MHz	CMOS 16, 20 MHz	6, 8, 10, 16*, 20* *Z8S180 only	CMOS 8, 10,16, 20 MHz										
Features	16-bit Mac 75 ns 2 data RAMs (256 words each) 4K word ROM 64Kx16 Ext. ROM 16-bit I/O Port 74 instructions Most single cycle Two conditional branch inputs, two user outputs Library of software macros available zero overhead pointers	Z8® controller with 24 Kbyte ROM 16-bit DSP with 4K word ROM 8-bit A/D 10-bit D/A Library of macros 47 I/O pins Two comparators Independent Z8® and DSP Operations Power-Down Mode	Z8 w/64K external memory DSP w/4K word ROM 8-bit A/D 10-bit D/A Library of macros 47 I/O pins Two comparators Independent Z8® and DSP Operations Power-Down Mode	Z80® CPU, SIO, CTC WDT, CGC The Z80 Family in one device Power-On Reset Two chip selects 32-bit CRC WSG EV mode ¹ 3 and 5 Volt Version	Complete Static Version of Z180™ plus ESCC (2 channels of Z85230) 16550 MIMIC 24 Parallel I/O Emulation Modes ¹	Enhanced Z80® CPU MMU 1 Mbyte 2 DMAs 2 UARTs with BRGs C/Serial I/O Port Oscillator Z8S180 includes; Pwr dwn, Preamble EMI, divide-by-one clock option	Full dual-channel SCC plus deeper FIFOs: 4 bytes on Tx 8 bytes on Rx DPLL counter per channel Software compatible to SCC										
Package	68-pin PLCC 60-pin VQFP	68-pin PLCC	68-pin PLCC	100-pin QFP 100-pin VQFP	100-pin QFP 100-pin VQFP	64-pin DIP 68-pin PLCC 80-pin QFP	40-pin DIP 44-pin PLCC										
Other Applications	16-bit General-Purpose DSP TMS 32010/20/25 applications	Multimedia-Audio Voicemail Speech Storage and Transmission Modems FAXes, Sonabouys	Multimedia-Audio Voicemail Speech Storage and Transmission Modems FAXes, Sonabouys	Intelligent peripheral controllers Modems	General-Purpose Embedded Control Modem, Fax, Data Communications	Embedded Control	General-Purpose datacom. High performance SCC software compatible upgrade										



Block Diagram	UART	8K PROM	UART	DSP	MULT	DIV	UART	88-BIT R-S ECC	SRAM/DRAM CTRL
	CPU	OSC		512 RAM	4K ROM	CPU	OSC	CPU	DSP
	256 RAM	CLOCK		16-BIT MAC		DAC	PWM	DAC	SPI
	P0	P1	P2	P3		P0	P1	P2	P3
				DATA I/O	RAM I/O			P2	A15-0
Part #	Z86C91/Z8691	Z86E21	Z89C00	Z86C93	Z86C95	Z86018			
Description	ROMless Z8®	Z8® 8K OTP	16-Bit Digital Signal Processor	Enhanced Z8®	Enhanced Z8® with DSP	Zilog Datapath Controller (ZDPC)			
Process/Speed	CMOS 16 MHz (C91) NMOS 12 MHz (91)	CMOS 12, 16 MHz	CMOS 10, 15 MHz	CMOS 20, 25 MHz	CMOS 24 MHz	CMOS 40 MHz			
Features	Full duplex UART 2 Standby Modes (STOP and HALT) 2x8 bit Counter/Timer	8K OTP ROM 256 Byte RAM Full-duplex UART 2 Standby Modes (STOP and HALT) 2 Counter/Timers ROM Protect option RAM Protect option Low EMI option	16-bit Mac 75 ns 2 data RAMs (256 words each) 4K word ROM 64Kx16 Ext. ROM 16-bit I/O Port 74 instructions Most single cycle Two conditional branch inputs, two user outputs Library of software macros available zero overhead pointers	16x16 Multiply 1.7 µs 32x16 Divide 2.0 µs Full duplex UART 2 Standby Modes (STOP and HALT) 16-bit Counter/Timers Pin compatible to Z86C91 (PDIP)	8 channel 8-bit ADC, 8-bit DAC 16-bit Multiply/Divide Full duplex UART SPI (Serial Peripheral Interface) 3 Standby Modes (STOP/HALT/PAUSE) Pulse Width Modulator 3x16-bit timer 16-bit DSP slave processor 83 ns Mult./Accum.	Full track read Automatic data transfer (Point & Go®) 88-bit Reed Solomon ECC "on the fly" Full AT/IDE bus interface 64 KB SRAM buffer 1 MB DRAM buffer Split data field support 100-pin VQFP package JTAG boundary scan option Up to 8 KB buffer RAM reserved for MCU			
Package	40-pin DIP 44-pin PLCC 44-pin QFP	40-pin DIP 44-pin PLCC 44-pin QFP	68-pin PLCC 60-pin VQFP	40-pin DIP 44-pin PLCC 44-pin QFP 48-pin VQFP	80-pin QFP 84-pin PLCC 100-pin VQFP	100-pin VQFP 100-pin QFP			
Application	Disk Drives Modems Tape Drives	Software Debug Z8® prototyping Z8® production runs Card Reader	Disk Drives Tape Drives Servo Control Motor Control	Disk Drives Tape Drives Modems	Disk Drives Tape Drives Servo Control Motor Control	Hard Disk Drives			





Video Products

Superintegration™ Products Guide

	TV Controller				IR Controller				Cable TV			
Block Diagram	8K ROM	6K ROM	CHAR ROM	1K/6K ROM	2K/8K/16K ROM	4K ROM	16K ROM	UART				
	4K CHAR ROM Z8 CPU RAM OSD 13 PWM TIMER PORTS	3K CHAR ROM Z8 CPU RAM OSD 7 PWM TIMER WDT PORTS	COMMAND INTERPRETER ANALOG SYNC/DATA SLICER OSD CTRL	Z8 CPU WDT 124 RAM P2 P3	Z8 CPU WDT 128,256, 768 RAM P0 P1 P2 P3	CPU WDT 236 RAM P1 P2 P3 P0	CPU P0 P1 P2 P3 P4 P5 P6					
Part #	Z86C27/127/97	Z86227	Z86128	Z86L06/L29	Z86L70/71/72 (Q193)	Z86C40/E40	Z86C61/62					
Description	Z8® Digital Television Controller MCU with logic functions needed for Television Controller, VCRs and Cable	Standard DTC features with reduced ROM, RAM, PWM outputs for greater economy	Line 21 Controller (L21C™) for Closed Caption Television	18-pin Z8® Consumer Controller Processor (CCP™) low-voltage and low-current battery operation 1K-6K ROM	Z8® (CCP™) low-voltage parts that have more ROM, RAM and special Counter/Timers for automated output drive capabilities	Z8® Consumer Controller Processor (CCP™) with 4K ROM (C40) E40 = OTP version	Z8® MCU with Expanded I/O's and 16K ROM					
Process/Speed	CMOS 4 MHz	CMOS 4 MHz	CMOS 12 MHz	Low Voltage CMOS 8 MHz	Low Voltage CMOS 8 MHz	CMOS 12 MHz	CMOS 16, 20 MHz					
Features	Z8/DTC Architecture 8K ROM, 256-byte RAM 160x7-bit video RAM On-Screen Display (OSD) video controller Programmable color, size, position attributes 13 PWMs for D/A conversion 128-character set 4Kx6-bit char. Gen. ROM Watch-Dog Timer (WDT) Brown-Out Protection 5 Ports/36 pins 2 Standby Modes Low EMI Mode	Z8/DTC Architecture 6K ROM, 256-byte RAM 120x7-bit video RAM OSD on board Programmable color, size, position attributes 7 PWMs 96-character set 3Kx6-bit character generator ROM Watch-Dog Timer (WDT) Brown-Out Protection 3 Ports/20 pins 2 Standby Modes Low EMI Mode	Conforms to FCC Line 21 format Parallel or serial modes Stand-alone operation On-board data sync and slicer On-board character generator - Color - Blinking - Italic - Underline	Z8® Architecture 1K ROM & 6K ROM Watch-Dog Timer 2 Analog Comparators with output option 2 Standby Modes 2 Counter/Timers Auto Power-On Reset 2 volt operation RC OSC option Low Noise option Brown-Out Protection High current drivers (2, 4)	Z8® Architecture 2K/8K/16K ROM Watch-Dog Timer 2 Analog Comparators with output option 2 Standby Modes 2 Enhanced Counter/Timers, Auto Pulse Reception/Generation Auto Power-On Reset 2 volt operation RC OSC option Brown-Out Protection High current drivers (4)	4K ROM, 236 RAM 2 Standby Modes 2 Counter/Timers ROM Protect RAM Protect 4 Ports Brown-Out Protection 2 Analog Comparators Low EMI Watch-Dog Timer Auto Power-On Reset Low Power option	16K ROM Full duplex UART 2 Standby Modes (STOP and HALT) 2 Counter/Timers ROM Protect option RAM Protect option Pin compatible to Z86C21 C61 = 4 Ports C62 = 7 Ports					
Package	64-pin DIP 52-pin active (127)	40-pin DIP	18-pin DIP	18-pin DIP 18-pin SOIC	20-pin DIP (L71), 18-pin DIP, SOIC (L70) 40,44-pin DIP, PLCC, QFP (L72)	40-pin DIP	40-pin DIP (C61) 44-pin PLCC,QFP (C61) 68-pin PLCC (C62)					
Application	Low-end Television Cable/Satellite Receiver	Low-end Television Cable/Satellite Receiver	TVs, VCRs, Decoders	I.R. Controller Portable battery operations	I.R. Controller Portable battery operations	Window Control Wiper Control Sunroof Control Security Systems TAD	Cable Television Remote Control Security					



Datacommunications

Superintegration™ Products Guide

Block Diagram									
Part #	Z8030/Z80C30 Z8530/Z85C30	Z85230/Z80230 Z85233*	Z16C35	Z84C15	Z80181	Z80182	Z16C30	Z16C33	Z16C32
Description	Serial Com. Controller	Enhanced Serial Com. Controller	Integrated Serial Com. Controller	Intelligent Peripheral Controller	Smart Access Controller	Zilog Intelligent Peripheral	Universal Serial Controller	Mono-channel Universal Serial Controller	Integrated Universal Serial Controller
Process/ Speed/ Clock Data Rate	NMOS: 4, 6, 8 MHz CMOS: 8,10 16 MHz 2,2.5, 4 Mb/s	CMOS: 10, 16 20 MHz 2.5, 4.0, 5.0 Mb/s	CMOS: 10, 16 MHz 2.5, 4.0 Mb/s	CMOS 6, 10,16 MHz	10, 12.5	CMOS 16, 20 MHz	CMOS: 20 MHz CPU Bus 10 Mb/s 20 Mb/s	CMOS: 10 MHz CPU Bus 10 Mb/s	CMOS:20 MHz CPU Bus 16 Mb/s 20 Mb/s
Features	Two independent full-duplex channels Enhanced DMA support: 10x19 status FIFO 14-bit byte counter NRZ/NRZI/FM *One channel of Z85230	Full dual-channel SCC plus deeper FIFOs: 4 bytes on Tx 8 bytes on Rx DPLL counter per channel Software compatible to SCC	Full dual-channel SCC plus 4 DMA controllers and a bus interface unit	Z80® CPU, SIO, CTC WDT, CGC The Z80 Family in one device Power-On Reset Two chip selects 32-bit CRC WSG EV mode ¹ 3 and 5 Volt Version	Complete Z180™ plus SCC/2 CTC 16 I/O lines Emulation Mode ¹	Complete Static version of Z180 plus ESCC (2 channels of 85230) 16550 MIMIC 24 Parallel I/O Emulation Mode ¹	Two dual-channel 32-byte receive & transmit FIFOs 16-bit bus B/W: 18.2 Mb/s 2 BRGs per channel Flexible 8/16-bit bus interface	Single-channel (half of USC™) plus Time Slot Assigner functions for ISDN	Single-channel (half of USC) plus two DMA controllers Array chained and linked-list modes with ring buffer support
Package	40-pin DIP 44-pin CERDIP 44-pin PLCC	40-pin DIP 44-pin PLCC *44-pin QFP (85233)	68-pin PLCC	100-pin QFP 100-pin VQFP	100-pin QFP	100-pin QFP 100-pin VQFP	68-pin PLCC	68-pin PLCC	68-pin PLCC
Application	General-Purpose datacom.	General-Purpose datacom. High performance SCC software	High performance datacom. SCC upgrades	Intelligent peripheral controllers Modems	Intelligent peripheral controllers Printers, Faxes, Modems, Terminals	General-Purpose Embedded Control Modem, Fax, Data Communications	General-Purpose high-end datacom. Ethernet HDLC X.25 Frame Relay	General-Purpose high-end datacom. Ethernet HDLC X.25 Frame Relay	General-Purpose high-end datacom. Ethernet HDLC X.25 Frame Relay



Block Diagram	84C01*		SIO		CTC		PIO CGC		WDT		40 I/O		Z80 CPU		2 DMA		16-BIT Z80 CPU		OSC		Z80/Z-BUS INTERFACE		2 UART		4 DMA		UART		Z180		SCC/2 (85C30/2)		16 I/O		24 I/O		S180		85230 ESCC (2 CH)		16550 MIMIC		
	CPU OSC PWR. DOWN		SIO		CTC		PIO		CGC		WDT		Z80 CPU		Z80 CPU		Z80 CPU		MMU		OSC		Z80/Z-BUS INTERFACE		C/T		C/Ser		CACHE		WSG		Z180		SCC/2 (85C30/2)		16 I/O		S180		85230 ESCC (2 CH)		16550 MIMIC
Part #	Z84C50	Z84C90	Z84013/C13	Z84015/C15	Z84011/C11	Z80180/S180	Z80280	Z80181	Z80182																																		
Description	Z80/84C01 with 2K SRAM	Killer I/O (3 Z80 peripherals)	Intelligent Peripheral Controller	Intelligent Peripheral Controller	Parallel I/O Controller	High-performance Z80® CPU with peripherals	16-bit Z80® code compatible CPU with peripherals	Smart Access Controller	Zilog Intelligent Peripheral																																		
Speed MHz	10	8, 10, 12.5	6, 10	6, 10, 16	6, 10	6, 8, 10, 16*, 20* *Z8S180 only	10, 12	10, 12.5	16, 20																																		
Features	Z80® CPU 2 Kbytes SRAM WSG Oscillator Pin compatible with Z84C00 DIP & PLCC EV mode ¹ *84C01 is available as a separate part	SIO, PIO, CTC plus 8 I/O lines	Z80® CPU, SIO, CTC WDT, CGC, WSG, Power-On Reset 2 chip selects EV mode ¹	Z80® CPU, SIO, CTC WDT, CGC The Z80 Family in one device Power-On Reset Two chip selects 32-bit CRC WSG EV mode ¹	Z80® CPU, CTC, WDT 40 I/O lines bit programmable Power-On Reset EV mode ¹	Z80® CPU, MMU 1 Mbyte 2 DMAs 2 UARTs with BRGs C/Serial I/O Port Oscillator Z8S180 includes; Pwr dwn, Prgmble EMI, divide-by-one clock option	Enhanced Z80 CPU MMU 1 Mbyte 2 DMAs 2 UARTs with BRGs C/Serial I/O Port Oscillator Z8S180 includes; Pwr dwn, Prgmble EMI, divide-by-one clock option	16-bit code compatible Z80® CPU Three stage pipeline MMU 16 Mbyte CACHE 256 byte Inst. & Data Peripherals 4 DMAs, UART, 3 16-bit C/T, WSG Z80/Z-BUS® interface	Complete Z180 plus SCC/2 CTC 16 I/O lines Emulation Mode ¹	Complete Static Version of Z180™ plus ESCC (2 channels of Z85230) 16550 MIMIC 24 Parallel I/O Emulation Modes ¹																																	
Package	40-pin DIP 44-pin PLCC 44-pin QFP	84-pin PLCC	84-pin PLCC	100-pin QFP 100-pin VQFP	100-pin QFP	64-pin DIP 68-pin PLCC 80-pin QFP	68-pin PLCC	100-pin QFP	100-pin QFP 100-pin VQFP																																		
Application	Embedded Controllers	General-purpose peripheral that can be used with Z80 and other CPU's	Intelligent datacom controllers	Intelligent peripheral controllers Modems	Intelligent parallel-I/O controllers Industrial display terminals	Embedded Control	Embedded Control Terminals Printers	Intelligent peripheral controllers Printers, Faxes, Modems, Terminals	General-Purpose Embedded Control Modem, Fax, Data Communications																																		

¹ Allows use of existing development systems.



Peripherals

Superintegration™ Products Guide

	Z8036 Z8536	Z32H00	Z5380 Z53C80	Z85C80
Description	Counter/Timer & parallel I/O Unit (CIO)	Hyperstone Enhanced Fast Instruction Set Computer (EFISC) Embedded (RISC) Processor	Small Computer System Interface (SCSI)	Serial Communication Controller and Small Computer System Interface
Process/ Speed	NMOS 4.6 MHz	CMOS 25 MHz	CMOS Z5380: 1.5 MB/s Z53C80: 3.0 MB/s	CMOS SCC - 10, 16 MHz SCSI - 3.0 MB/s
Features	Three 16-bit Counter/Timers, Three I/O ports with bit catching, pattern matching interrupts and handshake I/O	32-bit MPU 4 Gbytes address space 19 global and 64 local registers of 32 bits each 128 bytes instruction cache 1.2 μ CMOS 42 mm ² die	ANSI X3.131-1986 Direct SCSI bus interface On-board 48 mA drivers Normal or Block mode DMA transfers Bus interface, target and initiator	Full dual-channel SCC plus SCSI sharing databus and read/write functions
Package	40-pin PDIP 44-pin PLCC	144-pin PGA 132-pin QFP	Z5380: 40-pin DIP 44-pin PLCC Z53C80: 48-pin DIP 44-pin PLCC	68-pin PLCC
Application	General-Purpose Counter/Timers and I/O system designs	Embedded high-performance industrial controller Workstations	Bus host adapters, formatters, host ports	AppleTalk® networking SCSI disk drives

²Software and hardware compatible with discrete devices.

Notes:



**Z86C04 Z8® CMOS 8-Bit
Low Cost 1K ROM Microcontroller**



**Z86E04 Z8® CMOS OTP
8-Bit Microcontroller**



**Superintegration™
Products Guide**



**Zilog's Literature Guide
Ordering Information**



Notes:



LITERATURE GUIDE

Z8®/SUPER8™ MICROCONTROLLER FAMILY

Databooks	Part No	Unit Cost
Z8 Microcontrollers Databook (Includes the following documents)	DC-8275-04	5.00
Z8 CMOS Microcontrollers		
Z86C00/C10/C20 MCU OTP Product Specification		
Z86C06 Z8 CCP™ Preliminary Product Specification		
Z86C08 8-Bit MCU Product Specification		
Z86E08 Z8 OTP MCU Product Specification		
Z86C09/19 Z8 CCP Product Specification		
Z86E19 Z8 OTP MCU Advance Information Specification		
Z86C11 Z8 MCU Product Specification		
Z86C12 Z8 ICE Product Specification		
Z86C21 Z8 MCU Product Specification		
Z86E21/Z86E22 OTP Product Specification		
Z86C30 Z8 CCP Product Specification		
Z86E30 Z8 OTP CCP Product Specification		
Z86C40 Z8 CCP Product Specification		
Z86E40 Z8 OTP CCP Product Specification		
Z86C27/97 Z8 DTC™ Product Specification		
Z86127 Low-Cost Digital Television Controller Adv. Info. Spec.		
Z86C50 Z8 CCP ICE Advance Information Specification		
Z86C61 Z8 MCU Advance Information Specification		
Z86C62 Z8 MCU Advance Information Specification		
Z86C89/C90 CMOS Z8 CCP Product Specification		
Z86C91 Z8 ROMless MCU Product Specification		
Z86C93 Z8 ROMless MCU Preliminary Product Specification		
Z86C94 Z8 ROMless MCU Product Specification		
Z86C96 Z8 ROMless MCU Advance Information Specification		
Z88C00 CMOS Super8 MCU Advance Information Specification		
Z8 NMOS Microcontrollers		
Z8600 Z8 MCU Product Specification		
Z8601/03/11/13 Z8 MCU Product Specification		
Z8602 8-Bit Keyboard Controller Preliminary Product Spec.		
Z8604 8-Bit MCU Product Specification		
Z8612 Z8 ICE Product Specification		
Z8671 Z8 MCU With BASIC/Debug Interpreter Product Spec.		
Z8681/82 Z8 MCU ROMless Product Specification		
Z8691 Z8 MCU ROMless Product Specification		
Z8800/01/20/22 Super8 ROMless/ROM Product Specification		
Peripheral Products		
Z86128 Closed-Captioned Controller Adv. Info. Specification		
Z765A Floppy Disk Controller Product Specification		
Z5380 SCSI Product Specification		
Z53C80 SCSI Advance Information Specification		
Z8 Application Notes and Technical Articles		
Zilog Family On-Chip Oscillator Design		
Z86E21 Z8 Low Cost Thermal Printer		
Z8 Applications for I/O Port Expansions		
Z86C09/19 Low Cost Z8 MCU Emulator		
Z8602 Controls A 101/102 PC/Keyboard		
The Z8 MCU Dual Analog Comparator		
The Z8 MCU In Telephone Answering Systems		
Z8 Subroutine Library		
A Comparison of MCU Units		
Z86xx Interrupt Request Registers		
Z8 Family Framing		
A Programmer's Guide to the Z8 MCU		
Memory Space and Register Organization		
Super8 Application Notes and Technical Articles		
Getting Started with the Zilog Super8		
Polled Async Serial Operations with the Super8		
Using the Super8 Interrupt Driven Communications		
Using the Super8 Serial Port with DMA		
Generating Sine Waves with Super8		
Generating DTMF Tones with Super8		
A Simple Serial Parallel Converter Using the Super8		
Additional Information		
Z8 Support Products		
Zilog Quality and Reliability Report		
Literature List		
Package Information		
Ordering Information		



LITERATURE GUIDE

Z8®/SUPER8™ MICROCONTROLLER FAMILY (Continued)

Databooks By Market Niche	Part No	Unit Cost
Digital Signal Processor Databook (includes the following documents) Z86C95 Z8® Digital Signal Processor Preliminary Product Specification Z89C00 16-Bit Digital Signal Processor Preliminary Product Specification Z89C00 DSP Application Note "Understanding Q15 Two's Complement Fractional Multiplication" Z89120, Z89920 (ROMless) 16-Bit Mixed Signal Processor Preliminary Product Specification Z89121, Z89921 (ROMless) 16-Bit Mixed Signal Processor Preliminary Product Specification Z89320 16-Bit Digital Signal Processor Preliminary Product Specification Z89321 16-Bit Digital Signal Processor Advance Information Specification	DC-8299-02	3.00
Telephone Answering Device Databook (includes the following documents) Z89C65, Z89C66 (ROMless) Dual Processor T.A.M. Controller Preliminary Product Specification Z89C67, Z89C68 (ROMless) Dual Processor Tapeless T.A.M. Controller Preliminary Product Specification	DC-8300-01	3.00
Infrared Remote (IR) Control Databook (includes the following documents) Z86L06 Low Voltage CMOS Consumer Controller Processor Preliminary Product Specification Z86L29 6K Infrared (IR) Remote (ZIRC™) Controller Advance Information Specification Z86L70/L71/L72, Z86E72 Zilog IR (ZIRC™) CCP™ Controller Family Preliminary Product Specification	DC-8301-01	3.00
Z8 Microcontrollers (includes the following documents) Z86C07 CMOS Z8 8-Bit Microcontroller Product Specification Z86C08 CMOS Z8 8-Bit Microcontroller Product Specification Z86E08 CMOS Z8 8-Bit OTP Microcontroller Product Specification Z86C11 CMOS Z8 Microcontroller Product Specification Z86C12 CMOS Z8 In-Circuit Microcontroller Emulator Product Specification Z86C21 8K ROM Z8 CMOS Microcontroller Product Specification Z86E21 CMOS Z8 8K OTP Microcontroller Product Specification Z86C61/62/96 CMOS Z8 Microcontroller Product Specification Z86C63/64 32K ROM Z8 CMOS Microcontroller Product Specification Z86C91 CMOS Z8 ROMless Microcontroller Product Specification Z86C93 CMOS Z8 Multiply/Divide Microcontroller Product Specification	DC-8305-01	3.00
Z8 Microcontrollers (includes the following documents) Z86C04 CMOS Z8 8-Bit Low Cost 1K ROM Microcontroller Product Specification Z86E08 CMOS Z8 OTP 8-Bit Microcontroller Product Specification	DC-6018-01	3.00
Mass Storage (includes the following documents) Z86C21 8K ROM Z8 CMOS Microcontroller Product Specification Z86E21 CMOS Z8 8K OTP Microcontroller Product Specification Z86C91 CMOS Z8 ROMless Microcontroller Product Specification Z86C93 CMOS Z8 Multiply/Divide Microcontroller Product Specification Z86C95 Z8 Digital Signal Processor Product Specification Z89C00 16-Bit Digital Signal Processor Product Specification Z89C00 DSP Application Note - "Understanding Q15 Two's Complement Fractional Multiplication"	DC-8303-00	3.00
Digital Television Controllers (includes the following documents) Z86C27/97 CMOS Z8 Digital Signal Processor Product Specification Z86C61/62/96 CMOS Z8 Microcontroller Product Specification Z86C63/64 32K ROM CMOS Z8 Microcontroller Product Specification Z86127 Low Cost Digital Television Controller Product Specification Z86128 Line 21 Closed-Caption Controller (L21C™) Digital Television Controller Product Specification Z86227 40-Pin Low Cost (4LDTC™) Digital Television Controller Product Specification	DC-8308-00	3.00



LITERATURE GUIDE

Z8 Product Specifications, Technical Manuals and Users Guides	Part No	Unit Cost
Z86E23 CMOS Z8 OTP Microcontroller Preliminary Product Specification	DC-2598-00	N/C
Z8614 NMOS Z8 8-Bit MCU Keyboard Controller Preliminary Product Specification	DC-2576-00	N/C
Z8 OTP CMOS One-Time-Programmable Microcontrollers Addendum	DC-2614-AA	N/C
Z8 Microcontrollers Technical Manual	DC-8291-02	5.00
Z86018 Preliminary User's Manual	DC-8296-00	N/C
Digital TV Controller User's Manual	DC-8284-01	3.00
Z89C00 16-Bit Digital Signal Processor User's Manual/DSP Software Manual	DC-8294-02	3.00
PLC Z89C00 Cross Development Tools Brochure	DC-5538-01	N/C
Z86C95 16-Bit Digital Signal Processor User Manual	DC-8595-00	3.00
Z86017 PCMCIA Adaptor Chip User's Manual	DC-8298-00	3.00
Z8 Application Notes	Part No	Unit Cost
Z8602 Controls A 101/102 PC/Keyboard	DC-2601-01	N/C
The Z8 MCU Dual Analog Comparator	DC-2516-01	N/C
Z8 Applications for I/O Port Expansions	DC-2539-01	N/C
Z86E21 Z8 Low Cost Thermal Printer	DC-2541-01	N/C
Zilog Family On-Chip Oscillator Design	DC-2496-01	N/C
Using the Zilog Z86C06 SPI Bus	DC-2584-01	N/C
Interfacing LCDs to the Z8	DC-2592-01	N/C
X-10 Compatible Infrared (IR) Remote Control	DC-2591-01	N/C
Z86C17 In-Mouse Applications	DC-3001-01	N/C
Z86C40/E40 MCU Applications Evaluation Board	DC-2604-01	N/C
Z86C08/C17 Controls A Scrolling LED Message Display	DC-2605-01	N/C
Z86C95 Hard Disk Controller Flash EPROM Interface	DC-2639-01	N/C
Timekeeping with Z8; DTMF Tone Generation; Serial Communication Using the CCP Software UART	DC-2645-01	N/C



LITERATURE GUIDE

Z80®/Z8000® CLASSIC FAMILY OF PRODUCTS

Databooks By Market Niche	Part No	Unit Cost
High-Speed Serial Communication Controllers Z16C30 CMOS Universal Serial Controller (USC™) Preliminary Product Specification Z16C32 Integrated Universal Serial Controller (IUSC™) Preliminary Product Specification Application Notes and Support Products Zilog's Superintegration™ Products Guide Literature Guide and Third Party Support	DC-8314-00	3.00
Z80/Z180/Z280 Product Specifications, Technical Manuals and Users Guides	Part No	Unit Cost
Z80 Family Technical Manual	DC-8306-00	3.00
Z80180 Z180 MPU Microprocessor Unit Technical Manual	DC-8276-04	3.00
Z280 MPU Microprocessor Unit Technical Manual	DC-8224-03	3.00
Z80180/Z8S180 Z180 Microprocessor Product Specification	DC-2609-03	N/C
Z80182 Zilog Intelligent Peripheral (ZIP™)	DC-2616-03	N/C
Z380™ Preliminary Product Specification	DC-6003-03	N/C
Z380™ User's Manual	DC-8297-00	3.00
Z80 Family Programmer's Reference Guide	DC-0012-04	N/C
Z80/Z180/Z280 Application Notes	Part No	Unit Cost
Z180/SCC™ Serial Communications Controller Interface at 10 MHz	DC-2521-02	N/C
Z80 Using the 84C11/C13/C15 in place of the 84011/013/015	DC-2499-02	N/C
A Fast Z80 Embedded Controller	DC-2578-01	N/C
Z8000 Product Specifications, Technical Manuals and Users Guides	Part No	Unit Cost
Z8000 CPU Central Processing Unit Technical Manual	DC-2010-06	3.00
SCC Serial Communication Controller User's Manual	DC-8293-02	3.00
Z8036 Z-CIO/Z8536 CIO Counter/Timer and Parallel Input/Output Technical Manual	DC-2091-02	3.00
Z8038 Z8000 Z-FIO FIFO Input/Output Interface Technical Manual	DC-2051-01	3.00
Z8000 CPU Central Processing Unit Programmer's Pocket Guide	DC-0122-03	3.00
Z85233 EMSCC Enhanced Mono Serial Communication Controller Preliminary Product Specification	DC-2590-00	N/C
Z85C80 SCSCI™ Serial Communication and Small Computer Interface Preliminary Product Specification	DC-2534-02	N/C
Z16C30 USC Universal Serial Controller Preliminary Technical Manual	DC-8280-02	3.00
Z16C32 IUSC Integrated Universal Serial Controller Technical Manual	DC-8292-03	3.00
Z16C35 ISCC Integrated Serial Communication Controller Technical Manual	DC-8286-01	3.00
Z16C35 ISCC Integrated Serial Communication Controller Addendum	DC-8286-01A	N/C
Z53C80 Small Computer System Interface (SCSI) Product Specification	DC-2575-01	N/C
Z80230 Z-BUS® ESCC Enhanced Serial Communication Controller Preliminary Product Specification	DC-2603-01	N/C
Z8000 Application Notes	Part No	Unit Cost
Z16C30 Using the USC in Military Applications	DC-2536-01	N/C
Datacom IUSC/MUSC Time Slot Assigner	DC-2497-02	N/C
Datacom Evaluation Board Using The Zilog Family With The 80186 CPU	DC-2560-03	N/C
Boost Your System Performance Using the Zilog ESCC Controller	DC-2555-02	N/C
Z16C30 USC - Design a Serial Board for Multiple Protocols	DC-2554-01	N/C
Using a SCSI Port for Generalized I/O	DC-2608-01	N/C



LITERATURE GUIDE

MILITARY COMPONENTS FAMILY

Military Specifications	Part No	Unit Cost
Z8681 ROMless Microcomputer Military Product Specification	DC-2392-02	N/C
Z8001/8002 Military Z8000 CPU Central Processing Unit Military Product Specification	DC-2342-03	N/C
Z8581 Military CGC Clock Generator and Controller Military Product Specification	DC-2346-01	N/C
Z8030 Military Z8000 Z-SCC Serial Communications Controller Military Product Specification	DC-2388-02	N/C
Z8530 Military SCC Serial Communications Controller Military Product Specification	DC-2397-02	N/C
Z8036 Military Z8000 Z-CIO Counter/Timer Controller and Parallel I/O Military Electrical Specification	DC-2389-01	N/C
Z8038/8538 Military FIO FIFO Input/Output Interface Unit Military Product Specification	DC-2463-02	N/C
Z8536 Military CIO Counter/Timer Controller and Parallel I/O Military Electrical Specification	DC-2396-01	N/C
Z8400 Military Z80 CPU Central Processing Unit Military Electrical Specification	DC-2351-02	N/C
Z8420 Military PIO Parallel Input/Output Controller Military Product Specification	DC-2384-02	N/C
Z8430 Military CTC Counter/Timer Circuit Military Electrical Specification	DC-2385-01	N/C
Z8440/1/2/4 Z80 SIO Serial Input/Output Controller Military Product Specification	DC-2386-02	N/C
Z80C30/85C30 Military CMOS SCC Serial Communications Controller Military Product Specification	DC-2478-02	N/C
Z84C00 CMOS Z80 CPU Central Processing Unit Military Product Specification	DC-2441-02	N/C
Z84C20 CMOS Z80 PIO Parallel Input/Output Military Product Specification	DC-2384-02	N/C
Z84C30 CMOS Z80 CTC Counter/Timer Circuit Military Product Specification	DC-2481-01	N/C
Z84C40/1/2/4 CMOS Z80 SIO Serial Input/Output Military Product Specification	DC-2482-01	N/C
Z16C30 CMOS USC Universal Serial Controller Military Preliminary Product Specification	DC-2531-01	N/C
Z80180 Z180 MPU Microprocessor Unit Military Product Specification	DC-2538-01	N/C
Z84C90 CMOS K10 Serial/Parallel/Counter Timer Preliminary Military Product Specification	DC-2502-00	N/C
Z85230 ESCC Enhanced Serial Communication Controller Military Product Specification	DC-2595-00	N/C



LITERATURE GUIDE

GENERAL LITERATURE

Catalogs, Handbooks, Product Flyers and Users Guides	Part No	Unit Cost
Superintegration Shortform Catalog 1994	DC-5472-12	N/C
Superintegration Products Guide	DC-5499-07	N/C
ZIA™3.3-5.5V Matched Chip Set for AT Hard Disk Drives Datasheet	DC-5556-01	N/C
ZIA ZIA00ZCO Disk Drive Development Kit Datasheet	DC-5593-01	N/C
Zilog Hard Disk Controllers - Z86C93/C95 Datasheet	DC-5560-01	N/C
Zilog Infrared (IR) Controllers - ZIRC™ Datasheet	DC-5558-01	N/C
Zilog Intelligent Peripheral Controller - ZIP™Z80182 Datasheet	DC-5525-01	N/C
Zilog Digital Signal Processing - Z89320 Datasheet	DC-5547-01	N/C
Zilog Keyboard Controllers Datasheet	DC-5600-01	N/C
Z380™ - Next Generation Z80®/Z180™ Datasheet	DC-5580-02	N/C
Fault Tolerant Z8® Microcontroller Datasheet	DC-5603-01	N/C
32K ROM Z8® Microcontrollers Datasheet	DC-5601-01	N/C
Zilog Datacommunications Brochure	DC-5519-00	N/C
Zilog Digital Signal Processing Brochure	DC-5536-02	N/C
Zilog PCMCIA Adaptor Chip Z86017 Datasheet	DC-5585-01	N/C
Zilog Television/Video Controllers Datasheet	DC-5567-01	N/C
Zilog TAD Controllers - Z89C65/C67/C69 Datasheet	DC-5561-01	N/C
Zilog ASSPs - Partnering With You Product Flyer	DC-5553-01	N/C
Quality and Reliability Report	DC-2475-11	N/C
The Handling and Storage of Surface Mount Devices User's Guide	DC-5500-02	N/C
Universal Object File Utilities User's Guide	DC-8236-04	3.00
Zilog 1991 Annual Report	DC-1991-AR	N/C
Zilog 1992 Annual Report	DC-1992-AR	N/C
Zilog 1993 First Quarter Financial Report	DC-1993-Q1	N/C
Zilog 1993 Second Quarter Financial Report	DC-1993-Q2	N/C
Microcontroller Quick Reference Folder	DC-5508-01	N/C



LITERATURE GUIDE

ORDERING INFORMATION

Complete the attached literature order form. Be sure to enclose the proper payment or supply a purchase order. Please reference specific order requirements.

MINIMUM ORDER REQUIREMENTS

Orders under \$300.00 must be prepaid by check, money order or credit card. Canadian and foreign orders must be accompanied by a cashier's check in U.S. dollars, drawn on a correspondent U.S. bank only.

U.S. bank only.
Orders over \$300.00 may be submitted with a Purchase Order.

SHIPMENT

Orders will be shipped after your check is cashed or credit is checked via the most economical method. Please allow four weeks for delivery.

RETURNS ARE NOT ACCEPTED.

Mail To:

Credit Card or Purchase Order # _____ SUBTOTAL _____



**210 E. HACIENDA AVE. M/S C1-0
CAMPBELL, CA 95008-6600**

Expiration Date **ADD APPLICABLE SALES TAX (CA ONLY)**

Expiration Date _____ ADD APPLICABLE SALES TAX (IF ANY)

Signature _____ ADD 10% SHIPPING AND HANDLING

TOTAL

Phone: (408)370-8016

Fax: (408)370-8056

**ZILOG DOMESTIC SALES OFFICES
AND TECHNICAL CENTERS****CALIFORNIA**

Agoura	818-707-2160
Campbell.....	408-370-8120
Irvine	714-453-9701
San Diego	619-658-0391

COLORADO

Boulder	303-494-2905
---------------	--------------

FLORIDA

Clearwater	813-725-8400
------------------	--------------

GEORGIA

Norcross	404-448-9370
----------------	--------------

ILLINOIS

Schaumburg	708-517-8080
------------------	--------------

MINNESOTA

Minneapolis	612-944-0737
-------------------	--------------

NEW HAMPSHIRE

Nashua	603-888-8590
--------------	--------------

OHIO

Independence	216-447-1480
--------------------	--------------

OREGON

Portland	503-274-6250
----------------	--------------

PENNSYLVANIA

Horsham	215-784-0805
---------------	--------------

TEXAS

Austin	512-343-8976
Dallas	214-987-9987

INTERNATIONAL SALES OFFICES**CANADA**

Toronto	905-673-0634
---------------	--------------

CHINA

Shenzhen	86-755-2236089
----------------	----------------

GERMANY

Munich	49-8967-2045
Sömmerring	49-3634-23906

JAPAN

Tokyo	81-3-3587-0528
-------------	----------------

HONG KONG

Kowloon	852-7238979
---------------	-------------

KOREA

Seoul	82-2-577-3272
-------------	---------------

SINGAPORE

Singapore	65-2357155
-----------------	------------

TAIWAN

Taipei	886-2-741-3125
--------------	----------------

UNITED KINGDOM

Maidenhead	44-628-392-00
------------------	---------------

© 1993 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
Telex 910-338-7621
FAX 408 370-8056

Zilog, Inc.
210 East Hacienda Ave.
Campbell, CA 95008-6600
408-370-8000
FAX 408-370-8056