FE6010 DMA and Arbitration Control Device

- Completely compatible with the IBM* Personal 1 System/2* Models 70 and 80
- Configurable for systems based on the 80386 u – (FE6500) or the 80386SX
- 16, 20, and 25 MHz Clock Speeds to Maximize <u>ا</u> Flexibility and Performance
- Half-speed 80387/80387SX Operation Ľ
- 4-Gigabyte Enhanced Addressing 1

- Micro Channel* Arbitration Control Logic
- Functionality equivalent to two 8237 DMA con- \square trollers with Extended Mode Support
- Clock, Resets, and Parity Latch Control Extended Setup FacilityTM (ESF)TM
- Low Power 1.25 Micron CMOS Technology
- 132-Lead JEDEC Plastic Quad Flat Pack

The FE6010 integrated circuit forms part of the Western Digital® innovative FE6500 chip set, facilitating the design and implementation of boards equivalent to the Model 70 and 80 system boards. It decreases design complexity and saves space by combining the functions of many discrete arrays and components, while reducing system cost and increasing system reliability.

The Extended Setup Facility is a Western Digital enhancement, designed to allow more functionality such as a Winchester Controller, LAN Adapter or additional serial port to be added on to the system board. It provides product differentiation at the system level and helps hold down costs. The general block diagram in Figure 1 illustrates a typical system using the FE6500 chip set. Devices with bold outlines are available from Western Digital Corporation.



Figure 1. System Block Diagram

(*) IBM is a registered trademark and Personal System/2, PS/2, Micro Channel, and Micro Channel Architecture are trademarks of International Business Machines Corporation Western Digital is a registered trademark and Extended Setup Facility and ESF are trademarks of Western Digital Corporation.

WESTERN DIGITAL

Additional References IBM AT Technical Reference Manual Intel* Microprocessor and Peripheral Handbook

Disclaimer

Western Digital Corporation makes no representation or warranty of any kind with regard to the hardware and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Western Digital Corporation reserves the right to revise this hardware and associated documentation and to make changes from time to time in the content without obligation of Western Digital Corporation to notify any person of such revisions or changes.

Copyright

Copyright © 1988, 1989 Western Digital Corporation. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Western Digital Corporation, 2445 McCabe Way, Irvine, CA 92714.

Western Digital Corporation reserves the right to make changes or improvements to the equipment, software, hardware, and documentation described herein at any time and without notice.

* Intel is a registered trademark of Intel Corporation.

ſ

Table of Contents

1.0 PIN DESCRIPTION	 	3
2.0 DMA CONTROLLER	 	14
2.1 DMA INTERFACE	 	14
2.2 INTERNAL ARCHITECTURE	 	14
2.2.1 Address Translator	 	14
2.2.2 RAM Registers		
2.2.3 DMA Registers		
2.2.4 Transfer Control		
2.2.5 Register Control	 	17
2.2.6 Work Registers	 	17
2.3 SYSTEM CPU ACCESS MODES	 	17
2.3.1 Compatibility Mode	 	17
2.3.2 Extended Mode	 	19
2.3.3 Enhanced Mode	 	20
2.4 DMA OPERATION		
2.4.1 Single Transfer Mode	 	20
2.4.2 Demand Transfer Mode		
2.4.3 Verify Mode		
2.4.4 Submodes	 	23
2.4.5 Boundary And End Conditions	 	24
2.4.6 Direct Commands	 	26
2.4.7 Enhanced Mode	 	26
3.0 RESET CONTROL	 	26
4.0 ARBITRATION CONTROL (AC)		
4.1 ARBITRATION REGISTER		
4.2 ARBITRATION CONTROL FUNCTIONS		
4.2.1 Execute Arbitration Cycles		
4.2.2 Arbitrate the Local CPU Bus		
4.2.3 Regulate Arbitration Cycle Duration		
4.2.4 Arbitration Monitor		
4.2.5 Floppy Disk Controller DMA Interface	 	20
4.3 PREEMPT GENERATOR	 	20
4.3.1 Floppy Controller DMA Request	 	20
4.3.2 Refresh Request		
4.3.3 Arbitration Register Bit 6 Set		
4.3.4 Interrupt Request		
5.0 SYSTEM FUNCTIONS		
6.0 HALF-SPEED INTERFACE		
7.0 DIAGNOSTICS		
7.1 DIAGNOSTIC REGISTER 1	 	
7.2 DIAGNOSTIC REGISTER 2		
7.3 DIAGNOSTIC REGISTER 3		
7.4 DIAGNOSTIC REGISTER 4		
7.5 DIAGNOSTIC REGISTER 5		
7.6 DIAGNOSTIC REGISTER 6		
8.0 EXTENDED SETUP FACILITY (ESF)	 	33
8.1 ESF ACCESS	 	33
8.2 ESF ADDRESS MAPS	 	34
9.0 THE FE6010 IN 80386 AND 80386SX ENVIRONMENTS	 	35
10.0 TECHNICAL SPECIFICATIONS		
10.1 ABSOLUTE MAXIMUM RATINGS		
10.1 ABSOLUTE MAXIMUM RATINGS		
10.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)		
10.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS) 10.4 A.C TEST LOADS		
11.0 TIMING	 	37

List of Illustrations

Figure 1. System Block Diagram	
Figure 2. FE6010 Block Diagram	1
Figure 3. Pin Diagram	2
Figure 4. Non-Pipelined Mode Timing Diagram	11
Figure 5. Pipelined Mode Timing Diagram	12
Figure 6. Read Cycle With Auto-Initialize	15
Figure 7. Mask Register Format	16
Figure 8. Mode Register Format	16
Figure 9. Arbus Register Format	17
Figure 10. Status Register Format	17
Figure 11. Extended Function Register (EFR)(0018H)	19
Figure 12. Enhanced Addressing Register ESF:018CH	20
Figure 13. 16-Bit Read Transfer With Transfer Count Expiration	21
Figure 14. 16-Bit Write Transfer With Transfer Count Expiration	22
Figure 15. Write Cycle At Address N + 1 To 16-Bit Memory, Illustrated With 2 Wait States	23
Figure 16. Verify Transfer With Transfer Count Expiration	24
Figure 17. Verify Cycle At Address N + 3	25
Figure 18. Arbitration Register Format (0090H)	26
Figure 19. System Clock and Reset Control	27
Figure 20. PVGA Register Format	29
Figure 21. 80387 Half-Speed Interface	30
Figure 22. 80387 Half-Speed Interface Timing Diagram	31
Figure 23. ECR and ESF Block Diagram	33
Figure 24. Extended Setup Facility Overview	34
Figure 25. Arbitration Timing	38
Figure 26. Floppy Request Cycle	39
Figure 27. Input Clock Specifications	40
Figure 28. Input Clock Specifications II	40
Figure 29. FE6010 Output Valid Delay Timing	42
Figure 30. FE6010 Output Valide Delay Timing II	43
Figure 31. Bus Tristate Timings	43
Figure 32. Input Setup and Hold Timings	44
Figure 33. Diagnostic Interface Timing	44
Figure 34. Device Enable Timings	45
Figure 35. Pin Layout Diagram - Top View	46
Figure 36. 132-Pin JEDEC Flat Pack Packaging Diagram	47
Figure 37. Socket Diagram	48

List of Tables

Table 1. Pin Signals		• •	 		 				 			 . 1	1
Table 2. System Level I/O Map													
Table 3. DMA Register Allocation			 		 				 			 . 1	6
Table 4. Compatibility Mode I/O Map			 		 				 			 1	8
Table 5. Extended Mode I/O Addresses			 		 	 			 			 . 1	9
Table 6. Clock Rate Definitions													
Table 7. Extending the Default Arbitration Cycle													
Table 8. ESF Registers for an FE6500 System .													
Table 9. Arbitration Cycles (In ns)													
Table 10. Floppy Request Cycles	••		 	• •	 							 . 3	39

FE6010



Figure 2. FE6010 Block Diagram



Figure 3. Pin Diagram

PIN	-	NAME	PIN -	-	NAME	PIN	_	NAME	PIN	_	NAME
1		CLK2	34 -	-	PD7	67	-	REFRESH	100	-	VDD
2		Vss	35 -	-	Vss	68	-	BE0	101	-	PA17
3	-	CLK	36 -	-	PD8	69		BE1	102		PA16
4	-	CLK2387	37 -	-	PD9	70	-	BE2	103	-	PA15
5		V _{DD}	38 -	-	PD10	71		BE3	104	-	PA14
6	-	CLK387	39 ·	-	PD11	72	-	Vss	105	-	PA13
7		EOT	40 ·	-	PD12	73		ADS	106	-	PA12
8	-	REFREQ	41 ·	-	PD13	74	-	MIO	107	-	PA11
9		UCHCMD	42 ·	-	PD14	75	-	DC	108	-	Vss
10	-	A20GATE	43 -	-	Vss	76		WR	109	-	PA10
11	-	No Connect	44 ·	-	PD15	77	-	RESET	110	-	PA9
12	-	INTR	45 ·	-	PD16	78	-	RES386	111	-	PA8
13	-	PWRGOOD	46 ·	-	PD17	79	-	RES387	112	-	PA7
14	-	SHUTDOWN		-	PD18	80	-	CDSETEN	113	-	PA6
15	-	BURST	48 ·	-	PD19	81	-	VGAEN	114	-	PA5
16		TEST	49 ·	-	PD20	82	-	EDRENA	115	-	PA4
17	-	Vss		-	Vss	83	-	V _{DD}	116	-	V _{DD}
18	-	PREEMPT		-	PD21	84		PA31	117	-	PA3
19		ARB0		-	PD22	85	-	PA30	118	-	PA2
20	-	ARB1	53 ·	-	PD23	86	-	PA29	119		NMI
21		ARB2	•	-	PD24	87	-	Vss	120	-	ENPCHK
22		ARB3	55 ·	-	VDD	88	-	PA28	121	-	DACK
23		Vss	••	-	PD25	89		PA27	122	-	ADSO
24	-	CHRESET	0,	-	PD26	90		PA26	123	-	RDYO387
25	-	CHCK	••	-	PD27	91	-	PA25	124	-	RDYO
26	-	PD0	59	-	PD28	92	-	PA24	125	-	FDDRQ
27	-	PD1		-	PD29	93	-	PA23	126		UCHMSTR
28	-	PD2		-	PD30	94		PA22	127		A20GTX
29	-	PD3	62	-	PD31	95	-	Vss	128	-	Vss
30	-	VDD	63	-	HOLD	96	-	PA21	129		HLDA
31		PD4	• •	-	Vss	97	-	PA20	130	-	BS16
32	-	PD5		-	ARB/GNT	98	-	PA19	131	-	NA
33	-	PD6	66	-	TC	99	-	PA18	132	-	RDY

1.0 PIN DESCRIPTION

The signals assigned to the different pins are grouped according to their function, and discussed individually in Table 1.

RESET CONTROLS

The Reset Control block in the FE6010 generates three levels of resets, compatible with the Model 70/80.

- A system reset, RESET, which resets all the devices in the system.
- An 80386 reset, RES386, which only resets the 80386/80386SX microprocessor. The synchronization of this signal to the 80386 clock, CLK2, must be done externally.
- An 80387 reset, RES387, which only resets the 80387 numeric coprocessor. Synchronizing this signal to the 80387 clock, CLK2387, must be executed externally.

NOTE

The FE6010 is compatible with both the 80386 and the 80386SX microprocessors. In the following description, any references to the system microprocessor refer to both the 80386 and the 80386SX, unless specifically stated otherwise. Similarly, any references to the NPX (Numeric coprocessor extension) refer to the both the 80387 and the 80387SX, unless explicitly stated otherwise. Section 9.0 describes the differences in implementation on an 80386 system versus an 80386SX system.

ARBITRATION CONTROL

The Arbitration Control block in the FE6010 arbitrates between different masters requesting use of the bus at the same time. The Central Arbitration Control Point (CACP) controls the arbitration timing in accordance with Channel specifications.

DMA CONTROLLER SIGNALS

The DMA Controller on the FE6010 is fully compatible with the Model 70/80 in the basic mode. In addition, the Faraday FE6010 provides an enhanced addressing mode, the 4Gig Mode, to enhance the DMA addressing capability.

NOTE

The registers implemented on the FE6010 can only be accessed by the system microprocessor.

NUMERIC COPROCESSOR EXTENSION (NPX) HALF-SPEED INTERFACE

The NPX half-speed interface allows the NPX to be operated at half the speed of the CPU. A half-speed NPX interface is useful in systems where the costperformance requirements dictate an inexpensive coprocessor. In an 80386 system, the coprocessor used is an 80387; on an 80386SX system it is an 80387SX.

DECODES

This interface is used to diagnose errors in the system. This block implements the decodes for system-wide functions.

DIAGNOSTICS

The diagnostic signals recover the state of the bus after an error condition. For more details, see Section 7.6.

PARITY LATCH CONTROL

This signal interfaces with external parity latches and provides the capability to latch parity errors.

MISCELLANEOUS

The V_{DD} signals indicate the +5V power supply, and the V_{SS} signals indicate the 0V ground.

PIN NO.	NAME	TYPE	FUNCTION				
			CLOCK RESET CO	NTROL			
14	SHUTDOWN	1	SHUT DOWN - This signal in keyboard controller, as comma	-		d is generated	d by the 8X42
13	PWRGOOD	1	POWER SUPPLY VOLTAGE S indicates the state of the power the state of this line.	STATUS - This	signal original		
77	RESET	0	SYSTEM RESET – This syste with CLK2, resets all the compo- refreshes take place.	0,0			,
78	RES386	0	80386 RESET - This signal is board Shutdown, or Processor processor. It must be externall sent to the processor.	Shutdown cycles	s, and is an ur	nsynchronized	reset for the
			On an Alternate Hot Reset or F valid for at least sixteen CLK2 the 8X42 when a keyboard shu system reset.	periods. The pul	se width of the	e signal is det	ermined by
79	RES387	0	80387 RESET – This reset sig and is an unsynchronized reset being sent to the NPX. On a system reset, the pulse w On an NPX soft reset (an I/O w 256 CLK2s. When the NPX is width is 128 CLK2387 periods	t for the NPX. It ridth of the signal rrite to Port 00F1 operating at half	must be exter is determined), this signal h the frequency	nally synchron d by the powe las a pulse wi v of the 80386	nized before r supply logic. dth of at least
			The table that follows shows th in response to the sources in a			•	
			RESET SOURCE	RESET	RES386	RES387	CHRESET
			Power-On	x	x	x	x
			Alternate Hot Reset		x	_	
			(Port 92, Bit 0)				
			Soft Channel Reset	_			x
			Keyboard Shutdown		x		
			Processor Shutdown		x		
			NPX Soft Reset (Port F1)			х	
			ARBITRATION CO	NTROL			
22	ARB3	I/O	ARBITRATION BUS - These	four open collec	ctor lines conta	ain the state c	of all the Chan-
21	ARB2		nel local arbiters after an arbitr				
20	ARB1		state, the master or the slave a	dapter owning th	nat arbitration	level is given	ownership of
19	ARB0		the Channel bus. When the flo	ppy controller re	quests the bu	s through FDI	DRQ, these
	•		lines are driven by the FE6010				
12	INTR	1	INTERRUPT – If Bit 4 of the than the system CPU is using the cycle. This allows the system C	the bus, this inter	rupt signal is	used to initiat	e an arbitratior

0 = Output, I = Input, I/O = Bi-directional

Γ

PIN NO.	NAME	TYPE	FUNCTION
18	PREEMPT	I/O	PREEMPT – This open collector line signals that a Channel adapter wants to use the bus, and the CACP initiates an arbitration cycle when the line is asserted. A floppy con- troller request, a refresh cycle request, or receipt of an NMI causes the line to be driven by the CACP.
15	BURST	1	BURST – This signals that the current Channel bus owner will continue to hold the bus for more than one transfer. For DMA transfers, BURST is removed during the last I/O bus cycle of the transfer or during TC if the terminal count is reached. To prevent more transfers from taking place, BURST must be de-asserted in accordance with Channel timings.
7	EOT	I	END-OF-TRANSFER SIGNAL – This signal from the FE6022 (Address Buffer Mode) in dicates an End-of-Transfer condition. It is activated when both CMD and S(1:0) are inactive on the Channel. Internally, it is ORed with BURST to show an End of Cycle condition. This information is used by the CACP.
8	REFREQ	1	REFRESH REQUEST – This signal is generated by the FE6000 to request a refresh cycle. The FE6010 responds by driving the PREEMPT signal. The CACP enters the ARB state and requests the local CPU bus. The refresh cycle is executed and the bus returned to the GNT state. If the CACP is already in the ARB state, the refresh request extends the period by one bus cycle.
			Depending on the FREF bit in the Memory Control Register, the FE6000 generates Fast Refreshes (every 0.8 μ s, FREF = 0) or normal refreshes (every 15.1 μ s, FREF = 0).
125	FDDRQ	I	FLOPPY DISK REQUEST – This signal indicates that the floppy disk controller requires the DMA transfer services. The CACP translates this request into Arbitration Level 2 and competes on the Channel.
121	DACK	I/O	$\overline{\text{DMA REQUEST ACKNOWLEDGE}} - \text{This pin has two functions. Normally it is an output signal to the floppy controller, which, when active, initiates a single I/O read or write transfer. Multiple transfers are only initiated if \overline{\text{BURST}} is also active.$
			At power-on, it is an input signal. The state of this pin is sampled on the trailing edge of \overrightarrow{RESET} and is used to determine whether the FE6010 will operate in an 80386-compatible or 80386SX-compatible mode.
65	ARB/GNT	0	ARBITRATION/GRANT – This signal indicates the state of the system arbiter. In the ARB state (high), all local arbiters and adapters must remove their drivers from the bus. Local arbiters may compete for Channel ownership by comparing their arbitration levels on a bit-for-bit basis. At the end of the ARB time (a minimum of 300 ns), the Channel is given to the owner of the winning arbitration level, and the change is signified by the change in the polarity of the line to GNT (low).
129	HLDA	I	HOLD ACKNOWLEDGE - The CPU assesses HLDA in response to a HOLD signal an indicates that it has relinquished the local bus.
63	HOLD	0	HOLD – This signal is synchronous with CLK2. When asserted, it requests the 80386 to relinquish the local bus for a Refresh, DMA, or Channel master transfer.
119	NMI	I/O	NON-MASKABLE INTERRUPT – When driven by the FE6010 to the system CPU, NM indicates that the CACP has reached a bus time-out condition while monitoring the Char nel bus. When the signal is received from the FE6000, it tells the CACP to initiate an ar- bitration cycle to remove any bus masters so that the system CPU can service the NMI.

O - Output, I = Input, I/O = Bi-directional

PIN NO.	NAME	TYPE		FUNCTION		
67	REFRESH	0	is a refresh cycle.	is Channel signal indicates The PA address lines (10: n the DMA controller. The i	2) and \overline{BE} (3:0) hold the st	tate of the refresh
			only refresh for th	E6030 performs a memory e motherboard DRAM. On de-asserting CHRDY.		
126	UCHMSTR	1/0		ER – The Channel Master han the 80386 or the mothe	-	
				pin functions differently. Thand is used in conjunction w m will operate.	- ,	-
			FREQUENCY	UCHMSTR (F1)	A20GTX (F0)	
			16 MHz	0	0	
			20 MHz	0	1	
			25 MHz	1	1	
			Reserved	1	0	
		-ll		MA CONTROL		·····
3	CLK	1		6 - Both signals are CMO	S-level clock signals. CLK	2 has a frequenc
1	CLK2			rocessor clock frequency, a	•	
	0 Li iL			e same frequency as the p		-
				with CLK2 as the internal		in has the same
71	BE3	1/0		These byte enable signals		the data is trans
70	BE2	1/0		MA operation they are outp		
69	BE1		•	egisters, they are input sign	• •	
68	BEO			of microprocessor (80386 c		-
			ponor up.			
			SIGNAL	80386 SYSTEM	80386SX SYSTEM	
			SIGNAL			
			SIGNAL BE3	BE3	Not connected	-
			SIGNAL BE3 BE2	BE3 BE2	Not connected PA1_	
			SIGNAL BE3	BE3	Not connected	-
84	PA31	1/0	BE3 BE2 BE1 BE0	BE3 BE2 BE1 BE0	Not connected PA1 BEH BEL	
84 85	PA31 PA30	1/0	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E	BE3 BE2 BE1 BE0 BUS - This is a bi-direction	Not connected PA1 BEH BEL nal address bus between th	•
84 85 86		1/0	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During	BE3 BE2 BE1 BE0 BUS – This is a bi-direction CPU accesses to FE6010 i	Not connected PA1 BEH BEL nal address bus between th	•
85	PA30	1/0	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During	BE3 BE2 BE1 BE0 BUS - This is a bi-direction	Not connected PA1 BEH BEL nal address bus between th	•
85 86	PA30 PA29	I/Ο	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During DMA transfers the	BE3 BE2 BE1 BE0 BUS – This is a bi-direction CPU accesses to FE6010 i	Not connected PA1 BEH BEL mal address bus between the registers, these are input s	ignals, and during
85 86 88	PA30 PA29 PA28	ΙΟ	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During DMA transfers the During DMA trans	BE3 BE2 BE1 BE0 BUS - This is a bi-direction CPU accesses to FE6010 of ay are output signals.	Not connected PA1 BEH BEL nal address bus between th registers, these are input s	ignals, and during r-on default, the
85 86 88 89	PA30 PA29 PA28 PA27	1/0	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During DMA transfers the During DMA trans FE6010 drives PA	BE3 BE2 BE1 BE0 BUS – This is a bi-direction CPU accesses to FE6010 of an eoutput signals.	Not connected PA1 BEH BEL hal address bus between th registers, these are input s y mode, which is the powe ogrammed addresses. Bits	ignals, and during r-on default, the s (31:24) are al-
85 86 88 89 90	PA30 PA29 PA28 PA27 PA26	1/0	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During DMA transfers the During DMA trans FE6010 drives PA ways driven to zet	BE3 BE2 BE1 BE0 3US - This is a bi-directior CPU accesses to FE6010 r ey are output signals. ders in the IBM compatibility (23:2) according to the pro- ro. In Enhanced Addressin	Not connected PA1 BEH BEL hal address bus between th registers, these are input s y mode, which is the powe ogrammed addresses. Bits	ignals, and during r-on default, the s (31:24) are al-
85 86 88 89 90 91	PA30 PA29 PA28 PA27 PA26 PA25	νo	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During DMA transfers the During DMA trans FE6010 drives PA	BE3 BE2 BE1 BE0 3US - This is a bi-directior CPU accesses to FE6010 r ey are output signals. ders in the IBM compatibility (23:2) according to the pro- ro. In Enhanced Addressin	Not connected PA1 BEH BEL hal address bus between th registers, these are input s y mode, which is the powe ogrammed addresses. Bits	ignals, and during r-on default, the s (31:24) are al-
85 86 88 89 90 91 92	PA30 PA29 PA28 PA27 PA26 PA25 PA24	ΙΟ	SIGNAL BE3 BE2 BE1 BE0 CPU ADDRESS E the DMA. During DMA transfers the During DMA trans FE6010 drives PA ways driven to zet the programmed a	BE3 BE2 BE1 BE0 3US - This is a bi-directior CPU accesses to FE6010 r ey are output signals. ders in the IBM compatibility (23:2) according to the pro- ro. In Enhanced Addressin	Not connected PA1 BEH BEL nal address bus between the registers, these are input s y mode, which is the powe ogrammed addresses. Bits g Mode all the bits are driv	ignals, and during r-on default, the s (31:24) are al- ren according to

O = Output, I = Input, I/O = Bi-directional

l

PIN NO.	NAME	TYPE	FUNCTION					
97	PA20	1/O	CPU ADDRESS BUS	S – (Continue	ed)			
98	PA19							
99	PA18							
101	PA17							
102	PA16							
103	PA15							
104	PA14							
105	PA13							
106	PA12							
107	PA11							
109	PA10							
110	PA9							
111	PA8						4	
112	PA7							
113	PA6							
114	PA5							
115	PA4							
117	PA3							
118	PA2							
		1/0	CPU DATA BUS -				and the FE60	10 is used to transf
62	PD31		data during DMA and	d CPU accesse	es of FE6010 reg	jisters.		
61	PD30							
60								or DMA transfore a
1	PD29		The FE6010 has a 3		-			
59	PD28		always in 8-bit or 16-	bit blocks. The	e FE6010 perfor	ms internal swa	aps and asser	ts the correct byte
59 58	PD28 PD27		always in 8-bit or 16- enables to put the da	bit blocks. The ata in the right	e FE6010 perfon word. It handles	ms internal swa	aps and asser	ts the correct byte
59 58 57	PD28 PD27 PD26		always in 8-bit or 16-	bit blocks. The ata in the right	e FE6010 perfon word. It handles	ms internal swa	aps and asser	ts the correct byte
59 58 57 56	PD28 PD27 PD26 PD25		always in 8-bit or 16- enables to put the da cycles needed to cor	bit blocks. The ata in the right model of the trans	e FE6010 perfor word. It handles sfer.	ms internal swa misaligned tra	aps and asser nsfers by gen	ts the correct byte erating the multiple
59 58 57 56 54	PD28 PD27 PD26 PD25 PD24		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform	bit blocks. The ata in the right nplete the trans s dynamic bus	e FE6010 perfor word. It handles sfer. sizing to accom	ms internal swa misaligned tra odate 16-bit an	aps and asser nsfers by gen Id 32-bit devic	ts the correct byte erating the multiple es on a cycle-by-
59 58 57 56 54 53	PD28 PD27 PD26 PD25 PD24 PD23		atways in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl	bit blocks. The ata in the right nplete the trans is dynamic bus ishing this by s	e FE6010 perform word. It handles sfer. sizing to accom ampling the BS1	ms internal swa misaligned tra odate 16-bit an	aps and asser nsfers by gen Id 32-bit devic	ts the correct byte erating the multiple es on a cycle-by-
59 58 57 56 54 53 52	PD28 PD27 PD26 PD25 PD24 PD23 PD22		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform	bit blocks. The ata in the right nplete the trans is dynamic bus ishing this by s	e FE6010 perform word. It handles sfer. sizing to accom ampling the BS1	ms internal swa misaligned tra odate 16-bit an	aps and asser nsfers by gen Id 32-bit devic	ts the correct byte erating the multiple es on a cycle-by-
59 58 57 56 54 53 52 51	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD22 PD21		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra	bit blocks. The ata in the right nplete the trans is dynamic bus ishing this by s	e FE6010 perform word. It handles sfer. sizing to accom ampling the BS1	ms internal swa misaligned tra odate 16-bit an	aps and asser nsfers by gen Id 32-bit devic	ts the correct byte erating the multiple es on a cycle-by-
59 58 57 56 54 53 52	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA	bit blocks. The ata in the right mplete the trans is dynamic bus ishing this by s ansfers are tab	e FE6010 perfor word. It handles sfer. sizing to accom ampling the BS ulated below.	ms internal swa misaligned tra odate 16-bit an 16 input. The co	aps and asser nsfers by gen id 32-bit devic ombinations o	ts the correct byte erating the multiple es on a cycle-by- f byte enables as-
59 58 57 56 54 53 52 51	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD22 PD21		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS	bit blocks. The mplete the trans is dynamic bus ishing this by s ansfers are tab BE3	e FE6010 perfor word. It handles sfer. sizing to accom ampling the BS ulated below. BE2	ms internal swa e misaligned tra odate 16-bit an 16 input. The co BE1	aps and asser nsfers by gen d 32-bit devic ombinations o BE0	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD
 59 58 57 56 54 53 52 51 49 48 47 	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD20 PD19 PD18		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0)	bit blocks. The mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1	e FE6010 perfon word. It handles sizing to accom ampling the BS ulated below. BE2 1	ms internal swa e misaligned tra odate 16-bit an 16 input. The co BE1 1	aps and asser nsfers by gen d 32-bit devic ombinations o BE0 0	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0
59 58 57 56 54 53 52 51 49 48	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD20 PD29 PD19 PD18 PD17		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8)	bit blocks. The mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1	e FE6010 perfor word. It handles sfer. ampling to accom ampling the BS: ulated below. BE2 1 1	ms internal swa n misaligned tra odate 16-bit an 16 input. The co BE1 1 0	aps and asser nsfers by gen d 32-bit devic ombinations o BEO 0 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1
59 58 57 56 54 53 52 51 49 48 47 46 45	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD22 PD21 PD20 PD19 PD18 PD17 PD16		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16)	bit blocks. The mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1	e FE6010 perfor word. It handles sfer. sizing to accom ampling the BS ulated below. BE2 1 1 0	ms internal swa a misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1	aps and asser nsfers by gen ad 32-bit devic ombinations o BE0 0 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2
59 58 57 56 54 53 52 51 49 48 47 46 45 44	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24)	bit blocks. The mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 0	e FE6010 perfor word. It handles sfer. ampling the BS: ulated below. BE2 1 1 0 1	ms internal swa a misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1	aps and asser nsfers by gen ad 32-bit devic combinations o BEO 0 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 0 Byte 1 Byte 2 Byte 3
59 58 57 56 54 53 52 51 49 48 47 46 45	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0)	bit blocks. The mata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1	e FE6010 perfor word. It handless sfer. sizing to accom ampling the BS ulated below. BE2 1 1 0 1 1 0 1	ms internal swa a misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 0	aps and asser nsfers by gen d 32-bit devic probinations o BEO 0 1 1 1 1 0	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0
59 58 57 56 54 53 52 51 49 48 47 46 45 44	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8)	bit blocks. The mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1	e FE6010 perfor word. It handless sfer. sizing to accom ampling the BS ulated below. BE2 1 1 0 1 1 0 1 1 0	ms internal swa a misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1	aps and asser nsfers by gen d 32-bit devic pombinations o BEO 0 1 1 1 1 0 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0)	bit blocks. The mata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1	e FE6010 perfor word. It handless sfer. sizing to accom ampling the BS ulated below. BE2 1 1 0 1 1 0 1	ms internal swa a misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 0	aps and asser nsfers by gen d 32-bit devic probinations o BEO 0 1 1 1 1 0	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16)	bit blocks. The ata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1 0 1 0	e FE6010 perfor word. It handles sfer. ampling to accom ampling the BS ulated below. BE2 1 1 1 0 1 1 1 0 0 1 0 0 0	ms internal swa a misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 1 0 0 1 1 1 0 0 1	aps and asser nsfers by gen d 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 0 1 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table	bit blocks. The ata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1 0 1 0 2 2 8 5 0 8 5 0 1 1 0 2 1 0 2 1 0 2 1 0 2 1 0 2 2 2 2	e FE6010 perfor word. It handles sfer. ampling the accom ampling the BS ulated below. BE2 1 1 0 1 1 0 0 1 0 0 0 vay in which th	ms internal swa e misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 0 1 1 0 0 1 1 we FE6010 sp	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 0 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into
 59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 	PD28 PD27 PD26 PD25 PD24 PD23 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16)	bit blocks. The ata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1 0 1 0 2 2 8 5 0 8 5 0 1 1 0 2 1 0 2 1 0 2 1 0 2 1 0 2 2 2 2	e FE6010 perfor word. It handles sfer. ampling the accom ampling the BS ulated below. BE2 1 1 0 1 1 0 0 1 0 0 0 vay in which th	ms internal swa e misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 0 1 1 0 0 1 1 we FE6010 sp	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 0 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 38	PD28 PD27 PD26 PD25 PD24 PD23 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD11 PD11		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table	bit blocks. The ata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1 0 1 0 2 2 8 5 0 8 5 0 1 1 0 2 1 0 2 1 0 2 1 0 2 1 0 2 2 2 2	e FE6010 perfor word. It handles sfer. ampling the accom ampling the BS ulated below. BE2 1 1 0 1 1 0 0 1 0 0 0 vay in which th	ms internal swa e misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 0 1 1 0 0 1 1 we FE6010 sp	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 0 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into
 59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 38 37 	PD28 PD27 PD26 PD25 PD24 PD22 PD22 PD22 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD10 PD9		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table	bit blocks. The tata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1 0 2 5 5 5 6 8 5 1 1 1 0 1 1 0 1 5 6 6 7 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	e FE6010 perfor word. It handles sfer. ampling the accom ampling the BS ulated below. BE2 1 1 0 1 1 0 0 1 0 0 0 vay in which th	ms internal swa misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 0 1 1 e FE6010 sp BS16 and ac	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 38 37 36	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table	bit blocks. The tata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 1 0 2 5 5 5 6 8 5 1 1 1 0 1 1 0 1 5 6 6 7 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	e FE6010 perfon word. It handles sfer. ampling to accom ampling the BS: ulated below. BE2 1 1 0 1 1 0 0 0 vay in which th cle, it samples	ms internal swa misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 0 1 1 e FE6010 sp BS16 and ac	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 38 37 36 34	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD12 PD11 PD10 PD9 PD8 PD7		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table	bit blocks. The ata in the right of mplete the trans- ishing this by s ansfers are tab BE3 1 1 1 1 0 1 2 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	e FE6010 perfor word. It handles sfer. sizing to accom ampling the BS: ulated below. BE2 1 1 0 1 1 0 0 1 4 0 0 0 vay in which th cle, it samples RANSFER SIZ	ms internal swa misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 0 1 1 e FE6010 sp BS16 and ac	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 38 37 36 34 33	PD28 PD27 PD26 PD25 PD24 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD12 PD11 PD10 PD9 PD8 PD7 PD6		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table multiple bus cycles	bit blocks. The ata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 2 9 9 shows the v s. In each cy DATA T	e FE6010 perfon word. It handles sfer. sizing to accom ampling the BS: ulated below. BE2 1 1 0 1 1 0 0 0 vay in which th cle, it samples RANSFER SIZ 2	ms internal swa misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 1 0 0 1 1 8 5 16 and ac ZE (In Bytes)	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 1 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into unsfer accordingly
59 58 57 56 54 53 52 51 49 48 47 46 45 44 42 41 40 39 38 37 36 34 33 32	PD28 PD27 PD26 PD25 PD24 PD23 PD22 PD21 PD20 PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD10 PD5 PD8 PD7 PD6 PD5		always in 8-bit or 16- enables to put the da cycles needed to cor The FE6010 perform cycle basis, accompl serted for different tra VALID DATA BUS SIGNALS PD (7:0) PD (15:8) PD (23:16) PD (23:16) PD (23:24) PD (15:0) PD (23:8) PD (31:24) PD (15:0) PD (23:8) PD (31:16) The following table multiple bus cycles	bit blocks. The ata in the right of mplete the trans is dynamic bus ishing this by s ansfers are tab BE3 1 1 1 1 0 1 2 9 9 shows the v s. In each cy DATA T	e FE6010 perfon word. It handles sfer. sizing to accom ampling the BS: ulated below. BE2 1 1 0 1 1 0 0 0 vay in which th cle, it samples RANSFER SIZ 2	ms internal swa misaligned tra odate 16-bit an 16 input. The co BE1 1 0 1 1 0 1 1 0 0 1 1 8 5 16 and ac ZE (In Bytes)	aps and asser nsfers by gen ad 32-bit devic ombinations o BEO 0 1 1 1 0 1 1 1 1 1 1 1 1 1	ts the correct byte erating the multiple es on a cycle-by- f byte enables as- BYTE/WORD Byte 0 Byte 1 Byte 2 Byte 3 Word 0 Word 1 Word 2 ed transfers into unsfer accordingly

O - Output, I = Input, I/O = Bi-directional

PIN NO.	NAME	TYPE	FUNCTION					
27 26	PD1 PD0	I/O	Legend: Transfers in bol e B – E W – V HB –	lyte		as active when	sampled.	
			LB – I	Low Order Byte e 80386 will firs		HB, and then ti	ne LB.	
			If the BS16 inpu bit interface com be connected as serted in an 803	patible with the they have a we	80386SX. In eak internal pu	this mode, dat III-up. The com	a bits PD (3	1:16) should not
			VALID DATABL	IS				
			SIGNAL	BE3	BE2 (PA1)	BE1 (NBEH)	BE0 (NBEL)	BYTE/WORD
			PD (7:0)	x	0	1	0	Byte 0
			PD (15:8)	x	0	0	1	Byte 1
			PD (15:0)	x	0	0	0	Word 0
			PD (7:0)	x	1	1	0	Byte 2
			PD (15:8) PD (15:0)	x x	1 1	0	1 0	Byte 3 Word 1
73	ADS	I/O	clock. 80386 ADDRES Address Strobe in control of the and the signal si	signal is an inpi bus, this signal	ut used to track is output. Its t	k bus cycles. N imings are ider	When the DM	A controller is
131	NA	1	80386 NEXT AE FE6030 in an 80 pipelined cycle i has an internal r this is an input-c lustrates a non-j	DRESS – The 0386 system. It s required by th request pending only signal, that	Next Address is shared with e system. Wh the FE6010 is only applica	s signal is typic the CPU and ten this signal i goes into pipeli ble during DM	asserted wh s asserted a ined mode. A transfers.	enever a and the FE6010 On the FE6010, Figure 4 il-
130	BS16	I	BUS SIZE 16 – tem, and is the s cess is to a 16-t adjusts its bus to description of th	This system-d same as the BS bit port. When E ransfers as sho	riven signal is 16 input to the 3S16 is found a	generated by t 80386. It indi asserted during	he FE6030 i cates wheth g DMA trans	n an 80386 sys- er the current ac fers, the FE6010
			On an 80386SX has a 16-bit dat		this signal sho	ould always be	tied low, as	such a system
74	MIO	1/0	MIO SIGNAL – 80386 has contr output, with timi pipelined modes	rol of the bus. Angs identical to	When the DMA	controller con	trols the bus	, this signal is

O = Output, I = Input, I/O = Bi-directional

PIN NO.	NAME	TYPE	FUNCT	TION			
75 76	DC WR	I/O	tively. bus. T control	Together hey are in of the bus	with MIO, they put when the (e signals are tied to the CPU E identify the type of bus cycle I CPU has bus control, and outp g table shows the encoding of 66 signals.	being executed on the CPU ut when the FE6010 has
			мю	DC	WR	FE6010 OPERATION	
			0	0	0	Does not occur	
			0	0	1	Does not occur	
			0	1	0	I/O Read	
			0	1	1	I/O Write	
			1	0	0	Does not occur	
			1	0	1	Does not occur	
			1	1	0	Memory Read	
			1	1	1	Memory Write	
66	TC	0	of a DN reache	/IA transfe	er, indicates that al count condition	ninal Count signal, generated at the DMA channel currently s tion. The timing on this signal	ervicing the Channel has
4	CLK2387	1	respon speed	ds to CLK of the prin	2 in normal op	IOS-level clock signal generati eration. In the half-speed mod ock, CLK2. This pin should be eed) Mode.	le, it operates at half the
6	CLK387	1	cuitry, a operate of the N Reset t	and corres as at half t NPX and l	sponds to the (he speed of th ow in Phase 1. the 80387. Th	IOS-level clock signal is gener CLK signal in normal mode. In e system phase clock CLK. Th RES387 should be synchroni is pin should be connected to	the half-speed mode, it he clock is high in Phase 2 zed to CLK2387 to meet th
122	ADSO	0	When u	used in Ha	alf-Speed Mode	ignal contains the address stro e, this pin should be connected his pin is a N.C.	
124	RDYO	I .	it allow	s the FE6		y output from the NPX. When is cycles to the NPX. It should	•
					•	, this pin should be connected used to generate $\overline{\text{RDY}}$ to the	
123	RDYO387	0	Ready CPU.	signal for When the	the CPU, and NPX is used ir	ed in the Half-Speed Mode, the should be connected to the log n Full Speed Mode, this is left directly connected to the logic	gic generating RDY for the

O ... Output, I = Input, I/O = Bi-directional

		·······	DECODES
PIN NO.	NAME	TYPE	FUNCTION
81	VGAEN	0	VIDEO GRAPHICS ADAPTER ENABLE – When enabled by the Video Subsystem Enable Register (03C3), Bit 0, this signal decodes the upper address bits 31-20 for the System Board Video RAM area, 000A0000 to 000BFFFFH.
82	EDRENA	0	EXTENDED DATA REGISTER ENABLE – When active, EDRENA enables the selected ESF register to read or write. It is generated by comparing the CPU I/O address to the value stored in the ESF Pointer Register.
80	CDSETEN	0	CARD SETUP ENABLE – This timing signal decodes I/ O Addresses 0100H to 0107H with the appropriate timing for the FE6000 for channel setup cycles in the system.
			DIAGNOSTICS
24	CHRESET	1	CHANNEL RESET - A Channel Reset signal on the Micro Channel enables the latching of the local bus.
25	СНСК	I	CHANNEL CHECK - Asserting this signal disables further latching of the local bus state
9	UCHCMD	I	CHANNEL COMMAND – This signal indicates a Micro Channel command, and is a logi cal OR of the CMD and MMCMD signals. If enabled, the channel state is latched at the leading edge of this signal. For an 80386SX system, CMD should be inverted and tied to UCHCMD.
10	A20GATE	I	ADDRESS GATE - Whenever the 80386 generates the address, this signal gates the PA20 address bit. The signal is generated by the 8742 micro-controller.
127	A20GTX	I/O	GATE SIGNAL – A20GTX performs two functions. At power-on, it is an input signal, latched with the trailing edge of $\overrightarrow{\text{RESET}}$ and UCHMSTR. A20GTX and UCHMSTR determine the speed at which the system will operate.
			In normal operation, it is an output signal, acting as a gate for the Address Bit PA20. The signal is activated whenever A20GATE is active or whenever the Alternate Gate A20 bit (Port 92, Bit 1) is asserted and the CPU has the bus.
			PARITY LATCH CONTROL
120	ENPCHK	0	ENABLE PARITY CHECK – This signal is a duplication of Bit 0 of Memory Encoding Register 1 (00E1H) on the FE6030. It is used to enable/disable parity checking. The sig- nal interfaces with the external parity latches. See the FE6030 Data Sheet for more info mation.
			MISCELLANEOUS
16	TEST	· 1	TEST PIN – This is an active low pin that facilitates device and board-level testing. When low, this signal tristates all outputs and bi-directional signal lines, allowing an ATE tester to drive these signals. When high, the outputs and bi-directional lines are enabled by the chip. This pin should be tied to V_{DD} through a 10K pullup resistor on the system board for normal operation.
5 30 55 83, 100 116	V _{DD}	I	+5V POWER SUPPLY

O = Output, I = Input, I/O = Bi-directional

-	2	Vss	1	0V GROUND
-	17			
1	23			
1	35			
	43			
1	50			
	64			
	72			
	87			
	95			
	108			
	128		1	

Table 1. Pin Signals

Figure 4 illustrates a typical non-pipelined bus cycle for the FE6010, and shows that the bus interface for the FE6010 is identical to the 80386.





Figure 5 illustrates a typicl Pipelined bus cycle for the FE6010. The FE6010 generates bus cycles which are identical to the 80386 bus cycles.

Figure 5. Pipelined Mode Timing Diagram

Table 2 shows the I/O map for the FE6500.

ADDRESS RANGE	LOCATION	FUNCTION
0000 to 000FH	FE6010	DMA Controller Chs 0-3*
0018H	FE6010	Extended Function Reg.*
001AH	FE6010	Extended Function Execute*
0020 to 0021H	FE6000	Interrupt Controller 1
0040, 0040-0044, 0047H	FE6000	System Timers
0060H	FE6000	Keyboard Data Port
0061H	FE6000	System Control Port B
0064H	FE6000	Rd - Keyboard Status, Wr - Keyboard Comman
0070H	FE6000	RTC/CMOS Address Register, NMI Mask
0071H	FE6000	RTC/CMOS Data Port
0074H	FE6000	EAR0 Extended CMOS RAM, ESF
0075H	FE6000	EAR1 Extended CMOS RAM
0076H	FE6000	Extended CMOS RAM Data Port
0081 to 0083, 0087H	FE6010	DMA Page Registers 0-3*
0089 to 008B, 009FH	FE6010	DMA Page Registers 4-7*
0090H	FE6010	CACP Register*
0091H	FE6000	Card Selected Feedback
0092H	FE6000	System Control Port A
0094H	FE6000	System Board Setup
0096, 0097H	FE6000	POS, Channel Connector Select
00A0, 00A1H	FE6000	Interrupt Controller 2
00C0 to 00DFH	FE6000	DMA Controller (even only)*
00E0 to 00E1	FE6010	Memory Control Registers
00E2 to 00E7	FE6010	Diagnostic Registers
00F0H	FE6000	Coprocessor Clear Busy
00F1H	FE6000	Coprocessor Reset
00F8 to 00FFH	NPX	80387/80387SX Coprocessor*
0100, 0101H	FE6000	System ID
0102 to 0107H	FE6000	Board Configuration (POS)
0278 to 027BH	FE6000	Parallel Port 3
02F8 to 02FFH	FE6000	Alternate Serial Port
0378 to 037BH	FE6000	Parallel Port 2
03BC to 03BFH	FE6000	Parallel Port 1
03B4, 03B5, 03BA, 03C0-03C5H	PVGA1	Video Subsystem**
03CE, 03CF, 03D4, 03D5, 03DAH	PVGA1	Video Subsystem
03C6 to 03C9H	PVGA1	Video DAC**
03F0 to 03F7H	FE6000	Diskette Drive Controller
03F8 to 03FFH	FE6000	Primary Serial Port
0700H	FE6010	ESF Data Register (Default)

* No Channel cycle generated on these addresses.

**The PVGA Enable Register (03C3H) is in the FE6010.

Table 2. System Level I/O Map

2.0 DMA CONTROLLER

The DMA Controller is a serial transfer device compatible with the Intel* 8237, and includes the IBM extended controller interface and functions. Its logic supports eight independent channels, six of which are assigned fixed priorities. The remaining two have programmable priorities.

The FE6010 takes two bus cycles to transfer a word or byte between memory and I/O. Each bus cycle needs two or more CPU clock cycles. Channel and bus arbitration functions are resolved externally.

2.1 DMA INTERFACE

The DMA Controller interfaces to the system on the CPU local bus. As the table in the description of the PD signals shows, it generates and encodes the same control signals as the 80386. The controller may be programmed at any time that Hold Acknowledge (HLDA) from the CPU is inactive. The programming may only be done by the system CPU.

Each of the two transfer bus cycles requires two or more CPU clock cycles. The time taken by the I/O portion of the cycle depends on the response from the system interface: whether it is a local cycle or a Channel cyle. All Channel cycles take at least 200 ns. The time taken by the memory portion of the cycle depends on the response from the system interface, that is, if it is a local cycle versus a Channel cycle, cache hit versus a cache miss, page hit versus a page miss, and so on.

A Channel transfer is established by the CPU setup and initiated from an external slave source through arbitration control in the form of DMAREQ input. The requesting DMA channel is specified on the ARB bus input.

2.2 INTERNAL ARCHITECTURE

The internal architecture of the DMA Controller in the FE6010 is based on the six basic modules described in the subsections that follow.

2.2.1 Address Translator

This module converts address and data information from the CPU interface that is in PC/AT Compatibility Mode format into the Extended Mode format. This information is then stored for run-time use.

2.2.2 RAM Registers

These RAM locations store the 32-bit base address, the 32-bit current address, the 16-bit base count, the 16-bit current count, and the 16-bit current I/O address, for each channel. The current values are read/write and are written by the CPU at the same time as the base registers. An additional register, the Transfer Holding Register, temporarily stores data between bus cycles of a transfer. This register can not be accessed by the system CPU.

The RAM array is 112 bits $x \ 8$ locations, with one location allocated to each channel. The Channel 0 and 4 implement the Virtual DMA feature of the Micro Channel system.

Base Memory Register

This 32-bit register is initialized by the system CPU through byte-wide accesses. This is a read/write register and can not be read by the system CPU. In Compatibility Mode, three writes are executed to program twenty-four address bits, and four writes are executed in Enhanced Addressing Mode to program thirty-two address bits.

Current Memory Register

The CPU initializes this 32-bit read/write register by byte-wide accesses at the same time that it initializes the Base Memory Register. This register can also be read in byte-wide accesses.

During DMA transfers, this register is incremented or decremented after each memory bus cycle. Enabling Auto-Initialize reloads this register at the end of a transfer with the value stored in the Base Memory Register. This state is reached when the DMA controller reaches a terminal count condition and the TC signal has been generated. Figure 6 illustrates a read cycle with Auto-Initialize, followed by another transfer.

Base Transfer Count Register

The system CPU initializes this 16-bit register in byte-wide accesses. The number of transfers is the value in the register + 1. The FE6010 does a single transfer when this register is programmed to 0000H.

Current Transfer Count Register

The CPU initializes this 16-bit read/write register by byte-wide accesses at the same time that it initializes the Base Transfer Register. This system CPU can read it in byte-wide accesses.



Figure 6. Read Cycle With Auto-Initialize

During DMA transfers, this register is decremented after each memory bus cycle. Enabling Auto-Initialize reloads this register at the End-of-Transfer (EOT) with a value FFFFH from the Base Count Register.

Current I/O Address Register

This register is initialized by the system CPU in Extended Mode only. The value gated to the bus during the I/O bus cycle depends on the state of Bit 0 in the Extended Mode Register. If Programmed I/O Address Mode is set, then the value in the register is

used; if not, 0000H is used. Temporary Holding Register

This register temporarily stores data between bus cycles of a transfer. The system CPU can not access this register.

2.2.3 DMA Registers

The DMA registers consist of the Mask, Mode, Arbus, and Status registers. Table 3 shows the allocation of these registers.

FE6010

REGISTER	SIZE	QTY	ALLOCATION
MASK	4 bits	2	1 for Chs 0-3 1 for Chs 4-7
MODE	8 bits	8	1 per channel
ARBUS	4 bits	2	1 for Ch 0, 1 for Ch 4
STATUS	8 bits	2	1 for Chs 0-31 1 for Chs 4-7

Table 3. DMA Register Allocation

ſ	7	7	6	6	:	5	4	Ļ	:	3	2	2	-	1	()
	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

Figure 7 shows the format for the Mask register, and Figure 8 shows the format for the Mode Register. See Section 2.3 for a description of the various modes and transfer types set in the Mode Register.

RESERVED				К ВІТ	CHANNEL SELECT			
0	0					-		-
Set/Reset Interface					\backslash			
						1 0	Chann	el
						0 0	0 or 4	
						0 1 1 0	1 or 5 2 or 6	
						1 1	3 or 7	
RESERVED	CH 3	OR 7	CH 2	OR 6	CH 1	OR 5	СНО	OR 4
0	DIS	ENA	DIS	ENA	DIS	ENA	DIS	EN/

Figure 7. Mask Register Format

= Default

	MODE	SELECT	COUN	IT DIR	AUTO	NITIAL	ר	RANSF	ER TYPE	(CHANNE	L SELEC	т
-		_	DEC	INC	ENA	DIS	-		-			-	_
													/
7	6	Mode Select					3	2	Transfer Type	1	0	Channel	
0	0	Demand	1				0	0	Verify	0	0	0 or 4	
ō	1	Single (NU)					0	1	Write Mem	0	1	1 or 5	1
1	o l	Block (NU)					1	0	Read Mem	1	0	2 or 6	
•	• •								Descurrent	1.4		0 7	1
1 PC/A	1 AT Com	Cascade (NU)						1	Reserved			3 or 7	
	1 AT Com ended	patible Mode						1	Heservea	<u> </u>		3 OF 7]
Ext		patible Mode		RVED	COUM		TRAI	I	TRANSFER				ADR

Figure 8. Mode Register Format

	RESE	RVED			4	RBIT	RAT	ION LEVEL	
		_	 	-					
		•	/						
			}					1	
			3	2	1	0	Le	vel	
				•	0			A	
			0	0	0	0	0	Available	
			0	0	0	1	1	See Warning	
			0	0	1	0	2	See Warning	
			0	0	1	1	3	See Warning	
			0	1	0	0	4	Available	
			0	1	0	1	5	See Warning	
			0	1	1	0	6	See Warning	
			0	1	1	1	7	See Warning	
			1	0	0	0	8	Available	
			1	0	0	1	9	Available	
			1	0	1	0		Available	
			1	0	1	1	B	Available	
			1	1	0	0	C	Available	
WAR			 1	1	0	1	D	Available	
	e levels are assign		1	1	1	0	E	Available	
	nnel 0 or 4 is assi nust insure that n		1	1	1	1	F	Reserved—Sys	tem MPI

Figure 9. Arbus Register Format

	REQUEST STATUS							TERMINAL COUNT STATUS							
CHA	N 3 OR 7	CHAN	2 OR 6	CHAN	1 OR 5	CHAN	0 OR 4	CHAN	3 OR 7	CHAN	2 OR 6	CHAN	1 OR 5	CHAN	0 OR 4
YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO	YES	NO

Figure 10. Status Register Format

The two Arbus registers, one each for DMA Channels 0 and 4, implement the "virtual DMA" feature. The software can use these registers to dynamically re-assign the arbitration level to which these channels respond during a DMA operation. This allows Channels 0 and 4 to service devices at any arbitration level. Normally, Channels 0 and 4 are assigned levels 08H to 0EH only, Levels 01-03H and 05-07H are assigned to DMA Channels 1-3 and 5-7. If Channels 0 or 4 are assigned one of these levels, it is up to the user to ensure that there are no conflicts. Figure 9 illustrates the Arbus register format.

In Extended Mode, a status read provides the status of Channels 0-3, and a second read gives the status of Channels 4-7. The byte pointer is initialized when the command is given. Figure 10 shows the format of the Status Register.

2.2.4 Transfer Control

This module provides the interface for the CPU bus. The signals and timings are equivalent to those of the CPU, and are generated from the same CPU clock source.

2.2.5 Register Control

This control function co-ordinates the various modules during a DMA transfer cycle.

= Default

2.2.6 Work Registers

These registers are used for the temporary storage of data and parameters during and between DMA transfer bus cycles.

2.3 SYSTEM CPU ACCESS MODES

The system CPU can access the DMA controller in two modes: PC/AT Compatibility Mode, and PS/2 Extended Mode. At run-time, the mode through which the transfer was set up is not retained.

The FE6010 does not support the Compatibility Mode command, and request and rotating priority functions. The Mode register is only supported to the extent detailed in the following subsections.

2.3.1 Compatibility Mode

Table 4 provides an I/O map of this mode.

FE6010

I/O ADRS	DESCRIPTION	BIT WIDTH	BYTE PTF
0000H	Ch 0 Memory Adrs. Reg. (R/W)	15-00	yes*
0001H	Ch 0 Transfer Count Reg. (R/W)	15-00	yes*
0002H	Ch 1 Memory Adrs. Reg. (R/W)	15-00	yes*
0003H	Ch 1 Transfer Count Reg. (R/W)	15-00	yes*
0004H	Ch 2 Memory Adrs. Reg. (R/W)	15-00	yes*
0005H	Ch 2 Transfer Count Reg. (R/W)	15-00	yes*
0006H	Ch 3 Memory Adrs. Reg. (R/W)	15-00	yes*
0007H	Ch 3 Transfer Count Reg. (R/W)	15-00	yes*
0008H	Chs 0-3 Status Register	07-00	
000AH	Chs 0-3 Mask Reg.(Set/Rst)(W)	07-00	_
000BH	Chs 0-3 Mode Register (W)	07-00	
000CH	Chs 0-3 Clear Byte Pointer (W)	N/A	_
000DH	Chs 0-3 Master Clear (W)	N/A	_
000EH	Chs 0-3 Clear Mask Register (W)	N/A	-
000FH	Chs 0-3 Write Mask Register (W)	07-00	_
0081H	Ch 2 Page Register (R/W)	07-00	
0082H	Ch 3 Page Register (R/W)	07-00	-
0083H	Ch 1 Page Register (R/W)	07-00	-
0087H	Ch 0 Page Register (R/W)	07-00	-
0089H	Ch 6 Page Register (R/W)	07-00	-
008AH	Ch 7 Page Register (R/W)	07-00	-
008BH	Ch 5 Page Register (R/W)	07-00	-
008FH	Ch 4 Page Register (R/W)	07-00	-
00C0H	Ch 4 Memory Adrs. Reg. (R/W)	15-00	yes*
00C2H	Ch 4 Transfer Count Reg. (R/W)	15-00	yes*
00C4H	Ch 5 Memory Adrs. Reg. (R/W)	15-00	yes*
00C6H	Ch 5 Transfer Count Reg. (R/W)	15-00	yes*
00C8H	Ch 6 Memory Adrs. Reg. (R/W)	15-00	yes*
00CAH	Ch 6 Transfer Count Reg. (R/W)	15-00	yes*
00CCH	Ch 7 Memory Adrs. Reg. (R/W)	15-00	yes*
00CEH	Ch 7 Transfer Count Reg. (R/W)	15-00	yes*
00D0H	Chs 4-7 Status Register	07-00	-
00D4H	Chs 4-7 Mask Reg.(Set/RST)(W)	07-00	-
00D6H	Chs 4-7 Mode Reg. (W)	07-00	-
00D8H	Chs 4-7 Clear Byte Pointer (W)	_N/A	-
00DAH	Chs 4-7 Master Clear (W)	N/A	-
00DCH	Chs 4-7 Clear Mask Reg. (W)	N/A	-
00DEH	Chs 4-7 Write Mask Reg. (W)	07-00	_

* Both Memory Address and Transfer Count Registers are loaded on a write operation; only the Current register is readable.

Table 4. Compatibility Mode I/O Map

2.3.2 Extended Mode

This mode is accessed through four locations in the I/O space, as Table 5 shows. The format for the Extended Function Register (EFR), 0018H, is shown in Figure 11.

The protocol for Extended Mode is as follows:

1.Write to the EFR (0018H) to set the channel selection and function command. This resets the internal byte pointer to point to least significant byte (LSB). Direct commands only require an I/O write to the EFR. If it is not a direct command, go on to Step 2.

2.Write or read the appropriate number of times to execute the function from the EFE port. The byte pointer increments automatically.

Direct commands written to the EFR include Mask Register Set Bit, Mask Register Reset Bit, and Master Clear. The Mask Register Set Bit command masks or disables all the channels in the Mask Register. The Mask Register Reset Bit command unmasks or enables all the channels in the Mask Register. The Master Clear can be generated by the CPU or by a bus time-out condition. If a Master Clear command is given, the DMA controller must be re-initialized. The Master Clear masks all the channels in the Mask Register, that is, it sets all the bits to one. It also resets the Status Register by setting all the bits to zero.

I/O ADDRESS	DESCRIPTION
0018H	Extended Function Register (EFR) (W)
0019H	Reserved
001AH	Extended Function Execute (EFE) (W)
001BH	Reserved

Table 5. Extended Mode I/O Addresses

-	7	6	5	5	5	4	L I	:	3	:	2	1			0
1	0	1	0	1	0	1	0	1	. 0	1	0	1	0	1	0

BI	Т7		BIT 6	BIT 5	BIT 4	BIT 3	E	3IT 2		BIT 1	BIT 0
							\angle				
,	6	5	4	Command	Bit Width	Byte Ptr		2	1	0	Channel
)	0	0	0	0 IO Adr Reg (R/W)	00–15	yes		0	0	0	0
)	0	0	1	1 Reserved	_	-		0	0	1	1
)	0	1	0	2 Mem Adr Reg (R/W)	00-23	yes		0	1	0	2
)	0	1	1	3 Mem Adr Reg Read	00-23	yes		0	1	1	3
)	1	0	0	4 Xfer Cnt Reg (R/W)	0015	yes		1	0	0	4
)	1	0	1	5 Xfer Cnt Reg Read	00-15	yes		1	0	1	5
)	1	1	0	6 Status Reg Read	00-07	yes		1	1	0	6
)	1	1	1	7 Mode Reg (R/W)	00-07	-		1	1	1	7
1	0	0	0	8 Arbus Reg (R/W)	00-07			1			
1	0	0	1	9 Mask Reg Set Bit	Direct						
1	0	1	0	A Mask Reg Reset Bit	Direct						
1	0	1	1	B Reserved							
1	1	0	0	C Reserved		-					
1	1	0	1	D Master Clear	Direct	—					
1	1	1	0	E Reserved	-	-					
1	1	1	1	F Reserved	-	-					

Figure 11. Extended Function Register (EFR) (0018H)

2.3.3 Enhanced Mode

The DMA Controller Enhanced Mode is a Western Digital innovation implemented on the FE6010 which extends the DMA address space up to 4 Gbytes. A DMA operation can now take place in Memory Addresses 0000,0000 to FFFF,FFFFH.

The FE6010 powers up in a mode compatible with the Model 80, which allows DMA operation in Compatibility Mode or Extended Mode. The memory address space in which a DMA operation can take place extends from 00,0000 to FF,FFFFH. If the addresses exceed FF,FFFF, they roll over to 00,0000. Address Bits 24 to 31 are always zero in this mode.

Setting the Mode4 Gig bit in the Enhanced Addressing Register (ESF:018CH) puts the FE6010 in Enhanced Mode. In this mode, the addresses roll over to 0000,0000 if they exceed FFFF,FFFFH, instead of FF,FFFFH.

When in this mode, all the channels generate 32-bit addresses. To program the memory addresses for thirtytwo bits, four writes to the Memory Address Register should be executed in Extended Mode. To read back the memory addresses, four reads are executed to the same locations. Internally, the bytes are organized as Bytes 0,1,2, and 3. If the upper-most byte is not programmed, the old value is used. Therefore, care must be taken to program all the bytes with their proper values. Figure 12 shows the bit assignment for Register ESF:18CH.

2.4 DMA OPERATION

The state of the HLDA signal from the CPU distinguishes the operation of the DMA controller. If HLDA is inactive, the operating mode of the DMA controller can be programmed. See Section 5, Arbitration Control, for more information. If HLDA is active, the DMA can only execute transfer cycles that have been set up previously.

To terminate a transfer, the DMA controller examines the state of the \overline{BURST} signal. As long as this signal is active and the terminal count (TC) has not been reached, transfers continue to be executed. If \overline{BURST} is inactive at the beginning of a transfer, a single transfer is executed. After it has been asserted, \overline{BURST} always deasserts during the I/O cycle.

2.4.1 Single Transfer Mode

This mode consists of one I/O bus cycle and one memory bus cycle, in either order. A single transfer is executed when BURST is found to be inactive at the beginning of a cycle.

2.4.2 Demand Transfer Mode

Demand transfers are continous transfers carried out as long ast the BURST signal remains active. They may be either slave-terminated or controller-terminated.

A slave-terminated transfer ends under either of two conditions. The transfer ends when the slave has transferred one byte or word and has not asserted the BURST signal, or when the slave has completed a partial transfer and releases BURST during the last I/O cycle.

A controller-terminated transfer can only end when the TC has been reached for that channel. At EOT, the channel is masked from further operation until the system CPU interacts with it. Figures 13 to 15 provide timing diagrams of typical DMA operations in Demand Transfer Mode.





Figure 13. 16-Bit Read Transfer With Transfer Count Expiration

Advance Information

FE6010



Figure 14. 16-Bit Write Transfer with Transfer CountExpiration



Figure 15. Write Cycle At Address N + 1 To 16-Bit Memory, Illustrated with 2 Wait States, Pipelined I/O Cycle shown for illustration purposes.

2.4.3 Verify Mode

This mode performs address and TC generation as in normal transfers, but only initiates memory read commands on the bus. Figures 16 and 17 illustrate this mode through timing diagrams.

2.4.4 Submodes

Auto-initialize Mode allows a channel to operate continuously without interaction from the CPU. At EOT, the values in the base registers are loaded into the current registers; the channel remains unmasked.



Figure 16. Verify Transfer With Transfer Count Expiration

The Increment/Decrement submode can set each channel Memory Address Register to increment or decrement.

2.4.5 Boundary And End Conditions

When the Memory Address Register reaches the end of a 64 Kbyte segment of memory, it carries into the upper byte of the counter without indicating this to the system CPU.



Figure 17. Verify Cycle At Address N + 3

With a 16M or 4 GByte physical memory limit, if the Transfer Count Register has a valid count remaining and the DMA slave continues to request service, the Memory Address Register rolls over to Address 0 and continues. If the transfer is a memory write, no warning is given of the alteration to low memory.

At TC, the Transfer Count Register decrements to FFFFH and stops. If the register was initially set to FFFFH, the counter decrements until it encounters FFFFH again.

FE6010

At EOT, the mask register bit is not set if Auto-Initialize was selected for that channel, as this would disable the channel.

2.4.6 Direct Commands

The Clear Byte Pointer command initializes the internal byte pointer to point to the least significant byte.

The Master Clear command sets the Mask Register to mask or disable all channels. It also resets all status bits to zeros.

The Clear Mask Register command unmasks or enables all the channels.

The Write All Register Mask Bits command masks or disables all the channels.

2.4.7 Enhanced Mode

All the DMA operations described in this section are valid when the system is operating in Enhanced Mode. However, it must be remembered that all channels generate 32-bit addresses when in this mode, necessitating four read or write operations to program the memory addresses. See Section 2.3.3 for more information,

3.0 RESET CONTROL

The clock and reset control functions on the FE6010 include the generation of CPU resets, coprocessor resets, and general system resets.

The Alternate Hot Reset Function specified by Control Port A (0092H, Bit 0) is write-only in the FE6010 and read/write on the FE6000. Figure 19 shows the Clock and Reset control function in an FE6010-based system. The block diagram shows an FE6500 system; however, the same architecture applies to any system based on the FE6010.

FREQUENCY	UCHMSTR (F1)	A20GTX (F ₀)
16 MHz	0	0
20 MHz	0	1
25 MHz	· 1	1
Reserved	1	0

Table 6. Clock Rate Definitions

The generation of different resets is described in the Pin Description Table.

The clock rates and the signal pins are shown in Table 6. The state of three signal pins at power-on reset (POR) determines the clock rates. After POR, the pins revert to their normal functions.

4.0 ARBITRATION CONTROL (AC)

Arbitration Control controls and monitors the Channel and local bus arbitration functions. The AC functions are controlled by the bit settings in the Arbitration Register at 0090H. Figure 8 shows the format for the Arbitration Register.

4.1 ARBITRATION REGISTER

The Arbitration Register (0090H) controls the different functional parameters of the CACP. Figure 18 shows the bit assignments for this register for read and write operations.

4.2 ARBITRATION CONTROL FUNCTIONS

The Central Arbitration Control Point (CACP) functions are discussed in more detail in the subsections that follow.

7	·	6	i -		5	4	۱ I	3	3	1	2	1	l i		D
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
CP CYC				ВІ ТІМЕ	JS OUT	IRQ MA									
ENA	DIS	YES	NO	YES	NO	ENA	DIS				0 =	LSB			
Read	20	AR	B		RB	IRQ M									
CP CYC		STA			CLE	PREE	ЕМРТ				RESE	RVED			
				CY	NORM	PREE ENA	DIS	_		-	RESE	RVED		-	

Figure 18. Arbitration Register Format (0090H)

= Default



Figure 19. System Clock and Reset Control

4.2.1 Execute Arbitration Cycles

An arbitration cycle is defined as a transition of the ARB/GNT signal from low to high to low, Grant to ARB to Grant. When it is high (ARB), all competing local arbitres may drive ARB (3:0) to determine the new bus owner. Refresh cycles are executed when ARB is high and extend the arbitration cycle by that amount. An arbitration cycle can be initiated by these external requests:

- Refresh Request
- Bus Time-out
- Competing Bus Master
- Competing DMA Slave
- NMI[^]
- Bus Idle
- Interrupt, When 0090H, Bit 4 is 1

The bus is idle when a Bus Master or DMA slave has been granted the bus, and $\overline{S0}$, $\overline{S1}$, \overline{CMD} , and \overline{BURST} are not active. It indicates a condition when DMA slave or Bus Master transfers have been executed.

4.2.2 Arbitrate the Local CPU Bus

Bus cycles originating from the DMA slave, Channel bus master, or refresh requests require the system MPU to give up the local bus. This arbitration request function is performed by the CACP.

4.2.3 Regulate Arbitration Cycle Duration

CPU-Programmable

When Bit 5 of the Arbitration Register (0090H) equals one, the default arbitration cycle is extended from a minimum of 300 ns to a maximum of 750 ns, depending on the CPU clock rate. Table 7 defines this relationship.

CPU CLOCK	ARBITRATION CO	NTROL REGISTER
	BIT 5 = 0	BIT5 = 1
16 MHz	312.5 ns	750 ns
20 MHz	300 ns	750 ns
25 MHz	320 ns	720 ns

Table 7. Extending The Default Arbitration Cycle

ARB (3:0) = 0000 Special Case

If the Arbus goes to 0000B during an arbitration cycle, the arbitration time can be shortened to a minimum of 100 ns.

Dynamic Extension of Arbitration Time

Arbitration time can be extended by an NMI or Refresh

cycle. The NMI sets Bit 6 of the Arbitration Register to one, which forces the ARB/\overline{GNT} signal to ARB until the CPU clears the bit to zero.

4.2.4 Arbitration Monitor

Since the Channel arbitration mechanism is distributed between the system board and the Micro Channel-based peripherals, a central monitoring point is needed to allow for recovery from malfunctions. The CACP monitors the Channel bus, and when a bus master does not release the bus as requested by an asserted **PREEMPT** signal, it hands system control to the CPU, so that it can initiate error recovery.

When a bus time-out occurs, the CACP captures the arbitration level of the device and generates an NMI. The DMA controller, is also reset to allow the CPU to attempt error recovery.

The time-out mechanism is based on the refresh timer which cycles approximately every fifteen microseconds. The time-out is armed when a refresh request is pending and when the arbiter is in any state except Refresh. If the request is not honored before the next refresh request, a bus time-out condition is said to exist.

The bus time-out and the resulting NMI are held asserted until cleared by a write from the CPU which resets Bit 6 of the Arbitration Register to zero.

4.2.5 Floppy Disk Controller DMA Interface

On behalf of the floppy disk controller, this function competes for ownership of the system bus by converting DMA requests such as DRQ and DACK into the appropriate signals for the CACP.

4.3 PREEEMPT GENERATOR

The FE6010 generates the **PREEMPT** signal in certain situations, which are described below.

4.3.1 Floppy Controller DMA Request

The CACP generates a **PREMPT** signal on behalf of the floppy controller when the floppy controller issues a FDDRQ, and Floppy DMA Controller Channel 2 is not masked. This signal is cleared when a DMA Master Clear command is received or when the bus has been won by Floppy Disk DMA Channel 2 after a bus arbitration cycle.



Figure 20. PVGA Register Format

4.3.2 Refresh Request

A refresh request is made when the ARB/GNT line is in the GNT state will cause a PREEMPT signal to be asserted.

4.3.3 Arbitration Register Bit 6 Set

A **PREEMPT** is asserted when the ARB/GNT line is in the GNT state and Arbitration Register Bit 6 is set and the ARBUS value is set with any ARB value but a system board value, that is, other than 0FH.

4.3.4 Interrupt Request

A **PREEMPT** signal is asserted when the ARB/GNT line is in the GNT state, ARB $(3:0) \neq 1111B$, Arbitration Register Bit 4 is set, and an interrupt request to the CPU is active.

5.0 SYSTEM FUNCTIONS

The addresses used by the system control functions are listed below.

- 1. The ESF Pointer Register (EPR), located at FFFFDH or FFFF, FFFDH, is used to decode the ESF Data Register (EDR).
- 2. Setup Mode Timing Strobe (CDSETEN)
- 3. The VGA Enable Register (03C3H)
- 4. Refresh Address Generator (11 bits)

The PVGA Enable Register (03C3H) format is defined in Figure 20. When Bit 0 is set to one, an access to an address space below 1 MByte asserts VGAEN, which indicates that the video subsytem is enabled.

6.0 HALF-SPEED INTERFACE

This interface runs the 80387 at half the speed of the 80386, permitting the designer to utilize a slower numeric processor interface to implement a more cost-

effective version. It could also be used if the full speed 80387 were unavailable for any reason. For example, when the 80386 is running at 25 MHz, it allows the 80387 to operate at 12.5 MHz. When used in half-speed mode (CLK2387), the clock input to the 80387 has the same frequency as the CLK signal on the FE6010. The reset signal for the 80387 (RES387) must be synchronized to the 80387 primary clock (CLK2387) with the proper setup and hold times so that CLK387 has the same phase relationship as the internal CLK of the 80386. The phase relationship and clock frequency are set up at power up, and once set, can not be changed.

Figure 21 shows a block diagram of the 80387 halfspeed interface, and Figure 22 contains a timing diagram of this interface.

7.0 DIAGNOSTICS

This logic allows the state of the Micro Channel bus to be latched on a Channel Check condition and is useful to diagnose faults in the system. The error recovery interface is compatible with the Model 80-071.

On a Channel Reset, the latching of the channel state is enabled. At the leading edge of each \overline{CMD} or \overline{MMCMD} , the channel state is latched. When a Channel check takes place, the latching is disabled, and the last channel state is retained. The current channel state can be read by the system CPU at I/O Locations 00E2H - 00E6H. An I/O Read at 00E7H returns the state of local bus DC pin (Bit 0), and enables the latching again.

The diagnostic signals are described in Table 1. The six read-only diagnostic registers are described here:

■ PA (24:31)	- 00E2H
■ PA (16:23)	- 00E3H
PA (8:15)	- 00E4H
<u>ARB/GNT, MMIO, PA (2:7)</u>	- 00E5H
BE (0:3), ARB (0:3)	- 00E6H
DC, RESERVED	- 00E7H



Figure 21. 80387 Half-Speed Interface



Figure 22. 80387 Half-Speed Interface Timing Diagram

7.1 DIAGNOSTIC REGISTER 1

-	7	6			5		1	:	3		2		1	()
1	0	1	0	1	0	1	0	1	0	• 1	0	1	0	1	0
PA	31	PA	30	PA	29	PA	28	PA	27		A26	PA	25	PA	24

A Read at this location, 00E2H, gives the last latched state of the bus. 7.2 DIAGNOSTIC REGISTER 2

1	7	6		5	5		4		3	:	2		1)
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
PA	23	PA	22	PA	21	PA	20	PA	19	PA	18	PA	17	PA	16

A Read at this location, 00E3H, gives the last latched state of the bus. **7.3 DIAGNOSTIC REGISTER 3**

	7	6	i		5	4	1	:	3		2		1	0)
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
P	A7	PA	6	P	A5	P	44	P	A3	P	A2	М	10	ARB	GNT

A Read at this location, 00E4H, gives the last latched state of the bus. 7.4 DIAGNOSTIC REGISTER 4

7	6		5		4		3		2		1		0	
0	1	0	1	0	1	0	1	0	1	0	1	0	1	0

PA7	PA6	PA5	PA4	PA3	PA2	M10	ARB/GNT	

A Read at this location, 00E5H, gives the last latched state of the bus.

7.5 DIAGNOSTIC REGISTER 5

1	7	6	5		5		1		3	:	2		1	()
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
AR	B3	AR	B2	AF	B1	AF	B0	В	E3	B	E2	B	ET	B	EO

A Read at this location 00E6H, gives the last latched state of the bus.

7.6 DIAGNOSTIC REGISTER 6

7	7	6	;		5	4	1	3	1	2	2	1	l	0)
1	0	1	0	1	0	1	0	1	9	1	0	1	0	1	0
						Rese								D	с

A Read at this location, 00E7H, gives the last latched state of the bus. It also enables the relatching of the state of the bus.
8.0 EXTENDED SETUP FACILITY (ESF)

The ESF function consists of the ESF Pointer Register (EPR) and associated decode logic that generates the ESF Data Register Enable (EDRENA) output from the FE6010 to the FE6000. ESF is designed to extend the configuration architecture established with POS features. See Figures 23 and 24 for an overview of the ESF function. ESF supports

- Memory Map Control Registers
- Additional Physical Serial Port (SP2)
- Programmable Port Enables A and B
- EMS Control Registers
- External DRAM Control Configuration
- System Board LAN Configuration
- Customer-specified Enhancements that include
- System Identification
- System Version

8.1 ESF ACCESS

ESF is based on an "alternate I/O space" concept similar to the way in which the Extended CMOS RAM feature was implemented by IBM. ESF space, which consists of 128 locations expandable to 32K, is accessed through a single "real I/O space" window called the ESF Data Register (EDR). ESF space may be implemented as word-wide or byte-wide, at the discretion of the designer.

The write-only ESF Pointer Register (EPR), configurable by the software, points to the EDR. It is loaded by writing to memory location FFFFDH or FFFF, FFFDH, a PROM location. The power-on default location for the EDR is at I/O Address 0700H.

- 1. Set Port 0700H to 8DH to disable NMI.
- Read System Control Port B at 0061H, and test for a change in the state of Bit 4, Refresh Toggle, to synchronize it with the refresh circuitry.



Figure 23. ECR & ESF Block Diagram



Figure 24. Extended Setup Facility Overview

- 3. To unlock the EPR, read EAR0 at 0074H, normally a write-only address.
- 4. Write the new value into the EPR at FFFFDH. This locks the EPR once again.
- 5. Enable NMI if required. Note that the EPR is locked when written, or on the next refresh cycle, whichever occurs first. The value in EPR becomes the new 8-bit address of the EDR. The EDR can reside at any of 256 locations in the 64K I/O space of the CPU from 0400H to FF00H.

To address the ESF I/O space:

- 1. Write 8DH to Port 0070H to disable NMI.
- 2. Write the address value to EAR0 at 0074H. If Expanded ESF is being used, also write the value to EAR1.

3. Issue an I/O Read or Write command to the EDR address.

The selected ESF register is determined by decoding the EAR0 address value.

8.2 ESF ADDRESS MAPS

The lower sixty-four bytes (EAR0 = 00H - 3FH) are reserved for Western Digital functions and features. The upper sixty-four bytes (40H -7FH) can be used by the customer. See Table 8 for details. All functions using ESF must include Bit 7 of EAR0 in the decode. This bit must be zero when addressing only 128 ESF registers. To expand the ESF to 32,768 location, set EAR0 Bit 7 to one and write the second ESF address byte to EAR1.

C

ESF ADDRESS	FUNCTION	R/W	DEVICE
0 - 001FH	Reserved	-	-
20H	Peripheral Configuration	R/W	FE6000
21, 24H	Port A,B Control	R/W	FE6000
2, 25H	Port A,B Address (LSB)	R/W	FE6000
30 - 3FH	Reserved	-	-
40 - 7FH	Customer-specified	-	-
0180H	Memory Configuration	R/W	FE6030
0181H	Memory Size Register	R/W	FE6030
0182H	Bank Enable Register	R/W	FE6030
0183H	Split Address Extension	R/W	FE6030
0184H	Memory Window Bank 0	R/W	FE6030
0185H	Memory Window Bank 1	R/W	FE6030
0186H	Memory Window Bank 2	R/W	FE6030
0187H	Memory Window Bank 3	R/W	FE6030
0188H	CAS Pulse Width	R/W	FE6030
0189H	RAS PreCharge Delay	R/W	FE6030
018AH	RAS Pulse Width	R/W	FE6030
018BH	RAS Access Time	R/W	FE6030
018CH	Enhanced Addressing	R/W	FE6010
018DH	Reserved	-	-
018EH	Reserved	-	-
018FH	System Control Register	R/W	FE6030

Table 8. ESF Registers for an FE6500 System

9.0 THE FE6010 IN 80386 AND 80386SX ENVIRONMENTS

As described before, the FE6010 can be configured to be used in either an 80386-based system or an 80386SXbased system. The differences in usage in these two environments is summarized in this section.

Certain signals, listed below, have been provided with weak internal pull-ups to ease system design:

- <u>PD (31</u>:16)
 DACK
- 20K internal pull-up 20K internal pull-up

When using an 80386-based system, the following points should be noted:

- PD (31:0) connect to the 80386 data lines (31:0)
- PA (31:2) connect to the 80386 address lines
 (31:2)

BE (3:0) connect to the 80386 byte enables (3:0)

When using a 80386SX system, the following items apply:

- PD (15:0) connect to 80386SX (15:0)
- PA (23:2) connect to 80386SX (23:2)
- <u>BE (1:0) connect to the 80386SX byte enables</u> BEH and BEL respectively. <u>BE2 connects to</u> 80386SX Address Line 1. BE3 should be left open on the FE6010.
- The FE6010 BS16 input should be tied to GND.

10.0 TECHNICAL SPECIFICATIONS

10.1 ABSOLUTE MAXIMUM RATINGS

The absolute maximum stress ratings for the FE6010 device are tabulated below. Permanent damage to the device could result from exposing it to conditions exceeding these ratings.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V _{DD} - Vss	0	7	V
Input Voltage	VIABS	V _{SS} - 0.3	V _{DD} + 0.3	V
Bias on Output Pin	VOABS	V _{SS} - 0.3	V _{DD} + 0.3	V
Storage Temperature	TS	-40	125	°C

10.2 NORMAL OPERATING CONDITIONS

Exposing the FE6010 to conditions exceeding the normal operating conditions for extended periods of time can affect the long-term reliability of the device.

PARAMETER	SYMBOL	MIN	MAX	UNITS
Power Supply Voltage	V _{DD}	4.5	5.5	V
Ambient Temperature	TA	0	70	°C
Input Voltage	Vin	-0.3	V _{DD} + 0.3	V
Power Dissipation	PW	-	TBD	mW
Supply Current	IDD	-	TBD	mA

10.3 DC CHARACTERISTICS (UNDER NORMAL OPERATING CONDITIONS)

PARAMETER	SYMBOL	MIN	MAX	UNITS
*Input Capacitance @ fc = 1 MHz	CI		5	pF
*I/O Capacitance	CIO	-	10	pF
Logic High Input Voltage	ViH	2.0	-	v
Logic Low Input Voltage	VIL	-	0.8	V
*Input Leakage	lı.	_	±10	μΑ
*Tri-state Output Leakage	lol	-	±30	μΑ
*I/O Pin Leakage	liol	-	±40	μA
	OUTPUTS BE(3:0), MIO	, DC, WR, ADS		
Source Current @ V _{OH} = 2.4V	Юн	-	-	μΑ
Sink Current @ V _{OH} = 0.4V	loL		24	μA
OUTPUTS	S TC, ARB (3:0), PREEM	PT, ARB/GNT, REF	RESH	
Source Current @ VOH = 2.4V	Юн	-	-	μΑ
Sink Current @ V _{OH} = 0.4V	. Iol	-	24	μΑ
	ALL OTHER OU	TPUTS		
Source Current @ V _{OH} = 2.4V	Юн	-	-	μA
Sink Current @ VOH = 0.4V	lol	-	4	μΑ

NOTE Underlined signals are open collector outputs.

NOTE Signals PA (31:24), BE3, PD(31:16), and DACK have internal pullups of 20K

NOTE When TEST = 0, all outputs and bi-directional signal lines are tristated.

*Pins ARB [3:0], PREEMPT, and NMI are open collector outputs. Source current value does not apply. External pullups are required on these outputs.

10.4 A.C TEST LOADS

OUTPUTS	SYMBOL	MIN	MAX	UNITS
BE(3:0), WR, MIO, DC, ADS*	CL	-	75	pF
PA(31:2), PD(31:0)*	CL	-	120	pF
ARB(3:0), PREEMPT	CL	-	200	pF
TC, ARB/GNT, REFRESH	CL	-	240	pF
ALL OTHER OUTPUTS	CL	-	50	pF

*These signals are tested at 50 pF for the 25 MHz frequency.

NOTE

1.PA(31:2), BE(3:0), PD(31:0), ADS, MIO, DC, WR, ARB(3:0), PREEMPT, and NMI are bi-directional signals.

2.UCHMSTR, A20GTX, and DACK are inputs only at power-up; they are outputs the rest of the time.

 $3.\overline{\text{TC}}$ is a tristate output signal.

4.ARB(3:0), PREEMPT, and NMI are open collector signals and require external pullups.

11.0 TIMING

The following inputs are asynchronous to CLK2: A20GATE, PREEMPT, BURST, EOT, FDDRQ, REFREQ, CHCK, CHRESET, UCHCMD, NMI, INTR, SHUTDOWN, PWRGOOD, and ARB(3:0).

The following outputs are asynchronous to CLK2: ARB/GNT, ARB(3:0), DACK, REFRESH, UCHMSTR, A20GTX, RES386, RES387, RESET, and ENPCHK.

The timings in the following table are in nanoseconds.

PARAMETER	DESCRIPTION	MIN	MAX	NOTE
T1A	PREEMPT on to EOT	0	7.8 µs	
T2A	ARB/GNT high from EOT	30	-	1
T3A	PREEMPT off from ARB/GNT low	0	50	
T4A	BURST on from ARB/GNT low	-	50	_
T5A	ARB/GNT high	300	-	
T6A	Driver turn <u>-on d</u> elay from ARB/GNT high	0	50	-
T7A	Driver turn-off delay from ARB/GNT high	0	50	-
T8A	Driver turn-on delay from higher priority line	0	50	-
T9A	ARB [3:0] <u>stabl</u> e before ARB/GNT low	10	-	_
T10A	Tristate <u>drive</u> rs from ARB/GNT high	-	50	-

1 EOT signifies the End of Transfer on the Channel with CHS [1:0], BURST, and CMD off.

2,3 To be clarified

Table 9. Arbitration Cycles (In ns)



Figure 25. Arbitration Timing

PARAM	DESCRIPTION	16 N MIN	/HZ MAX	20 N MIN	/HZ MAX	25 M MIN	IHZ MAX
T1B	FDDRQ on to PREEMPT on	25	-	20	-	15.6	-
T2B	ARB/GNT high to DACK off	0	-	0	_	0	-
T3B	ARB/GNT high to HOLD on	0	-	0	-	0	-
T4B	ARB/GNT high to HOLD off	0	-	0	-	0	
T5B	HLDA to ARB/GNT low	25	-	20	-	15.6	i —

Table 10. Floppy Request Cycles (In ns)

Figure 26 shows an arbitration timing diagram, and Table 10 tabulates the arbitration cycles in nanoseconds.



Figure 26. Floppy Request Cycle

PARAM	DESCRIPTION	16 N MIN	IHz MAX	20 MIN	MHz MAX	25 MIN	MHz MAX	NOTES
	Operating Frequency	4	16	4	20	4	25	MHz
	CLO	CKS						
T1C	CLK2 Period	31.25	125	25	125	20	125	
T2AC	CLK2 High Time	5	 '	5	-	4	-	@ 2V
T2BC	CLK2 High Time	9	-	8	-	7	-	@ (V _{DD-} 0.8V)
T3AC	CLK2 Low Time	7	-	6	-	4	-	@ 2V
T3BC	CLK2 Low Time	9	_	8	-	7		@0.8V
T4C	CLK Period	62.5	250	50	250	40	250	-
T5C	CLK High Time	20	-	14		17	-	-
T6C	CLK Low Time	15	-	12	-	17	-	-
T7C	CLK2387 Period	31.25	125	25	125	20	125	-
T8C	CLK2387 High Time	9	-	8	-	7	-	-
T9C	CLK2387 Low Time	9	-	8	-	7	-	-
T10C	CLK387 Period	62.5	500	50	500	40	500	-
T11C	CLK387 High Time	20	-	14		17	-	-
T12C	CLK387 Low Time	15	-	12	-	17	-	-



Figure 27. Input Clock Specifications



Figure 28. Input Clock Specifications II

		MA OPERATIO						
PARAM	DESCRIPTION	16 MIN	MHz MAX	20 I MIN	MHz MAX	25 I MIN	MHz MAX	NOTES
	PA (2:31), BE (0:3)							
T1D	Valid	2	38	2	32	2	24	1
T2D	Disable/Enable	2	38	2	32	2	30	1
	MIO, DC, WR, ADS							
T3D	Valid	4	35	4	30	2	24	2
T4D	Disable/Enable	4	35	4	30	4	30	2
	FE6010 REGISTER READ							
T5D	PD(0:31) Valid	2	50	2	40	2	31	1
T6D	PD(0:31) Disable	2	35	2	27	2	22	1
	DMA WRITE CYCLE							
T7D	PD(0:31) Valid	2	50	2	40	2	31	1
T8D	PD(0:31) Disable	2	35	2	27	2	22	1
	HOLD							
T9D	Valid	4	35	4	30	5	24	
T10D	Disable	4	35	4	30	5	24	
	тс							
T11D	Valid	4	25	4	25	4	25	_
T12D	Disable	4	25	4	25	4	25	_
	RDY							
T13D	Setup Time	20	_	11		9	-	-
T14D	Hold Time	3	_	3	_	3	_	_
	HLDA							
T15D	Setup Time	16	_	11	_	25	_	_
T16D	Hold Time	3	_	3	-	3	_	
	PA (2:31), BE (0:3)	ŭ						•••••••••
T17D	Setup Time	16	_	9		22	-	_
T18D	Hold Time	2		2		2	_	
1100	MIO, DC, WR, ADS			2		~		
T19D	Setup Time	16		9	_	22	_	
T20D	Hold Time	2	_	2		22	_	
1200	FE6010 REGISTER WRITE			2		~		
T21D	PD(0:31) Setup Time	20	_	15		30		
T22D	PD(0:31) Hold Time	15		15			-	_
1220	DMA READ CYCLE	15	-	10	-	15	-	-
TOOD						10		
T23D	PD(0:31) Setup Time	7	-	7	-	10		
T24D	PD(0:31) Hold Time	5		5	-	5		-
TOFP	NA, BS16							
T25D	Setup Time	7	-	5	-	10	-	
T26D	Hold Time	3	-	3	-	20	-	
	NMI, INTR*							···
T27D	Setup Time	15	-	10	-	15	-	-
T28D	Hold Time	5	-	5	-	15	-	-

FE6010



Figure 29. FE6010 Output Valid Delay Timing



Figure 31. Bus Tristate Timings



Figure 32. Input Setup and Hold Timings



Advance Information

	80387 HALF-SPEED INTERFACE							
T1H	ADS0 Valid	6	34	6	28	3	24	
T2H	NRDYO Setup Time	20		11	-	9		
ТЗН	NRDY0 Hold Time	4	-	4	-	3	-	-
T4H	NRDYO387 Valid	2	25	2	25	2	19	-
	DEVICE ENABLE TIMINGS							
T1E	CDSETEN, VGAEN, EDRENA Valid from Address	-	20	-	20	-	20	-

1 CL = 120 pF for 16 MHz and 20 MHz; CL = 50 pF for 25 MHz. 2CL = 75 pF for 16 MHz and 20 MHz; CL = 50 pF for 25 MHz. *These inputs can be asynchronous to CLK2.



Figure 34. Device Enable Timings





Figure 36. 132-Pin JEDEC Flat Pack Packaging Diagram



Figure 37. Socket Diagram