FE3031 AT Data Buffer

- ☐ 100 Pin PLCC
- ☐ PC AT* Data Bus Buffers
- Peripheral Data Bus Buffer

- ☐ Memory Data Bus Buffers
- Parity Generator/Checker
- □ 1.25 Micron CMOS Technology

The FE3031 is an IBM* AT data buffer and parity generator/checker in a 100-pin PLCC package that contains all of the data buffers necessary to implement an AT compatible computer. The FE3031 functions as a peripheral data bus buffer, memory data bus buffer, a parity/generator/checker, and PC/AT data bus buffer.

This document describes the pinouts, signals, timing and electrical specifications of the FE3031 AT Data Buffer IC. The FE3031 is part of the FE3600B AT Core Logic chip set for 16 MHz 80286 based AT computers.




Figure 1. FE3600B Chip Set Functional Block Diagram

Additional References

IBM * AT Technical Reference Manual Intel* Microprocessor and Peripheral Handbook

Disclaimer

Western Digital Corporation makes no representation or warranty of any kind with regard to the hardware and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, Western Digital Corporation reserves the right to revise this hardware and associated documentation and to make changes from time to time in the content without obligation of Western Digital Corporation to notify any person of such revisions or changes.

Copyright

Copyright © 1988, 1989 Western Digital Corporation. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Western Digital Corporation, 2445 McCabe Way, Irvine, CA 92714.

Western Digital Corporation reserves the right to make changes or improvements to the equipment, software, hardware, and documentation described herein at any time and without notice.

Western Digital is a registered trademark of Western Digital Corporation.

(*) IBM and AT are registered trademarks of International Business Machines Corporation. Intel is a registered trademark of Intel Corporation

Table of Contents

1.0	Signal Descriptions
2.0	Absolute Maximum Ratings
3.0	DC Characteristics
4.0	AC Characteristics
5.0	PC/AT Data Bus Cycles
6.0	CPU Cycles
7.0	DMA Cycles
8.0	Bus Master Cycles
	List of Illustrations
1	FE3600B Chip Set Functional Block Diagram
2	FE3031 Functional Block Diagram
3	FE3031 Pin Assignment and Locations
4	100-Pin PLCC Packaging Diagram
5	PC/AT Data Bus Architecture
	List of Tables
1	FE3031 Signal Descriptions
2	AC Characteristics




Figure 2. FE3031 Functional Block Diagram




Figure 3. FE3031 Pin Assignments & Locations

WESTERN DIGITAL FE3031

1.0 SIGNAL DESCRIPTIONS

PIN#	SIGNAL	TYPE	DESCRIPTION
1-4	D(0:15)	I/O	80286 Local Data Bus
6-9			
11-14			
16-19			
5,15	Vss		Ground
26,36			
60,65			
74,83			
94			
10,21	V_{DD}		+5V V _{DD}
31,41			
70,78			
89,99			
20	POLO	0	Low byte parity bit to the DRAMs
22-25	DATA (0:15)	I/O	PC/AT Data Bus
27-30			
32-35			
37-40			
42	DTR	I	Data direction for DATA buffers
43	DEN0	I	Low byte data enable to
			DATA buffers
44	DEN1	I	High byte data enable to
			DATA buffers
45	ADR0	I	Address bit 0 for MDATA
			buffers and byte swap
46	SCYCLE	I	Latch low byte during
			byte swap read
47	SDEN	I	Byte swap data buffer enable
48	SDTR	I	Byte swap data direction
			to swap buffer
49	ACK	I	DMA Acknowledge signal
			to the PC/AT bus
50	SELDATA	I	EDATA bus enable
51	ĪNTA	I	Interrupt acknowledge
52	ABHE	I	High byte enable for MDATA bus
53	BUFDIS	I	Disable Buffers when low
54	DLE	I	Latch MDATA bus during a read
55	PLO	I	Low byte parity bit from DRAMs
56	PHI	I	High byte parity bit from DRAMs
57	ONBRD16	I	ONBRD indicates a local
			DRAM operation

Table 1. FE3031 Signal Descriptions

PIN	SIGNAL	TYPE	DESCRIPTION
58	LOWMEG	I	LOWMEG indicates access
			of low MB of memory
59	MASTER	I	Master on PC bus has control
			of the bus
61-64	EDATA (0:7)	I/O	Peripheral Data Bus for FE3001,
66-69			FE3010B, RTC
			and Keyboard controller
71	SMEMR	0	Low 1 MB Memory Read to PC bus
72	SMEMW	0	Low 1 MB Memory Write to PC bus
73	MEMR	I/O	Memory read to/from AT bus
75	MEMW	I/O	Memory read to/from AT bus
76	YMEMR	I/O	Memory read to/from FE3001
77	YMEMW	I/O	Memory write to/from FE3001
79	PERROR	0	RAM parity error
80-82	MDATA (0:15)	I/O	Memory Data bus
84-88			
90-93			
95-98			
100	РОНІ	0	High byte parity bit to the DRAMs

Table 1. FE3031 Signal Descriptions (Cont.)

ABSOLUTE MAXIMUM RATINGS 2.0

Ambient Temperature (operating) =

 0° to $+70^{\circ}$ C

Storage Temperature =

- 40° to +125°C

Voltage on any pin to ground =

+7 V

Power Dissipation =

400 mW

3.0 DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN	MAX	UNIT	TEST CONDITION
$V_{\rm IL}$	Input LOW Voltage		0.8	V	· .
$V_{ m IH}$	Input HIGH Voltage	2.0		V	·
IoL	LOW V Output Current ¹		4	mA	$V_{OL} = 0.4 \text{ V}$
Юн	HIGH V Output Current ¹		-4	mA	$V_{OH} = 2.4 \text{ V}$
IoL	LOW V Output Current ²		6.4	mA	$V_{OL} = 0.4 \text{ V}$
Іон	HIGH V Output Current ²		-6.4	mA	$V_{OH} = 2.4 \text{ V}$
V_{DD}	Supply Voltage	4.75	5.25	V	

Notes:

1. Output currents are for D(0:15), EDATA(0:7), YMEMR, YMEMW, PERROR

2. Output currents are for DATA(0:15),

MDATA(0:15),

MEMR, MEMW, SMEMR, SMEMW,

POLO, PHI

4.0 AC CHARACTERISTICS

SIGNAL PATH		PROP DLY (MAX) ₁	UNIT	NOTES
D(0:7) from DATA (0:	7)	22	ns	
MDATA (0:7)	20	ns	
ADR0		30	ns	
BUFDIS		30	ns	
ONBRDI	5	30	ns	1
YMEMR		30	ns	
DEN0		30	ns	
DATA (8:	15)	40	ns	
EDATA ():7)	40	ns	
D(8:15) from DATA (8:	15)	22	ns	
MDATA (8:15)	20	ns	
ABHE		30	ns	
BUFDIS		30	ns	
ONBRD1	5	·30	ns	1
YMEMR	}	30	ns	
DEN1		30	ns	
DATA (0:	7)	40	ns	
EDATA ():7)	40	ns	
DATA (0:7) from D(0:7)		22	ns	
D(8:15)		40	ns	
DATA(8:	(5)	22	ns	
EDATA(0	:7)	22	ns	1, 2
SDEN		30	ns	
DEN0		30	ns	
INTA		30	ns	
SELDATA	Ĭ .	30	ns	
DATA (8:15) from D (8:15)	1	22	ns	
DATA (0:	7)	22	ns	1, 2
DEN1		30	ns	
EDATA (0:7) from DATA(0:7)	36	ns	
D(0:7)		36	ns	
D (8:15)		36	ns	1
INTA		40	ns	
SELDATA	Ā	40	ns	
YMEMW from MEMW		33	ns	1
MASTER		40	ns	
YMEMR from MEMR		33	ns	1
MASTER		40	ns	

Table 2. AC Characteristics

Notes: 1. Prop delays are for 75pf load. 2. Add 8 ns for 200pf load.

SIGNAL PATH	PROP DLY (MAX) 1	UNIT	NOTES
MEMW from YMEMW	20	ns	
MASTER	30	ns	1
ONBRD16	30	ns	
MEMR from YMEMW	20	ns	
MASTER	30	ns	1
ONBRD16	30	ns	
SMEMW from YMEMW	20	ns	
MASTER	30	ns	1
ONBRD16	30	ns	
SMEMR from YMEMW	20	ns	
MASTER	30	ns	1
ONBRD16	30	ns	
PERROR from MDATA(0:15)	40	ns	,
PLO	40	ns	
PHI	40	ns	1
ADR0	40	ns	
ABHE	40	ns	
POLO from D(0:7)	35	ns	1
POHI from D(8:15)	35	ns	1
MDATA (0:7) from D (0:7)	18	ns	
ADR0	30	ns	
ONBRD16	30	ns	1
YMEMR	30	ns	
DLE	30	ns	
MDATA (8:15) from D (8:15)	18	ns	,
ABHE	30	ns	
ONBRD16	30	ns	1
YMEMR	30	ns	
DLE	30	ns	

Table 2. AC Characteristics (Cont.)

Notes: 1. Prop delays are for 75pf load. 2. Add 8 ns for 200pf load.




Figure 4. 100-Pin PLCC Packaging Diagram

5.0 PC/AT DATA BUS CYCLES

This description of the data bus cycles of the FE3600B PC AT expansion bus includes CPU, DMA, and MASTER cycles. The data portion of the PC AT expansion bus is a 16-bit wide bus divided into two bytes. In general, the low byte (DATA[0:7]) is accessed during cycles in which the address is even. The high byte (DATA[8:15]) is accessed when the address is odd. During 16-bit operations, both low and high bytes are accessed. There are several combinations of byte wide, word wide, even and odd addressing. Each of these combinations present a unique pattern of bus buffer enables and directions. These data buffer control states are described in this document.

NOTES:

* Eight bit devices on the PC AT bus are always on the low byte (DATA[0:7]) of the expansion bus regardless of address. Sixteen bit devices use ADRO and EBHE to distinguish between high and low byte transfers.

- * In previous designs, the data buffers on the PC AT were inactive during DMA. This was due to the on-board DRAM being on the system bus. Now that the DRAM is on the 286 local bus the data buffers must be enabled and directed during DMA operations.
- * A block diagram of the data bus hardware on the PC AT board is shown in Figure 4. It represents the equivalent 74LSXXX circuitry for the data buffers contained on the board. Signals used in this document are discussed in Table 3.




Figure 5. PC/AT Data Bus Architecture

8

'646				
EN DENO	DIR DTR	CBA SCYCLE	SBA ADRO	OPERATION
X	X	٨	X	LATCH B DATA
0	0	X	0	A <b (real="" td="" time)<="">
0	0	X	1	A <b (latched="" data)<="" td="">
0	1	X	X	A>B (REAL TIME)
1	X	X	X	BUFFERS DISABLED

	'245	
DIR	OPERATION	
0	A < B	
1	A> B	

COMMAND SIGNALS	DEFINITIONS	
S0, S1	BUS CYCLE STATUS FROM 286	
MEMR	SYSTEM MEMORY READ	
MEMW	SYSTEM MEMORY WRITE	
ĪOR	SYSTEM I/O READ	
ĪOW	SYSTEM I/O WRITE	
NPCS	NUMERIC PROCESSOR CHIP SELECT	
A0	ADDRESS BIT 0 FROM 286	
BHE	BUS HIGH ENABLE FROM 286	
HLDA	HOLD ACKNOWLEDGE FROM 286	
HLDA1	DMA HOLD ACKNOWLEDGE FROM	
	DMA CONTROLLER	
PROMSL	BIOS DECODE FROM MEMORY/IO DECODER	
ONBRD	ON BOARD DRAM OR I/O DECODE	
IOCS16	16-BIT I/O DEVICE DECODE FROM	
	EXPANSION BUS	
MEMCS16	16-BIT MEMORY DEVICE DECODE FROM	
	EXPANSION BUS	
MASTER	BUS CONTROL SIGNAL FROM BUS MASTER	
CONTROL SIGNALS	DEFINITIONS	
DTR	DATA TRANSMIT/RECEIVE	
DEN0	LOW BYTE DATA ENABLE	
DEN1	HIGH BYTE DATA ENABLE	
SDEN	BYTE SWAP BUFFER ENABLE	
SCYCLE	LOW BYTE DATA LATCH	
SDTR	BYTE SWAP BUFFER TRANSMIT/RECEIVE	
ADR0	SYSTEM ADDRESS BIT 0	

Table 3. Signal Definitions

6.0 CPU CYCLES

The following cycles represent data cycles under CPU control for all devices excluding the on board DRAM and the 80287 Math Coprocessor. Since the 80287 and on-board DRAM are on the local bus, the data bus drivers for the expansion bus will be disabled. This is accomplished by setting $\overline{DEN0}$, $\overline{DEN1}$ and $\overline{SDEN} = 1$ when $\overline{ONBRD} + /MNIO = 0$ or $\overline{NPCS} = 0$. Note that on-board I/O is indicated by $\overline{ONBRD} + MNIO = 0$. On-board I/O devices are on the system bus.

The following cycles are described in this section.

6.1 16-bit transfer, read from 16-bit device

6.2 16-bit transfer, write to 16-bit device

6.3 16-bit transfer, read from 8-bit device

6.4 16-bit transfer, write to 8-bit device

6.5 8-bit transfer, low byte read from 8 or

16-bit device

6.6 8-bit transfer, low byte write to 8 or 16-bit device

8-bit transfer, high byte read from 8-bit device


6.8 8-bit transfer, high byte write to 8-bit device6.9 8-bit transfer, high byte read from 16-bit device

6.10 8-bit transfer, high byte write to 16-bit device

For all CPU cycles HLDA=0 and INTA- =1. In the following tables, $\overline{CS16}$ indicates that there is a 16-bit device on the expansion bus. The boolean equation for $\overline{CS16}$ is:

 $\frac{\text{CS16} = \overline{\text{PROMCS}} * (\overline{\text{IOCS16}} + \overline{\text{MNIO}}) *}{(\overline{\text{MEMCS16}} + /\overline{\text{MNIO}})}$


6.1 16-BIT READ FROM 16-BIT DEVICE



INPUT SIGNALS	STATE	
S1	0	
S0	1	
A0	0	
BHE	0	
CS16	0	

CONTROL SIGNALS	STATE
DTR	0
DEN0	0
DEN1	0
SDEN	1
SCYCLE	X
SDTR	X
ADRO	0


6.2 16-BIT WRITE TO 16-BIT DEVICE



INPUT		
SIGNALS	STATE	
S1	1	
S0	0	
A0	0	
BHE	0	
CS16	0	

CONTROL SIGNALS	STATE	
DTR	1	
DEN0	0	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	
ADRO	0	


6.3 16-BIT READ FROM 8-BIT DEVICE



STATE	
0	
1	
0	
0	
1	
	STATE 0 1 0 0 1 1 1 1 1 1 1 1 1

CONTROL SIGNALS	STATE	
DTR	X	
DEN0	X	
DEN1	X	
SDEN	1	
SCYCLE	^	
SDTR	X	
ADR0	0	

* Second cycle - Enable latched low byte to 286 low byte and enable bus low byte to 286 high byte.



* SCYCLE	must	not	change	from	low	to	high	during
the cycle.								

INPUT SIGNALS	STATE	
S1	0	
S0	1	
A0	0	
BHE	0	
CS16	1	•

CONTROL SIGNALS	STATE
DTR	0
DEN0	0
DEN1	0
SDEN	0
SCYCLE	X*
SDTR	1
ADRO	1

6.4 16-BIT WRITE TO 8-BIT DEVICE

INPUT SIGNALS	STATE	
S1	1	
S0	0	
A0	0	
BHE	0	
CS16	1	


□ FIRST CYCLE

- 8-bit, low byte write to 8-bit device or 16-bit device
- ADR0 is driven low during this cycle
- EBHE is driven high during this cycle

□ SECOND CYCLE

- 8-bit, high byte write to 8-bit device
- ADR0 is driven high during this cycle
- EBHE is driven low during this cycle


6.5 8-BIT, LOW BYTE READ FROM 8-BIT DEVICE OR 16-BIT DEVICE



INPUT SIGNALS	STATE	
S 1	0	
S0	1	
A0	0	
BHE	1	
CS16	X	

CONTROL SIGNALS	STATE
DTR	0
DEN0	0
DEN1	1
SDEN	1
SCYCLE	X
SDTR	X
ADR0	0


6.6 8-BIT, LOW BYTE WRITE TO 8-BIT DEVICE OR 16-BIT DEVICE



INPUT		
SIGNALS	STATE	
S1	1	
A0	0	
BHE	1	
CS16	X	

CONTROL SIGNALS	STATE	
DTR	1	
DEN1	1	
SDEN	1	
SCYCLE	X	
SDTR	X	
ADR0	0	


6.7 8-BIT, HIGH BYTE READ FROM 8-BIT DEVICE



INPUT SIGNALS	STATE	
S 1	0	
S0	1	
A0	1	
BHE	0	
CS16	1	

CONTROL SIGNALS	STATE	
DTR	0	
DEN0	1	
DEN1	0	
SDEN	0	
SCYCLE	X	
SDTR	1	
ADR0	1	


6.8 8-BIT, HIGH BYTE WRITE TO 8-BIT DEVICE



INPUT SIGNALS	STATE	
S1	1	-
S0	0	
A0	1	
BHE	0	
CS16	1	

CONTROL SIGNALS	STATE	
DTR	1	
DEN0	1	
DEN1	0	
SDEN	0	
SCYCLE	X	
SDTR	0	
ADR0	1	


6.9 8-BIT, HIGH BYTE READ FROM 16-BIT DEVICE



INPUT SIGNALS	STATE	- A-96-
S1	0	
S 0	1	
A0	1	
BHE	0	
CS16	0	

CONTROL SIGNALS	STATE	
DTR	0	
DEN0	1	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	
ADR0	1	

6.10 8-BIT, HIGH BYTE WRITE TO 16-BIT DEVICE



INPUT SIGNALS	STATE	
S1	1	
S0	0	
A0	1	
BHE	0	
CS16	0	

CONTROL SIGNALS	STATE	
DTR	1	
DEN0	1	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	
ADR0	1	

7.0 DMA CYCLES

The following cycles represent data cycles under DMA control for all devices. DMA may be for on board DRAM (ONBRD =0) or system memory (ONBRD =1). Note that ONBRD decode for on-board I/O will be disabled during DMA.


The following DMA cycles are described in this section.

- $\Box \quad \text{For on board DRAM } (\overline{\text{ONBRD}} = 0)$
- 7.1 8-bit DMA from even memory address to 8-bit I/O device.
- 7.2 8-bit DMA to even memory address from 8-bit I/O device.
- 7.3 8-bit DMA from odd memory address to 8-bit I/O device.

- 7.4 8-bit DMA to odd memory address from 8-bit I/O device.
- 7.5 16-bit DMA from memory to 16-bit I/O.
- 7.6 16-bit DMA to memory from 16-bit I/O.
- \Box For system memory ($\overline{ONBRD} = 1$)
- 7.7 8-bit DMA from 16-bit memory, odd address to 8-bit I/O device.
- 7.8 8-bit DMA to 16-bit memory, odd address from 8-bit I/O device.
- For all other DMA cycles the data buffers are disabled.
- 7.9 All other DMA cycles.

 $\begin{array}{c|cccc} \hline For & all & DMA & cycles & HLDA=1, & HLDA1=1 & and \\ \hline \hline MASTER = 1. & & & \end{array}$


7.1 8-BIT DMA TRANSFER FROM EVEN MEMORY ADDRESS TO 8-BIT I/O DEVICE



INPUT SIGNALS	STATE
DMAMR	0
MEMW	1
ĪOR	1
ĪŌW	0
ADR0	0
EBHE	1

CONTROL SIGNALS	STATE	
DTR	1	
DEN0	0	
DEN1	1	
SDEN	1	
SCYCLE	X	
SDTR	X	


7.2 8-BIT DMA TRANSFER TO EVEN MEMORY ADDRESS FROM 8-BIT I/O DEVICE



INPUT SIGNALS	STATE	
DMAMR	1	
MEMW	0	
ĪOR	0	
ĪŌW	1	
ADR0	0	
EBHE	1	

CONTROL SIGNALS	STATE	
DTR	0	
DEN0	0	
DEN1	1	
SDEN	1	
SCYCLE	X	
SDTR	X	


7.3 8-BIT DMA TRANSFER FROM ODD MEMORY ADDRESS TO 8-BIT I/O DEVICE



INPUT SIGNALS	STATE	
DMAMR	0	
MEMW	1	
ĪŌR	1	
ĪŌW	0	
ADR0	1 '	
EBHE	0	
	1	

STATE	
1	
1	
0	
0	
X	
0	
	STATE 1 1 0 0 X 0


7.4 8-BIT DMA TRANSFER TO ODD MEMORY ADDRESS FROM 8-BIT I/O DEVICE



INPUT SIGNALS	STATE	
DMAMR	1	
MEMW	0	
ĪOR	0	
ĪŌW	1	
ADR0	1	
EBHE	0	

CONTROL SIGNALS	STATE	
DTR	0	
DEN0	1	
DEN1	0	
SDEN	0	
SCYCLE	X	
SDTR	1	


7.5 16-BIT DMA TRANSFER FROM MEMORY TO 16-BIT I/O



INPUT SIGNALS	STATE
DMAMR	0
MEMW	1
ĪŌR	1
ĪŌW	0
ADR0	0
EBHE	0

CONTROL		
SIGNALS	STATE	
DTR	1	
DEN0	0	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	


7.6 16-BIT DMA TRANSFER TO MEMORY FROM 16-BIT I/O



INPUT SIGNALS	STATE	
DMAMR	1	
MEMW	0	
ĪŌR	0	
ĪŌW	1	
ADR0	0	
EBHE	0	_

CONTROL SIGNALS	STATE	
DTR	0	-
DEN0	0	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	


7.7 8-BIT DMA FROM 16-BIT MEMORY, ODD ADDRESS TO 8-BIT I/O DEVICE.



INPUT SIGNALS	STATE
DMAMR	0
MEMW	1
ĪŌŔ	1
ĪŌW	0
ADR0	1
EBHE	0
MEMCS16 *	
PROMSL	0

CONTROL SIGNALS	STATE	
DTR	X	
DEN0	1	
DEN1	1	
SDEN	0	
SCYCLE	X	
SDTR	0	


7.8 8-BIT DMA TO 16-BIT MEMORY, ODD ADDRESS FROM 8-BIT I/O DEVICE



1	
0	
0	
1	
1	
0	
0	
	0 0 1 1 0

CONTROL SIGNALS	STATE	
DTR	X	
DEN0	1	
DEN1	1	
SDEN	0	
SCYCLE	X	
SDTR	1	

7.9 ALL OTHER DMA CYCLES (DATA BUFFERS DISABLED)



INPUT SIGNALS	STATE
DMAMR-	
MEMW-	
IOR-	
IOW-	
ADR0	
EBHE-	0

CONTROL SIGNALS	STATE	
DTR	X	
DEN0-	1	
DEN1-	1	
SDEN-	1	
SCYCLE	X	
SDTR	. X	

8.0 BUS MASTER CYCLES

The following cycles represent data cycles under the control of a bus master other than the 80286 or DMA controller. This condition is indicated by hold acknowledge active (HLDA=1) and bus master asserted (MASTER = 0). It is assumed that the bus master is always a 16-bit device. On-board DRAM and on-board I/O are distinguished by the memory or I/O read/write commands.


For on-board DRAM

- 8.1 8-bit transfer low byte read from memory
- 8.2 8-bit transfer low byte write to memory
- 8.3 8-bit transfer high byte read from memory
- 8.4 8-bit transfer high byte write to memory
- 8.5 16-bit transfer read from memory
- 8.6 16-bit transfer write to memory

☐ For system memory and I/O

- 8.7 8-bit transfer high byte read from 8-bit system memory or I/O
- 8.8 8-bit transfer high byte write to 8-bit system memory or I/O


8.1 8- BIT LOW BYTE READ FROM MEMORY



INPUT		
SIGNALS	STATE	
MEMR	0	
MEMW	1	
ADR0	0	
EBHE	1	
CS16	1	

CONTROL SIGNALS	STATE	
DTR	1	
DEN0	0	
DEN1	1	
SDEN	1	
SCYCLE	X	
SDTR	X	


8.2 8-BIT LOW BYTE WRITE TO MEMORY



INPUT SIGNALS	STATE	
MEMR	1	,
MEMW	0	
ADR0	. 0	
EBHE	1	
CS16	1	

CONTROL SIGNALS	STATE	,
DTR	0	
DEN0	0	
DEN1	1	
SDEN	1	
SCYCLE	X	
SDTR	X	
	1	


8.3 8-BIT HIGH BYTE READ FROM MEMORY



INPUT SIGNALS	STATE	
MEMR	0	
MEMW	1	
ADR0	1	
EBHE	0	
CS16	1	

CONTROL SIGNALS	STATE	
DTR	1	5
DEN0	1	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	


8.4 8-BIT HIGH BYTE WRITE TO MEMORY



INPUT SIGNALS	STATE	
MEMR	1	
MEMW	0	
ADR0	1	
EBHE	0	
CS16	1	

CONTROL SIGNALS	STATE	
DTR	0	
DEN0	1	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	


8.5 16-BIT READ FROM MEMORY



STATE
0
1
0
0
1
_

CONTROL SIGNALS	STATE	
DTR	1	
DEN0	0	
DEN1	0	
SDEN	1	ν
SCYCLE	X	
SDTR	X	


8.6 16-BIT WRITE TO MEMORY



INPUT	
SIGNALS	STATE
MEMR	1
MEMW	0
ADR0	O
EBHÉ	0
CS16	1

CONTROL SIGNALS	STATE	
DTR	0	
DEN0	0	
DEN0	0	
DEN1	0	
SDEN	1	
SCYCLE	X	
SDTR	X	


8.7 8-BIT HIGH BYTE READ FROM 8-BIT DEVICE



INPUT		
SIGNALS	STATE	
MEMR * IOR	0	
MEMW * IOW	1	
ADR0	1	
EBHE	0	
CS16	1	
1		

CONTROL SIGNALS	STATE	
DTR	X	
DEN0	1	
DEN1	1	
SDEN	0	
SCYCLE	X	
SDTR	1	

8.8 8-BIT HIGH BYTE WRITE TO 8-BIT DEVICE



INPUT		
SIGNALS	STATE	
MEMR * IOR	1	
MEMW * IOW	0	
ADR0	1	
EBHE	0	
CS16	1	

CONTROL SIGNALS	STATE	
DTR	X	
DEN0	1	
DEN1	1	
SDEN	0	
SCYCLE	X	
SDTR	0	

