
# MOS Memory Data Book

1986

Commercial and Military Specifications



### BRAD WARWICK



## MOS Memory Data Book

Commercial and Military Specifications



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products, including SNJ and SMJ devices, to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor device might be or are used.

Specifications contained in this data book supersede all data for these products published by TI in the United States before November 1985.

Copyright © 1985, Texas Instruments Incorporated

#### INTRODUCTION

The 1986 MOS Memory Data Book from Texas Instruments includes complete detailed specifications on the expanding MOS Memory product line including Dynamic Random-Access Memories (DRAMs), Single-In-Line Package DRAM Memory Modules (SIPs), Eraseable Programmable Read-Only Memories (EPROMs), MOS one-time Programmable Read-Only Memories (PROMs), and Read-Only Memories (ROMs) for the United States market. Also provided are military specifications for the DRAM product line. This is TI's first MOS Memory data book to include specifications for complementary MOS (CMOS) memory devices (which now span all MOS Memory product lines). Surface-mount packaging is now available on all 64K, 256K and 1 MEG DRAMs and CMOS ROMs. Another packaging option for DRAMs is the SIP which can increase memory density by over 3.5 times that of dual-in-line packages.

This data book is divided into 12 sections. Section 1, General Information, includes the table of contents, an alphanumeric index for quickly finding device numbers, plus a device selection guide and a product reference guide for quick overview of the broad TI MOS Memory product line. Page numbers are included on the product reference guide for easy access to the detailed specifications. In Section 2, the Interchangeability Guide lists alternate vendor part numbering examples in addition to alternate sources to TI devices (based on published data). Product specifications for 71 devices can be found in Sections 4 through 8.

Recently published design considerations, product applications, and technical articles can be found in Section 9. Also included is a section (Section 12) on guidelines for handling ESD sensitive devices, since all MOS Memory devices are ESD sensitive.


The data sheets within each section are in alphanumeric order; Product Preview information is included at the end of the section. Data Sheets listed with a "TMX" prefix and Product Preview disclaimer include target specifications for products that are currently under development at TI. The inclusion of these specifications does not imply that these products are or will be in production, or will meet these parameters.

Additional and/or updated information on these products is available from:

Texas Instruments Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066

For ordering information or further assistance, please contact your nearest Texas Instruments Sales Office or authorized distributor as listed in the back of this book.

· · · · · · · · · 



1

#### CONTENTS

GENERAL INFORMATI	ON		
Alphanumeric Ind	ex to Data Sheets .		1-7
Reference and Se	election Guides		1-8
DRAMs, EPI	ROMs, ROMs, PROM	As Reference Guide	1-8
Dynamic RA	M Module Reference	e Guide	1-9
DRAM Selec	tion Guide		1-10
Dynamic RA	M Module Selection	n Guide	1-11
EPROM Sele	ction Guide		1-13
PROM Selec	tion Guide		1-14
ROM Select	ion Guide	· · · · · · · · · · · · · · · · · · ·	1-15
INTERCHANGEABILITY		······································	~ ~
		nbering (Examples)	
		• • • • • • • • • • • • • • • • • • • •	
•		•••••••••••••••••••••••••••••••••••••••	
		· · · · · · · · · · · · · · · · · · ·	
ROMs	••••••••••••••		2-12
GLOSSARY/TIMING C	ONVENTIONS/DAT/	A SHEET STRUCTURE	
Part I – Genera	I Concepts and Typ	bes of Memories	3-3
		Characteristics (Including Letter Symbols)	
		ions	
		e	
DYNAMIC RAMs			·
TMS4116	16,384-bit	(16K × 1)	
TMS4161	65,536-bit	(64K × 1) Multiport Video RAM	
TMS4164	65,536-bit	(64K × 1)	
TMS41128B	131,072-bit	(128K × 1)	
TMS4256	262,144-bit	(256K × 1) Page Mode	
TMS4257	262,144-bit	(256K × 1) Nibble Mode	
TMS4416	65,536-bit	(16K × 4)	
TMS4464	262,144-bit	(64K × 4)	
TMX4461	262,144-bit	(64K × 4) Multiport Video RAM	
TMX44C256	1,048,576-bit	(256K × 4)	
TMX44C257	1,048,576-bit	(256K × 4)	
TMX44C259	1,048,576-bit	(256K × 4)	
TMX4C1024	1,048,576-bit	(1024K × 1)	
TMX4C1025	1,048,576-bit	(1024K × 1)	
TMX4C1026	1,048,576-bit	(1024K × 1)	
TMX4C1027	1,048,576-bit	(1024K × 1)	
TMX4C1029	1,048,576-bit	(1024K × 1)	4-139
DYNAMIC RAM MODI	JLES		
TM4161EP5	327,680-bit	(64K×5) Multiport Video RAM	5-3
TM4161EV4	262,144-bit	(64K × 4) Multiport Video RAM	
TM4161GW4	262,144-bit	(64K × 4) Multiport Video RAM	
TM4161GY4	262,144-bit	(64K×4) Multiport Video RAM	
TM4164EC4	262,144-bit	(64K×4)	
TM4164EL9	589,824-bit	(64K × 9)	
TM4164FM9	589,824-bit	(64K × 9)	
TM4164EQ5	327,680-bit	(64K × 5)	
TM4164FL8	524,288-bit	(64K × 8)	
TM4164FM8	524,288-bit	(64K × 8)	
	02 1,200 010		

General Information

1

#### CONTENTS (CONTINUED)

	TM4256EC4	1,048,576-bit	(256K × 4)	5-113
	TM4257EC4	1,048,576-bit	(256K × 4)	5-113
	TM4256EL9	2,359,296-bit	` (256K × 9)	5-137
	TM4256GU9	2,359,296-bit	(256K × 9)	5-137
	TM4257EL9	2,359,296-bit	(256K × 9)	5-137
	TM4257GU9	2,359,296-bit	(256K × 9)	5-137
	TM4256EQ5	1,310,720-bit	(256K × 5)	5-157
	TM4257EQ5	1,310,720-bit	(256K × 5)	5-157
	TM4256FC1	1,048,576-bit	(1024K × 1)	5-181
	TM4257FC1	1,048,576-bit	(1024K × 1)	5-181
	TM4256FL8	2,097,152-bit	(256K × 8)	5-205
	TM4256GU8	2,097,152-bit	(256K × 8)	5-205
	TM4257FL8	2,097,152-bit	(256K × 8)	5-205
	TM4257GU8	2,097,152-bit	(256K × 8)	5-205
	TM4256GP8	2,097,152-bit	(256K × 8)	5-225
	TM4256GV8	2,097,152-bit	(256K × 8)	5-225
	TM4256GP9	2,359,296-bit	(256K × 9)	5-229
	TM4256GV9	2,359,296-bit	(256K × 9)	5-229
	TM4256HE4	2,097,152-bit	(512K × 4)	5-233
	TM4416KU8	131,072-bit	(16K × 8)	5-237
	TM4464LU8	524,288-bit	(64K × 8)	5-247
EPR	OMs/PROMs			
	TMS2732A	32,768-bit	(4K × 8)	6-3
	TMS2764	65,536-bit	(8K × 8)	
			Memory Enhanced Performance EPROMs - PEP4	
	TMS27C64	65,536-bit	(8K × 8)	
	TMS27C128	131,072-bit	(16K × 8)	
	TMS27C256	262,144-bit	(32K × 8)	6-37
	TMX27C512	524,288-bit	(64K × 8)	6-45
	TMS27P32A	32,768-bit	(4K × 8)	6-47
	TMS27P64	65,536-bit	(8K × 8)	
	TMX27PC128	131,072-bit	(16K × 8)	
	TMX27PC256	262,144-bit	(32K × 8)	6-63
RON	1.			
nun	TMS2332	32,768-bit	(4K × 8)	7 2
	TMS2364	65,536-bit	(4K × 8)	
	TMS4732	32,768-bit	(4K × 8)	
	TMS4764	65,536-bit	(4K × 8)	
	TMS47128	131,072-bit	(0K × 8)	
	TMS47256	262,144-bit	(10K × 8)	
	TMS47C256	262,144-bit	(32K × 8)	
	TMS47C512	524.288-bit	(64K × 8)	
	TMS47C1024	1,048,576-bit	(128K × 8)	
		1,040,570-bit	(120K × 0)	7-51
MIL	TARY PRODUCTS			
	SMJ4161	65,536-bit	(64K × 1) Multiport Video RAM	-
	SMJ4164	65,536-bit	(64K × 1)	
	SMJ4256	262,144-bit	(256K × 1)	÷ · ·
	SMJ4416	65,536-bit	(16K × 4)	8-63

1

#### CONTENTS (CONCLUDED)

Design Considerations9-3TMS4164A and TMS4416 Input Diode Protection9-5TMS4164 and TMS4416 Interlock Clock9-9Introduction to Surface Mounting9-1364K-256K Plastic-Leaded Chip Carrier Compatibility9-23High-Performance Memory Access with the TMS41619-27Dual-Port Memory with High-Speed Serial Access9-31Topological Structure of the TMS4161 Multiport Video RAM9-39An Introduction to the TMS4256 and TMS42579-45TMS4266/TMS4257 Topology9-55TMS4464 Topology9-69Product Applications9-71TTL Drivers for the TMS416-159-73TM4164EC4 Provides High-Density Memory Array9-79Article Reprints9-87Joining Text and Graphics Enhances Video Performance9-89A 256K DRAM Organized for Applications Solutions9-97LOGIC SYMBOLSExplanation of IEEE/IEC Logic Symbols for Memories10-3ESD GUIDELINES12-3	APPLICATIONS INFORMATION	
TMS4164 and TMS4416 Interlock Clock9-9Introduction to Surface Mounting9-1364K-256K Plastic-Leaded Chip Carrier Compatibility9-23High-Performance Memory Access with the TMS41619-27Dual-Port Memory with High-Speed Serial Access9-31Topological Structure of the TMS4161 Multiport Video RAM9-39An Introduction to the TMS4256 and TMS42579-45TMS4464 Topology9-55TMS4464 Topology9-61Latchup Immunity of the HVCMOS EPROM Family9-69Product Applications9-71TTL Drivers for the TMS4416-159-73TM4164EC4 Provides High-Density Memory Array9-79Article Reprints9-87Joining Text and Graphics Enhances Video Performance9-89A 256K DRAM Organized for Applications Solutions9-97LOGIC SYMBOLS10-3Explanation of IEEE/IEC Logic Symbols for Memories10-3MECHANICAL DATA11-3	Design Considerations	9-3
Introduction to Surface Mounting9-1364K-256K Plastic-Leaded Chip Carrier Compatibility9-23High-Performance Memory Access with the TMS41619-27Dual-Port Memory with High-Speed Serial Access9-31Topological Structure of the TMS4161 Multiport Video RAM9-39An Introduction to the TMS4256 and TMS42579-45TMS4256/TMS4257 Topology9-55TMS4464 Topology9-61Latchup Immunity of the HVCMOS EPROM Family9-69Product Applications9-71TTL Drivers for the TMS4416-159-73TM4164EC4 Provides High-Density Memory Array9-79Article Reprints9-89A 256K DRAM Organized for Applications Solutions9-97LOGIC SYMBOLS10-3Explanation of IEEE/IEC Logic Symbols for Memories10-3MECHANICAL DATA11-3	TMS4164A and TMS4416 Input Diode Protection	9-5
64K-256K Plastic-Leaded Chip Carrier Compatibility       9-23         High-Performance Memory Access with the TMS4161       9-27         Dual-Port Memory with High-Speed Serial Access       9-31         Topological Structure of the TMS4161 Multiport Video RAM       9-39         An Introduction to the TMS4256 and TMS4257       9-45         TMS4256/TMS4257 Topology       9-55         TMS4256/TMS4257 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	TMS4164 and TMS4416 Interlock Clock	9-9
High-Performance Memory Access with the TMS4161       9-27         Dual-Port Memory with High-Speed Serial Access       9-31         Topological Structure of the TMS4161 Multiport Video RAM       9-39         An Introduction to the TMS4256 and TMS4257       9-45         TMS4256/TMS4257 Topology       9-55         TMS4256/TMS4257 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3	Introduction to Surface Mounting	9-13
Dual-Port Memory with High-Speed Serial Access       9-31         Topological Structure of the TMS4161 Multiport Video RAM       9-39         An Introduction to the TMS4256 and TMS4257       9-45         TMS4256/TMS4257 Topology       9-55         TMS4464 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	64K-256K Plastic-Leaded Chip Carrier Compatibility	9-23
Topological Structure of the TMS4161 Multiport Video RAM       9-39         An Introduction to the TMS4256 and TMS4257       9-45         TMS4256/TMS4257 Topology       9-55         TMS4464 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	High-Performance Memory Access with the TMS4161	9-27
An Introduction to the TMS4256 and TMS4257.       9-45         TMS4256/TMS4257 Topology       9-55         TMS4464 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	Dual-Port Memory with High-Speed Serial Access	9-31
TMS4256/TMS4257 Topology       9-55         TMS4464 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       10-3         Explanation of IEEE/IEC Logic Symbols for Memories       10-3	Topological Structure of the TMS4161 Multiport Video RAM	9-39
TMS4464 Topology       9-61         Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	An Introduction to the TMS4256 and TMS4257	9-45
Latchup Immunity of the HVCMOS EPROM Family       9-69         Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       10-3         MECHANICAL DATA       11-3	TMS4256/TMS4257 Topology	9-55
Product Applications       9-71         TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	TMS4464 Topology	9-61
TTL Drivers for the TMS4416-15       9-73         TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3		
TM4164EC4 Provides High-Density Memory Array       9-79         Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3		
Article Reprints       9-87         Joining Text and Graphics Enhances Video Performance       9-89         A 256K DRAM Organized for Applications Solutions       9-97         LOGIC SYMBOLS       Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3		
Joining Text and Graphics Enhances Video Performance	TM4164EC4 Provides High-Density Memory Array	9-79
A 256K DRAM Organized for Applications Solutions	Article Reprints	9-87
LOGIC SYMBOLS Explanation of IEEE/IEC Logic Symbols for Memories	Joining Text and Graphics Enhances Video Performance	9-89
Explanation of IEEE/IEC Logic Symbols for Memories       10-3         MECHANICAL DATA       11-3	A 256K DRAM Organized for Applications Solutions	9-97
MECHANICAL DATA	LOGIC SYMBOLS	
	Explanation of IEEE/IEC Logic Symbols for Memories	10-3
ESD GUIDELINES	MECHANICAL DATA	11-3
	ESD GUIDELINES	12-3

General Information

#### **ALPHANUMERIC INDEX**

SMJ4161	TMS2364
SMJ4164	TMS2732A
SMJ4256	TMS27P32A
SMJ4416	TMS2764
TM4161EP5	TMS27C646-21
TM4161EV4	TMS27P64
TM4161GW4	TMS27C1286-29
TM4161GY45-47	TMS27C2566-37
TM4164EC4	TMS41164-3
TM4164EL9	TMS4161
TM4164EQ55-81	TMS4164
TM4164FL8	TMS4256
TM4164FM85-99	TMS4257
TM4164FM95-67	TMS4416
TM4256EC4	TMS4464
TM4256EL9	TMS4732
TM4256EQ55-157	TMS4764
TM4256FC1	TMS41128B
TM4256FL8	TMS47128
TM4256GP8	TMS47256
TM4256GP9	TMS47C2567-39
TM4256GU85-205	TMS47C5127-45
TM4256GU95-137	TMS47C10247-51
TM4256GV85-225	TMX44614-135
TM4256GV95-229	TMX27PC1286-61
TM4256HE4	TMX27PC2566-63
TM4257EC4	TMX27C5126-45
TM4257EL95-137	TMX4C10244-139
ТМ4257ЕQ55-157	TMX4C10254-139
TM4257FC1	TMX4C10264-139
TM4257FL85-205	TMX4C10274-139
TM4257GU85-205	TMX4C10294-139
TM4257GU95-137	TMX44C2564-137
TM4416KU85-237	TMX44C2574-137
TM4464LU8	TMX44C2594-137
TMS2332	



# General Information

1

#### DRAMS, EPROMS, PROMS, ROMS REFERENCE GUIDE

WORDS		BITS PER W	/ORD		
WORDS	1	4		8	
1K					
2К					
				·	(3:
44			EPROM	PROM	ROMs
4K			TMS2732A	TMS27P32A	TMS2332
	·			·	TMS4732
					(6-
8К			EPROMs	PROM	ROMs
			TMS2764	TMS27P64	TMS2364
			TMS27C64		TMS4764
· · · · · · · · · · · · · · · · · · ·	(16K)	(64K)			(12
16K	DRAM	DRAMs	EPROM	PROM	ROM
	TMS4116	TMS4416	TMS27C128	TMX27PC128	TMS4712
		SMJ4416		· · · · · · · · · · · · · · · · · · ·	(25
			EPROM	PROM	ROMs
32К	. [		TMS27C256	TMX27PC256	TMS4725
			1115270250	TMX27PC250	TMS4725
	(64K)	(256K)			(51
	DRAMs	DRAMs	EPROM		ROM
	TMS4161	TMS4464	TMX27C512		TMS47C
64K	TMS4164	TMX4461			
	SMJ4161	· · · · · · · · · · · · · · · · · · ·			
	SMJ4164				
	(128K)				
128K	DRAM				
1200	TMS41128B				
	(256K)	(1024K)			(102
	DRAMs	DRAMs			ROM
256K	TMS4256	TMX44C256			TMS47C1
2500	TMS4257	TMX44C257			
	SMJ4256	TMX44C259			
	SMJ4257				
	(1024K)				
	DRAMs				
[	TMX4C1024				
1024K	TMX4C1025 TMX4C1026		1		
	TMX4C1026 TMX4C1027		· · · · ·		
	TMX4C1027				

Numbers in parentheses indicate overall complexity.

#### DYNAMIC RAM MODULE REFERENCE GUIDE

WORDS			BITS PER WORD		
WORDS	1	4	5	8	9
16K				TM4416KU8	
		(256K)	(320K)	(512K)	(576K)
64K		TM4164EC4	TM4164EQ5	TM4164FL8	TM4164EL9
				TM4164FM8	TM4164FM9
				TM4464LU8	
		(256K)	(320K)		
64K Multiport		TM4161EV4	TM4161EP5		
Video RAM		TM4161GW4			
		TM4161GY4			
		(1024K)	(1280K)	(2048K)	(2304K)
256K		TM4256EC4	TM4256EQ5	TM4256FL8	TM4256EL9
		TM4257EC4	TM4257EQ5	TM4257FL8	TM4257EL9
				TM4256GU8	TM4256GU9
				TM4257GU8	TM4257GU9
				TM4256GP8	TM4256GP8
				TM4256GV8	TM4256GV9
		(2048K)			
512K		TM4256HE4			
	(1024K)				
1 Meg	TM4256FC1				
•	TM4257FC1				



#### DRAM SELECTION GUIDE

Density	Device Number	Organization	Access Time Max (ns)	Cycle Time	Power Supplies		Dissipation (mW)	Pins	Package <sup>†</sup>	Page
			t <sub>a(R)</sub> Min	Min (ns)	(V)	Active	Standby	]		
	TMS4116-15	·····	150	375		1				
16K	TMS4116-20	16K X 1	200	375	±5, 12	462	20	16	N	4-3
	TMS4116-25		250	410						
	TMS4164-12		120	230		264	28			
64K	TMS4164-15	64 X 1	150	260	5	248	28	16	N, FP	4-41
	TMS4164-20		200	330		204	28			
	TMS4416-12		120	230		297	28	1		
64K	TMS4416-15	16K X 4	150	260	5	264	28	18	N, FP	4-99
	TMS4416-20		200	330		231	28			
	TMS4161-15	64K X 1,	150	240	5	523	110	20	N, FM	
64K	TMS4161-20	Multiport Video RAM	200	315	5	495	110	20	N, FM	4-17
	TMS4256-12	0504 4 4	120	230		413	25			
256K	TMS4256-15	256K X 1,	150	260	5	358	25	16	N, FM	4-75
	TMS4256-20	Page Mode	200	330		275	25			
	TMS4257-12	256K X 1,	120	230		413	25			
256K	TMS4257-15	Nibble Mode	150	260	5	358	25	16	N, FM	4-75
	TMS4257-20		200	330		275	25		1	]
	TMS4464-12		120	230		440	28			· · · · ·
256K	TMS4464-15	64K X 4	150	260	5	385	28	18	N, FM	4-117
	TMS4464-20		200	330		330	28			
	TMX4461-12 <sup>‡</sup>	64K X 4,	120	230		TBD	TBD			
256K	TMX4461-15 <sup>‡</sup>	Multiport	150	260	5	TBD	TBD	24	N	4-135
		Video RAM	130							
	TMX4C10210 <sup>‡</sup>		100	200		TBD	TBD			
1 MEG	TMX4C10212 <sup>‡</sup>	1M X 1	120	230	5	TBD	TBD	18	N, DJ	4-139
	TMX4C10215 <sup>‡</sup>		150	260		TBD	TBD			
	TMX44C2510 <sup>‡</sup>		100	200		TBD	TBD			
1 MEG	TMX44C2512 <sup>‡</sup>	256K X 4	120	230	5	TBD	TBD	20	N, DJ	4-137
	TMX44C2515 <sup>‡</sup>		150	260	1	TBD	TBD			

<sup>†</sup>N = Plastic DIP

FP = Plastic Chip Carrier

FM = Plastic Chip Carrier

DJ = Plastic SOJ Package

<sup>‡</sup>Preliminary Target Specifications for product under development by TI.



General Information

#### **SELECTION GUIDE**

Density	Device Number	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply (V)		issipation (mW) Standby	Pins	Package	Page
128K	TM4416KU8-12 TM4416KU8-15	16K X 8	120 150	230 260	5	594 528	55 55	30	Socketable	5-237
	TM4164EC4-12		120	230		1056	112			
256K	TM4164EC4-15	64K X 4	150	260	5	992	112	22	Leaded	5-51
	TM4164EC4-20		200	330		816	112			
256K	TM4161EV4-15 TM4161EV4-20	64K X 4, Multiport Video RAM	150 200	240 315	5	2092 1980	440 440	31	Leaded	5-25
256K	TM4161GW4-15 TM4161GW4-20	64K X 4, Multiport Video RAM	150 200	240 315	5	2092 1980	440 440	30	Socketable	5-47
256K	TM4161GY4-15 TM4161GY4-20	64K X 4, Multiport Video RAM	150 200	240 315	5	2092 1980	440 440	30	Leaded	5-47
320K	TM4161EP5-15 TM4161EP5-20	64K X 5, Multiport Video RAM	150 200	240 315	5	2615 2475	550 550	35	Leaded	5-3
	TM4164EQ5-12		120	230		1320	140			
320K	TM4164EQ5-15	64K X 5	150	260	5	1240	140	24	Leaded	5-81
	TM4164EQ5-20		200	330		1020	140			
	TM4164FL8-12		120	230		2112	224			
512K	TM4164FL8-15	64K X 8	150	260	5	1984	224	30	Leaded	5-99
	TM4164FL8-20		200	330		1632	224			
	TM4164FM8-12		120	230	_	2112	224			
512K	TM4164FM8-15	64K X 8	150	260	5	1984	224	30	Socketable	5-99
	TM4164FM8-20		200	330		1632	224			
512K	TM4464LU8-12	64K X 8	120	230	5	880	55	30	Socketable	5-247
	TM4464LU8-15 TM4164EL9-12		150	260 230		770	55 252			
576K	TM4164EL9-12 TM4164EL9-15	64K X 9	120	230	5	2376	252	30	Leaded .	5-67
570K	TM4164EL9-15	046 A 9	200	330	5	1836	252	30	Leaded	5-07
	TM4164EL9-20		120	230		2376	252			
576K	TM4164FM9-15	64K X 9	150	260	5	2232	252	30	Socketable	5-67
5700	TM4164FM9-20	041070	200	330	J	1836	252		SOCKETADIE	0.01
	TM4256FC1-12 <sup>†</sup>		120	230		429	99			
1024K	TM4256FC1-12	1M X 1	120	260	5	374	99	22	Leaded	5-181
10240	TM4256FC1-20 <sup>†</sup>		200	330	5	319	99		Leaded	1.01
	TM4256EC4-12 <sup>†</sup>		120	230		1716	99			
1024K	TM4256EC4-12	256K X 4	150	230	5	1496	99	22	Leaded	5-111
10241	TM4256EC4-15	2001 7 4	200	330	. 5	1276	99	~~	Leaved	5-11

#### DYNAMIC RAM MODULE SELECTION GUIDE

Continued next page.

<sup>1</sup>All 256K DRAM SIPs available with page-mode access (TM4256\_\_\_) or nibble-mode access (TM4257\_\_\_).



General Information

#### DYNAMIC RAM MODULE SELECTION GUIDE (CONCLUDED)

Densíty	Device Number	Organization	Access Time Max (ns)	Cycle Time	Power Supply	Max	)issipation (mW)	Pins	Package	Page
				Min (ns)	(V)	Active	Standby			
	TM4256EQ5-12 <sup>†</sup>		120	230		2145	124			
1280K	TM4256EQ5-15 <sup>†</sup>	256K X 5	150	260	5	1870	124	22	Leaded	5-157
	TM4256EQ5-20 <sup>†</sup>		200	330		1595	124			
	TM4256FL8-12 <sup>†</sup>		120	230		3432	201			
2048K	TM4256FL8-15 <sup>†</sup>	256K X 8	150	260	5	2992	201	30	Leaded	5-205
	TM4256FL8-20 <sup>†</sup>		200	330		2552	201			
	TM4256GU8-12 <sup>†</sup>		120	230		3432	201			
2048K	TM4256GU8-15	256K X 8	150	260	5	2992	201	30	Socketable	5-205
	TM4256GU8-20 <sup>†</sup>		200	330		2552	201			
	THAT CODE ANT		100	220		2422	201		Low Profile,	-
2048K	TM4256GP8-12 <sup>†</sup> TM4256GP8-15 <sup>†</sup>		120 150	230 260	5	3432 2992	201	30	Socketable	5-225
20486	TM4256GP8-15	256K X 8	200	330	5	2552	201 201	30	with Presence	5-225
	11014250000-20		200	330		2002	201		Detect	
	TM4256GV8-12 <sup>†</sup>		120	230		3432	201		Low Profile,	
2048K	TM4256GV8-15 <sup>†</sup>	256K X 8	150	260	5	2992	201	30	Leaded	5-225
20401	TM4256GV8-20 <sup>†</sup>	2000 7 0	200	330		2552	201		with Presence	0 220
									Detect	
	TM4256HE4-12 <sup>†</sup>		120	230		1716	99			
2048K	TM4256HE4-15 <sup>†</sup>	512K X 4	150	260	5	1496	99	24	Leaded	5-233
	TM4256HE4-20 <sup>†</sup>		200	330		1276	99			
	TM4256EL9-12 <sup>†</sup>		120	230		3861	226	1		
2304K	TM4256EL9-15 <sup>†</sup>	256K X 9	150	260	5	3366	226	30	Leaded	5-137
	TM4256EL9-20 <sup>†</sup>		200	330		2871	226			
	TM4256GU9-12 <sup>†</sup>		120	230		3861	226		Socketable	
2304K	TM4256GU9-15 <sup>†</sup>	256K X 9	150	260	5	3366	226	30	with Presence	5-137
	TM4256GU9-20 <sup>†</sup>		200	330		2871	226		Detect	
	, TM4256GP9-12 <sup>†</sup>		120	230		3861	226		Low Profile,	
2304K	TM4256GP9-15 <sup>†</sup>	256K X 9	150	260	5	3366	226	30	Socketable	5-229
200410,	TM4256GP9-20 <sup>†</sup>	2001 7 0	200	330	ľ	2871	226		with Presence	0 220
	1111423001 3-20		200			20/1	220		Detect	
	TM4256GV9-12 <sup>†</sup>		120	230		3861	226		Low Profile,	
2304K	TM4256GV9-12 <sup>†</sup>	256K X 9	120	260	5	3366	226	30	Leaded with	5-229
20041	TM4256GV9-20 <sup>†</sup>	2000 7 9	200	330	Ĭ	2871	226		Presence	5-225
	1		200						Detect	

<sup>†</sup>All 256K DRAM SIPs available with page-mode access (TM4256\_\_\_) or nibble-mode access (TM4257\_\_\_).



...1

1-12

#### **SELECTION GUIDE**

#### EPROM SELECTION GUIDE

Density	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply/ Tolerance	Max	issipation (mW)	1	Package <sup>†</sup>	Page
						(V)	Active	Standby			
	TMS2732A-17			170	170				l l		
32K	TMS2732A-20	4K X 8	NMOS	200	200	5 ± 5%	657	158	24	J	6-3
	TMS2732A-25			250	250						
	TMS2732A-45			450	450				ļ		
	TMS2764-17			170	170						
64K	TMS2764-20	8K X 8	NMOS	200	200	5 ± 5%	788	184	28	J	6-11
	TMS2764-25			250	250						
	TMS2764-45			450	450	<u> </u>		<u> </u>	ļ		
	TMS27C64-1‡			150	150	5 ± 5%	210	1			
	TMS27C64-15 <sup>‡</sup>			150	150	5 ± 10%	220	ļ	ļ		
	TMS27C64-2 <sup>‡</sup>			200	200	5 ± 5%	210		ľ		
	TMS27C64-20 <sup>‡</sup>			200	200	5 ± 10%	220		ļ		
64K	TMS27C64 <sup>‡</sup>	8K X 8	CMOS	250	250	5 ± 5%	210	1.4	28	J	6-21
	TMS27C64-25 <sup>‡</sup>			250	250	5 ± 10%	220				
	TMS27C64-3 <sup>‡</sup>			300	300	5 ± 5%	210	1	1		
	TMS27C64-30 <sup>‡</sup>			300	300	5 ± 10%	220		1		
	TMS27C64-4 <sup>‡</sup>	· · · ·		450	450	5 ± 5%	210	ĺ	1		
	TMS27C64-45‡			450	450	5 ± 10%	220				
	TMS27C128-1			150	150	5 ± 5%	210	Í	(		
	TMS27C128-15			150	150	5 ± 10%	220		l.		
	TMS27C128-2			200	200	5 ± 5%	210	ľ	ſ		
	TMS27C128-20			200	200	5 ± 10%	220				
128K	TMS27C128	16K X 8	CMOS	250	250	5 ± 5%	210	1.4	28	J	6-29
	TMS27C128-25		1.1	250	250	5 ± 10%	220				
	TMS27C128-3	[		300	300	$5 \pm 5\%$	210		ł		
	TMS27C128-30			300	300	5 ± 10%	220	1			
	TMS27C128-4	· · · · ·		450	450	5 ± 5%	210				
	TMS27C128-45			450	450	5 ± 10%	220	ļ			
	TMS27C256-1			170	170	5 ± 5%	210	1	ł		
	TMS27C256-17			170	170	5 ± 10%	220				
	TMS27C256-2			200	200	5 ± 5%	210	1	l		
	TMS27C256-20			200	200	5 ± 10%	220				
256K	TMS27C256	32K X 8	смоѕ	250	250	5 ± 5%	210	1.4	28	L	6-37
	TMS27C256-25			250	250	5 ± 10%	220		1		
	TMS27C256-3			300	300	5 ± 5%	210	1			
	TMS27C256-30			300	300	5 ± 10%	220				
	TMS27C256-4			450	450	5 ± 5%	210				
	TMS27C256-45	l	L	450	450	5 ± 10%	220				

Continued next page.  $^{\dagger}J = Ceramic DIP$ 

<sup>‡</sup>Advance information for product under development by TI.

1

#### **EPROM SELECTION GUIDE (CONCLUDED)**

Density Device Number	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply/ Tolerance	1	issipation (mW)	Pins	Package <sup>†</sup>	Page
				141111 (1187	(V)	Active	Standby				
	TMX27C512-2‡			200	200	5 ± 5%	263				
	TMX27C512-20 <sup>‡</sup>			200	200	5 ± 10%	275				
	TMX27C512 <sup>‡</sup>			250	250	5 ± 5%	263				
	TMX27C512-25‡			250	250	5 ± 10%	275				
512K	TMX27C512-3 <sup>‡</sup>	64K X 8	CMOS	300	300	5 ± 5%	263	1.4	28	J	6-45
	TMX27C512-30 <sup>‡</sup>			300	300	5 ± 10%	275				
	TMX27C512-4‡	1		450	450	5 ± 5%	263				
	TMX27C512-45‡			450	450	5 ± 10%	275				

<sup>†</sup>J = Ceramic DIP

<sup>‡</sup> Preliminary Target Specifications for product under development by TI.

#### Power Cycle Power Dissipation Access Time Supply/ Density **Device Number** Organization Process Time Max (mW) Pins Package<sup>†</sup> Page Max (ns) Tolerance Min (ns) Active Standby (V) TMS27P32A-25 250 250 32K TMS27P32A-30 4K X 8 NMOS 300 300 657 158 24 6-47 $5 \pm 5\%$ Ν TMS27P32A-45 450 450 TMS27P64-25 250 250 300 64K TMS27P64-30 8K X 8 NMOS 300 788 184 28 6-53 $5 \pm 5\%$ N TMS27P64-45 450 450 TMX27PC128-2‡ 200 200 210 $5 \pm 5\%$ TMX27PC128-20<sup>‡</sup> 200 200 5 ± 10% 220 TMX27PC128<sup>‡</sup> 250 250 5 ± 5% 210 TMX27PC128-25<sup>‡</sup> 250 250 5 ± 10% 220 128K 16K X 8 CMOS 1.4 28 Ν 6-61 TMX27PC128-3<sup>‡</sup> 300 5 ± 5% 300 210 TMX27PC128-30<sup>‡</sup> 300 300 5 ± 10% 220 TMX27PC128-4<sup>‡</sup> 450 450 5 ± 5% 210 TMX27PC128-45<sup>‡</sup> 450 450 220 5 ± 10% TMX27PC256-2\* 200 200 5 ± 5% 210 TMX27PC256-20<sup>‡</sup> 200 200 $5 \pm 10\%$ 220 TMX27PC256<sup>‡</sup> 250 250 5 ± 5% 210 TMX27PC256-25‡ 250 250 5 ± 10% 220 256K 32K X 8 CMOS 1.4 28 Ν 6-63 TMX27PC256-3<sup>‡</sup> 300 300 5 ± 5% 210 TMX27PC256-30<sup>‡</sup> 300 300 $5 \pm 10\%$ 220 TMX27PC256-4<sup>‡</sup> 450 450 5 ± 5% 210 TMX27PC256-45<sup>‡</sup> 450 450 5 ± 10% 220

#### PROM (OTP) SELECTION GUIDE

<sup>†</sup>N = Plastic DIP

<sup>‡</sup> Preliminary Target Specifications for products under development by TI.



**General Information** 

1

#### **SELECTION GUIDE**

Density	Device Number	Organization	Process	Access Time Max (ns)	Cycle Time	Power Supply	Max	issipation (mW)	Pins	Package <sup>†</sup>	Page
					Min (ns)	(V)	Active	Standby			
	TMS2332-15			150	150						
32K	TMS2332-20	4K X 8	NMOS	200	200	5	330	83	24	N	7-3
	TMS2332-25			250	250						
	TMS4732-15			150	150	_					
32K	TMS4732-20	4K X 8	NMOS	200	200	5	330	83	24	N	7-15
	TMS4732-25			250	250						
64K, JEDEC	TMS2364-15			150	150						
Approved	TMS2364-20	8K X 8	NMOS	200	200	5	330	83	28	N	7-9
Pinout	TMS2364-25			250	250						
	TMS4764-15			150	150						
64K	TMS4764-20	8K X 8	NMOS	200	200	5	330	83	24	N	7-2
	TMS4764-25			250	250						
	TMS47128-20			200	200						
128K	TMS47128-25	16K X 8	NMOS	250	250	5	330	83	28	N	7-23
	TMS47128-35			350	350						
	TMS47256-20			200	200	_			28,		
256K	TMS47256-25	32K X 8	NMOS	250	250	5	330	83	32	N, FM	7-33
	TMS47256-35			350	350						
	TMS47C256-15 <sup>‡</sup>			150	150				28.		
256K	TMS47C256-20 <sup>‡</sup>	32K X 8	CMOS	200	200	5	220	3	32	N, FM	7-39
	TMS47C256-25 <sup>‡</sup>			250	250				52		
	TMS47C512-20 <sup>‡</sup>			200	200						
512K	TMS47C512-25‡	64K X 8	CMOS	250	250	5	TBD	TBD	28,	N, FM	7-48
	TMS47C512-30 <sup>‡</sup>			300	300				32		
	TMS47C1024-20‡			200	200						
1024K	TMS47C1024-25‡	128K X 8	смоѕ	250	250	5	TBD	TBD	28,	N, FM	7-5
	TMS47C1024-30 <sup>‡</sup>			300	300				32	••	

#### ROM SELECTION GUIDE


<sup>†</sup>N = Plastic DIP


FM = Plastic Chip Carrier

<sup>‡</sup>Advance Information for products under development by TI.


















<sup>†</sup>May be omitted. <sup>‡</sup>Inclusion of an "L" indicates low-power version.














2


Interchangeability Guide





TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001






NEC

2


Interchangeability Guide







2

Interchangeability Guide











127,690

#### PART II - ALTERNATE SOURCES<sup>†</sup>

#### DYNAMIC RAMS

ORGANIZATION	VENDOR		
	ТІ	ALTERNATE SOURCES	PART NUMBER
	TI -		TMS4116
		AMD	AM9016F
		ITT	ITT4116
16K X 1		Mostek	MK4116
(3 Supply)		Motorola	MCM4116B
		National	MM5290
		NEC	μPD416
·		Toshiba	TMM416
	ті		TMS4164 <sup>‡</sup>
		AMD	AM9064
		Fairchild	F64K
		Fujitsu	MB8264A/MB8265A
		Hitachi	HM4864/HM4864A
		Inmos	IM\$2600 <sup>‡</sup>
		Intel	2164A
		Matsushita	MN4164
64K X 1		Micron Tech.	MT4264 <sup>‡</sup>
(5 V)		Mitsubishi	M5K4164
		Mostek	MK4564
		Motorola	MCM6665A
		National	NMC4164 <sup>‡</sup>
		NEC	μPD4164
		Oki	MSM3764
		Siemens	HYB4164
		Toshiba	TMM4164
		TRISTAR	KM4164A
64 K X 1 Multiport	ТІ		TMS4161
Video RAM (5 V)		AT&T	M51064PX
	TI		TMS4416
		Fujitsu	MB81416
16K X 4		Hitachi	HM48416A
(5 V)		Inmos	IMS2620
		Mitsubishi	M5M4416

Continued next page.

<sup>†</sup>Based on available published data. (Official alternate sourcing agreements not necessarily implied.) All devices listed operate over the 0°C to 70°C temperature range.

<sup>‡</sup>These devices have a 256 cycle, 4 ms refresh scheme. All others refresh in 2 ms.



#### **DYNAMIC RAMS (CONCLUDED)**

ORGANIZATION		VENDOR		
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER	
	TI		TMS4256/TMS4257	
		Fujitsu	MB81257/MB81256	
		Hitachi	HM50256/HM50257	
		Micron Tech.	MT1256	
256K X 1		Mitsubishi	M5M4256	
	Į	Motorola	MCM6256	
		NEC	μPD41256/μPD41257	
		Oki	MSM37256	
		Toshiba	TMM41256	
•		Western Electric	WCM41256	
	ТІ		TMS4464	
64K X 4		Hitachi	HM50464/HM50465	
(5 V)		Micron Tech.	MT4064	
		NEC	μPD41256	

#### EPROMS

	VENDOR		
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	ТІТ	TMS2732A	
		AMD	Am2732
		Fujitsu	MBM2732A
4K X 8		Hitachi	HN462732
(5 V)		Intel	2732A
(5 V)		Mitsubishi	M5L2732
		NEC	μPD2732
		Oki	MSM2732
	1	Toshiba	TMM2732
	ТІ		TMS2764
		AMD	Am2764
		Fairchild	2764
		. Fujitsu	MBM2764
8K X 8		Hitachi	HN482764
(5 V)		Intel	2764
(5 V)		Mitsubishi	M5L2764
		NEC	μPD2764
		Oki	MSM2764A
		Seeq	2764
		Toshiba	TMM2764
	ТІ		TMS27C64
· .		AMD	Am27C64
8K X 8		Fujitsu	MBM27C64
(5 V)		Hitachi	HN27C64
		Intel	27C64
		NEC	μPD27C64

Continued next page.



2

Interchangeability Guide

#### EPROMS (CONCLUDED)

ODCANZATION	VENDOR		
ORGANIZATION	TI	ALTERNATE SOURCES	PART NUMBER
	ті		TMS27C128
		AMD	Am27128A
		Fujitsu	MBM27128
		Hitachi	HN4827128
16K X 8		Intel	27128
(5 V)		Mitsubishi	M5L27128
		NEC	μPD27128
		Oki	MSM27128A
		Seeq	27128
		Toshiba	TMM27128
	<u>т</u> т		TMS27C256
		AMD	Am27256
		Fujitsu	MBM27256
32K X 8		Hitachi	HN27256
		Intel	27256/27C256
(5 V)		National	NM27C256
		NEC	μPD27256/μPD27C256
		Seeq	27C256
		Toshiba	TC57256



#### ROMS

ORGANIZATION	VENDOR		PART NUMBER
	TI	ALTERNATE SOURCES	PART NUMBER
	ТІ		TMS4732
		AMD	Am9232
		GI	RO-3-9332
		Motorola	MCM68A332
4K X 8		NEC	μPD2332
(5 V)		Oki	MSM2932
		Signetics	2632A
		Synertek	SY2332
		Toshiba	TMM333
		VTI	VT2332
	ТІ		TMS2332
		AMD	Am9233
4K X 8		GI	R09333
(5 V)		Synertek	SY2333
		Toshiba	TMM2332
		ITV	VT2333
	TI		TMS4764
		AMD	Am9264C
		GI	R09464C
		GTE Micro	G2364
		Mostek	MK36000
8K X 8		Motorola	MCM68364
(5 V)		NCR	NCR2364
24 pin		NEC	μPD2364
		Oki	MSM2965
		Rockwell	R2364A
		SGS	M2364
		Signetics	2664A
		Synertek	SY2364
		VTI	VT2364
	TI		TMS2364
		AMD	Am9265C
		GI	R09864C
8K X 8		Motorola	MCM68370
(5 V)		NCR	NCR2365
28 pin		Rockwell	R2364B
		SGS	M37000
		Synertek .	SY2365
		VTI	VT2365

Continued next page.



N Interchangeability Guide

**INTERCHANGEABILITY GUIDE** 

# **ROMS (CONCLUDED)**

	VENDOR		
TI	ALTERNATE SOURCES	PART NUMBER	
TI		TMS47128	
	AMD	Am92128D	
	EXEL	XLS23128	
	GI	R09128C	
	Gould AMI	S23128B	
	NCR	NCR23128	
	NEC	μPD23128	
	Oki	MSM38128A	
	Sharp	LH23128	
	Signetics	23128	
	VTI	23128	
ті		TMS47256	
	AMD	Am92256	
	EXEL	XLS23256	
	Gould AMI	S23256C	
	Mostek	MK38000	
	NCR	NCR23256	
	NEC	μPD23256	
	Signetics	23256A	
	-	SY23256	
	VTI	VT23256	
ті		TMS47C256	
	Fujitsu	MB83256	
	GTE Micro	G53256	
	Hitachi	HN613256H	
	Motorola	MCM65256	
	NCR	NCR23C256	
	Oki	MSM53256	
	RCA	CDM53256	
-  -	SMOS	SMM2325/SMM2326	
	Toshiba	TMM23256	
TI		TMS47C512	
	GI	R09512	
		LH53512	
	VTI	VT23512	
ті		TMS47C1024	
	GI	RO91000 (NMOS)	
		HN62301	
	NEC	μPD231000 (NMOS)	
	тı тı тı	TIALTERNATE SOURCESTIAMD EXEL GI Gould AMI NCR NEC Oki Sharp Signetics VTITIAMD 	

Interchangeability Guide

General Information	1
Interchangeability Guide	ere 2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12

3 **Glossary/Timing Conventions/Data Sheet Structure** 



3

# **GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE**

## PART I - GENERAL CONCEPTS AND TYPES OF MEMORIES

Address - Any given memory location in which data can be stored or from which it can be retrieved.

Automatic Chip-Select/Power Down — (see Chip Enable Input)

Bit — Contraction of Binary digIT, i.e., a 1 or a 0; in electrical terms the value of a bit may be represented by the presence or absence of charge, voltage, or current.

Byte - A word of 8 bits (see word)

- Chip Enable Input A control input to an integrated circuit that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in a reduced power standby mode.
- **Chip Select Input** Chip select inputs are gating inputs that control the input to and output from the memory. They may be of two kinds:
  - 1. Synchronous—Clocked/latched with the memory clock. Affects the inputs and outputs for the duration of that memory cycle.
  - 2. Asynchronous—Has direct asynchronous control of inputs and outputs. In the read mode, an asynchronous chip select functions like an output enable.
- **Column Address Strobe (CAS)** A clock used in dynamic RAMs to control the input of column addresses. It can be active high (CAS) or active low ( $\overline{CAS}$ ).

Data - Any information stored or retrieved from a memory device.

- Dynamic (Read/Write) Memory (DRAM) A read/write memory in which the cells require the repetitive application of control signals in order to retain the stored data.
  - NOTES: 1. The words "read/write" may be omitted from the term when no misunderstanding will result.
    - 2. Such repetitive application of the control signals is normally called a refresh operation.
    - 3. A dynamic memory may use static addressing or sensing circuits.
    - 4. This definition applies whether the control signals are generated inside or outside the integrated circuit.
- Electrically Alterable Read-Only Memory (EAROM) A nonvolatile memory that can be field-programmed like a PROM or EPROM, but that can be electrically erased by a combination of electrical signals at its inputs.
- Erasable and Programmable Read-Only Memory (EPROM)/Reprogrammable Read-Only Memory A fieldprogrammable read-only memory that can have the data content of each memory cell altered more than once.
- Erase Typically associated with EPROMs and EAROMs. The procedure whereby programmed data is removed and the device returns to its unprogrammed state.
- Field-Programmable Read-Only Memory A read-only memory that after being manufactured, can have the data content of each memory cell altered.
- Fixed Memory A common term for ROMs, EPROMs, EAROMs, etc., containing data that is not normally changed. A more precise term for EPROMs and EAROMs is nonvolatile since their data may be easily changed.
- **Fully Static RAM** In a fully static RAM, the periphery as well as the memory array is fully static. The periphery is thus always active and ready to respond to input changes without the need for clocks. There is no precharge required for static periphery.
- K When used in the context of specifying a given number of bits of information,  $1K = 2^{10} = 1024$  bits. Thus,  $64K = 64 \times 1024 = 65,536$  bits.
- Large-Scale Integration (LSI) The description of any IC technology that enables condensing more than 100 gates onto a single chip.



Mask-Programmed Read-Only Memory — A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

Memory – A medium capable of storage of information from which the information can be retrieved.

- Memory Cell The smallest subdivision of a memory into which a unit of data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.
- Metal-Oxide Semiconductor (MOS) The technology involving photolithographic layering of metal and oxide to produce a semiconductor device.
- NMOS A type of MOS technology in which the basic conduction mechanism is governed by electrons. (Short for N-channel MOS)
- **Nonvolatile Memory** A memory in which the data content is maintained whether the power supply is connected or not.
- **Output Enable** A control input that, when true, permits data to appear at the memory output, and when false, causes the output to assume a high-impedance state. (See also chip select)
- **PMOS** A type of MOS technology in which the basic conduction mechanism is governed by holes. (Short for P-channel MOS)
- **Parallel Access** A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.
- **Power Down** A mode of a memory device during which the device is operating in a low-power or standby mode. Normally read or write operations of the memory are not possible under this condition.
- Program Typically associated with EPROM memories, the procedure whereby logical 0's (or 1's) are stored into various desired locations in a previously erased device.

**Program Enable** — An input signal that when true, puts a programmable memory device into the program mode.

- Programmable Read-Only Memory (PROM) A memory that permits access to any of its address locations in any desired sequence with similar access time to each location. NOTE: The term as commonly used denotes a read/write memory.
- Read A memory operation whereby data is output from a desired address location.
- **Read-Only Memory (ROM)** A memory in which the contents are not intended to be altered during normal operation.
  - NOTE: Unless otherwise qualified, the term "read-only memory" implies that the content is determined by its structure and is unalterable.
- Read/Write Memory A memory in which each cell may be selected by applying appropriate electrical input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electrical input signals.
- **Row Address Strobe (RAS)** A clock used in dynamic RAMs to control the input of the row addressed. It can be active high (RAS) or active low ( $\overline{RAS}$ ).
- Scaled-MOS (SMOS) MOS technology under which the device is scaled down in size in three dimensions and in operating voltages allowing improved performance.
- Semi-Static (Quasi-Static, Pseudo-Static) RAM In a semi-static RAM, the periphery is clock-activated (i.e., dynamic). Thus the periphery is inactive until clocked, and only one memory cycle is permitted per clock. The peripheral circuitry must be allowed to reset after each active memory cycle for a minimum precharge time. No refresh is required.
- Serial Access A feature of a memory by which all the bits are entered sequentially at a single input or retrieved sequentially form a single output.



Static RAM (SRAM) — A read/write random-access device within which information is stored as latched voltage levels. The memory cell is a static latch that retains data as long as power is applied to the memory array. No refresh is required. The type of periphery circuitry sub-categorizes static RAMS.

Very-Large-Scale Integration (VLSI) — The description of any IC technology that is much more complex than large-scale integration (LSI), and involves a much higher equivalent gate count. At this time an exact definition including a minimum gate count has not been standardized by JEDEC or the IEEE.

Volatile Memory - A memory in which the data content is lost when power supplied is disconnected.

Word — A series of one or more bits that occupy a given address location and that can be stored and retrieved in parallel.

Write - A memory operation whereby data is written into a desired address location.

Write Enable — A control signal that when true causes the memory to assume the write mode, and when false causes it to assume the read mode.

## PART II — OPERATING CONDITIONS AND CHRACTERISTICS (INCLUDING LETTER SYMBOLS)

### Capacitance

The inherent capacitance on every pin, which can vary with various inputs and outputs.

Example symbology:

Ci	Input capacitance
Co	Output capacitance
Ci(D)	Input capacitance, data input

#### Current

High-level input current, IIH

The current into an input when a high-level voltage is applied to that input.

### High-level output current, IOH

The current into<sup>\*</sup> an output with input conditions applied that according to the product specification will establish a high level at the output.

#### Low-level input current, IL

The current into an input when a low-level voltage is applied to that input.

### Low-level output current, IOL

The current into<sup>\*</sup> an output with input conditions applied that according to the product specification will establish a low level at the output.

### Off-state (high-impedance-state) output current (of a three-state output), IOZ

The current into<sup>\*</sup> an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

#### Short-circuit output current, IOS

The current into<sup>\*</sup> an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

## Supply current, IBB, ICC, IDD, IPP

The current into, respectively, the VBB, VCC, VDD, VPP supply terminals.

\*Current out of a terminal is given as a negative value.



### **Operating Free-Air Temperature**

The temperature (T<sub>A</sub>) range over which the device will operate and meet the specified electrical characteristics.

### Operating Case Temperature

The case temperature (T<sub>C</sub>) range over which the device will operate and meet the specified electrical characteristics.

### Voltage

#### High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

#### High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

#### Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

### Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

### Supply voltages, VBB, VCC, VDD, VPP

The voltages supplied to the corresponding voltage pins that are required for the device to function. From one to four of these supplies may be necessary, along with ground, VSS.

#### Time Intervals

New or revised data sheets in this book use letter symbols in accordance with standards recently adopted by JEDEC, the IEEE, and the IEC. Two basic forms are used. The first form is usually used in this book when intervals can easily be classified as access, cycle, disable, enable, hold, refresh, setup, transition, or valid times and for pulse durations. The second form can be used generally but in this book is used primarily for time intervals not easily classifiable. The second (unclassified) form will be described first. Since some manufacturers use this form for all time intervals, symbols in the unclassified form are given with the examples for most of the classified time intervals.



### tAB-CD

Subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval. Every effort is made to keep the A and C subscript length down to one letter, if possible (e.g., R for RAS and C for CAS of TMS4116).

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

- H = high or transition to high
- L = low or transition to low
- V = a valid steady-state level
- X = unknown, changing, or "don't care" level
- Z = high-impedance (off) state

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur.

For examples of symbols of this type, see TMS4116 (e.g., truct).

### Classified time intervals (general comments, specific times follow)

Because of the information contained in the definitions, frequently the identification of one or both of the two signal events that begin and end the intervals can be significantly shortened compared to the unclassified forms. For example, it is not necessary to indicate in the symbol that an access time ends with valid data at the output. However, if both signals are named (e.g., in a hold time), the from-to sequence is maintained.

#### Access time

The time interval between the application of a specific input pulse and the availability of valid signals at an output.

Example symbology:

Unclassified time intervals

in from-to sequence using the format:

Classified	Unclassified	Description
<sup>t</sup> a(A)	tAVQV	Access time from address
<sup>t</sup> a(S), <sup>t</sup> a(CS)	tSLQV	Access time from chip select (low)

#### Cvcle time

The time interval between the start and end of a cycle.

NOTE: The cycle time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval that must be allowed for the digital circuit to perform a specified function (e.g., read, write, etc.) correctly.

Example symbology:

Classified	Unclassified	Description
<sup>t</sup> c(R), <sup>t</sup> c(rd)	<sup>t</sup> AVAV(R)	Read cycle time
<sup>t</sup> c(W)	<sup>t</sup> AVAV(W)	Write cycle time

NOTE: R is usually used as the abbreviation for "read": however, in the case of dynamic memories, 'rd" is used to permit R to stand for RAS.

### Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

Example symbology:

Classified	Unclassified	Description
<sup>t</sup> dis(S)	tSHQZ	Output disable time after chip select (high)
<sup>t</sup> dis(W)	twloz	Output disable time after write enable (low)

These symbols supersede the older forms tpvz or tpxz.

### Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

NOTE: For memories these intervals are often classified as access times.

Example symbology:

Classified	Unclassified	Description
ten(SL)	tSLQV	Output enable time after chip select low

These symbols supersede the older form tpzy.

#### Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

Example symbology:

Classified	Unclassified	Description
<sup>t</sup> h(D)	<sup>t</sup> WHDX	Data hold time (after write high)
<sup>t</sup> h(RHrd)	<sup>t</sup> RHWH	Read (write enable high) hold time after $\overline{RAS}$ high)
<sup>t</sup> h(CHrd)	<sup>t</sup> CHWH	Read (write enable high) hold time after $\overline{CAS}$ high)
<sup>t</sup> h(CLCA)	<sup>t</sup> CL-CAX	Column address hold time after $\overline{CAS}$ low
<sup>t</sup> h(RLCA)	<sup>t</sup> RL-CAX	Column address hold time after $\overline{RAS}$ low
<sup>t</sup> h(RA)	<sup>t</sup> RL-RAX	Row address hold time (after $\overline{RAS}$ low)

These last three symbols supersede the older forms:

NEW FORM	OLD FORM
th(CLCA)	<sup>t</sup> h(ACL)
<sup>t</sup> h(RLCA)	<sup>t</sup> h(ARL)
<sup>t</sup> h(RA)	<sup>t</sup> h(AR)

NOTE: The from-to sequence in the order of subscripts in the unclassified form is maintained in the classified form. In the case of hold times, this causes the order to seem reversed from what would be suggested by the terms.

3

# **GLOSSARY/TIMING CONVENTIONS/DATA SHEET STRUCTURE**

#### Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

Example symbology:

Classified	Unclassified	Description
•		

τw(W)	ιωΓωμ	write pulse duration
tw(RL)	tRLRH	Pulse duration, RAS low

#### **Refresh time interval**

The time interval between the beginnings of successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE: The refresh time interval is the actual time interval between two refresh operations and is determined by the system in which the digital circuit operates. A maximum value is specified that is the longest interval for which correct operation of the digital circuit is guaranteed.

Example symbology:

Classified Unclassified Description

t<sub>rf</sub> Refresh time interval

#### Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
  - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

Example symbology:

Classified	Unclassified	Description
t <sub>su</sub> (D)	tDVWH	Data setup time (before write high)
t <sub>su</sub> (CA)	tCAV-CL	Column address setup time (before CAS low)
t <sub>su</sub> (RA)	<sup>t</sup> RAV-RL	Row address setup time (before RAS low)

### Transition times (also called rise and fall times)

The time interval between two reference points (10% and 90% unless otherwise specified) on the same waveform that is changing from the defined low level to the defined high level (rise time) or from the defined high level to the defined low level (fall time).

Example symbology:

Classified	Unclassified	Description
t <sub>t</sub> tt(CH) tr(C) tf(C)	<sup>t</sup> CHCH <sup>t</sup> CHCH <sup>t</sup> CLCL	Transition time (general) Low-to-high transition time of $\overline{CAS}$ $\overline{CAS}$ rise time $\overline{CAS}$ fall time



#### Valid time

(a) General

The time interval during which a signal is (or should be) valid.

(b) Output data-valid time

The time interval in which output data continues to be valid following a change of input conditions that could cause the output data to change at the end of the interval.

Example symbology:

Classified Unclassified Description

t<sub>V</sub>(A) tAXQX Output data valid time after change of address.

This supersedes the older form tPVX.

# PART III - TIMING DIAGRAMS CONVENTIONS

	MEAN	NG
TIMING DIAGRAM	INPUT	OUTPUT
SYMBOL	FORCING FUNCTIONS	RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low some time during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't Care	State unknown or changing
$\longrightarrow $	(Does not apply)	Centerline represents high- impedance (off) state.

### PART IV — BASIC DATA SHEET STRUCTURE

The front page of the data sheet begins with a list of key *features* such as organization, interface, compatibility, operation (static or dynamic), access and cycle times, technology (N or P channel, silicon or metal oxide gate), and power. In addition, the top view of the device is shown with the *pinout* provided. Next a general *description* of the device, system interface considerations, and elaboration on other device characteristics are presented. The next section is an explanation of the device's *operation* which includes the function of each pin (i.e., the relationship between each input (output) and a given type of memory). The functions basically involve starting, achieving, and ending a given type of memory cycle (e.g., programming or erasing EPROMs, or reading a memory location).

Augmenting the descriptive text there appears a *logic symbol* prepared in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 and explained in Section 10 of this book. Following the symbol is usually a *functional block diagram*, a flowchart of the basic internal structure of the device showing the signal paths for data, addresses, and control signals, as well as the internal architecture. Usually the next few pages contain the absolute maximum ratings (e.g., voltage supplies, input voltage, and temperature) applicable over the *operating free-air temperature range*. If the device is used outside of these values, it



may be permanently destroyed or at least it would not function as intended. Next, typically, are the *recommended operating conditions*, (e.g., supply voltages, input voltages, and operating temperature). The memory device is guaranteed to work reliably and to meet all data sheet parameters when operated in accord with the recommended operating conditions and within the specified timing. If the device is operated outside of these limits (minimum/maximum), the device's operation is no longer guaranteed to meet the data sheet parameters. Operation beyond the absolute maximum ratings as just described can result in catastrophic failures.


The next section provides a table of *electrical characteristics over full ranges of recommended operating conditions* (e.g., input and output currents, output voltages, etc.). These are presented as minimum, typical, and maximum values. Typical values are representative of operation at an ambient temperature of  $T_A = 25 \,^{\circ}C$  with all power supply voltages at nominal value. Next, input and output capacitances are presented. Each pin has a capacitance (whether an input, an output, or control pin). Minimum capacitances are not given, as the typical and maximum values are the most crucial.

The next few tables involve the device timing charateristics. The parameters are presented as minimum, typical (or nominal), and maximum. The *timing requirements over recommended supply voltage range and operating free-air temperature* indicate the device control requirements such as hold times, setup times, and transition times. These values are referenced to the relative positioning of signals on the timing diagrams, which follow. The *switching characteristics over recommended supply voltage* are device performance characteristics inherent to device operation once the inputs are applied. These parameters are guaranteed for the test conditions given. The interrelationship of the timing requirements to the switching characteristics is illustrated in *timing diagrams* for each type of memory cycle (e.g., read, write, program.)

At the end of a data sheet additional *applications information* may be provided such as how to use the device, graphs of electrical characteristics, or other data on electrical characteristics.



3-12





## ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."* 

4

4-2

OCTOBER 1977-REVISED NOVEMBER 1985

- 16,384 X 1 Organization
- 10% Tolerance on All Supplies
- All Inputs Including Clocks TTL Compatible
- Unlatched Three-State Fully TTL-Compatible
   Output
- Performance Ranges:

	ACCESS TIME ROW ADDRESS	ACCESS TIME COLUMN ADDRESS		READ- MODIFY- WRITE <sup>†</sup> CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
TMS4116-15	150 ns	100 ns	375 ns	375 ns
TMS4116-20	200 ns	135 ns	375 ns	375 ns
TMS4116-25	250 ns	165 ns	410 ns	515 ns

- Page-Mode Operation for Faster Access Time
- Common I/O Capability with Early Write Feature
- Low-Power Dissipation
  - Operating . . . 462 mW (Max)
  - Standby . . . 20 mW (Max)
- 1-T Cell Design, N-Channel Silicon-Gate Technology
- 16-Pin 300-Mil (7,62-mm) Package Configuration

### description

The TMS4116 series is composed of monolithic high-speed dynamic 16,384-bit MOS random-access memories organized as 16,384 one-bit words, and employs single-transistor storage cells and N-channel silicon-gate technology.

All inputs and outputs are compatible with Series 74 TTL circuits including clocks: Row-Address Strobe  $\overrightarrow{RAS}$  (or  $\overrightarrow{R}$ ) and Column-Address Strobe  $\overrightarrow{CAS}$  (or  $\overrightarrow{C}$ ). All address lines (A0 through A6) and data in (D) are latched on chip to simplify system design. Data out (Q) is unlatched to allow greater system flexibility.

Typical power dissipation is less than 350 milliwatts active and 6 milliwatts during standby (VCC is not required during standby operation). To retain data, only 10 milliwatts average power is required which includes the power consumed to refresh the contents of the memory.

The TMS4116 series is offered in a 16-pin dual-in-line plastic (N suffix) package and is guaranteed for operation from 0°C to 70°C. The package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

#### operation

#### address (A0-A6)

Fourteen address bits are required to decode 1 of 16,384 storage cell locations. Seven row-address bits are set up on pins A0 through A6 and latched onto the chip by the row-address strobe (RAS). Then the

<sup>†</sup>The term "read-write cycle" is sometimes used as an alternative to "read-modify-write cycle."

PRODUCTION DATA documents contain information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.



N PACKAGE (TOP VIEW)	
VBB         1         16         VSS           D         2         15         CAS           W         3         14         Q           RAS         Q         13         A6           A0         5         12         A3           A2         6         11         A4           A1         7         10         A5           VDD         8         9         Vcc	

PIN	NOMENCLATURE
A0-A6	Addresses
CAS	Column-Address Strobe
D	Data Input
a	Data Output
RAS	Row-Address Strobe
VBB	- 5-V Power Supply
Vcc	5-V Power Supply
VDD	12-V Power Supply
VSS	Ground
$\nabla$	Write Enable

seven column-address bits are set up on pins A0 through A6 and latched onto the chip by the columnaddress strobe (CAS). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

## data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overrightarrow{CAS}$  is brought low. In a read cycle, the output goes active after the enable time interval  $t_a(C)$  that begins with the negative transition of  $\overrightarrow{CAS}$  as long as  $\underline{t_a(R)}$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overrightarrow{CAS}$  is low;  $\overrightarrow{CAS}$  going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every two milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 128 row addresses (A0 through A6) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  remains high (inactive) for this refresh sequence, thus conserving power.

#### page mode


Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses on the same page is eliminated. To extend beyond the 128 column locations on a single RAM, the row address and RAS is applied to multiple 16K RAMs; CAS is decoded to select the proper RAM.

#### power up

VBB must be applied to the device either before or at the same time as the other supplies and removed last. Failure to observe this precaution will cause dissipation in excess of the absolute maximum ratings due to internal forward bias conditions. This also applies to system use, where failure of the VBB supply must immediately shut down the other supplies. After power up, eight RAS cycles must be performed to achieve proper device operation.




logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin (see Note 1)	-0.5 V to 20 V
Voltage on VCC, VDD supplies with respect to VSS	1 V to 15 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, VBB (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.

## recommended operating conditions

			MIN	NOM	MAX	UNIT
VBB	Supply voltage		-4.5	-5	-5.5	V
Vcc	Supply voltage	· · · · · · · · · · · · · · · · · · ·	4.5	5	5.5	V
VDD	Supply voltage		10.8	12	13.2	V
VSS	Supply voltage			0		V
VIH	High-level input voltage	All inputs except RAS, CAS, WRITE	2.4		7	v
ЧН	righterer input voltage	RAS, CAS, WRITE	2.7		7	
VIL	Low-level input voltage (see Note	2)	-1	0	0.8	V
TA	Operating free-air temperature		0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage only.

4

TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	v
lj	Input current (leakage)	$V_I = 0 V$ to 7 V, All other pins = 0 V except $V_{BB} = -5 V$			10	μA
ю	Output current (leakage)	$V_0 = 0$ to 5.5 V, CAS high			±10	μA
<sup>I</sup> BB1	•			50	200	μA
Icc1‡	Average operating current	Minimum cycle time			4§	mA
IDD1	during read or write cycle	,		27	35	mA
IBB2				10	100	μA
ICC2	Standby current	After 1 memory cycle			±10	μA
IDD2		RAS and CAS high		0.5	1.5	mA
IBB3		Minimum cycle time		50	200	μA
іссз	Average refresh current	RAS cycling,			±10	μA
IDD3	-	CAS high		20	27	mA
I <sub>BB4</sub>		Minimum cycle time		50	200	μA
ICC4‡	Average page-mode current	RAS low,			4§	mA
IDD4		CAS cycling		20	27	mA

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

 $^{\dagger}$  All typical values are at  $T_{A}$  = 25°C and nominal supply voltages.

<sup>‡</sup> V<sub>CC</sub> is applied only to the output buffer, so I<sub>CC</sub> depends on output loading.

§ Output loading two standard TTL loads.

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	Т	YP†	MAX	UNIT
Ci(A)	Input capacitance, address inputs		4	5	pF
C <sub>i(D)</sub>	Input capacitance, data input		4	5	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		8	10	pF
Ci(W)	Input capacitance, write enable input		8	10	pF
Co	Output capacitance		5	7	pF

## switching characteristics over recommended supply voltage range and operating free-air temperature range

	DADAMETED	TEST CONDITIONS	ALT.	TMS4	116-15	TMS4	116-20	TMS4	116-25	UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		100		135		165	ns
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series, 74 TTL gates	<sup>t</sup> RAC		150		200		250	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	50	ο	60	ns

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$  and nominal supply voltages.




# timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS4116-15 TMS4116-20		4116-20	TMS4116-25		· · · · ·	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	170		225		275		ns
t <sub>c(rd)</sub>	Read cycle time	tRC	375		375		410		ns
t <sub>c(W)</sub>	Write cycle time	tWC	375		375		410		ns
t <sub>c(rdW)</sub>	Read-modify-write cycle time	tRWC	375		375		515		ns
tw(CH)	Pulse duration, CAS high (precharge time)	tCP	60		80		100		ns
	Pulse duration, CAS low		100	10,000	135	10,000	165	10,000	ns
tw(CL)		tCAS		10,000		10,000		10,000	
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		120		150		ns
tw(RL)	Pulse duration, RAS low	tRAS		10,000	200	10,000	250	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		75		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tŢ	· 3	35	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	-10		-10		-10		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	<sup>t</sup> RCS	0		0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		80		100		ns
	Write-command setup time before RAS high	tRWL	60		80		100		ns
<sup>t</sup> h(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	45		55		75		ns <sup>`</sup>
th(RA)	Row-address hold time	tRAH	20		25		35		ns
th(RLCA)	Column-address hold time	tAR	95		120		160		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45	· · · · ·	55		75		ns
th(RLD)	Data hold time after RAS low		95		120		160		ns
th(WLD)	Data hold time after W low		45		55		75		ns
th(rd)	Read-command hold time	tRCH	0		0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55	,	75		ns
<sup>t</sup> h(RLW)	Write-command hold time after RAS low	tWCR	95		120		160		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	150		200		250		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	<sup>t</sup> CRP	-20		-20		-20		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	100		135		165		ns
<sup>t</sup> CLWL	Delay time, CAS low to W low (read-modify-write-cycle only)	tCWD	70		95		125		лѕ
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD	20	50	25	65	35	85	ns
tRLWL	Delay time, RAS low to W low (read-modify-write-cycle only)	<sup>t</sup> RWD	120		160	· · · · ·	200		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	-20		-20		-20		ns
trf	Refresh time interval	tREF		2		2		2	ms




4-8

read cycle timing






early write cycle timing






Dynamic RAMs


write cycle timing



<sup>†</sup> The enable time ( $t_{en}$ ) for a write cycle is equal in duration to the access time from  $\overline{CAS}$  ( $t_{a(C)}$ ) in a read cycle; but the same active levels at the output are invalid.











Dynamic RAMs

page-mode read cycle timing




4°

**Dynamic RAMs** 





TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001















PAGE-MODE CYCLE RATE (& TIME) vs MAX SUPPLY CURRENT, IDD4



<sup>103</sup>tc(p)-Page-Mode Cycle Rate-MHz






JULY 1983-REVISED NOVEMBER 1985

- Dual Accessibility One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for Both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design
- Random Access Port Looks Exactly Like a TMS4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536×1 Organization
- Supported by TI's TMS34061 Video System Controller (VSC)
- Maximum Access Time from RAS Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with "Early Write" Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (TMS4161-15) —Operating . . . 250 mW (Typical) —Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- SOE Simplifies Multiplexing of Serial Data Streams
- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





PIN NOMENCLATURE						
A0-A7	Address Inputs	SIN	Serial Data In			
CAS	Column-Address Strobe	SOE	Serial Output Enable			
D	Random-Access	SOUT	Serial Data Out			
	Data In	TR/QE	Register Transfer/			
NC	No Connection		Q Output Enable			
Q	Random-Access	VDD	5-V Supply			
	Data Out	Vss	Ground			
RAS	Row-Address Strobe	W	Write Enable			
SCLK	Serial Data Clock					



Copyright © 1985, Texas Instruments Incorporated

4

4-17

## description

The TMS4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The randomaccess port makes the memory look like it is organized as 65,536 words of one bit each like the TMS4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs. The TMS4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel doublelevel polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4161 is offered in 20-pin plastic dual-in-line and 22-pin plastic chip carrier packages. It is guaranteed for operation from 0 °C to 70 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

### random access address space to sequential address space mapping

The TMS4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11 only the most significant register can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle (TR/QE at logic level "0" as RAS falls) a total of 256 bits can be sequentially read out.



## functional block diagram



#### random-access operation

## TR/QE

The TR/QE pin has two functions. First, it selects either register transfer or random-access operation as RAS falls, and second, if this is a random-access operation, it functions as an output enable after CAS falls.

To use the TMS4161 in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{TR}/\overline{QE}$  high as  $\overline{RAS}$  falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding  $\overline{TR}/\overline{QE}$  low as  $\overline{RAS}$  falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once  $\overline{CAS}$  has been pulled low,  $\overline{TR}/\overline{QE}$  controls when the data will appear at the Q output (if this is a read cycle). Whenever  $\overline{TR}/\overline{QE}$  is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).



### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain inthe high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as CAS or TR/QE is held high. Data will not appear on the output until after both CAS and TR/QE have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if tcQE is greater than tcQE MAX, and tRLCL is greater than tRLCL MAX. Likewise, ta(C) MAX is valid only if trRLCL is greater than tRLCL MAX. Once the output is valid, it will remain valid while CAS and TR/QE are both low; CAS or TR/QE going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.



### sequential-access operation

## TR/QE

Memory transfer operations involving parallel use of the shift register are first indicated by bringing  $\overline{TR}/\overline{OE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

#### write enable (W)

In the sequential access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{QE}$  are latched on the falling edge of  $\overline{RAS}$ .

### register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when  $\overline{CAS}$  falls. However, the  $\overline{CAS}$  and register address signals need not be supplied every transfer cycle, only when it is desired to change or select a new register.

#### SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The TMS4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of  $t_{a}(RSO)$  from RAS high during a parallel load of the shift registers.

### SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The TMS4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SLCK rises. These features make it possible to easily connect TMS4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SLCK cycle time to allow manipulation of the serial data. When loading data into the shift register from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

#### SOE

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of TMS4161 memories into the same external video circuitry. When  $\overline{\text{SOE}}$  is at a logic low level, SOUT will be enabled and the proper data read out. When  $\overline{\text{SOE}}$  is at a logic high level, SOUT will be disabled and be in the high-impedance state.



#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift register has remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will also lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift register.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except VDD and data out (see Note 1)
Voltage range on VDD supply and data out with respect to VSS
Short circuit output current
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.5	5	5.5	v
VSS	Supply voltage		0		v
VIH	High-level input voltage	2.4		V <sub>DD+0.3</sub>	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	v
TA	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this
occurrence.

4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



DADANETED		TEAT CONDITIONS	Т	MS4161	-15	TMS4161-20			
	PARAMETER	TEST CONDITIONS		MIN TYP <sup>†</sup>		MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage (Q, SOUT)	I <sub>OH</sub> = -5 mA	2.4			2.4			v
V <sub>OL</sub>	Low-level output voltage (Q, SOUT)	I <sub>OL</sub> = 4.2 mA			0.4			0.4	v
ų	Input current (leakage)	$V_{I} = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5 V,$ All other pins = 0 V			±10			±10	μA
IO	Output current (leakage) (Q, SOUT)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$			±10			±10	μA
IDD 1	Average operating current during read or write cycle	t <sub>C(rd)</sub> = minimum cycle time,         TR/QE       low after RAS falls, ‡         SCLK and SIN low,         SOE       high,         No load on Q and SOUT		50	70	-	50	70	mA
IDD2 <sup>§</sup>	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high,		16	20		16	20	mA
I <sub>DD3</sub>	Average refresh current	No load on Q and SOUT         t <sub>C(rd)</sub> = minimum cycle time,         CAS high, RAS cycling,         SCLK and SIN low,         SOE high,         TR/QE high,         No load on Q and SOUT		. 42	55		37	50	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle time, RAS low, CAS cycling, TR/ΩE low after RAS falls, SCLK and SIN low, SOE high, No load on Ω and SOUT		45	55		40	50	mA
I <sub>DD5</sub>	Average shift register current (includes IDD2)	$\overline{RAS}$ and $\overline{CAS}$ high, No load on Q and SOUT, $t_{C(SCLK)} = t_{C(SCLK)}$ min		30	40		30	40	mA
IDD6	Worst case average DRAM and shift register current	$\begin{array}{l} t_{C(rd)} = \text{ minimum cycle time,} \\ t_{C(SCLK)} = \text{ minimum cycle time,} \\ \overline{TR/QE} \text{ low after } \overline{RAS} \text{ falls,} \\ No \text{ load on } Q \text{ and } SOUT \end{array}$		85	95		80	90	mA

### electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

NOTE 5: Additional information on I<sub>DD1</sub> - I<sub>DD6</sub> on page 4-40. <sup>†</sup> All typical values are at T<sub>A</sub> = 25°C and nominal supply voltages. <sup>‡</sup> See appropriate timing diagram. <sup>§</sup> V<sub>IL</sub> > -0.6 V.



capacitance over recommended supply voltage and operating free-air temperature range, f = 1 MHz

	PARAMETER	TYP†	MAX	UNIT
Ci(A)	Input capacitance, address inputs	4	5	
Ci(D).	Input capacitance, data input	4	5	1
Ci(RC)	Input capacitance, strobe inputs	8	10	1
Ci(W)	Input capacitance, write enable input	8	10	1
Ci(CK)	Input capacitance, serial clock	8	10	
Ci(SI)	Input capacitance, serial in	4	5	pF
Ci(SOE)	Input capacitance, serial output enable	4	5	
Ci(TR)	Input capacitance, register transfer input	4	5	1
Co(Q)	Output capacitance, random-access data	5	7	]
Co(SOUT)	Output capacitance, serial out	5	7	1

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER		PARAMETER TEST CONDITIONS <sup>†</sup> ALT.		TMS4161-15	TMS4161-20	
		TEST CONDITIONS	SYMBOL	MIN MAX	MIN MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	$C_L = 100  pF$	<sup>t</sup> CAC	100	135	
t <sub>a</sub> (QE)	Access time of Q from TR/QE low	C <sub>L</sub> = 100 pF		40	50	
<sup>t</sup> a(R)	Access time from RAS	$t_{RLCL} = MAX,$ $C_{L} = 100  pF$	<sup>t</sup> RAC	150	200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high	C <sub>L</sub> = 30 pF		65	85	-
ta(SOE)	Access time from SOE low to SOUT	C <sub>L</sub> = 30 pF		20	25	ns
ta(SO)	Access time from SCLK	$C_L = 30 \text{ pF}$		45	50	
<sup>t</sup> dis(CH) <sup>‡</sup>	Q output disable time from CAS high	C <sub>L</sub> = 100 pF	tOFF	40	40	
<sup>t</sup> dis(QE) <sup>‡</sup>	Q output disable time from TR/QE high	C <sub>L</sub> = 100 pF		30	40	-
<sup>t</sup> dis(SOE) <sup>‡</sup>	Serial output disable time from SOE high	C <sub>L</sub> = 30 pF		20	25	

<sup>†</sup>Figure 1 shows the load circuit.

<sup>+</sup>The maximum values for t<sub>dis(CH)</sub>, t<sub>dis(QE)</sub>, and t<sub>dis(SOE)</sub> define the time at which the output achieves the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.



4

		ALT.	TMS4	TMS4161-15 TMS4161-20			
		SYMBOL	MIN	MAX	MIN	MAX	UNI
t <sub>c</sub> (P)	Page-mode cycle time	tPC	160		225		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	240		315		ns
t <sub>c(W)</sub>	Write cycle time	twc	240		315		ns
t <sub>c(TW)</sub>	Transfer write cycle time <sup>‡</sup>		240		315		ns
tc(Trd)	Transfer read cycle time		240		315		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	265		330		ns
tc(SCLK)	Serial-clock cycle time	tSCC	45	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time§	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low	<sup>t</sup> CAS	100	10,000	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RL)	Pulse duration, RAS low#	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	twp	45		45		ns
tw(CKL)	Pulse duration, SCLK low		10		10		ns
tw(CKH)	Pulse duration, SCLK high		12		12		ns
tw(QE)	TR/QE pulse duration low time (read cycle)		40		40		ns
	Transition times (rise and fall)	+_	3	50	3	50	ns
<sup>t</sup> t	RAS, CAS, and SCLK	tΤ	3		5	50	113
t <sub>su(CA)</sub>	Column-address setup time	<sup>t</sup> ASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (RW)	W setup time before RAS low with TR/OE low	· .	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	tWCS	- 5		- 5		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		60		ns
t <sub>su</sub> (TR)	TR/QE setup time before RAS low		0		0		ns
t <sub>su</sub> (SI)	Serial-data setup time before SCLK high		6		6		ns
th(SI)	Serial-data-in hold time after SCLK high		3		3		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	45		55		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RW)	$\overline{W}$ hold time after $\overline{RAS}$ low with $\overline{TR}/\overline{QE}$ low		20		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	95		120		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	110		145		ns
th(WLD)	Data hold time after W low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns

(Continued next page.)

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns except  $t_{C(SCLK)}$  which assumes  $t_t = 3$  ns. <sup>‡</sup>Multiple transfer write cycles require separation by either a 500 ns RAS-precharge interval or any other active RAS-cycle. §Page-mode only.

In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

#In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TMS4	161-15	TMS4		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
th(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	110		145		ns
<sup>t</sup> h(RSO)	Serial-data-out hold time after RAS low with TR/QE low		30		30		ns
<sup>t</sup> h(SO)	Serial-data-out hold time after SCLK high		8		8		ns
<sup>t</sup> h(TR)	TR/QE hold time after RAS low (transfer)		20		20		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLQEH	Delay time, CAS low to QE high		100		135		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	100		135		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	65		75		ns
<sup>t</sup> CQE	Delay time, $\overline{CAS}$ low to $\overline{OE}$ low (maximum value specified only to guarantee t <sub>a(OE)</sub> access time)			60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80	50,000	80	50,000	ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	50	30	65	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	135		150		ns
<sup>t</sup> CKRL	Delay time, SCLK high before RAS low with TR/QE low <sup>II</sup>		10	50,000	10	50,000	ns
<sup>t</sup> rf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
t <sub>rf(SR)</sub>	Refresh time interval, shift register \$\$	tREF2		50,000		50,000	ns

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

SCLK may be high or low during  $t_{W(RL)}$ , but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with TR/QE low (i.e., before a transfer cycle). \*See "refresh" on page 4-22.

#### - See Terresh on page 4-22.

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1. LOAD CIRCUIT





early write cycle timing






Dynamic RAMs

4


write cycle timing



<sup>†</sup>The enable time ( $t_{en}$ ) for a write cycle is equal in duration to the access time from  $\overline{CAS}$  ( $t_{a(C)}$ ) in a read cycle; but the active levels at the output are invalid.



read-write/read-modify-write cycle timing






4-30

4

**Dynamic RAMs** 




NOTES: 7. Timing is for non-multiplexed D, Q, and Address lines. 8. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.



TMS4161 65,536-BIT MULTIPORT VIDEO RAM

TEXAS TO INSTRUMENTS

aMAA simsny D





NOTES: 7. Timing is for non-multiplexed D, Q, and Address lines.

9. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

TMS4161 65,536-BIT MULTIPORT VIDEO RAM

TEXAS TEXAS TEXAS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001





# page-mode read-modify-write cycle timing

65,536-BIT MULTIPORT VIDEO RAM TMS4161


**Dynamic RAMs** 

4

4-33


TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

RAS-only refresh timing





## shift register to memory timing




- NOTES: 11. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows.
  - 12. SOE assumed low.
  - 13. SCLK may be high or low during tw(RL).

4

Dynamic RAMs

memory to shift register timing




- NOTES: 12. SOE assumed low.
  - 13. SCLK may be high or low during tw(RL).

14. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.



## serial data shift timing



NOTES: 15. When loading data into the shift register from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.

16. While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t<sub>su(TR)</sub> and t<sub>h</sub>(TR) timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.




Dynamic RAMs

**Pynamic RAMs** 

4

TMS4161 65,536-bit multiport video RAM




TCAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length. NOTES: 12. SOE assumed low.

- 17. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.
- 18. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t<sub>CKRL</sub> prior to RAS falling with TR/OE low.

4-38

TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001 




<sup>†</sup>CAS and register address need not be supplied every transfer cycle, only when it is desired to change from one register address to another. NOTES: 12. SOE assumed low.

18. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/QE low.

19. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

Dynamic RAMs





/

# TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

MAY 1985-REVISED NOVEMBER 1985

This Data Sheet Is Applicable to All TMS4164s Symbolized with Code "A" as Described on Page 4-57.

- 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout in Dual-in-Line Package
- Performance Ranges:

•	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
'4164-12	120 ns	70 ns	230 ns	255 ns
'4164-15	150 ns	85 ns	260 ns	290 ns
'4164-20	200 ns	135 ns	330 ns	345 ns

- Upward Pin Compatible with TMS4116 (16K Dynamic RAM)
- First Military Version of 64K DRAM
- Also Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), S(-55°C to 100°C), or M(-55°C to 125°C) Temperature Ranges
- Operations of the TMS4164 Can Be Controlled by TI's TMS4500A and/or THCT4501 Dynamic RAM Controllers
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
  - Operating . . . 135 mW (Typ)
  - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

POST

#### description


The TMS4164 is a high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.

Texas Instruments	Copyright © 1985, Texas Instruments Incorporated
T OFFICE BOX 1443 . HOUSTON TEXAS 7700	1

	N PACKAGE (TOP VIEW)								
NC D RAS A0 A2 VDD	1 2 3 4 5 6 7 8	U16 15 14 13 12 11 10 9	Vss CAS Q A6 A3 A4 A5 A7						





PIN NOMENCLATURE						
A0-A7	Address Inputs					
CAS	Column-Address Strobe					
D	Data In					
NC	No Connection					
۵	Data Out					
RAS	Row-Address Strobe					
VDD	5-V Supply					
VSS	Ground					
$\overline{w}$	Write Enable					

4-41

4

# TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

The TMS4164 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 135 mW typical operating and 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The TMS4164 is offered in 16-pin dual-in-line plastic (N suffix) and 18-lead plastic chip carrier (FP suffix) packages. The dual-in-line plastic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS4164 is guaranteed for operation from 0°C to 70°C.

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overrightarrow{CAS}$  or  $\overrightarrow{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overrightarrow{W}$  is brought low prior to  $\overrightarrow{CAS}$  and the data is strobed in by  $\overrightarrow{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overrightarrow{CAS}$  will already be low, thus the data will be strobed in by  $\overrightarrow{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of CAS as long as  $t_a(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the ouput buffer is in the high-impedance state unless CAS is applied, The RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.



4


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, RAS must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight RAS cycles before proper device operation is achieved.

#### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



## TMS4164 65,536 BIT DYNAMIC RANDOM-ACCESS MEMORY

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin except VDD and data out (see Note 1)	-1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	–1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to VSS.
  - 2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.



#### recommended operating conditions

		MIN NO	XAM MC	UNIT
VDD	Supply voltage	4.5	5 5.5	V
VSS	Supply voltage		. 0	V
	$V_{DD} = 4.5 V$	2.4	4.8	
VIH	$V_{DD} = 5.5 V$	2.4	6	] Ý
VIL	Low-level input voltage (see Notes 3 and 4)	-0.6	0.8	V
ТА	Operating free-air temperature	0	70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

 Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

	DADAMETED	TEST	TMS4164-12		TMS4164-15				
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	1		0.4	V
h	input current (leakage)	$V_I = 0$ V to 5.8 V, $V_{DD} = 5$ V, All other pins = 0 V			±10			± 10	μΑ
lo	Output current (leakage)	$V_0 = 0.4$ to 5.5 V, $V_{DD} = 5$ V, $\overline{CAS}$ high			± 10		•	±10	μA
<sup>I</sup> DD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		40	48		35	45	mA
<sup>§</sup> 2DD	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		28	40		25	37	mA
IDD4	Average page-mode current	$t_{C(P)}$ = minimum cycle, RAS low and CAS cycling, All outputs open		28	40		25	37	mA

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}$ C and nominal supply voltages.

<sup>‡</sup>Additional information on page 4-58.

<sup>§</sup>V<sub>IL</sub>> -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



# TMS4164 65.536-BIT DYNAMIC RANDOM-ACCESS MEMORY

PARAMETER		TEST		TMS4164-20		
		CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$			0.4	V
4	Input current (leakage)	$V_{I} = 0 V$ to 5.8 V, $V_{DD} = 5 V$ All other pins = 0 V			± 10	μA
1 <sub>0</sub>	Output current (leakage)	$V_O = 0.4$ to 5.5 V, $V_{DD} = 5$ V, $\overline{CAS}$ high			±10	μΑ
IDD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open		27	37	mA
IDD2 <sup>§</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5	mA
IDD3‡	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		20	32	mA
IDD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		20	32	mA

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

 $^\dagger$  All typical values are at  $T_A$  = 25 °C and nominal supply voltages. <code>‡Additional information on page 4-58</code>.

<sup>§</sup>V<sub>IL</sub>> -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

#### capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	TYP <sup>†</sup>	MAX	UNIT
Ci(A)	Input capacitance, address inputs	4	5	pF
C <sub>i(D)</sub>	Input capacitance, data input	 4	5	pF
Ci(RC)	Input capacitance strobe inputs	 6	8	pF
Ci(W)	Input capacitance, write enable input	 6	8	pF
Co	Output capacitance	5	6	pF

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT.	TMS4164-12		TMS4164-15		UNIT
			SYMBOL	MIN	MAX	K MIN	MAX	UNIT
<sup>t</sup> A(C)	Access time from $\overline{CAS}$	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		70		85	ns
ta(R)	Access time from RAS	$C_L = 100 \text{ pF}, t_{RLCL} = MAX,$ Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns



# switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER			ALT.	TMS4	UNIT	
		TEST CONDITIONS	SYMBOL	MIN	MIN MAX	
t <sub>a</sub> (C)	Access time from $\overline{CAS}$	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates `	<sup>t</sup> CAC		135	ns
t <sub>a(R)</sub>	Access time from RAS	$C_L = 100 \text{ pF}, t_{RLCL} = MAX,$ Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	50	ns



# TMS4164 65,536 BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

		ALT.	TMS4	TMS4164-12		TMS4164-15	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	130		145		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns
t <sub>c</sub> (W)	Write cycle time	twc	230		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	255		290		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	70	10,000	85	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		100		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	twp	40		45		ns
<sup>t</sup> t	Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	3	50	3	50	ns
tsu(CA)	Column-address setup time	tASC	-5		-5	-	ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
tsu(WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		50		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		45		ns
th(RA)	Row-address hold time	<sup>t</sup> BAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85	<u> </u>	95		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	40		45		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	85		95		ns
th(WLD)	Data hold time after W low	tDHW	40		45		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	<sup>t</sup> BBH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	40		45		ns
th(RLW)	Write-command hold time after RAS low	tWCR	85		95		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	70		85		ns
	Delay time, CAS low to W low		- 40		60		
tCLWL	(read-modify-write cycle only)	tCWD	40		60		ns
	Delay time, RAS low to CAS low (maximum		15	50	20	65	
<sup>t</sup> RLCL	value specified only to guarantee access time)	tRCD	15	50	20	05	ns
	Delay time, RAS low to W low			<u> </u>	4.00		
tRLWL	(read-modify-write cycle only)	tRWD	110		120		ns
	Delay time, W low to CAS		· _				_
tWLCL	low (early write cycle)	twcs	-5		-5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

ې

<sup>‡</sup>Page mode only.

<sup>5</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>sul(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



4

1		ALT.	TMS4164-2	
1		SYMBOL	MIN MA	X
t <sub>c(P)</sub>	Page-mode cycle time	tPC	225	ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	330	ns
t <sub>c</sub> (W)	Write cycle time	twc	330	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	345	ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	80	ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	135 10,00	)0 ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	120	ns
tw(RL)	Pulse duration, RAS low	tRAS	200 10,00	00 ns
tw(W)	Write pulse duration	twp	55	ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tT	3 !	i0 ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	-5	ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0	ns
t <sub>su(D)</sub>	Data setup time	tDS	0	ns
t <sub>su(rd)</sub>	Read-command setup time	TRCS	0	ns
tsu(WCH)	Write-command setup time before CAS high	tCWL	60	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	60	ns
h(CLCA)	Column-address hold time after CAS low	tCAH	55	ns
th(RA)	Row-address hold time	tRAH	25	ns
th(RLCA)	Column-address hold time after RAS low	tAR	120	ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	55	ns
h(RLD)	Data hold time after RAS low	tDHR	145	ns
th(WLD)	Data hold time after W low	tDHW	55	ns
h(CHrd)	Read-command hold time after CAS high	tRCH	0	ns
h(RHrd)	Read-command hold time after RAS high	tRRH	5	ns
th(CLW)	Write-command hold time after CAS low	tWCH	55 ,	ns
th(RLW)	Write-command hold time after RAS low	tWCR	145	ns
RLCH	Delay time, RAS low to CAS high	tCSH	200	ns
CHRL	Delay time, CAS high to RAS low	tCRP	0	ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	135	ns
	Delay time, CAS low to W low			
tCLWL	(read-modify-write cycle only)	<sup>t</sup> CWD	65	ns
	Delay time, RAS low to CAS low (maximum			_
<sup>t</sup> RLCL	value specified only to guarantee access time)	tRCD	25 6	5 ns
	Delay time, RAS low to W low			
<sup>t</sup> RLWL	(read-modify-write cycle only)	tRWD	130	ns
	Delay time, W low to CAS			
tWLCL	low (early write cycle)	twcs	-5	ns
t <sub>rf</sub>	Refresh time interval	tREF	·····	4 ms

# timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>Page mode only.


In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RLI)</sub>).



# TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY











read cycle timing






### early write cycle timing



# TMS4164 65,536 BIT DYNAMIC RANDOM ACCESS MEMORY


write cycle timing



<sup>†</sup> The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.




read-modify-write cycle timing



# TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY


page-mode read cycle timing





**Dynamic RAMs** 

4




NOTE 3: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

Dynamic RAMs


4-55

IEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001




NOTE 4: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

**RAS-only refresh timing** 



#### device symbolization

This data sheet is applicable to all TI TMS4164 Dynamic RAMs with the code "A" to the left of the date code as shown below:






4

**Dynamic RAMs** 


# TMS4164 65,536 BIT DYNAMIC RANDOM ACCESS MEMORY



#### **TYPICAL CHARACTERISTICS**



## TMS4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY





Dynamic RAMs

4

4-59

4 Dynamic RAMs

APRIL 1985-REVISED NOVEMBER 1985

- 2 X 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- Operating Free-Air Temperature . . . 0°C to 70°C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation

   Operating . . . 193 mW (Typ)
   Standby . . . 35 mW (Typ)
- Max Access/Min Cycle Times:

	ACCESS TIME ROW	ACCESS TIME COLUMN	READ OR WRITE	READ- MODIFY- WRITE
	(MAX)	ADDRESS (MAX)	(MIN)	(MIN)
TMS41128B-15	150 ns	85 ns	260 ns	315 ns

SMOS (Scaled-MOS) N-Channel Technology

#### description

The TMS41128B consists of two high-speed, 65,536-bit, dynamic random-access memories that are separately packaged. These DRAMs are electrically similar to TMS4164s; however, the pin out is different. The two packages are permanently connected, pin for pin, one on top of the other. The result is a 16-pin memory device organized as 131,072 words of one bit each with essentially the same characteristics of the TMS4164 NMOS dynamic RAM.

A logic low on the RAS1 input selects the lower DRAM; a logic low on the RAS2 input selects the upper DRAM.

The TMS41128B-15 features a RAS access time of 150 ns. Power dissipation is 193 mW typical operating, 35 mW typical standby.

Refresh period is extended to 4 ms, and during this period each of the 256 rows must be strobed with RAS1 and RAS2 in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clock, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS41128B is offered in 16-pin plastic dual-in-line stacked packages and is guaranteed for operation from 0°C to 70°C. This package is designed for insertion in mounting-hole rows on 300-mil (7,62-mm) centers.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the tarms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

16-PIN PLASTIC				
DUAL-IN-LINE STACKED PACKAGES †				
(TOP VIEW)				

$\begin{array}{c c} D & \hline 1 & \hline 16 \\ \hline W & 2 \\ \hline 15 \\ \hline CAS \\ \hline AS 1 \\ \hline 3 \\ \hline 4 \\ \hline 5 \\ \hline 12 \\ \hline 3 \\ \hline 4 \\ \hline 3 \\ \hline 4 \\ \hline 3 \\ \hline 4 \\ \hline 5 \\ \hline 12 \\ \hline 3 \\ \hline 4 \\ \hline 3 \\ \hline 4 \\ \hline 5 \\ \hline 12 \\ \hline 3 \\ \hline 4 \\ \hline 3 \\ \hline 4 \\ \hline 5 \\ \hline 12 \\ \hline 3 \\ \hline 4 \\ \hline 3 \\ \hline 4 \\ \hline 5 \\ \hline 1 \\ \hline 1 \\ \hline 4 \\ \hline 5 \\ \hline 1 \\ 1 \\$	

 $^{\dagger}$  RAS1 (pin 3) selects the lower DRAM, and pin 3 on the upper DRAM is a no connect. RAS2 (pin 4) selects the upper DRAM, and pin 4 on the lower DRAM is a no connect.

PIN	PIN NOMENCLATURE				
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
a	Data Out				
RAS1, RAS2	Row-Address Strobes				
VDD	5-V Supply				
Vss	Ground				
W	Write Enable				

4

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS1}$  or  $\overline{RAS2}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS1}$ ,  $\overline{RAS2}$ , and  $\overline{CAS}$ . RAS1 and  $\overline{RAS2}$  are similar to a chip enable in that they activate the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers. When  $\overline{CAS}$  is applied to the device, only one of the  $\overline{RAS}$  signals (either  $\overline{RAS1}$  or  $\overline{RAS2}$ ) must be applied to select either the lower DRAM or the upper DRAM. When a  $\overline{RAS-only}$  refresh is performed ( $\overline{CAS}$  logic high), both  $\overline{RAS1}$  and  $\overline{RAS2}$  may be applied simultaneously.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overrightarrow{CAS}$  or  $\overrightarrow{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overrightarrow{W}$  is brought low prior to  $\overrightarrow{CAS}$  and the data is strobed in by  $\overrightarrow{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overrightarrow{CAS}$  will already be low, thus the data will be strobed in by  $\overrightarrow{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TT<u>L</u> loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval ta(C) that begins with the negative transition of CAS as long as  $t_{a(R)}$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every 4 ms on both DRAMs to retain data. Since the output buffer is in the high-impedance state unless  $\overline{CAS}$  is applied, The  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with both  $\overline{RAS}1$  and  $\overline{RAS}2$  causes all bits in each row to be refreshed.  $\overline{CAS}$  must remain high (inactive) for this refresh sequence.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.


#### power-up

After power up,  $\overline{RAS1}$  and  $\overline{RAS2}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.



logic symbol<sup>†</sup>

functional block diagram



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin except VDD and data out (see Note 1) $\dots \dots \dots$
Voltage on VDD supply and data out with respect to VSS
Short circuit output current
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

 Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
VDD	Supply voltage			4.5	5	5.5	v
VSS	Supply voltage				0		V
	· High-level input voltage	V <sub>DD</sub> = 4.5 V		2.4		4.8	·
VIH		$V_{DD} = 5.5 V$		2.4		6	] *
VIL	Low-level input voltage (see Notes 3 and 4)		-0.6		0.8	v	
TA	Operating free-air tempera	ture		0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

_	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	V
ų	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			± 20	μA
ю	Output current (leakage)	$V_0 = 0.4$ to 5.5 V, $\frac{V_{DD}}{CAS} = 5$ V, $\frac{V_{DD}}{CAS}$ high			± 20	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		38.5	65	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		7	10	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS low, CAS high, All outputs open			90	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, All outputs open			90	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

 $^{\ddagger}V_{\text{IL}} > -0.6 \text{ V}.$ 



capacitance over recommended supply voltage range and operating free-air temperature range,  $f\,=\,1\,\,\text{MHz}$ 

	PARAMETER	TYP <sup>†</sup>	MAX	UNIT
Ci(A)	Input capacitance, address inputs	8	14	pF
C <sub>i(D)</sub>	Input capacitance, data input	8	14	pF
Ci(RC)	Inpuut capacitance strobe inputs	16	20	pF
· Ci(W)	Input capacitance, write-enable input	16	20	pF
Co	Output capacitance	10	16	pF

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from $\overline{CAS}$	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		85	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> OFF	0	40	ns



		ALT. SYMBOL	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	160		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	260		ns
t <sub>c(W)</sub>	Write cycle time	twc	260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	60		ns
tw(CL)	Pulse duration, CAS low §	tCAS	85	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	100		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	ns
tw(W)	Write pulse duration	twp	45		ns
tt	Transition times (rise and fall) for RAS and CAS	т	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
tsu(rd)	Read-command setup time	<sup>t</sup> RCS	- 0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	55		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	55		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	45		лs
th(RA)	Row-address hold time	tRAH	20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	110		ns
th(CLD)	Data hold time after CAS low	tDH	45		ns
th(RLD)	Data hold time after RAS low	tDHR	120		ns
th(WLD)	Data hold time after W low	tDH	45		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRBH	20		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		ns
TCHRL	Delay time, CAS high to RAS low	tCRP	10		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	85		ns
	Delay time, CAS low to W low				
<sup>t</sup> CLWL	(read-modify-write cycle only)	tCWD	75		ns
	Delay time, RAS low to CAS low				
TRLCL	(maximum value specified only	<sup>t</sup> RCD	30	65	ns
TLUL	to guarantee access time)	ineb			
	Delay time, RAS low to W low				
tRLWL	(read-modify-write cycle only)	tRWD	150		ns
	Delay time, W low to CAS				
tWLCL	low (early write cycle)	twcs	0		ns
t <sub>rf</sub>	Befresh time interval	tREF		4	ms

#### timing requirements over recommended supply voltage range and operating free-air temperature range

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>Page mode only.


§ In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional \_CAS low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write cycles also.

In a read-modify-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).




4

#### PARAMETER MEASUREMENT INFORMATION






read cycle timing





4-67

early write cycle timing




VOL



➡ Dynamic RAMs


write cycle timing



<sup>†</sup> The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.




read-modify-write cycle timing





Tynamic RAMs
 AMs
 AMs




NOTE 6: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

Dynamic RAMs

4-71







NOTE 7: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

4-72

TEXAS INSTRUMENTS



**RAS**-only refresh timing





Dynamic RAMs

4

4-74

MAY 1983-REVISED NOVEMBER 1985

- 262,144 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Upward Pin Compatible with TMS4164 (64K Dynamic RAM)
- Performance Ranges:

DEVICE	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TMS4256-12 TMS4257-12	120 ns	60 ns	230 ns
TMS4256-15 TMS4257-15	150 ns	75 ns	260 ns
TMS4256-20 TMS4257-20	200 ns	100 ns	330 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- Operations of the TMS4256/TMS4257 Can Be Controlled by TI's THCT4502 Dynamic RAM Controller
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page ('4256) or Nibble-Mode ('4257) Options for Faster Access Operation
- Power Dissipation As Low As —Operating . . . 275 mW (Typ) —Standby . . . 12.5 mW (Typ)
- RAS-Only Refresh Mode
- Hidden Refresh Mode


#### description

The '4256 and '4257 are high-speed, 262,144-bit dynamic random-access memories, organized as 262,144 words of one bit each. They employ state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Texas 🌱 Instruments



N PACKAGE (TOP VIEW)





PIN	PIN NOMENCLATURE						
A0-A8	Address Inputs						
CAS	Column-Address Strobe						
D ·	Data In						
NC	No Connection						
Q	Data Out						
RAS	Row-Address Strobe						
VDD	5-V Supply						
VSS	Ground						
₩	Write Enable						

- CAS-Before-RAS Refresh Mode
- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges

Copyright © 1985, Texas Instruments Incorporated

4

**Dynamic RAMs** 

These devices feature maximum RAS access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The '4256 and '4257 are offered in 16-pin plastic dual-in-line and 18-lead plastic chip carrier packages. They are guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

#### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval ta(C) that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.



#### CAS-before-RAS refresh

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at V<sub>IL</sub> after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a " $\overline{RAS}$ -only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

#### page mode (TMS4256)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RL)}$ , the maximum RAS low pulse duration.

#### nibble mode (TMS4257)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time. The next sequential nibble bits can be read or written by cycling  $\overline{CAS}$  while  $\overline{RAS}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of  $\overline{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence:

(0,0)		(1,0)	→(1,1)
-------	--	-------	--------

In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.


#### power-up

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.




4

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 16-pin dual-in-line package.

## functional block diagram





Dynamic RAMs

4

4-78

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin including VDD supply (see Note 1)
Short circuit output current
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		v
VIH	High-level input voltage	2.4		6.5	v
VIL	Low-level input voltage (see Note 2)	-1		0.8	v
TA	Operating free-air temperature	0	-	70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.



electrical characteristics over full ran		

PARAMETER		PARAMETER TEST		TMS4256-12 TMS4257-12		
		CONDITIONS		TYPT	MAX	
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		·	v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	v
ų	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V to 6.5 V			±10	μA
lo	Output current (leakage)	$V_O = 0 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			±10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, Output open		65	78	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, Output open		2.5	4.5	mA
I <sub>DD3</sub>	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, Output open		45	60	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, Output open		35	48	mA
IDD5	Average nibble-mode current	t <sub>c(N)</sub> = minimum cycle, RAS low, CAS cycling, Output open		32	44	mA

PARAMETER		TEST	•••	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20			UNIT
		CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	_		2.4			~
VOL	Low-level output voltage	lot = 4.2 mA			0.4			0.4	V
ų	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V to 6.5 V			± 10			±10	μA
1 <sub>0</sub>	Output current (leakage)	$V_0 = 0 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			±10			±10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, Output open		55	68		45	. 58	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, Output open		2.5	4.5		2.5	4.5	mA
IDD3	Average refresh current	t <sub>C</sub> = minimum cycle, RAS cycling, CAS high, Output open		40	53		35	48	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, Output open		30	43		25	35	mA
IDD5	Average nibble-mode current	t <sub>c(N)</sub> = minimum cycle, RAS low, CAS cycling, Output open		27	39		22	32	mA

<sup>†</sup>All typical values are at  $T_{\hbox{A}}$  = 25 °C and nominal supply voltages.



**d** Dynamic RAMs

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1~\text{MHz}$

	PARAMETER	TYP	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	4	7	pF
C <sub>i(D)</sub>	Input capacitance, data input	4	7	pF
Ci(RC)	Input capacitance strobe inputs	4	8	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	4	8	pF
Co	Output capacitance	5	10	pF

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-12 TMS4257-12 MIN MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	t <sub>RLCL</sub> ≥ MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC	60	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC	120	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0 30	ns

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL		256-15 257-15 MAX		256-20 257-20 MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	t <sub>RLCL</sub> ≥ MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		75		100	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		150		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	0	35	ns

·		ALT. SYMBOL	TMS4256-12 TMS4257-12           MIN         MAX           120         165           230         230           275         50           25         60           60         10,000           100         120           120         10,000           100         0           0         0           0         0           0         0           0         0           0         0           0         10           0         10	UNIT
		STMBOL		
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	<sup>t</sup> PC	120	ns
<sup>t</sup> c(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	165	ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	230	ns
<sup>t</sup> c(W)	Write cycle time	tWC	230	ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	275	ns
tw(CH)P	Pulse duration, CAS high (page mode)	<sup>t</sup> CP	50	ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25	· ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	<sup>t</sup> CAS	60 10,000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	100	ns
tw(RL)	Pulse duration, RAS low§	tRAS	120 10,000	ns
tw(W)	Write pulse duration	twp	40	ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tŢ	3 50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0	ns
t <sub>su</sub> (RA)	Row-address setup time	tASR (	0	ns
t <sub>su(D)</sub>	Data setup time	tDS	0	ns
t <sub>su(rd)</sub>	Read-command setup time	<sup>t</sup> RCS	0	ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0	ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40	ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	20	ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	15	ns
th(RLCA)	Column-address hold time after RAS low	tAR	80	ns
<sup>t</sup> h(CLD)	Data hold time after CAS low	tDH	35	ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	95	ns
<sup>t</sup> h(WLD)	Data hold time after W low	tDH	35	ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0	ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10	ns
<sup>t</sup> h(CLW)	Write-command hold time after CAS low	tWCH	35	ns
th(RLW)	Write-command hold time after RAS low	tWCR	95	ns

timing requirements over recommended supply voltage range and operating free-air temperature range

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



timing requirements over recommended supply voltage range and operati	ng free-aiı	r temperature range
(continued)		

		ALT. SYMBOL	TMS4256-12 TMS4257-12 MIN MAX		UNIT
tRLCH	Delay time, RAS low to CAS high	tCSH	120		ns
tCHRL	Delay time, CAS high to RAS low	<sup>t</sup> CRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	60		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	tCHR	25		ns
tCLRL	Delay time, CAS low to RAS low	tCSR	25		ns
TRHCL	Delay time, RAS high to CAS low	<sup>t</sup> RPC	20		ns
<sup>t</sup> CLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	60		ns
tRLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	60	ns
tRLWL	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tRWD	120		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min. **ICAS**-before-RAS refresh only.

4



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT. SYMBOL	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20		UNIT
		STMBUL	MIN	MAX	MIN	MAX	
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	145		190		ns
t <sub>c(PM)</sub>	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	190		245		ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	260		330		ns
t <sub>c</sub> (W)	Write cycle time	tWC	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	305		370		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		30		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	100		120		ns
tw(RL)	Pulse duration, RAS low§	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tT	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25		30		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		130		ns
th(CLD)	Data hold time after CAS low	tDH	45		55		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120		155		ns
th(WLD)	Data hold time after ₩ low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	· 0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>+</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

§In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



4

		ALT.	TMS4256-15 TMS4257-15		TMS4256-20 TMS4257-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	75		100		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	tCHR	30		35		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low	tCSR	30		35		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low	tRPC	20		25		ns
tCLWL	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tCWD	70		90		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	75	30	100	ns
tRLWL	Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	<sup>t</sup> RWD	145		190		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

NOTE 3: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.  $\P CAS$  before RAS refresh only.

### NIBBLE-MODE CYCLE

# switching characteristics over recommended supply voltage range and operating free-air temperature range


PARAMETER		ALT.	TMS4257-12		TMS4257-15		TMS4257-20		UNIT	7
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>a</sub> (CN)	Nibble-mode access time from CAS	<sup>t</sup> NCAC		30		40		50	ns	1

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS4257-12 TMS42		257-15 TMS4257-20		UNIT		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> c(N)	Nibble-mode cycle time	tNC	60		75		90		
<sup>t</sup> c(rdWN)	Nibble-mode read-modify-write cycle time	<sup>t</sup> NRMW	85		105		130		
<sup>t</sup> CLRHN	Nibble-mode delay time, CAS low to RAS high	t <sub>NRSH</sub>	30		40		50		
<sup>t</sup> CLWLN	Nibble-mode delay time, CAS to W delay	<sup>t</sup> NCWD	25		30		40		
tw(CLN)	Nibble-mode pulse duration, CAS low	<sup>t</sup> NCAS	30		40		50		ns
<sup>t</sup> w(CHN)	Nibble-mode pulse duration, CAS high	<sup>t</sup> NCP	20		25		30		
t (05)101	Nibble-mode read-modify-write pulse								
<sup>t</sup> w(CRWN)	duration, CAS low	<sup>t</sup> NCRW	55		70		90		
t	Nibble-mode write command setup	******	25		35		45		
t <sub>su</sub> (WCHN)	time before CAS high	<sup>t</sup> NCWL	25		- 35		45	·	




read cycle timing




TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

early write cycle timing




write cycle timing



<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.




read-write/read-modify-write cycle timing



TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001






NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

4-90

TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001 4



NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

TMS4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY


**Dynamic RAMs** 

4

4-91

TEXAS TY INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

¢.



NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

4-92


Pynamic RAMs

4

TMS4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY



nibble-mode read cycle timing






Dynamic RAMs

4

4-93

## TMS4257 262,144-BIT DYNAMIC RANDOM ACCESS MEMORY






Dynamic RAMs

4







Dynamic RAMs


### TEXAS VI INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

### TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES












Dynamic RAMs

4

4-96

### TMS4256, TMS4257 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES





Dynamic RAMs



4 Dynamic RAMs 4-98

### TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

AUGUST 1980-REVISED NOVEMBER 1985

- 16,384 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4416-12	120 ns	70 ns	230 ns	315 ns
TMS4416-15	150 ns	80 ns	260 ns	365 ns
TMS4416-20	200 ns	120 ns	330 ns	445 ns

- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
   Operation . . . 200 mW (Typ)
   Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

(TOP VIEW)
$ \begin{array}{c c} \hline G & \hline 1 & \hline 18 \\ \hline 001 & 2 & 17 \\ \hline 002 & 3 & 16 \\ \hline 002 & 3 & 16 \\ \hline 002 & \hline 3 & 16 \\ \hline 003 \\ \hline 0$
FP PACKAGE
(TOP VIEW)
$\begin{array}{c} \overline{U} = 0 \\ \overline{U}$

N PACKAGE

PIN	NOMENCLATURE					
A0-A7	Address Inputs					
CAS	Column-Address Strobe					
DQ1-DQ4 Data In/Data Out G Output Enable						
G	Output Enable					
RAS	Row-Address Strobe					
VDD	5-V Supply					
VSS	Ground					
W	Write Enable					

#### description

The TMS4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4416 features  $\overline{RAS}$  access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4416 is offered in 18-pin plastic dual-in-line and 18-lead plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

#### operation

#### address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state allowing a write cycle with  $\overline{G}$  grounded.

#### data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of CAS as long as  $t_a(R)$  and  $t_a(G)$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS and  $\overline{G}$  are low. CAS or  $\overline{G}$  going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying tGHD.

#### output enable (G)

The  $\overline{G}$  input controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them



in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and RAS are applied to multiple 16K × 4 RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.


#### logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std.91-1984 and IEC Publication 617-12.

### TMS4416 16,384-Word by 4-bit dynamic random-access memory

#### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1)	– 1.5 V to 10 V
Voltage range for VDD supply and data out with respect to VSS	– 1 V to 6 V
Short circuit output current	
Power dissipation	1 W
Operating free-air temperature range	
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values in this data sheet are with respect to  $\ensuremath{\mathsf{V}_{\text{SS}}}$  .
  - 2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.



### recommended operating conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	Supply voltage		5	5.5	v
VSS	Supply voltage			0		v
V	VIH High-level input voltage	V <sub>DD</sub> = 4.5 V	2.4		4.8	
VIH		$V_{DD} = 5.5 V$	2.4		5.8	v
VIL	Low-level input voltage (see Not	Low-level input voltage (see Notes 3 and 4)		0	0.8	v
TA	Operating free-air temperature		0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER TEST			TMS4416-12			
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			v
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$			0.4	v
կ	Input current (leakage)	$V_{I} = 0 V$ to 5.8 V, $V_{DD} = 5V$ , All other pins = 0 V			±10	μΑ
ю	Output current (leakage)	$V_0 = 0.4 V \text{ to } 5.5 V,$ $V_{DD} = 5 V, \overline{CAS} \text{ high}$			±10	μΑ
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open			54	mA
<sup>1</sup> DD2	Standby current (see Note 5)	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, All outputs open			46	mA
IDD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling, All outputs open			46	mA

<sup>†</sup> All typical values are at T<sub>A</sub> = 25°C and nominal supply voltages. NOTE 5:  $V_{IL} \ge -0.6V$  on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



### TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

PARAMETER				MS4416	-15	TMS4416-20			
		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	МАХ	UNIT
∨он	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4			2.4		1.1	v
VOL	Low-level output voltage	l <sub>OL</sub> = 4.2 mA			0.4			0.4	v
ų	Input current (leakage)	$V_I = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5V,$ All other pins = 0 V			± 10			±10	μA
10	Output current (leakage)	.V <sub>0</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, CAS high			± 10			± 10	μA
IDD1	Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle, All outputs open		40	48		35	42	mA
IDD2	Standby current (see Note 5)	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, All outputs open		25	40		21	34	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, All outputs open		25	40		21	34	mA

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

 $^\dagger$  All typical values are at  $T_{\rm A}$  = 25°C and nominal supply voltages.

NOTE 5: VIL≥ -0.6V on all inputs. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

### capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	TYP N	IAX UN
C <sub>i(A)</sub>	Input capacitance, address inputs	5	7 pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	8	10 pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	8	10 pF
C <sub>i/o</sub>	Input/output capacitance, data ports	8	10 pF



### TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

### switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT. SYMBOL	TMS4 MIN	416-12 MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		70	ns
t <sub>a</sub> (R)	Access time from RAS	$t_{RLCL} = MAX,$ $C_L = 100 \text{ pF},$ Load = 2 Series, 74 TTL gates	<sup>t</sup> RAC		120	ns
<sup>t</sup> a(G)	Access time after $\overline{G}$ low	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	tOEA		30	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	ns
<sup>t</sup> dis(G)	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOEZ	0	30	ns

			ALT.	TMS44	\$16-15	6-15 TMS4416-20		UNIT
PARAMETER		TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>a(C)</sub>	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	†CAC		80		120	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series, 74 TTL gates	<sup>t</sup> RAC		150		200	ns
t <sub>a</sub> (G)	Access time after $\overline{G}$ low	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> OEA		40		50	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	0	40	ns
<sup>t</sup> dis(G)	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> OEZ	0	30	0	40	ns

Dynamic RAMs



### TMS4416 16.384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range

	· · ·	ALT.	TMS4	416-12	UNIT
		SYMBOL	MIN	MAX	UNIT
t <sub>c</sub> (P)	Page-mode cycle time	tPC	120		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		ns
t <sub>c(W)</sub>	Write cycle time	twc	230		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	40		ns
tw(CL)	Pulse duration, CAS lows	tCAS	70	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	80		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	ns
tw(W)	Write pulse duration	tWP	30		ns
tt	Transition times (rise and fall) for RAS and CAS	tT	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su</sub> (RA)	Row-address setup time	.tASR	0		ns
t <sub>su</sub> (D)	Data setup time	t <sub>DS</sub>	0		'ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		ns
	Write-command setup time before RAS high	tRWL	50		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	35		ns
th(RA)	Row-address hold time	tRAH	15		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		ns
th(CLD)	Data hold time after CAS low	tDH	40		ns
th(RLD)	Data hold time after RAS low	tDHR	90		ns
th(WLD)	Data hold time after W low	tDH	30	-	ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(CLW)	Write-command hold time after CAS low	twch	40		ns
th(RLW)	Write-command hold time after RAS low	tWCR	90		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	120		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	70		ns
GEIIII	Delay time, CAS low to W low				
<sup>t</sup> CLWL	(read-modify-write-cycle only)#	tCWD	120		ns
	Delay time, RAS low to CAS low				
<sup>t</sup> RLCL <sup>*</sup>	(maximum value specified only to guarantee access time)	tRCD	20	50	ns
	Delay time, RAS low to W low				
<sup>t</sup> RLWL	(read-modify-write-cycle only) <sup>#</sup>	tRWD	170		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	-5		ns
	Delay time, G high before data applied at DQ	tOED	30		ns
trf	Refresh time interval	tREF	+	4	ms

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> Page mode only.

<sup>§</sup> In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su{WCH</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL).

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional **RAS** low time t<sub>w(RL)</sub>. # Necessary to insure G has disabled the output buffers prior to applying data to the device.



### TMS4416 16.384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

		ALT.	ALT. TMS4416-15		TMS4416-20	16-20	
		SYMBOL	MIN	MAX	MIN	MAX	
tc(P)	Page-mode cycle time	tPC_	140		210		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	260		330		ns
t <sub>c</sub> (W)	Write cycle time	twc	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	365		445		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		80		ns
tw(CL)	Pulse duration, CAS lows	<sup>t</sup> CAS	80 1	0,000	120 1	0,000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge time)	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low	<sup>t</sup> RAS	150 1	0,000	200 1	0,000	ns
tw(W)	Write pulse duration	twp	40		50		ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		n
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		n
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		80		n
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	60		80		n
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40	-	50		n
th(RA)	Row-address hold time	tRAH	20		25		n
th(RLCA)	Column-address hold time after RAS low	tAR	110		130		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		n
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	130		160		n
th(WLD)	Data hold time after W low	tDH	40		50		n
th(RHrd)	Read-command hold time after RAS high	tRRH	10		10		n
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	130		160		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
	Delay time, CAS high to RAS low	<sup>t</sup> CRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	80		120		ns
	Delay time, CAS low to W low	4					
<sup>t</sup> CLWL	(read-modify-write-cycle only)#	tCWD	120		150		ns
	Delay time, RAS low to CAS low						
<sup>t</sup> RLCL	(maximum value specified only to guarantee access time)	tRCD	20	70	25	80	ns
	Delay time, RAS low to W low	-					
<sup>t</sup> RLWL	(read-modify-write-cycle only)#	tRWD	190		230		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	-5		-5		ns
tGHD	Delay time, G high before data applied at DQ	tOED	30		40		
t <sub>rf</sub>	Refresh time interval	tREF	<u> </u>	4		4	m

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> Page mode only.

<sup>§</sup> In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL).

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional #AS low time t<sub>w</sub>(RL).
 # Necessary to insure G has disabled the output buffers prior to applying data to the device.




4

4-107

### TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY


### PARAMETER MEASUREMENT INFORMATION




NOTE 6: Each input is tested separately.

#### FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT

read cycle timing




early write cycle timing






### TMS4416 16,384 WORD BY 4-BIT DYNAMIC RANDOM ACCESS MEMORY

write cycle timing




4 Dynamic RAMs

read-write/read-modify-write cycle timing



4-111

aMAR simenyO



NOTE 7: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.


TMS4416 16,384-Word by 4-bit dynamic random-access memory

page-mode read cycle timing

4-112

TEXAS TO INSTRUMENTS OFFICE BOX 1443 • HOUSTON, TEXAS 77001

POST



NOTE 8: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated

TMS4416 16,384-Word by 4-bit dynamic random-access memory


page-mode write cycle timing

4-113

IEXAS TANK


Ę

**Dynamic RAMs** 



TMS4416 16,384-Word by 4-bit dynamic random-access memory

### TMS4416 16,384-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY



**T** Dynamic RAMs 4-116

### TMS4464 65,536-Word by 4-bit dynamic random-access memory

NOVEMBER 1983-REVISED NOVEMBER 1985

65,536 X 4 Organization

Single 5-V Supply (10% Tolerance)

- JEDEC Standardized Pinout
- Pinout Identical to TMS4416 (16K X 4<sup>+</sup> Dynamic RAM).
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
TMS4464-12 TMS4464-15 TMS4464-20		60 ns 75 ns 100 ns	260 ns	310 ns 345 ns 435 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Power Dissipation As Low As:
   Operating . . . 275 mW (Typ)
  - Standby . . . 12.5 mW (Typ)
- RAS-Only Refresh Mode
- CAS-Before-RAS Refresh Mode

(TOP V	IEW)
DQ1 2 1 DQ2 3 1 W 4 1 RAS 5 1	18 VSS 17 DQ4 16 CAS 15 DQ3 14 A0 13 A1
_	
FM PAC (TOP V	
_	
C D D	й d > D
	2 21
DQ2 3 °	20 CAS
₩ <b>0</b> 4	19 🖸 DQ3
RAS 5	18 🖸 AO
NC 🎝 6	17 🖸 NC
	16 🖸 NC
A6 🛛 8	15 🚺 A1
A5 <b>D</b> 9	14 🖸 A2
10111	213
4 G C	E E
A DO	( <
PIN NOMEN	CLATURE

N PACKAGE

PIN	PIN NOMENCLATURE					
A0-A7	A0-A7 Address Inputs					
CAS	Column-Address Strobe					
DQ1-DQ4	Data In/Data Out					
G	Output Enable					
NC	No Connection					
RAS	Row-Address Strobe					
V <sub>DD</sub>	5-V Supply					
VSS	Ground					
<u></u>	Write Enable					

#### description

The TMS4464 is a high-speed, 262,144-bit dynamic random-access memory, organized as 65,536 words of four bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

This device features maximum  $\overline{RAS}$  access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

### TMS4464 65,536-Word by 4-bit dynamic random-access memory

The TMS4464 is offered in 18-pin plastic dual-in-line and 22-lead plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

#### operation

### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

### data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In a delayed or read-modify-write cycle,  $\overline{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  and  $t_a(G)$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  and  $\overline{G}$  are low.  $\overline{CAS}$  or  $\overline{G}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{G}$  high prior to applying data, thus satisfying  $t_{GHD}$ .

### output enable (G)

The  $\overline{G}$  input controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state they will remain in the low-impedance state until  $\overline{G}$  or  $\overline{CAS}$  is brought high.

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (AO-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.



### CAS-before-RAS refresh

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.


#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{w(RL)}$ , the maximum RAS low pulse duration.

### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.


### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



### TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin including VDD supply (see Note 1)	1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range –	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		·	MIN	NOM	MAX	UNIT
VDD	Supply voltage		4.5	5	- 5.5	v
VSS	Supply voltage			0		V
VIH	High-level input voltage		2.4		V <sub>DD</sub> + 1	V
VIL	Low-level input voltage (see Note 2)		-1		0.8	v
ТА	Operating free-air temperature		0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.



## TMS4464 65,536 WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

DADAMETED		TEST CONDITIONS	TN	154464	12	
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> =5 mA	2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	V
li –	Input current (leakage)	$V_{I} = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V to 6.5 V			± 10	μA
10	Output current (leakage)	$V_O = 0 V \text{ to } 5.5 V,$ $V_{DD} = 5 V, \overline{CAS} \text{ high},$ All outputs open			± 10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		65	80	mA
DD2	Standby current	After 1 memory cycle, DQ1-DQ4 held at > 0 V, RAS and CAS high, All outputs open		2.5	5	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS Iow, CAS high, All outputs open		50	60	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS Iow, CAS cycling, All outputs open		45	55,	mA

	PARAMETER	TEST CONDITIONS	T	TMS4464-15			TMS4464-20		
	FARAWETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	V
ù	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V to 6.5 V			±10			± 10	μA
I <sub>O</sub>	Output current (leakage)	$V_0 = 0 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high All outputs open			±10			± 10	μΑ
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle All outputs open		55	70		50	60	mA
IDD2	Standby current	After 1 memory cycle, DQ1-DQ4 held at > 0 V, RAS and CAS high, All outputs open		2.5	5		2.5	. 5	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS low, CAS high, All outputs open		45	55		40	50	mA
DD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low, CAS cycling, All outputs open		40	50	- -	30	40	mA

 $^{\dagger}All$  typical values are at  $T_{A}$  = 25 °C and nominal supply voltages.



capacitance over recommended supply voltage range and operating free-air temperature range,  $f\,=\,1\,\,\text{MHz}$ 

		TMS4	464	
	PARAMETER	TYP <sup>†</sup>	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	4	7	pF
Ci(RC)	Input capacitance strobe inputs	8	10	pF
Ci(W)	Input capacitance, write enable input	8	10	pF
Ci/o	Output capacitance	8	10	pF

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

switching characteristics	over recommended supp	ly voltage range and	d operating free-air
temperature range			

			ALT.	TMS44	64-12	
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	<sup>t</sup> RLCL ≥ MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		60	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tRAC	_	120	ns
t <sub>a(G)</sub> ‡	Access time after G low	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	tGAC		35	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	tOFF	0	30	ns
<sup>t</sup> dis(G)	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tGOFF	0	30	ns

# switching characteristics over recommended supply voltage range and operating free-air temperature range

		TEST CONDITIONS	CONDITIONS ALT. TMS4464-1		464-15	TMS4464-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	$^{t}$ RLCL $\geq$ MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		75		100	ns
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		150		200	ns
t <sub>a(G)</sub> ‡	Access time after G low	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	tGAC		45		55	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	toff	0	30	0	35	ns
<sup>t</sup> dis(G)	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tGOFF	0	· 30	0	35	ns

 $t_{a(C)}$  and  $t_{a(R)}$  must be satisfied to guarantee  $t_{a(G)}$ .



### TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

		ALT.	TMS4464-12	UNIT
· · · ·		SYMBOL	MIN MAX	
<sup>t</sup> c(P)	Page-mode cycle time	tPC	120	ns
t <sub>c</sub> (PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	200	ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230	ns
t <sub>c(W)</sub>	Write cycle time	tWC	230	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	310	ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50	ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	50	ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	<sup>t</sup> CAS	60 10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100	ns
tw(RL)	Pulse duration, RAS low §	tRAS	120 10,000	ns
tw(W)	Write pulse duration	twp	40	ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3 50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0	ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0	ns
t <sub>su</sub> (D)	Data setup time	tDS	0	ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0	ns
t <sub>su</sub> (WCL)	Early-write command setup time before CAS low	twcs	ò	ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40	ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20	ns
th(RA)	Row-address hold time	tRAH	15	ns
th(RLCA)	Column-address hold time after RAS low	tAR	80	ns
th(CLD)	Data hold time after CAS low	tDH	35	ns
th(RLD)	Data hold time after RAS low	tDHR	95	ns
th(WLD)	Data hold time after W low	tDH	35	ns
th(CHrd)	Read-command hold time after CAS high	tRCH	· 0	ns
th(RHrd)	Read-command hold time after RAS high	tRBH	10	ns
th(CLW)	Write-command hold time after CAS low	tWCH	35	ns
th(RLW)	Write-command hold time after RAS low	tWCR	95	ns

#### . . . . . . . ... .

Continued next page. <sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>t</sup>In a read-modify-write cycle, t<sub>CLWL</sub>and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional

CAS low time (t<sub>w(CL)</sub>). §In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT. SYMBOL	TMS44 MIN	64-12 MAX	UNIT
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	tCHR	25		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low	tRCP	0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	60		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)#	tCWD	95		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low	tCSR	25		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	60	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only) <sup>#</sup>	tRWD	155		ns
<sup>t</sup> GHD	Delay time, G high before data applied at DQ	tGDD	tGDD 30		ns
trf	Refresh time interval	tREF		4	ms

TCAS-before-RAS refresh option only.

#G must disable the output buffers prior to applying data to the device.



# timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

	· · · · · · · · · · · · · · · · · · ·	ALT. SYMBOL	TMS4464-15		TMS4464-20		UNIT
			MIN	MAX	MIN	MAX	UNI
t <sub>c(P)</sub>	Page-mode cycle time	<sup>t</sup> PC	145		190		ns
tc(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	230		295		ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	260		330		ns
tc(W)	Write cycle time	tWC	260		330		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	345		435		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80	-	ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	60		80		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low <sup>3</sup>	<sup>t</sup> RAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
tt	Transition times (rise and fall) for RAS and CAS	۲T	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		пs
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early-write command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
tsu(WRH)	Write-command setup time before RAS high	tRWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25		45		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		145		ns
th(CLD)	Data hold time after CAS low	tDH	45		55		ns
th(RLD)	Data hold time after RAS low	tDHR	120		155		ns
th(WLD)	Data hold time after W low	<sup>t</sup> DH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	- 10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns

Continued next page.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>+</sup>In a read-modify-write cycle, t<sub>CLWL</sub>and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>).

<sup>5</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



### TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)


		ALT. SYMBOL	TMS4464-15		TMS4464-20		
			MIN	MAX	MIN	MAX	UNIT
tRLCHR	Delay time, RAS low to CAS high	tCHR	30		35		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ПS
TRHCL	Delay time, RAS high to CAS low	tRCP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	75		100		ns
<sup>t</sup> CLWL	Delay time, CAS low to W low (read-modify-write cycle only)#	tCWD	110		140		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low1	tCSR	30		35		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD	25	75	30	100	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)#	tRWD	185		240		ns
<sup>t</sup> GHD	Delay time, G high before data applied at DQ	tGDD	30		35		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

ICAS-before-RAS refresh option only.

#G must disable the output buffers prior to applying data to the device.




read cycle timing





### TMS4464 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

early write cycle timing








Dynamic RAMs


4-128

write cycle timing
















page-mode read cycle timing

**Dynamic RAMs** 4


4-131

TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

eMAA simeny 😈

TMS4464 65,536-Word by 4-bit dynamic random-access memory


page-mode write cycle timing



are not violated.

NSTRUMENTS

4-132




Dynamic RAMs 4

TEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


4-133

# TMS4464 65,536-Word by 4-bit dynamic random-access memory

# RAS-only refresh cycle timing



CAS-before-RAS refresh cycle timing





Dynamic RAMs

## TMX4461 262,144 BIT MULTIPORT VIDEO RAM

NOVEMBER 1985

- 65,536 X 4 Organization
- Dual-Port Accessibility Four I/O's for Sequential Access, Four I/O's for Random Access
- One Serial Data Register Built into Each Serial I/O for Sequential-Access Applications
- Fast Serial Ports . . . 30-MHz Shift Rate
- Mid-Scan Load Serial Data Streams Uninterrupted by Register Reload
- TRG as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Random-Access Port Is Compatible with the TMS4464, 64K X 4 DRAM
- 3-State Serial I/O's Allow Easy Multiplexing of Video Data Streams
- Maximum Access Time from RAS . . . 120 ns
- Minimum Cycle Time (Read or Write) . . . 200 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- Three-State Unlatched Random-Access
   Outputs
- Common Random-Access I/O Capability with "Early Write" Feature
- High-Speed Page-Mode Operation for Faster Access
- CAS-Before-RAS Refresh and Hidden Refresh Modes

### description

The 256K Multiport Video RAM is a high-speed dual-ported 65,536  $\times$  4 bit dynamic random-access memory with on-chip data registers. The random-access port makes the memory look like it is organized as 65,536 words of four bits each like the TMS4464. The sequential-access port is interfaced to four internal 256-bit dynamic data registers which make the memory look like it is organized as 256 four-bit words of up to 256 bits each which are accessed serially.

The 256K Multiport Video RAM employs state-of-the art double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Taxas Instruments reserves the right to change or discontinue these products without notice.

SC       1       24       VSS         SDQ1       2       23       SDQ4         SDQ2       3       22       SDQ3         TRG       4       21       SG         DQ1       5       20       DQ4         DQ2       6       19       DQ3         WE       7       18       CAS         RAS       8       17       A0         A6       9       16       A1         A5       10       15       A2         A4       11       14       A3			ACKAG					
SDQ1         2         23         SDQ4           SDQ2         3         22         SDQ3           TRG         4         21         SG           DQ1         5         20         DQ4           DQ2         6         19         DQ3           WE         7         18         CAS           RAS         6         17         A0           A6         9         16         A1           A5         10         15         A2           A4         11         14         A3	(TOP VIEW)							
SDQ2         3         22         SDQ3           TRG         4         21         SG           DQ1         5         20         DQ4           DQ2         6         19         DQ3           WE         7         18         CAS           RAS         8         17         A0           A6         9         16         A1           A5         10         15         A2           A4         11         14         A3	sc	1	U24	∐Vss				
TRG       4       21       SG         DQ1       5       20       DQ4         DQ2       6       19       DQ3         WE       7       18       CAS         RAS       8       17       A0         A6       9       16       A1         A5       10       15       A2         A4       11       14       A3	SDQ1	2	23	SDQ4				
DQ1 5 20 DQ4 DQ2 6 19 DQ3 WE 7 18 CAS RAS 8 17 A0 A6 9 16 A1 A5 10 15 A2 A4 11 14 A3	SDQ2	3	22	🗍 SDQ3				
DQ2 WE 7 18 DQ3 WE 7 18 CAS RAS 8 17 A0 A6 9 16 A1 A5 10 15 A2 A4 11 14 A3	TRG	4	- 21	<u>] sg</u>				
WE         7         18         CAS           RAS         8         17         A0           A6         9         16         A1           A5         10         15         A2           A4         11         14         A3	DQ1	5	20					
RAS         8         17         A0           A6         9         16         A1           A5         10         15         A2           A4         11         14         A3	DQ2	6	19	DO3				
A6 9 16 A1 A5 10 15 A2 A4 11 14 A3	WE	7	18	CAS				
A5 0 10 15 A2 A4 11 14 A3	RAS	8	17					
A4[]11 14[]A3	A6[	9	16					
	A5[	10	) 15					
	A4[	11	14	<b>∐</b> A3				
	VDD□	12	2 13	□ ▲7				

#### PIN NOMENCLATURE A0-A7 Address Inputs CAS Column-Address Strobe D01-D04 Random-Access Data In/ Data Out/Write-Mask Bit RAS Row-Address Strobe sc Serial Data Clock SDQ1-SDQ4 Serial Data In/Data Out SG Serial Output Enable TRG Transfer Register/ Q Output Enable VDD 5-V Supply Ground Vss WE Write-Mask Select/ Write Enable

 Low Power Dissipation — Operating . . . 250 mW (Typical, DRAM Port)

Copyright © 1985, Texas Instruments Incorporated

24-Pin, 400-Mil Dual-in-Line Package

4

PRODUCT PREVIEW

## PRODUCT PREVIEW

Packages

description

cost.

High-Reliability Plastic 20-Pin

300-Mil-Wide DIP or Surface-Mount

The Megabit DRAM devices are high-speed, 1,048,576-bit dynamic random-access memories organized as 262,144 words of four bits each. They employ state-of-the-art TIC-MOS (Scaled CMOS) technology for high performance, reliability and lower power at a low

# TMX44C256, TMX44C257, TMX44C259 262.144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORIES

NOVEMBER 1985

• 262,144 X 4 Organization	N PACKAGE
<ul> <li>Single 5-V Supply (10% Tolerance)</li> </ul>	
• Pinout to Proposed JEDEC Standard	DQ1 [1 U20] V <sub>SS</sub> DQ2 [2 19] DQ4
Performance Ranges:	
ACCESS         ACCESS         READ           TIME         TIME         OR           ROW         COLUMN         WRITE           ADDRESS         ADDRESS         CYCLE           (MAX)         (MAX)         (MIN)           TMX44C2510         100 ns         50 ns         200 ns           TMX44C2512         120 ns         60 ns         230 ns           TMX44C2515         150 ns         75 ns         260 ns	RAS       4       17       CAS         TF       5       16       G         AO       6       15       A8         A1       7       14       A7         A2       8       13       A6         A3       9       12       A5         VCC       10       11       A4
<ul> <li>Multiple Operations Options: TMX44C256 — Page Mode/Enhanced Page Mode</li> <li>TMX44C257 — Static Column Mode</li> <li>TMX44C259 — 256 X 4 Bit Nibble Mode (Serial Mode)</li> </ul>	DJ PACKAGE <sup>↑</sup> (TOP VIEW) DQ1 [] 10 26] VSS DQ2 [] 2 25 ] DQ4 ₩ [] 3 24 ] DQ3 RAS [] 4 23 ] CAS
<ul> <li>Long Refresh Period</li> <li>512-Cycle Refresh in 8 ms (Max)</li> </ul>	
Three-State Unlatched Output	
Lower Power Dissipation	
New Scaled-CMOS Technology	
• Low Standby Power with CMOS-Level Inputs	A2 []11   16 ] A6 A3 []12   15 ] A5 V <sub>CC</sub> []13   14 ] A4

<sup>†</sup>The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

P	PIN NOMENCLATURE				
A0-A8	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ4	Data In/Data Out				
ច	Data Output Enable				
RAS	Row-Address Strobe				
TF	Test Function				
$\overline{\mathbf{w}}$	Write Enable				
Vcc	5-V Supply				
VSS	Ground				

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



**d** Dynamic RAMs 4-138

## PRODUCT PREVIEW

# TMX4C1024, TMX4C1025, TMX4C1026, TMX4C1027, TMX4C1029 1.048.576-BIT DYNAMIC RANDOM-ACCESS MEMORIES

NOVEMBER 1985

•	1,048,576 X 1 Organization	N PACKAGE
•	Single 5-V Supply (10% Tolerance)	
٠	Pinout to Proposed JEDEC Standard	D [] 1 ∪ 18] V <sub>SS</sub> ₩ [] 2 17] Q
•	Performance Ranges:	
	ACCESS         ACCESS         READ           TIME         TIME         OR           ROW         COLUMN         WRITE           ADDRESS         ADDRESS         CYCLE           (MAX)         (MAX)         (MIN)           TMX4C10210         100 ns         50 ns         200 ns           TMX4C10212         120 ns         60 ns         230 ns           TMX4C10215         150 ns         75 ns         260 ns	TF 4 15 A9 A0 5 14 A8 A1 6 13 A7 A2 7 12 A6 A3 8 11 A5 VCC 9 10 A4 DJ PACKAGE <sup>†</sup>
•	Multiple Operations Options: TMX4C1024 — Page Mode/Enhanced Page Mode TMX4C1025 — 4-Bit Nibble Mode TMX4C1026 — 8-Bit Nibble (Byte) TMX4C1027 — Static Column Mode TMX4C1029 — 1024-Bit Nibble Mode (Serial Mode)	(TOP VIEW) D 19 26 VSS W 2 25 0 RAS 3 24 CAS NC 4 23 NC TF 5 22 A9
•	Long Refresh Period 512-Cycle Refresh in 8 ms (Max)	A0 🛛 9 18 🗋 A8
•	Three-State Unlatched Output	A1 0 17 A7 A2 11 16 A6
٠	Lower Power Dissipation	A3 12 15 A5

- ower Power Dissipation
- New Scaled-CMOS Technology
- All Inputs and Clocks Are TTL Compatible
- Low Standby Power with CMOS-Level Inputs
- **High-Reliability Plastic 18-Pin** . 300-Mil-Wide DIP or Surface-Mount Packages

## description

The Megabit DRAM devices are high-speed, 1,048,576-bit dynamic random-access memories organized as 1,048,576 words of one bit each. They employ state-of-the-art TIC-MOS (Scaled CMOS) technology for high performance, reliability and lower power at a low cost.

RAS 3 TF 4 A0 5 A1 6 A2 7 A3 8 Vcc 9	16 CAS 15 A9 14 A8 13 A7 12 A6 11 A5 10 A4
DJ PA	CKAGE <sup>†</sup>
(TOP	VIEW)
D [ 10 W [ 2 RAS [ 3 NC [ 4 TF [ 5	26 VSS 25 Q 24 CAS 23 NC 22 A9
A0 [ 9 A1 [ 10 A2 [ 11 A3 [ 12 VCC [ 13	16 🗍 A6

<sup>†</sup>The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

	PIN NOMENCLATURE				
A0-A9	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
NC	No Connection				
Q	Data Out				
RAS	Row-Address Strobe				
TF	Test Function				
$\overline{\mathbf{w}}$	Write Enable				
Vcc	5-V Supply				
VSS	Ground				


PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments roserves the right to change or discontinue these products without natice.

Copyright © 1985, Texas Instruments Incorporated INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

**Dynamic RAMs** 



4-140





## ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *''Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies.''* 

JULY 1984 - REVISED NOVEMBER 1985

			JULY 1984 — REVISED NOVEMBER 1
10 Mar 10	0	65,536 X 5 Organization	P SINGLE-IN-LINE PACKAGE
Ĭ	0	Single 5-V Supply (10% Tolerance)	(TOP VIEW)
V	0	35-Pin Single-in-Line Package (SIP)	
ľ	0	Utilizes Five Multiport Video RAMs in Plastic Chip Carriers	SOE (2) SIN1 (3) SOUT1 (4)
	0	Serial In/Serial Out Capability	
	0	Dual Accessibility — One Port Sequential Access, One Port Random Access	$\begin{array}{c} CAS1 \\ A0 \\ A1 \end{array} (8) = \begin{array}{c} CAS1 \\ CA$
	0	Five Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments	$\begin{array}{c} A2  (9) \\ \hline TR/\overline{OE}  (10) \\ SIN2  (11) \\ SOUT2  (12) \end{array}$
	0	Designed for both Video and Non-Video Applications	$\begin{array}{c} DO2 \\ CAS2 \end{array} (13) \\ \hline \end{array}$
	0	Fast Serial Port Can Be Configured for Video Data Rates in Excess of 150 MHz	A3 (15)
	•	TR/QE as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design	SOUT3 (18) DQ3 (19) CAS3 (20)
	0	Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out	A5 (21) A6 (22) A7 (23)
	0	Supported by TI's TMS34061 Video System Controller (VSC)	RAS (24) W (25)
	0	SOE Simplifies Multiplexing of Serial Data Streams	SIN4 (26) SOUT4 (27)
	0	Long Refresh Period 4 ms (256 Cycles)	$\begin{array}{c} DQ4  (28) \\ \hline CAS4  (29) \\ \hline \end{array}$
	0	All Inputs, Outputs, Clocks Fully TTL Compatible	SIN5 (30) SOUT5 (31)
	0	3-State Outputs	$\begin{array}{c} DQ5 \\ CAS5 \\ (33) \end{array}$
	0	Performance Ranges:	SCLK (34)
		ACCESS ACCESS READ TIME TIME OR	V <sub>DD</sub> (35)
		ROW COLUMN WRITE ADDRESS ADDRESS CYCLE	PIN NOMENCLATURE
		(MAX)         (MAX)         (MIN)           TM4161EP5-15         150 ns         100 ns         240 ns           TM4161EP5-20         200 ns         135 ns         315 ns	A0-A7 Address Inputs CAS1-CAS5 Column-Address Strobes DQ1-DQ5 Random-Access Data In/Data Out
	0	Separate CAS Control with Common Data- In and Data-Out Lines	RAS         Row-Address Strobe           SCLK         Serial Data Clock
	0	Low Power Dissipation: —Operating 1250 mW (Typ) —Standby 400 mW (Typ)	SIN1-SIN5 Serial Data In SOE Serial Output Enable SOUT1-SOUT5 Serial Data Out

- -Standby . . . 400 mW (Typ)
- Operating Free-Air Temperature . . . 0 °C to 70 °C

Copyright © 1985, Texas Instruments Incorporated

Register Transfer/Q Output Enable

5-V Supply

Write Enable

Ground



TR/QE

VDD

Vss

 $\overline{W}$ 

5-3

## description

The TM4161EP5 is a 320K dual-access dynamic random-access memory module organized as  $65,536 \times 5$ -bits in a 35-pin single-in-line package comprising five TMS4161FML,  $65,536 \times 1$ -bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with five decoupling capacitors. The random-access port makes the module look like it is organized as 65,536 words of five bits each. The sequential-access port is interfaced to five internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.


The TM4161EP5 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TM4161EP5 is guaranteed for operation from 0°C to 70°C.

## functional block diagram









### random-access address space to sequential address space mapping

The TM4161EP5 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. If the two bits represent 11 only the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits equal 00 during the last register transfer cycle (TR/QE at logic level "0" as RAS falls) a total of 256 bits can be sequentially read out of each serial output pin.



Dynamic RAM Modules

#### random-access operation

## TR/QE

The  $\overline{TR}/\overline{OE}$  pin has two functions. First, it selects either register transfer or random-access operation as RAS falls, and second, during a random-access operation, it functions as an output enable after  $\overline{CAS}$  falls.

To use the TM4161EP5 in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{TR}/\overline{QE}$  high as  $\overline{RAS}$  falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding  $\overline{TR}/\overline{QE}$  low as  $\overline{RAS}$  falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once  $\overline{CAS}$  has been pulled low,  $\overline{TR}/\overline{QE}$  controls when the data will appear at the Q output (if this is a read cycle). Whenever  $\overline{TR}/\overline{QE}$  is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and outputs buffers.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EP5 dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ5)

Data is written during a write or read-modify-write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

## data out (DQ1-DQ5)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  is held high. Data will not appear on the output until after both  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t<sub>CQE</sub> is greater than t<sub>CQE</sub> MAX, and t<sub>RLCL</sub> is greater than t<sub>RLCL</sub> MAX. Likewise, t<sub>a</sub>(C) MAX is valid only if t<sub>RLCL</sub> is greater than t<sub>RLCL</sub> MAX. Once the output is valid, it will remain valid while  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  are both low;  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.



#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M5, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

### sequential-access operation

#### TR/QE

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing  $\overline{TR}/\overline{QE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

## write enable (W)

In the sequential-access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{QE}$  are latched on the falling edge of  $\overline{RAS}$ .

#### register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when CAS falls. However, the CAS and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

#### SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EP5 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of  $t_a(RSO)$  from RAS high during a parallel load of the shift registers.

#### SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EP5 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least



8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EP5 memories into the same external video circuitry. When  $\overline{\text{SOE}}$  is at a logic low level, the SOUTs will be enabled and the proper data read out. When  $\overline{\text{SOE}}$  is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

## single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except VDD and data out (see Note 1)	1.5 V to 10 V
Voltage range on VDD supply and data out with respect to VSS	1 V to 6 V
Short circuit output current	50 mA
Power dissipation	5 W
Operating free-air temperature range	
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to  $\ensuremath{\mathsf{V}_{\text{SS}}}$  .

## recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		v
VIH	High-level input voltage	2.4		VDD+0.3	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.

4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



	PARAMETER	TEST CONDITIONS	NDITIONS TM4161EP5-15 TM4161E	TM4161EP5-20		'5-20	UNIT		
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
v <sub>он</sub>	High-level output voltage (DQ1-DQ5, SOUT1-SOUT5)	IOH = -5 mA	2.4			2.4			v
V <sub>OL</sub>	Low-level output voltage (DQ1-DQ5, SOUT1-SOUT5)	i <sub>OL</sub> = 4.2 mA			0.4			0.4	v
lj.	Input current (leakage)	$V_{I} = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5 V,$ All other pins = 0 V			±10			±10	μA
10	Output current (leakage) (DQ1-DQ5, SOUT1-SOUT5)	$V_0 = 0.4 V \text{ to } 5.5 V,$ $V_{DD} = 5 V$			. ± 10			± 10	μA
IDD1	Average operating current during read or write cycle	t <sub>c(rd)</sub> = minimum cycle time, TR/QE low after RAS falls, <sup>‡</sup> SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5		250	350		250	350	mA
IDD2 <sup>§</sup>	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5		80	100		80	100	mA
IDD3	Average refresh current	t <sub>c(rd)</sub> = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/ΩE high, No load on DQ1-DQ5 and SOUT1-SOUT5		210	275		185	250	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on DQ1-DQ5 and SOUT1-SOUT5		225	275		200	250	mA
IDD5	Average shift register current (includes IDD2)	$\overline{RAS}$ and $\overline{CAS}$ high, tc(SCLK) = tc(SCLK) min, No load on DQ1-DQ5 and SOUT1-SOUT5		150	200		150	200	mA
IDD6	Worst case average DRAM and shift register current	t <sub>C(rd)</sub> = minimum cycle time, t <sub>C(SCLK)</sub> = minimum cycle time, TR/ΩE low after RAS falls, No load on DQ1-DQ5 and SOUT1-SOUT5		425	475		400	450	mA

**4**.11 ...... امط **.**:. ..... . . . ...

7

 $^{\dagger}All$  typical values are at  $T_A=25\,^oC$  and nominal supply voltages. \*See appropriate timing diagram. §V\_{IL}>~-0.6 V



Dynamic RAM Modules

## capacitance over recommended supply voltage and operating free-air temperature range, $f\,=\,1\,MHz$

	PARAMETER	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	35	
C <sub>i(DQ)</sub>	Input capacitance, data inputs	25	
Ci(RC)	Input capacitance, strobe inputs	50	
C <sub>i(W)</sub>	Input capacitance, write enable input	50	pF
Ci(CK)	Input capacitance, serial clock	50	μr
Ci(SI)	Input capacitance, serial in	25	
Ci(SOE)	Input capacitance, serial output enable	30	
Ci(TR)	Input capacitance, register transfer input	35	
Co(SOUT)	Output capacitance, serial out	35	

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

		TEST CONDITIONS <sup>†</sup>	ALT.	TM4161EP5-15	TM4161EP5-20	UNIT
P/	ARAMETER	TEST CONDITIONS	SYMBOL	1BOL MIN MAX MIN MA		UNIT
t <sub>a</sub> (C)	Access time from CAS	$C_{L} = 100  pF$	<sup>t</sup> CAC	100	135	
t <sub>a</sub> (QE)	Access time of Q from TR/QE low	$C_L = 100 \text{ pF}$		40	50	
t <sub>a(R)</sub>	Access time from RAS	$t_{RLCL} = MAX,$ $C_L = 100 \text{ pF}$	<sup>t</sup> RAC	150	200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high	$C_L = 30  pF$	-	65	85	
t <sub>a</sub> (SOE)	Access time from SOE low to SOUT	C <sub>L</sub> = 30 pF		30	30	ns
t <sub>a</sub> (SO)	Access time from SCLK	$C_L = 30 \text{ pF}$		45	50	
<sup>t</sup> dis(CH) <sup>‡</sup>	Q output disable time from CAS high	C <sub>L</sub> = 100 pF	tOFF	40	40	
<sup>t</sup> dis(QE) <sup>‡</sup>	Q output disable time from TR/QE high	C <sub>L</sub> = 100 pF		40	40	
<sup>t</sup> dis(SOE) <sup>‡</sup>	Serial output disable time from SOE high	$C_L = 30 \text{ pF}$		30	30	

<sup>†</sup>Figure 1 shows the load circuit.

<sup>+</sup>The maximum values for t<sub>dis(CH)</sub>, t<sub>dis(QE)</sub>, and t<sub>dis(SOE)</sub> define the time at which the output achieves the open circuit condition and are not referenced to V<sub>OH</sub> or V<sub>OL</sub>.



		ALT.	TM4161EP5-15		TM4161EP5-20		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	160		225		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	240		315		ns
t <sub>c</sub> (W)	Write cycle time	tWC	240		315		ns
tc(TW)	Transfer write cycle time <sup>‡</sup>		240		315		ns
tc(Trd)	Transfer read cycle time		240	_	315		ns
tc(SCLK)	Serial-clock cycle time	tSCC	45	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time)§	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low	†CAS	100	10,000	135	10,000	'ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	twp	45		45		ns
tw(CKL)	Pulse duration, SCLK low		10		10		ns
tw(CKH)	Pulse duration, SCLK high		12		12		ns
tw(QE)	TR/QE pulse duration low time (read cycle)		40		40		ns
tt	Transition times (rise and fall) RAS, CAS, and SCLK	tŢ	3	50	3	50	ns
tsu(CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
tsu(RW)	W setup time before RAS low with TR/QE low	<u></u>	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	- 5		- 5		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		60		ns
t <sub>su</sub> (TR)	TR/QE setup time before RAS low		0		0		ns
tsu(SI)	Serial-data setup time before SCLK high		6		6		ns
th(SI)	Serial-data-in hold time after SCLK high		3		3		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	45		55		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RW)	W hold time after RAS low with TR/QE low		20		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	95		120		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	110		145		ns
th(WLD)	Data hold time after W low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high		0		0		ns

## timing requirements over recommended supply voltage range and operating free-air temperature range

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns except  $t_{c(SCLK)}$  which assumes  $t_t = 3$  ns. <sup>‡</sup>Multiple transfer write cycles require separation by either a 500-ns RAS-precharge interval or any other active RAS-cycle. §Page-mode only.



		ALT.	TM4161EP5-15		TM4161EP5-20		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	twch	60		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	110		145		ns
t <sub>h(RSO)</sub>	Serial-data-out hold time after RAS low with TR/QE low		30		30		ns
<sup>t</sup> h(SO)	Serial-data-out hold time after SCLK high		8		8		ns
<sup>t</sup> h(TR)	TR/QE hold time after RAS low (transfer)		20		20		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLQEH	Delay time, CAS low to QE high		100		135		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	100		135		ns
<sup>t</sup> CQE	Delay time, CAS low to QE low (maximum value specified only to guarantee t <sub>a(QE)</sub> access time)			60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80	50,000	80	50,000	ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD	25	50	30	65	ns
<sup>t</sup> CKRL	Delay time, SCLK high before RAS low with TR/QE low¶		10	50,000	10	50,000	ns
<sup>t</sup> rf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, shift register#	tREF2		50,000		50,000	ns


# timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

SCLK may be high or low during  $t_{W(RL)}$ , but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with TR/QE low (i.e., before a transfer cycle).


#See "refresh" on page 5-9.

## PARAMETER MEASUREMENT INFORMATION






read cycle timing






Dynamic RAM Modules

early write cycle timing










NOTES: 6. Timing is for non-multiplexed DQ and address lines.

7. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

5-16

TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



**Dynamic RAM Modules** 


с**л** 

5-17

IEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

ŧ







tw(RL) ٧н RAS TRI CI ViL <sup>t</sup>RLCH ۷ін w(CL) CAS1-CAS5 VIL th(RLCA) th(CLCA) th(RA) tsu(RA) t<sub>su</sub>(CA) ٧н ROW COLUMN DON'T CARE A0-A7 VIL th(TB) tsu(TR) ∨ін TR/QE DON'T CARE VIL t<sub>su(RW</sub> th(RW) ٧н ŵ DON ĊÀ VIL ٧н DQ1-DON'T CARE DQ5 VIL tRHSC-<sup>t</sup>CKBL tw(CKH) tw(CKL) VIH SCLK ٧IL ta(SO) ta(RSO) -+ th(RSO)la(SO)-۷он SAME AS OLD SHIFT REG DATA OLD SHIFT OLD SHIFT REGISTER SOUT1-REG DATA DATA NOT VALID SOUT5 VOL ١

- NOTES: 9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.
  - 10. SOE assumed low.

shift register to memory timing


11. SCLK may be high or low during tw(RL).



5

**Dynamic RAM Modules** 

## memory to shift register timing




NOTES: 10. SOE assumed low.

11. SCLK may be high or low during tw(RL).

12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

serial data shift timing



NOTES: 13. When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.


14. While shifting data through the serial shift registers, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t<sub>su(TR)</sub> and t<sub>h(TR)</sub> timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.



esluboM MAA simsnyd a

TM4161EP5 65,536 BY 5

**BY 5-BIT MULTIPORT VIDEO RAM MODULE** 




<sup>†</sup>CAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length. NOTES: 10. SOE assumed low.

- 15. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN lines would be held at 0 to fill all locations in the shift registers with 0's. The shift registers would then be written into all 256 rows of the memory array in 256 cycles. The random output ports (DQ1-DQ5) will be in a high-impedance state as long as register transfer cycles are selected.
- 16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/QE low.

5-22

TEXAS INSTRUMENTS

.



† CAS and register address need not be supplied every cycle, only when it is desired to change from one register address to another. NOTES: 10. SOE assumed low

16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/OE low.

17. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

6

**Dynamic RAM Modules** 

5-23


POST

ç

TEXAS

77001

TEXAS VINCENTS





JULY1984 - REVISED NOVEMBER 1985


65,536 X 4 Organization

• Single 5-V Supply (10% Tolerance)

- 31-Pin Single-in-Line Package (SIP)
- Utilizes Four Multiport Video RAMs in Plastic Chip Carriers
- Serial In/Serial Out Capability
- Dual Accessibility One Port Sequential Access, One Port Random Access
- Four Serial Shift Registers for Sequential Access Applications, Each Comprised of Four Cascaded 64-Bit Segments
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of DQ and Address Lines to Simplify System Design
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- Supported by TI's TMS34061 Video System Controller (VSC)
- SOE Simplifies Multiplexing of Serial Data Streams
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TM4161EV4-15	150 ns	100 ns	240 ns
TM4161EV4-20	200 ns	135 ns	315 ns

- Separate CAS Control with Common Data-In and Data-Out Lines
- Low Power Dissipation: —Operating . . . 1000 mW (Typ) —Standby . . . 320 mW (Typ)
- Operating Free-Air Temperature . . . 0 °C to 70 °C



PIN NOMENCLATURE				
A0-A7	Address Inputs			
CAS1-CAS4	Column-Address Strobes			
DQ1-DQ4	Random-Access Data In/Data Out			
RAS	Row-Address Strobe			
SCLK	Serial Data Clock			
SIN1-SIN4	Serial Data In			
SOE	Serial Output Enable			
SOUT1-SOUT4	Serial Data Out			
TR/QE	Register Transfer/Q Output Enable			
V <sub>DD</sub>	5-V Supply			
VSS	Ground			
₩	Write Enable			

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

## description

The TM4161EV4 is a 256K dual-access dynamic random-access memory module organized as 65,536  $\times$  4-bits in a 31-pin single-in-line package comprising four TMS4161FML, 65,536  $\times$  1-bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. The random-access port makes the memory look like it is organized as 65,536 words of four bits each. The sequential access port is interfaced to four internal 256-bit dynamic shift registers each organized as four cascaded 64-bit shift register segments which are accessed serially. One, two, three, or four 64-bit shift register segments can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs.


The TM4161EV4 features full asynchronous dual access capability except when transferring data between the shift registers and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift registers also refreshes that row.


All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4161EV4 is guaranteed for operation from 0°C to 70°C.

## functional block diagram







#### random-access address space to sequential-address space mapping

The TM4161EV4 is designed with each row divided into four, 64-column sections which map directly onto the four segments of each shift register (see TMS4161 functional block diagram). The first column section to be shifted out is selected by the two most-significant column-address bits. If the two bits represent binary 00, then one to four register segments can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segments can be shifted out in order. If the two bits represent 10, then one to two of the most-significant register segment can be shifted out. All register segments are shifted out with the least-significant bit (bit 0) first and the most-significant bit (bit 63) last. Note that if the two column-address bits can be sequentially read out of each serial output pin.



5-28

## random-access operation

## TR/QE

The  $\overline{TR}/\overline{OE}$  pin has two functions. First, it selects either register transfer or random-access operation as RAS falls, and second, during a random-access operation, it functions as an output enable after  $\overline{CAS}$  falls.

To use the TM4161EV4 in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls. Holding  $\overline{TR}/\overline{QE}$  high as  $\overline{RAS}$  falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding  $\overline{TR}/\overline{QE}$  low as  $\overline{RAS}$  falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once  $\overline{CAS}$  has been pulled low,  $\overline{TR}/\overline{QE}$  controls when the data will appear at the Q output (if this a read cycle). Whenever  $\overline{TR}/\overline{QE}$  is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).

## address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

## write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4161EV4 dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

## data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

## data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  is held high. Data will not appear on the output until after both  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if t<sub>CQE</sub> is greater than t<sub>CQE</sub> MAX, and t<sub>RLCL</sub> is greater than t<sub>RLCL</sub> MAX. Likewise, t<sub>a</sub>(C) MAX is valid only if t<sub>RLCL</sub> is greater than t<sub>RLCL</sub> MAX. Once the output is valid, it will remain valid while  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  are both low;  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will always be in a high-impedance state.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output



during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overrightarrow{RAS}$  causes all bits in each row to be refreshed.  $\overrightarrow{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M4, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

## power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### sequential-access operation

### TR/QE

Memory transfer operations involving parallel use of the shift registers are first indicated by bringing  $\overline{TR}/\overline{QE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift registers to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

## write enable (W)

In the sequential-access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{OE}$  are latched on the falling edge of  $\overline{RAS}$ .

## register column address (A7, A6)

To select one of the four shift register segments within each shift register (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when CAS falls. However, the CAS and segment address signals need not be supplied every transfer cycle, only when it is desired to change or select a new segment.

## SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view each shift register as though it were made of 256 rising edge D flip-flops connected D to Q. The TM4161EV4 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pins not only on the rising edge of SCLK but also after an access time of  $t_a(RSO)$  from RAS high during a parallel load of the shift registers.

## SIN and SOUT

Data is shifted in through the SIN pins and is shifted out through the SOUT pins. The TM4161EV4 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SCLK rises. When loading data into the shift registers from the serial inputs in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.



## SOE

The serial output enable pin controls the impedance of the serial outputs, allowing multiplexing of more than one bank of TM4161EV4 memories into the same external video circuitry. When SOE is at a logic low level, the SOUTs will be enabled and the proper data read out. When SOE is at a logic high level, the SOUTs will be disabled and be in the high-impedance state.

#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift registers have remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift registers.

## single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except VDD and data out (see Note 1)
Voltage range on VDD supply and data out with respect to VSS $\dots \dots $
Short circuit output current
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		v
VIH	High-level input voltage	2.4		VDD+0.3	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
Τ <sub>Α</sub>	Operating free-air temperature	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.

4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



DADAMETED		PARAMETER TEST CONDITIONS		TM4161EV4-15			TM4161EV4-20		
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	I <sub>OH</sub> = -5 mA	2.4			2.4			v
VOL	Low-level output voltage (DQ1-DQ4, SOUT1-SOUT4)	l <sub>OL</sub> = 4.2 mA			0.4			0.4	v
li	Input current (leakage)	$V_{I} = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5 V,$ All other pins = 0 V			±10			±10	μA
1 <sub>0</sub>	Output current (leakage) (DQ1-DQ4, SOUT1-SOUT4)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$			± 10			±10	μA
IDD1	Average operating current during read or write cycle	$\label{eq:tc(rd)} = \mbox{minimum cycle time,} \\ \ensuremath{\overline{TR}/QE}\ \mbox{low after $\overline{RAS}$ falls, $^{\ddagger}$ \\ \ensuremath{SCLK}\ \mbox{and SIN low, $\overline{SOE}$ high,} \\ \ensuremath{No}\ \mbox{load on $DQ1$-$DQ4} \\ \mbox{and SOUT1$-SOUT4} \\ $		200	280		200	280	mA
IDD2 <sup>§</sup>	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SOUT1-SOUT4		64	80		64	80	mA
IDD3	Average refresh current	$\label{eq:tc(rd)} = \mbox{minimum cycle time,} \\ \hline Triangle CAS high, RAS cycling, \\ SCLK and SIN low, \\ \hline SOE high, TR/QE high, \\ \hline No load on DQ1-DQ4 \\ and SOUT1-SOUT4 \\ \hline \end{tabular}$		168	220		148	220	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on DQ1-DQ4 and SOUT1-SOUT4		180	220		160	220	mA
IDD5	Average shift register current (includes I <sub>DD2</sub> )	$\overline{RAS}$ and $\overline{CAS}$ high, t <sub>c</sub> (SCLK) = t <sub>c</sub> (SCLK) min, No load on DQ1-DQ4 and SOUT1-SOUT4		120	160		120	160	mA
IDD6	Worst case average DRAM and shift register current	$\label{eq:tc(rd)} t_{C(rd)} = \mbox{minimum cycle time,} \\ t_{C(SCLK)} = \mbox{minimum cycle time,} \\ \hline TR/QE low after RAS falls, \\ No load on DQ1-DQ4 \\ and SOUT1-SOUT4 \\ \end{tabular}$		340	380		320	360	mA

## electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at T<sub>A</sub> = 25 °C and nominal supply voltages. <sup>‡</sup>See appropriate timing diagram.  ${}^{\$}V_{IL} > -0.6 V$ 



## capacitance over recommended supply voltage and operating free-air temperature range, f = 1 MHz

	PARAMETER		UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	35	
C <sub>i(DQ)</sub>	Input capacitance, data inputs	20	
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	40	1
C <sub>i(W)</sub>	Input capacitance, write enable input	40	pF
Ci(CK)	Input capacitance, serial clock	30	]
C <sub>i(SI)</sub>	Input capacitance, serial in	20	}
Ci(SOE)	Input capacitance, serial output enable	30	}
C <sub>i(TR)</sub>	Input capacitance, register transfer input	30	]
Co(SOUT)	Output capacitance, serial out	20	

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

B	PARAMETER TEST CONDITIONS <sup>†</sup> ALT.		TM4161EV4-15	TM4161EV4-20	UNIT	
		TEST CONDITIONS.	SYMBOL		MIN MAX	UNIT
ta(C)	Access time from CAS	C <sub>L</sub> = 100 pF	<sup>t</sup> CAC	100	135	
ta(QE)	Access time of Q from TR/QE low	$C_L = 100 \text{ pF}$		40	50	
<sup>t</sup> a(R)	Access time from RAS	$t_{RLCL} = MAX,$ $C_L = 100  pF$	<sup>t</sup> RAC	150	200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high	C <sub>L</sub> = 30 pF		65	. 85	
<sup>t</sup> a(SOE)	Access time from SOE low to SOUT	C <sub>L</sub> = 30 pF		30	30	ns
ta(SO)	Access time from SCLK	$C_L = 30 \text{ pF}$		45	50	
<sup>t</sup> dis(CH) <sup>‡</sup>	Q output disable time from CAS high	C <sub>L</sub> = 100 pF	tOFF	40	40	
<sup>t</sup> dis(QE) <sup>‡</sup>	Q output disable time from TR/QE high	C <sub>L</sub> = 100 pF		40	40	
<sup>t</sup> dis(SOE) <sup>‡</sup>	Serial output disable time from SOE high	C <sub>L</sub> = 30 pF		30	30	 

<sup>†</sup>Figure 1 shows the load circuit.

<sup>+</sup>The maximum values for  $t_{dis}(CH)$ ,  $t_{dis}(QE)$ , and  $t_{dis}(SOE)$  define the time at which the output achieves the open circuit condition and are not referenced to VO<sub>H</sub> or VO<sub>L</sub>.



	•	ALT.	TM416	1EV4-15	TM416	1EV4-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time .	<sup>t</sup> PC	160		225		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	240		315		ns
t <sub>c(W)</sub>	Write cycle time	twc	240		315		ns
t <sub>c</sub> (TW)	Transfer write cycle time <sup>‡</sup>		240		315		ns
tc(Trd)	Transfer read cycle time		240		315		ns
t <sub>c</sub> (SCLK)	Serial-clock cycle time	tscc	45	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time)§	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low	tCAS	100	10,000	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		45		ns
tw(CKL)	Pulse duration, SCLK low		10		10		ns
tw(CKH)	Pulse duration, SCLK high		12		12		. ns
tw(QE)	TR/QE pulse duration low time (read cycle)		40		40		ns
tt	Transition times (rise and fall) RAS, CAS, and SCLK	tŢ	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ť 0		ns
t <sub>su</sub> (RW)	$\overline{W}$ setup time before $\overline{RAS}$ low with $\overline{TR}/\overline{QE}$ low		0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS_	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	- 5		- 5		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		60		ns
t <sub>su</sub> (TR)	TR/QE setup time before RAS low		0		0		ns
t <sub>su(SI)</sub>	Serial-data setup time before SCLK high		6		6		ns
<sup>t</sup> h(SI)	Serial-data-in hold time after SCLK high		3		3		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	45		55		ns
<sup>t</sup> h(RA)	Row-address hold time	tRAH	20		25		ns
th(RW)	W hold time after RAS low with TR/QE low		20		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	95		120		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	110		145		ns
th(WLD)	Data hold time after W low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns

## timing requirements over recommended supply voltage range and operating free-air temperature range

(Continued next page.)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns except  $t_c(SCLK)$  which assumes  $t_t = 3$  ns.

\*Multiple transfer write cycles require separation by either a 500 ns RAS-precharge interval or any other active RAS-cycle. \$Page-mode only.



Dynamic RAM Modules

		ALT.	TM416	1EV4-15	TM416	1EV4-20	
		SYMBOL	MIN	MAX	MIN	MAX	
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	110		145		ns
<sup>t</sup> h(RSO)	Serial-data-out hold time after RAS low with TR/QE low	Ň	30		30		ns
th(SO)	Serial-data-out hold time after SCLK high		8		8		ns
th(TR)	TR/QE hold time after RAS low (transfer)		20		20		ns
tRLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLQEH	Delay time, CAS low to QE high		100		135		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	100		135		ns
<sup>t</sup> CQE	Delay time, CAS low to $\overline{\text{QE}}$ low (maximum value specified only to guarantee $t_{a(\text{QE})}$ access time)			60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80	50,000	80	50,000	ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	50	30	65	ns
<sup>t</sup> CKRL	Delay time, SCLK high before RAS low with TR/QE low¶		10	50,000	10	50,000	ns
t <sub>rf(MA)</sub>	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, shift register#	tREF2		50,000		50,000	ns


timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

SCLK may be high or low during  $t_{W(RL)}$ , but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with TR/QE low (i.e., before a transfer cycle).

#See "refresh" on page 5-31.


## PARAMETER MEASUREMENT INFORMATION







read cycle timing




5


**Dynamic RAM Modules** 

5-36

early write cycle timing








7. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

IEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

NOTES: 6. Timing is for non-multiplexed DQ and Address lines.



8. A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.


TM4161EV4 65,536 BY 4-BIT MULTIPORT VIDEO RAM MODULE

**Dynamic RAM Modules** 5

IEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


Æ

RAS-only refresh timing



5-40

shift register to memory timing




NOTES: 9. The shift register to memory cycle is used to transfer data from the shift registers to the memory array. Every one of the 256 locations in each shift register is written into the 256 columns of the selected row. Note that the data that was in the shift registers may have resulted, either from a serial shift in or from a parallel load of the shift registers from one of the memory array rows.

10. SOE assumed low.

11. SCLK may be high or low during tw(RL).



## memory to shift register timing




NOTES: 10. SOE assumed low.

- 11. SCLK may be high or low during  $t_{w(RL)}$ .
- 12. The memory to shift register cycle is used to load the shift registers in parallel from the memory array. Every one of the 256 locations in each shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift registers may be either shifted out or written back into another row.



Dynamic RAM Modules

serial data shift timing




NOTES: 13. When loading data into the shift registers from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.

14. While shifting data through the serial registers, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t<sub>su(TR)</sub> and t<sub>h(TR)</sub> timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift registers.



Pynamic RAM Modules




<sup>†</sup>CAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length. NOTES: 10. SOE assumed low.

- 15. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN lines would be held at 0 to fill all locations in the shift registers with 0's. The shift registers would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.
- 16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t<sub>CKRL</sub> prior to RAS falling with TR/QE low.

5-44

IEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



<sup>†</sup>CAS and register address need not be supplied every cycle, only when it is desired to change from one register address to another. NOTES: 10. SOE assumed low.


16. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/QE low.

17. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

5

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

IEXAS V





# ADVANCE INFORMATION

# TM4161GW4, TM4161GY4 65,536 BY 4-BIT DYNAMIC RAM MODULES

TM4161GW4 . . . W SINGLE-IN-LINE PACKAGE<sup>†</sup> TM4161GY4 . . . Y SINGLE-IN-LINE PACKAGE<sup>†</sup>

NOVEMBER 1985

65,536 X 4 Organization

Single 5-V Supply (10% Tolerance)

- 30-Pin Single-in-Line Package (SIP) — Pinned Version for Through-Hole Insertion (TM4161GY4)
  - -Leadless Version for Use with Sockets (TM4161GW4)
- Utilizes Four Multiport Video RAMs in Plastic Chip Carriers
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
TMS4161-15	150 ns	100 ns	240 ns	265 ns
TMS4161-20	200 ns	135 ns	315 ns	330 ns


- Separate CAS Control with Common Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4161G_4-15	1000 mW	256 mW
TM4161G_4-20	1000 mW	256 mW

 Operating Free-Air Temperature . . . 0 °C To 70 °C

## description

The TM4161G\_4 series are 256K dual-access dynamic random-access memory modules organized as  $65,536 \times 4$ -bits in a 30-pin singlein-line package. This module is comprised of four TMS4161FML,  $65,536 \times 1$ -bit Multiport Video RAMs in 22-lead plastic chip carriers mounted on top of a substrate together with four decoupling capacitors. Each TMS4161FML is described in the TMS4161 data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the substrate, a further set of electrical tests is performed. The TM4161G\_4 is rated for operation from 0°C to 70°C.



<sup>†</sup>TM4161GY4 package is shown.

PIN NOMENCLATURE			
A0-A7	Address Inputs		
CAS1-CAS4	Column-Address Strobes		
DQ1-DQ4	Random-Access Data In/Data Out		
NC	No Connection		
RAS	Row-Address Strobe		
SCLK	Serial Data Clock		
SI01-SI04	Serial-Access Data In/Data Out		
SOE	Serial Output Enable		
TR/QE	Register Transfer/Q Output Enable		
VDD	5-V Supply		
VSS	Ground		
w	Write Enable		

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic date and other specifications are subject to change without netice.



Copyright © 1985, Texas Instruments Incorporated

## TM4161GW4, TM4161GY4 65,536 BY 4-BIT DYNAMIC RAM MODULES

## operation

The TM4161G\_4 operates as four TMS4161's connected as shown in the functional block diagram. Refer to the TMS4161 data sheet for details of its operation.

## specifications

For TMS4161 electrical specifications, refer to the TMS4161 data sheet.

## single-in-line package components

PC substrate: TM4164GY4 . . . 0,79 mm (0.031 inch) minimum thickness TM4161GW4 . . . 1,35 mm (0.053 inch) maximum thickness

Bypass capacitors: Multilayer ceramic


Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper



# TM4161GW4, TM4161GY4 65,536 BY 4-BIT DYNAMIC RAM MODULES


## functional block diagram





# TM4161GW4, TM4161GY4 65,536 BY 4 BIT DYNAMIC RAM MODULES

TI single-in-line package nomenclature



SINGLE-IN-LINE PACKAGE

NOVEMBER 1983 - REVISED NOVEMBER 1985


- 65,536 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

TM4164EC4-12 TM4164EC4-15 TM4164EC4-20	ACCESS TIME ROW ADDRESS (MAX) 120 ns 150 ns 200 ns	ACCESS TIME COLUMN ADDRESS (MAX) 75 ns 90 ns 135 ns	READ OR WRITE CYCLE (MIN) 230 ns 260 ns 326 ns	READ- MODIFY- WRITE CYCLE (MIN) 260 ns 285 ns 345 ns
TM4164EC4-20	200 ns	135 ns	326 ns	345 ns

- Common CAS Control with Separate Data-In and Data-Out Lines with an "Early Write" Feature
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4164EC4-12	800 mW	70 mW
TM4164EC4-15	700 mW	70 mW
TM4164EC4-20	540 mW	70 mW

- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Upward Compatible with 256K X 4 Single-In-Line Package



<sup>†</sup>Reserved for A8 on TM4256EC4

	PIN NOMENCLATURE
A0-A7	Address Inputs
CAS	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

## description

The TM4164EC4 is a 256K, dynamic random-access memory module organized as  $65,536 \times 4$  bits in a 22-pin single-in-line package comprising four TMS4164FPL,  $65,536 \times 1$  bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with four 0.1  $\mu$ F decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164EC4 has a density of six devices per square inch (approximately 2.4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164EC4 is rated for operation from 0°C to 70°C.

## upward compatibility

Future 256K × 4 memory modules in single-in-line packages will have identical pin functions and spacing, and will be directly upward compatible. Pin 1 of the TM4256EC4 (256K X 4 SIP) module will be memory address A8.

#### operation

### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the four chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on Pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

## write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

### data in (D1-D4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q1-Q4)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until CAS is brought low. In a read cycle the outputs go active after the access time interval  $t_a(C)$  that begins with the negative transition of CAS as long as  $t_a(R)$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns them to a high-impedance state. In an early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

## refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.




## power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.


## single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze

## logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





## functional block diagram

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except V <sub>DD</sub> and data out (see Note 1)
Short circuit output current for any output
Power dissipation
Operating free-air temperature range
Storage temperature range

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

## recommended operating conditions

			 MIN	NOM	MAX	UNIT
VDD	Supply voltage		 4.5	5	5.5	V
VSS	Supply voltage	· .	1	0		V
		V <sub>DD</sub> = 4.5 V	2.4		4.8	
ViH	High-level input voltage	$V_{DD} = 5.5 V$	 2.4		6	1 °
VIL	Low-level input voltage (see Not	es 2 and 3)	-0.6		0.8	V
TA	Operating free-air temperature		0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this
occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

_		TEST	TN	14164E0	24-12	TM4164EC4-15			
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$i_{OH} = -5 \text{ mA}$	2.4			2.4			V
VOL	Low-level output voltage	IOL = 4.2 mA			0.4			0.4	V
ł	Input current (leakage)	$V_I = 0$ V to 5.8 V, $V_{DD} = 5$ V, All other pins = 0 V			±10			±10	μΑ
ю	Output current (leakage)	V <sub>O</sub> = 0.4 to 5.5 V, V <sub>DD</sub> = 5 V, CAS high	a.		±10			±10	μΑ
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		160	192		140	180	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open,		14	20		14	20	mA
IDD3	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		112	160		100	148	mA
IDD4	Average page-mode current	$t_{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open$		112	160		100	148	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.



	DADAMETED	TEST	TN	14164E0	4-20	1
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNI
Vон	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	v
4	Input current (leakage)	$V_{I} = 0 V$ to 5.8 V, $V_{DD} = 5 V$ All other pins = 0 V			± 10	μA
lO	Output current (leakage)	$V_0 = 0.4$ to 5.5 V, $V_{DD} = 5$ V, $\overline{CAS}$ high			± 10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		108	148	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		14	.20	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		80	128	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		80	128	mA

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	MAX	UNIT
Ci(A)	Input capacitance, address inputs	20	pF
Ci(D)	Input capacitance, data input	5	pF
Ci(RC)	Input capacitance, strobe inputs	32	pF
Ci(W)	Input capacitance, write enable input	32	pF
Co	Output capacitance	6	pF

# switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEAT CONDITIONS	ALT.	TM4164	EC4-12	TM4164	UNIT	
		TEST CONDITIONS SY	SYMBOL	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from $\overline{CAS}$	CL = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		75		90	ns
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns



# switching characteristics over recommended supply voltage range and operating free-air temperature range

· ·	ADAMETER	TEST CONDITIONS	ALT.	TM4164		
PARAMETER		TEST CONDITIONS	SYMBOL	· MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF Load = 2 Series 74 TTL gates	tCAC		135	ns
t <sub>a</sub> (R)	Access time from RAS	tRLCL = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	tOFF	0	50	ns



		ALT.	TM416	4EC4-12	TM416	4EC4-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	130		160		ns
t <sub>c(rd)</sub>	Read cycle time <sup>†</sup>	tRC	230		260		ns
t <sub>c(W)</sub>	Write cycle time	twc	230		260		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	260		285		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50		ns
tw(CL)	Pulse duration, CAS low§	<sup>t</sup> CAS	75	10,000	90	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	80		100		ns
tw(RL)	Pulse duration, RAS low	<sup>t</sup> RAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	tWP	40		45		ns
t <sub>t</sub>	Transition times (rise and fall) for $\overrightarrow{RAS}$ and $\overrightarrow{CAS}$	tŢ	5	50	5	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
<sup>t</sup> su(rd)	Read-command setup time	tRCS	0	· · · · · ·	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
t <sub>su(WRH)</sub>	Write-command setup time before RAS high	<sup>t</sup> RWL	50		50		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		45		ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	t <sub>AR</sub>	85		105		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45		50		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	90		100		ns
th(WLD)	Data hold time after $\overline{W}$ low	tDHW	45		50		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		50		ns
th(RLW)	Write-command hold time after RAS low	twcr	90		100		ns
RLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	60		100		ns
	Delay time, CAS low to W low						
CLWL	(read-modify-write cycle only)	tCWD	50		60		ns
	Delay time, RAS low to CAS low				[		
RLCL	(maximum value specified only	tRCD	25	45	30	60	ns
	to guarantee access time)					-	
	Delay time, RAS low to W low	*=	110		120		ns
	(read-modify-write cycle only)	tRWD			120		IIS
	Delay time, W low to CAS	tures	0		0		
tWLCL	low (early write cycle)	twcs		•	0		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>Page mode only.

<sup>§</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional <u>CAS</u> low time (t<sub>w(CL)</sub>). This applies to page mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



t <sub>c(P)</sub>		ALT.		4EC4-20	
		SYMBOL	MIN	MAX	UNIT
• • •	Page-mode cycle time	tPC	206		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	326		ns
<sup>t</sup> c(W)	Write cycle time	twc	326		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	345		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	80		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	135	10,000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	120		ns
tw(RL)	Pulse duration, RAS low	tRAS	200	10,000	ns
t <sub>w(W)</sub>	Write pulse duration	twp	55		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	ns
<sup>t</sup> su(CA)	Column-address setup time	tASC	0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		ns
<sup>t</sup> su(D)	Data setup time	tDS	0	_	ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		ns
su(WRH)	Write-command setup time before RAS high	tRWL	60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	55		ns
th(RA)	Row-address hold time	tRAH	30	_	ns
th(RLCA)	Column-address hold time after RAS low	tar	120		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	60		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	125		ns
th(WLD)	Data hold time after W low	tDHW	60		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRBH	5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		ns
th(RLW)	Write-command hold time after RAS low	tWCR	145		ns
RLCH	Delay time, RAS low to CAS high	tCSH	200		ns
CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
CLRH	Delay time, CAS low to RAS high	trsh	135		ns
	Delay time. CAS low to W low				
tCLWL	(read-modify-write cycle only)	tCWD	65		ns
	Delay time, RAS low to CAS low				
RLCL	(maximum value specified only	<sup>t</sup> RCD	35	65	ns
	to guarantee access time)				
	Delay time, RAS low to W low		120		
<sup>t</sup> RLWL	(read-modify-write cycle only)	tRWD	130		ns
	Delay time, W low to CAS	<b></b>			
tWLCL	low (early write cycle)	twcs	0		ns

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycles times assume  $t_t = 5$  ns.


<sup>‡</sup>Page mode only.

<sup>§</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).




## PARAMETER MEASUREMENT INFORMATION






## read cycle timing



TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

early write cycle timing



Q1-Q4 \_\_\_\_\_\_HI-Z \_\_\_\_\_




VOL

**Dynamic RAM Modules** 

5

5-60


write cycle timing




<sup>†</sup> The enable time (t<sub>en)</sub> for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.












TM4164EC4 65,536 by 4-bit dynamic ram module

NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and ready-modify-write timing specifications are not violated.






NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

5-64


TEXAS INSTRUMENTS




**Dynamic RAM Modules** G

5-65

RAS-only refresh timing



TI single-in-line package nomenclature





**Dynamic RAM Modules** 

TM4164EL9 . . . L SINGLE-IN-LINE PACKAGE<sup>†</sup> TM4164FM9 . . . M SINGLE-IN-LINE PACKAGE

NOVEMBER 1983 - REVISED NOVEMBER 1985

- 65.536 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- **Utilizes Nine 64K Dynamic RAMs in Plastic** Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- **3-State Outputs**
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4164 9-12	120 ns	75 ns	230 ns
TM4164 9-15	150 ns	90 ns	260 ns
TM4164 9-20	200 ns	135 ns	326 ns


- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM41649-12	1800 mW	157.5 mW
TM41649-15	1575 mW	157.5 mW
TM41649-20	1215 mW	157.5 mW

Operating Free-Air Temperature . . . 0°C to 70°C

#### description

The TM4164\_\_9 series are 576K, dynamic random-access memory modules organized as 65,536 × 9 bits (bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin single-in-line package comprising nine TMS4164FPL, 65, 536 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with nine 0.1  $\mu$ F decoupling. capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior



<sup>†</sup>TM4164EL9 package is shown.

<sup>‡</sup>Pin 17 of the 256K × 9 SIP will be memory address A8.

Pil	PIN NOMENCLATURE						
A0-A7	Address Inputs						
CAS, CAS9	Column-Address Strobes						
DQ1-DQ8	Data In/Data Out						
D9	Data In						
NC	No Connection						
Q9	Data Out						
RAS	Row-Address Strobe						
VDD	5-V Supply						
VSS	Ground						
$\overline{\mathbf{w}}$	Write Enable						

performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164\_\_9 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



The TM4164\_\_9 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1215 mW typical operating and 157.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164\_\_9 is rated for operation from 0°C to 70°C.

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the nine chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobes (CAS for M1 thru M8 and CAS9 for M9). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers for M1-M8. CAS9 is used similarly for M9.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4164\_\_\_9 dictates the use of early write cycles to prevent contention on D and Q. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ8, D9)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

#### data out (DQ1-DQ8, Q9)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the outputs go active after the access time interval  $t_{a}(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a}(R)$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM4164\_\_9.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.



#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M9, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### power up


After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze Contact area for socketable devices: Nickel plate and solder plate on top of copper



functional block diagram





**Dynamic RAM Modules** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1)1.5 V to 10 V
Voltage range on VDD supply and data out with respect to VSS
Short circuit output current for any output 50 mA
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

· ·			MIN	NOM	MAX	UNIT
VDD	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0		.v
V	M the transformed and a set	V <sub>DD</sub> = 4.5 V	2.4		4.8	
⊻ін	High-level input voltage	$V_{DD} = 5.5 V$	2.4	5 5.5 O 4.8 6	ľ	
VIL	Low-level input voltage(see Note	s 2 and 3)	-0.6		0.8	V
TA	Operating free-air temperature	· · · · · · · · · · · · · · · · · · ·	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST	TN	4164	9-12	TN	4164	9-15	
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			2.4			v
VOL	Low-level output voltage	loL = 4.2 mA			0.4			0.4	V
4	Input current (leakage)	$V_1 = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			±10	μΑ
ю	Output current (leakage)	$V_0 = 0.4$ to 5.5 V, $V_{DD} = 5$ V, $\overline{CAS}$ high			±10			±10	μA
	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		360	432		315	405	mA
	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		31.5	45		31.5	45	mA
IDD3‡	Average refresh current	$t_c = minimum cycle,$ CAS high and RAS cycling, All outputs open		252	360		225	333	mA
IDD4 <sup>‡</sup>	Average page-mode current	$t_{C(P)}$ = minimum cycle, RAS low and CAS cycling, All outputs open		252	360		225	333	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

<sup>‡</sup>IDD1-IDD4 are measured with M1-M9 in the same mode (i.e., operating, standby, refresh or page mode).

PARAMETER		TEST	TM4	164	9-20	
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	V
ų	Input current (leakage)	$V_i = 0 V$ to 5.8 V, $V_{DD} = 5 V$ All other pins = 0 V			±10	μA
10	Output current (leakage)	$V_{O} = 0.4 \text{ to } 5.5 \text{ V},$ $\frac{V_{DD}}{CAS} = 5 \text{ V},$ $\overline{CAS} \text{ high}$			±10	μA
	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		243	333	mA
	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	3	31.5	45	mA
IDD3‡	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		180	288	mÁ
IDD4 <sup>‡</sup>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		180	288	mA

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

<sup>1</sup>IDD1-IDD4 are measured with M1-M9 in the same mode (i.e., operating, standby, refresh or page mode).

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	MAX	UNIT
Ci(A)	Input capacitance, address inputs	45	pF
Ci(DQ)	Input capacitance, data inputs	11	pF
Ci(RAS)	Input capacitance, RAS input	72	pF
C <sub>i(W)</sub>	Input capacitance, W input	72	pF
Ci(CAS9)	Input capacitance, CAS9 input	8	pF
Ci(CAS)	Input capacitance, CAS input	72	pF
C <sub>i(D9)</sub>	Input capacitance, D9 input	5	pF
C <sub>0</sub> (Q9)	Output capacitance, Q9 output	6	pF

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT.	TM41649-12		TM41649-15		UNIT
	FARAIVIETER	SYM		MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		75		90	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns



# switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		PARAMETER TEST CONDITIONS		TM4164 MIN	UNIT	
t <sub>a</sub> (C)	Access time from CAS	CL = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		135	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	50	ns



		ALT.	TM416	49-12	TM416	49-15		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT	
t <sub>c</sub> (P)	Page-mode cycle time	tPC	130		160		ns	
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns	
t <sub>c(W)</sub>	Write cycle time	twc	230		260		ns	
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50	-	ns	
tw(CL)	Pulse duration, CAS low	tCAS	75	10,000	90	10,000	ns	
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		100		ns	
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns	
tw(W)	Write pulse duration	tWP	40		45		ns	
tt	Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	10	50	10	50	ns	
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns	
tsu(RA)	Row-address setup time	tASR	0		0		ns	
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns	
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns	
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		50		ns	
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		50		ns	
th(CLCA)	Column-address hold time after CAS low	tCAH	40		45		ns	
th(RA)	Row-address hold time	tRAH	20		25		ns	
th(RLCA)	Column-address hold time after RAS low	<sup>t</sup> AR	90		100		ns	
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45		50	_	ns	
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	90		100		ns	
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns	
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns	
th(CLW)	Write-command hold time after CAS low	tWCH	45	· · · · · ·	50		ns	
th(RLW)	Write-command hold time after RAS low	tWCR	90		100		ns	
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns	
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns	
tCLRH	Delay time, CAS low to RAS high	tRSH	60		100		ns	
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only) to guarantee access time)	tRCD	25	45	30	60	ns	
tWLCL	Delay time ₩ low to CAS low (early write cycle)	twcs	0		0		ns	
t <sub>rf</sub>	Refresh time interval	tREF		4		. 4	ms	

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns. The specified  $t_t$  is due to testing limitations. Transition times may be as little as 3 ns in system use. <sup>‡</sup>Page mode only.



5-74

		ALT.	TM41649-20		
		SYMBOL	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	206		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	236		ns
<sup>t</sup> c(W)	Write cycle time	twc	326		ns
tw(CH)	Pulse duration, $\overline{CAS}$ high (precharge time) <sup>‡</sup>	tCP	80		ns
tw(CL)	Pulse duration, CAS low	tCAS	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	120		ns
tw(RL)	Pulse duration, RAS low	tRAS	200	10,000	ns
tw(W)	Write pulse duration	twp	55		ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	10	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
t <sub>su(rd)</sub>	Read-command setup time	• <sup>t</sup> RCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	55		ns
<sup>t</sup> h(RA)	Row-address hold time	tRAH	30		ns
th(RLCA)	Column-address hold time after RAS low	tAR	125		ns
th(CLD)	Data hold time after CAS low	tDHC	60		ns
th(RLD)	Data hold time after RAS low	t DHR	145		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		ns
th(CLW)	Write-command hold time after CAS low	twch	60		ns
th(RLW)	Write-command hold time after RAS low	twcr	145		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	135		лs
	Delay time. BAS low to CAS low		1		
<sup>t</sup> RLCL	(maximum value specified only	tRCD	35	65	ns
	to guarantee access time)			- •	
	Delay time, W low to CAS				
tWLCL	low (early write cycle)	twcs	0		ns
t <sub>rf</sub>	Refresh time interval	tREF	+	4	ms


NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns. The specified  $t_t$  is due to testing limitations. Transition times may be as little as 3 ns in system use. <sup>‡</sup>Page mode only.



Dynamic RAM Modules

#### PARAMETER MEASUREMENT INFORMATION





VIH

VIL

٧н

VIL

VIH

VIL


VIH

VIL

۷он

VOL


read cycle timing





5-76

### early-write cycle timing






**TM4164EL9,** 65,536 BY 9-9, TM4164FM9 9-Bit Dynamic Ram Modules

page-mode read cycle timing

νін

VIL

**Dynamic RAM Modules** ບັ tw(RL) - tw(RH)-<sup>t</sup>RLCH tc(P <sup>t</sup>CLRH tCHRL -tw(CH) <sup>t</sup>RLCL t... w(CL) th(CLCA) th(CLCA) th(CLCA) th(RLCA)




NOTE: 5. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

5-78

IEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEX ŧ TEXAS


77001

RAS




**Dynamic RAM Modules** 5

RAS-only refresh timing



TI single-in-line package nomenclature



<sup>†</sup>The E pinout configuration designator is used when specifying the L package; the F pinout configuration version designator is used when specifying the M package.



5-80

5

**Dynamic RAM Modules** 

# ADVANCE INFORMATION

# TM4164EQ5 65,536 BY 5-BIT DYNAMIC RAM MODULE

SEPTEMBER 1985 - REVISED NOVEMBER 1985

- 65,536 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Five 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS	ACCESS TIME COLUMN ADDRESS	READ OR WRITE CYCLE	READ- MODIFY- WRITE CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
TM4164EQ5-12	120 ns	75 ns	230 ns	260 ns
TM4164EQ5-15	150 ns	90 ns	260 ns	285 ns
TM4164EQ5-20	200 ns	135 ns	330 ns	345 ns

- Common CAS Control with Separate Data-In and Data-Out Lines with an "Early Write" Feature
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4161EQ5-12	1000 mW	88 mW
TM4164EQ5-15	875 mW	88 mW
TM4164EQ5-20	675 mW	88 mW

- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Upward Compatible with 256K X 5 Singlein-Line Package

#### description

The TM4164EQ5 is a 320K, dynamic randomaccess memory module organized as  $65,536 \times$ 5 bits in a 24-pin single-in-line package comprising five TMS4164FPL,  $65,536 \times 1$  bit

**Q SINGLE-IN-LINE PACKAGE** (TOP VIEW) NC (1) Vnn (2) D1 (3) Q1 (4) CAS (5) Α7 (6) Α5 (7) Α4 (8) = D2 (9) Q2 (10) ₩ (11)= A1 (12) A3 (13) A6 (14) c Q3 (15) D3 (16)¢ A2 (17) c AO (18) = RAS (19) D4 (20) Q4 (21) = VSS (22) D5 (23) Q5 (24)

	PIN NOMENCLATURE
A0-A7	Address Inputs
CAS	Column-Address Strobe
D1-D5	Data Inputs
NC	No Connection
Q1-Q5	Data Outputs
RAS	Row-Address Strobe
VDD /	5-V Supply
VSS	Ground
$\overline{\mathbf{w}}$	Write Enable

dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with five 0.1  $\mu$ F decoupling capacitors. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM4164EQ5 has a density of six devices per square inch (approximately 2.4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164EQ5 is rated for operation from 0°C to 70°C.



#### upward compatibility

Future  $256K \times 5$  memory modules in single-in-line packages will have identical pin functions and spacing, and will be directly upward compatible. Pin 1 of the TM4256EQ5 (256K  $\times$  5 SIP) module will be memory address A8.

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the five chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D1-D5)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q1-Q5)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until CAS is brought low. In a read cycle the outputs go active after the access time interval  $t_a(C)$  that begins with the negative transition of CAS as long as  $t_a(R)$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns them to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.




#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze


#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



functional block diagram





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except V <sub>DD</sub> and data out (see Note 1)	
Storage temperature range65°C to 150°C	

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage		4.5	5	5.5	v
VSS	Supply voltage			0		V
·	VIH High-level input voltage	V <sub>DD</sub> = 4.5 V	2.4		4.8	v
VIH		V <sub>DD</sub> = 5.5 V	2.4		6	v
VIL	Low-level input voltage (see	lotes 2 and 3)	-0.6		0.8	v
TA	Operating free-air temperature	• · · · · · · · · · · · · · · · · · · ·	0		70	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TEST TM4164EQ5-12 TM4164EQ5-15			5-15	UNIT		
	PANAMEICA	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			2.4			. <b>V</b>
VOL	Low-level output voltage	IOL = 4.2 mA			0.4			0.4	v
4	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			± 10	μA
ю	Output current (leakage)	$V_{O} = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V},$ $\overline{CAS} \text{ high}$			± 10			± 10	μΑ
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		160	192		140	180	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		14	20		14	20	mA
IDD3	Average refresh current	t <sub>C</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		112	160		100	148	mA
IDD4	Average page-mode current	$t_{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open$		112	160		100	148	mA

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.



PARAMETER		TEST		TM4164EQ5-20		
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	V
I	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10	μΑ
10	Output current (leakage)	$V_0 = 0.4 V \text{ to 5.5 V},$ $V_{DD} = 5 V,$ $\overline{CAS} \text{ high}$			±10	μΑ
<sup>I</sup> DD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		108	148	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		14	20	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		80	128	mA
IDD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		80	128	mA

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	MAX	UNIT
Ci(A)	Input capacitance, address inputs	TBD	pF
Ci(D)	Input capacitance, data input	TBD	pF
Ci(RC)	Input capacitance strobe inputs	TBD	pF
Ci(W)	Input capacitance, write enable input	TBD	рF
Co	Output capacitance	TBD	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT.	TM4164EQ5-12		TM4164EQ5-15		UNIT
	PANAMETEN	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	CL = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		75		90	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	TRAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns ·

Additional information on these products can be obtained from the factory as it becomes available.



switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT.	TM4164	UNIT		
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN MAX			
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		135	ns	
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns	
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	50	ns	



		ALT.	TM416	TM4164EQ5-12 TM4164EQ5-15			
		SYMBOL	MIN	MAX	MIN	MAX	UNI
t <sub>c(P)</sub>	Page-mode cycle time	<sup>t</sup> PC	130		160		ns
t <sub>c(rd)</sub>	Read cycle time <sup>†</sup>	<sup>t</sup> RC	230		260		ns
t <sub>c(W)</sub>	Write cycle time	twc	230		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	260		285		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	<sup>t</sup> CAS	75	10,000	90	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		100		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	tWP	40		45		ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	5	50	5.	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	<sup>t</sup> RCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		50		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		45		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	90		100		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45		50		ns
th(RLD)	Data hold time after RAS low	tDHR	90		100		ns
th(WLD)	Data hold time after W low	tDHW	40		45		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		50		ns
th(BLW)	Write-command hold time after RAS low	tWCR	90		100		ns
TRLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
	Delay time, CAS low to RAS high		60		100		
<sup>t</sup> CLRH	Delay time, CAS low to W low	tRSH					t
tCLWL	(read-modify-write cycle only)	tCWD	50		60		ns
	Delay time, RAS low to CAS low						<u> </u>
<sup>t</sup> RLCL	(maximum value specified only	<sup>t</sup> RCD	20	45	25	60	ns
TILLE	to guarantee access time)	-neb					
	Delay time, RAS low to W low						
tRLWL	(read-modify-write cycle only)	<sup>t</sup> RWD	110		120		ns
	Delay time, $\overline{W}$ low to $\overline{CAS}$		-				[
tWLCL	low (early write cycle)	twcs	0		0		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	<u> </u>	4	m

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycles times assume  $t_t = 5$  ns.

<sup>‡</sup>Page mode only.

§In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page mode read-modify-write also.

In a read-modify-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



		ALT.	ALT. TM4164EQ5-20		
		SYMBOL	MIN	MAX	UNIT
<sup>t</sup> c(P)	Page-mode cycle time	tPC	206		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	326		ns
tc(W)	Write cycle time	tWC	326		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	345		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	80		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	120		ns
tw(RL)	Pulse duration, RAS low	tRAS	200	10,000	ns
tw(W)	Write pulse duration	twp	55		ns
tt	Transition times (rise and fall) for RAS and CAS	tT	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	Ö.		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		ns
tsu(rd)	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	60		ns
<sup>t</sup> h(CLCA)	Column-address hold time after CAS low	tCAH	55		ns
<sup>t</sup> h(RA)	Row-address hold time	<sup>t</sup> RAH	30		ns
th(RLCA)	Column-address hold time after RAS low	tAR	125		ns
th(CLD)	Data hold time after CAS low	tDHC	60		ns
th(RLD)	Data hold time after RAS low	tDHR	145		ns
th(WLD)	Data hold time after $\overline{W}$ low	tDHW	55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		ns
th(RLW)	Write-command hold time after RAS low	twcr	145		ns
	Delay time, RAS low to CAS high	tCSH	200		ns
	Delay time, CAS high to RAS low		0		ns
CHRL	Delay time, CAS low to RAS high	tcRP	135		
<sup>t</sup> CLRH		trian triangle triang	135		ns
<sup>t</sup> CLWL	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tCWD	65		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low				
	(maximum value specified only	tRCD	30	65	ns
	to guarantee access time)				
<sup>t</sup> RLWL	Delay time, $\overline{RAS}$ low to $\overline{W}$ low	tour	130		
	(read-modify-write cycle only)	tRWD	130		ns
tun 01	Delay time, W low to CAS	two	0		ns
<sup>t</sup> WLCL	low (early write cycle)	twcs			ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycles times assume  $t_t = 5$  ns.


<sup>‡</sup>Page mode only.

<sup>§</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL</sub>)). This applies to page mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).









tc(rd) tw(RL) -VIH RAS VIL <sup>t</sup>CLRH tw(RH)t. TRLCL 1 - tw(CL) tCHRL-I <sup>t</sup>RLCH tt 1 ۷ін CAS 1 VIL tw(CH) t<sub>su(RA)</sub> 11 th(RLCA) 11 th(RA) F t<sub>su</sub>(CA) VIH XXXX DON'T CARE XXXX A0-A7 ROW COLUMN NEXT CYCLE VIL th(RHrd) - th(CLCA) th(CHrd) tsu(rd) VIH DON'T CARE W DON'T CARE VIL ta(C) tdis(CH) ٢ ۷он VALID Q1-Q5 · HI-Z VOL


read cycle timing

5 Dy


**Dynamic RAM Modules** 


## TEXAS VI INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

ta(R)









VIH

VIL


v(RH)

<sup>†</sup> The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.



5 **Dynamic RAM Modules** 

5-92




read-write/read-modify-write cycle timing




# Dynamic RAM Modules

page-mode read cycle timing





Dynamic RAM Modules



NOTE 6: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.


Dynamic RAM Modules

TM4164EQ5 65,536 BY 5-BIT DYNAMIC RAM MODULE

TEXAS TEXAS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

5-95






NOTE 7: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


5-96

TEXAS TANK

səluboM MAA simenyQ



#### TI single-in-line package nomenclature





**Dynamic RAM Modules** 

Dynamic RAM Modules

NOVEMBER 1983 - REVISED NOVEMBER 1985

- 65,536 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
- Utilizes Eight 64K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	READ
	TIME	TIME	OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
TM41648-12	120 ns	75 ns	230 ns
TM41648-15	150 ns	90 ns	260 ns
TM41648-20	200 ns	135 ns	326 ns


- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation:

description

	OPERATING (TYP)	STANDBY (TYP)
TM41648-12	1600 mW	140 mW
TM41648-15	1400 mW	140 mW
TM41648-20	1080 mW	140 mW

• Operating Free-Air Temperature . . . 0 °C to 70 °C

The TM4164\_\_8 series are 512K, dynamic random-access memory modules organized as  $65,536 \times 8$ -bits in a 30-pin single-in-line package comprising eight TMS4164FPL,  $65,536 \times 1$ -bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with eight 0.1  $\mu$ F decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board



<sup>†</sup>TM4164FL8 package is shown.

<sup>‡</sup>Pin 17 of the 256K x 8 SIP is memory address A8.

PIN	NOMENCLATURE
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\mathbf{w}$	Write Enable

spacing the TM4164...8 has a density of 8.5 devices per square inch (approximately 3.5X the density of of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.



Copyright © 1985, Texas Instruments Incorporated

The TM4164\_\_8 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1080 mW typical operating and 140 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4164\_\_8 is rated for operation from 0°C to 70°C.

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations on each of the eight chips. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers for M1-M8.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4164\_\_\_8 dictates the use of early write cycles to prevent contention on D and Q. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

#### data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM4164\_8.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.



#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on M1-M8, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### power up


After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



### functional block diagram



TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range on any pin except VDD and data out (see Note 1) $\ldots \ldots \ldots \ldots -1.5$ V to 10 V
Voltage range on VDD supply and data out with respect to VSS $\dots \dots $
Short circuit output current for any output 50 mA
Power dissipation
Operating free-air temperature range
Storage temperature range65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

			NIN I	NOM	MAX	UNIT
Supply voltage	· · ·		4.5	5	5.5	v
Supply voltage				0		v
VIH High-level input voltage	V <sub>DD</sub> = 4.5 V		2.4		4.8	·
	V <sub>DD</sub> = 5.5 V		2.4		6	v
Low-level input voltage (see N	lotes 2 and 3)	-	0.6		0.8	v
Operating free-air temperature	•		0		70	°C
	Supply voltage High-level input voltage Low-level input voltage (see N	Supply voltage High-level input voltage	Supply voltage     Image: Supply voltage       Supply voltage     VDD = 4.5 V       High-level input voltage     VDD = 5.5 V       Low-level input voltage (see Notes 2 and 3)     -	Supply voltage         4.5           Supply voltage         -           High-level input voltage         VDD = 4.5 V         2.4           VDD = 5.5 V         2.4           Low-level input voltage (see Notes 2 and 3)         -0.6	Supply voltage         4.5         5           Supply voltage         0           High-level input voltage         VDD = 4.5 V         2.4           VDD = 5.5 V         2.4           Low-level input voltage (see Notes 2 and 3)         -0.6	Supply voltage         4.5         5         5.5           Supply voltage         0         0           High-level input voltage         VDD = 4.5 V         2.4         4.8           VDD = 5.5 V         2.4         6           Low-level input voltage (see Notes 2 and 3)         -0.6         0.8

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions should comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

				M4164_	_8-12	Т	M4164_	_8-15	
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	IOH = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	v
lj -	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			±10	μΑ
lO	Output current (leakage)	$V_{O} = 0.4 V \text{ to } 5.5 V,$ $V_{DD} = 5 V,$ $\overline{CAS} \text{ high}$			± 10			±10	μΑ
IDD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		320	384		280	360	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		28	40		28	40	mA
IDD3 <sup>‡</sup>	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		224	320		200	296	mA
<sup>I</sup> DD4 <sup>‡</sup>	Average page-mode current	$t_{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open$		224	320		200	296	mA

<sup>†</sup> All typical values are at  $T_A = 25$  °C and nominal supply voltages.

<sup>‡</sup> IDD1-IDD4 are measured with M1-M8 in the same mode (i.e., operating, standby, refresh or page mode).



PARAMETER			TM41648-20			
		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNI
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4	v
		$V_{I} = 0 V \text{ to } 5.8 V, V_{DD} = 5 V,$			. 10	
li –	Input current (leakage)	All other pins = $0 V$			± 10	μΑ
	×	$V_0 = 0.4 V \text{ to } 5.5 V,$				
ю	Output current (leakage)	$V_{DD} = 5 V,$			±10	μĻ
	1	CAS high				
. +	Average operating current	t <sub>c</sub> = minimum cycle,			296	
DD1 <sup>‡</sup>	during read or write cycle	All outputs open		216		m/
		After 1 memory cycle,				
	Standby current	RAS and CAS high,		28	40	m/
		All outputs open				
		t <sub>c</sub> = minimum cycle,				
IDD3 <sup>‡</sup>	Average refresh current	CAS high and RAS cycling,	1	160	256	mi
		All outputs open				
	Average page-mode	t <sub>C(P)</sub> = minimum cycle,				
DD4 <sup>+</sup>	Average page-mode	RAS low and CAS cycling,		160	256	
	Current	All outputs open				

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup> All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

<sup>‡</sup> IDD1-IDD4 are measured with M1-M8 in the same mode (i.e., operating, standby, refresh or page mode).

## capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	MAX	UNIT
Ci(A)	Input capacitance, address inputs	40	pF
Ci(DQ)	Input capacitance, data inputs	11	pF
Ci(RAS)	Input capacitance, RAS input	64	pF
Ci(W)	Input capacitance, W input	64	pF
Ci(CAS)	Input capacitance, CAS input	64	pF

switching characteristics over recommended supply voltage range and operating free-air temperature range

			ALT.		8-12	TM4164	8-15	
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	МАХ	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from $\overline{CAS}$	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		75		90	ns
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after $\overline{CAS}$ high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	o	40	ns



switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM41648-20 MIN MAX		UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tCAC		135	ns
<sup>t</sup> a(R)	Access time from RAS	tRLCL = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	· o	50	ns



.

		ALT.	TM416	TM41648-12		2 TM41648-15	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	130		160		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns
t <sub>c</sub> (W)	Write cycle time	twc	230	_	260		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50		ns
tw(CL)	Pulse duration, CAS low	tCAS	75	10,000	90	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	80		100		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	tWP	40		45		ns
<sup>t</sup> t	Transition times (rise and fall) for RAS and CAS <sup>†</sup>	tŢ	10	50	10	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	Ó		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		50		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	40		45		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		100		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45	,	50		ns
th(RLD)	Data hold time after RAS low	t DHR	90		100		ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
thiCLW)	Write-command hold time after CAS low	tWCH	45		50		ns
<sup>t</sup> h(RLW)	Write-command hold time after RAS low	tWCR	90	_	100		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	60		100		ns
	Delay, time, RAS low to CAS low						
<sup>t</sup> RLCL	(maximum value specified only	tRCD	25	45	30	60	ns
	to guarantee access time)						
	Delay time, W low to CAS		_				
tWLCL	low (early write cycle)	twcs	0		0		ns
t <sub>rf</sub>	Refresh time interval	tREF	1	4		4	ms

. .

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns. The specified  $t_t = is$  due to testing limitations. Transition times may be as little as 3 ns in system use. <sup>‡</sup>Page mode only.




		ALT. TM4164.		648-20	
		SYMBOL	MIN	MAX	UNIT
<sup>t</sup> c(P)	Page-mode cycle time	tPC	206		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	326		ns
t <sub>c</sub> (W)	Write cycle time	tWC	326		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	80		ns
tw(CL)	Pulse duration, CAS low	<sup>t</sup> CAS	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	120		ns
tw(RL)	Pulse duration, RAS low	tRAS	200	10,000	ns
tw(W)	Write pulse duration	tWP	55		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS <sup>†</sup>	ţт	10	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
tsu(rd)	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		ns
tsu(WRH)	Write-command setup time before RAS high	tRWL	60		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	55		ns
th(RA)	Row-address hold time	tRAH	30		ns
th(RLCA)	Column-address hold time after RAS low	tAR	125		ns
th(CLD)	Data hold time after CAS low	tDHC	60		ns
th(RLD)	Data hold time after RAS low	tDHR	145	· · · ·	ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		ns
th(RLW)	Write-command hold time after RAS low	tWCR	145		ns
tRLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	135		ns
	Delay, time, RAS low to CAS low	· · · · · · · · · · · · · · · · · · ·			
<sup>t</sup> RLCL	(maximum value specified only	<sup>t</sup> RCD	35	65	ns
	to guarantee access time)				
	Delay time, W low to CAS		_		
tWLCL	low (early write cycle)	tWCS	0	•	ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

NOTE 4: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns. The specified  $t_t =$  is due to testing limitations. Transition times may be as little as 3 ns in system use. <sup>‡</sup>Page mode only.




#### PARAMETER MEASUREMENT INFORMATION













early write cycle timing






page-mode read cycle timing





**Dynamic RAM Modules** 




TM4164FL8, TM4164FM8 65,536 by 8-bit dynamic ram modules

NOTE 0. A read cycle of a read-mounty-write can be intermined with write cycles as long as the read and read-mounty-write dimining specifications are not violate


5-111

IEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**RAS**-only refresh timing



TI single-in-line package nomenclature





5-112

SEPTEMBER 9185 - REVISED NOVEMBER 1985

262,144 X 4 Organization

Single 5-V Supply (10% Tolerance)


- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

TM425_EC4-12 TM425_EC4-15		ACCESS TIME COLUMN ADDRESS (MAX) 60 ns 75 ns	READ OR WRITE CYCLE (MIN) 230 ns 260 ns	READ- MODIFY- WRITE CYCLE (MIN) 275 ns 305 ns
TM425_EC4-20	200 ns	100 ns	330 ns	370 ns

- Common CAS Control with Separate Data Input and Output Lines
- Operating Free-Air Temperature . . . 0°C to 70°C
- Downward Compatible with 64K X 4 Singlein-Line Package (TM4164EC4)

#### description

The TM425\_EC4 is a 1024K, dynamic randomaccess memory module organized as 262,144 × 4 bits in a 22-pin single-in-line package comprising four TMS425\_FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers



	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column-Address Strobe
D1-D4	Data Inputs
NC	No Connection
Q1-Q4	Data Outputs
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\mathbf{w}}$	Write Enable

mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425\_EC4 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425\_EC4 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 900 mW typical operating and 50 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425\_EC4 is rated for operation from 0°C to 70°C.

#### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262, 144 storage cell locations on each of the four chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D1-D4)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

#### data out (Q1-Q4)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the outputs go active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

The  $\overline{CAS}$ -before  $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before  $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

#### page mode (TM4256EC4)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.



#### nibble mode (TM4257EC4)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time. The next sequential nibble bits can be read or written by cycling CAS while RAS remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of  $\overline{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.


#### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze


#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



functional block diagram





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1)1.5 V to 10 V
Voltage range on V <sub>DD</sub> supply and data out with respect to V <sub>SS</sub> $\dots \dots \dots$
Short circuit output current for any output 50 mA
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		ō		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	тм	425_EC	4-12	TM425_EC4-15			UNIT
	FARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MIN TYP <sup>†</sup> MAX		UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		VDD	2.4		V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0		0.4	0		0.4	V
ų	Input current (leakage)	$V_{I} = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			± 10	μA
10	Output current (leakage)	$V_0 = 0.4 V \text{ to } 5.5 V,$ $V_{DD} = 5 V, \overline{CAS} \text{ high}$			±10			± 10	μA
<sup>1</sup> DD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cγcle, All outputs open		260	312		220	272	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		10	18		10	18	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		180	240		160	212	mA
I <sub>DD4</sub>	Average page-mode current	$t_{c(P)} = minimum cycle,RAS low and CAS cycling,All outputs open$		140	192		120	172	mA
IDD5	Average nibble-mode current	$t_{C(N)} = minimum cycle,RAS low and CAS cycling,All outputs open$		128	176		108	156	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.



PARAMETER		TEST	TM4	TM425_EC4-20		
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		VDD	v
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$	0		0.4	V
ų	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10	μA
10	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , CAS high			±10	μA
IDD1	Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle, All outputs open		180	232	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		10	18	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		140	192	mA
IDD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		100	<sup>`</sup> 140	mA
IDD5	Average nibble-mode current	t <sub>c(N)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		88	128	mA

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		28	pF
C <sub>i(D)</sub>	Input capacitance, data inputs		28	pF
Ci(RAS)	Input capacitance, RAS input		32	pF
Ci(W)	Input capacitance, W input		32	pF
Ci(CAS)	Input capacitance, CAS input	*	32	pF
C <sub>o(Q)</sub>	Output capacitance, data outputs		40	pF
Co(VDD)	Decoupling capacitance	0.4		μF

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT.	г. ТМ425_ЕС4-12		TM425_EC4-15		UNIT
		TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		60		75	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	35	o	35	ns

PARAMETER		TEST CONDITIONS	ALT.	TM425_	UNIT	
		TEST CONDITIONS	SYMBOL	MIN MAX		UNIT
ta(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		100	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> OFF	0	35	ns



		ALT. SYMBOL	TM425_EC4-12 MIN MAX	UNI
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	120	ns
tc(P)	Page-mode cycle time (read-modify-write cycle)	tPCM	165	ns
tc(rd)	Read cycle time <sup>†</sup>		230	ns
t <sub>c(W)</sub>	Write cycle time	tRCtWC	230	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	275	ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50	
tw(CH)	Pulse duration, CAS high (non-page mode)	*CPN	25	ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	60 10,000	ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	100	ns
tw(RL)	Pulse duration, RAS low <sup>§</sup>	tRAS	120 10,000	ns
tw(W)	Write pulse duration	tWP	40	ns
tt	Transition times (rise and fall) for RAS and CAS	tT	3 50	ns
t <sub>su(CA)</sub>	Column-address setup time	tASC	0	ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0	ns
t <sub>su(D)</sub>	Data setup time	tDS	0	ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0	ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	, 0	ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40	ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20	ns
th(RA)	Row-address hold time	tRAH	15	ns
th(RLCA)	Column-address hold time after RAS low	tAR	80	ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	35	ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	95	ns
th(WLD)	Data hold time after W low	<sup>t</sup> DHW	35	ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0	ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10	ns
th(CLW)	Write-command hold time after CAS low	tWCH	35	ns
th(RLW)	Write-command hold time after RAS low	twcr	95	ns

ning requirements over recommended supply voltage range and operating free-air temperature range

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>+</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TMS425_		UNIT
		SYMBOL	MIN	MAX	
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	<sup>t</sup> CRP	0		ns
tCLRH	Delay time, CAS low to RAS high	<sup>t</sup> RSH	60		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	<sup>t</sup> CHR	25		ns
tCLRL	Delay time, CAS low to RAS low	tCSR	25		ns
tRHCL	Delay time, RAS high to CAS low¶	tRPC	20		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	<b>`</b> 60		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD	. 25	60	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	120		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min. **I**CAS-before-RAS refresh only.

## TM4256EC4, TM4257EC4 262,144 By 4-Bit Dynamic Ram Modules

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TM425	EC4-15	TM425	EC4-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNII
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	145		190		ns
tc(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	190		245		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	260		330		ns
t <sub>c(W)</sub>	Write cycle time	twc	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	305		370		ns
'tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		30		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low§	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
tt	Transition times (rise and fall) for RAS and CAS	tT	3	50	. 3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS .	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25		30		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		130	_	ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45		55		ns
th(RLD)	Data hold time after RAS low	tDHR	120		155		ns
th(WLD)	Data hold time after W low	tDHW	45		55		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional  $\overrightarrow{CAS}$  low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



		ALT.	TM425_	TM425_EC4-15		TM425_EC4-20	
		SYMBOL	MIN MAX		MIN MAX		UNIT
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	75		100		ns
tRLCHR	Delay time, RAS low to CAS high	tCHR	30		35		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low 1	tCSR	30		35		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low¶	tRPC	20		25		ns
<sup>t</sup> CLWL	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tCWD	70		90		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	75	30	100	пs
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	145		190		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

## timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

ICAS-before-RAS refresh only.

## NIBBLE-MODE CYCLE

# switching characteristics over recommended supply voltage range and operating free-air temperature range


PARAMETER		ALT.	TM4257EC4-12 TM4257EC4-15 TM4257EC4-2				7EC4-20	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(CN)	Nibble-mode access time from CAS	<sup>t</sup> NCAC		30		40		50	ns

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TM425	7EC4-12	TM425	7EC4-15	5 TM4257EC4-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
tc(N)	Nibble-mode cycle time	<sup>t</sup> NC	60		75		90		
<sup>t</sup> c(rdWN)	Nibble-mode read-modify-write cycle time	<sup>t</sup> NRMW	85	-	105		130		
<sup>t</sup> CLRHN	Nibble-mode delay time, CAS low to RAS high	<sup>t</sup> NRSH	30		40		50		
<sup>t</sup> CLWLN	Nibble-mode delay time, $\overline{CAS}$ to $\overline{W}$ delay	<sup>t</sup> NCWD	25		30		40		
tw(CLN)	Nibble-mode pulse duration, CAS low	<sup>t</sup> NCAS	30		40		50		ns
tw(CHN)	Nibble-mode pulse duration, CAS high	<sup>t</sup> NCP	20		25		30		
•	Nibble-mode read-modify-write pulse			55	70		90		
<sup>t</sup> w(CRWN)	duration, CAS low	<sup>t</sup> NCRW	55						
t	Nibble-mode write command setup	tuour	25		35		45		
tsu(WCHN)	time before CAS high	<sup>t</sup> NCWL	25						











read cycle timing





early write cycle timing




VOL

TEXAS V INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

5-125


5

write cycle timing




<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.





read-write/read-modify-write cycle timing






NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify write timing specifications are not violated.

5-128

TEXAS W INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001




TM4256EC4 262,144 BY 4-BIT DYNAMIC RAM MODULE

**Dynamic RAM Modules** 5

5-129






NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

5-130



## TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULE


5

**Dynamic RAM Modules** 

TEXAS **\*** INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

5-131


## TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULE








- 5


## TM4257EC4 262,144 BY 4-BIT DYNAMIC RAM MODULE















automatic (CAS-before-RAS) refresh cycle timing

TI single-in-line package nomenclature





**Dynamic RAM Modules** 

Dynamic RAM Modules 5-136

SEPTEMBER 1985 - REVISED NOVEMBER 1985

- 262,144 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)

   Pinned Module for Through-Hole Insertion (TM425\_EL9)
  - Leadless Module for Use with Sockets (TM425\_GU9)
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

		ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM425	9-12	120 ns	60 ns	230 ns
TM425	9-15	150 ns	75 ns	260 ns
TM425	_9-20	200 ns	100 ns	330 ns


- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Downward Compatible with 64K X 9 SIP (TM4164EL9, TM4164FM9)

#### description

The TM425\_\_\_9 series are 2304K, dynamic random-access memory modules organized as 262,144  $\times$  9 bits [bit nine (D9, Q9) is generally used for parity and is controlled by CAS9] in a 30-pin single-in-line package comprising nine TMS425\_FML, 262,144  $\times$  1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warenty. Production processing does not necessarily include testing of all parameters.





Pil	N NOMENCLATURE TM425_EL9
A0-A8	Address Inputs
CAS, CAS9	Column-Address Strobes
DQ1-DQ8	Data In/Data Out
D9	Data In
NC	No Connection
Q9	Data Out
RAS	Row-Address Strobe
V <sub>DD</sub>	5-V Supply
VSS	Ground
Ŵ	Write Enable

Copyright © 1985, Texas Instruments Incorporated

inch board spacing the TM425\_\_\_\_9 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425\_\_\_9 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2025 mW typical operating and 115 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425\_\_\_9 is rated for operation from 0°C to 70°C.


#### presence detect

This feature is included on the TM425\_GU9 to allow for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

#### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262, 144 storage cell locations on each of the nine chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the



PIN NOMENCLATURE TM425_GU9				
A0-A8	Address Inputs			
CAS, CAS9	Column-Address Strobes			
DQ1-DQ8	Data In/Data Out			
D9	Data In			
NC	No Connection			
PRD	Presence Detect (VSS)			
Q9 -	Data Out			
RAS	Row-Address Strobe			
VDD	5-V Supply			
VSS	Ground			
W.	Write Enable			



column-address strobes ( $\overline{CAS}$  for M1 thru M8 and  $\overline{CAS9}$  for M9). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers for M1-M8.  $\overline{CAS9}$  is used similarly for M9.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425\_\_\_\_9 dictates the use of early write cycles to prevent contention on D and Q. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ8, D9)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

#### data out (DQ1-DQ8, D9)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the outputs go active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_a(R)$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low:  $\overline{CAS}$  going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425\_\_\_\_9.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

#### page-mode (TM4256\_\_9)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.



#### nibble mode (TM4257\_\_9)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_a(C)$  time. The next sequential nibble bits can be read or written by cycling  $\overrightarrow{CAS}$  while  $\overrightarrow{RAS}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of  $\overrightarrow{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

#### power up


To achieve proper operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze Contact area for socketable devices: Nickel plate and solder plate on top of copper



functional block diagram



<sup>†</sup>TM425\_GU9 only.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1) 1.5 V to 10 V
Voltage range on V <sub>DD</sub> supply and data out with respect to V <sub>SS</sub> $\dots \dots \dots$
Short circuit output current for any output
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>1</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage .	4.5	5	5.5	v
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	v
VIL	Low-level input voltage (see Note 2)	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	ТМ	M4259-12 TM4259-15		9-15	UNIT		
	FARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		VDD	2.4		VDD	V.
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0		0.4	0		0.4	V
lj –	Input current (leakage)	$V_1 = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			± 10			± 10	μA
1 <sub>0</sub>	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			±10			±10	μA
<sup>1</sup> DD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		585	702		495	612	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		23	41		23	41	mA
IDD3‡	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		405	540		360	477	mA
<sup>I</sup> DD4 <sup>‡</sup>	Average page-mode current	$t_{C(P)} = minimum cycle,RAS low and CAS cycling,All outputs open$		315	432		270	387	mA
<sup>I</sup> DD5 <sup>‡</sup>	Average nibble-mode current	t <sub>c(N)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		288	396		243	351	mA

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

<sup>1</sup>IDD1-IDD5 are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).



#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST	TM4	425	9-20	UNIT
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
∨он	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		V <sub>DD</sub>	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0		0.4	v
lı.	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10	μA
I <sub>O</sub>	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			± 10	μA
<sup>I</sup> DD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		405	522	mA
	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		23	41	mA
IDD3‡	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		315	432	mA
IDD4 <sup>‡</sup>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		225	315	mA
IDD5 <sup>‡</sup>	Average nibble-mode current	t <sub>c(N)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		198	288	mA

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages. <sup>‡</sup>I<sub>DD1</sub>-I<sub>DD5</sub> are measured with M1-M9 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

#### capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

	PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs		63	pF
Ci(DQ)	Input capacitance, data inputs		17	рF
Ci(RAS)	Input capacitance, RAS input		72	рF
Ci(W)	Input capacitance, W input		72	рF
Ci(CAS9)	Input capacitance, CAS9 input		8	рF
Ci(CAS)	Input capacitance, CAS input		64	рF
C <sub>i(D9)</sub>	Input capacitance, D9 input		7	рF
C <sub>o</sub> (Q9)	Output capacitance, Q9 output		10	рF
Co(VDD)	Decoupling capacitance	0.8		μF



switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT.	TM425_	9-12	TM425_	9-15	UNIT
	ranameren		SYMBOL	MIN	MAX	MIN	MAX	0.011
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		60		75	ns
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	35	0	35	ns

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_ MIN	9-20 MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		100	ns <sup>`</sup>
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	o	35	ns



ming requ	quirements over recommended supply voltage range and operating free-air temperat					
		ALT.	TM4259-12		UNIT	
		SYMBOL	MIN	MAX	UNIT	
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	<sup>t</sup> PC	120		ns	
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		ns	
<sup>t</sup> c(W)	Write cycle time	twc	230		ns	
<sup>t</sup> w(CH)P	Pulse duration, CAS high (page mode)	tCP	50		ns	
<sup>t</sup> w(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		ns	
<sup>t</sup> w(CL)	Pulse duration, CAS low	<sup>t</sup> CAS	60	10,000	ns	
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	100		ns	
<sup>t</sup> w(RL)	Pulse duration, RAS low	tRAS	120	10,000	ns	
tw(W)	Write pulse duration	tWP	40	•	ns	
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	ns	
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns	
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns	
t <sub>su(D)</sub>	Data setup time	tDS	0		ns	
<sup>t</sup> su(rd)	Read-command setup time	tRCS	0		ns	
<sup>t</sup> su(WCL)	Early write-command setup time before CAS low	twcs	0		ns	
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40		ns	
tsu(WRH)	Write-command setup time before RAS high	tRWL	40	-	ns	
th(CLCA)	Column-address hold time after CAS low	tCAH	20		ns	
th(RA)	Row-address hold time	tRAH	15		ns	
th(RLCA)	Column-address hold time after RAS low	tAR	80		ns	
th(CLD)	Data hold time after CAS low	tDH	35		กร	
th(RLD)	Data hold time after RAS low	t DHR	95		ns	
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns	
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10		ns	
th(CLW)	Write-command hold time after CAS low	twich	35		, ns	
<sup>t</sup> h(RLW)	Write-command hold time after RAS low	tWCR	95		ns	
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	120		ns	
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns	
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trsh	60		ns	
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high <sup>‡</sup>	<sup>t</sup> CHR	25		ns	
<sup>t</sup> CLRL	Delay time, CAS low to RAS low <sup>‡</sup>	tCSR	25		ns	
<sup>t</sup> RHCL	Delay time, RAS high to CAS low <sup>‡</sup>	<sup>t</sup> RPC	20		ns	
	Delay time, RAS low to CAS low					
<sup>t</sup> RLCL	(maximum value specified only	tRCD	30	60	ns	
	to guarantee access time)					
t <sub>rf</sub>	Refresh time interval	tREF		4	ms	

## iming requirements over recommended supply voltage range and operating free-air temperature range

NOTE 3: Timing measurements are referenced to  $V_{\text{IL}}$  max and  $V_{\text{IH}}$  min.

٠.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>CAS-before-RAS refresh only.



		ALT.	TM425	9-15	TM425	9-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	<sup>t</sup> PC	145		190		ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	260		330		ns
<sup>t</sup> c(W)	Write cycle time	tWC	260		330		ns
tw(CH)P	Pulse duration, CAS high (page mode)	<sup>t</sup> CP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		30		ns
tw(CL)	Pulse duration, CAS low	<sup>t</sup> CAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	· tŢ	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
tsu(WCL)	Early write-command setup time before CAS low	twcs	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25	,	30		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		130		ns
th(CLD)	Data hold time after CAS low	tDH	45		55		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120		155		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	<sup>t</sup> CRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	75		100	_	ns
tRLCHR	Delay time, RAS low to CAS high <sup>‡</sup>	tCHR *	30		35		ns
tCLRL	Delay time, CAS low to RAS low <sup>‡</sup>	tCSR	30		35		ns
TRHCL	Delay time, RAS high to CAS low <sup>‡</sup>	tRPC	20		25		ns
tRLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	30	75	30	100	ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

NOTE 3: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min. <sup>†</sup>All cycle times assume  $t_t = 5$  ns. <sup>‡</sup>CAS-before-RAS refresh only.



#### NIBBLE-MODE CYCLE

## switching characteristics over recommended supply voltage range and operating free-air temperature range


	PARAMETER		TM4257	9-12	TM4257	9-15	TM4257	9-20	UNIT
1			MIN	MAX	MIN	MAX	MIN	MAX	
ta(CN)	Nibble-mode access time from CAS	<sup>t</sup> NCAC		30		40		50	ns

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. SYMBOL	TM4257 MIN	9-12 MAX	TM4257 MIN	79-15 MAX	TM4257 MIN	/9-20 MAX	UNIT
t <sub>c</sub> (N)	Nibble-mode cycle time	<sup>t</sup> NC	60		75		90		
<sup>t</sup> CLRHN	Nibble-mode delay time, CAS low to RAS high	<sup>t</sup> NRSH	30		40		50		
tCLWLN	Nibble-mode delay time, CAS to W delay	<sup>t</sup> NCWD	25		30		40		
tw(CLN)	Nibble-mode pulse duration, CAS low	<sup>t</sup> NCAS	30		40		50		ns
<sup>t</sup> w(CHN)	Nibble-mode pulse duration, CAS high	<sup>t</sup> NCP	-20		25		30		
<sup>t</sup> su(WCHN)	Nibble-mode write command setup time before CAS high	<sup>t</sup> NCWL	25		35		45		




#### PARAMETER MEASUREMENT INFORMATION






read cycle timing






early write cycle timing





## TM4256EL9, TM4256GU9 262,144 BY 9-BIT DYNAMIC RAM MODULES


page-mode read cycle timing



NOTE 4: A write cycle can be intermixed with read cycles as long as the write timing specifications are not violated.



Dynamic RAM Modules




NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.

5-151


## TM4257EL9, TM4257GU9 262,144 by 9-bit dynamic ram modules

nibble-mode read cycle timing






Dynamic RAM Modules




TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


**RAS**-only refresh timing







automatic (CAS-before-RAS) refresh cycle timing





TI single-in-line package nomenclature<sup>†</sup> TM 4256 E 9 - 15 PINOUT BOARD WORD WIDTH TEMPERATURE тι MEMORY SPEED MODULE DEVICE CONFIGURATION DIMENSIONS OUTPUT RANGE E Version L Package Max Access L 0°C to 70°C Pin 24-No Connect (76,2 x 16,5 mm) - 12 120 ns G Version (3.0 x 0.65 inches) - 15 150 ns Pin 24-PRD - 20 200 ns U Package (88,9 x 16,5 mm) (3.5 x 0.65 inches)

<sup>†</sup>The E pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.



## ADVANCE INFORMATION

## TM4256EQ5, TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULES

OCTOBER 1985- REVISED NOVEMBER 1985

- 262,144 X 5 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Five 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	TIME	ACCESS TIME COLUMN ADDRESS	OR WRITE	MODIFY- WRITE
	(MAX)	(MAX)	(MIN)	(MIN)
TM425_EQ5-12	120 ns	60 ns	230 ns	275 ns
TM425_EQ5-15	150 ns	75 ns	260 ns	305 ns
TM425_EQ5-20	200 ns	100 ns	330 ns	370 ns

- Common CAS Control with Separate Data-Input and Output Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM425_EQ5-12	1625 mW	65 mW
TM425_EQ5-15	1375 mW	65 mW
TM425_EQ5-20	1125 mW	65 mW

- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Downward Compatible with 64K X 5 Singlein-Line Package (TM4164EQ5)

#### description

The TM425\_EQ5 is a 1280K, dynamic randomaccess memory module organized as 262,144 × 5 bits in a 24-pin single-in-line package

**Q SINGLE-IN-LINE PACKAGE** (TOP VIEW) A8 (1) (2) = VDD D1 (3) = 01 (4) =CAS (5) Α7 (6) Α5 (7) Α4 (8) D2 (9) 02 (10) Ŵ (11) • A1 (12) Å3 (13) A6 (14) Q3 (15) D3 (16) -A2 (17) c A0 (18) RAS (19) D4 (20) Q4 (21) VSS (22) D5 (23) Q5 (24) 5

	PIN NOMENCLATURE
A0-A8	Address Inputs
CAS	Column-Address Strobe
D1-D5	Data Inputs
NC	No Connection
Q1-Q5	Data Outputs
RAS	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

comprising five TMS425\_FML, 262,144  $\times$  1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with five 0.1  $\mu$ F decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425\_EQ5 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425\_EQ5 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 1125 mW typical operating and 65 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425\_EQ5 is rated for operation from 0°C to 70°C.

#### operation

#### address (A0 through A8)

Eight address bits are required to decode 1 of 262,144 storage cell locations on each of the five chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data-outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data-in (D1-D5)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data-out (Q1-Q5)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until CAS is brought low. In a read cycle the outputs go active after the access time interval  $t_{a}(C)$  that begins with the negative transition of CAS as long as  $t_{a}(R)$  is satisfied. The outputs become valid after the access time has elapsed and remain valid while CAS is low; CAS going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

#### CAS-before-RAS refresh

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.



#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

#### page-mode (TM4256EQ5)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single module, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### nibble mode (TM4257EQ5)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time. The next sequential nibble bits can be read or written by cycling  $\overrightarrow{CAS}$  while  $\overrightarrow{RAS}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of  $\overrightarrow{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence:

►(0,1)-►(1,0) ▶(0,0)• ►(1,1)·

In nibble-mode, all normal memory operations (read, write, or read-modify-write) may be performed in any desired combination.


#### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.


#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





Dynamic RAM Modules

5

#### 5-160

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1) $\ldots \ldots \ldots \ldots -1.5$ V to 10 V
Voltage range on VDD supply and data out with respect to VSS $\dots \dots $
Short circuit output current for any output
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
ViH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	TM	425_EQ	5-12	TM	425_EQ	5-15	UNIT
	raname) En	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		V <sub>DD</sub>	2.4		VDD	v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0		0.4	0		0.4	V
ų	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			±10	μA
ю	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , CAS high			±10			±10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cγcle, All outputs open		325	390		275	340	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		13	23		13	23	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open	!	225	300		200	265	mA
<sup>I</sup> DD4	Average page-mode current	$t_{C}(P) = minimum cycle,RAS low and CAS cycling,All outputs open$		175	240		150	215	mA
IDD5	Average nibble-mode current	$t_{C(N)} = minimum cycle,RAS low and CAS cycling,All outputs open$		160	220		135	160	mA

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.



	BABAMETER	TEST	TM	125_EQ	5-20	
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		VDD	V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	_	0.4	V
lı –	Input current (leakage)	$V_I = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10	μA
1 <sub>0</sub>	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , CAS high			±10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		225	290	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		13	23	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		175	240	mA
IDD4	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		125	175	mA
IDD5	Average nibble-mode current	t <sub>C(N)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		110	160	mA

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}$ C and nominal supply voltages.

## capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	MIN MAX	UNIT
Ci(A)	Input capacitance, address inputs	35	pF
C <sub>i(D)</sub>	Input capacitance, data inputs	35	pF
Ci(RAS)	Input capacitance, RAS input	40	pF
C <sub>i(W)</sub>	Input capacitance, W input	- 40	pF
Ci(CAS)	Input capacitance, CAS input	40	pF
C <sub>o(Q)</sub>	Output capacitance, data outputs	10	pF
Co(VDD)	Decoupling capacitance	0.6	μF



switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT.	TM425_	EQ5-12	TM425_	EQ5-15	UNIT
	FARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		60		75	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	35	0	35	ns

PARAMETER		TEST CONDITIONS	ALT.	TM425_	UNIT	
		TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		100	ns
t <sub>a(R)</sub>	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	- 35	ns



		ALT.	TM425_EQ5-1	2
		SYMBOL	MIN MAX	
t <sub>c</sub> (P)	Page-mode cycle time (read or write cycle)	tPC	120	ns
tc(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	165	ns
t <sub>c(rd)</sub>	Read cycle time <sup>†</sup>	tRC	230	ns
t <sub>c(W)</sub>	Write cycle time	tWC	230	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	275	ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50	ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25	ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	60 10,00	) ns
tw(RH)	Pulse duration, RAS high	t <sub>RP</sub>	100	ns
tw(RL)	Pulse duration, RAS low§	<sup>t</sup> RAS	120 10,00	) ns
tw(W)	Write pulse duration	twp	40	ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3 5	) ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0	ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0	ns
t <sub>su</sub> (D)	Data setup time	tDS	0	ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0	ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	о	ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40	ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40	ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20	ns
th(RA)	Row-address hold time	tRAH	15	ns
th(RLCA)	Column-address hold time after RAS low	tAR	80	ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	35	ns
th(RLD)	Data hold time after RAS low	tDHR	95	ns
th(WLD)	Data hold time after W low	<sup>t</sup> DHW	35	ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0	ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10	ns
th(CLW)	Write-command hold time after CAS low	tWCH	35	ns
th(RLW)	Write-command hold time after RAS low	tWCR	95	ns

#### timing requirements over recommended supply voltage range and operating free-air temperature range

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>+</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



		ALT.	TMS425_	TMS425_EQ5-12	
		SYMBOL	MIN	MAX	UNIT
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trish	60		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	<sup>t</sup> CHR	25		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low1	tCSR	25		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low 1	tRPC	20		ns
<sup>t</sup> CLWL	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tCWD	60		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	30	60	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	120		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

Continued next page.

NOTE 3: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.  $\ensuremath{\PCAS}$  before-RAS refresh only.



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TM425	_EQ5-15	TM425	EQ5-20	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	145		190		ns
<sup>t</sup> c(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	190		245		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	260		330		ns
tc(W)	Write cycle time	tWC	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	305		370		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		30		ns
<sup>t</sup> w(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	75	10,000	100	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low <sup>§</sup>	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tT .	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	. 0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	tWCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25		30		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		130		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	45		55		ns
th(RLD)	Data hold time after RAS low	tDHR	120		155		ns
th(WLD)	Data hold time after W low	tDHW	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns

Continued next page.

NOTE 3: Timing measurements are referenced to  $V_{\mbox{\scriptsize IL}}$  max and  $V_{\mbox{\scriptsize IH}}$  min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, tRLWL and t<sub>SU</sub>(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w</sub>(RL)).



		ALT.	ALT. TM425_EQ5-15 TM425_EQ5-2		EQ5-20	UNIT	
		SYMBOL	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	75		100		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	<sup>t</sup> CHR	30		35		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low 1	<sup>t</sup> CSR	30		35		ns
<sup>t</sup> RHCL	Delay time, RAS high to CAS low	tRPC	20		25		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	70		90		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	30	75	30	100	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	<sup>t</sup> RWD	145		190		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

NOTE 3: Timing measurements are referenced to VIL max and VIH min.  $\P \overline{CAS}$  before-RAS refresh only.

#### NIBBLE-MODE CYCLE


## switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		ALT.	TM4257	EQ5-12	TM4257	/EQ5-15	TM4257	EQ5-20	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(CN) Nibble-mode access time	from CAS	<sup>t</sup> NCAC		30		40		50	ns

#### timing requirements over recommended supply voltage range and operating free-air temperature range


		ALT.	TM425	7EQ5-12	TM425	7EQ5-15	TM4257	'EQ5-20	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(N)</sub>	Nibble-mode cycle time	tNC	60		75		90		
tc(rdWN)	Nibble-mode read-modify-write cycle time	<sup>t</sup> NRMW	85		105		130		
tCLRHN	Nibble-mode delay time, CAS low to RAS high	tNRSH	30		40		50		
<sup>t</sup> CLWLN	Nibble-mode delay time, $\overline{CAS}$ to $\overline{W}$ delay	<sup>t</sup> NCWD	25		30		40		
<sup>t</sup> w(CLN)	Nibble-mode pulse duration, CAS low	<sup>t</sup> NCAS	30		40		50		ns
tw(CHN)	Nibble-mode pulse duration, CAS high	<sup>t</sup> NCP	20		25		30		
t (00)400	Nibble-mode read-modify-write pulse				70				
<sup>t</sup> w(CRWN)	duration, CAS low	<sup>t</sup> NCRW	55		70		90		
•	Nibble-mode write command setup	tuoun	25		35		45		
t <sub>su</sub> (WCHN)	time before CAS high	<sup>t</sup> NCWL	23				45		

#### PARAMETER MEASUREMENT INFORMATION






read cycle timing






Dynamic RAM Modules

early write cycle timing






write cycle timing



<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.



**Dynamic RAM Modules** 




read-write/read-modify-write cycle timing




# TM4256EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULE

page-mode read cycle timing





**Dynamic RAM Modules** 




NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

Dynamic RAM Modules on


TM4256EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULE

TEXAS INSTRUMENTS




**Dynamic RAM Modules** 5

262,144 BY 5-BIT DYNAMIC RAM MODULE




TM4257EQ5

i: Texas 🌱 Instruments POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001 5



**29 MAR MAR Simeny** 

# TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULE




nibble-mode read-modify-write-cycle timing




# TM4256EQ5, TM4257EQ5 262,144 BY 4-BIT DYNAMIC RAM MODULES

**RAS**-only refresh cycle timing




TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

# TM4256EQ5, TM4257EQ5 262,144 BY 5-BIT DYNAMIC RAM MODULES



# automatic (CAS-before-RAS) refresh cycle timing

TI single-in-line package nomenclature





OCTOBER 1985 - REVISED NOVEMBER 1985


- 1,048,576 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- 22-Pin Single-in-Line Package (SIP)
- Utilizes Four 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Range:

ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
120 ns	60 ns	230 ns	275 ns
150 ns	75 ns	260 ns	305 ns
200 ns	100 ns	330 ns	370 ns
	TIME ROW ADDRESS (MAX) 120 ns 150 ns	TIMETIMEROWCOLUMNADDRESSADDRESS(MAX)(MAX)120 ns60 ns150 ns75 ns	TIME ROW         TIME COLUMN         OR WRITE           ADDRESS         ADDRESS         CYCLE           (MAX)         (MAX)         (MIN)           120 ns         60 ns         230 ns           150 ns         75 ns         260 ns

- Common CAS Control with Separate Data Input and Output Lines
- Operating Free-Air Temperature . . . 0 °C to 70 °C

#### description

The TM425\_FC1 series are 1024K, dynamic random-access memory modules organized as 1,048,576×1 bit in a 22-pin single-in-line package comprising four TMS425\_FML, 262,144×1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance



Pil	PIN NOMENCLATURE				
A0-A8	Address Inputs				
CAS	Column-Address Strobe				
D	Data Input				
NC	No Connection				
Q	Data Output				
RAS1-RAS4	Row-Address Strobes				
VDD	5-V Supply				
VSS	Ground				
$\overline{\mathbf{w}}$	Write Enable				

over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425\_FC1 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM425\_FC1 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 225 mW typical operating and 50 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425\_FC1 is rated for operation from 0°C to 70°C.



**Dynamic RAM Modules** 

# TM4256FC1, TM4257FC1 1,048,576 By 1-bit dynamic ram modules

#### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the four chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobes (RAS1-RAS4). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe. All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of CAS as long as  $t_a(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low: CAS going high returns it to a high-impedance state. In the early write cycle, the output is always in the high-impedance state.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power. All four devices may be refreshed together by enabling  $\overline{RAS}1$ - $\overline{RAS}4$  simultaneously.

#### CAS-before-RAS refresh

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.



#### page mode (TM4256FC1)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

#### nibble mode (TM4257FC1)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time. The next sequential nibble bits can be read or written by cycling CAS while RAS remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of CAS will access the next bit of the circular 4-bit nibble in the following sequence:

(0,0)	<b>———</b> (0,1)		
-------	------------------	--	--

In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

#### power up


To achieve proper operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.

#### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze



logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



**Dynamic RAM Modules** 

### functional block diagram





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except V <sub>DD</sub> and data out (see Note 1) $\dots -1.5$ V to 10 V Voltage range on V <sub>DD</sub> supply and data out with respect to V <sub>SS</sub> $\dots -1$ V to 7 V
Short circuit output current for any output
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage	· · · ·	0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	v
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

#### TEST TM425 FC1-12 TM425 FC1-15 UNIT PARAMETER CONDITIONS MIN TYP<sup>†</sup> MAX MIN TYP<sup>†</sup> MAX IOH = -5 mA High-level output voltage 2.4 2.4 ٧ Vон VDD VDD $I_{OL} = 4.2 \text{ mA}$ 0 0.4 0 0.4 v VOL Low-level output voltage $V_{I} = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , ±10 ±10 h. Input current (leakage) μA All other pins = 0 V $V_0 = 0.4 \text{ V to 5.5 V},$ ю Output current (leakage) ±10 ±10 μA V<sub>DD</sub> = 5 V, CAS high t<sub>c</sub> = minimum cycle, Average operating current 65 78 55 68 mA IDD1 during read or write cycle Output open<sup>‡</sup> After 1 memory cycle, IDD2 Standby current RAS and CAS high, 10 18 10 18 mΑ Output open t<sub>c</sub> = minimum cycle, CAS high and RAS cycling, 180 240 160 212 mA IDD3 Average refresh current Output open $t_{c(P)} = minimum cycle,$ Average page-mode current RAS low and CAS cycling, **3**5 48 30 43 mΑ IDD4 Output open<sup>‡</sup> $t_{c(N)} = minimum cycle,$ Average nibble-mode RAS low and CAS cycling, 27 32 39 IDD5 44 mΑ current Output open<sup>‡</sup>

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

<sup>‡</sup>Assuming standard operation of one device access.



PARAMETER		TEST		TM425_FC1-20		
	PARAMETER	CONDITIONS	MIN	MIN TYP <sup>†</sup>		UNIT
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		VDD	v
VOL	Low-level output voltage	$l_{OL} = 4.2 \text{ mA}$	0		0.4	V
4	Input current (leakage)	$V_{I} = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10	μA
1 <sub>0</sub>	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V $V_{DD} = 5 V$ , CAS high			±10	μA
IDD1	Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle, Output open <sup>‡</sup>		45	58	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, Output open		10	18	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, Output open		140	192	mA
IDD4	Average page-mode current	$t_{C(P)} = minimum cycle, RAS tow and CAS cycling, Output open‡$		25	35	mA
IDD5	Average nibble-mode current	t <sub>c(N)</sub> = minimum cycle, RAS low and CAS cycling, Output open <sup>‡</sup>		22	32	mA

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

‡Assuming standard operation of one device access.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	MIN MAX	UNIT
Ci(A)	Input capacitance, address inputs	28	pF
C <sub>i(D)</sub>	Input capacitance, data inputs	28	pF
Ci(RAS)	Input capacitance, RAS inputs	8	pF
C <sub>i(W)</sub>	Input capacitance, W input	32	pF
Ci(CAS)	Input capacitance, CAS input	32	pF
C <sub>o(Q)</sub>	Output capacitance, data output	40	pF
C <sub>o(VDD)</sub>	Decoupling capacitance	0.4	μF

switching characteristics over recommended supply voltage range and operating free-air temperature range

		TEST CONDITIONS	ALT.	TM425_FC1-12		TM425_FC1-15		
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		60		75	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	o	30	ns

		TEST CONDITIONS	ALT.	TM425_FC1-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
ta(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	ţĊAC		100	ns
ta(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	35	лs



		ALT.	TM425	FC1-12	UNIT
		SYMBOL	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	120		ns
t <sub>c(PM)</sub>	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	165		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		ns
t <sub>c(W)</sub>	Write cycle time	twc	230		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	275		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	50		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	60	10,000	ns
tw(RH)	Pulse duration, RAS high	tRP	100		ns
tw(RL)	Pulse duration, RAS low§	tRAS	120	10,000	ns
tw(W)	Write pulse duration	tWP	40		ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20		ns
th(RA)	Row-address hold time	tRAH	15		ns
th(RLCA)	Column-address hold time after RAS low	tAR	80		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	35		ns
th(RLD)	Data hold time after RAS low	tDHR	95		ns
th(WLD)	Data hold time after $\overline{W}$ low	tDH	35		ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		ns
th(CLW)	Write-command hold time after CAS low	twch	35		ns
th(RLW)	Write-command hold time after RAS low	twcr	95		ns

#### timing requirements over recommended supply voltage range and operating free-air temperature range

Continued next page.

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

The a read-modify-write cycle,  $t_{CLWL}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional CAS low time  $t_{w(CL)}$ . This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TM425_	FC1-12	UNIT
		SYMBOL	MIN	MAX	UNIT
tRLCH	Delay time, RAS low to CAS high	tCSH	120		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trish	60		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	tCHR	25		ns
<sup>t</sup> CLRL	Delay time, CAS low to RAS low	tCSR	25		ns
TRHCL	Delay time, RAS high to CAS low1	tRPC	20		ns
<sup>t</sup> CLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	. 60		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD ·	30	60	ns
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	120		ns
t <sub>rf</sub>	Refresh time interval	<sup>t</sup> REF		4	ms

Continued next page.

NOTE 3: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min.  $\ensuremath{\PCAS}$  before-RAS refresh only.



timing requirements over recommended supply voltage range and operating free-air temperature range (continued)

		ALT.	TM425	_FC1-15	TM425	_FC1-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	145		190		ns
<sup>t</sup> c(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	190		245		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	260		330		ns
<sup>t</sup> c(W)	Write cycle time	tWC	260		330		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	305		370		ns
<sup>t</sup> w(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		30		ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	<sup>t</sup> CAS	75	10,000	100	10,000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high	t <sub>RP</sub>	100		120		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low <sup>§</sup>	<sup>t</sup> RAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
tt	Transition times (rise and fall) for RAS and CAS	tт	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	tWCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	<sup>t</sup> RWL	45		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25		30		ns
<sup>t</sup> h(RA)	Row-address hold time	<sup>t</sup> RAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	100		130		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	45		55		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120		155		ns
<sup>t</sup> h(WLD)	Data hold time after $\overline{W}$ low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		ns

Continued next page

NOTE 3: Timing measurements are referenced to VIL max and VIH min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>+</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

<sup>§</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

		ALT.	TM425_FC1-15		TM425_FC1-20		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
tRLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	75		100		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	<sup>t</sup> CHR	30		35		ns
tCLRL	Delay time, CAS low to RAS low¶	tCSR	30		35		ns
tRHCL	Delay time, RAS high to CAS low	tRPC	20		25		ns
<sup>t</sup> CLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	70		90		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	30	75	30	100	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	<sup>t</sup> RWD	145		190		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	Ι	4	ms

NOTE 3: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.  $\P_{CAS}$ -before-RAS refresh only.

### **NIBBLE-MODE CYCLE**

switching characteristics over recommended supply voltage range and operating free-air temperature range


PARAMETER		ALT.	TM425	7FC1-12	TM425	7FC1-15	TM425	7FC1-20	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(CN)	Nibble-mode access time from CAS	<sup>t</sup> NCAC		30		40		50	ns

# timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT. SYMBOL	TM425 MIN	7FC1-12 MAX	TM425 MIN	7FC1-15 MAX	TM425 MIN	7FC1-20 MAX	UNIT
t <sub>c(N)</sub>	Nibble-mode cycle time	tNC	60		75		90		
<sup>t</sup> c(rdWN)	Nibble-mode read-modify-write cycle time	<sup>t</sup> NRMW	85		105		130		
<sup>t</sup> CLRHN	Nibble-mode delay time, CAS low to RAS high	tNRSH	30		40		50		
<sup>t</sup> CLWLN	Nibble-mode delay time, CAS to W delay	<sup>t</sup> NCWD	25		30		40		
tw(CLN)	Nibble-mode pulse duration, CAS low	<sup>t</sup> NCAS	30	,	40		50		ns
tw(CHN)	Nibble-mode pulse duration, CAS high	<sup>t</sup> NCP	20		25		30		
<sup>t</sup> w(CRWN)	Nibble-mode read-modify-write pulse duration, CAS low	<sup>t</sup> NCRW	55	,	70		90		
t <sub>su</sub> (WCHN)	Nibble-mode write command setup time before CAS high	<sup>t</sup> NCWL	25		35		45		1




# PARAMETER MEASUREMENT INFORMATION






read cycle timing






early write cycle timing








<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.






read-write/read-modify-write cycle timing



5

**Dynamic RAM Modules** 



TM4256FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULE

TEXAS T INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

is



page-mode

write

cycle

timing

th(CLW)

+tw(W)

th(CLD)

VALID DATA

DON'T CARE

WIDON'T CARE

٧н

VIL

VIH

VIL

**Dynamic RAM Modules** 5 <sup>t</sup>w(RL) ٧ін ۷iL **tRLCH** tw(RH)tc(P) <sup>t</sup>CLRH tw(CH)P TRLCL 📥 t<sub>t</sub> - tCHRL <sup>t</sup>w(CL) tw(CL) w(CL) ٧н ٧iL \_\_\_ th(RA) th(CLCA) - <sup>t</sup>h(CLCA) th(CLCA) - th(RLCA) t<sub>su</sub>(CA) tsu(CA) t<sub>su</sub>(RA) t<sub>su</sub>(CA) DON'T CARE V DON'T CARE ........... ٧н COL DON'T CARE COL VIL th(CLW) tsu(WRH) th(CLW) th(RLW) tsu(WCH)tsu(WCH) tsu(WCH)

DON'T CAREX

DON'T CARE

mm

tsu(D) -

tw(W)

th(CLD)

<sup>t</sup>su(D)

VALID DATA

NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.

1

VALID DATA

DON'T CARE

DON'T

CARE

th(CLD)

tw(W)

TEXAS TAL INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

5-198

RAS1-RAS4

CAS


A0-A8

Ŵ

XX DON'T CARE XX

t<sub>su</sub>(D)

D DON'T CARE




TM4256FC1 1,048,576 by 1-bit dynamic ram module


TEXAS INSTRUMENTS POST OFFICE BOX 143 • HOUSTON, TEXAS 77001

# TM4257FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULE

nibble-mode read cycle timing







**Dynamic RAM Modules** ហ


# TM4257FC1 1,048,576 BY 1-BIT DYNAMIC RAM MODULE

tw(RH)-VIH RAS1-RAS4 VIL tc(rdWN) -RLCL . tw(CHN) tw(CL) tw(CRWN) VIH 11 CAS VIL +tsu(RA) th(RLCA) th(CLCA) tsu(CA) th(RA) ViH 8A-0A COLUMN ROW VIL t<sub>su</sub>(WCH) t<sub>su(rd)</sub> <sup>t</sup>CLWLN + t<sub>su</sub>(WRH) toi tw(W) I ViH DON'T CARE w VIL t<sub>su</sub>(D) tCLWL th(WLD) νін DON'T CARE D VALID VALID Vii a(C) <sup>- t</sup>dis(CH) ta(CN) t<sub>a</sub>(R) ۷он VALID VALID VALID VALID ۵ VOL


nibble-mode read-modify-write-cycle timing

5










# TI single-in-line package nomenclature





# ADVANCE INFORMATION

# TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

OCTOBER 1985 - REVISED NOVEMBER 1985


- 262,144 X 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)
  - --Pinned Module for Through-Hole Insertion (TM425\_FL8) --Leadless Module for Use with Sockets
    - (TM425\_GU8)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM4258-12	120 ns	60 ns	230 ns
TM4258-15	150 ns	75 ns	260 ns
TM4258-20	200 ns	100 ns	330 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Downward Compatible with 64K X 8 SIP (TM4164FL8, TM4164FM8)

#### description

The TM425\_\_\_8 series are 2048K, dynamic random-access memory modules organized as 262,144×8 bits in a 30-pin single-in-line package comprising eight TMS425\_FML, 262,144×1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425\_\_\_8 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC



5

P	IN NOMENCLATURE TM425_FL8
A0-A8	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
RAS	Row-Address Strobe
V <sub>DD</sub>	5-V Supply
VSS	Ground
W	Write Enable

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1985, Texas Instruments Incorporated

# TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

board size, and fewer plated-through holes, a cost savings can be realized.

The TM425\_\_\_8 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2200 mW typical operating and 100 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425\_\_\_8 is rated for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


#### presence detect

This feature is included on the TM425\_GU8 to allow for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

#### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262, 144 storage cell locations on each of the eight chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers for M1-M8.



Ρ	IN NOMENCLATURE TM425_GU8	
A0-A8	Address Inputs	
CAS	Column-Address Strobe	
DQ1-DQ8	Data In/Data Out	
NC	No Connection	
PRD	Presence Detect (VSS)	
RAS	Row-Address Strobe	
V <sub>DD</sub>	5-V Supply	
VSS	Ground	
W	Write Enable	



### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425\_\_\_\_8 dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

### data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

### data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until CAS is brought low. In a read cycle the outputs go active after the access time interval  $t_{a}(C)$  that begins with the negative transition of CAS as long as  $t_{a}(R)$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while CAS is low: CAS going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425\_\_\_\_8.

### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.

# CAS-before-RAS refresh

The  $\overline{CAS}$ -before  $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  (see parameter t<sub>CLRL</sub>) and holding it low after  $\overline{RAS}$  falls (see parameter t<sub>RLCHR</sub>). For successive  $\overline{CAS}$ -before  $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at V<sub>IL</sub> after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

### page-mode (TM4256\_\_8)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.



### nibble mode (TM4257\_\_8)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at  $t_{a(C)}$  time. The next sequential nibble bits can be read or written by cycling  $\overline{CAS}$  while  $\overline{RAS}$  remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of  $\overline{CAS}$  will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

### power up

To achieve proper operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.

### single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# functional block diagram



<sup>†</sup>TM425\_GU8 only.



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1)
Voltage range on VDD supply and data out with respect to VSS
Short circuit output current for any output 50 mA
Power dissipation
Operating free-air temperature range
Storage temperature range

<sup>1</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	-1		0.8	v
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	тм	425	8-12	тм	425	8-15	UNIT
	FARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		V <sub>DD</sub>	2.4		V <sub>DD</sub>	v
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$	0		0.4	0		0.4	v
IJ	Input current (leakage)	$V_{I} = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V	-		±10			± 10	μΑ
lo -	Output current (leakage)	$V_0 = 0.4 V \text{ to } 5.5 V,$ $V_{DD} = 5 V, \overline{CAS} \text{ high}$			±10			±10	μA
<sup>I</sup> DD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		520	624		440	544	mA
IDD2 <sup>‡</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		20	36	-	20	36	mA
IDD3‡	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		360	480		320	424	mA
<sup>I</sup> DD4 <sup>‡</sup>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open		280	384		240	344	mA
IDD5 <sup>‡</sup>	Average nibble-mode current	$t_{C(N)} = minimum cycle, RAS low and CAS cycling, All outputs open$		256	352	-	216	312	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

<sup>1</sup>IDD1-IDD5 are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).



# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST		425	8-20	UNIT
	FARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		V <sub>DD</sub>	V
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$	0		0.4	v
4	Input current (leakage)	$V_1 = 0 V$ to 6.5 V, $V_{DD} = 5 V$ , All other pins = 0 V			± 10	μA
lo	Output current (leakage)	$V_O = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ ; $\overline{CAS}$ high			±10	μA
<sup>I</sup> DD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle, All outputs open		360	464	mA
I <sub>DD2</sub> ‡	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	x	20	36	mA
<sup>I</sup> DD3 <sup>‡</sup>	Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open		280	384	mA
I <sub>DD4</sub> ‡	Average page-mode current	t <sub>C</sub> (p) = minimum cycle, RAS low and CAS cycling, All outputs open		200	280	mA
	Average nibble-mode current	$t_{C(N)} = minimum cycle, RAS low and CAS cycling, All outputs open$		176	256	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

<sup>1</sup>IDD1-IDD5 are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER ,	MIN MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	56	pF
Ci(DQ)	Input capacitance, data inputs	TBD	pF
Ci(RAS)	Input capacitance, RAS input	64	pF
C <sub>i(W)</sub>	Input capacitance, W input	64	pF
Ci(CAS)	Input capacitance, CAS input	64	pF
Co(VDD)	Decoupling capacitance	0.8	μF

Additional information on these products can be obtained from the factory as it becomes available.



switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS		TM4258-12		TM425_	UNIT		
	FANAMETEN	TEST CONDITIONS	SYMBOL	MIN MAX		MIN MAX			
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tCAC		60		75	ns	
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	tRAC		120		150	ns	
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	tOFF	o	35	o	35	ns	

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425_ MIN	8-20 MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	tCAC		100	ns
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> OFF	o	35	ns



		ALT. SYMBOL	TM425 MIN	8-12 MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	120	MAA	ns
	Read cycle time <sup>†</sup>	tRC	230		ns
tc(rd)	Write cycle time	twc	230		ns
	Pulse duration, CAS high (page mode)	tCP	50		ns
<sup>t</sup> w(CH)P tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	25		ns
tw(CL)	Pulse duration, CAS low	tCAS	60	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	ns
<sup>t</sup> w(W)	Write pulse duration	tWP	40		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
<sup>t</sup> su(rd)	Read-command setup time	tRCS	0		ns
<sup>t</sup> su(WCL)	Early write-command setup time before CAS low	twcs	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	40		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	40		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	20		ns
<sup>t</sup> h(RA)	Row-address hold time	<sup>t</sup> RAH	15	_	ns
th(RLCA)	Column-address hold time after RAS low	t <sub>AR</sub>	80		ns
th(CLD)	Data hold time after CAS low	трн	35		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	95		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	tRRH	10		ns
th(CLW)	Write-command hold time after CAS low	tWCH	35		ns
th(RLW)	Write-command hold time after RAS low	tWCR	95		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	120		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	60		ns
TRLCHR	Delay time, RAS low to CAS high <sup>‡</sup>	<sup>t</sup> CHR	25		ns
tCLRL	Delay time, CAS low to RAS low <sup>‡</sup>	tCSR	25		ns
TRHCL	Delay time, RAS high to CAS low <sup>‡</sup>	tRPC	20		ns
	Delay time, RAS low to CAS low		1		
<sup>t</sup> RLCL	(maximum value specified only	<sup>t</sup> RCD	30	60	ns
	to guarantee access time)	1			

NOTE 3: Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min. <sup>†</sup>All cycle times assume t<sub>t</sub> = 5 ns. <sup>‡</sup>CAS-before-RAS refresh only.



# Dynamic RAM Modules

		ALT.	TM425	8-15	TM425	8-20	UNI
		SYMBOL	MIN	MAX	MIN	MAX	UNI
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	<sup>t</sup> PC	145		190		ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	260		330		ns
t <sub>c(W)</sub>	Write cycle time	twc	260		330		ns
tw(CH)P	Pulse duration, CAS high (page mode)	<sup>t</sup> CP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	<sup>t</sup> CPN	25		30		ns
tw(CL)	Pulse duration, CAS low	tCAS	75	10,000	100	10,000	· ns
t <sub>w(RH)</sub>	Pulse duration, RAS high (precharge time)	tRP	100		120		n
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		n
tt	Transition times (rise and fall) for RAS and CAS	tT	3	50	3	50	n
t <sub>su(CA)</sub>	Column-address setup time	tASC	0		0		n
t <sub>su(RA)</sub>	Row-address setup time	tASR	0		0		n
t <sub>su(D)</sub>	Data setup time	tDS	0		0		n
<sup>t</sup> su(rd)	Read-command setup time	tRCS	0		0		n
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	twcs	0		0		n
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		60		n
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		60		n
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	25		30		n
th(RA)	Row-address hold time	tRAH	15		20		n
th(RLCA)	Column-address hold time after RAS low	tAR	100		130		n
th(CLD)	Data hold time after CAS low	tDH	45	-	55		n
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120		155		n
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		n
th(RHrd)	Read-command hold time after RAS high	tRRH	10		15		n
th(CLW)	Write-command hold time after CAS low	tWCH	45		55		n
th(RLW)	Write-command hold time after RAS low	tWCR	120		155		n
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		n
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		n
tCLRH	Delay time, CAS low to RAS high	tRSH	75	_	100		n
TRLCHR	Delay time, RAS low to CAS high <sup>‡</sup>	tCHR	30		35		n
tCLRL	Delay time, CAS low to RAS low <sup>‡</sup>	tCSR	30		35		n
TRHCL	Delay time, RAS high to CAS low <sup>‡</sup>	tRPC	20		25		n
THUL	Delay time, RAS low to CAS low				<u> </u>		
<sup>t</sup> RLCL	(maximum value specified only	<sup>t</sup> RCD	30	75	30	100	n
HLUL	to guarantee access time)	-1100		, 5			
t <sub>rf</sub>	Refresh time interval	tREF		4		4	m

NOTE 3: Timing measurements are referenced to  $V_{\mbox{IL}}$  max and  $V_{\mbox{IH}}$  min.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns. <sup>‡</sup>CAS-before-RAS refresh only.



# NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range


PARAMETER		ALT.	TM4257	8-12	TM4257	8-15	TM4257	8-20	UNIT
	FARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
ta(CN) Nit	ble-mode access time from CAS	<sup>t</sup> NCAC		30		40		50	ns


timing requirements over recommended supply voltage range and operating free-air temperature range


		ALT. SYMBOL	TM4257 MIN	8-12 MAX	TM4257 MIN	8-15 MAX	TM4257 MIN	8-20 MAX	UNIT
t <sub>c(N)</sub>	Nibble-mode cycle time	<sup>t</sup> NC	60		75		90		
<sup>t</sup> CLRHN	Nibble-mode delay time, CAS low to RAS high	<sup>t</sup> NRSH	30		40		50		
<sup>t</sup> CLWLN	Nibble-mode delay time, $\overline{CAS}$ to $\overline{W}$ delay	<sup>t</sup> NCWD	25		30		40		
tw(CLN)	Nibble-mode pulse duration, CAS low	<sup>t</sup> NCAS	30		40		50		ns
tw(CHN)	Nibble-mode pulse duration, CAS high	<sup>t</sup> NCP	20		25		30		
<sup>t</sup> su(WCHN)	Nibble-mode write command setup time before CAS high	<sup>t</sup> NCWL	25		35		45		



# PARAMETER MEASUREMENT INFORMATION








read cycle timing



5-216


early write cycle timing





# TM4256FL8, TM4256GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

page-mode read cycle timing




NOTE 4: A write cycle can be intermixed with read cycles as long as the write timing specifications are not violated.

`

5

**Dynamic RAM Modules** 

5-218



NOTE 5: A read cycle can be intermixed with write cycles as long as read timing specifications are not violated.

Dynamic RAM Modules g


TM4256FL8, TM4256GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

TEXAS INSTRUMENTS

5-219


# TM4257FL8, TM4257GU8 262,144 by 8-bit dynamic ram modules

nibble-mode read cycle timing






Dynamic RAM Modules




G

**RAS**-only refresh timing







**Dynamic RAM Modules** 



automatic (CAS-before-RAS) refresh cycle timing





<sup>†</sup>The F pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.



5-224

# ADVANCE INFORMATION

# TM4256GP8, TM4256GV8 262,144 BY 8-BIT DYNAMIC RAM MODULES

OCTOBER 1985 - REVISED NOVEMBER 1985

262,144 X 8 Organization • (TOP VIEW) ø Single 5-V Supply (10% Tolerance) ۵ 30-Pin Single-in-Line Package (SIP) VDD (1)CAS -Pinned Module for Through-Hole (2)Insertion (TM4256GV8) DQ1 (3) -Leadless Module for Use with A0 (4)Sockets (TM4256GP8) (5) A1 D02 (6) Low Profile, Double-Side A2. (7) Mount . . . 0.45" Height A3 (8) Utilizes Eight 256K Dynamic RAMs in (9) Vss **Plastic Chip Carrier** DQ3 (10) A4 (11) Long Refresh Period . . . 4 ms (256 Cycles) 0 A5 (12) ø All inputs, Outputs, Clocks Fully TTL DQ4 (13)= Compatible A6 (14) A7 (15)= **3-State Outputs** DQ5 (16) Performance of Unmounted RAMs: A8 (17) NC (18) ACCESS ACCESS READ READ-NC (19) TIME TIME OR MODIFY-ROW COLUMN WRITE WRITE-DQ6 (20) ADDRESS ADDRESS CYCLE CYCLE W (21) (MAX) (MAX) (MIN) (MIN) VSS (22) TMS4256-12 120 ns 60 ns 230 ns 270 ns DQ7 (23) TMS4256-15 150 ns 75 ns 260 ns 305 ns PRD (24) TMS4256-20 200 ns 100 ns 330 ns 370 ns DO8 (25) Common CAS Control with Common NC (26) **Data-In and Data-Out Lines** RAS (27) NC (28) Low Power Dissipation NC (29) ۵ Operating Free-Air Temperature . . . 0°C to VDD (30) 70°C Upward Compatible with Planned <sup>†</sup>TM4256GV8 package is shown. 1 Meg DRAM Family (Height and Length May Increase) PIN NOMENCLATURE

# description

The TM4256G\_8 series are 2048K, dynamic random-access memory modules organized as 262,144 × 8 bits in a 30-pin single-in-line package comprising eight TMS4256FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with eight 0.2 µF decoupling capacitors. Each TMS4256FML is described in the data sheet and is fully electrically tested


A0-A8 Address Inputs CAS Column-Address Strobe DQ1-DQ8 Data In/Data Out NC No Connection PRD Presence Detect RAS **Row-Address Strobe** 5-V Supply VDD Vss Ground W Write Enable

Copyright © 1985. Texas Instruments Incorporated

and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed. The module is rated for operation from 0°C to 70°C.


**ADVANCE INFORMATION** documents contain information on new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001




# TM4256GP8, TM4256GV8 262,144 BY 8-BIT DYNAMIC RAM MODULES

logic symbol<sup>†</sup>



 $^{\dagger}\mbox{This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.$ 

functional block diagram



5

5-226

### operation

The TM4256G\_8 operates as eight TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation. The common I/O feature of the TM4256G\_8 requires the use of early-write cycles to prevent contention on D and Q.

# presence detect

This feature allows for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.


### specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet. The common I/O feature of the TM4256G\_8 dictates the use of early-write cycles to prevent contention on D and Q.

# single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze Contact area for socketable devices: Nickel plate and solder plate on top of copper

### TI single-in-line package nomenclature





Dynamic RAM Modules

# ADVANCE INFORMATION

# TM4256GP9, TM4256GV9 262,144 BY 9-BIT DYNAMIC RAM MODULES

V SINGLE-IN-LINE PACKAGE<sup>†</sup>

OCTOBER 1985 - REVISED NOVEMBER 1985

- 262,144 X 9 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-in-Line Package (SIP)


   Pinned Module for Through-Hole Insertion (TM4256GV9)
  - -Leadless Module for Use with Sockets (TM4256GP9)
- Low Profile, Double-Side Mount . . . 0.45" Height
- Utilizes Nine 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

TMS4256-12 TMS4256-15 TMS4256-20	ACCESS TIME ROW ADDRESS (MAX) 120 ns 150 ns 200 ns	ACCESS TIME COLUMN ADDRESS (MAX) 60 ns 75 ns 100 ns	READ OR WRITE CYCLE (MIN) 230 ns 260 ns 330 ns	READ- MODIFY- WRITE CYCLE (MIN) 270 ns 305 ns 370 ns
--	---	--	---	---

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0 °C to 70 °C
- Upward Compatible with Planned 1 Meg DRAM Family (Height and Length May Increase)

# description

The TM4256G\_9 series is a 2304K, dynamic random-access memory module organized as 262,144 ×9 bits (bit nine (D9, Q9) is generally used for parity and is controlled by CAS9) in a 30-pin single-in-line package comprising nine TMS4256FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with nine 0.2  $\mu$ F



<sup>†</sup>TM4256GV9 package is shown.

PIN NOMENCLATURE				
AO-A8	Address Inputs			
CAS, CAS9	Column-Address Strobes			
DQ1-DQ8	Data In/Data Out			
D9	Data In			
NC	No Connection			
PRD	Presence Detect			
Q9	Data Out			
RAS	Row-Address Strobe			
VDD	5-V Supply			
VSS	Ground			
W	Write Enable			

decoupling capacitors mounted beneath the chip carriers. Each TMS4256FML is described in the data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial


ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



# TM4256GP9, TM4256GV9 262,144 BY 9-BIT DYNAMIC RAM MODULES

applications) flows prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed. The module is rated for operation from 0°C to 70°C.

functional block diagram





# operation

The TM4256G\_9 operates as nine TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation. The common I/O feature of the TM4256G\_9 dictates the use of early-write cycles to prevent contention on D and Q.

### specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet. The common I/O feature of the TM4256G\_9 dictates the use of early-write cycles to prevent contention on D and Q.


### presence detect

This feature allows for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

# single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze Contact area for socketable devices: Nickel plate and solder plate on top of copper

### TI single-in-line package nomenclature





Dynamic RAM Modules



# ADVANCE INFORMATION

# TM4256HE4 524,288 BY 4-BIT DYNAMIC RAM MODULE

E SINGLE-IN-LINE PACKAGE<sup>†</sup>

SEPTEMBER 1985 - REVISED NOVEMBER 1985

- 524,288 X 4 Organization
- Single 5-V Supply (10% Tolerance)
- 24-Pin Single-in-Line Package (SIP)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs:

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
TMS4256-12	(MAA) 120 ns	(MAA) 60 ns	(Mills) 230 ns	270 ns
TMS4256-15	150 ns	75 ns	260 ns	305 ns
TMS4256-20	200 ns	100 ns	330 ns	370 ns


- Common CAS Control with Separate Data-In and Data-Out Lines
- Low Power Dissipation:

	OPERATING (TYP)	STANDBY (TYP)
TM4256HE4-12	2600 mW	100 mW
TM4256HE4-15	2400 mW	100 mW
TM4256HE4-20	1800 mW	100 mW

 Operating Free-Air Temperature . . . 0 °C to 70 °C

### description

The TM4256HE4 is a 2048K, dynamic randomaccess memory module organized as 524,288 X 4 bits in a 24-pin single-in-line package (SIP) comprising eight TMS4256FML, 262,144 X 1 bit dynamic RAM's in 18-lead plastic-chip carriers mounted on both sides of a substrate together with four 0.2  $\mu$ F decoupling capacitors. The on-board capacitors eliminate the need for



<sup>†</sup>RAS1 is the row-address strobe for side 1, and RAS2 is the row-address strobe for side 2. Side 1 is shown in top view.

PIN NOMENCLATURE				
A0-A8	Address Inputs			
CAS	Column-Address Strobe			
D1-D4	Data Inputs			
NC	No Connection			
Q1-Q4	Data Outputs			
RAS1, RAS2	Row-Address Strobes			
V <sub>DD</sub>	5-V Supply			
VSS	Ground			
$\overline{\mathbf{w}}$	Write Enable			

bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.475 inch board spacing, the TM4256HE4 has a density of seven devices per square inch (approximately 2.8X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated-through holes, a cost savings can be realized.

The TM4256HE4 is organized as two banks of 256K X 4 selected by RAS1, RAS2; CAS and  $\overline{W}$  which are common to all devices. The D and Q signals are common to pairs of devices on opposing sides of the substrate. This configuration requires that only one RAS signal be active during a read or write cycle to prevent data bus contention or writing erroneous data. On refresh cycles (CAS high), RAS1 and RAS2 can be low at the same time.

INSTRUMENTS

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

# TM4256HE4 524,288 BY 4-BIT DYNAMIC RAM MODULE

Each TMS4256FML is described in the TMS4256 data sheet and is fully electrically tested and processed according to TI's MIL-STD-883B (as amended for commercial applications) flows prior to assembly. After assembly onto the substrate, a further set of electrical tests is performed.

### operation

The TM4256HE4 operates as eight TMS4256s connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of its operation.

### specifications

For TMS4256 electrical specifications, refer to the TMS4256 data sheet.


### single-in-line package and components

PC substrate: 1,14 mm (0.045 inch) minimum thickness Bypass capacitors: Multilayer ceramic Leads: Tin/lead solder coated over phosphor-bronze



# TM4256HE4 524,288 BY 4-BIT DYNAMIC RAM MODULE


functional block diagram





**Dynamic RAM Modules** 

# TM4256HE4 524,288 BY 4-BIT DYNAMIC RAM MODULE






5-236

# ADVANCE INFORMATION

# TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE

SEPTEMBER 1985 - REVISED NOVEMBER 1985



5

PIN NOMENCLATURE				
A0-A7	Address Inputs			
CAS	Column-Address Strobe			
DQ1-DQ8	Data In/Data Out			
NC	No Connection			
RAS	Row-Address Strobe			
VDD	5-V Supply			
VSS	Ground			
$\mathbf{w}$	Write Enable			

# operation

# address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins AO through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the

on top of a substrate together with two 0.2  $\mu$ F decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance.

ADVANCE INFORMATION documents contain information on new products in the sampling or proproduction phase of development. Characteristic data and other specifications are subject to change without notice.



# TM4416KU8 16,384 by 8-bit dynamic ram module

chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The grounded output-enable ( $\overline{G}$ ) dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

### data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

### data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  is satisfied. The outputs become valid after the access time has elapsed and remain valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state. In the early write cycle, the nigh-impedance state, a necessity due to the grounded output enable.

### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single module, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

### single-in-line package and components

PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitor: Multilayer ceramic Contact area for socketable devices: Nickel plate and solder plate on top of copper



# TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE

RAM 16K x 4

DQ1

D02

DQ3

DQ4

DQ1

DQ2

DQ3

DQ4

(3)

(10) DQ3

(1<u>3)</u> DO4

(<u>16)</u> DQ5

(20) DQ6

(<u>23)</u> DQ7

(25) DQ8

DQ1 (6) DQ2

A0-A7

RAS

CAS

VDD Vss

A0-A7

RAS

CAS

VDD Vss

w

G


0.2 µF


RAM 16K x 4

w

G

я





<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin except VDD and data out (see Note 1)	– 1.5 V to 10 V
Voltage range for VDD supply and data out with respect to VSS	– 1 V to 6 V
Short circuit output current	50 mA
Power dissipation.	<b>2</b> W
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions'' section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

# TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE

# recommended operating conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage	-	4.5	5	5.5	V
VSS	Supply voltage			0		V
Maria	VIH High-level input voltage	$V_{DD} = 4.5 V$	2.4		4.8	ý
VIН		$V_{DD} = 5.5 V$	2.4		5.8	ľ
VIL	Low-level input voltage (see No	otes 3 and 4)	- 0.6	0	0.8	V
T <sub>A</sub>	Operating free-air temperature	•	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this
occurrence. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	тм	TM4416KU8-12		TM4	4416KU	8-15	UNIT
	FANAMETEN	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			2.4			v
VOL	Low-level output voltage	IOL = 4.2 mA			0.4			0.4	V
IJ	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			±10	μΑ
'o	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			± 10			± 10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open			108			96	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open			10			10	mA
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, All outputs open			92			80	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, All outputs open			92			80	mA

<sup>†</sup>All typical values are at  $T_A = 25$  °C and nominal supply voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER		UNIT
Ci(A)	Input capacitance, address inputs	14	pF
Ci(RC)	Input capacitance, strobe inputs	20	pF
C <sub>i(W)</sub>	Input capacitance, write-enable input	20	pF
Ci/o	Input/output capacitance, data ports	10	pF



# switching characteristics over recommended supply voltage range and operating free-air temperature range

		PARAMETER TEST CONDITIONS		TM4416KU8-12		TM4416KU8-15		UNIT
	FARAINETER	SYN		MIN	MAX	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	CL = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		70		80	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns

# timing requirements over recommended supply voltage range and operating free-air temperature range


		ALT.	TM4416KU8-12		U8-12 TM4416KU8-15		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c</sub> (P)	Page-mode cycle time	tPC	120		140		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns
<sup>t</sup> c(W)	Write cycle time	twc	230		260	· · · –	ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		365		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	40		50		ns
tw(CL)	Pulse duration, CAS low	<sup>t</sup> CAS	70	10,000	80	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		100		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	twp	30		40		ns
tt	Transition times (rise and fall) for RAS and CAS	tT	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	5		5		ns
tsu(rd)	Read-command setup time	<sup>t</sup> RCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	35		40		ns
<sup>t</sup> h(RA)	Row-address hold time	<sup>t</sup> RAH	20		30		ns
<sup>t</sup> h(RLCA)	Column-address hold time after RAS low	tAR	85		110		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DH	40		60		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	90		130		ns
<sup>t</sup> h(RHrd)	Read-command hold time after RAS high	<sup>t</sup> RRH	10	·	10		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	40		60		ns
th(RLW)	Write-command hold time after RAS low	tWCR	90		130		ns
tRLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	120		150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	70		80		ns
	Delay time, RAS low to CAS low			FO	25	70	
<sup>t</sup> RLCL	(maximum value specified only to guarantee access time)	<sup>t</sup> RCD	25	50	25	70	ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		- 5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

<sup>†</sup>All cycle times assume  $t_t = 5$  ns. <sup>‡</sup>Page mode only.



TM4416KU8 16.384 BY 8-BIT DYNAMIC RAM MODULE

read cycle timing






Dynamic RAM Modules

# TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE


early write cycle timing







page-mode read cycle timing




**Dynamic RAM Modules** 

5

NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

POST OFFICE BOX 1443 TEXAS TAIL TAIL TEXAS TAIL TEXAS TAIL TEXAS TAIL TEXAS TAIL TEXAS 

5-244



NOTE 6: A read or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

**Dynamic RAM Modules** 5 TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE


page-mode write cycle timing


5-245

TEXAS TANK INSTRUMENTS

## TM4416KU8 16,384 BY 8-BIT DYNAMIC RAM MODULE

**RAS**-only refresh timing








5

**Dynamic RAM Modules** 

# ADVANCE INFORMATION

# TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE

OCTOBER 9185 - REVISED NOVEMBER 1985



5

PIN NOMENCLATURE					
A0-A7	Address Inputs				
CAS	Column-Address Strobe				
DQ1-DQ8	Data In/Data Out				
NC	No Connection				
RAS	Row-Address Strobe				
VDD	5-V Supply				
VSS	Ground				
$\overline{\mathbf{w}}$	Write Enable				

 $(\overline{RAS})$ . Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

address (A0 through A7)

operation

carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance.

Fourteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe



Copyright © 1985, Texas Instruments Incorporated

# TM4464LU8 65,536 by 8-bit dynamic ram module

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM4464LU8 dictates the use of early write cycles to prevent contention on DQ. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , the data outputs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of  $\overline{CAS}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal.

## data out (DQ1-DQ8)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. In a read cycle the outputs go active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  is satisfied. The outputs become valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the grounded output enable.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single module, the row address and RAS are applied to multiple modules. CAS is then decoded to select the proper module.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.

#### single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness Bypass capacitors: Multilayer ceramic Contact area for socketable devices: Nickel plate and solder plate on top of copper




## TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE

functional block diagram

## logic symbol<sup>†</sup>





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>


Voltage range for any pin except VDD and data out (see Note 1)
Short circuit output current
Power dissipation
Storage temperature range

<sup>1</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.





# TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE

## recommended operating conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0		· V
V	VILI High-level input voltage	V <sub>DD</sub> = 4.5 V	2.4		4.8	v
ЧН		V <sub>DD</sub> = 5.5 V	2.4		5.8	l v
VIL	Low-level input voltage (see N	ote 3)	-1	0	0.8	V
TA	Operating free-air temperature		0		70	°C

NOTE 3: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TM	4464LU	8-12	TM4464LU8-15			UNIT
	FARAWETER			TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.4			2.4			v
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	v
łį	Input current (leakage)	$V_{I} = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5 V,$ All other pins = 0 V			±10	a,		±10	μA
ю	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , CAS high			±10			± 10	μA
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		130	160		110	140	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		5	10		5	10	mA
<sup>†</sup> DD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, All outputs open		100	120		90	110	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C</sub> (P) = minimum cycle, RAS low, CAS cycling, All outputs open		90	110		80	100	mA

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1~\text{MHz}$

	PARAMETER	MIN MAX	UNIT
Ci(A)	Input capacitance, address inputs	14	pF
Ci(RC)	Input capacitance, strobe inputs	20	pF
Ci(W)	Input capacitance, write-enable input	20	pF
Ci/o	Input/output capacitance, data ports	10	pF
Co(VDD)	Decoupling capacitance	0.4	μF



switching characteristics over recommended supply voltage range and operating free-air temperature range

	DADAMETED	TEST CONDITIONS	ALT.	TM4464LU8-12		TM4464LU8-15		UNIT
PARAMETER		TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> CAC		70		80	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF, Load = 2 Series 74 TTL gates	<sup>t</sup> RAC		120		150	ns

## timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TM446	4LU8-12	TM446	4LU8-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	<sup>t</sup> PC	120		140		ns
tc(rd)	Read cycle time <sup>†</sup>	<sup>t</sup> RC	230		260		ns
t <sub>c</sub> (W)	Write cycle time	tWC	230		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	315		365		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	40		50		ns
tw(CL)	Pulse duration, CAS low	<sup>t</sup> CAS	70	10,000	80	10,000	ns
tw(RH)	Puise duration, RAS high (precharge time)	<sup>t</sup> HP	80		100		no
tw(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	tWP	30		40		ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	5		5		ns
t <sub>su(rd)</sub>	Read-command setup time	<sup>t</sup> RCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		60		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		60		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	35		40		ns
<sup>t</sup> h(RA)	Row-address hold time	<sup>t</sup> RAH	20		30		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		110		ns
th(CLD)	Data hold time after CAS low	tDH	40		60		ns
th(RLD)	Data hold time after RAS low	tDHR	90		130		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		10		ns
th(CHrd)	Read-command hold time after CAS high	<sup>t</sup> RCH	0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	40		60		ns
th(RLW)	Write-command hold time after RAS low	tWCR	90		130		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	70		80		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	30	50	. 30	70	ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		- 5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms


<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>Page mode only.



TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE


read cycle timing





Dynamic RAM Modules


early write cycle timing







page-mode read cycle timing




**Dynamic RAM Modules** 

5

NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

5-254

TEXAS INSTRUMENTS



NOTE 5: A read or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE

page-mode write cycle timing


5-255


TEXAS TO INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

¢.

# TM4464LU8 65,536 BY 8-BIT DYNAMIC RAM MODULE

**RAS**-only refresh timing







Dynamic RAM Modules

on 1	General Information
e 2	Interchangeability Guide
e 3	Glossary/Timing Conventions/Data Sheet Structure
<b>s</b> 4	Dynamic RAMs
s 5	Dynamic RAM Modules
s 6	EPROMs/PROMs
s 7	ROMs
s 8	Military Products
n 9	Applications Information
s 10	Logic Symbols
a 11	Mechanical Data
s 12	ESD Guidelines



## ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."* 

## TMS2732A 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

AUGUST 1983 - REVISED NOVEMBER 1985

Organization 4096 X 8	J PACKAGE
Single 5-V Power Supply	(TOP VIEW)
<ul> <li>All Inputs and Outputs Are TTL Compatible</li> </ul>	
<ul> <li>Max Access/Min Cycle Time TMS2732A-17 170 ns TMS2732A-20 200 ns TMS2732A-25 250 ns TMS2732A-45 450 ns</li> </ul>	A6 2 23 A8 A5 3 22 A9 A4 4 21 A11 A3 5 20 G/Vpp A2 6 19 A10
<ul> <li>Low Standby Power Dissipation</li> <li>158 mW (Maximum)</li> </ul>	A1   7 18   Ē A0   8 17   08 01   9 16   07
JEDEC Approved Pinout Industry Standard	Q2 0 15 06 Q3 11 14 Q5
<ul> <li>21-V Power Supply Required for Programming</li> </ul>	GND [12 13] 04
<ul> <li>N-Channel Silicon-Gate Technology</li> </ul>	PIN NOMENCLATURE
<ul> <li>PEP4 Version Available with 168 Hour Burn-in and Guaranteed Operating Temperature Range from - 10 °C to 85 °C (TMS2732AJP4)</li> </ul>	A0-A11 Address Inputs E Chip Enable G/Vpp Output Enable/21 V GND Ground
	Q1-Q8 Outputs

## description

The TMS2732A is an ultraviolet light-erasable, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS2732A only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ .

Vcc

The TMS2732A provides two output control lines: Output Enable ( $\overline{G}$ ) and Chip Enable ( $\overline{E}$ ). This feature allows the  $\overline{G}$  control line to eliminate bus contention in multibus microprocessor systems. The TMS2732A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This EPROM is supplied in a 24-pin dual-in-line ceramic package and is designed for operation from 0°C to 70°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



5-V Power Supply

# TMS2732A 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

### operation

The six modes of operation for the TMS2732A are listed in the following table.

FUNCTION	MODE								
(PINS)			Power Down (Standby)	l Program l		Inhibit Programming			
Ē (18)	VIL	x	VIH	VIL	VIL	VIH .			
Ġ/V <sub>PP</sub> (20)	VIL	VIH	x	21 V	VIL	21 V			
V <sub>CC</sub> (24)	5 V	5 V	5 V	5 V	5 V	5 V			
Q1-Q8 (9 to 11, 13 to 17)	Q	HI-Z	HI-Z	D	۵.,	HI-Z			

X = VIH or VIL

#### read

The two control pins ( $\overline{E}$  and  $\overline{G}$ /Vpp) must have low-level TTL signals in order to provide data at the outputs. Chip enable ( $\overline{E}$ ) should be used for device selection. Output enable ( $\overline{G}$ /Vpp) should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL highlevel signal applied to  $\overline{E}$  selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of  $\overline{G}$ /Vpp.

#### program

The programming procedure for the TMS2732A is the same as that for the TMS2532, except that in the program mode,  $\overline{G}/Vpp$  is taken from a TTL low level to 21 V.

The program mode consists of the following sequence of events. With the level on  $\overline{G}/Vpp$  equal to 21 V, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to  $\overline{E}$ . The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS2732As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

#### program verify

After the EPROM has been programmed, the programmed bits should be verified. To verify bit states,  $\overline{G}/Vpp$  and  $\overline{E}$  are set to VIL.

#### program inhibit


The program inhibit is useful when programming multiple TMS2732As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  of the device that is not to be programmed.



### erasure

The TMS2732A is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2732A, the window should be covered with an opaque label.

## logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $^{\dagger}$

Supply voltage range, V <sub>CC</sub>	
Supply voltage range, Vpp	0.3 V to 22 V
Input voltage range (except program)	
Output voltage range	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# TMS2732A 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.75	5	5.25	V
VPP	Supply voltage (see Note 2)		Vcc		v
VIH	High-level input voltage	2		V <sub>CC</sub> +1	. V -
VIL	Low-level input voltage	-0.1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTES: 1. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

 Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp. During programming, Vpp must be maintained at 21 V (±0.5 V).

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -400 \mu A$	2.4	V
VOL	Low-level output voltage	I <sub>OL</sub> = 2.1 mA	0.45	V
l <u>í</u>	Input current (leakage)	Vi = 0 V to 5.25 V	±10	μA
10	Output current (leakage)	V <sub>Q</sub> = 0.4 V to 5.25 V	±10	μA
ICC1	VCC supply current (standby)	Ēat VIH, Ğat VIL	30	mA
ICC2	V <sub>CC</sub> supply current (active)	E and G at V <sub>IL</sub>	125	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}^{\,\dagger}$

PARAMETER			TEST CONDITIONS	TYP‡	MAX	UNIT
Ci	Input consoltance	All except G/Vpp	$V_{I} = 0 V$	4	6	nE
	Input capacitance	G/Vpp			20	pF
Co	Output capacitance		$V_0 = 0 V$	8	12	рF

<sup>†</sup>These parameters are tested on sample basis only.

<sup>‡</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

			TMS27	32A-17	TMS27	32A-20	TMS27	732A-25	TMS27	32A-45	UNIT
PARAMETER		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address	0 100 -5		170		200		250		450	ns
ta(E)	Access time from E	C <sub>L</sub> =100 pF, 1 Series 74		170		200		250		450	ns
t <sub>en</sub> (G)	Output enable time from G			65		70		100		150	ns
t <sub>dis</sub> †	Output disable time from E or G, whichever occurs first	TTL Load, t <sub>r</sub> ≤20 ns,	0	60	0	60	0	85	0	130	ns
<sup>t</sup> v(A)	Output data valid time after change of address, E, or G, whichever occurs first	t <sub>f</sub> ≤20 ns, See Figure 1 and Note 3	o		0		o		o		ns

NOTE 3: The timing reference levels for inputs and outputs are 0.8 V and 2 V. Input pulse levels are 0.40 V and 2.4 V. <sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.



# recommended conditions for programming, $T_A = 25 \,^{\circ}C$ (see Note 4)

			1		
		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VPP	Supply voltage	20.5	21	21.5	V
VIH	High-level input voltage	2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage	-0.1		0.8	v
tw(E)	E pulse duration	9	10	11	ms
tsu(A)	Address setup time	2			μS
t <sub>su</sub> (D)	Data setup time	2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0			μS
<sup>t</sup> h(D)	Data hold time	2			μs
th(VPP)	Vpp hold time	2			μS
trec(PG)	Vpp recovery time	2			μs
tr(PG)G	G rise time during programming	50			ns
<sup>t</sup> EHD	Delay time, data valid after E low			1	μs

NOTE 4: When programming the TMS2732A, connect a 0.1 µF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.

# programming characteristics, $T_A = 25 \,^{\circ}C$


	PARAMETER	TEST CONDITIONS	MIN	TYP MA	x	UNIT
ViH	High-level input voltage		2	Vcc	+1	V.
VIL	Low-level input voltage		-0.1		.8	v
Vон	High-level output voltage (verify)	$1_{OH} = -400 \ \mu A$	2.4			v
VOL	Low-level output voltage (verify)	l <sub>OL</sub> = 2.1 mA	,	0.4	15	v
ų	Input current (all inputs)	VI = VIL or VIH			10	μA
IPP	Supply current	$\overline{E} = V_{IL}, \overline{G} = V_{PP}$			50	mA
lcc	Supply current			1:	25	mA
tdis(PR)	Output disable time		0	1:	30	ns


EPROMs/PROMs



# TMS2732A 32,768-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## PARAMETER MEASUREMENT INFORMATION







read cycle timing

standby mode

G EPROMs/PROMs








6-8

# program cycle timing



6 **EPROMs/PROMs** 



G EPROMs/PROMs . 6-10

JULY 1983 - REVISED NOVEMBER 1985

		50E1 1908 - 1121
<ul> <li>Organization 8192 X 8</li> <li>Single 5-V Power Supply</li> </ul>		PACKAGE FOP VIEW)
• Siligle 5-4 Fower Supply		
Pin Compatible with TMS2732A EPROM	V <sub>PP</sub> [ A12[	1 U28∏VCC 2 27∏PGM
All Inputs and Outputs Are TTL Compatible	A7	3 26 NC
<ul> <li>Max Access/Min Cycle Time TMS2764-17 170 ns TMS2764-20 200 ns TMS2764-25 250 ns TMS2764-45 450 ns</li> </ul>	A6 A5 A4 A3 A2 A1	4 25 A8 5 24 A9 6 23 A11 7 22 G 8 21 A10
<ul> <li>Low Standby Power Dissipation</li> <li>184 mW (Maximum)</li> </ul>	A0 01	10 19008 11 18007
JEDEC Approved Pinout	02 03	
<ul> <li>21-V Power Supply Required for Programming</li> </ul>		
Fast Programming Algorithm		
N-Channel Silicon-Gate Technology		
- It channel chicoli-cate rechnology	PIN NO	DMENCLATURE
PEP4 Version Available with 168 Hour	A0-A12	Address Inputs
Burn-in and Guaranteed Operating	Ē	Chip Enable
Temperature Range from - 10 °C to 85 °C	ច	Output Enable

#### description

(TMS2764-\_JP4)

The TMS2764 is an ultraviolet light-erasable, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of 8-bit length. The TMS2764-17 only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ , and has a maximum access time of 170 ns. This access time is compatible with high-performance microprocessors.

PIN NOMENCLATURE					
A0-A12	Address Inputs				
Ē	Chip Enable				
G	Output Enable				
GND	Ground				
NC	No Connection				
PGM	Program				
Q1-Q8,	Outputs				
Vcc	5-V Power Supply				
VPP	21-V Power Supply				

The TMS2764 provides two output control lines: Output Enable ( $\overline{G}$ ) and Chip Enable ( $\overline{E}$ ). This feature allows the  $\overline{G}$  control line to eliminate bus contention in microprocessor systems. The TMS2764 has a power-down mode that reduces maximum power dissipation from 150 mA to 35 mA when the device is placed on standby.

This EPROM is supplied in a 28-pin, 15,2-mm (600-mil) dual-in-line ceramic package and is designed for operation from 0°C to  $70^{\circ}$ C.

## operation

The six modes of operation for the TMS2764 are listed in the following table.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



FUNCTION		•		MODE		
(PINS)	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programming
Ē (20)	VIL	×	VIH	VIL	VIL	VIH
G (22)	VIL	VIH	x	VIH	VIL	×
PGM (27)	VIH	VIH	×	VIL	VIH	x
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	V <sub>PP</sub>	VPP	VPP or VCC
VCC (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc
Q1-Q8 (11 to 13, 15 to 19)	۵	HI-Z	HI-Z	D	۵	HI-Z

 $X = V_{IH} \text{ or } V_{IL}$ 

#### read

The two control pins ( $\overline{E}$  and  $\overline{G}$ ) must have low-level TTL signals in order to provide data at the outputs. Chip enable ( $\overline{E}$ ) should be used for device selection. Output enable ( $\overline{G}$ ) should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to  $\overline{E}$  selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of  $\overline{G}$ .

#### erasure

Before programming, the TMS2764 is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 mW/cm2 UV lamp will erase the device in approximately 20 minutes. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS2764, the window should be covered with an opaque label.

#### fast programming

Note that the application of a voltage in excess of 22 V to Vpp may damage the TMS2764.

After erasure, logic "O's" are programmed into the desired locations. Programming consists of the following sequence of events. With the level on Vpp equal to 21 V and  $\overline{E}$  at TTL low, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a TTL low-level pulse is applied to  $\overline{PGM}$ . Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied, if correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is AX milliseconds long. This sequence of programming pulses and byte verification is done at  $V_{CC} = 6.0 \text{ V}$  and  $V_{PP} = 21.0 \text{ V}$ . When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$ . A flowchart of the fast programming routine is shown in Figure 1.



## multiple device programming

Several TMS2764's can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

### program inhibit

The program inhibit is useful when programming multiple TMS2764's connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to E or PGM of the device that is not to be programmed.





FIGURE 1. FAST PROGRAMMING FLOWCHART



6

**EPROMs/PROMs** 

logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	0.6 V to 7 V
Supply voltage range, Vpp	0.6 V to 22 V
Input voltage range	$\ldots$ – 0.6 V to 7 V
Output voltage range	0.6 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	v
Vpp	Supply voltage		Vcc		v
VIH	High-level input voltage	2		Vcc+1	V
VIL	Low-level input voltage (see Note 1)	-0.1		0.8	V
т <sub>А</sub>	Operating free-air temperature	0		70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.



	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -400 \mu A$	2.4	V
VOL	Low-level output voltage	loL = 2.1 mA	0.45	V
4	Input current (load)	VI = 0 V to 5.25 V	±10	μA
10	Output current (leakage)	$V_0 = 0.4 \text{ V to } 5.25 \text{ V}$	±10	μA
IPP1	Vpp supply current (read)	Vpp = 5.25 V	15	mA
IPP2	Vpp supply current (program)	E and PGM at VIL	50	mA
ICC1	V <sub>CC</sub> supply current (standby)	Ē at V <sub>IH</sub>	35	mA
ICC2	V <sub>CC</sub> supply current (active)	E and G at VIL	150	mA

## electrical characteristics over full ranges of recommended operating conditions

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1~MHz^{\dagger}$

	PARAMETER	TEST CONDITIONS	TYP‡	MAX	UNIT
Ci	Input capacitance	$V_{I} = 0 V$	4	6	рF
C <sub>0</sub>	Output capacitance	$V_0 = 0 V$	8	12	pF

<sup>†</sup>Capacitance measurements are made on a sample basis only.

<sup>‡</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltage.

# switching characteristics over recommended supply voltage range and operating free-air temperature range, $C_L = 100 \text{ pF}$ , 1 Series 74 TTL load (see Note 2 and Figure 2)

	DADAMETER	TMS2764-17	TMS2764-20	TM\$2764-25	TMS2764-45	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	MIN MAX	
t <sub>a(A)</sub>	Access time from address	170	200	250	450	ns
ta(E)	Access time from E	170	200	250	450	ns
ten(G)	Output enable time from G	65	75	100	150	ns
tdis(G) <sup>‡</sup>	Output disable time from G	0 60	0 60	0 85	0 130	ns.
<sup>t</sup> v(A)	Output data valid time after change of address, E, or G, whichever occurs first	0	0	0	0	ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

<sup>‡</sup>Value claculated from 0.5 volt delta to measured output level; t<sub>dis(G)</sub> is specified from G or E, whichever occurs first. Refer to read cycle timing diagram. This parameter is only sampled and is not 100% tested.



6-15

6

EPROMs/PROMs

recommended conditions for fast programming routine,  $T_A = 25 \,^{\circ}C$  (see Note 2 and fast programming cycle timing diagram)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 3)	5.75	6	6.25	v
VPP	Supply voltage (see Note 4)	20.5	21	21.5	v
tw(IPGM)	PGM initial program pulse duration (see Note 5)	0.95	1	1.05	ms
tw(FPGM)	PGM final pulse duration (see Note 6)	3.8		63	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(D)</sub>	Data setup time	2			μs
tsu(VPP)	Vpp setup time	2			μs
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0			μs
<sup>t</sup> h(D)	Data hold time	2			μs
t <sub>su(E)</sub>	E setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μs

# fast programming characteristics, $T_A = 25 \,^{\circ}C$ (see Note 2 and fast programming cycle timing diagram)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
tdis(G)FP	Output disable time from G (see Note 7)	$C_L = 100  pF$	0	•	130	ns
ten(G)FP	Output enable time from G	1 Series 74 TTL Load			150	115

NOTES: 2. For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

3. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.


4. When programming the TMS2764, connect a 0.1 μF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.

5. The Initial program pulse duration tolerance is 1 ms  $\pm$  5%.


6. The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).

7. This parameter is only sampled and is not 100% tested.


## PARAMETER MEASUREMENT INFORMATION



NOTE 8:  $t_f \leq 20$  ns and  $t_r \leq 20$  ns.




read cycle timing





fast program cycle timing





6-18

## ERASABLE PROGRAMMABLE READ-ONLY MEMORY

## **ENHANCED PERFORMANCE EPROMS - PEP4**

- 168 hr ± 8 hr Burn-in at 125°C
- Tested to 0.1% AQL
- Extended Temperature Range

Texas Instruments offers extended temperature range EPROMs which provide an enhanced degree of reliability.

The PEP4 designation signifies:

- Devices Subjected to Electrical Testing over a Temperature Range Exceeding Commercial Requirements.
- All Devices Have Received a 168 hr  $\pm$  8 hr 125 °C Burn-in with a PDA of 2%.

This combination results in an improved quality and reliability level for those applications which deem it necessary. The user benefits from improved long term cost realized through reduced system down-time.

DEVICE	ORGANIZATION	MAXIMUM ACCESS TIME (ns)	V <sub>CC</sub> SUPPLY VOLTAGE (V) MIN MAX	OPERATING TEMPERATURE RANGE (°C)
TMC0700A 1D4	4000 X 0	250	4.5 5.5	-10 to 85
TMS2732AJP4	4096 X 8	450	4.5 5.5	-10 to 85
TMS2764- JP4	8192 X 8	250	4.5 5.5	- 10 to 85
TWI52704JP4	8192 X 8	450	4.5 5.5	-10 to 85

## **PEP4 PRODUCT FAMILY**

## ELECTRICAL CHARACTERISTICS

PEP4 EPROM devices meet or exceed all the electrical and timing parameters specified in the standard data sheet with the following exceptions.

	PARAMETER	TMS2732AJP4 MAX	TMS2764JP4 MAX	UNIT
ICC1	V <sub>CC</sub> supply current (standby)	35	40	mA
1CC2	V <sub>CC</sub> supply current (active)	150		mA

6 EPROMs/PROMs

## ADVANCE INFORMATION

# 65,536-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985

TMS27C64

- Organization . . . 8K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K EPROMs and TMS2732A
- All Inputs/Outputs Fully TTL Compatible
- Max Access/Min Cycle Time '27C64-1, '27C64-15 150 ns 27C64-2. 27C64-20 200 ns 27C64. 27C64-25 250 ns '27C64-3. 27C64-30 300 ns 27C64-4. 27C64-45 450 ns
- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V)
   Active . . . 210 mW Worst Case
   Standby . . . 1.4 mW Worst Case
  - (CMOS-Input Levels)

VPP 1 28 VCC A12 2 27 PGM A7 3 26 NC A6 4 25 A8 A5 5 24 A9 A4 6 23 A11 A3 7 22 G A2 8 21 A10
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
GND 14 15 04

	PIN NOMENCLATURE
A0-A12	Address Inputs
Ē	Chip Enable/Power Down
ច	Output Enable
GND	Ground
NC	No Connection
PGM	Program
Q1-Q8	Outputs
Vcc	5-V Power Supply
VPP	12.5-V Power Supply

### description

The TMS27C64 series are 65,536-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three-state for connecting multiple devices to a common bus. The TMS27C64 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

### operation

There are seven modes of operation for the TMS27C64 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic date and other specifications are subject to change without notice.

FUNCTION	MODE								
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	1 -	ature ode	
Ē (20)	. VIL	VIL	VIH	VIL	VIL	VIH	v v	VIL	
<u>त</u> (22)	V <sub>IL</sub>	VIH	X†	Viн	VIL	x	V	/IL	
PGM (27)	VIH	VIH	x	VIL	VIH	x	v	′ін	
V <sub>PP</sub> (1)	vcc	Vcc	Vcc	Vpp	VPP	V <sub>PP</sub>	· v	сс	
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	v	сс	
A9 (24)	x	x	×	x	x	×	VH‡	V <sub>H</sub> ‡	
A0 (10)	×	x	×	x	x	x	VIL	VIH	
Q1-Q8 (11-13,	Dour	, HI-Z	HI-Z	DIN	DOUT	HI-Z			
15-19)	DOUT	, m-2	1.11-2	SIN	9001	111-2	97	07	

<sup>†</sup>X can be V<sub>IL</sub> or V<sub>IH</sub>. <sup>‡</sup>V<sub>H</sub> = 12 V ± 0.5 V.

## read/output disable

When the outputs of two or more TMS27C64's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C64, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

### power down

Active I<sub>CC</sub> current can be reduced from 40 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the TMS27C64 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C64, the window should be covered with an opaque label.

#### fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overrightarrow{PGM}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V,  $\overrightarrow{PGM} = V_{IL}$ ,  $V_{CC} = 6.0 \text{ V}$ ,  $\overrightarrow{G} = V_{IH}$ , and  $\overrightarrow{E} = V_{IL}$ . More than one TMS27C64 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.



Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0$  V and  $V_{PP} = 12.5$  V. When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5$  V (see Figure 1).

#### program inhibit


Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin or  $\overline{PGM}$  pin.

#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$  and  $\overline{PGM} = V_{IH}$ .

#### signature mode


The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V<sub>IL</sub> - manufacturer; A0 = V<sub>IH</sub> - device. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 07.



### FIGURE 1. FAST PROGRAMMING FLOWCHART



logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, VCC (see Note 1)	– 0.6 V to 7 V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)	3 V to VCC + 1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



recomm	nended operating con	ditions							
				AS27C64 AS27C64 AS27C64 AS27C64 AS27C64 AS27C64	-2 -3		1S27C64- 1S27C64- 1S27C64- 1S27C64- 1S27C64-	20 25 30	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage (see Note	2)	4.75	5	5.25	4.5	5	5.5	v
VPP	Supply voltage (see Note	3)		Vcc			Vcc		v
Maria	High-level input voltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	V
VIH	High-level linput voltage	CMOS	V <sub>CC</sub> -0.2	,	V <sub>CC</sub> +0.2	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.2	V
N		TTL	-0.5		0.8	-0.5		0.8	v
VIL	Low-level input voltage	CMOS	GND-0.2		GND+0.2	GND-0.2		GND+0.2	v
TA	Operating free-air tempera	iture	0		70	0		70	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

 Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp. During programming, Vpp must be maintained at 12.5 V (±0.5 V).

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER TEST CONDITIO		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output volta	ge	$1_{OH} = -400 \ \mu A$	2.4			V
VOL	Low-level output volta	ge	IOL = 2.1 mA			0.4	V
Ц	Input current (leakage)		$V_{I} = 0 V \text{ to } 5.5 V$			± 10	μA
10	Output current (leakage)		$V_0 = 0 V$ to $V_{CC}$			± 10	μA
IPP1	Vpp supply current		$V_{PP} = V_{CC} = 5.5 V$			100	μA
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V		30	50	mA
	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 V, \overline{E} = V_{IH}$			500	μA
ICC1	(standby)	CMOS-input level	$V_{CC} = 5.5 V, \overline{E} = V_{CC}$			250	μA
ICC2	V <sub>CC</sub> supply current (a	ctive)	$V_{CC} = 5.5 V, \overline{E} = V_{IL},$ $t_{CyCle} = minimum cycle time,outputs open$		30	40	mA

<sup>†</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1~MHz^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	мах	UNIT
Ci	Input capacitance	$V_I = 0 V, f = 1 MHz$		6	9	pF
Co	Output capacitance	$V_0 = 0 V$ , $f = 1 MHz$		8	12	рF

<sup>†</sup>Capacitance measurements are made on sample basis only.

<sup>‡</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.



switching characteristics over full	I ranges of recommended	l operating conditions (see Note 4)
-------------------------------------	-------------------------	-------------------------------------

	PARAMETER	TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C64-1 '27C64-15		'27C64-2 '27C64-20		'27C64 '27C64-25		UNIT
		(SEE NUTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address			150		200		250	ns
ta(E)	Access time from chip enable			150		200		250	ns
t <sub>en</sub> (G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		75		100	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	60	ns
<sup>t</sup> v(A)	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	lnput t <sub>f</sub> ≤20 ns	o		o		. 0		ns

PARAMETER				'27C64-3 '27C64-30		'27C64-4 '27C64-45	
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	
ta(A)	Access time from address	· ·		300		450	ns
ta(E)	Access time from chip enable			300		450	ns
t <sub>en</sub> (G)	Output enable time from G	$C_{L} = 100 \text{ pF},$		120		150	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	105	0	130	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤20 ns	o		0		ns

<sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

# recommended timing requirements for programming, $T_{A}$ = 25 °C, $V_{CC}$ = 6 V, $V_{PP}$ = 12.5 V (see Note 4)


		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su</sub> (A)	Address setup time	2			μs
t <sub>su(E)</sub>	E setup time	2			μs
t <sub>su(G)</sub>	G setup time	2			μs
<sup>t</sup> dis(G)	Output disable time from G	0		130	ns
t <sub>en</sub> (G)	Output enable time from G			150	ns
t <sub>su(D)</sub>	Data setup time	2			μs
t <sub>su</sub> (VPP)	. Vpp setup time	2			μS
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0.			μs
th(D)	Data hold time	2			μS

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ±0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.




## PARAMETER MEASUREMENT INFORMATION






read cycle timing



program cycle timing





**6** EPROMS/PROMS

# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

OCTOBER 1984 - REVISED NOVEMBER 1985

- Organization . . . 16K × 8 J PACKAGE (TOP VIEW) Single 5-V Power Supply Pin Compatible with Existing 64K and A12 🖬 2 27 PGM 128K EPROMs A7 🗍 3 260A13 A6[] 4 25**0**A8 All Inputs/Outputs Fully TTL Compatible A5 🛛 5 24🗛 Max Access/Min Cycle Time A4 🗍 6 23🗛 11 '27C128-1, '27C128-15 150 ns A3[17 22 🗋 🖸 '27C128-2, '27C128-20 200 ns A2[]8 210A10 '27C128-25 250 ns '27C128, A1 19 20 TE '27C128-3, '27C128-30 300 ns 19008 A0[10 '27C128-4, '27C128-45 450 ns Q1 1 11 18/107 Q2[1]12 17 06 **HVCMOS** Technology Q3[[13 16 0 05 **3-State Output Buffers** 
  - 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
  - Low Power Dissipation (V<sub>CC</sub> = 5.25 V) —Active . . . 210 mW Worst Case —Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)

G	ND 14 15 04
	PIN NOMENCLATURE
A0-A13	Address Inputs
Ē	Chip Enable/Power Down
ច	Output Enable
GND	Ground
PGM	Program
01-08	Outputs
Vcc	5-V Power Supply
VPP	12.5-V Power Supply

## description

The TMS27C128 series are 131,072-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMS27C128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

#### operation

There are seven modes of operation for the TMS27C128 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION				MODE					
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	1 -	Signature Mode	
Ē (20)	VIL	VIL	VIH	VIL	VIL	VIH	v	'IL	
G (22)	, VIL	VIH	x†	VIH	VIL	x	·v	ΊL	
PGM (27)	VIH	VIH	X	VIL	VIH	×	v	ін	
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	V <sub>PP</sub>	V <sub>PP</sub>	VPP	V	сс	
VCC (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	V	сс	
A9 (24)	×	x	×	×	x	×	VH‡	V <sub>H</sub> ‡	
A0 (10)	×	×	×	×	x	×	VIL	∨ін	
Q1-Q8							CC	DDE	
(11-13,	Роит	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVIC	
15-19)				1 1		1	97	83	

<sup>†</sup>X can be VIL or VIH.

 $^{\ddagger}V_{H} = 12 V \pm 0.5 V.$ 

## read/output disable

When the outputs of two or more TMS27C128's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C128, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

#### power down

Active I<sub>CC</sub> current can be reduced from 40 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the TMS27C128 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwatt per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C128, the window should be covered with an opaque label.

### fast programming

After erasure (all bits are in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overrightarrow{PGM}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V,  $\overrightarrow{PGM} = V_{IL}$ , V<sub>CC</sub> = 6.0 V,  $\overrightarrow{G} = V_{IH}$ , and  $\overrightarrow{E} = V_{IL}$ . More than one TMS27C128 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.



Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional 1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0 \text{ V}$  and  $V_{PP} = 12.5 \text{ V}$ . When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5 \text{ V}$  (see Figure 1).

### program inhibit


Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin or  $\overline{PGM}$  pin.

#### program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ ,  $\overline{E} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

#### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to 12 V  $\pm$  0.5 V. Two identifier bytes are accessed by A0 (pin 10) i.e., A0 = V<sub>IL</sub> - manufacturer; A0 = V<sub>IH</sub> - device. All other addresses must be held at V<sub>IL</sub>. Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 83.




### FIGURE 1. FAST PROGRAMMING FLOWCHART



# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ ONLY MEMORY

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	-0.6 V to 7 V
Supply voltage range, Vpp (see Note 1)	-0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)0	.6 V to V <sub>CC</sub> +1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.



## recommended operating conditions

			TM TM TM	IS27C128 IS27C128 IS27C128 IS27C128 IS27C128 IS27C128	3-2 3 3-3	TMS TMS TMS	527C128 527C128 527C128 527C128 527C128 527C128	-20 -25 -30	UNIT
			MIN	MIN NOM MAX		MIN	NOM	MAX	
Vcc	Supply voltage (see Note	2)	4.75	5	5.25	4.5	5	5.5	v
VPP	Supply voltage (see Note	3)		Vcc			Vcc		v
V	High-level input voltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	v
VIH	nigh-level input voltage	CMOS	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.2	V <sub>CC</sub> -0.2		V <sub>CC</sub> +0.2	v
	Low lovel input veltage	TTL	-0.5		0.8	-0.5		0.8	v
VIL	Low-level input voltage	CMOS	GND-0.2		GND+0.2	GND-0.2		GND+0.2	v
TA	Operating free-air tempera	ture	0		70	0		70	°C

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

## electrical characteristics over full ranges of recommended operating conditions

	PARAMETER	,	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output volta	ge	$I_{OH} = -400 \mu A$	2.4			v
VOL	Low-level output volta	ge	I <sub>OL</sub> = 2.1 mA			0.4	v
4	Input current (leakage)		$V_{I} = 0 V \text{ to } 5.5 V$			±10	μA
10	Output current (leakage)		$V_0 = 0 V \text{ to } V_{CC}$			± 10	μA
IPP 1	Vpp supply current		$V_{PP} = V_{CC} = 5.5 V$			100	μA
IPP2	Vpp supply current (during program pulse)		Vpp = 13 V		30	50	mA
laat	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 V, \vec{E} = V_{IH}$			±10 ±10 100	μA
ICC1	(standby)	CMOS-input level	$V_{CC} = 5.5 V, \overline{E} = V_{CC}$			250	μA
ICC2	V <sub>CC</sub> supply current (a	ctive)	$V_{CC} = 5.5 V, \overline{E} = V_{IL},$ <sup>t</sup> cycle = minimum cycle time,		30	40	mA
			outputs open				

<sup>†</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1~MHz^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Ci	Input capacitance	$V_{I} = 0 V, f = 1 MHz$		6	9	pF
Co	Output capacitance	$V_0 = 0 V$ , f = 1 MHz		8	12	pF

<sup>†</sup>Capacitance measurements are made on sample basis only.

<sup>‡</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.



Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub>+Ipp. During programming, Vpp must be maintained at 12.5 V (±0.5V).

# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

switching characteristics over full ranges of recommended operating conditions (see Note 4)

	PARAMETER	TEST CONDITIONS		128-1 128-15	'27C128-2 '27C128-20		'27C128 '27C128-25		
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	1
t <sub>a(A)</sub>	Access time from address	,		150	[	200		250	ns
t <sub>a(E)</sub>	Access time from chip enable			150		200		250	ns
t <sub>en</sub> (G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		75		100	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	° o	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

	PARAMETER			'27C128-3 '27C128-30			
	(A) Access time from address (E) Access time from chip enable	(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	1
t <sub>a(A)</sub>	Access time from address			300		450	ns
ta(E)	Access time from chip enable	$C_L = 100 \text{ pF},$		300		450	ns
t <sub>en</sub> (G)	Output enable time from G			120		150	ns
<sup>t</sup> dis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>	1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	105	0	130	ns
t <sub>v</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤20 ns	0		0		ns

<sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.

recommended timing requirements for programming,  $T_A = 25 \,^{\circ}C$ ,  $V_{CC} = 6 \,^{\circ}V$ ,  $V_{PP} = 12.5 \,^{\circ}V$  (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	 0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(E)</sub>	E setup time	2			μs
t <sub>su</sub> (G)	G setup time	 2			μs
<sup>t</sup> dis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G			150	ns
t <sub>su</sub> (D)	Data setup time	 2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μs
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0			μs
<sup>t</sup> h(D)	Data hold time	 2			μs


NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ±0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.




# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ ONLY MEMORY

## PARAMETER MEASUREMENT INFORMATION






read cycle timing



# TMS27C128 131,072-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

program cycle timing





EPROMs/PROMs

## TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SEPTEMBER 1984 - REVISED NOVEMBER 1985

Organization . . . 32K × 8 Single 5-V Power Supply Pin Compatible with Existing 128K and 256K EPROMs All Inputs/Outputs Fully TTL Compatible Max Access/Min Cycle Time 27C256-1. '27C256-17 170 ns '27C256-2. '27C256-20 200 ns '27C256. '27C256-25 250 ns '27C256-3. '27C256-30 300 ns

450 ns

HVCMOS Technology

27C256-4.

- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads

27C256-45

 Low Power Dissipation (V<sub>CC</sub> = 5.25 V) -Active . . . 210 mW Worst Case -Standby . . . 1.4 mW Worst Case (CMOS-Input Levels)

-	PACI FOP V	KAGE /IEW)	
Vpp A12 A7 A6 A5 A4 A3 A2 A10 A10 A10 A10 A10 A10 A10 A10 A10 A10	1 2 3 4 5 6 7 8 9 10 11		13 3 11 10 3
02 [ 03 [	12 13		
GND	14	15 04	ŧ .

	PIN NOMENCLATURE
A0-A14	Address Inputs
Ē	Chip Enable/Power Down
G	Output Enable
GND	Ground
Q1-Q8	Outputs
Vcc	5-V Power Supply
VPP	12.5-V Power Supply

### description

The TMS27C256 series are 262,144-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMS27C256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

## operation

There are seven modes of operation for the TMS27C256 listed on the following page. Read mode requires a single 5-V supply. All inputs are TTL level except for Vpp during programming (12.5 V) and 12 V on A9 for signature mode.



# TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

FUNCTION				MODE				_
(PINS)	Read	Output Disable	Standby	Programming	Verify	Program Inhibit	1 -	ature ode
Ē (20)	VIL	VIL	VIH	VIL	VIH	VIH	\ \	/1L
ন্ত (22)	VIL	VIH	X <sup>†</sup>	VIH	VIL	VIH		/1L
V <sub>РР</sub> (1)	Vcc	Vcc	Vcc	Vpp	Vpp	V <sub>PP</sub>	v	ĊC
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	Vcc	v	сс
A9 (24)	x	x	×	x	×	×	V <sub>H</sub> ‡	V <sub>H</sub> ‡
A0 (10)	×	x	×	x	x	· x	VIL	VIH
Q1-Q8	1	ļ	1				CC	DDE
(11-13,	POUT	HI-Z	HI-Z	DIN	DOUT	HI-Z	MFG	DEVICE
15-19)		1					97	04

<sup>†</sup>X can be  $V_{IL}$  or  $V_{IH}$ . <sup>‡</sup> $V_{H} = 12 V \pm 0.5 V$ .

#### read/output disable

When the outputs of two or more TMS27C256's are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of the other devices. To read the output of the TMS27C256, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins. Output data is accessed at pins Q1 to Q8.

## power down

Active ICC current can be reduced from 40 mA to 500  $\mu$ A (TTL-level inputs) or 250  $\mu$ A (CMOS-level inputs) by applying a high TTL signal to the  $\overline{E}$  pin. In this mode all outputs are in the high-impedance state.

#### erasure

Before programming, the TMS27C256 is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. A typical 12 milliwat per square centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located about 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. It should be noted that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS27C256, the window should be covered with an opaque label.

### fast programming

After erasure (all bits in logic '1' state), logic '0's are programmed into the desired locations. A programmed '0' can only be erased by ultraviolet light. Data is presented in parallel (eight bits) on pins Q1 to Q8. Once addresses and data are stable,  $\overline{E}$  is pulsed. The programming mode is achieved when Vpp = 12.5 V, V<sub>CC</sub> = 6.0 V,  $\overline{G}$  = V<sub>I</sub>H, and  $\overline{E}$  = V<sub>I</sub>L. More than one TMS27C256 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each Prime pulse, the byte being programmed is verified. If the correct data is read, the Final programming pulse is applied; if correct data is not read, an additional



1 millisecond pulse is applied up to a maximum X of 25. The Final programming pulse is 3X long. This sequence of programming and verification is performed at  $V_{CC} = 6.0$  V and  $V_{PP} = 12.5$  V. When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5$  V (see Figure 1).

## program inhibit


Programming may be inhibited by maintaining a high level input on the  $\overline{E}$  pin.

## program verify

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{IL}$ , and  $\overline{E} = V_{IH}$ .

### signature mode

The signature mode provides access to a binary code identifying the manufacturer and type. This mode is activated when A9 (pin 24) is forced to  $12 V \pm 0.5 V$ . Two identifier bytes are accessed by A0 (pin 10) i.e.,  $A0 = V_{IL} - manufacturer$ ;  $A0 = V_{IH} - device$ . All other addresses must be held at  $V_{IL}$ . Each byte possesses odd parity on bit Q8. The manufacturer code for this device is 97, and the device code is 04.




## FIGURE 1. FAST PROGRAMMING FLOWCHART



# TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	$\dots -0.6$ V to 7 V
Supply voltage range, Vpp (see Note 1)	0.6 V to 14 V
Input voltage range (see Note 1): All inputs except A9	-0.6 V to 6.5 V
A9	-0.6 V to 13.5 V
Output voltage range (see Note 1)	0.6 V to V <sub>CC</sub> +1 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



recomn	nended operating con	ditions								
			ТМ	S27C256	6-1	TM	S27C256	6-17		
			TMS27C256-2 TMS27C256-20							
			TM	S27C256	5	TMS27C256-25 TMS27C256-30		UNIT		
			TM	S27C256	i-3					
			TMS27C256-4 TMS27C256-45							
			MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage (see Note	2)	4.75	5	5.25	4.5	5	5.5	v	
VPP	Supply voltage (see Note	3)		Vcc		Vcc			v	
	High-level input voltage	TTL	2		V <sub>CC</sub> +1	2		V <sub>CC</sub> +1	v	
VIH	riigii-ievei iliput voitage	CMOS	V <sub>CC</sub> -0.2	,	V <sub>CC</sub> +0.2	VCC-0.2		V <sub>CC</sub> +0.2	v	
V	Low-level input voltage	TTL	-0.5		0.8	-0.5	*	0.8	V	
VIL	Low-level liput voltage	CMOS	GND-0.2	1	GND+0.2	GND-0.2		GND+0.2	v	
TA	Operating free-air tempera	ture	. 0		70	0		. 70	°C	

#### ... 1747 .....

NOTES: 2. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. The device must not be inserted into or removed from the board when Vpp or VCC is applied.

3. Vpp can be connected to VCC directly (except in the program mode). VCC supply current in this case would be ICC + Ipp. During programming, Vpp must be maintained at 12.5 V (±0.5 V).

#### electrical characteristics over full ranges of recommended operating conditions

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>†</sup>	мах	UNIT
Voн	High-level output volta	ige	$I_{OH} = -400 \ \mu A$	2.4			V
VOL	Low-level output volta	ge	I <sub>OL</sub> = 2.1 mA			0.4	V
4	Input current (leakage)		$V_{I} = 0 V \text{ to } 5.5 V$			±10	μA
ю	Output current (leakage)		$V_0 = 0 V$ to $V_{CC}$			±10	μA
IPP1	Vpp supply current		Vpp = V <sub>CC</sub> = 5.5 V			100	μA
<sup>1</sup> PP2	Vpp supply current (during program pulse)		Vpp = 13 V		35	50	mA
	V <sub>CC</sub> supply current	TTL-input level	$V_{CC} = 5.5 V, \overline{E} = V_{IH}$			500	μA
ICC1	(standby)	CMOS-input level	$V_{CC} = 5.5 V, \overline{E} = V_{CC}$			· 250	μA
ICC2	V <sub>CC</sub> supply current (a	ctive)	$V_{CC} = 5.5 V, \overline{E} = V_{IL},$ $t_{CYCIe} = minimum cycle time,outputs open$		30	40	mA

<sup>†</sup>Typical values are at  $T_A = 25$  °C and nominal voltages.



# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}^{\dagger}$

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
Ci	Input capacitance	$V_{I} = 0 V, f = 1 MHz$		6	9	pF
Co	Output capacitance	$V_0 = 0 V, f = 1 MHz$		8	12	pF

<sup>†</sup>Capacitance measurements are made on sample basis only.

<sup>‡</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.

## switching characteristics over full ranges of recommended operating conditions (see Note 4)

PARAMETER		TEST CONDITIONS (SEE NOTES 4 AND 5)	'27C256-1 '27C256-17		'27C256-2 '27C256-20		'27C256 '27C256-25		UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	MIN	MAX	1
ta(A)	Access time from address			170		200		250	ns
ta(E)	Access time from chip enable			170		200		250	ns
t <sub>en</sub> (G)	Output enable time from G	C <sub>L</sub> = 100 pF,		75		75		100	ns
t <sub>dis</sub>	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>	<sup></sup> 1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,	0	60	0	60	0	60	ns
t <sub>v(A)</sub>	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤20 ns	0		0		0		ns

PARAMETER				256-3 256-30	'27C256-4 '27C256-45		UNIT
		(SEE NOTES 4 AND 5)	MIN	MAX	MIN	MAX	1
t <sub>a(A)</sub>	Access time from address			300		450	ns
t <sub>a(E)</sub>	Access time from chip enable			300		450	ns
t <sub>en</sub> (G)	Output enable time from G	C <sub>L</sub> = 100 pF, 1 Series 74 TTL Load, Input t <sub>r</sub> ≤20 ns,		120		150	ns
tdis	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first <sup>†</sup>		0	105	0	130	ns
t <sub>v</sub> (A)	Output data valid time after change of address, E, or G, whichever occurs first <sup>†</sup>	Input t <sub>f</sub> ≤20 ns	0		0		ns

<sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.



# TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY


recommended timing requirements for programming,  $T_A = 25 \,^{\circ}$ C,  $V_{CC} = 6 \,$ V,  $V_{PP} = 12.5 \,$ V (see Note 4)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su</sub> (A)	Address setup time	2		_	μs
t <sub>su</sub> (G)	G setup time	2			μs
<sup>t</sup> dis(G)	Output disable time from G	0		130	ns
ten(G)	Output enable time from G			150	ns
t <sub>su</sub> (D)	Data setup time	2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μs
tsu(VCC)	V <sub>CC</sub> setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0			μs
<sup>t</sup> h(D)	Data hold time	2		_	μs

NOTES: 4. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ±0.5 V during programming.

5. Common test conditions apply for tdis(G) except during programming.

## PARAMETER MEASUREMENT INFORMATION






6-43

6

**EPROMs/PROMs** 

# TMS27C256 262,144-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY



INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

6

EPROMs/PROMs

# TMX27C512 524,288-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985

• Organization 64K × 8	J PACKAGE
Single 5-V Power Supply	
Pin Compatible with Existing 512K EPROMs	$\begin{array}{c} A15 \square 1 \ \bigcirc 28 \square \ \lor CC \\ A12 \square 2 \ 27 \square \ A14 \end{array}$
All Inputs/Outputs Fully TTL Compatible	A7 3 26 A13
<ul> <li>Max Access/Min Cycle Time '27C512-2, '27C512-20 200 ns '27C512, '27C512-25 250 ns '27C512-3, '27C512-30 300 ns '27C512-4, '27C512-45 450 ns     </li> </ul>	A6:□4 25□ A8 A5 □ 5 24□ A9 A4 □ 6 23□ A11 A3 □ 7 22□ ፩/∨pp A2 □ 8 21□ <u>A</u> 10
<ul> <li>HVCMOS Technology</li> </ul>	A1 []9 20] Ē A0 []10 19 ] Q8
3-State Output Buffers	01 11 18 07 02 12 17 06
<ul> <li>400 mV Guaranteed DC Noise Immunity with Standard TTL Loads</li> </ul>	Q3 13 16 Q5 GND 14 15 Q4

Low Power Dissipation (V<sub>CC</sub> = 5.25 V)
 Active . . . 263 mW Worst Case
 Standby . . . 1.4 mW Worst Case
 (CMOS-Input Levels)

## description

The TMX27C512 series are 524,288-bit, ultraviolet-light erasable, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs

	PIN NOMENCLATURE						
A0-A15	Address Inputs						
Ē	Chip Enable/Power Down						
GND	Ground						
Q1-Q8	Outputs						
Vcc	5-V Power Supply						
G/VPP	12.5-V Power Supply/						
	Output Enable						

(including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27C512 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line ceramic package (J suffix) rated for operation from 0°C to 70°C.

Since these EPROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1985, Texas Instruments Incorporated

6 EPROMs/PROMs 6-46

# ADVANCE INFORMATION

# TMS27P32A 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985

<ul> <li>Organization 4096 X 8</li> <li>Single 5-V Power Supply</li> </ul>	N PACKAGE (TOP VIEW)
All Inputs and Outputs Are TTL Compatible	$\begin{array}{c c} A7 \hline 1 \\ \hline 24 \\ \hline VCC \\ A6 \hline 2 \\ 23 \\ \hline A8 \end{array}$
<ul> <li>Max Access/Min Cycle Time TMS27P32A-25 250 ns TMS27P32A-30 300 ns TMS27P32A-45 450 ns</li> </ul>	A5 [] 3 22 ] A9 A4 [] 4 21 ] A11 A3 [] 5 20 ] G/Vpp A2 [] 6 19 ] A10
<ul> <li>Low Standby Power Dissipation 158 mW (Maximum)</li> </ul>	A1 ☐7 18 ☐ Ē A0 ☐8 17 ☐ Q8 Q1 ☐9 16 ☐ Q7
<ul> <li>JEDEC Approved Pinout Industry Standard</li> </ul>	Q2 0 10 15 06 Q3 11 14 05
<ul> <li>21-V Power Supply Required for Programming</li> </ul>	GND <u>12 13</u> Q4
N-Channel Silicon-Gate Technology	PIN NOMENCLATURE
description	A0-A11 Address Inputs E Chip Enable
The TMS27P32A is a one-time, electrically programmable read-only memory. It has 32,768 bits organized as 4,096 words of 8-bit length. The TMS27P32A only requires a single 5-volt	G/Vpp     Output Enable/21 V       GND     Ground       Q1-Q8     Outputs       V <sub>CC</sub> 5-V Power Supply

The TMS27P32A provides two output control lines: Output Enable ( $\overline{G}$ ) and Chip Enable ( $\overline{E}$ ). This feature allows the  $\overline{G}$  control line to eliminate bus contention in multibus microprocessor systems. The TMS27P32A has a power-down mode that reduces maximum power dissipation from 657 mW to 158 mW when the device is placed on standby.

This PROM is supplied in a 24-pin dual-in-line plastic package and is designed for operation from 0 °C to 70 °C.

## operation

The six modes of operation for the TMS27P32A are listed in the following table.

FUNCTION	MODE							
(PINS)	Read Deselect		Power Down (Standby)	Program	Program Verification	Inhibit Programming		
Ē (18)	VIL	x	VIH	VIL	VIL	VIH		
G/V <sub>PP</sub> (20)	VIL	VIH	x	21 V	VIL	21 V		
V <sub>CC</sub> (24)	5 V	5 V	5 V	5 V	5 V	5 V		
Q1-Q8 (9 to 11, 13 to 17)	۵	HI-Z	HI-Z	D	٩	HI-Z		

X = VIH or VIL

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristics data and other specifications are subject to change without notice.

power supply with a tolerance of  $\pm 5\%$ .



# TMS27P32A 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

## read

The two control pins ( $\overline{E}$  and  $\overline{G}$ /Vpp) must have low-level TTL signals in order to provide data at the outputs. Chip enable ( $\overline{E}$ ) should be used for device selection. Output enable ( $\overline{G}$ /Vpp) should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum power dissipation from 657 mW to 158 mW. A TTL highlevel signal applied to  $\overline{E}$  selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of  $\overline{G}$ /Vpp.

#### program

The programming procedure for the TMS27P32A is the same as that for the TMS2732A.

The program mode consists of the following sequence of events. With the level on  $\overline{G}$ /Vpp equal to 21 V, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a 10-millisecond TTL low-level pulse is applied to  $\overline{E}$ . The maximum width of this pulse is 11 milliseconds. The programming pulse must be applied at each location that is to be programmed. Locations may be programmed in any order.

Several TMS27P32As can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.

## program verify


After the PROM has been programmed, the programmed bits should be verified. To verify bit states,  $\overline{G}/Vpp$  and  $\overline{E}$  are set to VIL.

#### program inhibit

The program inhibit is useful when programming multiple TMS27P32As connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  of the device that is not to be programmed.



logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range (except program)	$\ldots \ldots -0.3$ V to 7 V
Output voltage range	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# TMS27P32A 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY

### recommended operating conditions

	· · · · · · · · · · · · · · · · · · ·	MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.75	5	5.25	v
VPP	Supply voltage (see Note 2)		Vcc		v
VIH	High-level input voltage	2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage	-0.1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTES: 1. V<sub>CC</sub> must be applied before or at the same time as V<sub>PP</sub> and removed after or at the same time as V<sub>PP</sub>. The device must not be inserted into or removed from the board when V<sub>PP</sub> or V<sub>CC</sub> is applied.

 Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + Ipp. During programming, Vpp must be maintained at 21 V (±0.5 V).

## electrical characteristics over full ranges of recommended operating conditions

PARAMETER		PARAMETER TEST CONDITIONS		UNIT
VOH	High-level output voltage	$I_{OH} = -400 \mu A$	2.4	V
VOL	Low-level output voltage	l <sub>OL</sub> = 2.1 mA	0.45	V
ų	Input current (leakage)	$V_{I} = 0 V \text{ to } 5.25 V$	±10	μA
10	Output current (leakage)	V <sub>0</sub> = 0.4 V to 5.25 V	±10	μA
ICC1	V <sub>CC</sub> supply current (standby)	Eat VIH, Gat VIL	30	mA
ICC2	V <sub>CC</sub> supply current (active)	E and G at VIL	125	mA

# capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1~\text{MHz}^{\,\dagger}$

PARAMETER			TEST CONDITIONS	TYP <sup>‡</sup>	MAX	UNIT
C <sub>i</sub> Input capacitance	All except G/Vpp	X4 == 0.X4	4		- 5	
	input capacitance	G/V <sub>PP</sub>	$V_{I} = 0 V$		20	pF
Co	Output capacitance		$V_0 = 0 V$	8	12	рF

<sup>†</sup>Capacitance measurements are made on a sample basis only.

<sup>‡</sup>Typical values are at  $T_A = 25 \,^{\circ}C$  and nominal voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	TMS27P32A-25		TMS27P32A-30		TMS27P32A-45		UNIT
		(SEE NOTE 3)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address			250		300		450	ns
t <sub>a(E)</sub>	Access time from E	C <sub>L</sub> = 100 pF,		250		300		450	ns
ten(G)	Output enable time from G	1 Series 74		100		150		150	ns
t <sub>dis</sub> †	Output disable time from $\overline{G}$ or $\overline{E}$ , whichever occurs first	TTL Load, t <sub>r</sub> ≤20 ns,	0	85	0	105	0	130	ns
t <sub>v(A)</sub>	Output data valid time after change of address, Ē, or Ğ, whichever occurs first	t <sub>f</sub> ≤20 ns, See Figure 1	0		0.		0		ns

NOTE 3: The timing reference levels for inputs and outputs are 0.8 V and 2 V. Input pulse levels are 0.40 V and 2.4 V. <sup>†</sup>Value calculated from 0.5 V delta to measured output level. This parameter is only sampled and not 100% tested.



# recommended conditions for programming, $T_A = 25 \,^{\circ}C$ (see Note 4)


		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VPP	Supply voltage	20.5	21	21.5	V
VIH	High-level input voltage	2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage	-0.1		0.8	V
tw(E)	E pulse duration	9	10	11	ms
tsu(A)	Address setup time	2		••	μs
t <sub>su</sub> (D)	Data setup time	2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μS
<sup>t</sup> h(A)	Address hold time	0			μS
th(D)	Data hold time	2			μs
th(VPP)	Vpp hold time	2			μs
trec(PG)	Vpp recovery time	2			μS
t <sub>r</sub> (PG)G	G rise time during programming	50			ns
tEHD	Delay time, data valid after E low			1	μS


NOTE 4: When programming the TMS27P32A, connect a 0.1 µF capacitor between Vpp and GND to suppress spurious voltage transients which may damage the device.

# programming characteristics, $T_A = 25 \,^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VIH	High-level input voltage		2		V <sub>CC</sub> +1	V
VIL	Low-level input voltage		-0.1		0.8	V
VOH	High-level output voltage (verify)	$I_{OH} = -400 \ \mu A$	2.4			V
VOL	Low-level output voltage (verify)	I <sub>OL</sub> = 2.1 mA			0.45	V
lj -	Input current (all inputs)	VI = VIL or VIH			10	μA
IPP	Supply current	Ē = VIL, G = VPP			50	mA
lcc	Supply current				125	mA
tdis(PR)	Output disable time		0		130	ns


## PARAMETER MEASUREMENT INFORMATION










# TMS27P32A 32,768-BIT PROGRAMMABLE READ-ONLY MEMORY



standby mode









6 EPROMs/PROMs

# ADVANCE INFORMATION

# TMS27P64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985

Organization 8192 X 8     Single 5 V Bourse Supply	N PACKAGE (TOP VIEW)
<ul> <li>Single 5-V Power Supply</li> <li>Pin Compatible with TMS2732A and TMS2764 EPROMs</li> </ul>	V <sub>PP</sub> 1 028 V <sub>CC</sub> A12 2 27 PGM A7 3 26 NC
All Inputs and Outputs Are TTL Compatible	A7 03 260 NC A6 4 250 A8 A5 5 240 A9
<ul> <li>Max Access/Min Cycle Time TMS27P64-25 250 ns TMS27P64-30 300 ns TMS27P64-45 450 ns</li> </ul>	A4 [ 6 23 ] A11 A3 [ 7 22 ] G A2 [ 8 21 ] A10 A1 [ 9 20 ] E
<ul> <li>Low Standby Power Dissipation</li> <li>184 mW (MAX)</li> </ul>	A0 10 19 Q8 Q1 11 18 Q7 Q2 12 17 Q6
JEDEC Approved Pinout	Q2 12 17 Q6 Q3 13 16 Q5
<ul> <li>21-V Power Supply Required for Programming</li> </ul>	GND 14 15 04
Fast Programming Algorithm	PIN NOMENCLATURE

N-Channel Silicon-Gate Technology

PIN NOMENCLATURE				
A0-A12	Address Inputs			
Ē	Chip Enable			
G Output Enable				
GND	Ground			
NC	No Connection			
PGM	Program			
Q1-Q8	Outputs			
Vcc	5-V Power Supply			
VPP	21-V Power Supply			

## description

The TMS27P64 is a one-time, electrically programmable read-only memory. It has 65,536 bits organized as 8,192 words of 8-bit length. The TMS27P64-25 only requires a single 5-volt power supply with a tolerance of  $\pm 5\%$ , and has a maximum access time of 250 ns.

The TMS27P64 provides two output control lines: Output Enable ( $\overline{G}$ ) and Chip Enable ( $\overline{E}$ ). This feature allows the  $\overline{G}$  control line to eliminate bus contention in microprocessor systems. The TMS27P64 has a power-down mode that reduces maximum active current from 150 mA to 35 mA when the device is placed on standby.

This PROM is supplied in a 28-pin, 15,24-mm (600-mil) dual-in-line plastic package and is designed for operation from 0°C to 70°C.

ADVANCE INFORMATION documents contain information on new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1985 by Texas Instruments Incorporated

## operation

The six modes of operation for the TMS27P64 are listed in the following table.

FUNCTION	MODE						
(PINS)	Read	Output Disable	Power Down (Standby)	Fast Programming	Program Verification	Inhibit Programming	
Ē (20)	VIL	×	VIH	VIL	VIL	VIH	
G (22)	VIL	VIH	x	VIH	VIL	×	
PGM (27)	VIH	VIH	x	VIL	VIH	×	
V <sub>PP</sub> (1)	Vcc	Vcc	Vcc	V <sub>PP</sub>	Vpp	VPP or VCC	
V <sub>CC</sub> (28)	Vcc	Vcc	Vcc	Vcc	Vcc	· Vcc	
Q1-Q8 (11 to 13, 15 to 19)	۵	HI-Z	HI-Z	D	٩	HI-Z	

 $X = V_{IL} \text{ or } V_{IH}$ 

#### read

The dual control pins ( $\overline{E}$  and  $\overline{G}$ ) must have low-level TTL signals in order to provide data at the outputs. Chip enable ( $\overline{E}$ ) should be used for device selection. Output enable ( $\overline{G}$ ) should be used to gate data to the output pins.

#### power down

The power-down mode reduces the maximum active current from 150 mA to 35 mA. A TTL high-level signal applied to  $\overline{E}$  selects the power-down mode. In this mode, the outputs assume a high-impedance state, independent of  $\overline{G}$ .

## fast programming

Note that the application of a voltage in excess of 22 V to Vpp may damage the TMS27P64.

Initially all locations are logic "1's," logic "0's" are programmed into the desired locations. Programming consists of the following sequence of events. With the level on Vpp equal to 21 V and  $\overline{E}$  at TTL low, data to be programmed is applied in parallel to output pins Q8-Q1. The location to be programmed is addressed. Once data and addresses are stable, a TTL low-level pulse is applied to  $\overline{PGM}$ . Programming pulses must be applied at each location that is to be programmed. Locations may be programmed in any order.

Programming uses two types of programming pulse: Prime and Final. The length of the Prime pulse is 1 millisecond; this pulse is applied X times. After each application the byte being programmed is verified. If the correct data is read, the Final programming pulse is then applied, if correct data is not read, a further 1 millisecond programming pulse is applied up to a maximum X of 15. The Final programming pulse is 4X milliseconds long. This sequence of programming pulses and byte verification is done at  $V_{CC} = 6.0$  V and Vpp = 21.0 V. When the full fast programming routine is complete, all bits are verified with  $V_{CC} = V_{PP} = 5$  V. A flowchart of the fast programming routine is shown in Figure 1.

#### multiple device programming

Several TMS27P64's can be programmed simultaneously by connecting them in parallel and following the programming sequence previously described.



## program inhibit

The program inhibit is useful when programming multiple TMS27P64's connected in parallel with different data. Program inhibit can be implemented by applying a high-level signal to  $\overline{E}$  or  $\overline{PGM}$  of the device that is not to be programmed.





FIGURE 1. FAST PROGRAMMING FLOWCHART



logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	-0.6 V to 7 V
Supply voltage range, Vpp	-0.6 V to 22 V
Input voltage range	-0.6 V to 7 V
Output voltage range	-0.6 V to 7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VPP	Supply voltage		VCC		v
VIH	High-level input voltage	. 2		$V_{CC} + 1$	V
VIL	Low-level input voltage (see Note 1)	-0.1		0.8	v
TA	Operating free-air temperature	0		70	°C

NOTE 1: The algebraic convention, where the more negative (less positive) limit is designated as minimum is used in this data sheet for logic voltage levels only.



PARAMETER		TER TEST CONDITIONS		UNIT
Voн	High-level output voltage	$I_{OH} = -400 \mu A$	2.4	v
VOL	Low-level output voltage	I <sub>OL</sub> = 2.1 mA	0.45	v
4	Input current (load)	$V_{I} = 0 V \text{ to } 5.25 V$	±10	μA
10	Output current (leakage)	$V_0 = 0.4 V \text{ to } 5.25 V$	±10	μA
IPP1	Vpp supply current (read)	Vpp = 5.25 V	. 15	mA
IPP2	Vpp supply current (program)	Ē and PGM at VIL	50	mA
ICC1	V <sub>CC</sub> supply current (standby)	Ē at VIH	35	mA
ICC2	VCC supply current (active)	E and G at VIL	150	mA

## electrical characteristics over full ranges of recommended operating conditions

capacitance over recommended supply voltage range and operating free-air temperature range,  $f\,=\,1~MHz^{\dagger}$ 

	PARAMETER	TEST CONDITIONS	TYP‡	MAX	UNIT
Ci	Input capacitance	V <sub>1</sub> = 0 V	4	6	рF
Co	Output capacitance	V <sub>0</sub> = 0 V	8	12	рF

†Capacitance measurements are made on a sample basis only.

 $Typical values are at T_A = 25^{\circ}C$  and nominal voltages.

# switching characteristics over recommended supply voltage range and operating free-air temperature range, $C_L = 100 \text{ pF}$ , 1 Series 74 TTL load (see Note 2 and Figure 2)

PARAMETER		TMS2	TMS27P64-25		TMS27P64-30		TMS27P64-45	
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from address		250		300		450	ns
t <sub>a(E)</sub>	Access time from E		250		300		450	ns
t <sub>en</sub> (G)	Output enable time from G		100		120		150	ns
<sup>t</sup> dis(G) <sup>‡</sup>	Output disable time from G	0	85	0	105	0	130	ns
<sup>t</sup> v(A)	Output data valid time after change of address, E, or G, whichever occurs first	0		0		.0		ns

NOTE 2: For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

<sup>‡</sup>Value claculated from 0.5 volt delta to measured output level; t<sub>dis{G</sub>} is specified from G or E, whichever occurs first. Refer to read cycle timing diagram. This parameter is only sampled and is not 100% tested.



recommended conditions for fast programming routine,  $T_A = 25 \,^{\circ}C$  (see Note 2 and fast programming cycle timing diagram)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 3)	5.75	6	6.25	v
Vpp	Supply voltage (see Note 4)	20.5	21	21.5	V
tw(IPGM)	PGM initial program pulse duration (see Note 5)	0.95	1	1.05	ms
<sup>t</sup> w(FPGM)	PGM final pulse duration (see Note 6)	3.8	_	63	ms
t <sub>su(A)</sub>	Address setup time	2			μs
t <sub>su(D)</sub>	Data setup time	2			μs
t <sub>su</sub> (VPP)	Vpp setup time	2			μS
t <sub>su</sub> (VCC)	V <sub>CC</sub> setup time	2			μs
<sup>t</sup> h(A)	Address hold time	0			μS
<sup>t</sup> h(D)	Data hold time	2			μs
t <sub>su(E)</sub>	E setup time	2			μs
t <sub>su</sub> (G)	G setup time	2	-		μs

# fast programming characteristics, $T_A = 25 \,^{\circ}C$ (see Note 2 and fast programming cycle timing diagram)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tdis(G)FP Output disable time from G (see Note 7)	C <sub>L</sub> = 100 pF	0	130	ns
t <sub>en(G)FP</sub> Output enable time from G	1 Series 74 TTL load		150	115

NOTES: 2. For all switching characteristics and timing measurements, input pulse levels are 0.40 V and 2.4 V. Input and output timing reference levels are 0.8 V and 2 V.

3. VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp.

5. The initial program pulse duration tolerance is 1 ms  $\pm$  5%.


6. The length of the Final pulse will vary from 3.8 ms to 63 ms depending on the number of Initial pulse applications (X).

7. This parameter is only sampled and is not 100% tested.



# TMS27P64 65,536-BIT PROGRAMMABLE READ-ONLY MEMORY


# PARAMETER MEASUREMENT INFORMATION



NOTE 8:  $t_f \leq 20$  ns and  $t_r \leq 20$  ns.

### FIGURE 2. TYPICAL OUTPUT LOAD CIRCUIT








# TMS27P64 65,536 BIT PROGRAMMABLE READ-ONLY MEMORY

### fast program cycle timing





6 EPROMs/PROMs

# TMX27PC128 131,072-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985

- Organization . . . 16K × 8
- Single 5-V Power Supply

PRODUCT

PREVIEW

- Pin Compatible with Existing 64K and 128K EPROMs
- All Inputs/Outputs Fully TTL Compatible

•	Max Access/N	lin Cycle Time	19
	'27PC128-2,	'27PC128-20	200 ns
	27PC128,	'27PC128-25	250 ns
	'27PC128-3,	'27PC128-30	300 ns
	'27PC128-4,	'27PC128-45	450 ns

- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V)

   Active . . . 210 mW Worst Case
   Standby . . . 1.4 mW Worst Case
   (CMOS-Input Levels)

N PACKAGE (TOP VIEW)
VPP         1         U28         VCC           A12         2         27         PGM           A7         3         26         A13           A6         4         25         A8           A5         5         24         A9           A4         6         23         A11           A3         7         22         G           A2         8         21         A10           A1         9         20         E           A0         10         19         Q8           Q1         11         18         Q7           Q2         12         17         Q6           Q3         13         16         Q5           GND         14         15         Q4

PIN NOMENCLATURE		
A0-A13	Address Inputs	
Ē	Chip Enable/Power Down	
ច	Output Enable	
GND	Ground	
PGM	Program	
Q1-Q8	Outputs	
Vcc	5-V Power Supply	
VPP	12.5-V Power Supply	

#### description

The TMX27PC128 series are 131,072-bit, one-time, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27PC128 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



6 EPROMs/PROMs

# PRODUCT PREVIEW

# TMX27PC256 262,144-BIT PROGRAMMABLE READ-ONLY MEMORY

NOVEMBER 1985

- Organization . . . 32K × 8
- Single 5-V Power Supply
- Pin Compatible with Existing 64K, 128K and 256K EPROMs
- All Inputs/Outputs Fully TTL Compatible

•	Max Access/M	lin Cycle Time	
	'27PC256-2,	'27PC256-20	200 ns
	'27PC256,	'27PC256-25	250 ns
	'27PC256-3,	'27PC256-30	300 ns
	'27PC256-4,	'27PC256-45	450 ns

- HVCMOS Technology
- 3-State Output Buffers
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads
- Low Power Dissipation (VCC = 5.25 V)

   Active . . . 210 mW Worst Case
   Standby . . . 1.4 mW Worst Case
   (CMOS-Input Levels)

. N	PA	CKAG	E
0	rop	VIEW	n
			-
VPP	1 '	$O_{28}$	□vcc
A12	2	27	A14
A7[	3	26	A13
A6[	4	25	<b>DA8</b>
A5	5	24	<b>[</b> A9
A4	6	23	A11
A3	7	· 22	ក្រច
A2	8	21	TA10
	9	20	Fie
AO	10	19	Fias
٦١٢	11	18	Fiaz
02	12	17	ΠQ6
03	13	16	Π <u>α</u> 5
	14	15	Ho4
0.00			

PIN NOMENCLATURE				
A0-A14	Address Inputs			
Ē	Chip Enable/Power Down			
G	Output Enable			
GND	Ground			
Q1-Q8	Outputs			
Vcc	5-V Power Supply			
VPP	12.5-V Power Supply			

#### description

The TMX27PC256 series are 262,144-bit, one-time, electrically programmable read-only memories. These devices are fabricated using HVCMOS technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 74 TTL circuits without the use of external pull-up resistors, and each output can drive one Series 74 TTL circuit without external resistors. The data outputs are three state for connecting multiple devices to a common bus. The TMX27PC256 is pin compatible with existing 28-pin ROMs and EPROMs. It is offered in a dual-in-line plastic package (N suffix) rated for operation from 0°C to 70°C.

Since these PROMs operate from a single 5-V supply (in the read mode), they are ideal for use in microprocessor-based systems. One other (12.5 V) supply is needed for programming, but all programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



G EPROMs/PROMs

General Information	1
Interchangeability Guide	2
Glossary/Timing Conventions/Data Sheet Structure	3
Dynamic RAMs	4
Dynamic RAM Modules	5
EPROMs/PROMs	6
ROMs	7
Military Products	8
Applications Information	9
Logic Symbols	10
Mechanical Data	11
ESD Guidelines	12



### ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."* 

# 4096-WORD BY 8-BIT READ-ONLY MEMOI

SEPTEMBER 1984 - REVISED NOVEMBER 1985

• 4096 X 8 Organization	N PACKAGE
<ul> <li>All Inputs and Outputs TTL Compatible</li> </ul>	(TOP VIEW)
Fully Static (No Clocks, No Refresh)	
Single 5-V Power Supply	A5 3 22 A9
<ul> <li>Maximum Access Time from Address TMS2332-15 150 ns TMS2332-20 200 ns TMS2332-25 250 ns</li> </ul>	A4 [] 4 21 ]] A11 A3 [] 5 20 ]] Ē/Ē/Š2/S2 A2 [] 6 19 ]] A10 A1 [] 7 18 ]] Š1/S1 A0 [] 8 17 ]] Q8
Pin Compatible with 2732A EPROM	
Optional Power Down or Chip Select	Q2 0 15 06 Q3 0 11 14 05
Two Output-Enable Controls for Chip Select	Vss[12 13]04

- Controls for Chip Select Flexibility
- Worst Case Active Power Dissipation ... 330 mW
- Worst Case Standby Power Dissipation ...82.5 mW

#### description

The TMS2332 is a 32,768-bit read-only memory organized as 4,096 words of 8-bit length. This makes the TMS2332 ideal for microprocessorbased systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

PI	N NOMENCLATURE
A0-A11	Address Inputs
Ē/E/Š2/S2	Chip Enable/Power Down
	or Chip Select
Q1-Q8	Data Out
S1/S1	Chip Select
Vcc	5-V Supply
V <sub>SS</sub>	Ground

The TMS2332 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 18 and 20 are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 18 and 20.

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mountinghole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

#### operation

#### address (AO-A11)

The address-valid interval determines the device cycle time. The 12-bit positive-logic address is decoded on chip to select one of 4096 words of 8-bit length in the memory array. A0 is the least-significant bit and A11 is the most-significant bit of the word address.

#### chip selects (\$1 or \$1 and \$2 or \$2)

Each of these pins can be programmed during mask fabrication to be active with either a high- or a lowlevel input. When both signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either signal is not active, all eight outputs are in a high-impedance state.



7-3

### TMS2332 4096-Word by 8-bit read-only memory


### chip enable/power down ( $\vec{E}$ or E) or chip select ( $\vec{S}$ 2 or S2)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin ( $\overline{E}$  or E) or a secondary chip-select pin ( $\overline{S}2$  or S2). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces  $I_{CC1}$ , which in the active state is 60 mA, to a standby  $I_{CC2}$  of 15 mA. When pin 20 is programmed as a chip-select pin, it is functionally identical to pin 18.

#### data out (Q1-Q8)

The eight outputs must be enabled by pins 18 and 20 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

#### logic symbol<sup>†</sup>




<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 18 and 20 can be active high as shown in the upper symbol or active low as shown in the lower (partial) symbol. In addition, pin 20 can be either a second chip-select (S2 or S2) or a chip-enable/power-down (Ē or E) pin.



ROMs 7

## functional block diagram



### absolute maximum ratings

Supply voltage range (see Note 1) –	0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	–1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	5°C to 150°C

NOTE 1: Voltage values are with respect to VSS-

### recommended operating conditions

	······	· · ·	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	· · · · · · · · · · · · · · · · · · ·	4.5	5	5.5	v
VIH	High-level input voltage		2	V	CC+1	V
VIL	Low-level input voltage		-1		0.8	V 1
T <sub>A</sub>	Operating free-air temperature		0		70	°C



# TMS2332 4096-WORD BY 8-BIT READ-ONLY MEMORY

# electrical characteristics, $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
Vон	High-level output voltage	$V_{CC} = 4.5 V,$	IOH = -1 mA	2.4		v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA		0.4	v
ų	Input current	$V_{CC} = 5.5 V,$	0 V ≤ V <sub>IN</sub> ≤ 5.5 V		10	μA
10	Output leakage current	$V_0 = 0.4 V \text{ to } V_{CC}$	Chip deselected		± 10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V_{,}$	VI = VCC output not loaded		60	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	$V_{CC} = 5.5 V$			15	mA
<u>c</u> .	Input capacitance	$V_0 = 0 V,$	T <sub>A</sub> = 25°C,		6	- 5
Ci		f = 1 MHz			0	pF
<u> </u>		$V_0 = 0 V,$	$T_A = 25^{\circ}C$ ,		10	
Co	Output capacitance	f = 1 MHz		12	pF	

# switching characteristics, T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub>, = 5 V $\pm$ 10% (see Figure 1)<sup>†</sup>

	PARAMETER	TMS2	TMS2364-15		TMS2332-20		TMS2332-25	
	MIN	MIN MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>a(A)</sub>	Access time from address		150		200		250	ns
t <sub>a</sub> (S)	Access time from chip select		120		120		120	ns
t <sub>a</sub> (PD)	Access time from chip enable/power down		150		200		250	ns
t <sub>v(A)</sub>	Output data valid after address change	0		0		0		ns
t <sub>dis</sub>	Output disable time from chip select/chip enable		100		100		100	ns


<sup>†</sup> All AC measurements are made at 10% and 90% points.

# PARAMETER MEASUREMENT INFORMATION



**FIGURE 1. LOAD CIRCUIT** 





# TMS2332 4096-WORD BY 8-BIT READ-ONLY MEMORY

### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS2332 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 4,096 8-bit words with address locations numbered 0 to 4,095. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A11 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem. (Contact TI for details on card image transmission.) 32K EPROMS can be used to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

#### TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF U 15 ALPHANUMERIC CHARACTERS PER LINE	Р ТО
ADDRESS ACCESS TIME (SPEED):	
PACKAGE TYPE: PLASTIC (N)	
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOW	VN, CS=CHIP SELECT
PIN 18: PIN 20:	PD/CS:



# TMS2364 8192-WORD BY 8-BIT READ-ONLY MEMORY

SEPTEMBER 1984 - REVISED NOVEMBER 1985

- 8192 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- Optional Power Down or Chip Select
- Maximum Access Time from Address or Power Down TMS2364-15 150 ns TMS2364-20 200 ns TMS2364-25 250 ns
- Pin Compatible with 2764 EPROMs
- Worst Case Active Power Dissipation ... 330 mW
- Worst Case Standby Power Dissipation ... 82.5 mW

### description

The TMS2364 is a 65,536-bit read-only memory organized as 8192 words of 8-bit length. This makes the TMS2364 ideal for microprocessorbased systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS2364 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 20, 22, 26, and 27 are mask programmable, providing additional

N PACKAGE								
(TOP VIEW)								
NC	ΓŪ	28	V <sub>CC</sub>					
A12	2	27	NC/53/S3					
A7 🗌	з	26	NC/S2/S2					
A6 🗋	4	25	A8					
A5 🖸	5	24	A9					
A4 🗌	6	23	A11					
A3 🗌	7	22	<u>S</u> 1/S1					
A2 🖸	8	21	A10					
A1 🖸	9	20	Ē/E/S4/S4					
A0 🗌	10	19	Q8					
Q1 🖸	11	18	Q7 .					
02	12	17	Q6					
03	13	16	Ω5					
Vss	14	15	Q4					

PIN NOMENCLATURE					
A0-A12	Address Inputs				
Ē/E/S4/S4	Chip Enable/Power Down				
or Chip Select					
NC	No Connection				
Q1-Q8	Data Out				
<u>\$</u> 1/\$1, <u>\$</u> 2/\$2,	Chip Selects				
<u>5</u> 3/S3					
Vcc	5-V Supply				
VSS	Ground				

system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 20, 22, 26, or 27.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mountinghole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

#### operation

#### address (A0-A12)

The address-valid interval determines the device cycle time. The 13-bit positive-logic address is decoded on chip to select one of 8192 words of 8-bit length in the memory array. A0 is the least-significant bit and A12 the most-significant bit of the word address.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# TMS2364 8192-WORD BY 8-BIT READ-ONLY MEMORY

# chip selects (S1 or S1, S2 or S2, S3 or S3)

Pins 26 and 27 can be programmed during mask fabrication to be either chip selects or no connection (NC) at the inputs. Any pin(s) programmed as chip select(s) can also be programmed to be active with either a high- or a low-level input. If pins 26 and 27 are programmed as chip selects, and pins 20, 22, 26, and 27 are active, all eight outputs are enabled; and the eight-bit addressed word can be read. When any of the signals on pins 20, 22, 26, and 27 are not active, all eight outputs are in a high-impedance state. If pins 26 and 27 are programmed as no connection (NC), the previous discussion applies to the remaining active chip select(s).


#### chip enable/power down (E or E) or chip select (S4 or S4)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin ( $\overline{E}$  or E) or a fourth chip-select pin ( $\overline{S}$ 4 or S4). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I<sub>CC1</sub>, which in the active state is 60 mA, to a standby I<sub>CC2</sub> of 15 mA. With the chip-select option, pin 20 is functionally identical to pin 22.

#### data out (Q1-Q8)

The eight outputs must be enabled by pins 20 and 22, and pins 26 and 27 if programmed as chip selects, before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pins 20 and 22, plus pins 26 and 27 if programmed as chip selects, can be active low as shown in the symbol on the left or active high as shown in the symbol on the right. In addition, pin 20 can be either a fourth chip select (S4 or S4) or a chip enable/power down (E or E).



functional block diagram<sup>†</sup>



<sup>†</sup> The diagram above assumes that pins 26 and 27 are programmed as chip selects.

### absolute maximum ratings

Supply voltage range (see Note 1)
Output voltage range (see Note 1)1 V to 7 V
Input voltage range (see Note 1)
Power dissipation
Operating free-air temperature range 0°C to 70°C
Storage temperature range55°C to 150°C

NOTE 1: Voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	v
VIH	High-level input voltage	2	<u>۱</u>	/CC+1	V
VIL	Low-level input voltage	1		0.8	V
TA	Operating free-air temperature	0		70	°C



# TMS2364 8192-WORD BY 8-BIT READ-ONLY MEMORY

### electrical characteristics, $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VOH	High-level output voltage	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	2.4		v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA		0.4	v
4	Input current	V <sub>CC</sub> = 5.5 V,	0 V ≤ V <sub>IN</sub> ≤ 5.5 V		10	μA
lö	Output leakage current	$V_0 = 0.4 V \text{ to } V_{CC}$ ,	Chip deselected	1	± 10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	V <sub>CC</sub> = 5.5 V,	VI = VCC output not loaded	1	60	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	V <sub>CC</sub> = 5.5 V			15	mA
Ci	Input capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,		6	, pF
Co	Output capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,		12	pF

# switching characteristics, T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub>, = 5 V $\pm$ 10% (see Figure 1<sup>†</sup>)

	TMS2	TMS2364-15		TMS2364-20		TMS2364-25	
PARAMETER			MIN	MAX	MIN	MAX	UNIT
Access time from address		150		200	1	250	
Access time from chip select		120		120		120	
Access time from chip enable/power down		150		200		250	ns
Output data valid after address change	0		0		0		
Output disable time from chip select/chip enable		100		100		100	
	Access time from address Access time from chip select Access time from chip enable/power down Output data valid after address change	PARAMETER         MIN           Access time from address            Access time from chip select            Access time from chip enable/power down            Output data valid after address change         0	PARAMETER         MIN         MAX           Access time from address         150           Access time from chip select         120           Access time from chip enable/power down         150           Output data valid after address change         0	PARAMETER         MIN         MAX         MIN           Access time from address         150         150         120         120         120         120         120         120         150	PARAMETER         MIN         MAX         MIN         MAX           Access time from address         150         200           Access time from chip select         120         120           Access time from chip enable/power down         150         200           Output data valid after address change         0         V         0	PARAMETER     MIN     MAX     MIN     MAX     MIN       Access time from address     150     200     100       Access time from chip select     120     120     120       Access time from chip enable/power down     150     200     0       Output data valid after address change     0     0     0     0	PARAMETER     MIN     MAX     MIN     MAX     MIN     MAX       Access time from address     150     200     250       Access time from chip select     120     120     120       Access time from chip enable/power down     150     200     250       Output data valid after address change     0     0     0

<sup>†</sup>All AC measurements are made at 10% and 90% points.


### PARAMETER MEASUREMENT INFORMATION



**FIGURE 1. LOAD CIRCUIT** 



# TMS2364 8192-WORD BY 8-BIT READ-ONLY MEMORY



VOL



### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS2364 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 8,192 8-bit words with address locations numbered 0 to 8,191. The 8-bit words can be coded as a 2-bit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A12 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 32K or 64K EPROMS can be used to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

#### TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER:SPECIFICATION NUMBER: ROM CODE NAME:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF UF 15 ALPHANUMERIC CHARACTERS PER LINE	то
ADDRESS ACCESS TIME (SPEED):	· · · · · · · · · · · · · · · · · · ·
PACKAGE TYPE: PLASTIC (N)	
PIN OPTIONS: 1 = HIGH, 0 = LOW, NC = NO CONNECT	, $PD = POWER DOWN$ , $CS = CHIP SELECT$
PIN 20: PIN 22:	PD/CS:
PIN 26: PIN 27:	



TMS4732 4096-WORD BY 8-BIT READ-ONLY MEMORY

MAY 1977 - REVISED NOVEMBER 1985

- 4096 X 8 Organization
- All Inputs and Outputs TTL Compatible
- Fully Static (No Clocks, No Refresh)
- Single 5-V Power Supply
- Maximum Access Time from Address TMS4732-15 150 ns TMS4732-20 200 ns TMS4732-25 250 ns
- Pin-Compatible with TMS2532 EPROM
- Optional Power Down or Chip Select
- Two Output-Enable Controls for Chip Select Flexibility
- Worst Case Active Power Dissipation ... 330 mW
- Worst Case Standby Power Dissipation ... 82.5 mW

#### description

The TMS4732 is a 32,768-bit read-only memory organized as 4,096 words of 8-bit length. This makes the TMS4732 ideal for microprocessorbased systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS4732 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data

outputs are three state for OR-tying multiple devices on a common bus. Pins 20 and 21 are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 20 and 21.

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mountinghole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

#### operation

#### address (AO-A11)

The address-valid interval determines the device cycle time. The 12-bit positive-logic address is decoded on chip to select one of 4096 words of 8-bit length in the memory array. A0 is the least-significant bit and A11 the most-significant bit of the word address.

#### chip selects ( $\overline{S}1$ or S1 and $\overline{S}2$ or S2)

Each of these pins can be programmed during mask fabrication to be active with either a high- or a lowlevel input. When both signals are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either signal is not active, all eight outputs are in a high-impedance state.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



		CKAGE VIEW)	
Α7	dī.		Vcc
A6		23	A8
Α5	Пз	22	A9
A4	₫₄	21	<u></u> 51/S1
Α3	₫5	20	Ē/E/S2/S2
A2	<b>[</b> 6	19	A10
A1		18	A11
A0	ط۶	17	Q8
Q1	<b>D</b> 9	16	Q7
Q2	<b>1</b> 10	15	Q6
Q3	<b>[</b> 11	14	Q5
Vss	<b>1</b> 12	13	Q4

PIN NOMENCLATURE						
A0-A11	Address Inputs					
E/E/S2/S2 Chip Enable/Power Down or Chip Select						
					Q1-Q8	Data Out
S1/S1	Chip Select					
Vcc	5-V Supply					
VSS	Ground					

# TMS4732 4096-WORD BY 8-BIT READ-ONLY MEMORY


### chip enable/power down (E or E) or chip select (S2 or S2)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin ( $\overline{E}$  or E) or a secondary chip-select pin ( $\overline{S}2$  or S2). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I<sub>CC1</sub>, which in the active state is 60 mA, to a standby I<sub>CC2</sub> of 15 mA. With pin 20 programmed as a chip-select pin, it is functionally identical to pin 21.

#### data out (Q1-Q8)

The eight outputs must be enabled by pins 20 and 21 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 20 and 21 can be active high as shown in the upper symbol or active low as shown in the lower (partial) symbol, In addition, pin 20 can be either a second chip-select (\$2 or \$2) or a chip-enable/power-down (\$\vec{E}\$ or \$E\$) pin.



### functional block diagram



#### absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	1 V to 7 V
Input voltage range (see Note 1)	1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	55°C to 150°C

NOTE 1: Voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	v
VIH	High-level input voltage	2	1	V <sub>CC+1</sub>	
VIL	Low-level input voltage	-1		0.8	V
TA	Operating free-air temperature	0		· 70	°C

# TMS4732 4096-WORD BY 8-BIT READ-ONLY MEMORY

# electrical characteristics, $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VOH	High-level output voltage	$V_{CC} = 4.5 V,$	IOH = -1 mA	2.4		v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	l <sub>OL</sub> = 2.1 mA		0.4	v
1	Input current	$V_{CC} = 5.5 V,$	0 V ≤ V <sub>IN</sub> ≤ 5.5 V		10	μA
10	Output leakage current	$V_0 = 0.4 V$ to $V_{CC}$ ,	Chip deselected		±10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	V <sub>CC</sub> = 5.5 V,	VI = VCC output not loaded		60	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	V <sub>CC</sub> = 5.5 V			15	mA
ci	Input capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		6	pF
co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	$T_{A} = 25^{\circ}C,$		12	pF

# switching characteristics, T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = 5 V $\pm$ 10% (see Figure 1)<sup>†</sup>

			TMS4732-15		TMS4732-20		TMS4732-25	
PARAMETER		MIN	MIN MAX		MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address		150		200		250	ns
t <sub>a(S)</sub>	Access time from chip select		120		120		120	ns
t <sub>a</sub> (PD)	Access time from chip enable/power down		150		200		250	ns
tv(A)	Output data valid after address change	0		0		0		ns
t <sub>dis</sub>	Output disable time from chip select or chip enable		100		100		100	ns

<sup>†</sup> All AC measurements are made at 10% and 90% points.


### PARAMETER MEASUREMENT INFORMATION




**FIGURE 1. LOAD CIRCUIT** 



# TMS4732 4096-WORD BY 8-BIT READ-ONLY MEMORY



standby mode



# TMS4732 4096-Word by 8-bit read-only memory

### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS4732 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 4,096 8-bit words with address locations numbered 0 to 4,095. The 8-bit words can be coded as a 2-bit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A11 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). 32K EPROMS can be used to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

### TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER:	· · · · · · · · · · · · · · · · · · ·	
SPECIFICATION NUMBER:		
ROM CODE NAME:	ROM CODE CHECKSUM:	
CUSTOMER PART NUMBER/SYMBOLIZATIO CUSTOMER IS ALLOWED TWO (2) LINE 15 ALPHANUMERIC CHARACTERS PER	ES OF UP TO	_
ADDRESS ACCESS TIME (SPEED):		
PACKAGE TYPE: PLASTIC (N)		
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POW	WER DOWN, CS = CHIP SELECT	
PIN 20: PIN 21:	PD/CS:	

POST OFFICE BOX 1443 

HOUSTON, TEXAS 77001

ROMs 7

TMS4764 8192-WORD BY 8-BIT READ-ONLY MEMORY

JUNE 1981 - REVISED NOVEMBER 1985

- 8192 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- **Optional Power Down or Chip Select**
- Single 5-V Power Supply
- Maximum Access Time from Address TMS4764-15 150 ns TMS4764-20 200 ns TMS4764-25 250 ns
- Worst Case Active Power Dissipation ... 330 mW
- Worst Case Standby Power Dissipation ...82.5 mW

#### description

The TMS4764 is a 65,536-bit read-only memory organized as 8,192 words of 8-bit length. This makes the TMS4764 ideal for microprocessorbased systems. The device is fabricated using N-channel self-aligned silicon-gate technology for high speed and simple interface with bipolar and CMOS circuits.

The

The TMS4764 is fully compatible with Series 74,						
74S, or 74LS TTL and CMOS logic. The data						

outputs are three state for OR-tying multiple devices on a common bus. Pin 20 is mask programmable,
providing additional system flexibility. The data at the outputs is always available during a read cycle. It
is not dependent on external clocking of pin 20.

This ROM is supplied in a 24-pin dual-in-line plastic (N suffix) package designed for insertion in mountinghole rows on 15,24-mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

#### operation

#### address (A0-A12)

The address-valid interval determines the device cycle time. The 13-bit positive-logic address is decoded on chip to select one of 8192 words of 8-bit length in the memory array. A0 is the least-significant bit and A12 the most-significant bit of the word address.

#### chip enable/power down ( $\overline{E}$ or E or chip select $\overline{S}$ or S)

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (Ē or E) or a chipselect pin (S or S). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces ICC1, which in the active mode is 60 mA, to a standby current of 15 mA. When the signal on pin 20 is active, all eight outputs are enabled and the eight-bit addressed word can be read. When the signal is not active, all eight outputs are in a highimpedance state.



N PACKAGE (TOP VIEW)								
	1 2 3 4 5 6 7 8 9 10 11	24 23 22 21 20 19 18 18 17 16 15 14	V <sub>CC</sub> A8 A9 A12 E/E/S/S A10 A11 Q8 Q7 Q6 Q5					
∕ss □	12	13	Q4					


PIN NOMENCLATURE						
A0-A12	Address Inputs					
Ē/E/S/S	Chip Enable/Power Down or Chip Select					
Q1-Q8	Data Out					
Vcc	5-V Supply					
V <sub>SS</sub>	Ground					

# TMS4764 8192-Word by 8-bit read-only memory

#### data out (Q1-Q8)

The eight outputs must be enabled by pin 20 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin 20 can be active-high as shown in the upper symbol or active low as shown in the lower (partial) symbol. It can be either a chip select ( $\overline{S}$  or S) or a chip enable/power down ( $\overline{E}$  or E).



ROMs

## functional block diagram



#### absolute maximum ratings

Supply voltage range (see Note 1)
Output voltage range (see Note 1)1 V to 7 V
Input voltage range (see Note 1)
Power dissipation
Operating free-air temperature range
Storage temperature range

NOTE 1: Voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2	1	VCC+1	V
VIL	Low-level input voltage	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

# electrical characteristics, $T_A = 0$ °C to 70 °C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MAX	UNIT
VOH	High-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -1 mA	2.4		v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA		0.4	v
lj –	Input current	$V_{CC} = 5.5 V,$	0 V ≤ V <sub>IN</sub> ≤ 5.5 V		10	μA
10	Output leakage current	$V_0 = 0.4 V$ to $V_{CC}$ ,	Chip deselected		± 10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V,$	VI = VCC output not loaded		60	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	V <sub>CC</sub> = 5.5 V			15	mA
Ci	Input capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	$T_{A} = 25^{\circ}C,$		6	pF
Co	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		12	pF




# TMS4764 8192-WORD BY 8-BIT READ-ONLY MEMORY

	· · · · · · · · · · · · · · · · · · ·	TMS4	TMS4764-15		TMS4764-20		TMS4764-25	
	PARAMETER	MIN		MIN	MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address		150		200		250	
t <sub>a</sub> (S)	Access time from chip select		120		120		120	
t <sub>a(PD)</sub>	Access time from chip enable/power down		150		200		250	ns
t <sub>v(A)</sub>	Output data valid after address change	0		0		0		
t <sub>dis</sub>	Output disable time from chip select or chip enable		100	Γ	100		100	

<sup>†</sup>All AC measurements are made at 10% and 90% points.

### PARAMETER MEASUREMENT INFORMATION






A0-A12  $E/\overline{S}$  UIL VIL VILVIL

read cycle timing



ROMs 7

# TMS4764 8192-WORD BY 8-BIT READ-ONLY MEMORY



### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS4764 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 8,192 8-bit words with address locations numbered 0 to 8,191. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A12 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formated in card images and transmitted via computer modem. (Contact TI for details on card image transmission.) Either 32K or 64K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

#### **TABLE 1. CUSTOMER/DEVICE INFORMATION**

CUSTOMER:	
SPECIFICATION NUMBER:	
ROM CODE NAME:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF UI 15 ALPHANUMERIC CHARACTERS PER LINE	•то
ADDRESS ACCESS TIME (SPEED):	· · · · · · · · · · · · · · · · · · ·
PACKAGE TYPE: PLASTIC (N)	
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOW	N, CS=CHIP SELECT
PIN 20: PD/CS:	



smon 2

ROMs 7 7-26

JUNE 1983 - REVISED NOVEMBER 1985

- 16,384 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- Optional Power Down or Chip Select
- Maximum Access Time from Address or Power Down TMS47128-20 200 ns TMS47128-25 250 ns TMS47128-35 350 ns
- Pin Compatible with 27128 EPROMs
- Worst Case Active Power Dissipation ... 330 mW
- Worst Case Standby Power Dissipation ...82.5 mW

#### description

The TMS47128 is a 131,072-bit read-only memory organized as 16,384 words of 8-bit length. This makes the TMS47128 ideal for microprocessor-based systems. The device is fabricated using N-channel self-aligned silicongate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47128 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three-state for OR-tying multiple devices on a common bus. Pins 20, 22, and 27

N	PACK	AG	E	
(Τ	OP V	IEW	)	
мс []	10	28	þ	Vcc
A12	2	27	5	S2/S2
_ ▲7 🖸	3	26		A13
A6 🗖	4	25		A8
A5 🗖	5	24		A9
A4 🖸	6	23		A11
A3 🗖	7	22	۵	S1/S1
A2 🗖	8	21		A10
A1 🗖	9	20	٦	Ē/E/\$3/\$3
A0 🗖	10	19	ם	Q8
01 🗖	11	18	ם	Q7
02 🗖	12	17		Q6
Q3 🗍	13	16		Q5
Vss [	14	15	D	Q4

PIN NOMENCLATURE							
A0-A13	A0-A13 Address Inputs						
Ē/E/S3/S3	Chip Enable/Power Down						
or Chip Select							
NC	No Connection						
Q1-Q8	Data Out						
<u>51/S1, 52/S2</u>	Chip Selects						
Vcc	5-V Supply						
VSS	Ground						

ROMs

are mask-programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of pins 20, 22 and 27.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mountinghole rows on 15,24 mm (600-mil) centers. The device is designed for operation from 0°C to 70°C.

### operation, standard ROM

#### address (A0-A13)

The address-valid interval determines the device cycle time. The 14-bit positive-logic address is decoded on chip to select one of 16,384 words of 8-bit length in the memory array. A0 is the least-significant bit and A13 is the most-significant bit of the word address.

### chip select ( $\overline{S}1$ or S1 and $\overline{S}2$ or S2)

Pins 22 and 27 can be programmed during mask fabrication to be active with either a high- or a low-level input. When the signals on pins 20, 22, and 27 are active, all eight outputs are enabled; and the eight-bit addressed word can be read. When any of the signals on pins 20, 22, and 27 are not active, all eight outputs are in a high-impedence state.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.


### chip enable/power down (E or $\overline{E}$ ) or chip select (S3 or $\overline{S3}$ )

Pin 20 can be programmed during mask fabrication to be a chip-enable/power-down pin (E or  $\overline{E}$ ) or a third chip-select pin (S3 or  $\overline{S3}$ ). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. This reduces I<sub>CC1</sub>, which in the active state is 60 mA, to a standby of I<sub>CC2</sub> 15 mA. With the chip-select option, pin 20 is functionally identical to pins 22 and 27.

#### data out (Q1-Q8)

The eight outputs must be enabled by pins 20, 22, and 27 before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.


#### logic symbols<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pins 20, 22 and 27 can be active low as shown in the symbol on the left or active high as shown in the symbol on the right. In addition, pin 20 can be either a third chip select (S3 or S3) or a chip enable/power down (E or E).



### functional block diagram





smon 2

7-29

### absolute maximum ratings

Supply voltage range (see Note 1)	-0.5 V to 7 V
Output voltage range (see Note 1)	-1 V to 7 V
Input voltage range (see Note 1)	. –1 V to 7 V
Power dissipation	500 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range5	5°C to 150°C

NOTE 1: Voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	МАХ	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2	<u>۱</u>	/cc+1	V
VIL	Low-level input voltage	-1		0.8	V
TA	Operating free-air temperature	0		70	°C

# electrical characteristics, TA = 0 °C to 70 °C, VCC = 5 V $\pm$ 10% (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MAX	UNIT
Vон	High-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -1 mA	2.4		V
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	loL = 2.1 mA		0.4	V
1	Input current	$V_{CC} = 5.5 V,$	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$		10	μA
10	Output leakage current	$V_0 = 0.4 V$ to $V_{CC}$ ,	Chip deselected		± 10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V,$	V <sub>1</sub> = V <sub>CC</sub> output not loaded		60	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	V <sub>CC</sub> = 5.5 V			15	mA
Ci	Input capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		6	pF
co	Output capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,		12	pF

# switching characteristics, TA = 0 °C to 70 °C, VCC = 5 V $\pm$ 10% (see Figure 1) $^{\dagger}$


		TMS4	TMS47128-20		TMS47128-25		TMS47128-35	
PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address		200		250		350	
ta(S)	Access time from chip select		120		120		150	
t <sub>a(PD)</sub>	Access time from power down/chip enable		200		250		350	ns
t <sub>v(A)</sub>	Output data valid after address change	0		0		0		
t <sub>dis</sub>	Output disable time from chip select/chip enable		100		100		100	

<sup>†</sup>All AC measurements are made at 10% and 90% points.




## TMS47128 16,384-WORD BY 8-BIT READ-ONLY MEMORY

### PARAMETER MEASUREMENT INFORMATION






read cycle timing



## standby mode





7-31

### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47128 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 16,384 8-bit words with address locations numbered 0 to 16,383. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A13 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formated in card images and transmitted via computer modem. (contact TI for details on card image transmission.) Either 64K or 128K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

### TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER:	
ROM CODE NAME:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF UF 15 ALPHANUMERIC CHARACTERS PER LINE	Р ТО
ADDRESS ACCESS TIME (SPEED):	
PACKAGE TYPE: PLASTIC (N)	
PIN OPTIONS: 1 = HIGH, 0 = LOW, PD = POWER DOW	N, CS = CHIP SELECT
PIN 20: PIN 22:	PD/CS:
PIN 27:	



## TMS47256 32,768-WORD BY 8-BIT READ-ONLY MEMORY

JUNE 1983 - REVISED NOVEMBER 1985

- 32,768 X 8 Organization
  Fully Static (No Clocks, No Refresh)
  All Inputs and Outputs TTL Compatible
  Single 5-V Power Supply
  Optional Power Down or Chip Select
  Maximum Access Time from Address or Power Down
  TMS47256-20 200 ns
  TMS47256-20 300 ns
  Worst Case Active Power
  Dissipation ... 330 mW
  Worst Case Active Power
  102
  102
  102
  102
  103
  111
- Worst Case Standby Power Dissipation . . . 82.5 mW
- Pin Compatible with 27256 and 27C256 Type EPROMs


### description

The TMS47256 is a 262,144-bit read-only memory organized as 32,768 words of 8-bit length. This makes the TMS47256 ideal for microprocessor-based systems, The device is fabricated using N-channel self-aligned silicongate technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47256 is fully compatible with Series 74. 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. Pins 20 and 22 (dual-in-line package) and pins 23 and 25 (chip carrier) are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of  $\overline{E}$  and  $\overline{S}$  pins.

This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package designed for surface mount applications using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.

N PACKAGE
(TOP VIEW)
NC $\begin{bmatrix} 1 \\ 28 \end{bmatrix}$ V <sub>CC</sub> A12 $\begin{bmatrix} 2 \\ 27 \end{bmatrix}$ A14 A7 $\begin{bmatrix} 3 \\ 26 \end{bmatrix}$ A13 A6 $\begin{bmatrix} 4 \\ 25 \end{bmatrix}$ A8 A5 $\begin{bmatrix} 5 \\ 24 \end{bmatrix}$ A9 A4 $\begin{bmatrix} 6 \\ 23 \end{bmatrix}$ A11 A3 $\begin{bmatrix} 7 \\ 22 \end{bmatrix}$ $\begin{bmatrix} 51/51 \\ A10 \end{bmatrix}$ A1 $\begin{bmatrix} 9 \\ 20 \end{bmatrix}$ $\begin{bmatrix} F/F \\ 52/52 \end{bmatrix}$ A0 $\begin{bmatrix} 10 \\ 19 \end{bmatrix}$ Q8 Q1 $\begin{bmatrix} 11 \\ 18 \end{bmatrix}$ Q7 Q2 $\begin{bmatrix} 12 \\ 17 \end{bmatrix}$ Q6 Q3 $\begin{bmatrix} 13 \\ 16 \end{bmatrix}$ Q5 V <sub>SS</sub> $\begin{bmatrix} 14 \\ 15 \end{bmatrix}$ Q4
FM PACKAGE
(TOP VIEW)



	PIN NOMENCLATURE
A0-A14	Address Inputs
Ē/E/S2/S2	Chip Enable/Power Down or Chip Select
NC	No Connection
NU	Make No External Connection
Q1-Q8	Data Out
<u>ទ</u> ី1/S1	Chip Select
Vcc	5-V Supply

Ground

PRODUCTION DATA documents contain intormation current as of publication data. Products conform to specifications per the torms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Vss

## TMS47256 32,768-Word by 8-bit read-only memory

#### operation

#### address (A0-A14)

The address-valid interval determines the device cycle time. The 15-bit positive-logic address is decoded on chip to select one of 32,768 words of 8-bit length in the memory array. A0 is the least-significant bit and A14 is the most-significant bit of the word address.

#### chip select (S1 or S1)

Pin 22 (dual-in-line package) and pin 25 (chip carrier) can be programmed during mask fabrication to be active with either a high- or low-level input. When the signal on both pins 22 and 20 (dual-in-line package) and pins 23 and 25 (chip carrier) are active, all eight outputs are enabled; and the eight-bit addressed word can be read. When the signal on either of these pins is not active, all eight outputs are in a high-impedance state.


### chip enable/power down (E or E) or chip select (S2 or S2)

Pin 20 (dual-in-line package) and pin 23 (chip carrier) can be programmed during mask fabrication to be a chip-enable/power down pin ( $\overline{E}$  or E) or a secondary chip-select pin ( $\overline{S}2$  or S2). Each option can be active high or active low. When the chip-enable/power-down pin is inactive, the chip is put in the standby mode. This reduces I<sub>CC1</sub>, which in the active state is 60 mA, to a standby I<sub>CC2</sub> of 15 mA. With the chip-select option, pin 20 is functionally identical to pin 22 for the dual-in-line package and pin 23 is functionally identical to pin 25 for the chip carrier.

### data out (Q1-Q8)

The eight outputs must be enabled by the  $\overline{E}$  and  $\overline{S}$  pins before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

#### logic symbols<sup>†</sup>




<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pins 20 and 22 can be active low as shown in the symbol on the left or active high as shown in the symbol on the right. In addition, pin 20 can be either a secondary chip select (S2 or  $\overline{S}2$ ) or a chip enable/power down (E or  $\overline{E}$ ). The pin numbers shown are for the 28-pin dual-in-line package.



## functional block diagram



### absolute maximum ratings

Supply voltage to ground potential (see Note 1)	/
Applied output voltage (see Note 1)	/
Applied input voltage (see Note 1)	/
Power dissipation	V
Operating free-air temperature range0°C to 70°C	2
Storage temperature range	С.

NOTE 1: Voltage values are with respect to VSS.

### recommended operating conditions

	·	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	v
VIH	High-level input voltage	2		Vcc+1	V
VIL	Low-level input voltage	-1		0.8	<b>V</b> .
TA	Operating free-air temperature	0		70	°C

## TMS47256 32,768-WORD BY 8-BIT READ-ONLY MEMORY

## electrical characteristics, TA = 0 °C to 70 °C, VCC = 5 V ± 10% (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
VOH	High-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -1 mA	2.4		V
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA		0.4	<b>V</b> .
ų	Input current	V <sub>CC</sub> = 5.5 V,	0 V ≤ V <sub>IN</sub> ≤ 5.5 V		10	μA
10	Output leakage current	$V_0 = 0 V \text{ to } V_{CC},$	Chip deselected	1	±10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V,$	VI = VCC Output not loaded	1	60	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	V <sub>CC</sub> = 5.5 V			15	mA
Ci	Input capacitance	$V_0 = 0 V,$ f = 1 MHz	$T_{A} = 25^{\circ}C,$		6	pF
C <sub>o</sub>	Output capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,		12	pF

# switching characteristics, T<sub>A</sub> = 0 °C to 70 °C, V<sub>CC</sub> = 5 V $\pm$ 10% (see Figure 1)<sup>†</sup>

PARAMETER		TMS47256-20		TMS47256-25		TMS47256-30		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	0.011
t <sub>a</sub> (AD)	Access time from address	1	200		250		300	
ta(S)	Access time from chip select		120		120		120	
ta(PD)	Access time from power down/chip enable		200		250		300	ns
tv(A)	Output data valid after address change	0		0		0		
tdis	Output disable time from chip select/chip enable		100		100		100	

<sup>†</sup>All AC measurements are made at 10% and 90% points.

## PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT



read cycle timing VIH A0-A13 VIL tv(A)-VIH s VIL + t<sub>a(S)</sub> <sup>t</sup>dis ta(AD) ۷он VALID 01-08 -HI-Z VOL

standby mode



2 ROMs



## TMS47256 32,768-WORD BY 8-BIT READ-ONLY MEMORY

### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47256 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 32,768 8-bit words with address locations numbered 0 to 32,767. The 8-bit words are coded as a 2-digit hexadecimal number from 00 and FF. Q1 is considered the least-significant bit and Q8 is the most-significant bit. For addresses, A0 is the least-significant bit and A14 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, or 256K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1. CUSTOMER/DEVICE INFORMATION

SPECIFICATION	NUMBER:		CODE CHECKSUN	٨:
CUSTOME	RT NUMBER/SYMBOLİZ R IS ALLOWED TWO (: NUMERIC CHARACTEF	2) LINES OF UP TO		
ADDRESS ACCE	SS TIME (SPEED):			•
PACKAGE TYPE	: PLASTIC (N)	SURFACE MOUN	IT (FM)	
PIN OPTIONS:	1 = HIGH, 0 = LC	)W, PD=POWER	DOWN, CS = C	HIP SELECT
N PACKAGE:	PIN 20	PIN 22	PD/CS	_
FM PACKAGE:	PIN 23	PIN 25	PD/CS	1

TEXAS TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

## ADVANCE INFORMATION

## TMS47C256 32,768-Word by 8-bit read-only memory

NOVEMBER 1985

- 32,768 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL Compatible
- Single 5-V Power Supply
- HVCMOS Technology
- Maximum Access Time from Address or Power Down TMS47C256-15 150 ns TMS47C256-20 200 ns TMS47C256-25 250 ns
- Pin Compatible with 27256 EPROMs
- Worst Case Active Power Dissipation . . . 275 mW
- Worst Case Standby Power Dissipation . . . 2.8 mW

### description

The TMS47C256 is a 262,144-bit read-only memory organized as 32,768 words of 8-bit length. This makes the TMS47C256 ideal for microprocessor-based systems. The device is fabricated using HVCMOS technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47C256 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of the chip-select pin(s).


This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.

#### operation

#### address (A0-A14)

The address-valid interval determines the device cycle time. The 15-bit positive-logic address is decoded on-chip to select one of 32,768 words of 8-bit length in the memory array. A0 is the least-significant bit and A14 the most-significant bit of the word address.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. Copyright © 1985, Texas Instruments Incorporated TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



PIN NOMENCLATURE					
A0-A14	Address Inputs				
Ē	Chip Enable/Power Down				
NC	No Connection				
NŲ	Make No External Connection				
Q1-08	Data Out				
ड	Chip Select				
Vcc	5-V Supply				
VSS	Ground				

## TMS47C256 32,768-Word by 8-bit read-only memory

### chip select (S)

When the signal on both the chip-select and chip-enable/power-down pins are active, all eight outputs are enabled; and the 8-bit addressed word can be read. When the signal on either the chip-select or the chip-enable/power-down pin is not active, all eight outputs are in a high-impedance state.

#### chip enable/power down (E)

When the chip-enable/power-down pin is inactive, the chip is put in the standby mode. This reduces  $I_{CC1}$ , which in the active state is 50 mA, to a standby  $I_{CC2}$  of 500  $\mu$ A. In this mode all outputs are in a high-impedance state.

#### data out (Q1-Q8)

The eight outputs must be enabled by the chip-select and chip-enable/power-down pins before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

### logic symbol<sup>†</sup>


ROM (10) 32.768 × 8 A0 (9) A1 (8) A2 (7) (11) A3 A∇ **Q1** (6) (12)Α4 A∇ Q2 (13) (5) A5 A∇ **Q**3 (15) (4) A6 n A∇ **Q4** (3) (16) 32,767 A7 AV 05 (25) (17) **A**8 A∇ **Q6** (24) (18) Α9 A∇ Q7 (19) (21)A10 AV 08 (23) A11 (2) A12 (26) 14 A13 (20) F IPWR DWNI R EN (22) s

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the 28-pin dual-in-line package.



ROMs

### functional block diagram



### absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)0.3 V to	V <sub>CC</sub> + 0.3 V
Applied input voltage (see Note 1)0.3 V to	
Power dissipation	300 mW
Operating free-air temperature range	.0°C to 70°C
Storage temperature range5	

NOTE 1: Voltage values are with respect to VSS.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		Vcc	V
VIL	Low-level input voltage	-0.5		0.8	v
TA	Operating free-air temperature	0		70	°C



## TMS47C256 32,768-WORD BY 8-BIT READ-ONLY MEMORY

## electrical characteristics, $T_A = 0$ °C to 70 °C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VOH	High-level output voltage	$V_{CC} = 4.5 V,$	$I_{OH} = -400 \ \mu A$	2.4		v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA		0.4	v
lj –	Input current	$V_{CC} = 5.5 V,$	0 V ≤ V <sub>IN</sub> ≤ 5.5 V		10	μA
10	Output leakage current	$V_0 = 0 V \text{ to } V_{CC}$	Chip deselected		± 10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V,$	VI = VCC Output not loaded		50	mA
ICC2	Supply current from V <sub>CC</sub> (power down)	$V_{CC} = 5.5 V$			500	μA
Ci	Input capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,		6	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		12	pF

# switching characteristics, TA = 0 °C to 70 °C, V<sub>CC</sub> = 5 V $\pm$ 10% (see Figure 1)<sup>†</sup>

PARAMETER		TMS47	C256-15	TMS47	C256-20	TMS47	C256-25	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address		150		200		250	
ta(S)	Access time from chip select		75		75		100	
ta(PD)	Access time from power down/chip enable		150		200		250	ns
t <sub>v</sub> (A)	Output data valid after address change	0		0		0		
tdis	Output disable time from chip select/chip enable		60		60		60	

<sup>†</sup>All AC measurements are made at 10% and 90% points.

## PARAMETER MEASUREMENT INFORMATION




FIGURE 1. LOAD CIRCUIT



ROMs


7

7-42

# TMS47C256 32,768-WORD BY 8-BIT READ-ONLY MEMORY

read cycle timing Чн A0-A14 ٧IL tv(A) -٧н s ٧IL dis - t<sub>a</sub>(S) t<sub>a(A)</sub> ۷он VALID Q1-Q8 HI-Z VOL

standby mode





2 ROMs

7-43

### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47C256 is a fixed program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 32,768 8-bit words with address locations numbered 0 to 32,767. The 8-bit words are coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A14 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, or 256K EPROMs can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

### TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER: SPECIFICATION NUMBER: ROM CODE NAME:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF UP 15 ALPHANUMERIC CHARACTERS PER LINE	Р ТО
ADDRESS ACCESS TIME (SPEED):	· · ·
PACKAGE TYPE: PLASTIC (N) SURFACE I	MOUNT (FM)



## ADVANCE INFORMATION

## TMS47C512 65,536-WORD BY 8-BIT READ-ONLY MEMORY

NOVEMBER 1985

- 65,536 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL and CMOS Compatible
- Single 5-V Power Supply
- Standby Mode for Minimum Power Usage
- Maximum Access Time from Address or Power Down TMS47C512-20 200 ns TMS47C512-25 250 ns TMS47C512-30 300 ns
- Pin Compatible with 27512 EPROMs

### description

The TMS47C512 is a 524,288-bit read-only memory organized as 65,536 words of 8-bit length. This makes the TMS47C512 ideal for microprocessor-based systems. The device is fabricated using HVCMOS technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47C512 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. The chip-select and chip-enable/power-down pins are mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of the chip-select and chip-enable/power-down pins.


This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.

### operation

### address (AO-A15)

The address-valid interval determines the device cycle time. The 16-bit positive-logic address is

N PACKAGE (TOP VIEW)					
A15 A12 A7 A6 A5 A4 A1 A1 Q1 Q2 Q3 Vss	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16	VCC A14 A13 A8 A9 A11 S/S/NC A10 E/E Q8 Q7 Q6 Q5 Q4		
FN	A PAC	KAGE			



PIN NOMENCLATURE				
A0-A15	Address Inputs			
Ē/E	Chip Enable/Power Down			
NC	No Connection			
NU	Make No External Connection			
Q1-Q8	Data Out			
S/S	Chip Select			
Vcc	5-V Supply			
VSS	Ground			

decoded on-chip to select one of 65,636 words of 8-bit length in the memory array. A0 is the least-significant bit and A15 is the most-significant bit of the word address.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1985, Texas Instruments Incorporated

## TMS47C512 65,536-WORD BY 8-BIT READ-ONLY MEMORY

### chip select ( $\overline{S}$ or S)

The chip-select pin (pin 23 for the dual-in-line package and pin 25 for the chip carrier) can be programmed during mask fabrication to be active with either a high- or low-level input. When the signal on both the chip-select and chip-enable/power-down pins are active, all eight outputs are enabled; and the 8-bit addressed word can be read. When the signals on the chip-select and chip-enable/power-down pins are not active, all eight outputs are in a high-impedance state. Pin 22 (dual-in-line package) and pin 25 (chip carrier) can also be programmed as a no connection if only a chip enable is required.


#### chip enable/power down (E)

The chip-enable/power-down pin (pin 20 for the dual-in-line package and pin 23 for the chip carrier) can be programmed during mask fabrication to be active with either a high-level or low-level input. When the chip-enable/power-down pin is inactive, the chip is put into the standby mode. In this mode all outputs are in the high-impedance state.

#### data out (Q1-Q8)

The eight outputs must be enabled by the chip-select and chip-enable/power-down pins before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

The pin numbers shown are for the 28-pin dual-in-line package. Pins 20 and 22 can be active low as shown in the symbol above or active high. In addition, pin 22 can be a no connection.



### functional block diagram



## absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)0.3 V to	VCC + 0.3 V
Applied input voltage (see Note 1)0.3 V to	VCC + 0.3 V
Power dissipation	<b>T.B.D.</b>
Operating free-air temperature range	0°C to 70°C
Storage temperature range!	5°C to 150°C

NOTE 1: Voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	v
VIH	High-level input voltage	2		Vcc	v
VIL	Low-level input voltage	-0.5		0.8	V
TA	Operating free-air temperature	0	_	70	°C

Additional information on these products can be obtained from the factory as it becomes available.



## TMS47C512 65,536-WORD BY 8-BIT READ-ONLY MEMORY

## electrical characteristics, $T_A = 0$ °C to 70 °C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)


	PARAMETER	TE	ST CONDITIONS	MIN MAX	UNIT
VOH	High-level output voltage	$V_{CC} = 4.5 V,$	loH = -400 μA	2.4	v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA	0.4	· v
4	Input leakage current	$V_{CC} = 5.5 V,$	0 V ≤ V <sub>IN</sub> ≤ 5.5 V	10	μA
10	Output leakage current	$V_0 = 0 V \text{ to } V_{CC},$	Chip deselected	±10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V,$	VI = VCC Output not loaded	T.B.D.	
ICC2	Supply current from V <sub>CC</sub> (standby)	V <sub>CC</sub> = 5.5 V		T.B.D.	
Ci	Input capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,	10	pF
Co	Output capacitance	$V_0 = 0 V,$ f = 1 MHz	T <sub>A</sub> = 25°C,	15	pF

# switching characteristics, $T_A = 0$ °C to 70 °C, $V_{CC} = 5 V \pm 10\%$ (unless otherwise noted)

PARAMETER		TMS47	C512-20	TMS47	C512-25	TMS470	C512-30	
		PARAMETER		MIN	MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address		200		250		300	
ta(S)	Access time from chip select		100		100		100	
ta(PD)	Access time from power down/chip enable		200		250		300	ns
t <sub>v(A)</sub>	Output data valid after address change	0		0		0		
tdis	Output disable time from chip select		100		100		100	

<sup>†</sup>All AC measurements are made at 10% and 90% points.

## PARAMETER MEASUREMENT INFORMATION




**FIGURE 1. LOAD CIRCUIT** 

Additional information on these products can be obtained from the factory as it becomes available.



## TMS47C512 65,536-WORD BY 8-BIT READ-ONLY MEMORY





### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47C512 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code requirements. The device is organized as 65,536 8-bit words with address locations numbered 0 to 65,535. The 8-bit words can be coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A15 is the most significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, 256K, or 512K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

TABLE 1.	CUSTOMER/DEVICE	INFORMATION
----------	-----------------	-------------

CUSTOMER: SPECIFICATION NUMBER: ROM CODE NAME:	<u> </u>	ROM CODE CHECKSUM:	
CUSTOMER PART NUMBER/ CUSTOMER IS ALLOWE 15 ALPHANUMERIC CH	D TWO (2) LINES OF UP		
ADDRESS ACCESS TIME (SP	'EED):		
PACKAGE TYPE: PLASTIC (N	I) SURFACE	MOUNT (FM)	× .
PIN OPTIONS: 1=HIGH, 0=I	-OW.		
N PACKAGE: PLCC:	PIN 20: PIN 23:	PIN 22: PIN 25	

INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

ROMs

## ADVANCE INFORMATION

## TMS47C1024 131,072-WORD BY 8-BIT READ-ONLY MEMORY

NOVEMBER 1985

- 131,072 X 8 Organization
- Fully Static (No Clocks, No Refresh)
- All Inputs and Outputs TTL and CMOS Compatible
- Single 5-V Power Supply
- Standby Mode for Minimum Power Usage
- Maximum Access Time from Address or Power Down TMS47C1024-20 200 ns TMS47C1024-25 250 ns TMS47C1024-30 300 ns

#### description

The TMS47C1024 is a 1,048,576-bit read-only memory organized as 131,072 words of 8-bit length. This makes the TMS47C1024 ideal for microprocessor-based systems. The device is fabricated using HVCMOS technology for high speed and simple interface with bipolar and CMOS circuits.

The TMS47C1024 is fully compatible with Series 74, 74S, or 74LS TTL and CMOS logic. The data outputs are three state for OR-tying multiple devices on a common bus. The chipenable/power-down pin is mask programmable, providing additional system flexibility. The data at the outputs is always available during a read cycle. It is not dependent on external clocking of the chip-enable/power-down pin.


This ROM is supplied in a 28-pin dual-in-line plastic (N suffix) package designed for insertion in mounting-hole rows on 15,24-mm (600-mil) centers. It is also supplied in a 32-lead plastic leaded chip carrier package using 1,25-mm (50-mil) lead spacing. Both package styles conform to JEDEC standards. The device is designed for operation from 0°C to 70°C.

#### operation

### address (A0-A16)

The address-valid interval determines the device cycle time. The 17-bit positive-logic address is decoded on-chip to select one of 131,072 words of 8-bit length in the memory array. AO is the least-significant bit and A16 is the mostsignificant bit of the word address.

N PACKAGE (TOP VIEW)				
A15 A12 A7 A6 A5 A2 A12 A3 A12 A12 A12 A12 A12 A12 A12 A12 A12 A12	1. 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15	VCC       A14       A13       A8       A9       A11       A10       E/E       Q8       Q7       Q6       Q5	



PIN NOMENCLATURE				
A0-A16	Address Inputs			
Ē/E	Chip Enable/Power Down			
NC	No Connection			
NU	Make No Internal Connection			
Q1-Q8	Data Out			
Vcc	5-V Supply			
VSS	Ground			

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



7-51

## TMS47C1024 131,072-Word by 8-bit read-only memory


#### chip-enable/power down (E or E)

The chip-enable/power-down pin can be programmed during mask fabrication to be active with either a high- or low-level input. When the signal on the chip-enable/power-down pin is active, all eight outputs are enabled; and the 8-bit addressed word can be read. When the signal on the chip-enable/power-down pin is not active, all eight outputs are in a high-impedance state and the device goes into a standby current mode.

#### data out (Q1-Q8)

The eight outputs must be enabled by the chip-enable/power-down pin before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled (chip deselected). When disabled, the three-state outputs are in a high-impedance state. Q1 is considered the least-significant bit, Q8 the most-significant bit.

### logic symbol<sup>†</sup>




<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

The pin numbers shown are for the 28-pin dual-in-line package. Pin 20 can be active low as shown in the symbol above or active high.



# TMS47C1024 131,072-WORD BY 8-BIT READ-ONLY MEMORY

### functional block diagram



### absolute maximum ratings

Supply voltage to ground potential (see Note 1)	-0.5 V to 7 V
Applied output voltage (see Note 1)0.3 V to	VCC + 0.3 V
Applied input voltage (see Note 1)0.3 V to	VCC + 0.3 V
Power dissipation	<b>T.B.D.</b>
Operating free-air temperature range	0°C to 70°C
Storage temperature range	5°C to 150°C

NOTE 1: Voltage values are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		Vcc	V
VIL	Low-level input voltage	-0.5		0.8	V
TA	Operating free-air temperature	0		70	°C

Additional information on these products can be obtained from the factory as it becomes available.



## TMS47C1024 131,072-WORD BY 8-BIT READ-ONLY MEMORY

## electrical characteristics, $T_A = 0$ °C to 70 °C, $V_{CC} = 5$ V $\pm 10\%$ (unless otherwise noted)


	PARAMETER	TES	MIN MAX	UNIT	
VOH	High-level output voltage	V <sub>CC</sub> = 4.5 V,	$I_{OH} = -400 \mu A$	2.4	v
VOL	Low-level output voltage	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 2.1 mA	0.4	V
ų	Input leakage current	V <sub>CC</sub> = 5.5 V,	0 V ≤ V <sub>IN</sub> ≤ 5.5 V	± 10	μA
<sup>1</sup> 0	Output leakage current	$V_0 = 0.4 V \text{ to } V_{CC},$	Chip deselected	± 10	μA
ICC1	Supply current from V <sub>CC</sub> (active)	$V_{CC} = 5.5 V,$	VI = VCC Output not loaded	T.B.D.	
ICC2	Supply current from V <sub>CC</sub> (standby)	V <sub>CC</sub> = 5.5 V		T.B.D.	
Ci	Input capacitance	$V_0 = 0 V,$ f = 1 MHz	$T_{A} = 25 ^{\circ}C,$	10	pF
Co	Output capacitance	$V_0 = 0 V,$ f = 1 MHz	$T_{A} = 25 ^{\circ}C,$	15	pF

# switching characteristics, TA = 0 °C to 70 °C, VCC = 5 V $\pm$ 10% (see Figure 1)<sup>†</sup>

PARAMETER		TMS470	1024-20	TMS470	1024-25	TMS470	1024-30	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>a(A)</sub>	Access time from address		200		250		300	
ta(E)	Access time from chip enable		200		250		300	
t <sub>v(A)</sub>	Output data valid after address change	0		0		0		ns
tdis	Output disable time from chip enable	`	100		100		100	

<sup>†</sup>All AC measurements are made at 10% and 90% points.

### PARAMETER MEASUREMENT INFORMATION






Additional information on these products can be obtained from the factory as it becomes available.



## TMS47C1024 131,072-WORD BY 8-BIT READ-ONLY MEMORY



### PROGRAMMING REQUIREMENTS AND CODE ACQUISITION

PROGRAMMING REQUIREMENTS: The TMS47C1024 is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer code inputs supplied. The device is organized as 131,072 8-bit words with address locations numbered 0 to 131,071. The 8-bit words can be coded as a 2-digit hexadecimal number between 00 and FF. Q1 is considered the least-significant bit and Q8 the most-significant bit. For addresses, A0 is the least-significant bit and A16 is the most-significant bit.

CODE ACQUISITION: The input media containing the customer programming data can be in the form of EPROMs, or data formatted in card images and transmitted via computer modem (contact TI for details on card image transmission). Either 64K, 128K, 256K, 512K, or 1024K EPROMS can be used or any combination of them to supply the customer data. In addition to the input media, the information requested in Table 1 is required at the same time in order to insure proper programming of device options and accurate data control.

### TABLE 1. CUSTOMER/DEVICE INFORMATION

CUSTOMER:SPECIFICATION NUMBER:	
ROM CODE NAME:	ROM CODE CHECKSUM:
CUSTOMER PART NUMBER/SYMBOLIZATION: CUSTOMER IS ALLOWED TWO (2) LINES OF UI 15 ALPHANUMERIC CHARACTERS PER LINE	•то
ADDRESS ACCESS TIME (SPEED):	
PACKAGE TYPE: PLASTIC (N) SURFA	CE MOUNT (FM)
PIN OPTIONS: 1=HIGH, 0=LOW	
N PACKAGE: PIN 20: PLCC: PIN 23	



ROMs 7 7-56

**General Information** 1 Interchangeability Guide 2 **Glossary/Timing Conventions/Data Sheet Structure** 3 **Dynamic RAMs** 4 **Dynamic RAM Modules** 5 **EPROMs/PROMs** 6 **ROMs** 7 8 **Military Products** 9 **Applications Information** Logic Symbols 10 **Mechanical Data** 11 **ESD** Guidelines 12



### ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits.

Unused inputs must always be connected to an appropriate logic voltage level, preferably either supply voltage or ground.

Additional information concerning the handling of ESD sensitive devices is provided in Section 12 in a document entitled *"Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies."* 

8

8-2

JD PACKAGE

(TOP VIEW)

NOVEMBER 1985

- MIL-STD-883C High-Reliability Processed and -55 °C to 100 °C (S Designator) Temperature Range, 20-Pin 300-Mil Ceramic Sidebrazed Package
- Dual Accessibility One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design
- Random-Access Port Looks Exactly Like a SMJ4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536 × 1 Organization
- Supported by TI's Video System Controller (VSC)
- Maximum Access Time from RAS Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (SMJ4161-15)

   Operating . . . 250 mW (Typical)
   Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- SOE Simplifies Multiplexing of Serial Data Streams

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrenty. Production processing does not necessarily include testing of all parameters.

#### SIN 1 U20 VSS 19 SOUT SCLK 2 SOE 3 18 TR/OE 17 CAS ЪΠ 4 16]]0 wЦг RAS 16 15 T A0 A6 [] 7 14 🗍 A1 A5 🗍 8 13 🗋 A2 A4 ☐ 9 12 🗌 A3 VDD [] 10 11 D A7

	PIN NOMENCLATURE						
A0-A7	Address Inputs						
CAS	Column-Address Strobe						
D	Random-Access Data In						
a	Random-Access Data Out						
RAS	Row-Address Strobe						
SCLK	Serial Data Clock						
SIN	Serial Data In						
SOE	Serial Output Enable						
SOUT	Serial Data Out						
TR/QE	Register Transfer/Q Output Enable						
V <sub>DD</sub>	5-V Supply						
VSS	Ground						
W	Write Enable						



Copyright © 1985, Texas Instruments Incorporated



8

## SMJ4161 65,536-Bit Multiport Video RAM

#### description

The SMJ4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The randomaccess port makes the memory look like it is organized as 65,536 words of one bit each like the SMJ4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs. The SMJ4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel doublelevel polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4161 is offered in a 20-pin ceramic dual-in-line package. It is guaranteed for operation from  $T_A = -55$  °C to  $T_C = 100$  °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.


#### random access address space to sequential address space mapping

The SMJ4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent binary 10, then one to two of the most significant registers can be shifted out in order. If the two bits represent binary 10, then one to two of the most significant registers can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle (TR/QE at logic level ''0'' as RAS falls) a total fo 256 bits can be sequentially read out.

8

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

### functional block diagram



#### random-access operation

#### TR/QE

The TR/QE pin has two functions. First, it selects either register transfer or random-access operation as RAS falls, and second, if this is a random-access operation, it functions as an output enable after CAS falls.

To use the SMJ4161 in the random-access mode,  $\overline{TR}/\overline{QE}$  must be high as  $\overline{RAS}$  falls, Holding  $\overline{TR}/\overline{QE}$  high as  $\overline{RAS}$  falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be transferred, the shift registers must be connected to the bit lines. Holding  $\overline{TR}/\overline{QE}$  low as  $\overline{RAS}$  falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once  $\overrightarrow{CAS}$  has been pulled low,  $\overrightarrow{TR}/\overrightarrow{OE}$  controls when the data will appear at the Q output (if this is a read cycle). Whenever TR/QE is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).



8

Military Products

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  is held high. Data will not appear on the output until after both  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  have been brought low. In a read cycle, the guaranteed maximum output enable access time time is valid only if t<sub>CQE</sub> is greater than t<sub>CQE</sub> MAX, and t<sub>RLCL</sub> is greater than t<sub>RLCL</sub> MAX. Likewise, t<sub>a</sub>(C) MAX is valid only if t<sub>TR</sub> is greater than t<sub>RLCL</sub> MAX. Once the output is valid, it will remain valid while  $\overline{CAS}$  and  $\overline{TR}/\overline{QE}$  are both low;  $\overline{CAS}$  or  $\overline{TR}/\overline{QE}$  going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless  $\overline{CAS}$  is applied, the  $\overline{RAS}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{RAS}$  causes all bits in each row to be refreshed.  $\overline{CAS}$  can remain high (inactive) for this refresh sequence to conserve power.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.



#### sequental access operation

### TR/QE

Memory transfer operations involving parallel use of the shift register are first indicated by bringing  $\overline{TR}/\overline{QE}$  low before  $\overline{RAS}$  falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The  $\overline{W}$  line determines whether the data will be transferred from or to the shift registers.

#### write enable (W)

In the sequential access mode,  $\overline{W}$  determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array,  $\overline{W}$  is held low as  $\overline{RAS}$  falls, and, to transfer from the memory array to the shift registers,  $\overline{W}$  is held high as  $\overline{RAS}$  falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of  $\overline{RAS}$  for this mode of operation.

#### row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7,  $\overline{W}$ , and  $\overline{TR}/\overline{OE}$  are latched on the falling edge of  $\overline{RAS}$ .

#### register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when CAS falls. However, the CAS and register address signals need not be supplied every cycle, only when it is desired to change or select a new register.

#### SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The SMJ4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of  $t_a(RSO)$  from RAS high during a parallel load of the shift registers.

### SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The SMJ4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 6 ns after SCLK rises. These features make it possible to easily connect SMJ4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. If SOUT is connected to SIN, the SCLK cycle time must include  $t_{su}(SI)$ . When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

#### SOE

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of SMJ4161 memories into the same external video circuitry. When SOE is at a logic low level, SOUT will be enabled and the proper data read out. When SOE is at a logic high level, SOUT will be disabled and be in the high-impedance state.

#### refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times.



## absolute maximum ratings over operating temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin except VDD and data out (see Note 1)	– 1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	– 1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature	
Operating case temperature	100°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values in this data sheet are with respect to V<sub>SS</sub>.

#### recommended operating conditions

•		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.75	5	5.25	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		V <sub>DD</sub> +0.3	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	v
TA	Operating free-air temperature	- 55			°C
тс	Operating case temperature			100	°C

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this occurrence.

4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



			SI	AJ4161	-15	SN	AJ4161	-20	)
	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	N TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage (Q, SOUT)	I <sub>OH</sub> = −5 mA	2.4			2.4			• V
V <sub>OL</sub>	Low-level output voltage (Q, SOUT)	l <sub>OL</sub> = 4.2 mA			0.4			0.4	v
կ	Input current (leakage)	$V_{ } = 0 V$ to 5.8 V, $V_{DD} = 5 V$ , All other pins = 0 V			±10			± 10	μA
l0‡	Output current (leakage) (Q,SOUT)	$V_{O} = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$			±10			±10	μA
IDD 1	Average operating current during read or write cycle	<sup>t</sup> c(rd) = minimum cycle time, TR/QE low after RAS falls, <sup>§</sup> SCLK and SIN low, SOE high, No load on Q and SOUT		50	75		45	75	mA
IDD2¶	Standby current	After 1 – RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT		16	25		16	25	mA
IDD3	Average refresh current	t <sub>C</sub> (rd) = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/QE high, No load on Q and SOUT		42	60		37	60	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT		45	75	- -	40	75	mA
DD5	Average shift register current (includes IDD2)	RAS and CAS high, No load on Q and SOUT, t <sub>c</sub> (SCLK) = t <sub>c</sub> (SCLK) min		30	45		30	45	mA
IDD6	Worst case average DRAM and shift register current			85	100	-	85	100	mA

## electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}$ C and nominal supply voltages.

<sup>‡</sup>SOUT output current (leakage) is guaranteed but not tested.

§See appropriate timing diagram.

 $V_{\rm IL} > -0.6 V.$ 



**Military Products** 

capacitance over recommended supply voltage and operating temperature range, f = 1 MHz

	PARAMETER	TYP <sup>†</sup> MAX	UNIT
Ci(A)	Input capacitance, address inputs	4	
Ci(D)	Input capacitance, data input	4	1
Ci(RC)	Input capacitance, strobe inputs	8	]
<sup>2</sup> i(W)	Input capacitance, write enable input	8	]
Ci(CK)	Input capacitance, serial clock	8	pF
Ci(SI)	Input capacitance, serial in	4	
Ci(SOE)	Input capacitance, serial output enable	4	1
Ci(TR)	Input capacitance, register transfer input	4	]
<sup>2</sup> ο(Q)	Output capacitance, random-access data	5	]
Co(SOUT)	Output capacitance, serial out	5	]

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}$ C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

	DADAMETED	TEST CONDITIONS <sup>†</sup>	ALT.	SMJ416	61-15	SMJ41	61-20	UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>a</sub> (C)	Access time from CAS	$C_L = 80 \text{ pF},$	<sup>t</sup> CAC		100		135	
t <sub>a</sub> (QE)	Access time of Ω from TR/ΩE low	$I_{OL} = 4.2 \text{ mA},$ $I_{OH} = -5 \text{ mA}$			40		50	
t <sub>a</sub> (R)	Access time from RAS	$t_{RLCL} = max,$ $C_{L} = 80 \text{ pF},$ $I_{OL} = 4.2 \text{ mA},$ $I_{OH} = -5 \text{ mA}$	<sup>t</sup> RAC		150		200	
t <sub>a</sub> (RSO)	SOUT access time from RAS high				65		85	ns
t <sub>a</sub> (SOE)	Access time from SOE low to SOUT				45		50	
ta(SO)	Access time from SCLK	$C_L = 80 \text{ pF},$			45		55	
<sup>t</sup> dis(CH)	Q output disable time from CAS high	<sup>I</sup> OL = 4.2 mA, <sup>I</sup> OH = -5 mA	tOFF		40		40	
<sup>t</sup> dis(QE)	Q output disable time from TR/QE high				30		40	
<sup>t</sup> dis(SOE)	Serial output disable time from SOE high				20		25	

 $^{\dagger}\mbox{Figure 1}$  shows the load circuit;  $\mbox{C}\mbox{L}$  values shown are typical for test system used.



Military Products 😄

### timing requirements over recommended supply voltage range and operating temperature range

		ALT.	SMJ41	61-15	SMJ4	161-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNI
t <sub>c(P)</sub>	Page-mode cycle time	tPC ·	160		225		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	240		315		ns
tc(W)	Write cycle time	twc	240		315		ns
tc(TW)	Transfer write cycle time <sup>‡</sup>		240		315		ns
<sup>t</sup> c(Trd)	Transfer read cycle time		240		315		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	<sup>t</sup> RWC	265		330		ns
t <sub>c</sub> (SCLK)	Serial clock cycle time (see Note 5)	tscc	45	50,000	55	50,000	ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (precharge time)§	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low¶	<sup>t</sup> CAS	100	10,000	135	10,000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RL)	Pulse duration, RAS low#	<sup>t</sup> RAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		45	•	ns
tw(CKL)	Pulse duration, SCLK low		20		20		ns
tw(CKH)	Pulse duration, SCLK high		20		20		ns
tw(QE)	TR/QE pulse duration low time (read cycle)		50		50		ns
t <sub>su</sub> (CA)	Column address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row address setup time	tASR	0		0		ns
<sup>t</sup> su(RW)	$\overline{W}$ setup time before $\overline{RAS}$ low with $\overline{TR}/\overline{OE}$ low		0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		0		ns
tsu(rd)	Read command setup time	tRCS	5		5		ns
t <sub>su</sub> (WCL)	Early write command setup time before CAS low	tWCS	- 5		- 5		ns
t <sub>su</sub> (WCH)	Write command setup time before CAS high	tCWL	40		60		ns
t <sub>su</sub> (WRH)	Write command setup time before RAS high	<sup>t</sup> RWL	40		60	- -	ns
t <sub>su(TR)</sub>	TR/QE setup time before RAS low		5		5		ns
t <sub>su</sub> (SI)	Serial data setup time before SCLK high		6		6		ns
<sup>t</sup> h(SI)	Serial data in hold time after SCLK high		3		3		ns
th(CLCA)	Column address hold time after CAS low	<sup>t</sup> CAH	45		55		ns
th(RA)	Row address hold time	<sup>t</sup> RAH	20		25		ns
<sup>t</sup> h(RW)	W hold time after RAS low with TR/QE low		30		30		ns
th(RLCA)	Column address hold time after RAS low	tAR	95		120		ns

8

Continued next page.

NOTES: 5. t<sub>c(SCLK)</sub> min is tested by connecting SIN to SOUT and test conditions include t<sub>su(SI)</sub>, see paragraph entitled SIN and SOUT on page 5.

Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

7. System transition times (rise and fall) for RAS, CAS, and SCLK are to be a minimum of 3 ns and a maximum of 50 ns.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns except  $t_c(SCLK)$  which assumes  $t_t = 3$  ns.

<sup>‡</sup>Multiple transfer write cycles require separation by either a 1-µs RAS-precharge interval or any other active RAS-cycle. <sup>§</sup>Page-mode only.

In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>W(CL)</sub>). This applies to page-mode read-modify-write also.

#In a read-modify-write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).

This parameter is guaranteed but not tested.



timing requirements over recommended supply voltage range and operating case temperature range (concluded)

		ALT.	SMJ41	61-15	SMJ41	61-20	
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	110		145		ns
th(WLD)	Data hold time after ₩ low	tDH	45		55		ns
th(CHrd)	Read command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write command hold time after RAS low	twcr	110		145		ns
th(RSO)	Serial data out hold time after RAS low with TR/QE low		30		30		ns
th(SO)	Serial data out hold time after SCLK high		6		6		ns
th(TR)	TR/QE hold time after RAS low (transfer)		40		40		ns
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0.		ns
<sup>t</sup> CLQEH	Delay time CAS low to QE high		100		135		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	trsh	100		135		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	65		75		ns
<sup>t</sup> CQE	Delay time, CAS low to QE low (maximum value specified only to guarantee t <sub>a(QE)</sub> access time)			60		85	ns
TRHSC	Delay time, RAS high to SCLK high		80		80		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	50	30	65	ns
<sup>t</sup> RLWL	Delay time, RAS low to ₩ low (read-modify-write cycle only)	tRWD	135		150		ns
<sup>t</sup> CKRL	Delay time, SCLK high before RAS low with TR/QE low ☆		10		10		ns
trf(MA)	Refresh time interval, memory array	tREF1		4		4	ms
trf(SR)	Refresh time interval, shift register <sup>D</sup>	tREF2		50,000		50,000	ns

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>I</sup>This parameter is guaranteed but not tested.


\*SCLK may be high or low during t<sub>W(RL)</sub>, but there cannot be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with TR/QE low (i.e., before a transfer cycle).

"See "refresh" on page 8-7.



**Military Products** 


### PARAMETER MEASUREMENT INFORMATION



### FIGURE 1. EQUIVALENT LOAD CIRCUIT



read cycle timing






**Military Products** 


8

8-14

early write cycle timing



write cycle timing




<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.



8-16


read-write/read-modify-write cycle timing





∞ Military Products

Military Products 8



SMJ4161 65,536-BIT MULTIPORT VIDEO RAM


9. A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

8-18

TEXAS TALLAS, TEXAS 75265 POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

¢.

NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.



NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.


 A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

## Military Products

SMJ4161 65,536-BIT MULTIPORT VIDEO RAM

8-19

Military Products 🗠



SMJ4161 65,536-BIT MULTIPORT VIDEO RAM

page-mode read-modify-write cycle timing


11. A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

8-20

TEXAS INSTRUMENTS


NOTES: 8. Timing is for non-multiplexed D, Q, and Address lines.







shift register to memory timing




NOTES:12. The shift register to memory cycle is used to tranfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows. 13. SOE assumed low.

14. SCLK may be high or low during tw(RL)-

15. Multiple transfer write cycles require either a 1-µs RAS-precharge interval or any other active RAS cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.



**Military Products** 



memory to shift register timing

NOTES: 13. SOE assumed low.

14. SCLK may be high or low during tw(RL).


15. Multiple transfer write cycles require either a 500-ns RAS-precharge interval or any other active RAS cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.

16. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.




Military Products

serial data shift timing



- NOTES: 5. t<sub>C(SCLK)</sub> min is tested by connecting SIN to SOUT and test conditions include t<sub>Su(SI)</sub>, see paragraph entitled SIN and SOUT on page 5.
  - 17. While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t<sub>su(TR)</sub> and t<sub>h(TR)</sub> timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.
  - 18. When loading data into the shift register from the serial input in preparation for a shift-register-to-memory tranfer operation, the serial clock must be clocked an even number of times.

Military Products ©



TCAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length. NOTES: 13. SOE assumed low.


- 19. The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.
- 20. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRI prior to RAS falling with TR/QE low.

#### **Military Products** 8

65,536-BIT MULTIPORT VIDEO RAM **SMJ4161** 

8-25

Military Products 🛛 🛛




SMJ4161 65,536-BIT MULTIPORT VIDEO RAM

<sup>†</sup>CAS and register address need not be supplied every cycle, only when it is desired to change from one register to another. NOTES: 13. SOE assumed low.

- 20. SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to t<sub>CKRL</sub> prior to RAS falling with TR/OE low.
- 21. The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected.

8-26

TEXAS TO INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265



œ Military Products

8-27

NOVEMBER 1985

- 65,536 X 1 Organization
- DESC Approved

   SMJ4164-15JDS DESC No. 8201006EX
   SMJ4164-20JDS DESC No. 8201007EX
- Single 5-V Supply (± 10% Tolerance)
- JEDEC Standardized Pinout in Ceramic Dualin-Line Package (JD Suffix)
- Upward Pin Compatible with '4116 (16K Dynamic RAM)
- Available Temperature Ranges with MIL-STD-883C High-Reliability Processing: -S... - 55°C to 110°C -E... - 40°C to 85°C -L... 0°C to 70°C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation

   Operating . . . 125 mW (Typ)
   Standby . . . 17.5 mW (Typ)
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
<b>'4164-12</b>	120 ns	70 ns	230 ns	260 ns
′4164-15	150 ns	85 ns	260 ns	285 ns
'4164-20	200 ns	135 ns	326 ns	345 ns

 New SMOS (Scaled-MOS) N-Channel Technology

#### description

The SMJ4164 is a Military high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.


The SMJ4164 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 125 mW typical operating and 17.5 mW typical standby.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testimation of all parameters.

Fin	Copyright © 1988	6, Texas Instruments Incorporated
Texas 💘		8
INSTRUMENTS		C C
POST OFFICE BOX 225012 . DALLAS, TEXAS 75265	<b>i</b>	

JD PACKAGE (TOP VIEW)								
1 U	16	V <u>SS</u>						
2	15	CAS						
3	14	Q						
4	13	A6						
5	12	A3						
6	11	A4						
7	10	A5						
8	9	A7						

FG PACKAGE (TOP VIEW)



PI	PIN NOMENCLATURE							
A0-A7	Address Inputs							
CAS	Column-Address Strobe							
D	Data In							
NC	No Connection							
a	Data Out							
RAS	Row-Address Strobe							
VDD	5-V Supply							
VSS	Ground							
	Write Enable							

### SMJ4164 65,536-Bit Dynamic Random-Access Memory

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The SMJ4164 is offered in a 16-pin dual-in-line ceramic sidebraze package (JD suffix) and in a leadless ceramic chip carrier package (FG suffix). The JD package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers whereas the FG package is intended for surface mounting on solder lands on 1,27-mm (0.050-inch) centers. The FG package is a three-layer, 18-pad, rectangular ceramic chip carrier with dimensions of 7,37  $\times$  10,8  $\times$  1,65 mm (0.290  $\times$  0.425  $\times$  0.065 inches).

#### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable ( $\overline{W}$ ) input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to CAS, data-out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overrightarrow{CAS}$  or  $\overrightarrow{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overrightarrow{W}$  is brought low prior to  $\overrightarrow{CAS}$  and the data is strobed in by  $\overrightarrow{CAS}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overrightarrow{CAS}$  will already be low, thus the data will be strobed in by  $\overrightarrow{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the highimpedance (floating) state until  $\overrightarrow{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_a(C)$  that begins with the negative transition of  $\overrightarrow{CAS}$  as long as  $t_a(R)$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overrightarrow{CAS}$  is low;  $\overrightarrow{CAS}$  going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.




#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition,  $\overline{RAS}$  must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight RAS cycles before proper device operation is achieved.


#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



functional block diagram



### absolute maximum ratings over operating temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin except VDD and data out (see Note 1)	– 1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Minimum operating free-air temperature: S version	55°C
E version	40°C
L version	O°C
Operating case temperature: S version	110°C
E version	85°C
L version	70°C
Storage temperature range	65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to  $V_{SS}$ .

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.



		S VERSION		N	E	E VERSION L VERSION		L VERSION		N	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VDD	Supply Voltage	4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	v
VSS	Supply voltage		0			0			0		V
VIH	High-level input voltage	2.4		V <sub>CC</sub> +0.3	2.4		V <sub>CC</sub> +0.3	2.4		V <sub>CC</sub> +0.3	v
VIL	Low-level input voltage (Notes 3 and 4)	-0.6		0.8	-0.6		0.8	-0.6		0.8	v
TA	Operating free- air temperature	- 55			-40			0			°C
τ <sub>C</sub>	Operating case temperature			110	1		85			70	°C

#### recommended operating conditions

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at ~0.6 V. Test conditions should comprehend this occurrence. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

#### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST	SN	J4164-	12	SN	IJ4164-	15	
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	<sup>1</sup> OH = -5 mA	2.4			2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			0.4	V
		$V_{\rm I} = 0 V \text{ to } 5.8 V,$							
4)	Input current (leakage)	$V_{DD} = 5.5 V,$ All other pins = 0 V			±10			±10	μΑ
ю	Output current (leakage)	$V_{O} = 0.4 V \text{ to } 5.5 V,$ $V_{DD} = 5 V,$ $\overline{CAS} \text{ high}$			± 10			± 10	μA
<sup>I</sup> DD1 <sup>‡</sup>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open		40	48		35	45	mA
IDD2 <sup>§</sup>	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
<sup>I</sup> DD3 <sup>‡</sup>	Average refresh current	$t_{C}$ = minimum cycle, CAS high and RAS cycling, All outputs open		28	40		25	37	mA
IDD4	Average page-mode current	$t_{C(P)} = minimum cycle, RAS low and CAS cycling, All outputs open$		28	40		. 25	37	mA

<sup>†</sup>All typical values are at  $T_C = 25$  °C and nominal supply voltages.

<sup>‡</sup>Additional information on page 8-46.

<sup>§</sup>V<sub>IL</sub> > -0.6 V. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.



PARAMETER		TEST		SMJ4164-20		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	IOL = 4.2 mA			0.4	V
	· .	$V_{I} = 0 V$ to 5.8 V,				
կ	Input current (leakage)	$V_{DD} = 5.5 V,$			±10	μA
		All other pins = 0 V				
	· · · · · ·	$V_0 = 0.4 V$ to 5.5 V,				
10	Output current (leakage)	$V_{DD} = 5 V$			±10	μA
		CAS high	1			
1 ±	Average operating current	t <sub>c</sub> = minimum cycle		27	37	mA
IDD1 <sup>‡</sup>	during read or write cycle	All outputs open		21	37	mA
		After 1 memory cycle,				
IDD2 <sup>§</sup>	Standby current	RAS and CAS high,		3.5	5	mA
		All outputs open	-			
		t <sub>c</sub> = minimum cycle,				
<sup>1</sup> DD3 <sup>‡</sup>	Average refresh current	CAS high and RAS cycling,		20	32	mA
		All outputs open				
		<sup>t</sup> c(P) = minimum cycle,				
DD4	Average page-mode current	RAS low and CAS cycling,		20	32	mA
		All outputs open				

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at T<sub>C</sub> = 25 °C and nominal supply voltages.

<sup>‡</sup>Additional information on page 8-46.

\$VIL > -0.6 V. See Application Report entitled "TMS4164A and TMS4416 Input Diode Protection" on page 9-5.

### capacitance over recommended supply voltage range and recommended temperature range, $f = 1 \text{ MHz}^{\dagger}$

		SMJ416	
	PARAMETER	TYP <sup>‡</sup> M/	
Ci(A)	Input capacitance, address inputs	4	7 pF
C <sub>i(D)</sub>	Input capacitance, data input	4	7 pF
Ci(RC)	Input capacitance strobe inputs	8	10 pF
Ci(W)	Input capacitance, write enable input	8	10 pF
Co	Output capacitance	5	8 pF

<sup>†</sup>These parameters are guaranteed but not tested.

<sup>‡</sup>All typical values are at  $T_C = 25$  °C and nominal supply voltages.



switching characteristics over recommended supply voltage range and recommended operating temperature range

PARAMETER		TEST CONDITIONS	ALT.	SMJ4164-12		SMJ4164-15		UNIT
		TEST CONDITIONS SYMBOL		MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	CL = 80 pF, see Figure 1	<sup>t</sup> CAC		70		85	ns
<sup>t</sup> a(R)	Access time from RAS	$C_L = 80 \text{ pF}, t_{RLCL} = MAX,$ see Figure 1	<sup>t</sup> RAC		120		150	ns
<sup>t</sup> dis(CH)	Output disable time after CAS	C <sub>L</sub> = 80 pF, see Figure 1	tOFF	0	40	0	40	ns

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4	SMJ4164-20	
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 80 pF, see Figure 1	<sup>t</sup> CAC		135	ns
<sup>t</sup> a(R)	Access time from RAS	C <sub>L</sub> = 80 pF, t <sub>RLCL</sub> = MAX, see Figure 1	<sup>t</sup> RAC		200	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 80 pF, see Figure 1	tOFF	0	50	ns



timing requirements over recommended supply voltage range and recommended operating temperature range

	and the second	ALT.	SMJ4164-12		SMJ4164-15		
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t <sub>c(P)</sub>	Page-mode cycle time	tPC	130		160		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	230		260		ns
<sup>t</sup> c(W)	Write cycle time	tWC	230		260		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	260		285		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		50		ns
<sup>t</sup> w(CL)	Pulse duration, CAS low <sup>§</sup>	<sup>t</sup> CAS	70	10,000	85	10,000	ns
<sup>t</sup> w(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	80		100		ns
<sup>t</sup> w(RL)	Pulse duration, RAS low	tRAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	tWP	40		45		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	-5		- 5		ns
<sup>t</sup> su(RA)	Row-address setup time	tASR	0		0		ns
t <sub>su(D)</sub>	Data setup time	tDS	0		0		ns
<sup>t</sup> su(rd)	Read-command setup time	tRCS	0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		50		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		45		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		95		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	40		45		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	85		95		ns
<sup>t</sup> h(WLD)	Data hold time after W low	tDHW	40		45		ns
<sup>t</sup> h(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	40		45		ns
th(RLW)	Write-command hold time after RAS low	tWCR	85	-	95		ńs
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	70		85		ns

Continued next page.

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V<sub>IL</sub> max and V<sub>IH</sub> min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>Page-mode only.

<sup>§</sup>In a read-modify-cycle, t<sub>CLWL</sub> and t<sub>Su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional <u>CAS</u> low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).

These parameters are guaranteed but not tested.



timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

		ALT.	ALT. SMJ4164-12		SMJ4164-15		
-		SYMBOL	MIN	MAX	MIN	MAX	UNIT
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	40		60		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	15	45	20	50	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	85		100		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		- 5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

# timing requirements over recommended supply voltage range and recommended operating temperature range (continued)

	-	ALT.	SMJ4164-20		UNIT
		SYMBOL	MIN	MAX	UNH
t <sub>c(P)</sub>	Page-mode cycle time	tPC	225		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	330		ns
t <sub>c(W)</sub>	Write cycle time	twc	330		ns
<sup>t</sup> c(rdW)	Read-write/read-modify-write cycle time	tRWC	345		ns
<sup>t</sup> w(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	80		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t <sub>RP</sub>	120		ns
tw(RL)	Pulse duration, RAS low	tRAS	200	10,000	ns
tw(W)	Write pulse duration	tWP	55		ns
t <sub>t</sub>	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	- 5		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	80		. ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	80		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	. 55		ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	. 25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	140		ns
th(CLD)	Data hold time after CAS low	<sup>t</sup> DHC	80		ns

Continued next page.

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

<sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>Page-mode only.

<sup>§</sup>In a read-modify-cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time (t<sub>w(CL)</sub>). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (t<sub>w(RL)</sub>).



8

8-37


timing requirements over recommended supply voltage range and recommended operating temperature range (concluded)

		ALT	SMJ4164-20		
		SYMBOL	MIN	MAX	UNIT
th(RLD)	Data hold time after RAS low	tDHR	145		ns
th(WLD)	Data hold time after W low	tDHW	55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	145		ns
TRLCH	Delay time, RAS low to CAS high	tCSH	200	_	ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	135		ns
tCLWL	Delay time, CAS low to W low (read-modify-write cycle only)	tCWD	65		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	tRCD	25	65	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	130		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	-5		ns
t <sub>rf</sub>	Refresh time interval	tREF		4	ms

IThese parameters are guaranteed but not tested,


TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

### PARAMETER MEASUREMENT INFORMATION





read cycle timing



early write cycle timing tw(RL) RAS tt w(RH) <sup>t</sup>CLRH - tRLCL tCHRL <sup>t</sup>RLCH 1. tw(CL) CAS tsu(RA) tsu(CA) tw(CH) ł ŧ th(RLCA) th(RA). th(CLCA) N'T CARE A0-A7 COLUMN NEXT CYCLE ROW xxxx tWLCI 1 tsu(WCH) 11 t<sub>su</sub>(WRH) 1 th(RLW) th(CLW) 1 DON'T CARE W XX OON'T CARE ł 11 tw(W) 11 th(WLD) th(CLD) th(RLD) D DON'T CARE VALID DATA DON'T CARE - t<sub>su(D)</sub>

HI-Z

VIH

VIL

VIH

VIL

٧н

VIL

٧н

VIL

٧н

VIL

۷он

VOL

Military Products ©



8-40


n

write cycle timing t<sub>c(W)</sub> tw(RL) ⊻н RAS VIL w(RH) tt <sup>t</sup>CLRH TRLCL tCHRL <sup>t</sup>RLCH tw(CL) VIH CAS L VIL t<sub>su</sub>(RA) tw(CH) tsu(CA) th(RLCA) t+ th(RA) th(CLCA) ٧н A0-A7 ROW COLUMN DON'T CARE NEXT CYCLE VIL t<sub>su</sub>(WCH) t<sub>su</sub>(WRH) I <sup>t</sup>h RLW h(CLW) ۷н WWW, DON'T CARE W O DON'T CARE VIL tw(W) •th(WLD) → th(CLD) RLD ∨ін D DON'T CARE VALID DATA DON'T CARE VIL tsu(D) t<sub>en</sub>† tdis(CH) ۷он NOT VALID HI-Z VOL

<sup>†</sup> The enable time ( $t_{en}$ ) for a write cycle is equal in duration to the access time from  $\overline{CAS}$  ( $t_{a(C)}$ ) in a read cycle; but the active levels at the output are invalid.








TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

**Military Products** 




Texas

INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

8-43

**Military Products** 

Military Products 🗠





SMJ4164 65,536-BIT DYNAMIC RANDOM-ACCESS MEMORY

NOTE 7: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as the read and read-modify-write timing specifications are not violated.

8-44

TEXAS **TANKA** INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75285






Military Products

8-45

TEXAS TANK

**RAS-only refresh timing** 



Military Products

- 262,144 X 1 Organization
- Single 5-V Supply
- JEDEC Standardized Pinout
- Upward Pin Compatible with SMJ4164 (64K Dynamic RAM)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	READ OR
	ROW	COLUMN	WRITE
	ADDRESS	ADDRESS	CYCLE
	(MAX)	(MAX)	(MIN)
SMJ4256-15	150 ns	80 ns	260 ns
SMJ4256-20	200 ns	100 ns	330 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Power Dissipation as Low As —Operating . . . 300 mW (Typ) —Standby . . . 12.5 mW (Typ)
- MIL-STD-883C Class B High-Reliability Processing

JD PACKAGE (TOP VIEW)						
	1 C 2 3 4 5 6 7	)16 15 14 13 12 11 10	V <u>SS</u> CAS Q A6 A3 A4 A5			
VDDQ	8	9	]A7			

NOVEMBER 1985

PIN NOMENCLATURE					
A0-A8	Address Inputs				
CAS	Column-Address Strobe				
D	Data In				
Q	Data Out				
RAS	Row-Address Strobe				
VDD	5-V Supply				
VSS	Ground				
W	Write Enable				

- RAS-Only Refresh Mode
- Hidden Refresh Mode
- CAS-Before-RAS Refresh Mode
- Full Military DRAM Temperature Range Operation . . . - 55 °C to 110 °C

### description

The SMJ4256 is a high-speed, 262,144-bit dynamic random-access memory, organized as 262,144 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The SMJ4256 features maximum RAS access times of 150 ns or 200 ns. Typical power dissipation is as low as 300 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks are 125 mA typical, and a -0.5-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4256 is offered in a 16-pin ceramic dual-in-line package. It is guaranteed for operation from -55 °C to 110 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

Copyright © 1985, Texas Instruments Incorporated

### operation

#### address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable ( $\overline{W}$ ) input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{CAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{W}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{W}$  with setup and hold times referenced to this signal.

#### data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{CAS}$  as long as  $t_{a(R)}$  is satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{CAS}$  is low;  $\overline{CAS}$  going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

#### CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter t<sub>CLRL</sub>) and holding it low after RAS falls (see parameter t<sub>RLCHR</sub>). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

#### hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.

#### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row




addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by  $t_{W(RL)}$ , the maximum RAS low pulse duration.


#### power-up

To achieve proper device operation, an initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles.

### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### absolute maximum ratings over operating temperature range (unless otherwise noted)<sup>†</sup>

Voltage range for any pin including VDD supply (see Note 1)
Short circuit output current
Power dissipation
Minimum operating free-air temperature
Operating case temperature
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.75	5	5.25	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2.4		5	V
VIL	Low-level input voltage (see Note 2)	-0.5		0.6	V
TA	Operating free-air temperature	- 55			°C
TC	Operating case temperature			110	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.

	PARAMETER TEST		SMJ4256-15			SMJ4256-20			UNIT
	PARAMETER	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			2.4			<b>V</b> .
VOL	Low-level output voltage	IOL = 4.2 mA			0.4		•	0.4	v
lı	Input current (leakage)	$V_I = 0 V$ to 5 V, $V_{DD} = 5 V$ , All other pins = 0 V to 5 V	±10				±10	μA	
ю	Output current (leakage)	V <sub>O</sub> = 0 V to 5.5 V, V <sub>DD</sub> = 5 V, <del>CAS</del> high	±10		± 10 ± 1		± 10	μΑ	
IDD1	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, Output open		60	75		45	60	mA
IDD2	Standby current	After 1 memory cycle, RAS and CAS high, Output open	2.5 5			2.5	5	mA	
IDD3	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high, Output open		45	60		35	45	mA
IDD4	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling, Output open		35	50		25	45	mA

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

# capacitance over recommended supply voltage range and operating temperature range, $f\ =\ 1\ MHz$

	PARAMETER	TYP <sup>†</sup>	UNIT
Ci(A)	Input capacitance, address inputs	4	pF
Ci(D)	Input capacitance, data input	4	pF
Ci(RC)	Input capacitance strobe inputs	4	pF
Ci(W)	Input capacitance, write enable input	4	pF
Co	Output capacitance	5	pF

<sup>†</sup>All typical values are at  $T_A = 25 \,^{\circ}C$  and nominal supply voltages.

### switching characteristics over recommended supply voltage range and operating temperature range

	PARAMETER	TEST CONDITIONS <sup>†</sup>	ALT.	ALT.		SMJ4256-15		SMJ4256-20	
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> a(C)	Access time from CAS	t <sub>RLCL</sub> ≥ MAX, CL = 80 pF, I <sub>OH</sub> = – 5 mA, I <sub>OL</sub> = 4.2 mA	<sup>t</sup> CAC		80		100	. ns	
<sup>t</sup> a(R)	Access time from RAS	t <sub>RLCL</sub> = MAX, CL = 80 pF, I <sub>OH</sub> = - 5 mA, I <sub>OL</sub> =4.2 mA	<sup>t</sup> RAC		150		200	ns	
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 80 pF, I <sub>OH</sub> = – 5 mA, I <sub>OL</sub> =4.2 mA	tOFF	0	30	0	35	ns	

<sup>†</sup>Figure 1 shows the load circuit; C<sub>L</sub> values shown are typical for test system used.

		ALT.	SMJ42	256-15	5 SMJ4256-20		UNI
		SYMBOL	MIN	MAX	MIN	MAX	UNI
t <sub>c(P)</sub>	Page-mode cycle time (read or write cycle)	tPC	145		190		ns
tc(PM)	Page-mode cycle time (read-modify-write cycle)	<sup>t</sup> PCM	205		· 250		ns
<sup>t</sup> c(rd)	Read cycle time <sup>†</sup>	tRC	260		330		ns
tc(W)	Write cycle time	twc	260		330		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		390		ns
tw(CH)P	Pulse duration, CAS high (page mode)	tCP	60		80		ns
tw(CH)	Pulse duration, CAS high (non-page mode)	tCPN	60		80		'ns
tw(CL)	Pulse duration, CAS low <sup>‡</sup>	tCAS	80	10,000	100	10,000	ns
tw(RH)P	Pulse duration, RAS high (page mode)	tRP	120		120		ns
tw(RH)	Pulse duration, RAS high (non-page mode)	tRPN	100		120		ns
tw(RL)	Pulse duration, RAS low§	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		55		ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	5		5		ns
t <sub>su</sub> (D)	Data setup time	tDS	3		3		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	5		5		ns
t <sub>su</sub> (WCL)	Early write-command setup time before CAS low	tWCS	. 0		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	45		65		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	45		65		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	30		45		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	- 100		145		ns
th(CLD)	Data hold time after CAS low	tDH	50		55		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	120		155		ns
th(WLD)	Data hold time after W low	tDH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		15		ns
th(CLW)	Write-command hold time after CAS low	tWCH	50		55		ns
th(BLW)	Write-command hold time after RAS low	tWCR	120		155		ns

### timing requirements over recommended supply voltage range and operating temperature range

Continued next page.

 NOTES: 3. Timing measurements are referenced to V<sub>IL</sub> max and V<sub>IH</sub> min.
 4. System transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 50 ns. <sup>†</sup>All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL)). This applies to page-mode read-modify-write also.


In a read-modify write cycle, tRLWL and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).

		ALT.	SMJ42	56-15	SMJ42	56-20	UNIT
	·	SYMBOL	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> RLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
<sup>t</sup> CHRL	Delay time, CAS high to RAS low	tCRP	5		5		ns
<sup>t</sup> CLRH	Delay time, CAS low to RAS high	tRSH	80		100		ns
<sup>t</sup> RLCHR	Delay time, RAS low to CAS high	<sup>t</sup> CHR	30		40		ns
tCLRL	Delay time, CAS low to RAS low 1	tCSR	30		35		ns
tCLWL	Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only)	tCWD	85		90		ns
<sup>t</sup> RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	<sup>t</sup> RCD	25	70	35	100	ns
<sup>t</sup> RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	<sup>t</sup> RWD	155		190		ns
t <sub>rf</sub>	Refresh time interval	tREF		4		4	ms

timing requirements over recommended supply voltage range and operating temperature range (concluded)

NOTE 3: Timing measurements are referenced to  $V_{IL}$  max and  $V_{IH}$  min. TCAS before RAS refresh only.

### PARAMETER MEASUREMENT INFORMATION




# FIGURE 1. EQUIVALENT LOAD CIRCUIT

8

8-53

IEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265


read cycle timing



Military Products


8

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265



Military Products


8-55



<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from CAS (t<sub>a(C)</sub>) in a read cycle; but the active levels at the output are invalid.




Military Products ©




<sup>†</sup>The enable time (t<sub>en</sub>) for a write cycle is equal in duration to the access time from  $\overline{CAS} t_{a(C)}$ ) in a read cycle; but the active levels at the output are invalid.


Military Products 🖉



SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

NOTE 5: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.






Military Products

8-59

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265


NOTE 7: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.




SMJ4256 262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

# Military Products 👓

8-60



hidden refresh cycle timing<sup>†</sup>



<sup>†</sup>This timing is guaranteed but not tested.

IEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

**Military Products** 8

AUGUST 1980 - REVISED NOVEMBER 1985

- 16,384 X 4 Organization
- Single 5-V Supply (± 10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
•	ADDRESS	ADDRESS	CYCLE	CYCLE
	(MAX)	(MAX)	(MIN)	(MIN)
'4416-12	120 ns	70 ns	230 ns	320 ns
'4416-15	150 ns	80 ns	260 ns	330 ns
'4416-20	200 ns	120 ns	330 ns	440 ns

 Available Temperature Ranges with MIL-STD-883C Class B High-Reliability Processing

-S...-55°C to 100°C -E...-40°C to 85°C -L...-0°C to 70°C


- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation

   Operation . . . 200 mW (Typ)
   Standby . . . 17.5 mW (Typ)
- New SMOS (Scaled-MOS) N-Channel Technology

(TOP VIEW)						
_	_					
G (	1	$U_{18}$	] ∨ss			
DQ1 [	2	17				
DQ2 [	3	16	CAS			
Ŵ (	4	15	🗋 раз			
RAS (	5	14	] A0			
A6 (	6	13				
A5 (	17	12	A2			
A4 (	8	- 11	<b>A</b> 3			
VDD (	9	10	<b>A</b> 7			

JD PACKAGE





PIN	PIN NOMENCLATURE							
A0-A7	Address Inputs							
CAS	Column-Address Strobe							
DQ1-DQ4	Data In/Data Out							
ច	Output Enable							
RAS	Row-Address Strobe							
V <sub>DD</sub>	5-V Supply							
VSS	Ground							
$\overline{\mathbf{w}}$	Write Enable							

#### description

The SMJ4416 is a Military high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4416 features  $\overline{RAS}$  access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. 8

8-63

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ4416 is offered in 18-pin 300-mil ceramic side-braze dual-in-line and 18-pad ceramic chip-carrier packages. It is available in -55 °C to 100 °C, -40 °C to 85 °C, and 0 °C to 70 °C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 7,62 mm (300-mil) centers.

### operation

#### address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{RAS}$ ). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ( $\overline{CAS}$ ). All addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{CAS}$ .  $\overline{RAS}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{CAS}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable (W)

The read or write mode is selected through the write-enable  $(\overline{W})$  input. A logic high on the  $\overline{W}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{CAS}$ , data out will remain in the high-impedance state allowing a write cycle with  $\overline{G}$  grounded.

#### data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overrightarrow{CAS}$  or  $\overrightarrow{W}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overrightarrow{W}$  is brought low prior to  $\overrightarrow{CAS}$  and the data is strobed in by  $\overrightarrow{CAS}$  with setup and hold times referenced to this signal. In a delayed-write or read-modify-write,  $\overrightarrow{CAS}$  will already be low, thus the data will be strobed in by  $\overrightarrow{W}$  with setup and hold times referenced to this signal. In delayed or read-modify-write,  $\overrightarrow{G}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overrightarrow{CAS}$  is brought low. In a read cycle the output goes active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overrightarrow{CAS}$  as long as  $t_{a(R)}$  and  $\underline{t_{a(E)}}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overrightarrow{CAS}$  and  $\overrightarrow{G}$  are low.  $\overrightarrow{CAS}$  or  $\overrightarrow{G}$  going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overrightarrow{G}$  high prior to applying data, thus satisfying tGHD.

### output enable (G)

The  $\overline{G}$  controls the impedance of the output buffers. When  $\overline{G}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{G}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both RAS and CAS to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until  $\overline{G}$  or CAS is brought high.



### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.


### page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and RAS are applied to multiple 16K × 4 RAMs. CAS is then decoded to select the proper RAM.

#### power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{RAS}$  input must remain high for 100  $\mu$ s immediately prior to initialization. Initialization consists of performing eight  $\overline{RAS}$  cycles before proper device operation is achieved.


#### logic symbol<sup>†</sup>



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



### functional block diagram



### absolute maximum ratings over operating temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin except VDD and data out (see Note 1)
Voltage on VDD supply and data out with respect to $V_{SS}$
Short circuit output current
Power dissipation
Minimum operating free-air temperature: S version
E version
L version
Operating case temperature: S version
E version
L version
Storage temperature range

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.



### recommended operating conditions

				S VERSION		E VERSION			L VERSION			
	· · ·		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage		4.5	5	5.5	4.5	5	5.5	4.5	5	5.5	v
VSS	Supply voltage			0			0			0		v
	High-level input voltage	V <sub>DD</sub> = 4.5 V	2.4		4.8	2.4		4.8	2.4		4.8	
ViH		$V_{DD} = 5.5 V$	2.4		5.8	2.4		5.8	2.4		5.8	v
V¦L	Low-level input voltage	1	VIK		0.8	VIK		0.8	VIK		0.8	v
TA	Operating free-air temper	ature	- 55			-40			0			°C
тс	Operating case temperate	ure			100			85			70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST CONDITIONS	SMJ44		2	1.04.07
•	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	l <sub>l</sub> = - 15 mA, see Figure 1			-1.2	v
Voн	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4			v
VOL	Low-level output voltage	l <sub>OL</sub> = 4.2 mA			0.4	v
lj .	Input current (leakage)	$V_i = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5 V,$ All other pins = 0 V			± 10	μΑ
ю	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			±10	μA
IDD1 <sup>‡</sup>	Average operating current during read or write cycle	At t <sub>c</sub> = minimum cycle			54	mA
IDD2 <sup>‡</sup>	Standby current (see Note 3)	After 1 memory cycle, RAS and CAS high		3.5	5	mA
IDD3 <sup>‡</sup>	Average refresh current	$t_c = minimum cycle, RAS cycling, CAS high$			46	mA
I <sub>DD4</sub> ‡	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling			46	mA

<sup>†</sup>All typical values are at T<sub>C</sub> = 25°C and nominal supply voltages.  $^{1}\text{I}_{DD1}\text{-}^{1}\text{D}_{D4}$  are measured with open outputs. NOTE 3: V<sub>IL</sub>  $\geq$  -0.6 V on all inputs.



			SI	NJ4416	-15	SI	NJ4416-	20	1
	Standbu surrent	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	lı = -15 mA, see Figure 1			-1.2			- 1.2	v
Vон	High-level output voltage	I <sub>OH</sub> = -2 mA	2.4			2.4			v
VOL	Low-level output voltage	l <sub>OL</sub> = 4.2 mA			0.4			0.4	v
11	Input current (leakage)	$V_{I} = 0 V \text{ to } 5.8 V,$ $V_{DD} = 5 V,$ All other pins = 0 V			± 10			±10	μΑ
ю	Output current (leakage)	$V_0 = 0.4 V$ to 5.5 V, $V_{DD} = 5 V$ , $\overline{CAS}$ high			±10			±10	μA
		At t <sub>c</sub> = minimum cycle		40	48		35	42	mA
IDD2 <sup>‡</sup>	Standby current (see Note 3)	After 1 memory cycle, RAS and CAS high		3.5	5	•	3.5	5	mA
IDD3 <sup>‡</sup>	Average refresh current	t <sub>c</sub> = minimum cycle, RAS cycling, CAS high		25	40		21	34	mA
I <sub>DD4</sub> ‡	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low, CAS cycling		25	40		21	34	mA

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

<sup>†</sup>All typical values are at  $T_C = 25^{\circ}C$  and nominal supply voltages.

 $I_{DD1}-I_{DD4}$  are measured with open outputs. NOTE 3: V<sub>IL</sub>  $\geq -0.6$  V on all inputs.

### capacitance over recommended supply voltage range and recommended temperature range, $f = 1 MHz^{\dagger}$

	PARAMETER	SMJ		
	FANAMETEN	TYP <sup>‡</sup>	MAX	UNIT
C <sub>i(A)</sub>	Input capacitance, address inputs	5	7	pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs	8	10	pF
C <sub>i(W)</sub>	Input capacitance, write enable input	8	10	pF
C <sub>i/o</sub>	Input/output capacitance, data ports	8	10	pF

†These parameters are guaranteed but not tested.

‡All typical values are at T\_C = 25 °C and nominal supply voltages.



switching characteristics over recommended supply voltage range and recommended operating temperature range

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-12 MIN MAX		UNIT
t <sub>a</sub> (C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates	<sup>t</sup> CAC		70	ns
<sup>t</sup> a(R)	Access time from RAS	$t_{RLCL} = MAX,$ $C_L = 100 \text{ pF}$ Load = 2 Series, 54 TTL gates	<sup>t</sup> RAC		120	ns
<sup>t</sup> a(G)	Access time after $\overline{G}$ low	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates			30	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates	tOFF	0	30	ns
<sup>t</sup> dis(G)	Output disable time after $\overline{\mathbf{G}}$ high	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates		0	30	ns

		TEST CONDITIONS	ALT.	SMJ4416-15		SMJ4416-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	ONIT
<sup>t</sup> a(C)	Access time from CAS	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates	<sup>t</sup> CAC		80		120	ns
t <sub>a</sub> (R)	Access time from RAS	t <sub>RLCL</sub> = MAX, C <sub>L</sub> = 100 pF Load ≔ 2 Series 54 TTL gates	<sup>t</sup> RAC		150		200	ns
<sup>t</sup> a(G)	Access time after $\overline{\mathbf{G}}$ low	$C_L = 100 \text{ pF},$ Load = 2 Series 54 TTL gates			40		50	ns
<sup>t</sup> dis(CH)	Output disable time after CAS high	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates	tOFF	0	30	0	40	ns
<sup>t</sup> dis(G)	Output disable time after G high	C <sub>L</sub> = 100 pF, Load = 2 Series 54 TTL gates		o	30	0	40	ns

**Military Products** 

timing requirements over recommended supply voltage range and recommended operating temperature range

	· · · · · · · · · · · · · · · · · · ·	ALT.	SMJ4	416-12	UNIT
		SYMBOL	MIN	MAX	UNIT
t <sub>c</sub> (P)	Page-mode cycle time	tPC	120		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	230		ns
t <sub>c</sub> (W)	Write cycle time	twc	230		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	40		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	70	5000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		ns
tw(RL)	Pulse duration, RAS low	tRAS	120	5000	ns
tw(W)	Write pulse duration	twp	30		ns
tt	Transition times (rise and fall) for RAS and CAS	tŢ	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	50		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	50		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	35		ns
th(RA)	Row-address hold time	tRAH	15		ns
th(RLCA)	Column-address hold time after RAS low	tan	85		ns
th(CLD)	Data hold time after CAS low	tDH	40		ns
th(RLD)	Data hold time after RAS low	tDHR	90		ns
th(WLD)	Data hold time after W low	tDH	30		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10	· · · ·	ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(CLW)	Write-command hold time after CAS low	twch	40		ns
th(RLW)	Write-command hold time after RAS low	twcr	90		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	120		ns
	Delay time, CAS high to RAS low	tCRP	0		ns
	Delay time, CAS low to RAS high		70		ns
-CLNN	Delay time, CAS low to W low	<u></u>			
<sup>t</sup> CLWL	(read-modify-write-cycle only)#	tCWD	120		ns
	Delay time, RAS low to CAS low	·····			
TRLCL	(maximum value specified only to guarantee access time)	tRCD	20	50	ns
	Delay time, RAS low to W low				<u> </u>
<sup>t</sup> RLWL	(read-modify-write-cycle only)#	<sup>t</sup> RWD	170		ns
tue or	Delay time, W low to CAS low (early write cycle)		- 5		ns
	Delay time, G high before data applied at DQ	twcs	30		ns
tGHD	Refresh time interval			- 4	ms ms
t <sub>rf</sub>		tREF		4	Ins

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> Page mode only.

<sup>§</sup> In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL).

In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time  $t_{W}(RL)$ . These parameters are guaranteed but not tested.

<sup>#</sup> Necessary to insure  $\overline{G}$  has disabled the output buffers prior to applying data to the device.



# timing requirements over recommended supply voltage range and operating case temperature range

		ALT.	SMJ4	416-15	SMJ4	416-20	UNI
		SYMBOL	MIN	MAX	MIN	MAX	
t <sub>c</sub> (P)	Page-mode cycle time	tPC	140		210		ns
tc(rd)	Read cycle time <sup>†</sup>	tRC	260		330		ns
t <sub>c</sub> (W)	Write cycle time	twc	260		330		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	tRWC	360		440		ns
tw(CH)	Pulse duration, CAS high (precharge time) <sup>‡</sup>	tCP	50		80		ns
tw(CL)	Pulse duration, CAS low <sup>§</sup>	tCAS	80	5000	120	5000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	5000	200	5000	ns
tw(W)	Write pulse duration	twp	40		50		ns
tt	Transition times (rise and fall) for RAS and CAS	tT	3	50	3	50	ns
t <sub>su</sub> (CA)	Column-address setup time	tASC	0		0		ns
t <sub>su</sub> (RA)	Row-address setup time	tASR	0		0		ns
t <sub>su</sub> (D)	Data setup time	tDS	0	•	0		ns
t <sub>su(rd)</sub>	Read-command setup time	tRCS	ō		0		ns
t <sub>su</sub> (WCH)	Write-command setup time before CAS high	tCWL	60		80		ns
t <sub>su</sub> (WRH)	Write-command setup time before RAS high	tRWL	60		80		ns
th(CLCA)	Column-address hold time after CAS low	<sup>t</sup> CAH	40		50		ns
th(RA)	Row-address hold time	<sup>t</sup> RAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	110		130		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	<sup>t</sup> DHR	130		160		ns
th(WLD)	Data hold time after W low	<sup>t</sup> DH	40		50		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		10		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	60		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	130		160		ns
tRLCH	Delay time, RAS low to CAS high	<sup>t</sup> CSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	80		120		ns
	Delay time, CAS low to W low						
tCLWL	(read-modify-write-cycle only)#	tCWD	120		150		ns
	Delay time, RAS low to CAS low						
<sup>t</sup> RLCL	(maximum value specified only to guarantee access time)	tRCD	20	. 70	25	80	ns
	Delay time, RAS low to W low						
<sup>t</sup> RLWL	(read-modify-write-cycle only)#	tRWD	190		230		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		- 5		ns
tGHD	Delay time, G high before data applied at DQ		30		40		ns
trf	Refresh time interval	t <sub>REF</sub>		4		4	ms

8

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> Page mode only.


§ In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>.

In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time t<sub>w(RL)</sub>.

This parameter is guaranteed but not tested.




### PARAMETER MEASUREMENT INFORMATION



NOTE 4: Each input is tested separately.

FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT


read cycle timing





Military Products ©

early write cycle timing






Texas INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

⇔ Military Products

write cycle timing







Military Products ©

8-74

read-write/read-modify-write cycle timing



Military Products 🛛 🚥




SMJ4416 16,384-Word by 4-bit dynamic ram

page-mode read cycle timing

NOTE 4: A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

TEXAS INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75285



**Military Products** 

8


SMJ4416 16,384-Word by 4-bit dynamic ram

page-mode write cycle timing

TEXAS V INSTRUMENTS POST OFFICE 80X 225013 • DALLAS, TEXAS 78285

8-77

SMJ4416 16,384-Word by 4-bit dynamic ram




Military Products

8

NOTE 6: A read cycle or a write cycle can be intermixed with read-modify-write cycles as long as read and write timing specifications are not violated.

8-78

TEXAS TANK ¢



TEXAS VI INSTRUMENTS POST OFFICE BOX 225012 • DALLAS, TEXAS 75265 Military Products

Military Products 😄

**General Information** 1 Interchangeability Guide 2 **Glossary/Timing Conventions/Data Sheet Structure** 3 **Dynamic RAMs** 4 **Dynamic RAM Modules** 5 **EPROMs/PROMs** 6 ROMs 7 **Military Products** 8 **Applications Information** 9 **Logic Symbols** 10 **Mechanical Data** 11 12 **ESD** Guidelines

Applications Information o 9-2

Applications Information

**Applications Information** 

# TMS4164A and TMS4416 Input Diode Protection

The 64K DRAM family from Texas Instruments has departed from conventional input schemes for DRAMs to provide the user with improved ESD protection and input clamping diodes for negative undershoot. Both enhancements of device capability are possible due to the use by TI of a grounded epitaxial substrate in the manufacture of its 64K DRAMs. While the input circuit technique has provided the user with additional protection and ease of use, it may cause anomalous testing results for the unwary test engineer who tries to drive the inputs to large negative voltages.


Figure 1 shows an equivalent circuit for the input circuitry of the TMS4164A and the TMS4416.

The diode and transistor clamping circuit is the essential element in protecting the device from electrostatic discharge (ESD) damage. Figure 2 shows the physical layout of this circuit.


The essential element of the circuit is the input diode (A), which is surrounded by a diffused guard ring (B) connected to VSS. This circuit can be viewed as a combination of a lateral NPN transistor, a bipolar diode, and a thick field transistor — all occupying the same area and connected to the input pad. The P - /P + substrate is both

the base of the transistor and the anode of the diode. Both are connected to VSS through the resistance of the substrate from the surface of the chip to the backside. During an ESD with positive voltage, the input diffused area goes into reverse-bias breakdown, which turns on the bipolar transistor, thus clamping the input voltage. The action of the transistor is identical to second breakdown observed in conventional bipolar transistors. Once the transistor turns on, it can sink a large amount of transient current which is evenly distributed over the area of the input diffusion (collector of the lateral transistor). This avoids localized heating from the energy in the ESD. Localized heating could destroy the integrity of the input diode. For ESD with negative voltage, the diode and the transistor act to clamp the input voltage. When the input voltage drops below -0.7 V, the input diffusion appears as a cathode for a diode tied through the substrate resistance to ground. It also acts as an emitter for the lateral NPN transistor. Both elements turn on and tend to uniformly source the current in the input diffusion.


The polysilicon resistor included in the input circuit serves to limit the amount of voltage that reaches the thin oxide associated with the address buffers and clock inputs.



**Figure 1. Equivalent Input Circuitry** 







(B) CROSS SECTION OF CLAMPING CIRCUIT

Applications Information

The dynamic impedance of the input clamping circuit is considerably lower than the resistance of the polysilicon resistor.

The input circuit also offers the advantage of clamping negative undershoots on the inputs during normal operation. While this provides advantage to the board and system designer, it can cause confusion for the test engineer unless he fully understands the limits of his tester. DRAMs have historically been specified with negative dc input voltages of -1 V. In addition, they are often tested/characterized to -3 V. This testing has been done to ensure that the devices will operate correctly with a negative input undershoot, which is transient. Such testing was required due to the inability of a MOSFET of reasonable size on the chip to clamp the negative-going input and due to the susceptibility of address input buffers on some MOS RAMs to negative input undershoots. The input clamping mechanism, provided on the TMS4164A and the TMS4416, can supply sufficient current to clamp the input transient.

Difficulty in testing the device with negative dc input voltages can occur due to the tester's output driver devices going into saturation when forward biasing the input diode. Also, most testers are unable to supply the large transient current requirement during reversal of bias on the input diode and transistor. Both effects will result in distortion of the tester's waveforms. What may appear to be poor setup and hold time margins of the device may actually be a tester's inability to supply the correct waveforms to the device at the proper time.

The improvement in both ESD protection and signal undershoot on system boards offered by the input circuit may be overlooked if erroneous conclusions are drawn from incoming testing with negative dc input voltages below -0.7 V.

# TESTER LIMITATIONS WITH PROGRAMMED INPUT LOW LEVELS OF LESS THAN -0.7 V

Driver distortion occurs when input low levels are programmed for values below -0.7 V. The input diode/lateral NPN transistor shares a common PN junction which becomes forward biased at -0.7 V and below. The transistor collector, which is tied to V<sub>SS</sub>, carries most of the forward-bias current (see Figure 3).





Figure 3. Forward- to Reverse-Bias Current

The diode exhibits a classical forward- to reverse-bias recovery delay due to a momentarily large reverse current of amplitude limited only by the programmed reverse voltage V<sub>IH</sub> and driver output impedance R, i.e., the input approximates a momentary short circuit. An initially large short-circuit current plateau ( $I_R = V_{IH}/R$ ) subsequently relaxes to the normal dc reverse-bias current Is (see Figure 4). The time from the positive transition edge, corresponding to t = 0 in Figure 4, to the point where the reverse current surge relaxes to 10% of the plateau value is the diode recovery time ( $t_{off}$ ).

Figure 5 shows how the driver output waveform is altered. During forward bias, the transistor clips the negative level at VFB (in the range -0.7 V to -1.4 V) with the VIL



VIH: Address input high-level (reverse-bias)

Figure 4. Forward- to Reverse-Bias Recovery Current

9




Figure 5. Address Driver Output Voltage

level programmed over the range of -0.7 V to -6 V. During the initial reverse bias, the driver output voltage v<sub>0</sub> is given by the programmed V<sub>IH</sub> level minus the iR drop across the driver output impedance, i.e.,

$$v_0 = V_{IH} - iR$$

During the current plateau, the  $v_0$  value is essentially 0 V. The driver output voltage then recovers to the programmed value as the diode reverse current relaxes to the dc reverse-bias level IS. In effect, the  $t_{off}$  value is a measure of the time that the output waveform is distorted if the unwary engineer programs V<sub>IL</sub> values significantly below -0.7 V.

The following equation derived from diode switching theory serves to estimate the magnitude of the  $t_{off}$  values for input levels below -1 V.

$$t_{off} = 40 [r - [r/(r + 1)]^2]$$
 ms  
where  $r = -(V_{IL} + 1)/V_{IH}$   
and  $V_{II} < -1 V$ 

The coefficient 40 ns is a characteristic of the diode structure and physical parameters of the material. For example,  $V_{IL} = -3 V$  and  $V_{IH} = +3 V$  give  $t_{off} = 20$  ns. This estimate is not accurate at very small forward-bias

values, because it ignores the rise time of the driver's positive transition edge. As long as the predicted value is greater than or equal to the edge transition time, the estimate is good. It is assumed that driver output impedance has the same value R at both upper and lower levels,  $V_{IH}$  and  $V_{IL}$ .

The distortion in driver waveform, shown in Figure 5, increases as the driver input low level is progressively driven more negative. Depending on driver output impedance, only slight distortion is observed in the positive transition for input levels near -0.7 V to -1 V. This irregularity corresponds to the onset of the recovery phenomenon short-circuiting the output of the driver. Significant distortion occurs at large negative values of VIL, and the test engineer must be aware of this phenomenon to prevent erroneous conclusions as to the performance of the device.

The input transistor provides great advantage to device use in a system environment. In a system, the negative undershoot of an address line is caused by transient transmission-line reflections (undershoot of negative-edge transitions). Here the input transistor clips much of the swing below -0.7 V on the address line. Positive-edge transition from a settled negative address low level, which gives rise to the forward-to reverse-bias recovery delay, does not occur in the typical system environment. Applications Information on

o

The TMS4164 ( $64K \times 1$ ) and TMS4416 ( $16K \times 4$ ) dynamic RAMs use a novel interlocked clock to yield enhanced immunity to process variations, temperature, and voltage induced parametric changes. The basic concept of an interlock clock structure is to provide a synchronous timing operation that eliminates race conditions. As an aid to understanding the interlock clock, an overview of the memory control structure and its functions will be presented first.

The TMS4164 (Figure 1) and TMS4416 (Figure 2) need a minimum of 16 address bits to address all of their 64K memory locations ( $2^{16} = 65,536$ ). Instead of physically using 16 address pins, the DRAMs only use 8 address pins and receive the addresses in two parts of 8 bits each (8 (row) and 6 (column) in the case of the TMS4416). The first 8 addresses are called the row addresses; once stable on the address pins, they are latched by the low going edge of the row address strobe (RAS) input. The 8 column address bits are then set up on the 8 address pins and latched by the low going edge of the column address strobe ( $\overline{CAS}$ ) input. The TMS4416 only uses 6 of the column address lines. disregarding A0 and A7 (These will be utilized in next generation parts providing an address for 64K ×4 memories). This sharing of address lines is known as multiplexing which keeps the number of pins on a package to a minimum.

The TMS4164 and TMS4416 use a square array of memory cells consisting of 256 rows and 256 columns which is divided into an upper and lower half. A word line (which corresponds to a row) is connected to the transfer gates of 256 cells that comprise a row of memory. The transfer gates control access to the data stored on the memory cell capacitor. The bit line (which corresponds to a half of a column) has for each half of the array 128 memory cells and 1 dummy cell connected to it via the transfer gates. Located physically between the two halves of the memory array are 256 sense amps whose inputs connect to the bit lines from each half of the array. The dummy cell provides the reference (VREF) to a sense amp to determine the state of the memory cell.

On an access cycle, the row decoders drive the selected word line high turning on all 256 transfer gates in the selected row and connect 1 memory cell to each bit line. Concurrently, dummy enable (DE) decodes and drives the transfer gates of one of the rows of dummy cells, and connects 1 dummy cell to each bit line on the opposite side of the sense amps. The dummy selection uses RA7 so that the row of dummy cells selected is on the opposite side of the sense amp from the selected row of memory cells. Connecting the memory and dummy cells to their respective bit lines causes a differential voltage to be established at the inputs of the sense amps. This differential voltage is then detected by the sense amps whose outputs will change to reflect the detected state of the memory cells. After sensing is completed, the output of the sense amp is driven back onto the bit lines to refresh the memory cells. Signal restoration is necessary because an access results in a destructive read (the memory cells no longer contain valid data after the access). This is due to the large bit line capacitance ( $\approx 600$ fF) and the relatively small capacitance of the cell (50 fF). Connecting the cell to the bit line depletes the cell charge, and makes refresh necessary to ensure valid data retention. This restoration is transparent to the user but should not be confused with providing external refresh. After sensing is completed, the data on the bit lines can now be selected by the column decoders. The column decoders select 4 of the 256 sense amps using A0-A5 (TMS4164) and A1-A6 (TMS4416) for the selection. On the TMS4164, these 4 bits are further decoded by a 1 of 4 decoder using A6 and A7 (the 4 bit output of the TMS4416 eliminates the need for the 1 of 4 decoder). This 1 of 4 selector acts as a bidirectional switch for data transfer to or from the sense amps. Now tha the basic blocks and functions of a DRAM have been described, a detailed look at the interlock scheme will be presented.

A simplified logic representation of the clock structure is shown in Figures 1 and 2. The clock interlock points are shown as inverting input NAND gates. The inputs represent timing events that must be complete before the output of the inverting input NAND gate can trigger a third event; this system provides interlocking. Approximately 60-100 clock signals are generated in a DRAM to control the various functions (address latching, decode timing, sensing, data transfers within the device, etc.); approximately 15 of these have been represented. The following discussion briefly shows the operation of the TMS4164 and TMS4416 DRAMs.

Applications Information




Figure 1. TMS4164 Block Diagram




Figure 2. TMS4416 Block Diagram

The falling edge of RAS causes R1 to latch the row addresses into the row address buffers and enables interlock point R2. The row addresses are then amplified and drive the row decoders for row selection. When RAO-RA7 are valid, the row address buffers output a signal to interlock point R2. A delay stage within R2 allows the row decoders time to complete their decoding before the output of R2 goes low. R2 going low enables the row decoders to drive the selected word line high. Interlock R2 ensures two things: the row addresses are valid, and decoding is complete before the selected word line is activated. Address RA7 causes dummy enable (DE) to select the row of dummy cells on the opposite side of the array from the selected row of memory cells. After row and dummy selection is completed, the decoders then drive the appropriate word lines high, connecting the memory and dummy cells to their corresponding bit lines. The differential voltage at the inputs of the sense amp is sensed, amplified, and driven back onto the bit lines; this refreshes the memory cells in the selected row. The sense amp control then outputs a signal to interlock RC1 that indicates sensing is complete.

A high logic level on  $\overline{CAS}$  holds the reset on Q1 active and forces the Q output of the data out buffer into a highimpedance state. A logic low level on  $\overline{CAS}$  removes the reset to allow clocking.

The falling edge of CAS causes interlock C1 to go low (assuming RAS low) driving C2 low to latch the column addresses into the column address buffers. Interlock C1 ensures that the  $\overline{CAS}$  cycle is inactive until  $\overline{RAS}$  is low. The column addresses are then amplified and drive the column decoders for column selection. With CA0-CA7 valid, the column address buffers output a signal to interlock point C3. A delay stage within C3 allows the column decoders time to complete their decoding before the output of C3 goes low. C3 going low enables the column decoders to access the selected columns (4). Interlock C3 ensures two things: the column addresses are valid, and decoding is complete before the selected columns are accessed. After selection is completed, data can now either be input or output depending on the W signal timing. Interlocks RC1 and RC2 ensure that the sense amps are active and the proper column is selected before a read or write can take place.

In the case of a read or read-modify-write cycle, the high logic level on the write line  $(\overline{W})$  prevents any transfer

into the data in register by keeping the output of W1 high. The presence of  $\overline{CAS}$  low and the output of RC1 low allows RC2's output to go low; this clocks the level of  $\overline{W}$  into register Q1. Only in the case of an early write ( $\overline{W}$  low prior to  $\overline{CAS}$  low), when the output of Q1 is not clocked to a logic one, will the data out register be maintained in the high-impedance state. In any read cycle, the output of Q1 is a logic one and the data out register is enabled although data will not be valid until  $\overline{RAS}$  and  $\overline{CAS}$  access times are both satisfied.

In a write cycle, the low logic level on  $\overline{W}$  allows the output of W1 to go low which latches the data present at D (thus the latter of either  $\overline{CAS}$  or  $\overline{W}$  going low latches the data). The logic level at the output of the data out register will remain until  $\overline{CAS}$  returns to a high level. (When  $\overline{CAS}$  is high, the output will go to a high-impedance state.) Data out reflects the data read from the cell rather than the new data that is written for read-modify-write cycles.

The  $\overline{RAS}$  low time following sensing complete, is used to restore data to the memory cells currently selected by the word line (restoration after the destructive read). Any data that is changed by a write cycle causes alterations of the sense amplifier which then stores the new data in the memory cells. When  $\overline{RAS}$  goes high, the word line is turned off and the cells now hold the data restored from the sense amps.  $\overline{RAS}$ going high initializes a precharge state used to equalize the bit lines by charging them to full VDD potential. Precharge is necessary to ensure the charge on the bit lines is equal on both sides of the sense amp. Another access cycle may begin once the precharge time has been met.

The representation used in Figures 1 and 2 is a simplified logic diagram which does not depict all points of signal interlocking. It does however demonstrate the principle of an interlocked clock scheme. The signal generation and timing becomes very critical as device delays decrease. In many dynamic RAMs there are over 100 timing signals used to control internal operations, and these timing signals are generated using delay chains without interlocking. The signal skew resulting from non-interlocked timing increases device sensitivity to operating conditions and process variations. Although the interlock clock is transparent to the user, its incorporation on the TMS4164 and TMS4416 offers greater component reliability and avoids timing race conditions inherent in previous generation DRAMs.

# ABSTRACT

The demand for high-density, cost-effective printed circuit boards has prompted the electronics industry to seek alternative methods to traditional plated-through-hole technology. One such alternative is surface mounting, a technology traditionally used in hybrid fabrication. The advantages of surface mounting are numerous but the bottom line is that it is cost effective and will begin to displace plated-throughhole technology as the availability of surface-mount components increases.

Texas Instruments is fully supporting the growth of the surface-mount industry with its line of plastic leaded chip carriers. An introduction to the surface-mount technology will be given in this application report.

### INTRODUCTION

The post molded leaded chip carrier (PLCC) was developed by Texas Instruments in 1980 to improve the packing density of ICs on printed circuit (PC) boards and overcome some of the size constraints normally caused by dualin-line (DIP) packages. The PLCC was also designed to be used under the same environmental conditions as the DIP without any reliability degradation. The PLCC occupies approximately 40% to 60% of the PC board area of an equivalent DIP, and requires no through holes (surface mount), therefore, it lowers the cost on PC boards. Unlike some surface-mounted packages, TI's PLCC requires no special PC board material considerations. The design of the lead provides compliance allowing the use of any commercial substrate. Digital, Linear, Gate Array, and MOS devices will be offered in 18-, 20-, 28-, 44-, 52-, 68-, and 84-pin packages through TI.

## **Package Outline**

The mechanical data for the PLCCs is given in Figures 1 and 2; their thermal properties are listed in Table I. The following general statements apply to the packages:

- Each of the chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high humidity conditions.
- These packages are intended for surface mounting on solder pads with 1,27-mm (0.050-inch) centers. The leads require no additional cleaning or processing when used in soldered assembly.
- All dimensions shown are metric units (millimeters), with English units (inches) shown parenthetically. Inch dimensions govern.
- Lead spacing shall be measured within the zones specified.
- 5. Tolerances are noncumulative.
- 6. Lead material CD-155. T60 (Copper Alloy).
- 7. Dimple in top of package denotes pin 1.





Figure 1. Plastic Chip Carrier Package (FP Suffix)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.


Figure 2	2.	FN	Plastic	Chip	Carrier	Package

NO. OF LEADS	PACKAGE DESIGNATION	θJA (° C/N)	θJC (° C/W)
18	FP	85.4	13.8
20	FN	113.6	37.1
28	FN	76.8	32.2
44	FN	68.0	20.3
68	FN	45.7	11.4

Table I. Thermal Properties, of Plastic Chip Carriers

## J-Lead Advantage

Texas Instruments PLCC packages are constructed with the J-lead structure due to its superior performance when mounted on a wide spectrum of substrates ranging from ceramic to epoxy-glass. This is possible due to the compliancy of the J-lead which compensates for the possible thermal mismatch between plastic packages and mounting substrates. More care must be taken when using ceramic leadless chip carriers mounted on nonceramic substrates in order to prevent solder joint fracturing under thermal cycling. The J-lead also offers advantages over plastic surface-mount packages using different lead structures. Figure 3 gives a comparison of the J-lead used on the PLCC to the "gull wing" commonly used on small-outline integrated circuits (SOICs) and "quad packs."



DEVICE AREA (16 L-PIN SOIC) =  $111.6 \text{ mm}^2$ (0.173 in<sup>2</sup>)

## ADVANTAGES

- PROVEN PROCESS
- POSITIVE SOLDER "WITNESS"
- EASY AUTO-POSITIONING
- NESTED STACKING (PERIPHERAL)

DISADVANTAGES

- EXTENDS X-Y SIZE
- LEADS SUBJECT TO DAMAGE
- HIGH PIN COUNT PACKAGES IMPRACTICAL

J-LEAD



DEVICE AREA (18-PIN PLCC) =  $98,6 \text{ mm}^2$ (0.153 in<sup>2</sup>)

# ADVANTAGES

PROVEN PROCESS

- DISADVANTAGES TOTAL PACKAGE-HEIGHT THICKER THAN SOIC
- INFRARED (IR) REFLOW DIFFICULT

- LEADS ARE COMPLIANT, USEABLE WITH PC BOARD AND CERAMIC SUBSTRATES
- MINIMUM X-Y SIZE, MAXIMUM BOARD DENSITY
- EASY AUTO POSITIONING
- LEADS WELL PROTECTED
- EASY REPLACEMENT
- SOCKETING EASY
- JEDEC STANDARDS EXIST
- STAND-OFF FROM THE BOARD ALLOWS EASY CLEANING
- LARGEST LINE OF AVAILABLE PACKAGES:
   FROM 18 TO 68 LEADS. HIGHER PIN COUNTS UNDER DEVELOPMENT

Figure 3. Gull Wing Vs. J-Lead

# Area Savings with PLCC

The PC board area savings that can be realized with the PLCC is best demonstrated by a comparison of two Texas Instruments one megabyte memory boards (see Figure 4). The DIP board is eight layers, measuring 279,4 mm (11 inches) by 355,6 mm (14 inches) with 226 ICs. The

PLCC board is four layers, measuring 165,1 mm (6.5 inches) by 243,84 mm (9.6 inches) also with 226 ICs. The savings that can be realized with the PLCC board amounts to 60% less board area at an overall cost savings of approximately 55%. This illustrates the viability of surface mount as a low cost means of improving circuit board density while reducing PC layout complexity.

Figure 4. PLCC and DIP One Megabyte Memory Expansion Boards

#### Surface Mount Component Availability

Most IC manufacturers are presently producing surfacemount components for a large part of their product line. The devices available range from the sophisticated VLSI to the discrete transistor. Non-integrated circuit components ranging from chip resistors and capacitors to surface-mount connectors are also being produced in volume by major manufacturers. As the demand for surface-mount components increases, most products now produced for standard throughhole technology will also be available in surface mount. As of the printing of this application report TI produces over 700 ICs in surface mount packages.

Surface mounting consists of five basic steps:

- 1. PC board design
- 2. Solder paste application
- 3. Component mounting
- 4. Oven drying (optional)
- 5. Solder reflow

A brief description of each step will be given; detailed descriptions of the various steps can be obtained by component and equipment suppliers and from numerous technical articles on surface mounting.

## PC Board Design

To produce reliable surface-mount PC boards the designer has to pay particular attention to IC solder pad (also termed footprint) layout. Not providing adequate footprint area and proper orientation will generally yield poor solder joints and lack of self-centering during reflow. Figure 5 shows the recommended footprints for the 18-pin PLCC. When laying out the IC footprints, as a general rule the footprint should extend approximately 10-15 mils past the outer edge of the PLCC lead. This provides a good solder fillet that will extend up the outer edge of the PLCC lead to yield a reliable solder joint that is easily inspected. The 70-80 mil length of the footprint should be a minimum, however a longer footprint can be used. It is recommended that the dimensions A and B never be less than the minimum width or length of the IC.




Figure 5. 18-Pin PLCC Footprint

# Solder Paste Application

Solder paste can be applied using several methods: screening through a stencil or stainless steel mesh, pneumatic dispensing or by hand application with a syringe. Texas Instruments recommends screening through a stainless steel screen. The screen mesh must be chosen in accordance with the mesh of the solder paste to provide an adequate emulsion of the solder paste and to prevent screen clogging. In general an 80-100 mesh screen should be used with 200 mesh or finer solder paste particle. There are a number of factors that need to be considered when selecting a solder paste, a few key factors are as follows:

- 1. Particle size
- 2. Particle shape
- 3. Percentage of metal content
- 4. Temperature range

#### **Component Placement**

The components can be placed via several different modes into the still moist solder paste. In a production environment, the components are most efficiently placed with an automatic pick-and-place machine to achieve both speed and accuracy. Presently, pick-and-place machines can place between 600 and 600,000 components per hour and are priced accordingly. In a research and development environment, hand placement can be adequate due to the forgiving nature of surface mounting. When a component is placed off center it will tend to self-align during reflow due to the surface tension of the molten solder. Naturally there are limits to the amount of misalignment are provision of adequate solder pad area, and proper placement of the solder pads with respect to the component.

### **Oven Drying**

As solder pastes have evolved over the past several years, the drying process following component placement is not always necessary. In the past, drying was necessary to drive out the solvents in the solder paste. If the solvents were not driven out, the formation of solder balls was frequent due to the out gassing of the solvents prior to reflow. Today manufacturers of solder pastes report that drying is no longer necessary when using many of the new solder paste formulations. As a wide variety of solder pastes exists, it is necessary to consult the manufacturer before determining if drying is necessary in your process.

#### Solder Reflow

While several methods of solder reflow are available, vapor phase soldering has been the most successful and is becoming the industry standard.

Two types of vapor phase systems are the batch and the in-line. The batch system is a two-vapor system that uses a fluoroinert liquid such as FC-70 for the primary vapor and a clorofluorocarbon such as trichlorotrifluoroethane (R113) as the secondary liquid (see Figure 6). The secondary liquid has a lower boiling point (47.6°C) than the primary liquid (215°C) thus acting as a blanket to prevent loss of the expensive primary liquid. The in-line system (see Figure 7) is a single-vapor system using only a primary vapor (such as FC-70). The batch system is the forerunner of the in-line and is more suited to development and small production where the in-line is tailored to a mass production atmosphere requiring good throughput and minimal operating expense. Although the two systems are targeted to different markets their basic operation is the same. Both are capable of single and double sided surface mount.

### **Batch System Operation**

The PC board complete with components is placed on an elevator and lowered into the secondary vapor. The elevator ascent-descent rate and dwell in the two vapor zones can be preset via the vapor phase machine front panel. The descent rate and hold time in the secondary zone should be set so as not to unnecessarily disrupt the secondary vapor blanket or cause defluxing of the solder paste. Lowering the board into the 215°C primary zone causes the solder to reflow. A dwell time of 10-30 seconds in the primary zone is generally sufficient for most PC boards. The dwell time in the primary zone is a function of the PC board mass. Once the solder is reflowed, the PC board is raised back into the secondary zone where the molten solder is allowed to solidify. In the batch system it is necessary to pay particular attention to the ascent-descent rate of the elevator as the disruption of the two-vapor zones will cause unnecessary loss of the expensive primary liquid.

#### In-Line System Operation

The operation of the in-line system is similar to that of the batch system except that there are no secondary vapor or dwell times with which to contend. The PC board is placed on a conveyor belt that transports it through the system at a constant speed. Passing through the vapor zone the solder becomes molten and solidifies as it moves toward the systems exit. Where the ascent-descent rate and dwell time are critical to the batch system, the conveyor speed is critical to the inline system. The speed at which the conveyor should be set is also a function of the PC board mass.




Figure 6. Vapor Phase Reflow System with Secondary Vapor Blanket




Figure 7. In-Line Single Vapor Heating System Schematic

# Cleanup

Following the soldering process, it is necessary to remove the flux residues. These residues can be removed by traditional cleanup methods if the components have approximately 5 mils clearance to the PC board. One benefit of the PLCC with its J-leads is that it provides approximately 29 mils of clearance. Special soaking, agitation, or other methods will be necessary to provide adequate cleanup for components with less that 5 mils of clearance.

# CONCLUSION

A brief overview of surface-mount technology has been given showing its advantages over standard plated-throughhole technology. Surface mounting is a cost-effective, sensible solution to the ever increasing demand for denser circuit boards. Detailed information about surface mounting is available from most major component and equipment manufacturers and through numerous technical articles on the subject. As the electronics industry strives to implement more functions in a given area, Texas Instruments believes surface mounting will become the predominant mounting technology of the future.


> MOS Memory Applications Engineering

Applications Information 10


# 64K-256K Plastic-Leaded Chip Carrier Compatibility

Designing memory arrays compatible with Texas Instruments 64K and 256K DRAMs in plastic leaded chip carrier (PLCC) is easily accomplished through proper PC board design. Unlike the 64K and 256K DIP packages which are identical, the PLCC packages have definite physical differences. This Application Report will cover those differences and how to design for compatibility along with a few general rules on PLCC footprint layout.

To design a 64K-256K compatible PLCC memory array, pin and package outline compatibility need to be considered. Figures 1 and 2 show both devices with their respective pin assignments and package outlines. The pin assignments for both devices are identical with the exception of pin 1. On the 64K package, pin 1 is a no connect (NC) and on the 256K package, pin 1 is address eight (A8). This presents no problem as the 64K device will ignore this input. The major difference between the two packages is their physical size. The 64K device is packaged in the JEDEC standard 290 mil X 425 mil (nominal) PLCC while the 256K will be package ed in the 290 mil X 490 mil PLCC. The increase in package size for the 256K device is due to its larger chip size.




a. 64K X 1



c. 64K X 1/256K X 1

PIN NOMENCLATURE			
A0-A8	Address Inputs		
CAS	Column Address Strobe		
D	Data In		
NC	No Connection		
٥	Data Out		
RAS	Row Address Strobe		
VDD	+ 5-V Supply		
Vss	Ground		
$\overline{\mathbf{w}}$	Write Enable		

Figure 1. PLCC Pin Assignments



a. 64K X 1



# Figure 2. 64K and 256K PLCC Mechanical Data




Figure 3. PLCC Footprints

Designing a PLCC memory array to accommodate both package sizes is accomplished through appropriate PLCC footprint layout. The 64K, 256K and 64K-256K PLCC footprints with recommended mechanical dimensions are given in Figure 3. The only difference between the 64K and 256K footprints are the location of the solder pads across the top and bottom of the footprints (necessary to accommodate the differences in package length). By overlaying the two footprints a 64K-256K compatible footprint can be obtained. Notice that the solder pads along both sides are unchanged from the 64K and 256K footprints while the solder pads across the top and bottom have been stretched. The only drawback to the 64K-256K compatible footprint is that when using 64K devices some memory density is sacrificed due to the extra pad length at the top and bottom of the footprint. However, this may not be a serious constraint compared to the cost of laying out and producing two separate memory boards.

To arrive at the PLCC footprint dimensions in Figure 2, several general design rules were used. Adhering to these

design rules helps to ensure good solder joint integrity between the PC board and the PLCC.

- Solder pad length should be 70-80 mils; shorter pads may cause poor solder joints, longer pads can be used but require more board area.
- 2. Solder pad width should be 25-30 mils.
- 3. The solder pads should extend a minimum of 10-15 mils past the outer edge of the PLCC leads. This provides a good solder fillet that will extend up the outer edge of the PLCC lead to yield a reliable solder joint that is easily inspected.
- 4. Footprints must be symmetrical. Solder pads on opposing sides should be of equal length and width. Solder pads on adjacent sides do not have to be of equal length and width.

This Application Report has illustrated that the 64K and 256K PLCC are compatible through proper footprint layout. Also several general footprint design rules were presented to help ensure solder joint integrity.

MOS Memory Applications Engineering

Applications Information on 9-26

# High-Performance Memory Access with the TMS4161

The dual-port concept of the TMS4161 Multiport Video RAM eliminates the large bottleneck caused by display refresh overhead by dedicating a high-speed serial port to that requirement. This enhances performance by eliminating the need for processor access to share the random-access port with display refresh. The random-access port can also be configured with a system to provide enhanced system performance over a standard memory access cycle. This involves interleaving the display memory such that multiple CPU memory access cycles. This application report presents a method in which system timing generation supports the access of interleaved banks of display VRAMs.

Figure 1 exemplifies the memory configuration for a  $1024 \times 1024$  resolution, four-plane graphics system. Memory mapping of the display requires  $1024 \times 1024$  or 1M-bits of memory per plane or a total of 64 TMS4161 devices (16 in each of the four planes). Four pixel planes are utilized to enable 16 colors to be displayed on the screen simultaneously.

Four 16-bit parallel-to-serial shift registers are added externally to correspond to the four pixel planes. The serial port of the 16 TMS4161's feed into the 16-bit external shift register which will require a reload of the on-chip 256-bit shift register every  $16 \times 256$  or every 4096 pixels (four scan lines). A TMS4161 shift register reload operation involves the transfer of a designated row of memory to the on-chip 256-bit shift register. This transfer operation is completed within a single memory cycle. In addition, the 256-bit shift register of the TMS4161 can be segmented into cascaded 64-bit increments by virtue of a selectable tap point. An alternate scheme to consider is to set the tap points on the internal 256-bit shift register of the 4161 to 64-bit increments. This allows an internal TMS4161 memory-to-shift-register transfer to occur on every scan line. With every scan line transfer, the tap point on the internal shift register will be set to the next sequential 64-bit tap point, and that section will be shifted out. Tap point utilization may serve to simplify graphics system design since memory transfer cycles will automatically occur after displaying every scan line.




Figure 1. High Performance Display Memory Block Diagram

When a memory access is attempted by the processor. all 64 memory devices will be accessed simultaneously due to the single  $\overline{RAS}$  decode signal (refer to Figure 1). The  $\overline{CAS}$ signals are then used to interleave memory access so that 16-bit (four bits from four planes corresponding to four pixels) data increments coincide with individual processor memory accesses. Four CAS signals are generated from the control circuitry and correspond to the four banks of memory in Figure 1 (CAS0-CAS3). As a result, four consecutive memory access cycles are required to obtain all 64 data bits from all 64 TMS4161 devices. The initial processor access (CAS0) will have to accommodate a wait state to realize a full DRAM access period (assuming a high-performance processor in the 125 to 150 ns cycle time range). Subsequent memory accesses (CAS1-CAS3), however, will approach the CAS access time of the device since RAS remains low and the minimum RAS-to-CAS delay has already been satisfied. The only contention problem that may arise is between a fast CAS access of a successive access with the turnoff period (tOFF) of the data from the preceding  $\overline{CAS}$  access. The possibility of this contention is eliminated due to tras (min) > 35 ns which is greater than tOFF (max) < 20 ns. This system performance criteria allows the use of a graphics processor capable of a 125 to 150 ns cycle time because of the successive nature of the memory accesses. As mentioned previously, the first processor memory access will have to incorporate a wait state; however, subsequent accesses can operate at the processor cycle time. Figures 2 and 3 are the control signal schematic and control signal timing diagram for this implementation. In Figure 2, the first S175 guad D-type flip-flop enables the memory only with the first memory request from the processor. The subsequent three processor memory requests (generated from ALE) are used to latch data on the data bus as determined from the appropriate  $\overline{CAS}$  bank enable. Circuitry and timings in Figures 2 and 3 show only the VRAM memory access timings for clarification purposes; the final system will have to arbitrate between memory access and memory transfer operations. Note that the actual cycle time of the memories, including RAS precharge periods, will be 640 ns (see Figure 3 where sixteen 40-ns clock cycles correspond to a complete memory cycle). The memory speed requirement corresponds to only the access time and not the cycle time since the memory banks are interleaved. A more practical implementation would allow for the number of memory access cycles to range from one to four to accommodate those




Figure 2. Control Logic Implementation of TMS4161 Banks




Figure 3. TMS4161 Control Timing Diagram

memory accesses which change only four pixel groups (software would be used to determine which one of four pixels to change). Peak performance will be achieved when memory is accessed in four processor memory cycle increments where average memory cycle time approaches the CAS access time. The utilization of delay lines or more optimized control signal generation could increase system performance at a greater implementation cost. Optimized control circuitry would allow timing edges to more closely align with actual memory and processor specifications to maximize performance.

The interleaved architecture offers a high performance memory access solution for those graphics system requiring:

 The high-performance requirement of a highresolution graphics or engineering work station (processor cycle time of 100-150 ns). 2. A high enough display resolution to require a large amount of memory. Specifically, the memory size must be large enough to establish a memory data path at least twofold the processor data bus width (i.e., 32-bit memory data path to a 16-bit processor).

High-performance microprocessor-based systems can take advantage of this scheme since the access time of the DRAM approaches that of the  $\overline{CAS}$  access time instead of the total DRAM cycle time. In these applications, the TMS4161 VRAM devices can be configured to yield enhanced access performance through the random-access port while simultaneously shifting data out of the serial port.

Applications Information on

Applications Information

9

# **Dual-Port Memory with High-Speed Serial Access**

Ray Pinkham Video Design Manager MOS Memory Activity Texas Instruments Incorporated P. O. Box 1443 Houston, Texas 77001

### SUMMARY

The demand for a friendlier user interface, versatility in displayed information, and color have made raster scanned bit-mapped graphics a viable and attractive approach to graphics. Traditionally, however, high resolution bit-mapped graphics systems have been cost prohibitive, owing greatly to the high cost of semiconductor memory and the system level cost of the support electronics needed to achieve the required video memory bandwidth. This paper describes a  $64K \times 1$  dynamic RAM with an onchip 256-bit shift register and fast bulk data clear capability developed specifically for video applications. The RAM, designated the TMS4161 Multiport Memory, is intended to provide relief to the graphics system designer wishing to design a bit-mapped graphics system at a reasonable cost. It also provides attractive solutions for many non-video applications.

# INTRODUCTION

Recently, there has been steady growth in the mid-to-high end arena of raster refreshed bit-mapped graphics displays, due largely to the growing demand for professional computers and work stations. Even the highest resolution displays found in CAD/CAM systems and flight simulators have turned to bit-mapped architectures. In bit-mapped displays, each pixel on the display can be controlled individually and independently, providing the ultimate in versatility. The growing appeal of bit-mapped systems is due largely to demand for:

- Friendly user interface
- Mixing of text and graphics on a single screen at will
- Flexibility in the types of information which can be displayed such as windowing, priority planing, and variable text fonts.

#### **Design Challenges for Bit-Mapped Displays**

These attractive features inherent with a bit-mapped display have historically been achievable only at high cost. The amount of memory needed to describe each pixel on the display usually dominates the system costs. Furthermore, the memory must not only be fast enough to deliver the pixel information to the display with no screen flicker, but the CPU must have enough access to the display memory to update it and prevent very long screen redraw times. Figure 1 shows the square law relationship between screen resolution, memory requirements and video pixel scan rate necessary to maintain a flickerless display operating at 60 Hz in noninterlaced mode. It is clear that high resolution bit-mapped




Figure 1. Video Memory Size and Bandwidth Requirements Vs. Resolution Showing Three Basic Categories.




Figure 2. Typical Color Graphics System Illustrating Basic Blocks. Crucial to Such a Design are the CPU to Memory and Memory to Video Bandwidth

graphics systems are very memory intensive. In very high resolution systems (greater than  $1K \times 1K$ ) incorporating color, the memory system alone, including shift registers, FIFOs multiplexers, and buffers, can represent 50% of the total graphics system cost. Previously, the high cost of the semiconductor memory chips themselves has limited the use of bit-mapped architectures. Furthermore, video memory bandwidth is often a limiting factor that the display system designer must consider. Obtaining memory chips with low cost-per-bit and high data rates has proven to be a burden-some task. Specifically, the architectures of high density dynamic RAMs have not until now been optimized for video applications.

Figure 2 illustrates a typical graphics system implementation. The key bandwidth requirements are twofold. First, the video display information contained in the bit-map memory must be transferred to the display on every vertical scan. Using available dynamic RAMs (typically 300 ns cycle time), this requires very wide (60 to 120 bit) data buses loaded in parallel into high speed TTL or ECL shift registers operating at the dot clock rate. Second, the graphics processor must be able to access the display memory often enough to keep it updated and not be locked out by the video memory controller which must keep the display refreshed.

Figure 3 shows a block diagram for a  $1K \times 1K$  black and

white display system. To maintain a 60 Hz refresh rate requires a 12 ns dot clock rate assuming horizontal and vertical retrace times of 3.6  $\mu$ s and 0.4 ms respectively. To achieve this data rate using conventional DRAMs with 300 ns cycle times requires a data bus of 32 bits or 32  $16K \times 1$ dynamic RAMs, assuming that the processor is completely locked out during active scan. Typically, the processor will share access to the memory with the video controller on a fifty-fifty basis. That is, the video will have access on one cycle, the processor on the next, and so on. This doubles the necessary data bus width which means that all 64 chips necessary to hold the  $1K \times 1K$  display (64  $\times 16K = 1K \times 1K$ = 1 megabit) will be brought out in parallel and loaded into a 64-bit shift register operating at the dot clock rate. In addition, arbitration logic must be included to determine whether the CPU or the video refresh has control of the display memory at any given time. Tristate buffers under the control of the arbiter connect the address and data buses to either the CPU or the video. Lastly, the wide video data bus creates a mismatch to the (typical) 16-bit data bus from the CPU, necessitating a bank decode of 16 bits from the CPU selected onto 16 of the 64 video data lines. Use of  $16K \times 4$  dynamic RAMs which have become available recently<sup>(1)</sup> provides some relief to the chip count problem. They reduce the DRAM chip count from 64 to only 16. They do not, however, provide any improvement with respect to reducing bus widths, eliminating support circuits, or




Figure 3. A 1K × 1K Black and White Graphics System Implemented with 16K × 1 Dynamic RAMs.




Figure 4. A 1K × 1K Black and White Graphics System Implemented with Multiport Memories.

increasing the available bandwidth between the memory and the graphics processor.

Clearly, a graphics system such as this one could be vastly improved in terms of cost and performance by: 1) decoupling the video data bus from the CPU side of the video memory, allowing simultaneous access to memory by the video and the CPU, and 2) integrating the high-speed support circuits onto the memory chips themselves.

### **Overview and Description of the TMS4161**

The display refresh function in raster scanned bit-mapped systems is very regular. Therefore, rather than simply trying to build a faster DRAM, a new architecture concept for memory devices has been developed. The Multiport Memory interfaces a high-speed 64K DRAM to an internal 256-bit dynamic shift register. This gives the device, the TMS4161, a unique dual-port-like architecture that eliminates memory contention problems and reduces the hardware complexity of bit-mapped raster scanned displays.

To lend some perspective as to what the Multiport Memory can provide, Figure 4 illustrates the same 1K × 1K black and white graphics display system implemented using TMS4161 memory chips. The arbitration logic has been significantly reduced since the CPU has total access to the video memory during active scan. This also eliminates the need for large buffer/driver circuits. Also, since the serial ports of the memory chips can operate at speeds up to 40 ns without sharing access to the memory with the CPU, the 64-bit data bus can be reduced to 16 bits and still provide the necessary bandwidth to the video. Thus the CPU data bus width has been matched to the video bus and no bank decode is necessary. Lastly, the refresh counter can, in many applications, be eliminated or at least combined into the refresh circuits needed to refresh non-video system DRAM used to store graphics commands, display lists, etc. The TMS4161 would typically boast a reduction of 72 chips (48 memory and 24 logic) versus the system implemented with 16K × 1 DRAMs. Versus the system implemented with the 16K ×4 chips, the main chip reduction comes from the 24 logic chips.


Figure 5 illustrates a block diagram of the TMS4161 showing all address, data, and control signals used for both normal DRAM (random) operation and sequential operation. The  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $R/\overline{W}$  control signals; the 8-bit multiplexed row and column address inputs; and the random data-in (D) and data-out (Q) pins provide the same interface to the DRAM portion of the Multiport Memory as for normal 64K × 1 DRAMs. In addition,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $R/\overline{W}$ , and the address inputs provide information to the Multiport Memory during transfer operations in which 256 bits of information contained in one row of the memory array is transferred in parallel into the 256-bit shift register in one 260 ns RAS cycle time.

Five additional pin functions have been added to control the serial ports. The serial input (SIN) and serial output (SOUT) deliver data to and receive data from the on chip register respectively. The serial output enable ( $\overline{SOE}$ ) pin is useful when multiplexing more than one video source into the same video circuitry. When  $\overline{SOE}$  is low, the serial output is in a low-impedance state and data can be shifted out of the register. When  $\overline{SOE}$  is high, the serial output is placed into a high-impedance state. The serial clock signal (SCLK) is the clock needed to shift data along the shift register. It is analogous to the clock input to 256 D flip-flops cascaded D to Q. The TR/QE pin serves two functions. First, it controls whether or not data is to be transferred between the shift register and the memory array during RAS low. Second, it serves as an output enable of the normal random output after  $\overline{CAS}$  goes low during random mode memory accesses. This makes it possible to multiplex address and data information onto the same bus.

The TMS4161 has three basic modes of operation:

- 1. Read from or write to the memory array via the Q and D ports.
- 2. Read from or write to the shift register via SOUT and SIN.
- 3. Transfer 256 bits of data between the shift register and the memory array.

Items 1 and 2, previously mentioned, can be performed simultaneously in the TMS4161. Since the shift register is disconnected from the memory array except when  $\overline{TR}/\overline{QE}$ is latched low on  $\overline{RAS}$  falling, the data in the register can be shifted in and out under control of the SCLK pin while normal DRAM reads and writes are taking place. The transfer of 256 bits between the register and the array can take place in either direction. That is, the memory array can be written to by transferring 256 bits into one of the memory rows or the memory array can be read from by transferring the contents of one of the memory rows into the shift register. This feature makes it possible to write a fixed row pattern to the entire memory array in just 256 cycles. This is particularly useful in double frame buffered systems in which



- DUAL PORT MEMORY ONE PARALLEL (A LA 4164), ONE SERIAL (25 MHz)
- MODES OF OPERATION
  - READ/WRITE THE 64K X 1 ARRAY VIA THE D AND Q PORT (150 ns ACCESS)
  - READ/WRITE THE 256-BIT SHIFT REGISTER VIA SERIAL PORTS (25 MHz/40 ns BIT RATE)
  - TRANSFER 256 BITS FROM ARRAY TO SHIFT REGISTER AND VICE VERSA

Figure 5. Block Diagram of the TMS4161 Multiport Memory

the contents of one frame buffer must be cleared while the other is being displayed. This feature also allows re-ordering of the memory rows which is useful for scrolling operations.

Figure 6 shows the internal architecture of the TMS4161. The 256-bit shift register is divided into two sections. The top section contains the even numbered shift register locations and the bottom section contains the odd numbered shift register locations. The two sections are interfaced to interleaved buffer circuits at the SIN and SOUT ports to deliver the register data in the proper sequence. This has been made necessary since the shift register bit, which contains six transistors, cannot be laid out in the same area as the normal dynamic RAM storage cell which contains one transistor and one capacitor. Thus, the register bit consumes the pitch of two DRAM cells.

A key feature of the TMS4161 is its segmented register architecture. The 256-bit shift register has been optimized to provide for interlaced as well an non-interlaced displays by segmenting the register into four cascaded sections. The shift register is organized as a single 256-bit shift register that can be selectively tapped every 64 bits. A two-bit code, entered onto A6 and A7 instead of a column address during a shift register transfer cycle, is used to select the one-offour tap points. For example, if the two bits are binary 00, the entire shift register of 256 bits can be shifted out in order. If the two bits are binary 01, then 192 bits starting at bit 64 can be shifted out in order. If the two bits are binary 10, then 128 bits starting at bit 128 can be shifted out in order. A binary 11 allows 64 bits starting at bit 192 to be shifted out. All bits are shifted out least-significant bit first, mostsignificant bit last with respect to the random access column address.

Consider a 1K × 1K graphics system similar to Figure 4 but using an interlaced display. In each horizontal row, 1024 pixels must be scanned. Using 16 Multiport Memory chips, this means that each chip will contain a bit of data for 64 pixels on each line. Furthermore, each time that the shift registers of the TMS4161's are loaded, the registers will contain 64 bits of information corresponding to pixels on four consecutive (adjacent) scan lines, with segment 00 being the topmost of the four scan lines and segment 11 being the bottommost of the four lines (CRT scans top to bottom). In interlaced systems, the CRT first traces out the even numbered scan lines (even field) and then the odd numbered scan lines (odd field) for every vertical scan. To start the display at scan line 0 of the even field, the register is loaded and A6 and A7 are set to 00 on the falling edge of  $\overline{CAS}$ , selecting the 00 tap point and the 64 bits in segment 00 are shifted out to the display. Since scan line 2 is needed next, the same row of 256 bits is reloaded into the shift register and segment (tap point) 10 is selected, skipping over the bits in segment 01 representing line 1. All other scan lines in the even field are put on the screen using the same procedure. After vertical retrace, the odd numbered lines are filled in by setting the tap point to 01 and then 11 during the register loads and shifting the data out.

Once the tap point is selected during a register load operation, that tap point will remain selected until  $\overline{CAS}$  goes low during the next register load operation. Thus, for noninterlaced systems, the code 00 can be applied to A6 and




Figure 6. Block Diagram of the TMS4161 Showing Segmented Register Architecture.

A7 during the first transfer operation. Subsequently  $\overline{CAS}$  can remain high during all future transfer operations and the 00 tap point will remain selected. The tap-point code is stored in static latches and will remain valid as long as power is supplied to the chip.

Figure 7 shows a timing diagram for a memory-to-register load operation followed by simultaneous and asynchronous operation of a random mode write cycle (e.g., CPU writing to video memory) and serial shift out of the register (to the video circuitry). The first bit out of the shift register is triggered off the rising edge of RAS. All subsequent 255 bits are propagated through the register off the rising edge of SCLK. To simplify designs in which non-video DRAM is contained in the same address space as the video DRAM, the TMS4161 Multiport Memory has been designed to be spec compatible with industry standard  $64K \times 1$  dynamic RAMs.

### **Graphics Applications of the TMS4161**

Figure 8 shows a basic block diagram of a  $1K \times 1K$  black and white graphics system similar to that described in Figure 4. The 16-bit CPU operates on 16 pixels at once and the pixels have a regular one-to-one correspondence with the physical memory locations. The 16-bit data bus feeds directly into the D and Q ports of the Multiport Memories. The serial output ports of the 16 memory chips feed in parallel to an external 16-bit shift register which operates at the 12 ns dot clock rate determined earlier. The TMS4161 internal shift registers need only operate at one-sixteenth of the frequency of the video dot rate, or 192 ns, well within their minimum clock period of 40 ns.

The design simplicity inherent with the TMS4161 is illustrated in Figure 9, which shows the same 16 Multiport Memory chips configured into a  $512 \times 512$  pixel display system with four bits per pixel giving 16 possible colors. The memory is organized into four color planes, each  $512 \times 512$ . Four memory chips are used for each color plane. Here the wiring of the CPU data bus onto the memory D and Q ports is slightly different. In this application the pixel information is read across the four color planes. That is, the CPU operates on four pixels at once and the computer word contains all four bits of information describing each of the four pixels as shown. The external 16-bit shift register is divided into four 4-bit registers each of which will supply one bit of information (corresponding to a single pixel) to a color look-up table on each dot clock cycle. It is interesting






Figure 7. Timing Diagram of TMS4161 Register Load Followed by Simultaneous Serial and Random Mode Access.








Figure 9. Memory Configuration of a 512 × 512 Graphics Featuring Four Bits Per Pixel. The Memory Timing of the TMS4161 Serial Ports is the same as the Black and White System in Figure 8.

to note that even though the internal shift registers of the TMS4161's must now operate at one-fourth the frequency of the external registers rather than one-sixteenth the frequency as in the previous case, there are only one-fourth as many pixels to display so the shift rate of the Multiport Memory shift registers remains 192 ns, exactly like the previous case. In fact, regardless of screen resolution and number of color planes, the shift rate required of the TMS4161 shift registers remains relatively constant. This points to a key plus in utilizing the TMS4161: design flexibility.

### Non-Video Applications of the TMS4161

The serial input port of the TMS4161 significantly enhances the chip's usefulness in both video and non-video applications. For example, it can be used to load in a video data stream in an image processor application such as charge coupled device (CCD) imagers. Non-video applications which could benefit from such a device include main memory in high-speed memory systems whereby the dual-access nature of the device facilitates disc to main memory and main memory to cache memory bulk data transfers. Tag-bit processing is greatly simplified with a substantial increase in performance. The tag bits of a data word in a computer system are read from TMS4161 memory chips and thus can be quickly set and cleared sequentially as well as be completely cleared using the fast clear feature described earlier. This can be useful in virtual memory systems when keeping track of available physical memory space. Network communications is **also** an attractive application area for the TMS4161. Whether collision detection or token ring based, 10 MHz serial data transmissions can be handled easily using the serial ports of the TMS4161 while its memory array is being accessed.

# CONCLUSION

The decreasing cost-per-bit of dynamic RAM coupled with an advanced memory architecture will provide both a cost reduction and a performance enhancement to todays' bitmapped graphics systems. By providing asynchronous random and serial ports and integrating the necessary support electronics, the TMS4161 promises to provide unprecedented design simplicity in todays systems. The TMS4161 is also well suited for a variety of non-video applications, providing performance enhancements and design simplicity here as well.

# REFERENCES

Peyton M. Cole, David W. Gulley, and Lionel White, "Wide-Word Memory Chips Spur New μP Applications", Electronic Design, Hayden: 1981.

9

1.

This paper was initially presented at WESCON '83 and is reprinted with their permission.

In many applications, there will be a need to analyze the architecture of the TMS4161 Multiport Video RAM to confirm proper operation. The purpose of this application report is to define the internal architecture and function of the TMS4161 as they relate to its operation. In this manner, the memory array and shift register of the TMS4161 can be tested properly to guarantee device adherence to application requirements.

# **INTERNAL ADDRESS WEIGHTINGS**

Sixteen address bits are needed to decode one of 65,536 memory locations in the memory array. The multiplexed addressing scheme provides for RAS (Row Address Strobe) to latch 8 row addresses, and CAS (Column Address Strobe) to latch 8 column addresses. A 256-bit shift register is integrated onto the TMS4161 to add an additional port for data access in a serial mode. The external pin address weights of the memory array (i.e., RA7 has addressing weight of 27) as indicated by Table I.

Table I. Internal Address Weightings

Desired Row or	Walaba	TMS4	1161
Column Address	Weight	Pin Name	Pin Number
(MSB) RA7,CA7	27	A7	11
RA6,CA6	26	A6	7
RA5,CA5	25	A5	8
RA4,CA4	24	A4	9
RA3,CA3	23	A3	12
RA2,CA2	22	A2	13
RA1,CA1	21	A1	14
(LSB) RAO,CAO	20	AO	15

#### **ARRAY TOPOLOGY**

The same memory array layout is utilized with the TMS4161 as with the  $64K \times 1$ , TMS4164 DRAM (See Application Note MM4164A9 for further information concerning the TMS4164 topology). Translation from the pinout of the TMS4161 to the memory array topology is represented by Figures 1(a) through 1(d). The algorithms for determining near and nearest neighbors to a monitored memory cell are summarized in Tables II and III with (R,C) representing the cell location where R = row address and C = column address.

Table II. Near and Nearest Neighbors if Row and Column Addresses are Either Both Even or Both Odd

Row Address	Nearest Neighbors	Near Neighbors
≤7F	R-2, C+1	R-2, C+0
	R+0, C+1	R+2, C+0
		R-1, C+2
≥80	R-2, C-1	R-2, C+0
	R+0, C – 1	R+2, C+0
		R-1, C-2

Table III. Near and Nearest Neighbors if Row and Column Addresses are Neither Both Even or Both Odd


Row Address	Nearest Neighbors	Near Neighbors
≤7F	R+0, C-1	R-2, C+0
	R+2, C-1	R+2, C+0
		R+1, C-2
≥80	R+0, C+1	R-2, C+0
	R+2, C+1	R+2, C+0
		R+1, C+2

# INTERNAL DATA INVERSION

Note that the algorithm changes for each half of the array due to the fact that the top half is laid out as the mirror image of the bottom half. Data in the top half of the array is stored in inverted form while data in the lower half is stored in true form. This internal data inversion is transparent to the user; however, for generation of specific patterns, this data inversion must be taken into account. Row address bit seven selects between the upper and lower memory arrays, thus the circuit shown in Figure 2 may be used to compensate for this internal data inversion. This allows data written in and read out to be the same polarity as the data stored in the addressed memory cell.

#### MEMORY ARRAY ACCESS

During an access cycle, 256 column locations are enabled by  $\overline{RAS}$  (corresponding to the selected row). Four of these 256 column locations are then decoded from CA0-CA5 after the addresses are latched by  $\overline{CAS}$ . The four column locations are then decoded by the least significant column address bits (CA0 and CA1) selecting a single bit to be read









Figure 1(a) shows the chip pinout, Figure 1(b) is a closeup of the array, Figure 1(c) shows the bit map for the rows and columns, and Figure 1(d) is a closeup of the cell topology in the array.





or written through the one-of-four data input/output selector (see Figure 3). As a result, the four internally accessed memory locations are obtained from four adjacent columns of a single accessed row. An algorithm can be developed which will calculate the other three accessed memory locations based on the position of the intended memory location in the array. This algorithm is shown in Table IV assuming the memory location (R,C) as the base location.

## Table IV. Algorithm for Determination of Additional Accessed Memory Locations

Colu Add	umn ress	Additional Accessed				
CA7	CA6	Memory Locations				
0	. 0	R+0, C+1	R+0, C+2	R+0, C+3		
0	1	R+0, C−1	R+0, C+1	R+0, C+2		
1	0	R+0, C-2	R+0, C-1	R+0, C+1		
1	1	R+0, C-3	<u>R+0, C-2</u>	R+0, C-1		

The algorithms can be useful in verifying that the one-offour data input/output select function is operating correctly on the device.

# SHIFT REGISTER FUNCTION

The significant difference between the TMS4164,  $64K \times 1$  DRAM, and the TMS4161, Multiport Video RAM, is the addition of the 256-bit shift register on the TMS4161. Important tests to evaluate are the transfer of data from a




Figure 3. TMS4161 Functional Block Diagram

memory row to the shift register and from the shift register to a memory row. These transfers are easily verified since the column address of an individual data bit in the memory row to be transferred corresponds to the same position number of the shift register. For example, the data stored in column address 127 of the row being transferred will be written to position 127 of the shift register. As a result, the data obtained from the serial stream of the shift register will correspond, one for one, to the row of memory that was transferred. In a similar fashion, serial data can be input to the shift register position 255 by the SIN input. Subsequent shift clocks to the shift register will move the data from the most significant shift register bit to the least significant bit. When fully shifted (256 clocks), the data in the shift register can be transferred to the array and will correspond to that row of memory as if that row had been sequentially written in random access mode. For additional information concerning the testing of the TMS4161, refer to the "Testing Philosophy for the TMS4161" Application Report.

#### SHIFT REGISTER ARCHITECTURE

Figure 3 is a functional block diagram of the TMS4161, Multiport Video RAM (VRAM), and Figure 4 is a block diagram of the shift register and control circuitry of the VRAM. The shift register is actually subdivided into two sections; the sections correspond to the odd and even column loctions, respectively, of the memory row to be transferred. As shown in Figure 4, the even shift register is physically located adjacent to the top half of the array, while the odd shift register is adjacent to the bottom half of the array. The two shift register sections are interleaved to vield the sequential output of the memory row: the interleaving is done synchronously with the register shift clock and automatically selects the even shift register bit for the initial output of the shift register. This is accomplished transparent to the external device operation. For those operations where the shift register is to be loaded serially from the SIN input, a dummy transfer must first be made for initialization purposes (either to or from the shift register). This serves to properly




Figure 4. TMS4161 Shift Register and Control Block Diagram

9-42

set up the serial input sequence from the input multiplexer so that the even bit shift register will be loaded first. Subsequent serial input (from SIN) will switch between the two shift registers to achieve the proper input sequence.

# SHIFT REGISTER TAP POINTS

The shift register is divided into four cascaded 64-bit shift registers segments based on the select function which is decoded by the two most significant column address bits. Tap points are set up along the 256-bit shift register at 64-bit increments. This allows the shift register to be tapped at less than 256 bits for those applications that may demand register addressability down to 64 bits. Table V illustrates the column addresses needed to select the desired tap point in the shift register.

Table V. Shift Register Tap Points

Column Address		Shift Register	Total Available	Corresponding Column
CA7	CA6	Position	S.R. Bits	Location
0	0	0	256	CO-C255
0	1	64	192	C64-C255
1	0	128	128	C128-C255
1	1	192	64	C192-C255

These tap points for the shift register are applicable only to the output of the shift register (SOUT); data into the shift register (SIN) is always shifted into position 255 (column bit 255) and shifts toward position 0 (column bit 0).

#### SUMMARY

With multiprocessor and dual-ported applications becoming very commonplace, the added features of the TMS4161 Multiport Video RAM make it an excellent choice to eliminate the bottlenecks that have previously occurred in accessing system memory. To ensure proper system performance of the TMS4161, the previous discussion has described the topological structure of the device and how it corresponds with device functionality. As a result, test algorithms can be configured which will comprehend a worst case system condition and ensure proper device operation. Texas Instruments is committed to the production of only the most reliable components, and will continue to supply the engineer with the necessary tools and support so that the components that are used will conform to his or her system and design requirements. Applications Information on

# MOS Memory Applications Engineering

# INTRODUCTION

As applications utilizing dynamic RAM's have increased, the need for a flexible DRAM has also increased. The TMS4256 and TMS4257 expand this flexibility with the advent of the latest generation, 256K dynamic RAM devices. The TMS4256 is the page-mode version while the TMS4257 is the nibble-mode version of the  $256K \times 1$  dynamic RAM's offered by Texas Instruments. The purpose of this application report is to guide the prospective DRAM user in the operation of the TMS4256 and TMS4257 to take full advantage of the device potential. Many of the same design and production techniques from the 64K DRAM generation are utilized with the 256K generation; however, there are important differences.

# ARCHITECTURE

A primary consideration in the design and development

of the 256K architecture was to retain the same refresh scheme as the previous 64K generation. Refresh for the 256K DRAM is accomplished by supplying 256 refresh cycles in a 4 ms-period. The memory array can be visualized as a matrix of 256 rows by 1024 columns which has been split into two arrays of 256 rows by 512 columns for the upper and lower halves of memory - the two halves actually mirror each other. A single refresh cycle causes a row in both upper and lower arrays to be refreshed. When a memory read or write is performed on the memory array, there are actually four memory locations that will be enabled. External to the memory array is a one-of-four selection function where one out of the four memory locations enabled from the memory array will be selected by decoding row address bit 8 and column address bit 8. As a result, a single data bit is placed at the Q output during a memory read, or a single memory location is enabled for writing the data bit D during a memory write. This architecture lends itself very easily to either nibble mode or  $\times 4$  arrangements.




Figure 1. TMS4256/TMS4257 Functional Block Diagram

### **DEVICE ENHANCEMENTS**

Several product improvements have been integrated into the TMS4256 and TMS4257 to enhance both performance of the device and user flexibility.

# SUBSTRATE PUMPS

Internally, substrate pumps have been designed to minimize the effect of control signal undershoot. Compensation circuitry is utilized to minimize fluctuations in the substrate voltage. From the device point of view, the overall result of the substrate pump is the reduction of the charge injection of minority carriers into memory cell storage capacitors and periphery circuitry. From the system point of view, it provides the designer extra margin in minimizing the effects of excessive undershoot in the system and improving the overall performance of the system.

#### FOLDED METAL BIT LINES

Two important changes were implemented with the 256K device bit lines which improve both device noise immunity and performance. Aluminum (metal) bit lines are utilized in the TMS4256 and TMS4257 where diffused bit lines were used in previous generation devices. The capacitive loading of a metal bit line is significantly less than for a diffused bit line. The folded bit line approach makes use of excellent common mode noise rejection to minimize the effects of noise on the sensing margins. Approximately the same noise levels will be experienced by two bit lines that are input to the differential sense amplifier because they are physically close and parallel to one another. Since a differential sensing scheme is used, any common noise has little effect on the sense amplifier.

#### POLYCIDE WORDS LINES

The TMS4256 and TMS4257 utilize polycide film for the word lines for enhanced device speed. Polycide is a polysilicon material which has been sputtered with a metal for the purpose of signal propagation enhancement. The relative resistance of the polycide material is a factor of ten less than that of polysilicon. As a result, reduced signal delay is achieved through the word lines without the complexity and cost of a double-metal process (metal bit line and metal word line). Architectural analysis for the 256K revealed a higher performance device would be achieved with the utilization of metal bit lines instead of metal word lines. The use of polycide word lines with its metal-like properties, became the obvious approach to achieve the fast access times necessary to accommodate required system performance.




Figure 2. Folded Bit Line and Shared Dummy Cell Concept

# SHARED FULL-SIZE DUMMY CELLS

A dummy cell is used as one input to the differential sense amplifier with the accessed memory cell being the other input. Typically, the charge from the dummy cell will create a differential voltage across the sense amplifier to distinguish between logic "1" and logic "0" of the memory cell. With the use of dummy cells that were only half the normal memory cell size (previous generation DRAM's), slight process deviations or marginalities would cause a larger performance degradation on the dummy cell than the memory cells (the net area reduction due to process variation depends directly on the perimeter of the cell). Figure 3 shows the relative effect of a 0.25 micron process deviation on both a full and half size cell. The TMS4256 and TMS4257 employ a full size dummy cell which is shared by the two columns enabled during a normal memory access cycle (see Figure 2). Recall that two rows and two columns are actually enabled in the memory array when memory read or write cycles are implemented. The overall charge distribution with respect to each bit line will be the same as with the half size dummy cell; however, process deviation effects on sense amplifier performance will be minimized. The relative voltage differential between a dummy and memory cell will remain the same despite minor process deviations.

#### REDUNDANCY

Redundancy is the technique of replacing initially defective memory locations with spare rows or columns. Redundancy has been implemented by adding two additional rows for each 64K section of the 256K DRAM (8 total), and four total additional columns. When defective memory locations are encountered on a chip during probe, one of the additional rows or columns will be physically enabled to replace the defective memory location(s) – this is accomplished by laser repair technology. This will be totally transparent to the device user, thus he will not notice a change in either performance or reliability of the part. Use of redundancy for the 256K generation enhances probe yield, especially in the early production life; this translates to lower device cost to the DRAM user.

# MULITPLEXED SENSE AMPLIFIERS

An important parameter to examine in judging a dynamic RAM's sensing capability is the capacitance ratio of the bit lines to the memory cell. Ideally, the full storage voltage of a memory cell should appear on the sense amplifier input; however, this is not practical since the input to the sense amplifier is composed of a capacitive network. The objective then is to minimize the ratio of the bit line capacitance to the memory cell capacitance in order to minimize the voltage loss and time delay of a signal enroute from a memory cell to the sense amplifier input. The multiplexed scheme allows the sense amplifier to be placed in the middle of the bit line instead of at either end, allowing selection to occur in-only half of the bit line as determined by row address bit 7. Only the half of the bit line selected at any given time will contribute to the capacitive loading on the selected cell. Consequently, the voltage loss and time delay of a memory cell signal will be half as much with the multiplexed sense amplifier architecture. The bit line to memory cell capacitance ratio for 256K generation devices is approximately 8:1.




Figure 3. Process Deviation Effects on Dummy Cells

# SHARED COLUMN DECODERS

In order to conserve silicon real estate, multiplexed column decoders are utilized with the 256K devices. Figure 1 shows how the column decoders are located down the middle of the device. Each column decoder corresponds to two sense amplifiers in both the upper and lower half of the memory array, which necessitates only 256 column decoders. Eight column addresses are needed to decode one of 256 column decoders. Each decoder selects four data bits from four columns to be sent to the periphery where row and column bit 8 is used to select one of the four bits. The resultant four columns are decoded outside of the memory array (see paragraph on Architecture).

#### **CONTROL SIGNALS USED**

In order to take advantage of the relative functional and space saving attributes of dynamic RAM's, necessary control signal implementation must be considered. These control signals follow along the line of standard DRAM control signal implementation.

# ADDRESSES (A0-A8), RAS, CAS

Eighteen address bits are necessary to decode one of 262,144 different memory locations. Since minimizing the pin count on a dynamic RAM is essential, the eighteen address lines are multiplexed. The architecture of the TMS4256 and TMS4257 can be visualized externally as a 512 row  $\times$  512 column memory cell matrix. Operating together with the row and column addresses will be the row address strobe (RAS) and column address strobe (CAS) signals, respectively. Initially, RAS will select one of 512 rows from the nine row addresses presented at the DRAM address inputs. A multiplex (MUX) signal must be generated within the system in addition to RAS and CAS in order to cause multiplexing circuitry to switch from row to column ad

dresses at the DRAM address inputs. A typical system will employ a shift register or delay line in generating  $\overline{RAS}$ , MUX, and  $\overline{CAS}$  which will be synchronized by a system clock. It is important that generation of these control signals be synchronized with the host system to optimize the memory performance within the system.

#### WRITE ENABLE (W)


A read or write function is determined by a high or low state, respectively, of the write enable signal  $(\overline{W})$ .  $\overline{W}$ will be generated by the host controller directly or through some decoding circuitry to the DRAM memory. The way in which it will appear at the DRAM  $\overline{W}$  input will depend on the type of memory cycle to be utilized with the dynamic memory. It is necessary that the generation of  $\overline{W}$  be coordinated with other control signal generation to accommodate the TMS4256 and TMS4257 memory cycle specifications.

Various combinations of these basic operational signals give the TMS4256 and TMS4257 the flexibility to adapt to different modes of operation.

# **AVAILABLE MEMORY CYCLE TYPES**

#### **READ CYCLE (REFERENCE FIGURE 4)**

A read cycle will be utilized at a point in a host controller instruction sequence where external memory is required. The condition which dictates a read cycle is to have  $\overline{W}$  high for a specified setup time before the falling edge of  $\overline{CAS}$  (t<sub>RCS</sub>). Valid data will be available at the DRAM Q output after a specified maximum period of time following  $\overline{CAS}$  low (t<sub>CAC</sub>) and  $\overline{RAS}$  low (t<sub>RAC</sub>).  $\overline{W}$  must be kept high until after both  $\overline{CAS}$  and  $\overline{RAS}$  return to high states. Data at output Q will remain valid for a maximum period of t<sub>OFF</sub> following the rising edge of  $\overline{CAS}$  before Q will go into a high-impedance condition.



# EARLY WRITE CYCLE (REFERENCE FIGURE 5)

Early write describes a write cycle where  $\overline{W}$  is taken low a minimum time period (tWCS) before  $\overline{CAS}$  goes low. Valid data must be available before the falling edge of  $\overline{CAS}$ (tDS), and is latched by  $\overline{CAS}$  at the D input. An important attribute of an early write cycle is that a high-impedance Q output is guaranteed. This will allow the user to connect both D and Q together without the utilization of three-state buffers for output control. A possible complication may arise in using a controller with a multiplexed address/data bus. Valid data will not be present on the address and data bus for a specified delay period following address latching; so  $\overline{CAS}$  going low will be forced to wait for valid data before latching it. The  $\overline{CAS}$  low period will still have to be satisfied which may cause the early write cycle to be longer than the corresponding implementation of a write cycle.

#### WRITE CYCLE (REFERENCE FIGURE 6)

A write cycle will be instituted at a point in the instruction sequence of a host controller when data is to be stored in external memory (DRAM in this case). Invalid data will be present on the DRAM Q output since the pre-condition of output three-state (tWCS in the early write cycle) was not met. However, the Q output will not be utilized during a write cycle so valid data is not necessary at Q. A problem arises with the implementation of a bidirectional data bus where contention will occur between invalid data present at O and valid data available at D. If bidirectional data lines are required, an external set of three-state buffers will be necessary to prohibit bus contention between input and output lines of the DRAM during a write cycle. A standard write cycle will have  $\overline{W}$  going low following  $\overline{CAS}$  – the data must be valid before  $\overline{W}$  goes low. In addition, the minimum specified  $\overline{CAS}$ low to  $\overline{W}$  high hold time (twCH) is important in order to guarantee sufficient time to write data to the addressed memory location. Closely related to this are the requirements for minimum  $\overline{W}$  low to  $\overline{RAS}$  high (tRWL) and  $\overline{W}$  low to  $\overline{CAS}$ high (t<sub>CWI</sub>). A write cycle will typically be used with a system with multiplexed address and data lines where data does not become valid for some delay period following address latching. Also, the system may require  $\overline{CAS}$  to go low as soon as possible in order to comprehend the minimum




Figure 6. Write Cycle Timing


specified  $\overline{CAS}$  low time – data may not be set up by this point which will prohibit an early write cycle.

# **READ-MODIFY-WRITE CYCLE** (REFERENCE FIGURE 7)

For those applications which require a specific memory location to be read and written to in the same memory cycle, a read-modify-write cycle will be the most efficient cycle. W must be high a specified setup time before the falling edge of CAS to ensure that the memory location will be read. Recall that this is the same procedure as with a standard read cycle; so valid data will appear at the output Q a maximum tCAC time from the falling edge of CAS. A read-modify-write cycle can be instituted by bringing W low after a minimum time from the falling edge of  $\overline{CAS}$  (t<sub>CWD</sub>). This minimum time will guarantee sufficient time for the data located at the accessed memory location to be enabled and sensed during the read part of the cycle. The low edge of W will latch valid input data on the data bus to the D input of the DRAM. Subsequently, satisfying minimum periods for tCWL and tRWL will ensure that valid data at the D input will properly be written to the specified memory location. If a bidirectional data bus is to be utilized, three-state buffers will be necessary to ensure no contention on the data bus between input and output data of the DRAM. Any type of application where memory must be read and manipulated quickly may utilize read-modify-write cycles.

#### **PAGE MODE (REFERENCE FIGURE 8)**

Page mode is an optional mode, designated by TMS4256, which allows the user to generate numerous memory accesses with only a single RAS low edge. It is important to note that these accesses will occur only along the same row and will require subsequent CAS pulses to coincide with new column addresses. After a particular row is latched by the RAS low signal, CAS will latch individual memory locations as it accesses various column locations within the latched row. It is necessary to provide a different column address for every memory location that is desired. In this manner, page mode can be utilized in an accelerated access of nonsuccessive memory locations if the application demands it. The RAS low maximum specification (10.0  $\mu$ s) is the limiting factor here and will allow approximately 64 read or write cycles, or 42 read-modify-write cycles before RAS must be taken high to satisfy DRAM precharge requirements (-150 ns devices). Page mode memory access



can be instituted for memory read, write, or read-modifywrite cycles.

#### NIBBLE MODE (REFERENCE FIGURE 9)

A nibble mode cycle is a cycle where up to four successive bits are read from or written to memory in an accelerated manner over conventional cycles. The TMS4257 incorporates circuitry providing nibble mode operation. All preconditions for read, write, and read-modify-write cycles hold true with nibble mode as well. Only the initial memory address needs to be presented to the DRAM for proper nibble mode operation. RAS will stay low for the complete memory operation, while CAS is toggled up to four times to drive the desired memory cycle functions. If CAS continues to be toggled past four times, the same four bits will be recycled in a modular fashion. Note that only the initial column address is needed since the other three bits are linked to the first one.

#### NIBBLE MODE VS. PAGE MODE COMPARISON

Following examination of differences between page mode and nibble mode operation, the design engineer must decide which option will best suit his application. Basically, three factors need to be analyzed:

- 1. The relative performance improvement of one option over the other,
- 2. The required additional hardware to implement one option over the other, and
- 3. The interval at which the processor can be interrupted to reaccess the DRAM.

Examination of the specification for particular speed ranges reveals, on the average, a 25-30% performance improvement of nibble mode over page mode. Practical implementation, however, shows approximately a 10% performance improvement. This practical implementation involves aligning important signal edges with an appropriate clock according to device specification guidelines. Hardware implementation for both the TMS4256 and TMS4257 will be approximately the same. The major difference with respect to hardware is that nibble mode requires only one row and one column address for four output data bits, while page mode requires one row and a separate column address for every data output; however, if the column address are sequential, they could be generated by an external counter. Nibble mode requires a RAS precharge period and a new row and column address to continue past four output bits. while the RAS low period maximum dictates the maximum number of page mode cycles that can occur before a precharge period must be inserted. As a result, those applications which require the host controller to not be interrupted while reading or writing a long continuous data stream may warrant the use of the page mode option. If the host controller can afford to be interrupted every four bits (from the data stream perspective) or if only short data bursts ( < four bits) are necessary, the nibble mode option may be preferred. It is important to note that nibble mode will continue to outperform page mode for long data streams; but this is at the expense of host controller interruption every four bits. In addition, page mode has the capability to manuever randomly through an accessed row if the application demands it.

#### **REFRESH OPTION**

Inherent with the design of a dynamic RAM memory subsystem is the need to refresh the dynamic RAM's. Refresh is necessary because charge in the individual memory cells is stored dynamically. Every row address cycle will regenerate the stored data in all memory locations of the addressed row. Thus the full memory may be refreshed in 256 cycles. Since refresh is an important consideration in the design of dynamic RAM systems, various refresh alternatives are important to retain system design flexibility. The TMS4256 and TMS4257 employ three separate ways in which dynamic RAM refresh can be implemented:

- 1. RAS-only refresh,
- 2. CAS-before-RAS refresh, and
- 3. Hidden refresh.




Figure 9. Nibble Mode R-M-W Cycle Timing

# **RAS-ONLY REFRESH**

This is the historical approach to refreshing dynamic RAM's. An external chip timer will enable an external counter at the appropriate refresh period to output the current row to be refreshed - the counter will be automatically incremented for the next refresh cycle. From the DRAM point of view, RAS is to be brought low a delay period following CAS going high (Figure 10). It is assumed that the row address has been generated by the external counter and it is valid a specified setup period before RAS goes low. Subsequent row refreshes can be done by bringing RAS high following the RAS low period, satisfying RAS high time (precharge), and again bringing RAS low (it is assumed again that the subsequent row address is valid and is setup a specified period before RAS goes low). There is no restriction as to the number of refresh cycles that can be accommodated sequentially. This is referred to as a "burst" refresh when several refresh cycles are done together. The periodic interjection of refresh cycles, one row at a time, is usually referred to as distributed refresh. Note that row address 8 is not necessary to accommodate the 256 cycle refresh.

# CAS-BEFORE-RAS REFRESH

This feature will be available on the TMS4256 and TMS4257 dynamic RAM's. This feature includes an on-chip refresh counter to eliminate the requirement for an external refresh counter. Examination of the cycle (Figure 11) reveals that CAS must be low a specified setup period before RAS goes low to enable a CAS-before-RAS refresh cycle. For successive refresh cycles, CAS can remain low while RAS is taken high to satisfy precharge requirements and obtain the next refresh address. From a system point of view, the CAS-before-RAS option allows a level of address multiplexing (for refresh) and refresh counter circuitry to be eliminated from system dynamic RAM design. The on-chip counter will enable the present refresh address when the CAS-before-RAS refresh preconditions are met. It is possible that the use of an available DRAM controller device, already provided with multiplexing and counter features, may not effectively utilize the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh feature.

# HIDDEN REFRESH

Hidden Refresh is a form of CAS-before-RAS refresh which involves attaching a refresh cycle (or multiple refresh




Figure 11. CAS-Before-RAS Refresh




Figure 12. Hidden Refresh

cycles) directly behind a normal memory cycle (Figure 12). Instead of bringing  $\overline{CAS}$  high at the end of the memory cycle as is normal,  $\overline{CAS}$  remains low indicating hidden refresh cycles are to be implemented. RAS must be brought high before hidden refresh begins in order to satisfy RAS precharge requirements. This will allow sufficient time for the current refresh row address (internally generated) to be presented at the DRAM address inputs and select the appropriate row to be refreshed. Data that was presented at Q during the memory access cycle remains valid throughout the following refresh cycle(s). Multiple refresh cycles can be implemented simply by continuing to keep  $\overline{CAS}$  low, bringing  $\overline{RAS}$  high again to satisfy precharge, and providing the next refresh address at the appropriate time.

#### CONCLUSION

The purpose of this application note has been to introduce the potential 256K DRAM designer with 256K DRAM features and flexibility. Such features as nibble mode, page mode, read-modify-write, early write (etc.) allow the designer to use the memory to fit his particular application. Refresh, historically a problem in DRAM design, has been minimized as a problem with several options. The memory depth advantages of dynamic RAM's can be easily taken advantage of with the TMS4256 and TMS4257 with minimal interface problems.

Applications Information o

# TMS4256/TMS4257 Topology

# **INTRODUCTION**

Effective dynamic RAM testing requires a thorough knowledge of the exact topology of the memory array. The most critical test routines test the pattern sensitivity of selected memory cells by performing memory accesses on surrounding cells, and monitoring the selected cells. Changes in the data stored in the monitored cell will reveal any sensitivities that the cells may have.

A total of eighteen address bits are needed to decode the one of 262,144 (256K) memory locations. The addresses are multiplexed as nine row addresses (latched by the falling edge of  $\overrightarrow{RAS}$ ) and nine column addresses (latched by the falling edge of  $\overrightarrow{CAS}$ ); which decode one of 512 rows or one of 512 columns, respectively. The nine addresses (A0-A8) appear on the pinout of the 256K in Figure 2(a), and are compatible with previous generation 64K DRAM devices. The only difference is the addition of the ninth address on pin 1 for the 256K device which was a no connect on 64K devices.

# **INTERNAL ADDRESS WEIGHTING**

A closer examination of the internal addressing scheme reveals that the external pin address names do not correspond with internal address weightings. This is not relevant to system operations since the address translation will be transparent; however, testing for memory cell pattern sensitivity depends on true address weighting. This is necessary so that actual adjacent and diagonal memory cells will be exercised when monitoring a selected memory cell for pattern sensitivities. Tables I and II indicate the true row and column addresses as a function of the external address names. It is important to note that the respective row and column internal addresses do not correspond to the same external address pin names.

Table I. Row Address Weightings

Desired Row	Walaha	TMS	4256
Address	Weight	Pin Name	Pin Number
RA8	28	A8	1
RA7	27	A7	9
RA6	26	AO	5
RA5	25	A2	6
RA4	24	A1	7
RA3	23	A5	10
RA2	22	A4	11
RA1	21	A3	12
RAO	20	A6	13

Desired Column	Maight	TMS	4256
Address	Weight	Pin Name	Pin Number
CA8	28	A7	9
CA7	27	AO	5
CA6	26	A2	6
CA5	25	A1	7
CA4	24	A5	10
CA3	23	A4	11
CA2	22	A3	12
CA1	21	A6	13
CAO	20	A8	1

#### Table II. Column Address Weightings

Since the external address names (A0-A8) correspond to different relative row and column address weights, the following multiplex configuration will simplify address decoding for the 256K DRAMs (Figure 1).




Figure 1. 256K DRAM Row and Column Multiplexer


#### **CELL NEIGHBOR DEFINITION**

With the internal address weights having been determined, the actual memory array layout must be examined to determine which memory cells are near and nearest neighbors to a given monitored memory cell. Figure 2 represents the steps of transition from the device package to the actual memory cell topology. Figure 2(a) is a representation of the TMS4256 or TMS4257 within the package, and Figure 2(b) is a photograph showing the major functional blocks of the 256K DRAM. The bit map of the memory ar-

ray is shown in Figure 2(c), while the actual cell topology for a portion of the upper and lower memory arrays are shown in Figure 2(d). From the topology (Figure 2d), there are four possible cell orientations which are dependent upon the row location of the monitored memory cell. The four memory cells outlined in Figure 2(d) indicate the four possible orientations that can occur (they are located in four separate rows). This fundamental set of cell orientations is repeated sequentially throughout the memory array. Using Figures 3(a) - 3(d) it can seen that there will be a total of 3 nearest neighbors and 9 near neighbors for each of the four orientations. In the figures, the cell marked with an X represents the cell of interest, the dark shaded cells are the nearest neighbors, and the light shaded cells represent the near neighbors.

Let (R,C) represent any cell location where R = rowand C = column. The following simple routine can be utilized to develop an algorithm which calculates the nearest and near neighbors to the monitored memory cell. Simply take the row number of the monitored memory cell and divide it by four (R/4); the remainder from this calculation can be used to qualify four sets of algorithms pertaining to four sets of rows. Alternately, RA0 and RA1 may be used to determine the neighbors as indicated in the following routine.

Row =	0,4,8,1FC RA0=0 RA1=0	1,5,9,1FD RA0=1 RA1=0	2,6,A,1FE RA0=0 RA1=1	3,7,B,1FF RA0 = 1 RA1 = 1
Remainder				
of $R/4 =$	0	1	2	3
		NEAREST	NEIGHBOR	
	R+1,C-1	R - 2, C + 0	R - 2, C + 0	R - 1, C + 0
	R+1,C+0	R - 1, C + 0	R+1,C+0	R - 1, C + 1
	R+2,C+0	<b>R</b> -1, <b>C</b> +1	R+1,C-1	R+2, C+0
		NEAR N	EIGHBOR	
	R - 2, C + 0	R - 3, C + 0	R - 2, C - 1	R - 3, C + 0
	R - 1, C - 1	R - 3, C + 1	R - 2, C + 1	R - 3, C + 1
	R - 1, C + 0	R - 2, C - 1	R-1,C-1	R - 2, C + 0
	R + 0, C - 1	R - 2, C + 1	R - 1, C + 0	R + 0, C - 1
	R+0,C+1	R+0,C-1	R+0,C-1	R+0,C+1
	R+2, C-1	R+0,C+1	R+0,C+1	R+1,C+0
	R+2, C+1	R+1,C+0	R+2,C+0	R+1,C+1
	R+3,C-1	R+1,C+1	R+3,C-1	R+2, C-1
	R+3,C+0	R+2,C+0	R+3,C+0	R+2,C+1










COLUMN



ROW




Figure 2(c). Memory Array Bit Map

 0.0
 0.1
 0.2
 0.3
 0.3

 2.0
 2.1
 2.2
 2.3
 3.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3

 0.0
 0.1
 0.2
 0.3
 0.3


 0.0
 0.1
 0.3
 0.3
 0.3

 0.0
 0.1
 0.3
 0.3
 0

Figure 2(d). Upper and Lower Array Cell Topology

9

101. IFF



The algorithm for determination of nearest and near neighbors is dependent upon which of the four possible groups of rows the monitored cell is located (there is no column dependence). The lower half of the memory array mirrors that of the upper half; notice that the positive sequence of the row count proceeds from the bottom to the top in the lower half of the memory array. Consequently, the memory cell lay-out as shown in Figure 2(d) uses the above algorithms for both halves of the memory array.

#### **INTERNAL DATA INVERSION**

The data in the memory array is stored such that half of the cells are complemented with respect to the data input. The cells that store data in this inverted form are found in the odd rows; however, the internal data inversion is transparent to the device user as it is restored to a true state when read. As a result, the least significant row address (RA0) selects between true and complement data. The circuit shown in Figure 4 will provide the necessary data conversion if it is desired to compensate for the internal data inversion within the memory array.




Figure 4. Circuit to Compensate for Internal Data Inversion

# COMMON BIT SENSITIVITY

In order to allow the same basic memory design to implement nibble mode or x4 organization, there are actually four memory locations accessed during a single memory access cycle. The four data bits accessed are decoded by the most significant row and least significant column addresses (RA8 and CA0). RA8 selects between the upper and lower halves of the memory array, while CA0 selects between adjacent bit lines. As a result, an algorithm can be developed which calculates the other three memory locations accessed based on the position of a given memory location. This algorithm is as follows assuming the memory location (R,C) as the base location:

 $\begin{array}{cccc} CA0 = & 0 & 1 & 0 \\ RA8 = & 0 & 0 & 1 \end{array}$ 

1

1

MEMORY ALGORITHMS

R+0,C+1	R + 0, C - 1	R - 256, C + 0	R-256,C-1
R+256,C+0	R + 256, C - 1	R-256,C+1	R-256,C+0
R+256,C+1	R+256,C+0	R+0,C+1	R+0, C-1

#### WORD LINE SENSITIVITY

Further examination of the layout of the 256K (TMS4256) reveals that internally the word lines are in nonsequential order (0,1,3,2,...). To properly test for any word line to word line sensitivities that may occur, the testing routine must account for the non-sequential nature of the word lines. The same formula introduced earlier can be utilized to develop the algorithms for the adjacent word lines to the monitored word line (R = row). These algorithms will again be a function of the two least significant row addresses (RA0 and RA1) or the remainder of the current row divided by four.

Row =	0,4,8,,1FC	1,5,9,,1FD	2,6,A,,1FE	3,7,B,,1FF
	RA0=0	RA0=1	RA0=0	RA0 = 1
	RA1=0	RA1=0	RA1=1	RA1 = 1
Remainder of $R/4 =$	0	1	2	3
Adjacent	R-2	R-1	R+1	R-2
Rows	R+1	R+2	R+2	R-1

Applications Information

#### INTRODUCTION

In order to effectively test the interaction between individual cells in the TMS4464, it is necessary to have a knowledge of the memory array organization and cell topology. Cell sensitivity can be tested by accessing surrounding cells and monitoring the selected cell for changes in the stored data.

Sixteen address bits are needed to decode 1 of 65,536 memory locations. Eight row address bits are set up on pins A0 through A7 and latched by the falling edge of RAS. Then eight column address bits are set up on pins A0 through A7 and latched by the falling edge of CAS. Data to or from memory is presented in 4-bit wide words, which must be taken into consideration when developing algorithms for cell sensitivity tests.

This report presents the pinout of the TMS4464, a bit map of the array showing the cell topology, formulas for finding "near" and "nearest" neighbor cells, a circuit for compensating for internal data inversion, and formulas for testing word line sensitivity.\*

Table 1 shows the true address bit significance for both row and column addressing. This information along with Figure 1(c) can be used to write various data patterns to the array.

## **CELL NEIGHBOR DEFINITION**

Figure 1 depicts a step-by-step magnification of the TMS4464 from a view of the package to a closeup of the array topology. Figure 1(a) shows the chip pinout and Figure 1(b) is a photograph showing the major functional blocks of the device. The bit map of the memory array is shown

\* Throughout the text of this report, the terms DQ1-DQ4 and databit 1-databit 4 are used synonymously. In actuality, DQ1-DQ4 refer to the external pins of the TMS4464 and databit 1-databit 4 refer to the internal bits accessed. in Figure 1(c) while the actual cell topology for three portions of the array are shown in Figure 1(d). Note that the address of cells labeled in Figure 1(c) show (R,CD), where R is the internal row address and CD is the internal column/databit address of the cell.<sup>†</sup> Figure 1(d) best illustrates the location of each of the four databits.

Due to the folded bit line approach used in this memory array, cells shown to be horizontally adjacent in Figure 1(d) are actually paired so as to map to the same column/databit (CD). For example, cell (0,0) is shown in Figure 1(d) to be horizontally adjacent to cell (1.0). However, both are addressed in column/databit 0 (CD 0; column 0, databit 2). Likewise, cells (0,1) and (1,1) are both in column/databit 1 (CD 1; column 0, databit 4). All four of these cells, along with the mirrored cells in the lower half of the array corresponding to databits 1 and 3, are contained in column address 0. (Note that column address 0 addresses all cells referenced by CD 0 and CD 1.) In summary, a column address selects four databits and each databit is comprised of two horizontally adjacent cell arrays. Based on this addressing sequence, it can be seen that four unique cell orientations exist for each column/databit (CD) corresponding to four separate rows. The four orientations are shown by the outlined box in Figure 1(d). In this particular case the four rows are rows 4, 5, 6, and 7; however, this fundamental cell orientation is repeated throughout the memory array and is related, as shown in Figure 2, to row addresses 0 and 1 (RA0 and RA1).

<sup>†</sup> The column/databit addresses are not the same as the column addresses but rather increment twice as fast. To convert from column/databit to column address, divide the column/databit by two. The resulting integer is the actual column address. In order to determine the actual databit, take the remainder of the division and multiply it by two. This result is scaled depending on the location of the cell. If it is located in the upper half of the array, add two to the result; if it is found in the lower half of the array, add one to the result. This final sum is the databit in question.

Table 1	1.	Address	Weightings
---------	----	---------	------------

Desired Column	Desired Column Desired Row Address Address	144 1-1-1	TMS	4464
Address		Weight	Pin Name	Pin Number
CA7	RA7	27	A7	10
CA6	RÁ6	26	A6	6
CA5	RA5	2 <sup>5</sup>	A5	7
CA4	RA4	24	A4	8
CA3	RA3	23	A3	11
CA2	RA2	2 <sup>2</sup>	A2	12
CA1	RA1	21	A1	13
CAO	RAO	2 <sup>0</sup>	AO	14





Figure 1.

**Applications Information** 


Figure 2 depicts the four possible cell orientations based on the row location of a selected cell. The boxes better show the selected cell orientation as it refers to the boxed area in Figure 1(d). Cells that surround any one given cell are called neighboring cells or neighbors, and are considered here for their degree of influence. As shown, there will be a total of 3 "nearest" neighbors and 9 "near" neighbors for each of the four orientations. In the figure, the cell marked with the X represents the monitored cell, the dark shaded cells are the nearest neighbors, and the light shaded cells represent



(c) ROW = 2,6,A,...,0FE

Figure 2. Near and Nearest Neighbors as a Function of Row

the near neighbors. Near neighbors have a lesser degree of influence on the selected cell than do nearest neighbors. It should be noted here that one of the three nearest neighbors to a selected cell will always fall in an adjacent databit. If the selected cell is in databit 1 (DQ1), the adjacent databit will be DQ3 and a nearest neighbor will be located there. If the selected cell resides in DQ2, then one nearest neighbor will be in DQ4. A monitored cell in DQ3 will find a nearest neighbor in DQ1, and a monitored cell in DQ4 will have a nearest neighbor in DQ2. Further examples are shown in Appendix A.



Applications Information

The formulas for finding the near and nearest neighbors are given below. The row address of the selected cell is divided by four (R/4) and the remainder of this calculation is used to qualify four sets of equations pertaining to the four rows in each orientation. An alternate method of using RAO and RA1 to qualify the set is also shown.

As can be seen by Figure 1(c), the lower half of the memory array mirrors that of the upper half. Note the positive sequence of the row count from bottom to top in the lower half of the array. Figure 1(d) illustrates the location of the four databits accessed during a read or write operation. two in the upper array and two in the mirrored lower array.

Let (R,CD) represent any cell location where R = ROW ADDRESS and CD = COLUMN/DATABIT ADDRESS.

Row=	0,4,8,,0FC RA0=0 RA1=0	1,5,9,,0FD RA0=1 RA1=0	2,6,A,,0FE RA0=0 RA1=1	3,7,B,,0FF RA0=1 RA1=1
Remainder				
of $R/4 =$	0	1	2	3
		NEAREST	NEIGHBOR	
	R+1,CD-1	R-2,CD+0	R-2,CD+0	R-1,CD+0
	R+1,CD+0	R-1,CD+0	R+1,CD+0	R-1,CD+1
	R+2,CD+0	R-1,CD+1	R+1,CD-1	R+2,CD+0
		NEAR N	EIGHBOR	
	R-2,CD+0	R-3,CD+0	R-2,CD-1	R-3,CD+0
	R-1,CD-1	R-3,CD+1	R-2,CD+1	R-3,CD+1
	R-1,CD+0	R-2,CD-1	R-1,CD-1	R-2,CD+0
	R+0,CD-1	R-2,CD+1	R-1,CD+0	R+0,CD-1
	R+0,CD+1	R+0,CD-1	R+0,CD-1	R+0,CD+1
	R+2,CD-1	R+0,CD+1	R+0,CD+1	R+1,CD+0
	R+2,CD+1	R+1,CD+0	R+2,CD+0	R+1,CD+1
	R+3,CD-1	R+1,CD+1	R+3,CD-1	R+2,CD-1
	R+3,CD+0	R+2,CD+0	R+3,CD+0	R+2,CD+1

#### WORD LINE SENSITIVITY

As can be deduced from the topology, the word lines of the TMS4464 are in nonsequential order (0, 1, 3, 2,...). In order to test for word line to word line sensitivity, this fact must be taken into consideration. The formulas shown


earlier in the description of near and nearest neighbors can be utilized here to find the adjacent word lines to a monitored word line. Each equation is a function of the two least significant row addresses (RA0 and RA1) or the remainder of the current row divided by four (R=row).

Row=	0,4,8,,0FC	1,5,9,,0FD	2,6,A,,0FE	3,7,B,,0FF
	RA0=0	RA0=1	RA0=0	RA0=1
	RA1=0	RA1=0	RA1=1	RA1=1
Remainder of R/4=	<b>0</b> .	1	2	3
Adjacent	R-2	R-1	R+1	R-2
Rows	R+1	R+2	R+2	R-1

#### INTERNAL DATA INVERSION

Data is stored in the memory array such that half the cells are complemented with respect to the input data. The odd rows contain inverted data, while the even rows store the data in its true form. The inverted data is restored to a true state when read, making the inversion transparent to the user. The least significant row address selects between the true and complemented forms. Figure 3 shows a circuit to compensate for the internal data inversion within the memory array.

When row address 0 is low, the true data form is accessed and data is passed without inversion. When row address 0 is high, the inverted form is accessed and data is inverted as it is written to or read from the memory. Also, the 74LS241 remains ready to write data to the TMS4464 until  $\overline{G}$  goes low. When this occurs, data is transferred from the TMS4464 to the system databus for read operations.





Applications Information o

# APPENDIX A

The two examples below use the formulas given in this report to find the nine near and three nearest neighbors to a selected cell. In order to illustrate the difference between column addresses and column/databit addresses, locations for the neighboring cells are stated using both notations.

The set of equations used will be determined by the selected row address (refer back to the listed equations on page 4 of the text). The equations to convert from column/databit (CD) to column address (Col) and from column address to column/databit are shown below.

CD=(Col\*2)+constant1 where constant1=0 for DQ=1, DQ=2 constant1=1 for DQ=3, DQ=4

Col=INT[CD/2]

DO = (MOD[CD/2]\*2) + constant2

where constant2=1 for cell in lower half of array constant2=2 for cell in upper half of array

In the examples, R=Row; C=Column,Col; CD=Column/Databit; DQ=Databit.

Example 1:

Row	5A		Row	5A
Col	F2	is equivalent to	Column/Databit(CD)	1E5
DQ	4	- 		

(DQ4 indicates that cell is located in upper half of array)

#### NEAREST NEIGHBORS

**Basic Formula** 

#### R,CD Format

R-2, CD+0	(R=58, CD=1E5)	(R=58, C=F2, DQ=4)
R+1, CD+0	(R=5B, CD=1E5)	(R=5B, C=F2, DQ=4)
<b>R−1</b> , <b>CD</b> +1	(R=59, CD=1E6)	(R=59, C=F3, DQ=2)

#### NEAR NEIGHBORS

R-2, CD-1 (R=58, CD=1E4) (R=58, C=F2, DQ=	
R-2, CD+1 (R=58, CD=1E6) (R=58, C=F3, DQ=	=2)
R-1, CD-1 (R=59, CD=1E4) (R=59, C=F2, DQ=	=2)
R-1, CD+0 (R=59, CD=1E5) (R=59, C=F2, DQ=	=4)
R+0, CD-1 (R=5A, CD=1E4) (R=5A, C=F2, DQ=	=2)
R+0, CD+1 (R=5A, CD=1E6) (R=5A, C=F3, DQ=	=2)
R+2, CD+0 (R=5C, CD=1E5) (R=5C, C=F2, DQ=	=4)
R+3, CD-1 (R=5D, CD=1E4) (R=5D, C=F2, DQ=	=2)
R+3, CD+0 (R=5D, CD=1E5) (R=5D, C=F2, DQ=	=4)

9

**R.C.DO** Format

## Example 2:

Row A0 Row Col 46 is equivalent to Column/Databit(CD) 8C DQ 1 (DQ1 indicates that cell is located in lower half of array)

## NEAREST NEIGHBORS

#### **Basic Formula**

# **R,CD** Format

# R,C,DQ Format


A0

R+1, CD-1	(R = A1, CD = 8B)	(R = A1, C = 45, DQ = 3)
R + 1, $CD + 0$	(R = A1, CD = 8C)	(R = A1, C = 46, DQ = 1)
R+2, CD+0	(R = A2, CD = 8C)	(R = A2, C = 46, DQ = 1)

## NEAR NEIGHBORS

R-2, $CD+0R-1$ , $CD-1R-1$ , $CD+0R+0$ , $CD-1R+0$ , $CD-1R+2$ , $CD-1R+2$ , $CD+1R+3$ , $CD-1$	(R=9E, CD=8C)  (R=9F, CD=8B)  (R=9F, CD=8C)  (R=A0, CD=8B)  (R=A2, CD=8B)  (R=A2, CD=8B)  (R=A2, CD=8B)  (R=A3, CD=8B)  (R=A4, CD=8B	(R=9E, C=46, DQ=1) (R=9F, C=45, DQ=3) (R=9F, C=46, DQ=1) (R=A0, C=45, DQ=3) (R=A0, C=46, DQ=3) (R=A2, C=45, DQ=3) (R=A3, C=45, DQ=3)
R+2, CD-1	(R=A3, CD=8B)	(R=A3, C=45, DQ=3)
R+3, CD+0	(R=A3, CD=8C)	(R=A3, C=46, DQ=1)


# Latchup Immunity of the HVCMOS EPROM Family



CMOS technology provides N-Channel and P-channel MOS transistors as well as both NPN and PNP parasitic bipolar transitors. Figure 1 shows the HVCMOS process cross section illustrating the above mentioned devices.



TI's HVCMOS family will drive full CMOS output levels due to the complimentary output driver configuration (N-channel pull down device and P-channel pull up device). This means that the system has direct access to the emitters of both parasitic bipolars via the output pins and access to the NPN parasitic bipolar emitter via the input pins. Figure 2 shows the equivalent parasitic SCR of the input pin. Figure 3 illustrates the output pin.



The HVCMOS process and circuit design combine to offer significant improvements in system immunity:

- The EPI substrate material lowers RPSUB and is primarily responsible for holding off the lateral NPN device.
- -Full VCC tank and VSS substrate guardrings on inputs and outputs lower the critical base resistors RNTANK and RPSUB. This helps hold off the parasitic PNP and NPN respectively.
- Maximum horizontal spacing from the emitter of the NPN to the vertical PNP (NPN base width) on all input and output pins minimizes the gain of the lateral NPN.

System latchup immunity on the TI HVCMOS EPROM family is a minimum of 250 mA on all input and output pins. This provides latchup immunity well beyond any potential current/voltage transients at the P.C. board level when the EPROM is interfaced to industry standard TTL or MOS logic devices.

**PRODUCT APPLICATIONS** 

**Applications Information** 


Some form of driver circuitry is needed when DRAMs are used with processors, such as the Z-80 or Z-8000. One possible solution involves the use of a precision delay line; however, a more cost-effective and efficient approach uses TTL devices as drivers. Two versions of TTL driver circuits are shown in Figures 1 and 2. The first figure shows the drive circuit for a memory array using TMS4416-15 DRAMs and the Z-80 processor; Figure 2 shows the same array configured for use with the Z-8000 processor. Both circuits are designed to drive 256K bytes of memory arranged in either 8- or 16-bit words. They provide all DRAM control signals, address multiplexing, and refresh address generation. The circuits shown for the Z-80 and the Z-8000 use the hidden refresh provided by these devices so that refresh/access arbitration is not necessary. Time delays were selected to provide maximum performance from the TMS4416-15 with off-the-shelf components. (Enhanced operation could be obtained by hand selecting components for single applications.) A comparison of the two circuits will reveal the differences between the two. The following description applies to both circuits.

The memory array is arranged as 4 banks of 8 TMS4416s. Two TBP18S030 PROMs decode and generate the control signals for the drive circuit. BA0 and BA1 are used to select which bank of memory will be accessed. MREQ and ACCESS are NORed and then delayed by 3 inverters to provide a CAS signal. The MUX signal that is used to switch the 74S153 multiplexers and propagate the column address to the memories is taken from the output of the first inverter in the CAS delay. CAS is connected to all the devices in the array. (Since  $\overline{RAS}$  acts as a chip enable. CAS will only activate the memories in the bank that has RAS active; this keeps the power consumption of the array lower than using  $\overline{CAS}$  as select logic.) Two  $\overline{CAS}$  drivers are used to reduce the effects of the capacitive load of the DRAM CAS inputs. (This also improves drive characteristics and reduces noise.) Series damping resistors have been added to reduce ringing on the address lines. These resistors should be between 15 and 68 ohms, depending on the circuit board layout, and can be determined by examining the address waveforms with an oscilloscope and selecting a value that produces the cleanest signal. The desired 8- or 16-bit data word from the active bank is selected using R0, R1, and the READ line. R0 and R1 can be address lines from the Z-8001 or they can be generated from memory mapping logic. If the READ input is low during an access cycle, the output enable of the TMS4416 will be activated (RDA-RDD); a high input to READ will select a write output (WRA-WRD). Using this matrix, the memory can be divided into sixteen  $16K \times 8$  or eight  $16K \times 16$  blocks. The desired word width of the data output will be dependent on the microprocessor being used. For an 8-bit data bus the two data busses shown in the diagram would be connected in parallel. Since the Z-80 only directly accesses 64K of memory, bank select logic must be included in this memory system to provide higher order address lines. The design of the bank select circuitry has been left up to the user, but might include memory mapping or other logic.


An external refresh counter has been added to the drive circuit for the Z-80 since the Z-80 internal refresh counter does not support 256 cycle refresh. (Application Brief DR-7 shows a circuit to add the extra refresh address bits similar to the implementation used here.) As the Z-8000 provides 9-refresh-address bits, its internal refresh counter was used.

A description of the signals used in both circuits previously illustrated is given in Table 1. Due to slight differences in the signals available from the Z-80 and Z-8000 processors, a slight modification of the interface between the processor and the TTL drive circuits shown will be required. The differences in the interface are shown in Figure 3. The DS signal is generated from the Z-80's RD and WR lines. The B/W input should be tied to a 5-10 kilohm pullup resistor. The RFSH signal can be decoded from the status lines of the Z-8000 as shown with the 74S138; however, it could also be done with other types of logic if desired. The address of the Z-8000A is only guaranteed valid for 35 ns so the address latches are necessary when using DRAMs with this microprocessor. MREQ is used to enable the 74LS373 transparent latches for both memory accesses and refresh cycles.

Applications Information o



9-74



\*RD0-RD7 are determined empirically, see text.

Figure 2. TMS4416 Drive Circuit for the Z-8000


9-75


9

# **Applications Information**



SIGNAL NAME	DESCRIPTION			
MREQ	From the Z-80 or Z-8000, indicates address valid			
BAO, BA1	Address for RAS selection, decoded from high order addresses			
BS	Board select to designate DRAM access, decoded from high order addresses			
RESH	Z-80 output or decoded from the Z-8000 status outputs. Signals a refresh cycle			
DS	Z-8000 output indicating data valid on the multiplexed address/data lines			
R0, R1	Address for read or write selection, decoded from high order addresses			
READ	If low, indicates a memory read and if high, indicates a memory write			
B/₩	Indicates if the Z-8000 is doing a 8- or 16-bit memory access			
A0-A15	Z-80 address outputs			
AD0-AD15	Z-8000 multiplexed address/data lines			





С

Figure 3. Interface Circuitry Differences

ST2

Tables 2 and 3 list the data for the PROMs to provide the control signals. Both the binary and hexadecimal programming data have been supplied.

The TTL drive circuits previously described allow the TMS4416-15 to operate at maximum speed. Although there

are many ways to provide the necessary control signals for DRAMs, the drive circuits described will provide insight into the control logic that is necessary to use dynamic RAMs. TTL circuitry was selected in order to avoid the cost of a precision delay line.

PIN NAME	A3	A2	A1	A0	D7	D6	D5	D4	D3	н
FIGURE NAME	RFSH	BS	BA1	BAO	RASO	RAS1	RAS2	RAS3	ACCESS	<u>ר</u>
	0	X	X	x	0	0	0	0	1	0
	1	Ó	0	0	0	1	1	1	0	7
	1	0	0	1	1	0	1		0	В
	1	0	1	0	1	1	0	1	0	D
	1	0	1	1	1	1-	1	0	0	E
	1	1	0	0	1	1	1	1	1	F
	1	1	0	1	1	1	1	1	1	F
	1	1	1	0	1	1	1	1	1	F
	1	1	1	1	1	1	1	1	1	F

PIN NAME	Ĝ	A3	A2	A1	AO	D7	D6	D5	D4	D3	D2	D1	DO	HEX
FIGURE	DS	B/₩	READ	R1	RO	RDA	RDB	RDC	RDD	WRA	WRB	WRC	WRD	
	0	0	0	0	0	0	0	1	1	1	1	1	. 1	3F
	0	0	0	0	1	0	0	1	1	1	1	1	1	3F
	0	0	0	1	0	1	1	0	0	1 -	1	1	1	CF
	0	0	0	1	1	1	1	0	0	1	1	1	1	CF
	0	0	1	0	0	1	1	1	1	0	0	1	1	F3
	0	0	1	0	1	1	1	1	1	0	0	1	1	F3
	0	0	1	1	0	1	1	1	1	1	1	0	0	FC
	0	.0	1	1	1	1	1	1	1	1	1	0	0	FC
	0	1	0	0	0	0	1	1	1	1	1	1	· 1	7F
	0	1	0	0	່ 1 ູ	1	0	1	- 1	1	1	1	1	BF
	0	1	0	1	0	1	1	о	1	1	1	1	1 1	DF
	0	1	0	1	1	1	· 1	1	0	1	1	1	1	EF
	0	1	1	0	0	1	1	1	1	0	1	1	1	F7
	0	1	1	0	1	1	1	. 1	1	. 1	0	1	1	FB
	0	1	1	1	0	1	1	1	1	1	1	0	1	FD
	0	1 -	1	1	1	1	1	1	1	1	1	1	0	FE
	1	х	х	х	х	1	1	1	1	1	1	1	1	FF

# Table 3. PROM B Program

Applications Information

# TM4164EC4 Provides High-Density Memory Array

# MOS Memory Applications Engineering

This Application Report illustrates the use of the TM4164EC4 ( $64K \times 4$ ) Memory Module with the TM54500A DRAM Controller (see Figure 1). The description of a memory board using both devices will be given along with full schematics, edge connector pinout, and signal description. An interface to the Intel 8086 microprocessor is also provided as a typical application.


# **BOARD DESCRIPTION**

Designed by Texas Instruments to demonstrate the TM4164EC4 in a system environment, the board provides a flexible, high-density memory array which is adaptable to most applications.

The board uses one TMS4500A and eight TM4164EC4s for 256K bytes of dynamic RAM memory on a 3.25 inch  $\times$  4.5 inch card. The TMS4500A gives the board a static appearance in the system, providing many of the necessary timing and control signals to the DRAM array. Each TM4164EC4 is comprised of four TMS4164 plasitic-leaded-chip-carriers and two ceramic chip capacitors, that are surface mounted on a PC substrate to form a single-in-line package (SIP).<sup>1</sup> The cost savings that can be realized with SIPs include reduced PC board size, fewer plated-through-holes, and the elimination of bypass capacitors on the motherboard.

The TM4164EC4 SIPs are mounted on 0.350 inch centers, and occupy 6.16 square inches of board area

See Appendix A.



#### Figure 1. TM4164EC4/TMS4500A Memory Board

 $[8 \times 0.350 \times 2.2$  inches (TM4164EC4 length)], for a density of greater than five memory devices per square inch. This is approximately a 2X density improvement with respect to DIPs. The TM4164EC4s can be mounted on centers as narrow as 0.200 inches if adequate cooling is provided. This would give a density of greater than nine memory devices per square inch or approximately a 3.5X improvement over DIPs for the above array.

The equivalent DIP implementation of the TM4164EC4 would require 68 plated-through-holes (four 16-pin packages and two, 2-lead capacitors) as opposed to the 22 required for a single TM4164EC4. The large number of platedthrough-holes increase board cost and reduce the available PC board area for trace routing often requiring an increase in the number of board layers.

The on board capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to the reduced lead inductance.

While the TMS4500A gives the board a static appearance and the TM4164EC4 provides a high-density memory array, the interconnect bus gives the board flexibility. All the signals necessary to provide for 8- or 16-bit operation, separate or common I/O, and internal or external memory refresh along with the address and control lines for the TMS4500A are brought to the board edge.

## MEMORY ORGANIZATION

The memory is organized as two banks of 128K bytes, accessible in byte or word format (word = 16 bits). Each row is selected by  $\overline{RAS0}$  or  $\overline{RAS1}$  (see Figure 2) to provide 16 bits of available data. The 16 bits of data are then read or written in byte or word format by controlling the upper and lower  $\overline{CAS}$  and  $\overline{WR}$  signals (UCAS, LCAS, UWR, and LWR). The lower byte of data corresponds to D0-D7 and Q0-Q7, while upper data corresponds to 'D8-D15 and Q8-Q15. It is necessary to organize the memory as such to provide operation with 16-bit microprocessors with 8-bit data busses, D0-D7 and Q0-Q7 are tied to D8-D15 and Q8-Q15, respectively. The  $\overline{CAS}$  and  $\overline{WR}$  signals are then used to multiplex and demultiplex the data onto and from the microprocessor data buss.




Figure 2. Block Diagram

Table I. Pin Nomen	clature
--------------------	---------

Name	Description
A0-A15	Address Inputs
ACR	Access Control, Read
ACW	Access Control, Write
ALE	Address Latch Enable
BRDEN	Board Enable
CAS	Column Address Strobe
CLK	Clock Input
D0-D15	Data In
FS0	Frequency Select 0
FS1	Frequency Select 1
GND	Ground
LCAS	Lower CAS
LWR	Lower Write
REFREQ	Refresh Request
REN1	RAS Enable 1
RDY	Ready
Q0-Q15	Data Out
TWST	Timing/Wait Strap
UCAS	Upper CAS
UWR	Upper Write
+5	+ 5 Volts

# **BOARD OPERATION**

As mentioned earlier the board provides a 16-bit data bus with separate data-in and data-out connections (see Figure 3). This allows the board to be configured for common (D0-D15 tied to Q0-Q15) or separate input/output (I/O). Notice that corresponding D and Q lines are located across from each other for easy interconnection (see Table II). Common I/O operation requires the memory array to be accessed in the early-write mode (WR low prior to CAS). The board provides flexible control of the memory array by bring CAS from the TMS4500A to the board edge allowing it to be combined with external logic to derive the UCAS and LCAS signals. If desired the CAS signal from the TMS4500A can directly drive the memory array by connecting  $\overrightarrow{CAS}$  to  $\overrightarrow{UCAS}$  and  $\overrightarrow{LCAS}$  via jumpers J1 and J2. This type of configuration necessitates the use of  $\overrightarrow{LWR}$  and  $\overrightarrow{UWR}$ to control access to the memory array on write cycles. Also, all 16 bits of data will be active on a read cycle for both byte and word accesses. All the necessary signals needed to interface to the TMS4500A have been brought to the board edge. Notice that the binary weighting on the memory address outputs of the TMS4500A do not correspond to that of the TM4164EC4 memory addresses. This does not in any way affect the operation of the board as the TM4164EC4s are random-access devices. This configuration was chosen to simplify the board layout. Table III gives the relationship between the TMS4500A and TM4164EC4 addresses.




Figure 3. Board Schematic

9

Applications Information

#### **Table II. Buss Format**

Pin	Signal	Pin	Signal
1	+5	2	+5
3	ACR	4	CLK
5	ACW	. 6	REN1
7	AO	8	BRDEN
9	A8	10	ALE
11	A1	12	A9
13	A2	14	A10
15	RDY	16	TWST
17	+5	18	+5
19	FSO	20	FS1
21	A7	22	A15
23	A6	24	A14
25	A5	26	A13
27	A3	28	A11
29	A4	30	A12
31	GND	32	GND
33	REFREQ	34	CAS
35	UCAS	36	LCAS
37	UWR	38	LWR
39	DO	40	00
41	D1	42	Q1 -
43	D2	44	Q2
45	D3	46	Q3
47	D4	48	Q4
49	D5	50	Q5
51	D6	52	Q6
53	D7	54	07
55	+5	56	+5
67	GND	58	GND
59	GND	60	GND
61	D8	62	Q8
63	D9	64	Q9
65	D10	66	Q10
67	D11	68	Q11
69	D12	70	Q12
71	D13	72	013
73	D14	74	Q14
75	D15	76	Q15
77	GND	78	GND
79	+ <b>5</b>	80	+5

#### Table III. Address Relationship

TM84500A	TM4161EC4
MAO	A4 .
MA1	A1
MA2	A2
MA3	AO
MA4	A6
MA5	A3
MAG	A5
MA7	_A7


# **8086 INTERFACE**

The circuit is designed to operate with a 5 MHz 8086 in the maximum mode configuration without memory wait states (see Figure 4). The memory interface is simplified by configuring the memory for early write operation, which allows corresponding D and Q lines to be tied together for common I/O operation (see Table II). The board select logic is derived from addresses A18 and A19 and mapped via a 74S139 at address locations 40000-7FFFFhex (256K bytes). Address A17 is connected to REN1 of the TMS4500A to defferentiate between the two banks of memory (REN1 = 0, selects  $\overline{RAS0}$ ; REN1 = 1, selects  $\overline{RAS1}$ ). To provide for byte accesses. AD0 and BHE are combined with other logic to yield the necessary upper and lower CAS signals (UCAS and LCAS). The 8284 is strapped for asynchronous ready operation to provide sufficient CAS access time on access-grant cycles. See the TMS4500A Users Manual for details of the TMS4500A operation. The AMWC and MRDC signals from the 8288 are used to derive ALE and ACR which initiates memory-access cycles. AMWC and MRDC are used instead of ALE from the 8288 to allow sufficient row address setup time to the memory (the row addresses are delayed by two propagation delays, 74LS373, and TMS4500A). This signal is also fed into the input of a 74S74 to be synchronized with the rising edge of CLK (see Figure 5). The output of the 74S74 is then combined with AD0 and BHE and CAS to form the upper and lower  $\overline{CAS}$  signals. Synchronizing ALE of the TMS4500A with CLK ensures data valid at the memory

before the falling edge of UCAS and LCAS (necessary for early write operation). The UWR and LWR signals are driven by AMWC to guarantee them to be valid before UCAS and LCAS low. AMWC is buffered to drive the 32 DRAMs.


This Application Report has illustrated the use of the TMS4500A and TM4164EC4 for a flexible, high-density memory array. The TMS4500A gives the board a static appearance, while the TM4164EC4 provides a density of

greater than five memory devices per square inch. Higher densities can be obtained with narrower SIP spacings requiring adequate cooling. The 8086 interface provides a typical application and demonstrates the flexibility of the board. As circuit board designers strive to reduce board space and implement more functions on a board, the use of SIPs such as the TM4164EC4 will provide a vehicle by which this goal can be achieved.




**Applications Information** 

Figure 4. 8086 Interface






# APPENDIX A TM4164EC4 PIN OUT AND FUNCTIONAL BLOCK DIAGRAM



(TOP VIEW)







Applications Information 5

9-87



SPECIAL REPORT ON SEMICONDUCTOR MEMORIES

# JOINING TEXT AND GRAPHICS ENHANCES VIDEO PERFORMANCE

A dual-port RAM with a built-in shift register eliminates bottlenecks and speeds data transfers.

# by David W. Gulley

Bit-mapped video graphics systems exemplify the need for higher density and higher performance semiconductor memories. Yet, all too often, these same memory devices are the bane of the system. The newest dynamic RAM devices, however, are allowing changes to the video graphics system organization. Thus, they are eliminating redundant support logic circuitry and providing a flexible system environment.


DRAMs, long associated with the frame buffer within the graphics section of a video system, provide the highest density and lowest cost storage for memory-intensive displays. High resolution graphics systems, such as those used in engineering workstations and computer aided design/computer aided manufacturing (CAD/CAM) terminals, require multiple memory planes to achieve the color capability necessary for a good user interface. In such a system, many parameters influence the available features while keeping the size and cost reasonable.

Often, the video display system designer is forced into "make-do" solutions when deciding on valueadded features, especially where display memory is involved. Some features are common to many designs, and directly relate to the acceptance of a design in the market. Features considered high priority are the efficient integration of text and graphics, the time to redraw the screen image, the time to move objects onscreen, the amount of memory to map the display, and the support logic to use the memory effectively.

A typical video system contains separate text and graphics controllers (Fig 1). Thus, the system processor does not have to manipulate both the text display list and the graphics bit-mapped image. This system has evolved from the earliest text-only terminals, where there were no graphics requirements. In early systems, display memory consisted of perhaps 2 Kbytes for the display list RAM and 2 Kbytes for the character ROM. The need to place graphics images onscreen was first addressed using character graphics. By deepening the character ROM or adding a RAM to the character-generation circuit, user-defined characters could be produced.

To achieve more flexibility in image control, a bitmapped memory is added into which the system can directly store images to be displayed. The mixed text

David W. Gulley is manager of MOS memory systems engineering at Texas Instruments, PO Box 1443, MS690, Houston, TX 77001. He holds a BS in electrical engineering from the Georgia Institute of Technology.



and graphics solution is really a patch to add graphics capability to table-driven systems. However, future system design will treat text and graphics uniformly. New memory architectures are needed to make the transition to this type of system environment. The TMS4161 multiport video RAM is one device able to ensure this by providing a design path to the development of unified bit-mapped text and graphics systems (Fig 2).


## Tracking the growth of video displays

Currently, uniformity is not in general use. Video display evolution has moved in another direction. As higher resolution and multiple gray-level or color planes were added, the screen refresh required higher data rates from the memory, giving less time to the system processor for data management in the frame buffer. As the resolution (pixels/in.<sup>2</sup>) of the display increases by a factor of 2, the size of the display memory increases by 4, and the display interval for each pixel is reduced by a factor of 4.

The availability of dense, low cost DRAMS allowed expansion to higher resolutions (from a memory chip cost standpoint), but the DRAM architecture (1 bit wide) increased the data bus traffic needed to refresh the screen image. Graphics system controllers were added to the system to isolate the large bandwidth display bus from the system bus. If this isolation had not occurred, system processor throughput would have been seriously degraded. The data bus would be clogged with data passing from the frame buffer to the display.

The memory required for the frame buffer RAM is typically 10 (for black and white) to 40 (for 4 bits per pixel) times larger than the display list RAM in the mixed text system. Display data transferred to the screen loads the data bus so that there is considerably less time available to update the frame buffer memory than the display list RAM. Yet, since the nature of the data is single pixels, it requires more manipulating than display characters. More memory must then be accessed more often, and in less time. Hardware additions often implement many basic display functions, since there are not enough available memory accesses for software to optimally update the RAM.

The mixed video system consists of three memory subsystems, each containing a memory controller, memory logic, and glue logic. Glue logic also connects the controller to the system processor, and provides the required memory array drive. Each subsystem contains similar logic functions. Yet, the functions cannot be shared and still survive the data transfer bottleneck to the screen. Therefore, this is where DRAM features (actually, lack of features) have most influenced video system design. The many design approaches involving dedicated hardware control compensate for the limited accesses available to the memory. These approaches have partially relieved bus contention problems. But, the cost has



been a loss of system flexibility and compatibility for effective system upgrade. Dedicated controllers tend to lock the system into a set of fixed commands, character fonts, and data structures.

A high resolution (1024 x 1024 or 1280 x 1024) graphics display, as used in CAD systems, requires data from the refresh buffer at between 75 and 125 MHz from each plane, dependent upon the actual display device (monitor) specification. This is independent of the graphics controller's need to access the refresh buffer in order to update the image stored in memory. In the following analysis of system performance, a 1024 x 1024 noninterlaced display is used as a guide. Table 1 values describe the timings used in the analysis. Total frame time in Fig 3 consists of the active display interval, horizontal blanking interval (vertical retrace).

## A typical video system design

The 88-MHz pixel data rate is in direct conflict with the need to update the memory quickly. The display refresh and the memory update must share the same data bus in the mixed text system. Updating the high resolution screen in a reasonable time frame requires some cycles to be available during the active display interval. A 1024 x 1024 display could be built using sixteen 64-Kbit DRAMs. But, even with the fastest parts, it is extremely difficult to get the video data rate required, and to be able to do useful screen image manipulations without reverting to a second (double) frame buffer.

The TMS4416 16-K x 4 RAM provides the large video bandwidth required in medium to high resolution video systems. Many systems that incorporate 16-K x 4 RAMs use the previous generation of 16-Kbit memories, and are using the x4 as a replacement for four 16-K parts. A wide-word architecture provides more data lines per depth of memory using standard DRAM access timing. Addressing four times as many bits per device simplifies the hardware needed to create the display frame buffer.

Wide-word devices used within the frame buffer provide the width needed to achieve the necessary bandwidth for display (Fig 4). This brute force design yields 64 data bits and requires a 64-bit shift register—all bits are loaded in parallel. The pixel clock is running at 88 MHz. S0 and S1 control the loading and shifting of the register. This approach contains the advantage of data access interleaving, first an interval for the processor access, and then an interval for the display access to the memory. It is more easily designed and manufactured than a similar approach using 16-K x 1 devices, and is much more reliable due to component and power reductions. The disadvantage is that there must be a way to buffer the data bus in order to convert from the

TABLE 1 Display Parameters						
Pixel clock frequency	88.Q0 MHz					
Pixels per scan line	1380					
Lines per frame	1063					
Displayed pixels per scan line	1024					
Displayed lines	1024					
Horizontal blanking interval	4.05 μs					
Vertical blanking interval	611.60 µs					
Pixel time	11.36 ns					

64-bit wide video section to the 16-bit wide system processor. In this design, a 64 to 16 multiplexer serves this function.

In the TMS4416 implementation of this circuit, there is one access available to the graphics controller for each display cycle. There are no highly critical access timings for the 16-K x 4, as the 64-bit shift register is loaded once each 727 ns (64 times 11.36 ns), and processor timing is assumed to be tightly coupled to the video shift rates. The storage cell refresh required by the DRAM is satisfied by reading across the memory chip rows for display accesses, and therefore does not require any additional logic or control. Even with all the data lines needed to connect the 64-bit shift register, this design runs at the top of its capability. If more flexible and higher performance systems are needed, the x4 RAM is not appropriate.

Many earlier high end video systems used the double buffer technique to avoid contention problems





Fig 3 In a high resolution video display, the total frame time is the sum of active display time, and horizontal and vertical blanking intervals.



between the graphics controller and the display refresh. In this scheme, two display frame buffers are used—one provides information for the display, the other is available to the graphics controller for updates. When the new drawing is complete, the system switches the function of the two buffers. Though this allows more interaction with the memory, it is at the expense of doubling the memory requirement. Also, when the buffers are switched, the graphics controller does not have a copy of the most recently available data image. In many systems, a form of DMA copies the data from one buffer to the other, effectively cutting the time available to the controller in half. Again, the system suffers from the lack of capability within DRAMS.

New systems are designed to be as functional to the end user as possible. The system must be flexible, tailored to individual needs, compatible with systems currently in use, and cost effective. Most new systems support multiple windows in order to display several simultaneous functions, and allow data manipulation within one window without affecting the contents of another window. But, there is a need to mix text and graphics information within a window.

Hardware control requires a large investment in design and components within the video system. New system architectures are needed to remove the display data-transfer bottleneck, eliminate redundant logic functions, and improve the system flexibility to conform to individual needs. Just as the industrial controller has progressed from a collection of SSI devices, to MSI, and now to single-chip processors, the video system control functions are moving from multiple subsystems to dedicated, optimized components.

## Meeting the demands

The TMS4161 multiport video RAM remedies these problems by combining a standard 64-K x 1 DRAM with a 256-bit shift register, and the necessary controls to transfer data between the memory array and the shift register in a single package. By allowing simultaneous, asynchronous access to the two ports, the video RAM allows the system processor and the display refresh to work independently. Thus, the need for double buffering is removed, giving maximum time for the system processor to access the memory. The memory array access of the video RAM conforms to the signal and timing requirements of a standard DRAM. The onchip shift register supports high resolution data rates, and reduces video data shift logic and timing generation circuitry complexity. The shift register is configured as 4 linked 64-bit shift registers, able to provide shift lengths of 64, 128, 192 or 256 bits. These features help meet primary design criteria, and yield enhanced features for the video system.

The video RAM allows a more flexible approach to a video system design that eliminates mixed graphics approach patches. With the latter design, a bottleneck restricts data flow due to the single random access port on standard DRAM devices. Merging memory subsystems in a unified system substantially reduces design effort and cost. Redundant logic is eliminated by using the same functions for the video RAM as for system memory control. The logic required for the DRAM and video control section is currently implemented using several programmable logic arrays and MSI circuits (Fig 5). These could be placed in a gate array or other custom device.

The divider circuit is the only high speed device required, other than the external shift register, and provides the other logic with the appropriate timing signals. Not shown is the control to the external shift register, since it changes with implementation. A microprocessor or other controller can access the memory by issuing a MEMREQ/ with the appropriate read or write strobe. All other functions and timings are performed by the state sequencer.

A frame buffer using the video RAM could use a scan-line mapping architecture. This approach could also be used in the frame buffer of an existing design, although the full advantages of the dual-port would not be realized.

Scan-line mapping refers to positioning the memory devices to correspond to relative bit placements within a display scan line. Logic reduction in the frame buffer is evident, since there is only a 16-bit shift register, and no data bus buffer/separator requirement, as in the x4 example. In this particular example, each transfer from the memory array to the shift register moves a total of 4096 bits, which provide the data for four 1024-pixel scan lines. Onchip shift register data is loaded into the 16-bit shift register to accelerate the data to the required 88 MHz. The data in the memory's shift register is clocked at 5.5 MHz, well below the device's maximum clock frequency of 25 MHz. The timing for the video RAM is derived from the pixel clock to keep the system timings synchronous.

For this design, the row address strobe (RAS) cycle consists of 10 pixel clocks for the 114-ns precharge period, and 15 clocks for the 170-ns RAS low time, for a total period of 284 ns. All cycles (refresh, read, write, and transfer between arrays and shift register) use the same timings, with differences in the sequencing of the other control inputs to the video RAM (CAS/, W/, and TR/OE/). Each device holds every sixteenth pixel along the scan line of 1024 pixels. Scan-line data comes from 64 adjacent columns in each of the 16 devices. A 16-bit processor can directly access the memory array for image manipulation if it recognizes the appropriate addressing arrangement. Thus, the system processor can issue the address of the row and column for the desired pixel. The decoding of the active chip (when accessing via the DRAM port) may be done in hardware or as an internal operation of the processor.

The 256-bit register on the video RAM can be used by the video control logic to manipulate data as well as shift the data to the display. One way to employ this register is to clear (erase) the display quickly. The processor can write to the 256 locations corresponding to one row in the memory. This row can be transferred to the shift register. The shift register to memory transfer of the memory clears the remaining rows of the memory in 255 cycles. [Alternately, the serial input (SIN), could be grounded and SCLK clocked 256 times to load the shift register with all 0s.] Thus, the frame can be erased in a fraction of the vertical retrace interval of  $612 \ \mu s$ , for improved performance in those applications requiring rapid screen clear.

## **Unlimited access**

Since the video RAM shift register can be loaded from memory as little as once each four scan-line times for CRT refresh, the system processor has virtually unlimited access to the display memory. During a single 16.67-ms frame time, there would need to be 256 display access cycles (one of the video RAM's shift registers loads from memory for each four scan lines), and 1087 memory cell refresh cycles (a minimum of 256 refresh each 4 ms), which remove a small portion of the available time for updating




Fig 5 RAM and video control logic for a unified design can be implemented with programmable logic arrays and MSI circuits. A gate array or custom device could integrate the entire function in a high volume application.

the screen. The time for this overhead can therefore be calculated as:

MC x (#DIS + #REF) 284 x (256 + 1087) = 381  $\mu$ s

Where MC is memory cycle time, #DIS is the number of display cycles, and

#REF is the number of refresh cycles.

So, in a single frame, all but  $381 \ \mu s$  (about 2.3 percent) of the interval to be used by the system processor for display update are available. The remaining 97.7 percent of the time to scan a complete frame is available for access by the system processor. This allows memory accesses to follow logical, predictable patterns, and consistent timing sequences. These uniform cycles reduce the system hardware burden to fit memory update accesses into a narrow window or burst.

Modern screen imaging techniques indicate that hardware should not be used for read scrolling, to maintain maximum system flexibility. Designs usually call for moving data within defined regions of the frame buffer. However, for systems with hardware scrolling, the 256-bit register on the video RAM can be used by the controller to manipulate scanline data in the displayed image. Data from one memory row can be transferred to the shift register, and then transferred back to another row (without shifting the data), which moves the pixel data from one displayed row to another. Several such transfers can be made, giving the effect of scrolling a full screen image vertically. This will scroll the entire width of the screen, so it may not be appropriate in a system with windows, where the scroll must be done in software.

TABLE 2 Maximum Accesses to Arbitrarily Located Region							
Region Size	Scan Line	Symmetric	Improvement				
32 x 32	96	81	15 percent				
18 x 18	. 54	25	54 percent				
16 x 16	32	25	22 percent				
10 x 10	20	9	55 percent				
8 x 8	16	9	44 percent				
4 x 4	8	. 4	100 percent				

In scan-line architecture, a move of one row to an adjacent row within the video RAM results in moving the displayed line four scan lines vertically. To scroll an entire screen of lines would take:

 $(MTS + TC) \times \#ROW$ (284 + 284) x 256 = 145  $\mu$ s

Where MTS is the time for a memory to shift register transfer,

TC is the shift register to

memory cycle time, and

#ROW is the number of rows to be moved.

This scroll operation could wrap the image around the screen, or the processor could update the display memory with a new portion of the image. The ability to move rapidly the screen image vertically may have application for some realtime systems or forms of animation, since it gives the system processor more time to update the displayed image.


The scan-line technique is preferred because it is simple and logical, and offers direct processor to memory mapping. Although scan-line mapping is generally best, other memory chip to pixel mapping schemes can be advantageous. In such a system, the drawing hardware may be able to update multiple pixels at each memory access. Unfortunately, it is exceptional for multiple pixels to occur in horizontal lines, such that writes could occur parallel to (along) the scan line. Data manipulations of the display involve the equally probable writing of multiple pixels vertically, diagonally, and horizontally to create an image. Most data manipulations involve pixels within an arbitrary region occupying multiple scan lines. Using the scan-line mapping technique, these arbitrary regions will most likely not align with the work boundaries accessed by the graphics controller, thus requiring multiple accesses.


## Opting for the symmetrical architecture

One method to reduce the number of accesses necessary to transfer an arbitrary block, and to minimize the access of unnecessary pixels, is to use a symmetrical architecture for the frame buffer memory array. The symmetrical architecture uses one 4-bit shift register per plane rather than the 16-bit shift register of the scan-line approach. It cascades video RAMs by connecting the serial output of one device to the serial input of another to move 1024column data bits to the 4-bit shift register. As in the scan-line method, an array-to-shift register transfer occurs once each four scan lines, but the data is now shifted out of the video RAMs at 22 MHz. The mapping to the screen shows that when the system processor operates on the frame buffer. it accesses a 4 x 4 block of pixels. The manipulation of an arbitrary memory image will generally require fewer accesses, since the number of pixels operated on by the system processor will be maximized (included unnecessary pixels will be minimized).

Table 2 compares the maximum number of accesses required to read or write variously sized, arbitrarily located regions using the implementations described. For the smaller regions, symmetrical mapping yields the greatest improvement in required accesses. The pixels of no interest occur at the boundary edge of the region. In addition, accesses internal to a large region do not contain any unnecessary pixels.

The symmetrical mapping architecture causes the scan-line data to correspond to the 256 columns within the same row of four memory devices. Each device corresponds to every fourth pixel in the scan





line. A 16-bit processor can directly access the memory array for image manipulation, using the appropriate addressing arrangement. The system processor can directly issue the address of the row and column for the desired pixel. The decoding of the active chip may be done in hardware or as an internal operation of the processor.

To implement a 1280 x 1024 display (which is becoming somewhat standard), twenty 64-Kbit memory devices are required. There are apparent problems, however, with the use of a 16-bit processor with 20 memory devices. A bit-slice processor with 20 data bits could be used, but may not be practical for many systems. If a 16-bit processor is used. either the processor will access some or all of the memory as partial words (eg, 5 banks of 4 bits, or 1 bank of 16 bits and 1 bank of 4 bits), or extra memory is designated for use in video access. The use of partial words is possible. However, the added calculations to determine bit positions and increased number of accesses needed to update the display will cause some system performance degradation. This can be avoided by adding memory to fill out the data bus to a multiple of the processor width. This memory will not be wasted, since graphics systems typically require large regions of scratchpad memory to be used by the processors for placing text fonts, display lists, and for use in the calculations of drawing the displayed images.

Since more memory is required, the use of 32 video RAMs can simplify the task of matching the memory width to the processor width. If the memory is organized as shown in Fig 6, the transfer from array to shift register would place 4096 bits into the onchip shift register. The data for 3 scan lines can be taken from these 4096 bits, leaving 256 unused bits. The display will use a total of 175,104 bytes (163,840 displayed and 11,264 left at the end of the rows) of the 262,144 bytes in the RAM. This noncontiguous memory amounts to about 4.3 percent of the total memory. The remaining 87,040 bytes consolidated within the second bank of video RAMs are available for use as system memory or scratchpad memory.

## Lookup table eases calculations

To make the task of calculating the starting address of each scan line easier, a 1024-word table (2048 bytes), is set aside as a lookup table. Using a table to point to the start of the memory to be used for display allows rapid changes in portions of the screen image while not affecting other areas. When the same memory can be used for either display or system memory, the cost effectiveness and flexibility of the system is improved. The unified text and graphics design approach allows memory consolidation, especially in those systems where nonpowerof-two displays are used.

Fig 7 shows a possible implementation of a 1280 x 1024 frame buffer to provide four planes of display memory accessible to a 16-bit processor using 80 RAMs. The processor will access all four planes of data for each of four pixels, from what it considers as five banks of 16 memories. The data for display within each of the planes appears as four banks of five devices so that the array to shift register transfer will load four scan lines of data. The difference in this organization is the relative position of the four pixels accessed by the processor. The mapping separates the four pixels accessed by 1280 pixels into a vertical line. Depending on the address scrambling, the processor could map the memory sequentially in vertical rows rather than horizontal lines. The 5-bit shift registers allow the video dot rate to go up to 125 MHz before the data capacity of the RAMs is exceeded.

Applications Information on

# Gregory B. Clark Systems Engineer Texas Instruments Incorporated Houston, Texas


## ABSTRACT

The need for high density dynamic random access memory (DRAM) will continue to increase with the increased requirements of applications software. A 256K DRAM which combines increased memory density and high performance to satisfy more sophisticated applications is described. The 256K DRAM has been organized to provide for both a 256K × 1 and a 64K × 4 architecture. System requirements will dictate which architecture is more effective in satisfying an application. In addition, the refresh scheme and device pinouts allow the 256K DRAM family to be the first truly upwards compatible generation of 5 volt DRAMs. A technique where memory system upgrade can be accomplished in modular increments is demonstrated.

# INTRODUCTION

As applications software becomes more sophisticated, the need for high density dynamic random access memory (DRAM) will continue to increase. On the average, system memory size will increase three to four fold requiring larger boards, additional boards, sophisticated packaging techniques, or denser memory. Figure 1 is a projection of the average increase in dynamic memory per system that will be necessary to accommodate more sophisticated applications programs over the next five years. Coincident with the increased memory requirements, however, is the introduction of the next generation DRAM, the 256K. These latest generation devices will provide four times the amount of memory in the same board area as with 64K DRAM's. In addition, more device features will provide the flexibility to maximize utilization of 256K DRAMs in specific applications. This paper will describe a 256K DRAM, its technology and architecture, and how it simplifies the needs of expanding applications.

Joseph M. O'Hare 256K Product Engineering Mgr. Texas Instruments Incorporated Houston, Texas



## Figure 1. Projected DRAM Memory Increase Per System

## FEATURES AND CHARACTERISTICS

The development of the 256K DRAM required new process technology [1] in addition to further scaling of the SMOS (Note 1) process.

With the announcement of the 256K DRAM's, it is apparent that the choice of architecture, silicide material, number of polysilicon/metal levels, and design techniques are numerous [2,3]. The TMS4256,  $256K \times 1$  DRAM, is fabricated with a single metal, double level polysilicon (Note 2) process for performance and simplicity. The features of the technology are listed in Table I.

NOTES: 1. SMOS, scaled NMOS, is the proven technology of the TMS4164, 64K DRAM

2. Polysilicon and polysilicon/silicide

## Table I. Technology Features

Bit Line	Aluminum
Word Line	Polycide
Tox (Periphery)	400 Angstrom
Tox (Cell)	200 Angstrom
Cell Capacitance	50 fF
C (bit line)/C (Cell)	8
Redundancy	Laser
Technology	Double Poly*
Design Rule	2 Micron
Metal Width (Min)	2 Micron
Chip Size	4.6mm × 8.7mm

\*Polysilicon/polycide

Folded metal bit lines and polycide word lines provide an optimum signal for sensing and high speed performance. This signal is a result of low bit line capacitance and minimum word line delay. The double polysilicon approach required only the addition of a polycide process to an already proven technology.

The dimensions of the chip are  $4.6 \text{ mm} \times 8.7 \text{ mm}$  and can easily fit into a 300 mil plastic package. Over 72% of the die area is devoted to the memory array and decode circuitry as is illustrated by Figure 2, the chip photograph.

Four redundant columns and four redundant rows (Note 3) have been included to maximize yield in the early stages of production. Laser blowing of polycide fuses accomplishes the task of removing the defective row(s) or column(s) and replacing them with the proper redundant row(s) or column(s). Repaired memory has been characterized and no performance or reliability degradation was observed.

Typical speed and power characteristics are shown in Table II. The typical power dissipation at 3.8 MHz operation is 250 mW while in standby mode it is only 12.5 mW. Typical access speeds from row address strobe ( $\overline{RAS}$ ) of 105 ns have been measured.

Table	п.	Typical	Characteristics
-------	----	---------	-----------------

Organization	256K × 1.64K × 4
T (RAC)	105 ns T (RCD) = 25 ns
T (CAC)	62 ns
IDD (operating)	50 mA T (RC) = 260 ns
IDD (standby)	2.5 mA
Refresh	256 cycle, 4 ms
Package	16 Pin, 18 Pin 300 mil
Nibble Sequence	$-(0,0) \rightarrow (0,1) \rightarrow (1,0) \rightarrow (1,1)$
ESD	>2 kV*

\*MIL-STD-883B. Method 3015

NOTE: 3. Physically, eight rows on the chip

The voltage range of operation is shown in Figure 3. The specified supply voltage,  $V_{DD}$  is 5 volts  $\pm 10\%$ ; the actual performance is shown to be from 3.5 volts to greater than 7.0 volts.




Figure 2. The 256K Chip Photograph




Figure 3. tRAC Versus VDD

# ARRAY ARCHITECTURE

The 256K DRAM has been designed to provide optimum flexibility in terms of I/O's for system data bandwidth. The lead established by the 64K DRAM, with both 64K × 1 and 16K × 4 organizations, has been followed by the 256K DRAM. The memory architecture is designed for 256K × 1 and 64K × 4 I/O structures. One step further is the addition of a nibble mode option. Since its introduction [4], nibble mode has become an additional feature on many first generation 256K devices. The 256K offers the flexibility of utilizing either a nibble mode or page mode DRAM. Furthermore, the memory array of the 256K DRAM is compatible with the following options:

- 1. 256K ×1 (TMS4256, Page Mode)
- 2. 256K × 1 (TMS4257, Nibble Mode)
- 3. 64K ×4 (TMS4464, Page Mode)

The functional block diagram of the  $256K \times 1$  and  $64K \times 4$  are shown in Figures 4 and 5. By examining these figures, two significant differences in the block diagrams are noted. First, on the  $256K \times 1$  (Figure 4) the most significant address A8 performs a one of four selection to provide a single output. This address is not required for the  $64K \times 4$  device as all four data bits are required, one for each DQ pin (Figure 5). Second, an additional control signal,  $\overline{G}$  or output enable, is available on the  $64K \times 4$  to provide additional HI-Z/enable flexibility on the DQ pins.




Figure 4. 256K × 1 Block Diagram






Figure 5. 64K × 4 Block Diagram

The unique array architecture can be appreciated by looking one level deeper into the functional diagram. Figure 6 illustrates how one memory array access generates four data bits internally. Essentially, the X-word lines for the top and bottom array are selected simultaneously (effectively one word line). One Y-decoder will select four sense amplifiers; as a result, four memory cells are accessed. The four bits can be: 1. decoded by RA8 and CA8 for the TMS4256; 2. shifted from the four intermediate output buffers using an A8 (AY8, AX8) sequence nibble operation for the TMS4257 (see Table II); or 3. loaded to four DQ buffers for the TMS4464.





The array architecture also maintains the 256 cycle, four millisecond refresh that was standardized on the TMS4164 and TMS4416. This was accomplished by organizing the array as 256 rows and 1024 columns in four 64K blocks.

# **INCREASED REFRESH FLEXIBILITY**

In addition to conventional refresh methods, the 256K DRAM family has been designed with expanded capabilities. Refreshing the device can be accomplished with any of the following techniques:

- 1. Normal Read/Write operation,
- 2. RAS-only-refresh cycle,
- 3. CAS-before-RAS refresh cycle (CBR), and
- 4. Hidden refresh cycle.

The 256K design includes an internal refresh address counter. This counter provides the row address to be refreshed in a CBR or Hidden refresh cycle. With this feature, an external refresh address does not have to be supplied by the user. The memory system design simplification is illustrated in Figures 7 and 8. Note that both an external refresh address counter and multiplexer have been eliminated with the utilization of  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.

The timing diagrams for the various refresh cycles are shown in Figure 9. It is significant to observe from the timing diagrams that the address is in a "don't care" state during the  $\overrightarrow{RAS}$  negative transition for the CBR or hidden refresh cycles.




Figure 7. RAS-Only Refresh Implementation







Figure 8. CAS-Before-RAS Refresh Implementation





# GENERATION TO GENERATION COMPATIBILITY

The pinout of the  $256K \times 1$  and  $64K \times 1$  devices (Figure 10) illustrates the pin-for-pin compatibility with the exception of pin 1 on the 256K ×1. This is designated as the ninth address pin since 18 addresses are necessary to decode one of 256K memory locations. From the board layout perspective, only an additional trace will be necessary to accommodate the ninth address pin. However, an additional multiplexer (2 to 1 MUX) is necessary since typically they are available in 4-bit increments only. If an external DRAM controller chip is to be utilized, a provision for the additional addressing bit may already be accommodated. The same refreshing scheme as used by the TMS4164,  $64K \times 1$ . generation devices will also be used by 256K ×1 devices; specifically, 256 cycles in a 4 ms period. The additional address pin is simply ignored by the refresh address generation circuitry when refresh occurs.





The  $16K \times 4$  (TMS4416) and  $64K \times 4$  (TMS4464) generation devices are the first entirely pin-for-pin compatible dynamic RAM generations (Figure 11). A system designed for TMS4416 devices will be able to immediately utilize a TMS4464 device. The main adaptation will be in the memory map circuitry where there is suddenly four times the available amount of memory. The TMS4416 devices employ an 8-row address, 6-column address decoding matrix to yield four bits from 65,536 possible memory locations. This decoding scheme provided the four bits all from the same row since the eight row address bits decode 1 of 256 rows, and the six column address bits decode 4 of 256 columns. Despite only 6 column bits being necessary, the trace layout included the eight address lines for row address decoding requirements. The 64K ×4 was designed to comprehend an




Figure 11. ×4 DRAM Pinouts

8 row address, 8 column address decoding matrix in order to maintain compatibility with the previous generation. Since the architecture is arranged as 256 rows by 1024 columns, all four data bits are selected on the same row. Eight traces have already been incorporated in the layout so no changes will be necessary for the TMS4464 board layout.

The generation-to-generation compatibility offers the ability to simply replace new generation devices for older generation devices with the appropriate board layout; thus, memory expansion can be taken advantage of with a minimum of board re-configuration. With the right support circuitry as illustrated by Figure 12, the memory size can be increased in a modular fashion to correspond with increased memory requirements from software. A TMS4416 to TMS4464 conversion system is a good example. Memory mapping for a TMS4164 to TMS4256 conversion system would be very similar except for the provision for a ninth address line. Consider an application that calls for a 16K word minimum memory requirement to be increased by minimal steps until a full 256K words are available by virtue of a fully populated  $64K \times 4$  DRAM system (Figure 13.). This allows the user to increase memory to align it with his expanding software requirements without an immediate fourfold memory increase. In addition, devices will replace parts already existing on the board; so it is not necessary to purchase complete memory expansion boards. A 64K-word system will require 16 TMS4416 DRAM's arranged as four banks with four devices in each bank. Four TMS4416 DRAM's will provide the required word width.




Figure 12. Memory Board Block Diagram

9

9-102




Figure 13. TMS4416 to TMS4464 Memory Expansion

**Applications Information** 

The added consideration with this type of memory arrangement is mapping the memory from the onset to comprehend the memory increase. This can be accomplished by using addresses A14 to A17 to decode a  $32 \times 8$  PROM to vield the four  $\overline{RAS}$  bank select signals. Each  $\times 8$  location of the PROM (actually only four of the eight bits are used) corresponds to a 16K-word memory block. Table III is a truth table which indicates the decoding scheme for the four RAS bank selects. In the initial system of up to 64K words, memory will correspond to the first four memory locations  $(16K \times 4 = 64K)$ . As additional memory is added to the system, each additional 16K block of memory will correspond to subsequent PROM memory locations. Note that the addition of memory can happen in increments of one bank at a time (four devices). A fully populated TMS4464 DRAM system will absorb 16 out of the total 32 PROM memory locations. Thus the most significant PROM address bit, A4, is used as a refresh decode. All PROM memory locations (16, total) which correspond to A4 high activate all four RAS bank select signals. This allows refresh to occur on the current selected row for all system DRAM memory simultaneously. Remember that a TMS4464 DRAM has the same 256-cycle refresh scheme as a TMS4416 DRAM so a combination system will have no refresh constraints.

A TMS4256 conversion system (Figure 14) from a TMS4164 system will be very similar except that memory will be mapped in 64K-word blocks and would increase from a minimum of 64K-words to a maximum of 1M-words (a fully populated 256K DRAM system).

## **ORGANIZATION TRADEOFF**

The previous compatibility examples illustrate significant differences in the implementation of either a  $\times 1$  or  $\times 4$ organized DRAM for a particular application. A complete evaluation of the system needs is necessary in order to decide on which organization DRAM to utilize. There are basically three categories to examine when evaluating your system:

- 1. Memory size requirements,
- 2. Memory speed requirements, and
- 3. Expandability requirements of the system.

			PRON						ουτ	PUTS RAS3	RAS2	RAS1	RASO	SELECTED BANK
cs	A4		A2		A0	08	Q7	Q6	Q5	Q4	03	02	Q1	OF MEMORY
0	0	0	0	0	0	0	0	0	0	0	0	0	1	Bank 0
0	0	0	0	0	1	0	0	0	ο	0	0	1	0	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0	2
0	0	0	0	1	1	0	0	0	0	1	0	0	0	3
0	0	0	1	0	0	0	0	0	0	0	0	0	1	Bank O
0	0	0	1	0	1	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	1	0	0	0	O I	0	0	1	0	Bank 1
0	0	1	0	0	0	0	0	0	0	0	0	1	0	1
0	0	1	0	0	1	0	0	0	0	0	0	່ 1	0	1
0	0	1	0	1	0	0	0	0	ο	0	1	0	0	Bank 2
0	0	1	0	1	1	0	0	0	0	0	1	0	0	2
0	0	1	1	0	0	0	0	0	0	0	1	0	0	2
0	0	1	1	0	1	0	0	0	0	1	0	0	0	3
0	0	1	1	1	0	0	0	0	0	1	0	0	0	3
0	0	1	1	1	1	0	0	0	0	1	0	0	0	Bank 3
0	1	X	х	х	х	0	0	0	0	1	.1	1	1	Refresh All Banks

Table	III.	PROM	Truth	Table






Figure 14. TMS4164 to TMS4256 Memory Expansion

### **Memory Size Requirements**

The memory size needed to satisfy an application would be the first factor to evaluate in the consideration of either  $\times$ .1 or a  $\times$ 4 system implementation. A general rule to apply is to utilize the  $\times$ 4 organization for memory requirements up to the  $\times$ 1 memory size, or if N>1, where N =  $\times$ 1 memory size/memory needed. In the case of 256K DRAMs, for memory less than 256K (bytes, words, etc.) it would be advantageous to utilize 64K  $\times$ 4 devices. Figures 15 and 16 show a comparison of a system which uses  $\times$ 1 DRAMs and  $\times$ 4 DRAMs, respectively, to provide 256K bytes. The same number of memory devices are utilized in each case, but the  $\times$ 1 device takes up somewhat less space because of the 16-pin package over the 18-pin package of the  $\times$ 4 device.








Figure 16. 256K Memory System Size (64K × 4 Implementation)

In addition, proper decoding circuitry will be necessary to decode one of the four memory banks of the  $\times 4$  implementation. The power savings of enabling only one bank at a time for a memory access will be offset by the power usage of the additional drive and decoding circuitry. The additional circuitry will also take up more board space, and require more signal routing to implement. A listing of relevant parameters is available in Table IV for both a  $\times 1$  and  $\times 4$ 

implementation of a 256K-byte system. Up to the 256K byte level, though, the bandwidth advantage of the  $\times 4$  devices allows better memory utilization and power savings by enabling one bank of DRAMs during any single memory access. Table V is a comparison of the same parameters for a TMS4464 and TMS4164 implementation of a 128K-byte system. The part count and board area savings of the TMS4464 implemented system is highlighted in Figures 17 and 18.

Table ]	IV.	256K-Byte	System
---------	-----	-----------	--------


PARAMETERS	256K×1 DRAM	64K×4 DRAM
Component Count*	. 9	10
Board Area	3.34 sq.''	4.0 sq.''
Power	620 mA	375 mA

\*Includes Support Circuitry


Table V. 128K-Byte System

PARAMETERS	64K×1 DRAM	64K×4 DRAM
Component Count*	18	. 6
Board Area	4.89 sq."	2.4 sq."
Power	590 mA	374 mA

\*Includes Support Circuitry







#### **Memory Speed Requirement**

The speed required to satisfy specifications for an application is another factor to consider when evaluating the use of ×1 or ×4 organized DRAMs. The minimum cycle time for a 150 ns dynamic RAM is 260 ns. With system decoding and buffer delays within the system, the realistic cycle time will be increased to 300 ns. Memory access becomes critical when the application demands a high performance microprocessor or bit slice controller. High performance microprocessor memory access periods are now reduced to under 200 ns in some cases, while a bit slice memory access period is under 100 ns. Direct interface of ×1 DRAMs would cause the fast processors to execute wait states while waiting for the memory. The example in Figure 19 shows a method in which the utilization of a  $\times 4$ device will decrease the average access time of each bit by a factor of up to four. The two least significant addresses decode one of the four latches which provide four times the data bus width worth of data. The processor will have to access the latches four times as often, as memory must be accessed to load the latches. The data from the first latch will be accessed in the normal DRAM access period (300 ns) as all four data latches will be filled. With a typical processor memory access period of 75 ns assumed, subsequent processor memory accesses will access memory from the other three latches allowing for memory access without wait states. This translates to an average cycle time of [300 ns+3\*(75 ns)]/4 processor memory accesses or 131 ns. Since most processor instructions occur sequentially over short intervals and require multiple memory operations, the average memory access will be based upon enhanced access time. This compares with the previous average memory cycle time of 300 ns where the processor will be forced to wait for every memory access. Even further enhancement of apparent memory access time can be achieved in systems that allow memory access overlap or pipelined instruction execution. Such a system would have an apparent memory access time approaching 75 ns (or the cycle time of the processor). Obviously, memory speed and memory size are very interrelated when considering this trade-off.





Figure 19. 64K × 4 Implemented System Performance Increase

## Expandability

The expandability of a system can be sub-divided into two aspects: maximum memory size, and minimum memory increments. The compatibility examples are good illustrations of the granularity advantage of the  $\times 4$  devices over the  $\times 1$  devices where granularity is a measure of the smallest increment in which memory size can be increased. The increase of total memory size with the modular implementation of 64K  $\times 4$  DRAM's was only in 48K-byte increments; whereas the 256K  $\times 1$  system increased in units of 192Kbytes. By the same token, the maximum attainable memory size for the  $\times 4$  system will be 256K-words, whereas the  $\times 1$  system can be expanded to a maximum of 1M-words (if maintaining the same level of bank decode logic).

## SYSTEM REFRESH CONSIDERATIONS

The use of dynamic RAMs in a system carries with it the responsibility of refreshing the DRAMs at regular intervals. Several refresh alternatives provide the designer the opportunity to adapt a particular refresh scheme to a particular application. The type of refresh to be implemented in a system depends directly on the type and speed of the processor being utilized, since these factors determine the length of time before memory access may be required. Typically in a memory sub-system design, refresh should be as transparent to the system operation as possible. This serves to reduce the interruption of processor access cycles to a minimum and thereby increase the performance of the system. For slow processors, hidden refresh provides the capability to complete a refresh cycle within a processor memory access cycle by latching the accessed data while the refresh is completed. As a result, separate hardware will provide for refresh cycle implementation, eliminating refresh responsibility from the processor. It is interesting to correlate refresh timing requirements of the DRAM memory with the memory access requirements of the processor. The refresh cycle time for a 150 ns DRAM is 260 ns. Hidden refresh implementation in a slow processor system allows enough time to complete both a memory access and a refresh cycle (Figure 20). There will be no affect on processor operation performance due to refresh requirements of the system. In a medium performance processor system, the period of time provided for memory access becomes critical when a refresh must occur. Wait cycles may have to be implemented during a processor memory access which occurs during a refresh cycle to accommodate the additional time that the refresh cycle adds to the memory access cycle. In a high performance system, the memory access cycle will cause the processor to be delayed to allow completion of the memory access. A refresh cycle will cause additional delay to be added to the memory access time. In systems with a processor that gives an indication that it will not be utilizing the memory, a refresh cycle may be inserted to eliminate the degradation of processor throughput because of refresh.





## SUMMARY

Design and process technology advances combine to allow the manufacture of a 256K DRAM that is upwards compatible with previous generation 64K DRAMs. The memory array architecture is adaptable to both 256K  $\times$  1 and 64K  $\times$  4 organizations. Device performance is improved due to the use of polycide film, thin gate dielectric insulator, and folded metal bit lines.

Generation-to-generation compatibility provides additional memory for new applications or reduced component count for present applications. Furthermore, the TMS4416 and TMS4464 are pin-for-pin compatible and require no hardware modifications to upgrade. Refresh requirements are identical between generations of  $\times 1$  and  $\times 4$  DRAMs. The 256K DRAM is available with an internal refresh address counter to accommodate hidden and  $\overline{CAS}$  before  $\overline{RAS}$  refresh schemes.

The performance and flexibility of the 256K DRAM family will meet the increasing system memory requirements without increasing system complexity. As a result, more sophisticated software can be accommodated.


## ACKNOWLEDGEMENTS

The authors wish to thank David Gulley for his ideas and directions in the development of this paper. In addition, they would like to thank Frank Miu, and the 256K Design Team for their contributions.

## REFERENCES

- M. Smayling, M. Maekawa. "256K dynamic RAM is more than just an upgrade", Electronics, Vol. 56, no. 17, pp. 135-137, Aug. 25, 1983.
- [2] T. Fujii et al., "A 90 ns 256K × 1 bit DRAM with Double-level AI Technology". IEEE J. Solid State Circuits, Vol SC-18, no. 5, pp. 437-440, Oct. 1983.
- [3] T. Nakano et al., "A sub-100 ns 256K DRAM with open bit line scheme", IEEE J. Solid-State Circuits, Vol, SC-18, no. 5, pp. 452-456, Oct. 1983.
- [4] S.S. Eaton, et al., "A 100 ns 64K dynamic RAM using redundancy techniques". Dig. Tech. Papers, ISSCC, 1981, pp. 84-85.

This paper was presented at ELECTRO '84 and was reprinted with their permission.



Logic Symbols 10

10-2

### EXPLANATION OF IEEE/IEC LOGIC SYMBOLS FOR MEMORIES

### 1. INTRODUCTION


The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be partially explained below.

The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.

The current standards are IEC Publication 617-12, 1983, and ANSI/IEEE Standard 91-1984. Most of the data sheets in this data book include symbols prepared in accordance with these standards. The explanation that follows is necessarily brief and greatly condensed from the explanation given in the standards. This is not intended to be sufficient for those people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book.

#### 2. EXPLANATION OF A TYPICAL SYMBOL FOR A STATIC MEMORY

The TMS47128 symbol will be explained in detail. This symbol includes almost all the features found in the ROMs, PROMs, and EPROMS.



The address inputs are arranged in the order of their assigned binary weights and the range of addresses are shown as  $A_{\Pi}^{\mathbf{m}}$  where m is the decimal equivalent of the lowest address and n is the highest. The outputs affected by these addresses are designated by the letter A, as data inputs would also be if the device were a RAM.

The polarity indicator  $\frown$  indicates that the external low level causes the internal 1-state (the active or asserted state) at an input or that the internal 1-state causes the external low level at an output. The effect is similar to specifying positive logic and using the negation symbol **o**.

The  $\nabla$  symbols indicate three-state outputs. Three-state outputs will always be controlled by an EN function. When EN stands at its internal 1-state, the outputs are enabled; when EN stands at its internal 0-state, the outputs stand at their high-impedance states. Sometimes the EN is a single input but in the illustrated case, it is the output of a three-input AND gate. All three inputs (pins 20, 22, and 27) are active low so if any one of them goes high, the outputs will be disabled. The upper one of these three inputs (pin 20) has another function. When nonstandard labels and explanatory labels are used within symbols, they are enclosed within square brackets. Here we find the label "(PWR DWN)". This is intended to indicate that if pin 20 is high, the memory will go to a low-power standby state.



## LOGIC SYMBOLS

#### 3. THE BASICS


Section 3.1 illustrates the most common building blocks that are used in constructing symbols for memories. On the left are shown the symbols that specify the active levels for level-operated inputs, and the direction of active transition for dynamic inputs.

It is preferred to show all input lines on the left and all output lines on the right. When an exception is made to this left-to-right signal flow, an arrowhead is used to show the reverse signal flow.

Three symbols are shown that indicate 3-state, open-drain, and open-source outputs. If none of these are used, the output should be assumed to be totem-pole. The common control block is a point of placement for inputs that affect an array of elements.

The drawings on the right define the three forms of *dependency notation* used in this book. At an input (or output) that affects other inputs or outputs, a letter (G, C, or Z) is placed followed by a number. That same number is placed at the affected inputs and outputs. The letter G indicates that an AND relationship exists; if the affecting input stands at the 0-state, it imposes that 0-state on the affected input or output. The letter C indicates a control relationship, usually between a clock and a D (data) input. If the C input stands at its 0-state, the affected input is disabled. A D input is always an input to a storage element, which it either sets to the 1-state or resets to the 0-state, unless the D input is disabled to have no effect. Z dependency is used to transfer a signal from one place in a symbol to another, for example from the output at Z4 across to a terminal labeled "4", or from the output at Z5 back to the "5" where it serves as an input with no terminal attached.








## 4. EXPLANATION OF A TYPICAL SYMBOL FOR A DYNAMIC MEMORY


### 4.1 THE TMS4116 SYMBOL




The TMS4116 symbol will be explained in detail for each operating function. The assumption is made that Sections 2 and 3 have been read and understood. While this symbol is complex, so is the device it represents and the symbol shows how the part will perform depending on the sequence in which signals are applied.

### 4.2 ADDRESSING

The symbol above makes use of an abbreviated form to show the multiplexed, latched addresses. The blocks representing the address latches are implied but not shown.







Logic Symbols

When  $\overline{RAS}$  goes low, it momentarily enables (through C20,  $\triangleright$  indicates a dynamic input) the D inputs of the seven address registers 7 through 13. When CAS goes low, it momentarily enables (through C21) the D inputs of the seven address registers 0 through 6. The outputs of the address registers are the 14 internal address lines that select 1 of 16,384 cells.


#### 4.3 REFRESH

RAS \_\_\_\_ [REFRESH ROW]


### 4.4 POWER DOWN

RAS ----- 24 [PWR DWN] CAS ------ G24

4.5 WRITE







When  $\overline{RAS}$  goes low, row refresh starts. It ends when  $\overline{RAS}$  goes high. The other input signals required to carry out refreshing are not indicated by the symbol.

 $\overrightarrow{CAS}$  is ANDed with  $\overrightarrow{RAS}$  (through G24) so when  $\overrightarrow{RAS}$  and  $\overrightarrow{CAS}$  are both high, the device is powered down.

By virtue of the AND relationship between  $\overrightarrow{CAS}$  and  $\overrightarrow{W}$  (explicitly shown), when either one of these inputs goes low with the other one and  $\overrightarrow{RAS}$  already low ( $\overrightarrow{RAS}$  is ANDed by G23), the D input is momentarily enabled (through C22). In an "early-write" cycle it is  $\overrightarrow{W}$  that goes low first; this causes the output to remain off as explained below.

The ANDed result of  $\overline{\text{RAS}}$  and  $\overline{\text{W}}$  (produced by G23) is clocked into a latch (through C21) at the instant  $\overline{\text{CAS}}$  goes low. This result will be a ''1'' if  $\overline{\text{RAS}}$  is low and  $\overline{\text{W}}$  is high. The complement of  $\overline{\text{CAS}}$  is shown to be ANDed with the output of the latch (by G24 and  $\overline{\text{24}}$ ). Therefore, as long as  $\overline{\text{CAS}}$  stays low, the output is enabled. In the ''early-write'' cycle referred to above, a ''0'' was stored in the latch by  $\overline{\text{W}}$  being low when  $\overline{\text{CAS}}$  went low, so the output remained disabled.




### 5. SYMBOLS FOR DYNAMIC RAM MODULES

A dynamic RAM module is created by attaching separate DRAMs in chip-carrier packages to a common substrate. The symbols for the composite memory thus created starts with the symbol for the original DRAM and is used with as little change as possible.

So far, two types of organizations have evolved. In the first, all like address and control inputs are connected in parallel between the separate packages. Taking the TM4256EQ5 as typical of this group, the symbol starts with that of the TMS4256 with the qualifying symbol changed from "RAM 256K x 1" to "RAM 256K x 5", and this becomes a common control block for an array of five input-output elements shown below it.


In the second type of organization, of which the TM4256FC1 is typical, most of the address and control lines are parallel connected, but some are brought out separately for each of the DRAM packages. In order to maintain the recognizability of the original TMS4256 symbol, it has now been placed in the first element of the array. The empty rectangles located below the first element represent three other identical elements. Now interconnection (Z) dependency has been used (see 2 and 2.1) to show how CAS, W, D, and the address inputs connect to the first element, and since these inputs are located in the common control block, the connections apply equally to all the elements. The connections for RAS1, RAS2, RAS3, and RAS4 apply only to the individual elements.






## LOGIC SYMBOLS

The drawings below illustrate the handling of control lines that in the original symbol were broken up into active-high and active-low functions. To make the combined symbol, the one of the two levels that seemed most appropriate was chosen, and then bars were used over the dependency numbers if necessary. For example, PWR DWN is an active-high function of pin 3, but it was decided that pin 3, RAS, should be considered active low. The bar over the number 39 indicates that PWR DWN is a function of the *complement* of Z39 (ANDed with the complement of Z40 through G24), and the complement of active low is active high.



Another modification of the basic symbols that can occur in either organization is illustrated by the TM4256GP8. The TMS4256 has separate input and output pins. In the module, these have been connected together to form a single I/O port. In the module symbol, this is indicated using Z dependency to transfer the output signal from the right side to the left side.






Logic Symbols 1

**General Information** 1 · Interchangeability Guide 2 Glossary/Timing Conventions/Data Sheet Structure 3 **Dynamic RAMs** 4 **Dynamic RAM Modules** 5 **EPROMs/PROMs** 6 7 **ROMs Military Products** 8 **Applications Information** 9 **Logic Symbols** 10 **Mechanical Data** 11 **ESD** Guidelines 12


#### general

Electrical characteristics presented in this catalog, unless otherwise noted, apply to device type(s) listed in the page heading, regardless of package. Factory orders for devices described should include the complete part-type numbers listed on each page.

### MOS memory device numbering system



TI single-in-line package nomenclature



<sup>†</sup>The board dimensions for the various single-in-line package designators are given on pages 11-16 thru 11-23.

#### manufacturing information

Die-attach is by standard gold silicon eutectic or by conductive polymer.

Thermal compression gold wire bonding is used on plastic packaged circuits. Typical bond strength is 5 grams. Bond strength is monitored on a lot-to-lot basis. Any preseal bond strength of less than 2 grams causes rejection of the entire lot of devices. On hermetic devices either thermal compression or ultrasonic wire bonding is used. All hermetic MOS LSI and VLSI devices produced by TI are capable of withstanding  $5 \times 10^{-7}$  atm cc/sec inspection and may be screened to  $5 \times 10^{-8}$  atm cc/sec fine leak, if desired by the customer, for special applications.

All packages are capable of withstanding a shock of 3000 g. All packages are capable of passing a 20,000 g acceleration (centrifuge) test in the Y-axis. Pin strength is measured by a pin-shearing test. All pins are able to withstand the application of a force of 6 pounds at 45 °C in the peel-off direction.

#### dual-in-line packages


A pin-to-pin spacing of 2,54 mm (100 mils) has been selected for standard dual-in-line packages (both plastic and ceramic).



TI uses three types of hermetically sealed ceramic dual-in-line packages: cerdip, cerpak, and sidebrazed. The cerdip and cerpak packages have tin-plated leads. The sidebraze package has gold-plated leads. The plastic package may have tin-plated leads, 60/40 solder-plated leads, or 60/40 hot-solder-dipped-finished-leads.

## ceramic packages

side braze (JD suffix)




PINS	16	18	20	22	24	24	28	40
A ± 0,025	7,62	7,62	7,62	10,16	7,62	15,24	15,24	15,24
(±0.010)	(0.300)	(0.300)	(0.300)	(0.400)	(0.300)	(0.600)	(0.600)	(0.600)
DALAN)	20,57	23,11	25,65	27,94	30,86	32,77	35,94	51,31
B(MAX)	(0.810)	(0.910)	(1.010)	(1.100)	(1.215)	(1.290)	(1.415)	(2.020)
CINON	7,493	7,493	7,493	10,03	7,493	15,11	15,11	15,11
C(NOM)	(0.295)	(0.295)	(0.295)	(0.395)	(0.295)	(0.595)	(0.595)	(0.595)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

11



11-4




<sup>†</sup>Dimensions A, B, and C are applicable for both 16-pin cerdip and cerpak. NOTE A: Cerpak only

#### ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES




600-mil cerpak (J suffix)



PIN	24	28
A(MAX)	15,88	15,88
A(WAA)	(0.625)	(0.625)
B(MAX)	32,77	37,85
D(WAA)	(1.290)	(1.490)
C(MAX)	15,24	15,24
C(MAX)	(0.600)	(0.600)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES


TEXAS VI INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



PINS	16	18	20	22	24	28	40
A (MAX)	8,255	8,255	8,255	10,80	15,88	15,88	15,49
A (MAX)	(0.325)	(0.325)	(0.325)	(0.425)	(0.625)	(0.625)	(0.61)
D (144Y)	22,1	23,37	27,18	28,45	32,26	36,58	53,1
B (MAX)	(0.870)	(0.920)	(1.070)	(1.120)	(1.270)	(1.440)	(2.090)
C (MAX)	6,858	6,858	6,858	9.017	13,97	13,97	13,97
	(0.270)	(0.270)	(0.270)	(0.355)	(0.550)	(0.550)	(0.550)
D (MIN)	3,175	2,921	2,921	3,175	2,921	2,921	3,175
D (MIN)	(0.125)	(0.115)	(0.115)	(0.125)	(0.115)	(0.115)	(0.125)

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES






ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

11

TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

11-8




ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



## ceramic chip carrier packages

ceramic chip carrier package (FE suffix)



	NUMBER	A	1	A	2	В	1	В	2	С	2
	TERMINALS	MIN	MAX	MIN	MAX	MIN -	MAX	MIN	MAX	MIN	МАХ
	28	8,76	9,02	13,84	14,10	7,80	7,95	12,88	13,03	1,65	2,01
•		(0.345)	(0.355)	(0.545)	(0.555)	(0.307)	(0.313)	(0.507)	(0.513)	(0.065)	(0.079)
· .	32	11,30	11,56	13,84	14,10	10,34	13,03	12,88	13,03	1,65	2,01
		(0.445)	(0.455)	(0.545)	(0.555)	(0.407)	(0.513)	(0.507)	(0.513)	(0.065)	(0.079)


ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES





**Mechanical Data** 

11

11-10








ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES




plastic chip carrier packages

18-lead plastic chip carrier package (FM suffix)



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES






ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES




Mechanical Data



32-lead plastic chip carrier package (FM suffix)


ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

**Mechanical Data** 






11-15



<sup>†</sup>This package is used for the TM4164EC4, TM4256EC4, TM4256FC1, TM4257EC4, and TM4257FC1. <sup>‡</sup>For specific chip carrier orientation, see the pinout drawing for that device. NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

> TEXAS INSTRUMENTS POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Mechanical Data




<sup>†</sup>This package is used for the TM4256HE4.


NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



### 30-pin L single-in-line package<sup>†</sup>



<sup>†</sup>This package is used for the TM4164EL9, TM4164FL8, TM4256EL9, TM4256FL8, TM4257FL9, and TM4257FL8. <sup>‡</sup>This chip carrier is not present on the TM4164FL8, TM4256FL8, and TM4257FL8 packages. NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




30-pin M single-in-line package<sup>†</sup>

<sup>†</sup>This package is used for the TM4164FM8 and TM4164FM9. <sup>‡</sup>This chip carrier is not present on the TM4164FM8 package. NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



11

11-18




<sup>†</sup>This package is used for the TM4256GP8 and TM4256GP9.

<sup>‡</sup>This chip carrier is not present on the TM4256GP8.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

## 35-pin P single-in-line package<sup>†</sup>




<sup>†</sup>This package is used for the TM4161EP5.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




Mechanical Data

### 24-pin Q single-in-line package<sup>†</sup>




<sup>†</sup>This package is used for the TM4164EQ5, TM4256EQ5, and TM4257EQ5. NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

## 30-pin U single-in-line package<sup>†</sup>



Mechanical Data






<sup>†</sup>This package is used for the TM4416KU8.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

### 30-pin U single-in-line package<sup>†</sup>




<sup>†</sup>This package is used for the TM4464LU8.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.








<sup>†</sup>This package is used for the TM4256GV8 and TM4256GV9. <sup>‡</sup>This chip carrier is not present on the TM4256GV8. NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

## 31-pin V single-in-line package<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>This package is used for the TM4161EV4.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.




Mechanical Data

30-pin W single-in-line package<sup>†</sup>

#### <sup>†</sup>This package is used for the TM4161GW4.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

### 30-pin Y single-in-line package<sup>†</sup>




<sup>†</sup>This package is used for the TM4161GY4.

NOTE A: Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.



**Mechanical Data** 11

11-24



**ESD Guidelines** 12

### Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies

## SCOPE

This specification establishes the requirements for methods and materials used to protect electronic parts, devices, and assemblies (items) susceptible to damage or degradation from electrostatic discharge (ESD). The electrostatic charges referred to in this specification are generated and stored on surfaces of ordinary plastics, most common textile garments, ungrounded people's bodies, and many other commonly unnoticed static generators. The passage of these charges through an electrostatic sensitive part may result in catastrophic failure or performance degradation of the part.

The part types for which these requirements are applicable include, but are not limited to, those listed:

- 1) All metal-oxide semiconductor (MOS) devices, e.g., CMOS, PMOS, etc.
- 2) Junction field-effect transistors (JFET)
- 3) Bipolar digital and linear circuits
- Op Amps, monolithic microcircuits with MOS compensating networks, on-board MOS capacitors, or other MOS elements
- 5) Hybrid microcircuits and assemblies containing any of the types of devices listed
- 6) Printed circuit boards and any other type of assembly containing static-sensitive devices.

### Definitions

- 1. Antistatic material: ESD protective material having a surface resistivity between  $10^9$  and  $10^{14} \Omega$ /square.
- 2. Static dissipative material: ESD protective material having surface resistivity between 10<sup>5</sup> and 10<sup>9</sup>  $\Omega$ /square.
- 3. Conductive material: ESD protective material having a surface resistivity of  $10^5 \Omega$ /square maximum.
- 4. Electrostatic discharge (ESD): A transfer of electrostatic charge between bodies at different electrostatic potentials caused by direct contact or induced by an electrostatic field.
- 5. Surface resistivity: An inverse measure of the conductivity of a material and is the resistance of unit length and unit width of a surface. Note: Surface resistivity of a material is numerically equal to the surface resistance between two electrodes forming opposite sides of a square. The size of the square is immaterial. Surface resistivity applies to both surface and volume conductive materials and has the dimension of  $\Omega$ /square.
- 6. Volume resistivity: Also referred to as bulk resistivity. It is normally determined by measuring the resistance (R) of a square of material (surface resistivity) and multiplying this value by the thickness (T).
- Ionizer: A blower that generates positive and negative ions, either by electrostatic means or by means of a radioactive energy source, in an airstream, and distributes a layer of low velocity ionized air over a work area to neutralize static charges.
- 8. Close proximity: For the purpose of this specification, is 6 inches or less.

#### Device Sensitivity per Test Circuit of Method 3015, MIL-STD-883

Devices are categorized according to their susceptibility to damage resulting from electrostatic discharge (ESD), and the type packaging required to adequately protect them.

1) Device electrostatic sensitivity:

Category	ESD Sensitivity (V)	Minimum Protective Packaging
Α	20-2000	Antistatic Magazine & Conductive Bag/Box
В	> 2000	Antistatic Magazine & Antistatic Bag

- 2) Devices are to be categorized by their sensitivity
- 3) Devices are to be protected from ESD damage from receipt at incoming inspection through assembly, test and shipment of completed equipment.

#### APPLICABLE REFERENCE DOCUMENTS

The following reference documents (of latest issue) can provide additional information on ESD controls.

1) MIL-M-38510 Microcircuits, General Specification

2) MIL-STD-883 Test Methods and Procedures for Microelectronics

3) MIL-S-19491 Semiconductor Devices, Packaging of

4) MIL-M-55565 Microcircuits, Packaging of

5) DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection

6) DOD-STD-1686 Electrostatic Discharge Control Program


7) NAVSEA SE 003-11-TRN-010 Electrostatic Discharge Training Manual

### FACILITIES FOR STATIC-FREE WORK STATION

The minimum acceptable static-free work station shall consist of the work surface covered with an ESD protective material attached to ground through a 1 M $\Omega \pm 10\%$  resistor, an attached grounding wrist strap with integral 1 M $\Omega \pm 10\%$  resistor for each operator, and air ionizer(s) of sufficient capacity for each operator. The wrist strap shall be connected to the ESD protective material. Ground shall utilize the standard building earth ground, refer to Figure 1. Conductive floor tile along with conductive shoes may be used in lieu of the conductive wrist straps. The Site Safety Engineer must review and approve all electrical connections at the static-free work station prior to its implementation.

Air ionizers shall be positioned so that the devices at the static-free work stations are within a 4-foot arc measured by a vertical line from the face of the ionizer and 45 degrees on each side of this line.

General grounding requirements are to be in accordance with Table 1.



All electrical equipment sitting on the conductive table top must be hard grounded but must be isolated from the conductive table top.

NOTE: Earth ground is not computer ground or RF ground or any other limited type ground.

Figure 1. Static-Free Work Station

#### Table 1. General Grounding Requirements

	TREATED WITH ANTISTATIC SOLUTION OR MADE OF CONDUCTIVE MATERIAL	GROUNDED TO COMMON POINT	
Handling Equipment/Handtools	x		
Metal Parts of Fixtures and Tools/Storage Racks		×.	
Handling Trays/Tubes	x		
Soldering Irons/Bath		X	
Table Tops/Floor Mats	x	X	
Personnel		X Using Wrist Strap*	

\*With 1 M $\Omega$  ± 10% resistor

#### Usage of Antistatic Solution in Areas to Control the Generation of Static Charges

The use of antistatic chemicals (antistats) should be a supplemental part of an overall organized ESD program. Any antistatic chemical application shall be considered as a means to reduce or eliminate static charge generation on nonconductive materials in the manufacturing or storage areas.

The application of any antistatic chemical in a clean room of class 10,000 or less shall not be permitted. Accordingly, any user of antistatic solutions must consider the following precautions:

- 1. Do not apply antistatic spray or solutions in any form to energized electrical parts, assemblies, panels, or equipment.
- 2. Do not perform antistatic chemical applications in any area when bare chips, raw parts, packages, and/or personnel are exposed to spray mists and evaporation vapors.

The need for initial application and frequency of reapplication can only be established through routine electrostatic voltage measurements using an electrostatic voltmeter. The following durability schedule is a reasonable expectation.

- 1) Soft surfaces (carpet, fabric seats, foam padding, etc.): each 6 months or after cleaning, by spraying.
- 2) Hard abused surfaces (floors, table tops, tools, etc.): each week (or day for heavy use) and after cleaning, by wiping or mopping.
- 3) Hard unabused surfaces (cabinets, walls, fixtures, etc.): each 6 months or annually and after cleaning, by wiping or spraying.
- 4) Company-furnished and maintained clothing and smocks: after each cleaning, by spraying or adding antistatic concentrate to final rinse water when cleaned.

The use of antistatic chemicals, their application, and compliance with all appropriate specifications, precautions, and requirements shall be the responsibility of the Area Supervisor where antistatic chemicals are used.

#### ESD Labels and Signs in Work Areas

ESD caution signs at work stations and labels on static-sensitive parts and containers shall be consistent in color, symbols, class, and voltage sensitivity identification, and appropriate instructions. Signs shall be posted at all work stations performing any handling operations with static-sensitive items. These signs shall contain the following information.

### CAUTION

#### STATIC CAN DAMAGE COMPONENTS

Do not handle ESDS items unless grounding wrist strap is properly worn and grounded. Do not let clothing or plain plastic materials contact or come in close proximity to ESDS items.

Labels shall be affixed to all containers containing static-sensitive items at a place readily visible and proper for the intended purpose. Additionally, labels must be consistently placed on containers and packages at a standard location to eliminate mishandling. Use only QC accepted and approved signs and labels to identify static-sensitive products and work areas. The use of ESD signs and labels, and their information content shall be the responsibility of the Area Supervisor to assure consistency and compatibility throughout the static-sensitive routing.

12

#### **Relative Humidity Control**

Since relative humidity has a significant impact on the generation of static electricity, when possible, the work area should be maintained within the following relative humidity ranges: incoming/assembly/test/storage 50%-65% (ref. Ashrae, 55–74), within  $\pm 5\%$  to avoid static voltage monitor variations.

#### PREPARATION FOR WORKING AT STATIC-FREE WORK STATION

A work station with a conductive work surface connected to ground through a 1 M $\Omega \pm 10\%$  resistor, a grounding wrist strap with the ground wire connected to the conductive work surface, and an ionizer constitute a static-free work station (Figure 42). An operator is properly grounded when the wrist strap is in snug (no slack) contact with the bare skin, usually positioned on the left wrist for a right-handed operator. The wrist strap must be worn the entire time an operator is at a static-free work station. The operator should first touch the grounded bench top before handling static-sensitive items. This precaution should be observed in addition to wearing the grounding wrist strap. If possible, operators should avoid touching leads or contacts even though grounded.

#### CAUTION

Personnel shall never be attached to ground without the presence of the 1 M $\Omega \pm 10\%$  series resistor in the ground wire.

An operator's clothing should never make contact or come in close proximity with static sensitive items. They must be especially careful to prevent any static-sensitive items (being handled) from touching their clothing. Long sleeves must be rolled up or covered with antistatic sleeve protector banded to the bare wrist which shall "cage" the sleeve at least as far up as the elbow. Only antistatic finger cots may be used when handling static-sensitive items.

Any person not properly prepared, while at or near the work station, shall not touch or come in close proximity with any static-sensitive items. It is the responsibility of the operator and the Area Supervisor to ensure that the static-free work area is clear of unnecessary static hazards, including such personal items as plastic coated cups or wrappers, plastic cosmetic bottles or boxes, combs, tissue boxes, cigarette packages, and vinyl or plastic purses. All work-related items, including information sheets, fluid containers, tools, and parts carriers must be those approved for use at the static-free work station.

#### GENERAL HANDLING PROCEDURES AND REQUIREMENTS

- 1. All static-sensitive items must be received in an antistatic/conductive container and must not be removed from the container except at static-free work station. All protective folders or envelopes holding documentation (lot travelers, etc.) shall be made of nonstatic-generating material.
- 2. Each packing (outermost) container and package (internal or intermediate) shall have a bright yellow warning label attached, stating the following information or equivalent:



The warning label shall be legible and easily readable to normal vision at a distance of 3 feet.

- Static-sensitive items are to remain in their protective containers except when actually in work at the static-free station.
- 4. Before removing the items from their protective container, the operator should place the container on the conductive grounded bench top and make sure the wrist strap fits snugly around the wrist and is properly plugged into the ground receptacle, then touch hands to the conductive bench top.
- 5. All operations on the items should be performed with the items in contact with the grounded bench top as much as possible. Do not allow conductive magazine to touch hard grounded test gear on bench top.

12

- 6. Ordinary plastic solder-suckers and other plastic assembly aids shall not be used.
- 7. In cases where it is impossible or impractical to ground the operator with a wrist strap, a conductive shoe strap may be used along with conductive tile/mats.
- 8. When the operator moves from any other place to the static-free station, the start-up procedure shall be the same as in PREPARATION FOR WORKING AT STATIC-FREE WORK STATION.
- 9. The ionizer shall be in operation prior to presenting any static-sensitive items to the static-free station, and shall be in operation during the entire time period the items are at the station.
- 10. "Plastic snow" polystyrene foam, "peanuts," or other high-dielectric materials shall never come in contact with or be used around electrostatic sensitive items, unless they have been treated with an antistat (as evidenced by pink color and generation of less than  $\pm 100$  volts).
- 11. Static-sensitive items shall not be transported or stored in trays, tote boxes, vials, or similar containers made of untreated plastic material unless items are protectively packaged in conductive material.

#### PACKAGING REQUIREMENTS

Packaging of static-sensitive items is to be in accordance with Device Sensitivity, item 1). The use of tape and plain plastic bags is prohibited. All outer and inner containers are to be marked as outlined in GENERAL HANDLING PROCEDURES AND REQUIREMENTS, item 2, and conductive magazines/boxes may be used in lieu of conductive bags.

#### SPECIFIC HANDLING PROCEDURES FOR STATIC-SENSITIVE ITEMS

#### Stockroom Operations

- 1. Containers of static-sensitive items are not to be accepted into stock unless adequately identified as containing static-sensitive items.
- 2. Items may be removed from the protective container (magazine/bag, etc.) for the purpose of subdividing for order issue only by a properly grounded operator at an approved static-free station as defined in FACILITIES FOR and PREPARATION FOR WORKING AT STATIC-FREE WORK STATION.
- 3. All subdivided lots must be carefully repackaged in protective containers (magazine/bag, etc.) prior to removal from the static-free work station and labeled to indicate that the package(s) contain static-sensitive items. If it is suspected that a static-sensitive item is not adequately protected, do not transfer it to another container, return it to the originator for disposition unless the originator is a Customer. In that case, the QC Engineer should contact the Customer and negotiate an appropriate disposition.
- 4. It is the responsibility of the Stockroom Supervisor to ensure that all personnel assigned to this operation are familiar with handling procedures as outlined in this specification. A copy of this specification is to be posted in the vicinity so that it is accessible to the operators. Stock handlers and all others who might have occasion to move stock are to be instructed to avoid direct contact with unprotected static-sensitive items.

#### Module and Subassembly Operations

- 1. Static-sensitive items are not to be received from a stockroom, kitting, or machine insertion area unless received in approved static-protective packaging, and properly labeled to indicate that its contents are static sensitive.
- 2. All single station, progressive line manual assembly operators, and visual inspectors prior to wave soldering operations are to be properly grounded with a grounding wrist strap when handling static-sensitive items.
- 3. Progressive lines used as single stations where operators will be working on a mix of boards, both static-sensitive and nonstatic-sensitive, will require that all operators working on the line be properly grounded. This is necessary to accommodate the sliding of static-sensitive boards along the assembly bench or across positions not engaged in the assembly of this type board.
- 4. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding wrist straps properly (snugly in contact with bare skin).

#### Soldering and Lead-Forming Operations

- 1. All soldering machines, conveyors, cleaning machines, and equipment shall be electrically grounded to ensure that they are at the same ground potential as the grounded operators working on their stations. No machine surfaces exposed to static-sensitive items are to be above the ground potential.
- 2. All processing equipment shall be grounded, including all loading and unloading stations, that is, the stations before and after each piece of processing equipment.
- 3. All nonmetallic, static-generating components in the handling systems shall be treated to ensure protection from static.
- 4. All stations shall be identified by posting signs as outlined in ESD Labels and Signs in Work Areas.
- 5. Operators are to be properly grounded with a grounding wrist strap during any handling, loading, unloading, inspection, rework, or proximity to static-sensitive items.
- 6. Unloading operators working at a grounded station shall place static-sensitive items into approved static-protective bags or containers.
- All manual soldering, repair, and touch-up work stations on the solder line are to be static protected. Operators
  are to wear grounding wrist straps when working on static-sensitive items. Only grounded-tip soldering/desoldering
  irons are allowed when working on static-sensitive items.
- 8. It is the responsibility of the Area Spervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding wrist straps properly (comfortably snug in contact with bare skin).

#### **Electrical Testing Operations**

- 1. All electrical test stations shall be static protected. Operators shall be properly grounded when working on these items.
- 2. Reused antistatic magazines must be monitored for maintenance of antistatic characteristics.
- 3. Devices should be in an antistatic/conductive environment except at the moment when actually under test.
- 4. Devices should not be inserted into or removed from circuits or tester with the power on or with signals applied to inputs to prevent transient voltages from causing permanent damage.
- 5. All unused input leads should be biased if possible.
- 6. Device or module repairs must be performed at static-free stations with the operator attached to a grounding wrist strap. Grounded-tip soldering irons shall be used when working on static-sensitive items.
- 7. Static-sensitive items shall be handled through all electrical inspections in static protective containers. Removal of the items from the protective containers shall be done at a static-free work station as discussed in **PREPARATION FOR WORKING AT A STATIC-FREE WORK STATION**. The units must be returned to the containers before leaving the station.
- 8. All such items shall be shipped with an ESD warning label affixed as listed.
- 9. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

#### **Packing Operations**

- 1. Static-sensitive items are not to be accepted into the packing area unless they are contained in a static-protected bag or conductive container.
- 2. A static-sensitive item delivered to the packer within an approved container or bag and found to be in order regarding identification shall be packed in the standard shipping carton or other regular packaging material. Containers are to be labeled in accordance with GENERAL HANDLING PROCEDURES AND REQUIREMENTS, item 2.
- 3. Any void-fillers shall be made of an approved antistatic material.

ESD Guidelines

#### **Burn-In Operations**

- 1. Burn-in board loading and unloading of static-sensitive items shall be done at a static-free station.
- 2. Shorting clips/shorted connectors shall be installed on the board plug-in tab prior to loading any units into the board sockets. The clip/connector shall be taken off just prior to plugging the board into the oven connector. The clip/connector shall be installed immediately upon removal of the board from the oven connector. Installation and removal of the clip/connector shall be done by a properly grounded operator.
- 3. All automatic or semiautomatic loading and unloading equipment shall be properly electrically grounded.
- 4. It is the responsibility of the Area Supervisor to ensure that all personnel handling static-sensitive items are familiar with this procedure and fully aware of the damage or possible degradation of these units in the event of noncompliance. A periodic inspection should be made using an electrostatic voltmeter to assure that the static-free stations are in proper working order and to ensure that operators are wearing grounding straps properly (snugly in contact with bare skin).

#### CUSTOMER RETURNED ITEM HANDLING PROCEDURE

Receipt of ESDS-labeled items is to be done at a static-free work station and handled in accordance with applicable sections within this guideline.

#### QUALITY CONTROL PROVISIONS

#### Sampling

Each manufacturing, stockroom, and testing operation handling ESDS devices will be audited a minimum of once each quarter for compliance with all terms of this specification by the responsible process control or QRA organization. Ground continuity and the presence of uncontrolled static voltages are considered critical and shall be checked more frequently as specified below.

#### Ground Continuity (minimum of once a week).

Ground connections (grounding wrist strap, ground wires on cords, etc.) shall be checked for electrical continuity. The presence of a 1 M $\Omega$  ± 10% resistor in the ground connections between both the operator wrist straps to the work surface and the work surface to ground connector must be verified.

#### Grounded Conditions (minimum of once a week).

A visual inspection shall be made to determine full compliance with this specification at static-free work stations during handling of static-sensitive items, including operator being grounded as required, static-sensitive items not being handled in unprotected or unauthorized areas, and no static-generating materials at the grounded work station.

#### Sleeve Protectors (minimum of once a week).

A visual check shall be made to determine that each operator wearing loose-fitting or long-sleeved clothing either has sleeves properly rolled or covered with sleeve protectors properly grounded to the bare skin at the wrist.

#### Static Voltage Levels (minimum of once a week).

In addition to the visual inspections, a sample inspection using an electrostatic voltmeter will be used to check for uncontrolled electrostatic voltages at or near electrostatic-controlled work stations.

#### Conductive Floor Tiles (minimum of once a month).

Conductive floors must have a resistance of not less than 25 k $\Omega$  from any point on the tile to earth ground. Also, resistance from any point-to-point on the tile floor 3 feet apart shall be not less than 25 k $\Omega$ . The test methods to be used are ASTM-F-150-72 and NFPA 56.

12

#### Records

Written records must be kept of all these QC audits.

#### TRAINING

Training is applicable for all areas where individuals come in contact with ESDS (category A) devices. It is the responsibility of each Area Supervisor to make sure that his/her people receive ESD training initially and every 12 months thereafter to maintain proficiency. Training should include static fundamentals, a review of applicable parts of this specification, and actual applications in the work area.

# **TI Sales Offices TI Distributors**

ALABAMA: Huntsville (205) 837-7530. ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420. GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925. INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Ceder Banida (319) 395-9550

MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100. MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600. NEW JERSEY: Iselin (201) 750-1050

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Malville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.

OKLAHOMA: Tuisa (918) 250-0633. OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.

PUERTO RICO: Hato Rey (809) 753-8700

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfax (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080. WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 334-3635.

### **TI Regional Technology** Centers

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220. GEORGIA: Norcross (404) 662-7945 ILLINOIS: Arlington Heights (312) 640-2909. MASSACHUSETTS: Waltham (617) 895-9197. TEXAS: Richardson (214) 680-5066 CANADA: Nepean, Ontario (613) 726-1970



TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

#### TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics **Diplomat Electronics** General Radio Supply Company Graham Electronics Harrison Equipment Co. International Electronics JACO Electronics Kierulff Electronics LCOMP, Incorporated Marshall Industries Milgray Electronics Newark Electronics Time Electronics R.V. Weatherford Co. Wyle Laboratories

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow Electronics Canada **Future Electronics ITT Multicomponents** L.A. Varah. Ltd.

#### TI AUTHORIZED DISTRIBUTORS IN **ÚSA**

-OBSOLETE PRODUCT ONLY-Rochester Electronics, Inc. Wakefield, Massachusetts (617) 245-2941

ALABAMA: Arrow (205) 882-2730; Kierulff (205) 883-6070; Marshall (205) 881-9235.

ARIZONA: Arrow (602) 968-4800; Kierulff (602) 243-4101; Marshall (602) 968-6181; Wyle (602) 866-2888.

Wyte (602) 866-2888. CALIFORNIk: Los Angeles/Orange County: Arrow (818) 701-7500, (714) 838-5422; Kieruift (213) 725-0325, (714) 731-5711, (714) 220-6300; Marshail (818) 999-5001, (818) 442-7204, (714) 660-035; IR. V. Westherdroft (714) 634-9600, (213) 849-3451; Wyte (213) 322-8100, (818) 880-9001, (714) 863-9355; Sacramentor: Arrow (916) 925-7456; Marshail (916) 635-700; Wyte (916) 635-2400; Arrow (919) 555-4600; Aleruift (618) 278-2105; San Francisco Bay Ares: Arrow (406) 74-56500; (415) 487-4600; Kieruift (408) 971-2500; Marshail (409) 943-4600; Wyle (408) 727-2500; Marshall (408) 943-4600; Wyle (408) 727-2500;

COLORADO: Arrow (303) 696-1111; Kierulff (303) 790-4444; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741; Diplomat (203) 797-9674; Kieruilf (203) 265-1115; Marshall (203) 265-3822; Milgray (203) 795-0714.

Hardmin (200) reader, imigray (200) reader, imigray (ELORIDA: Ft, Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Kierulff (305) 486-4004; Orlando: Arrow (305) 725-1480; Milgray (305) 647-5747; Tampa: Arrow (313) 576-8935; Diplomat (813) 443-4514; Kierulff (813) 576-1966.



GEORGIA: Arrow (404) 449-8252; Kierulff (404) 447-5252; Marshall (404) 923-5750.

ILLINOIS: Arrow (312) 397-3440; Diplomat (312) 595-1000; Kierulft (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230.

KANSAS: Kansas City: Marshall (913) 492-3121; Wichita: LCOMP (316) 265-9507.

MARYLAND: Arrow (301) 995-0003; Diplomat (301) 995-1226; Kieruiff (301) 636-5800; Milgray (301) 793-3993; Marshall (301) 840-9450.

MASSACHUSETTS: Arrow (617) 933-8130; Diplomat (617) 935-6611; Kierulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 532-6200.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Kierulff (612) 941-7500; Marshall (612) 559-2211.

MISSOURI: Kansas City: LCOMP (816) 221-2400; St. Louis: Arrow (314) 567-6888; Kierulff (314) 739-0855.

NEW HAMPSHIRE: Arrow (603) 668-6968.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 785-1830; General Racio (609) 964-8560; Kierulff (201) 575-6750; (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566; International Electronics (505) 345-8127.

NEW YORK: Long Island: Arow (516) 231-1000; Diplomat (516) 454 45400; JACO (516) 231-1000; Marshail (516) 454 45400; JACO (516) 273-5500; Rochester: (716) 427-0300; Marshail (716) 235-7620; Syracuse: Arrow (315) 652-1000; Diplomat (315) 652-3000; Marshail (607) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Kierulff (919) 872-8410; Marshall (919) 878-9882.

OHD: Cincinnati: Graham (513) 772-1661; Cleveland: Arrow (216) 248-3990; Kierulff (216) 587-6558, Marshall (216) 248-1788. Columbus: Arrow (614) 885-8362; Dayton: Arrow (613) 435-5653; Graham (513) 435-8660; Kierulff (513) 439-0045; Marshall (513) 236-8088.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980

HTUDE ISLAND: AITON (401) 4310800 TEXAS: Augustin: Arrow (512) 835-180; Kierultt (512) 835-2009; Marshall (512) 837-1991; International Electronics (214) 233-9323; Kierultt (214) 343-2400; Marshall (214) 233-5200; Wyle (214) 235-9953 Electronics (915) 598-3406; Harston (719) 789-6800; Harston (719) 789-6800; Harston (719) 789-6800; Kierultt (713) 530-7030; Wyle (713) 879-9953.

UTAH: Diplomat (801) 486-4134; Kierulff (801) 973-6913; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Kierulff (414) 784-8160.

(14) 784-8160. CANADa: Calgary: Future (403) 235-5325; Varah (403) 255-9550; Edmonton: Future (403) 486-0974; Varah (403) 437-2755; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; ITT Multicomponents (514) 735-57177; Nova Scotla: Varah (902) 485-2322; Ottawa: Arrow Canada (613) 226-6903; Future (613) 826-8373; ITT Multicomponents (613) 226-7406; Varah (613) 726-6884; Guebec City: Arrow Canada (16) 667-4231; Toronts: Arrow Canada (416) 650-6220; Italia (16) 726-144, Varah (416) 842-644; Vancolumer, Future (604) 438-5545; Varah (604) 873-3211; Winnipeg: Varah (204) 633-6190

## TI Worldwide Sales Offices

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave., Phoenix, AZ 85021, (602) 995-1007.

Az 80021, (602) 935-1007. CALIFORNika: Invine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187; Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 929-1521; San Diego: 4333 View Ridge Ave., Suite B, San Diego, CA 92123, (619) 9278-601; Santa Ciara: 5535 Betsy Ross Dr., Santa Ciara, CA 95054, (408) 980-900; Torranec: 500 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: FL. Lauderdale: 2765 N.W. 62nd St., FL. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2601 Maitland Center Parkway, Maitland, FL 32751, (305) 660-4600; Tampa; 5010 W. Kennedy Blvd., Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

MARYLAND: Baltimore: 1 Rutherford PL, 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City. MO 64114, (816) 523-2500; St. Louis: 11861 Westline Industrial Drive, St. Louis, MO 63141, (314) 559-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NE, Albuquerque, NN 8/107, (505) 345-2555. NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-2991; Endicott: 112 Nanticoke Ave, P.O. Box 0618; Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite 3C10, PO. Box 2936, Melville, NY 11747, (516) 454-46500; Pittsford; 2851 Clover St., Pittsford, NY 14534, (716) 358-5770; Poughkeepsie: 385 South Rd, Poughkeepsie, NY 12601, (914) 472-2600.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bidg., 4124 Linden Ave., Dayton, OH 45432, (513) 256-3877.

OKLAHOMA: Tulsa: 7615 East 63rd Place, 3 Memorial Place, Tulsa, OK 74133, (918) 250-0633.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Corapolis: 420 Rouser Rd., 3 Airport Office Park, Corapolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: 12501 Research Blvd., P.O. Box 2909, Austin, TX 78723, (512) 250-7655; Richardson; 1001 E. Campbell Rd., Richardson, TX 75080,

Hichardson: 1001 E. Campoeli Hd., Richardson, TX 75080, (214) 680-5082; Houston: 9100 Southwest Frwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

VIRGINIA: Fairfax: 3001 Prosperity, Fairfax, VA 22031, (703) 849-1400.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANDA: Nepean: 301 Moodle Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970. Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent Ville St. Laurent Quebec, 9460 Trans Canada H4V3, St. Laurent, Quebec, Canada H4S1477, (514) 34533.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1 + 394-3008.

AUSTRALIA (A NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2056.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

BELGIUM: Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketstraat 100, Rue de la Fusee, 1130 Brussels, Belgium, 2/720.80.00.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Teoliisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.



and services for you

CERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Haggertystrasse 1, D8505 (Freising, 8161 + 60-591; kurturestendamm 195/196, D-1000 Berlin 15, 30 + 882-7365; III, Hagen 3/Kibbelstrasse, 13, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D4236 Eschborn 1, 06156 + 8070; Hamburgerstrasse 11, D-2000 Hamburg 76, 040 + 220-1154, Kirchhorsterstrasse 2, D-3000 Hannover 5, 511 + 646302; Maybachstrabe 11, D-7302 Ostificiem 2:Neilingen, 711+ 547001; Dostlach 300-0200 Hamburg 65, 40+0 0061; Postlach 1300-0200 Hamburg 65, 40+0 0061; Postlach 1300-0200 Hamburg 65, 40+0 0061; Postlach 1300-0200 Hamburg 65, 40+0 0061; Postlach 135044.

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asla Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

TALY: Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 8941: Via Salaria KM 24 (Platzaz Cosma), Monterotondo Scato (Rome), Italy, 6 + 803241; Viale 2 42532541; Corso Svizzer, 185, 0100 Torino, Italy, 11 774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 355851.

JJAPAN: Texas Instruments Asia Ltd.: 4F Aoyama Fuji Bidg, 6-12, Kita Aoyama 3-Chome, Minato-Ku, Tokyo, Japan 107, 3-498-2111; Oaxa Branch, 5F. Nissho Iwal Bidg, 30 Imabashi 3- Chome, Higashi-Ku, Oaxak, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyota Wast Bidg, 10-27, Meleki 4-Chome, Nakamura-ku Nagoya, Japan 450, 52-583-8691.

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bidg., Yuksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2 + 462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 — 10th Floor, Mexico, D.F., 06600, 5+514-3003.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bidg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuld-Oost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155090.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba. Lepanto Bldg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2 + 8188987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kolam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas Instruments Espana, S.A.: C/Jose Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellingtion Road North, Stockport, SK4 2RT, England, 61 + 442-7162. NOTES

NOTES

To receive future mailings of Texas Instruments Semiconductor information, please complete this card and return it to TI.

		<u> </u>
STATE	ZIP CODE	
EXT	-	
	STATE	STATE ZIP CODE EXT

SSA01IDB600M

1

Expires 1/87

To receive future mailings of Texas Instruments Semiconductor information, please complete this card and return it to Tl.

NAME				 		
TITLE				 		
COMPA	NY			 		
ADDRES	S AND	M/S		 		
CITY _			STATE	 ZIP	CODE _	
PHONE		EXT	•			

SSA01IDB600M


Expires 1/87


PLACE STAMP HERE

Texas Instruments Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066

> PLACE STAMP HERE

Texas Instruments Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066







. .

Printed in U.S.A.