

Digital Signal Processing Applications with the TMS320 Family



Theory, Algorithms, and Implementations

1990

1990

Digital Signal Processor Products

Digital Signal Processing Applications with the TMS320 Family

Volume 3

Edited by Panos Papamichalis, Ph.D. Digital Signal Processing Semiconductor Group Texas Instruments



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

ADI and AutoCAD are trademarks of Autodesk, Inc. Apollo and Domain are trademarks of Apollo Computer, Inc.

ATVista is a trademark of Truevision. Inc.

CodeView, MS-Windows, MS, and *MS-DOS* are trademarks of Microsoft Corp. *DEC, Digital DX, VAX, VMS,* and *Ultrix* are trademarks of Digital Equipment Corp. *DGIS* is a trademark of Graphic Software Systems, Inc.

EPIC, XDS, TIGA, and *TIGA-340* are trademarks of Texas Instruments, Inc. *GEM* is a trademark of Digital Research, Inc.

GSS*CGI is a trademark of Graphic Software Systems, Inc.

HPGL is a registered trademark of Hewlett-Packard Co.

Macintosh and MPW are trademarks of Apple Computer Corp.

NEC is a trademark of NEC Corp.

PC-DOS, PGA, and Micro Channel are trademarks of IBM Corp.

PEPPER is a registered trademark of Number Nine Computer Corp.

PM is a trademark of Microsoft Corp.

PostScript is a trademark of Adobe Systems, Inc.

RTF is a trademark of Microsoft Corp.

Sony is a trademark of Sony Corp.

Sun 3, Sun Workstation, SunView, SunWindows, and *SPARC* are trademarks of Sun Microsystems, Inc.

UNIX is a registered trademark of AT&T Bell Laboratories.

Copyright © 1990, Texas Instruments Incorporated

CONTENTS

.

FO	REWORD v
PR	EFACE
	PART I. INTRODUCTION
1.	The TMS320 Family and Book Overview
2.	The TMS320 Family of Digital Signal Processors(Kun-Shan Lin, Gene A. Frantz, and Ray Simar, Jr., reprinted from PROCEEDINGS OF THE IEEE,Vol. 75, No. 9, September 1987)11
3.	The TMS320C30 Floating-Point Digital Signal Processor (Panos Papamichalis and Ray Simar, Jr., reprinted from IEEE Micro Magazine, Vol. 8, No. 6, December 1988)
	PART II. DIGITAL SIGNAL PROCESSING ROUTINES
4.	An Implementation of FFT, DCT, and Other Transforms on the TMS320C30 (Panos Papamichalis)
5.	Doublelength Floating-Point Arithmetic on the TMS320C30 (Al Lovrich)
6.	An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30 (William Hohl)
7.	Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30 (Sen Kuo, Chein Chen)
8.	A Collection of Functions for the TMS320C30 (Gary Sitton)
	PART III. DIGITAL SIGNAL PROCESSING INTERFACE TECHNIQUES
9.	TMS320C30 Hardware Applications (Jon Bradley)
10.	TMS320C30-IEEE Floating-Point Format Converter (Randy Restle and Adam Cron) 365
	PART IV. TELECOMMUNICATIONS
11.	Implementation of a CELP Speech Coder for the TMS320C30 Using SPOX (Mark D. Grosen) 403

PART V. COMPUTERS

12. A DSP-Based Three-Dimensional Graphics System
(Nat Seshan)

PART VI. TOOLS

13. The TMS320C30 Applications Board Functional Description	
(Tony Coomes and Nat Seshan)	467
TMS320 BIBLIOGRAPHY	533

Foreword

Much has happened in the TMS320 Family since Volume 1 of *Digital Signal Processing Applications with the TMS320 Family* was published, and Volumes 2 and 3 are a timely update to the family history.

The DSP microcomputers keep changing the perspective of the systems designers by offering more computational power and better interfacing capabilities. The steps of change are coming more quickly, and the potential impact is greater and greater. Because things change so rapidly in this area, there is a pressing need for ways to quickly learn how to utilize the new technology. These new volumes respond to that need.

As with Volume 1, the purpose of these books is to teach us about the issues and techniques that are important in implementing digital signal processing systems using microprocessors in the TMS320 Family. Volume 2 highlights the TMS320C25; and Volume 3, the TMS320C30 chip. A large part of the books is devoted to such matters as characteristics of the TMS320C25 and TMS320C30 chips, useful program code for implementing special DSP functions, and details on interfacing the new chips to external devices. The remainder of the books illustrates how these chips can be used in communications, control, and computer graphics applications.

What these two volumes make clear is how remarkably fast the field of DSP microcomputing is evolving. IC technologists and designers are simply packing more and more of the right kind of computing power into affordable microprocessor chips. The high-speed floating-point computing power and huge address spaces of chips like the TMS320C30 open the door to a whole new class of applications that were difficult or impractical with earlier generations of fixed-point DSP chips. The signal processing theorists and system designers are clearly being challenged to match the creativity of the chip designers.

The present books differ from Volume 1 in the inclusion of a small section on tools. This is a hopeful sign, because it is progress in this area that is likely to have the greatest impact on speeding the widespread application of DSP microprocessors. While useful design tools are beginning to emerge, much more can be done to help system designers manage the complexity of sophisticated DSP systems, which often involve a unique combination of theory, numerical and symbolic processing algorithms, real-time programming, and multiprocessing. No doubt future volumes of *Digital Signal Processing Applications with the TMS320 Family* will have more to say about this important topic. Until then, Volumes 2 and 3 have much useful information to help system designers keep up with the TMS320 Family.

> Ronald W. Schafer Atlanta, Georgia November 14, 1989

> > v



Preface

The newer, floating-point DSP devices, such as the TMS320C30, have brought an added dimension to DSP applications. With the TMS20C30, programming is much easier because the designer does not have to worry about dynamic range and accuracy issues. An algorithm implemented in floating-point in a high-level language can be easily ported to such a device. The new architecture contains other features, besides the floating point capability, that simplify programming. Some of these features (such as the software stack, the large register file, etc.) were added to facilitate the development of high-level language compilers. Currently, C and Ada compilers have been introduced. In addition, Spectron Microsystems introduced an operating system for DSPs (called SPOX) that further facilitates the development of algorithms on the DSP devices.

Volume 3 of *Digital Signal Processing Applications with the TMS320 Family* contains application reports primarily on the third generation of the TMS320 Family (floating-point devices). This book is a continuation of Volumes 1 and 2 in the sense that it addresses the same needs of the designer. The designer still has the task of selecting the DSP device with the appropriate cost, performance, and support, developing the DSP algorithm that will solve the problem, and implementing the algorithm on the processor. This volume tries to help by bringing the designer up to date on the applications of newer processors or in different applications of earlier processors.

The objectives remain the same as in earlier volumes. First, the application reports supply examples of device use and serve as tutorials in programming the devices. Of course, the same purpose is served on a more elementary basis by the software and hardware applications sections of the corresponding user's guides. Second, since the source code of each application is provided with the report, the designer can take it intact (or extract a portion of it) and place it in the application.

It is assumed that the reader has exposure to the TMS320 devices or, at least, has the necessary manuals (such as the appropriate TMS320 user's guides) that will help the reader understand the explanations in the reports. The reports themselves include as references the necessary background material. Additionally, the Introduction gives a brief overview of the available devices at the time of the writing and points to the source of more information.

The reports are grouped by application area. The term *report* is used here in a broad sense, since some articles from technical publications are also included. The authors of the reports are either the digital signal processing engineering staff of the Texas Instruments Semiconductor Group (including both field and factory personnel, and summer students) or third parties.

The source code associated with the reports is also available in electronic form, and the reader can download it from the TI DSP Electronic Bulletin Board (telephone (713) 274–2323). If more information is needed, the DSP Hotline can be called at (713) 274–2320.

The editor thanks all the authors and the reviewers for their contribution to this volume of application reports.

Panos E. Papamichalis, Ph.D. Senior Member of Technical Staff

viii

Part I. Introduction

- 1. The TMS320C20 Family and Book Overview
- 2. The TMS320C20 Family of Digital Signal Processors (Kun-Shan Lin, Gene A. Frantz, and Ray Simar, Jr., reprinted from *PROCEEDINGS OF THE IEEE*, Vol. 75, No. 9, September 1987)
- 3. The TMS320C30 Floating-Point Digital Signal Processor (Panos Papamichalis and Ray Simar, Jr., reprinted from *IEEE Micro Magazine*, Vol. 8, No. 6, December 1988)



TMS320 Family and Book Overview

Digital signal processors have found applications in areas where they were not even considered a few years ago. The two major reasons for such proliferation are an increase in processor performance and a reduction in cost. Volume 3 of *Digital Signal Processing Applications with the TMS320 Family* presents a set of application reports primarily on the TMS320C30, the third-generation TMS320 device.

Organization of the Book

The material in this book is grouped by subject area:

- Introduction
- Digital Signal Processing Routines
- DSP Interface Techniques
- Telecommunications
- Computers
- Tools
- · Bibliography

The **Introduction** contains this overview and two review articles. The first article gives a general description of the TMS320 family and is reprinted from a special issue of the *IEEE Proceedings*, while the second article discusses the TMS320C30 device and is reprinted from the *IEEE MicroMagazine*. The overview points out how the TMS320 family has grown since the two articles were published and also introduces newer devices.

The five articles in the **Digital Signal Processing Routines** section present useful algorithms, such as the FFT, the Discrete Cosine Transform, etc., that are implemented on the TMS320C30. Two of the reports also consider implementations on the TMS320C25.

The section on **DSP Interface Techniques** contains an article on interfacing the TMS320C30 with external hardware, such as memories and A/D and D/A converters, and an article on a hardware implementation of a floating-point converter between the IEEE and the TMS320C30 formats.

The following three sections contain one article each. In the **Telecommunications** section, an implementation of the government-standard CELP speech-coding algorithm is presented. The **Computers** section contains an article on 3-D graphics systems, which shows examples of using the TMS320C30 device for graphics problems. In the **Tools** section, the article gives a functional description of the TMS320C30 Application Board that is part of the hardware emulator for that device.

The **Bibliography** section contains a list of articles mentioning DSP implementations using TMS320 devices. The different titles are listed chronologically and are grouped by subject. The list is not exhaustive, but it gives pointers for pursuing practical implementations in representative application areas.

The TMS320 Family of Processors

The TMS320 Family of digital signal processors started with the TMS32010 in 1982, but it has been expanded to encompass five generations (at the time of this writing) with devices in each generation. Figure 1 shows this progression through the generations. The TMS320 devices can be grouped in two broad categories: fixed-point and floating-point devices. As implied by Figure 1, the first, second, and fifth generations are the fixed-point devices, while the third and the fourth generations (the latest one under development) support floating-point arithmetic.




Figure 1. TMS320 Family Roadmap

Generation

The following article, "The TMS320 Family of Digital Signal Processors," by Lin, et. al., is reprinted from the Proceedings of the IEEE and gives an overview of the TMS320 family. Since additional devices have been developed from the time the article was written, this section highlights these newer devices. Table 1 shows a comprehensive list of the currently available TMS320 devices and their salient characteristics.

					Me	mory			I/O			
Gen	Device	Data Type	Cycle Time (ns)	RAM	On- Chip ROM	EPROM	Off- Chip	Parallel	Serial	DMA	On- Chip Timers	Package
lst	TMS320C10 1 TMS320C10-25 TMS320C10-14 TMS320C15 1 TMS320C15 1 TMS320C15-25 1 TMS320C15-25 TMS320C17 TMS320C17 TMS320C17	Integer Integer Integer Integer Integer Integer Integer Integer Integer	200 160 280 160 200 160 200 160 200 200	144 144 256 256 256 256 256 256 256 256	1.5K 1.5K 1.5K 4K 4K 4K	4K 4K 4K 4K	4K 4K 4K 4K 4K 4K 4K 4K 4K	8x16 8x16 8x16 8x16 8x16 8x16 8x16 8x16	1		4	DIP/PLCC DIP/PLCC DIP/PLCC CERQUAD DIP/PLCC DIP/PLCC DIP/CERQUAD DIP/CERQUAD DIP/CERQUAD
2nd	TMS32020 ¶ TMS320C25 ¶ TMS320C25-50 ¶ TMS320E25 ¶ TMS320C26	Integer Integer Integer Integer Integer	200 100 80 100 100	544 544 544 544 1.5K	4K 4K 256	4K	128K 128K 128K 128K 128K 128K	16x16 16x16 16x16 16x16 16x16	1 1 1 1 1	† † † †	1 1 1 1 1	PGA PGA/PLCC PGA/PLCC CERQUAD PLCC
3rd	TMS320C30 ¶	Float Pt	60	2K	4K		16M	16Mx32	2	‡	2	PGA
5th	TMS320C50 ¶	Integer	50	8.5K	2K		128K	16×16	1	+	1	CLCC

Table 1. TMS320 Family Overview

For information on military versions of these devices, contact your local TI sales office.

Digital Signal Processing Applications with the TMS320 Family, Vol. 3

5

The additions to the first generation are the TMS320C14 and the TMS320E14; the latter is identical with the former, except that the latter's on-chip program memory is EPROM. The TMS320C14/E14 devices have features that make them suitable for control applications. Figure 2 shows the components of these devices. The memory and the CPU are identical to TMS320C15/E15, while the peripherals reflect the orientation of the devices toward control.

	MEM	ORY	
DATA 256×10		PRO	GRAM ROM/EPROM 4K×16 bits
C	PU		PERIPHERALS
16-bit Barrel Shifter	16-bit T-Reg		Timer/Counter 1
32-bit ALU	16×16-bit		Timer/Counter 2
32-bit ACC	Multiply		Watchdog Timer
0,1,4-bit Shift	32-bit P-Reg		16 bit I/O
2 Auxiliar	y Registers		SERIAL PORT
4 level H	I/W Stack		Event Manager
Status	Register		

Figure 2. TMS320C14/E14 Key Features

Some of the key features of the TMS320C14/E14 are:

- 160-ns instruction cycle time
- Object-code-compatible with the TMS320C15
- Four 16-bit timers
 - Two general-purpose timers
 - One watchdog timer
 - One baud-rate generator
- 16 individual bit-selectable I/O pins
- Serial port/USART with codec-compatible mode
- Event manager with 6-channel PWM D/A
- CMOS technology, 68-pin CERQUAD

The additions to the second generation are the TMS320E25, the TMS320C25-50, and the TMS320C26. The TMS320E25 is identical to the TMS320C25, except that the 4K-word on-chip program memory is EPROM. Since increased speed is very important for the real-time implemen-

tation of certain applications, the TMS320C25-50 was designed as a faster version of the TMS320C25 and has a clock frequency of 50 MHz instead of 40 MHz.

The TMS320C26 is a modification of the TMS320C25 in which the program ROM has been exchanged for RAM. The memory space of the TMS320C26 has 1.5K words of on-chip RAM and 256 words of on-chip ROM, making it ideal for applications requiring larger RAM but minimal external memory.

A new generation of higher-performance fixed-point processors has been introduced in the TMS320 Family: the TMS320C5x devices. This generation shares many features with the first and the second generations, but it also encompasses significant new features. Figure 3 shows the basic components of the first device in that generation, the TMS320C50.

	MEMORY			
PROG/DATA RAM 8K×16 bits	DATA/PROG RAM 544×16 bits		OT ROM <16 bits	
CI	٥U	PER	IPHERALS	3
0-16B Preshift	16b T-Reg	Memo	ory Mapped	٦
32b Accumulator	16×16 bit		ny mapped	
32b Acc Buffer	Multiply	Se	erial Port	
32b ALU	32b P-Reg		Timer	
0-16b Rightshift	0,1,4, -6b shift	S/V	V Waitsts	
0-7b Postshift	Parallel		16×16	
Mem Mapped Regs	Logic Unit		Inputs	
–8 Auxiliary –2 Status	12 Context		16×16	
–20 Prog Cntl	Switch Regs		Dutputs	

Figure 3. TMS320C50 Key Features

Some of the important features of the TMS320C50 are listed below:

- Source code is upward compatible with the TMS320C1x/C2x devices
- 50/35-ns instruction cycle time
- 8K words of on-chip program/data RAM
- 2K words boot ROM
- 544 words of data/program RAM
- 128K words addressable total memory
- Enhanced general-purpose and DSP-specific instructions
- Static CMOS, 84-pin CERQUAD
- JTAG serial scan path

Digital Signal Processing Applications with the TMS320 Family, Vol. 3

The software and hardware development tools for the TMS320 family make the development of applications easy. Such tools include assemblers, linkers, simulators, and C compilers for the software. They include evaluation modules, software development boards, and extended development systems for hardware. These tools are mentioned in the following paper by Lin, et. al. The interested reader can find much more information in the additional literature that is published by Texas Instruments and mentioned in the next section. In particular, the *TMS320 Family Development Support Reference Guide* is an excellent source.

One important addition to the list of tools is the SPOX operating system, developed by Spectron Microsystems. SPOX permits you to write an application in a high-level language (C) and run it on actual DSP hardware. The operating system of SPOX hides the details of the interface from you and lets you concentrate on your algorithm while running it at supercomputer speeds on the TMS320C30.

References

Texas Instruments publishes an extensive bibliography to help designers use the TMS320 devices effectively. Besides the user's guides for corresponding generations, there are manuals for the software and the hardware tools. The TMS320 Family Development Support Reference Guide is particularly useful because it provides information, not only on development tools offered by TI, but also on those produced by third parties. Here is a partial list of the literature available (the literature number is in parentheses)

- TMS320 Family Development Support Reference Guide (SPRU011A)
- TMS320C1x User's Guide (SPRU013A)
- TMS320C2x User's Guide (SPRU014)
- TMS320C3x User's Guide (SPRU031)
- TMS320C1x/TMS320C2x Assembly Language Tools User's Guide (SPRU018)
- TMS320C30 Assembly Language Tools User's Guide (SPRU035)
- TMS320C25 C Compiler Reference Guide (SPRU024)
- TMS320C30 C Compiler Reference Guide (SPRU034)
- Digital Signal Processing Applications with the TMS320 Family, Volume 1 (SPRA012)
- Digital Signal Processing Applications with the TMS320 Family, Volume 2 (SPRA016)

You can request this literature by calling the Customer Response Center at 1-800-232-3200, or the DSP Hotline at 1-713-274-2320.

Contents of Other Volumes of the Application Book

Volume 1

Part I. Digital Signal Processing and the TMS320 Family

- Introduction
- The TMS320 Family

Part II. Fundamental Digital Signal Processing Operations

• Digital Signal Processing Routines

- Implementation of FIR/IIR Filters with the TMS32010/TMS32020
- Implementation of Fast Fourier Transform Algorithms with the TMS32020
- Companding Routines for the TMS32010/TMS32020
- Floating-Point Arithmetic with the TMS32010
- Floating-Point Arithmetic with the TMS32020
- Precision Digital Sine-Wave Generation with the TMS32010
- Matrix Multiplication with the TMS32010 and TMS32020
- DSP Interface Techniques
 - Interfacing to Asynchronous Inputs with the TMS32010
 - Interfacing External Memory to the TMS32010
 - Hardware Interfacing to the TMS32020
 - TMS32020 and MC68000 Interface

Part III. Digital Signal Processing Applications

- Telecommunications
 - Telecommunications Interfacing to the TMS32010
 - Digital Voice Echo Canceller with a TMS32020
 - Implementation of the Data Encryption Standard Using the TMS32010
 - 32K-bit/s ADPCM with the TMS32010
 - A Real-Time Speech Subband Coder Using the TMS32010
 - Add DTMF Generation and Decoding to DSP-µP Designs
- Computers and Peripherals
- Speech Coding/Recognition
 - A Single-Processor LPC Vocoder
 - The Design of an Adaptive Predictive Coder Using a Single-Chip
 - Digital Signal Processor
 - Firmware-Programmable C Aids Speech Recognition
- Image/Graphics
 - A Graphics Implementation Using the TMS32020 and TMS34061
- Digital Control
 - Control System Compensation and Implementation with the TMS32010

Volume 2

Part I. Introduction

- Book Overview
- The TMS320 Family of DSP
- The Texas Instruments TMS320C25 Digital Signal Microcomputer

Part II. Digital Signal Interface Techniques

- Hardware Interfacing to the TMS320C2x
- Interfacing the TMS320 Family to the TLC32040 Family
- ICC Requirements of the TMS320C25
- An Implementation of a Software UART Using the TMS320C25
- TMS320C17/E17 and TMS370 Serial Interface

Part III. Data Communications

- Theory and Implmentation of a Split-Band Modem Using the TMS320C17
- Implementation of an FSK Modem Using the TMS320C17
- An All-Digital Automatic Gain Control

Part IV. Telecommunications

• General Purpose Tone Decoding and DTMF Detection

Part V. Control

• Digital Control

Part VI. Tools

• TMS320 Algorithm Debugging Techniques

The TMS320 Family of Digital Signal Processors

Kun-Shan Lin Gene A. Frantz Ray Simar, Jr.

Digital Signal Processor Products—Semiconductor Group Texas Instruments

> Reprinted from PROCEEDINGS OF THE IEEE Vol. 75, No. 9, September 1987

The TMS320 Family of Digital Signal Processors

KUN-SHAN LIN, MEMBER, IEEE, GENE A. FRANTZ, SENIOR MEMBER, IEEE, AND RAY SIMAR, JR.

This paper begins with a discussion of the characteristics of digital signal processing, which are the driving force behind the design of digital signal processors. The remainder of the paper describes the three generations of the TMS320 family of digital signal processors available from Texas Instruments. The evolution in architectural design of these processors and key features of each generation of processors are discussed. More detailed information is provided for the TMS320C25 and TMS320C30, the newest members in the family. The benefits and cost-performance tradeoffs of these processors become obvious when applied to digital signal processing applications, such as telecommunications, data communications, graphics/image processing, etc.

DIGITAL SIGNAL PROCESSING CHARACTERISTICS

Digital signal processing (DSP) encompasses a broad spectrum of applications. Some application examples include digital filtering, speech vocoding, image processing, fast Fourier transforms, and digital audio [1]-[10]. These applications and those considered digital signal processing have several characteristics in common:

- · mathematically intensive algorithms,
- · real-time operation,
- sampled data implementation,
- · system flexibility.

To illustrate these characteristics in this section, we will use the digital filter as an example. Specifically, we will use the Finite Impulse Response (FIR) filter which in the time domain takes the general form of

$$y(n) = \sum_{i=1}^{N} a(i) * x(n - i)$$
(1)

where y(n) is the output sample at time n, a(i) is the *i*th coefficient or weighting factor, and x(n - i) is the (n - i)th input sample.

With this example in mind, we can discuss the various characteristics of digital signal processing: mathematically intensive algorithms, real-time processing, sampled data implementation, and system flexibility. First, let us look at the concept of mathematically intensive algorithms.

Manuscript received October 6, 1986; revised March 27, 1987. The authors are with the Semiconductor Group, Texas Instruments Inc., Houston, TX 77521-1445, USA.

IEEE Log Number 8716214.

Mathematically Intensive Algorithms

From (1), we can see that to generate every y(n), we have to compute N multiplications and additions or sums of products. This computation makes it mathematically intensive, especially when N is large.

At this point it is worthwhile to give the FIR filter some physical significance. An FIR filter is a common technique used to eliminate the erratic nature of stock market prices. When the day-to-day closing prices are plotted, it is sometimes difficult to obtain the desired information, such as the trend of the stock, because of the large variations. A simple way of smoothing the data is to calculate the average closing values of the previous five days. For the new average value each day, the oldest value is dropped and the newest value added. Each daily average value (average (*n*)) would be the sum of the weighted value of the latest five days, where the weighting factors (a(i)'s) are 1/5. In equation form, the average is determined by

average (n) =
$$\frac{1}{5} * d(n - 1) + \frac{1}{5} * d(n - 2)$$

+ $\frac{1}{5} * d(n - 3) + \frac{1}{5} * d(n - 4)$
+ $\frac{1}{5} * d(n - 5)$ (2)

where d(n - i) is the daily stock closing price for the (n - i)th day. Equation (2) assumes the same form as (1). This is also the general form of the convolution of two sequences of numbers, a(i) and x(i) [5], [6]. Both FIR filtering and convolution are fundamental to digital signal processing.

Real-Time Processing

In addition to being mathematically intensive, DSP algorithms must be performed in real time. Real time can be defined as a process that is accomplished by the DSP without creating a delay noticeable to the user. In the stock market example, as long as the new average value can be computed prior to the next day when it is needed, it is considered to be completed in real time. In digital signal processing applications, processes happen faster than on a daily basis. In the FIR filter example in (1), the sum of products must

©1989 IEEE. Reprinted, with permission, from *PROCEEDINGS OF THE IEEE*; Vol. 75, No. 9, pp. 1143-1159; September 1987 be computed usually within hundreds of microseconds before the next sample comes into the system. A second example is in a speech recognition system where a noticeable delay between a word being spoken and being recognized would be unacceptable and not considered realtime. Another example is in image processing, where it is considered real-time if the processor finishes the processing within the frame update period. If the pixel information cannot be updated within the frame update period, problems such as flicker, smearing, or missing information will occur.

Sampled Data Implementation

The application must be capable of being handled as a sampled data system in order to be processed by digital processors, such as digital signal processors. The stock market is an example of a sampled data system. That is, a specific value (closing value) is assigned to each sample period or day. Other periods may be chosen such as hourly prices or weekly prices. In an FIR filter as shown in (1), the output y(n) is calculated to be the weighted sum of the previous N inputs. In other words, the input signal is sampled at periodic intervals (1 over the sample rate), multiplied by weighting factor a(i), and then added together to give the output tof y(n). Examples of sample rates for some typical sampled data applications [2], [4] are shown in Table 1.

Table 1 Sample Rates versus Applications

Application	Nominal Sample Rate
Control	1 kHz
Telecommunications	8 kHz
Speech processing	8-10 kHz
Audio processing	4048 kHz
Video frame rate	30 Hz
Video pixel rate	14 MHz

In a typical DSP application, the processor must be able to effectively handle sampled data in large quantity and also perform arithmetic computations in real time.

System Flexibility

The design of the digital signal processing system must be flexible enough to allow improvements in the state of the art. We may find out after several weeks of using the average stock price as a means of measuring a particular stock's value that a different method of obtaining the daily information is more suited to our needs, e.g., using different daily weightings, a different number of periods over which to average, or a different procedure for calculating the result. Enough flexibility in the system must be available to allow for these variations. In many of the DSP applications, techniques are still in the developmental phase, and therefore the algorithms tend to change over time. As an example, speech recognition is presently an inexact technique requiring continual algorithmic modification. From this example we can see the need for system flexibility so that the DSP algorithm can be updated. A programmable DSP system can provide this flexibility to the user.

HISTORICAL DSP. SOLUTIONS

Over the past several decades, digital signal processing machines have taken on several evolutions in order to incorporate these characteristics. Large mainframe computers were initially used to process signals in the digital domain. Typically, because of state-of-the-art limitations. this was done in nonreal time. As the state of the art advanced, array processors were added to the processing task. Because of their flexibility and speed, array processors have become the accepted solution for the research laboratory, and have been extended to end-applications in many instances. However, integrated circuit technology has matured, thus allowing for the design of faster microprocessors and microcomputers. As a result, many digital signal processing applications have migrated from the array processor to microprocessor subsystems (i.e., bit-slice machines) to single-chip integrated circuit solutions. This migration has brought the cost of the DSP solution down to a point that allows pervasive use of the technology. The increased performance of these highly integrated circuits has also expanded DSP applications from traditional telecommunications to graphics/image processing, then to consumer audio processing.

A recent development in DSP technology is the singlechip digital signal processor, such as the TMS320 family of processors. These processors give the designer a DSP solution with its performance attainable only by the array processors a few years ago. Fig. 1 shows the TMS320 family in graphical form with the y-axis indicating the hypothetical performance and the x-axis being the evolution of the semiconductor processing technology. The first member of the family, the TMS32010, was disclosed to the market in 1982 [11], [12]. It gave the system designer the first microcomputer capable of performing five million DSP operations per second (5 MIPS), including the add and multiply functions [13] required in (1). Today there are a dozen spinoffs from the TMS32010 in the first generation of the TMS320 family. Some of these devices are the TMS320C10, TMS320C15, and TMS320C17 [14]. The second generation of devices include the TMS32020 [15] and TMS320C25 [16]. The TMS320C25 can perform 10 MIPS [16]. In addition, expanded memory space, combined single-cycle multiply/ accumulate operation, multiprocessing capabilities, and expanded I/O functions have given the TMS320C25 a 2 to 4 times performance improvement over its predecessors. The third generation of the TMS320 family of processors, the TMS320C30 [26], [27], has a computational rate of 33 million DSP floating-point operations per second (33 MFLOPS). Its performance (speed, throughput, and precision) has far exceeded the digital signal processors available today and has reached the level of a supercomputer.

It we look closely at the TMS320 family as shown in Fig. 1, we can see that devices in the same generation, such as the TMS320C10, TMS320C15, and TMS320C17, are assembly object-code compatible. Devices across generations, such as the TMS320C10 and TMS320C25, are assembly sourcecode compatible. Software investment on DSP algorithms therefore can be maintained during the system upgrade. Another point is that since the introduction of the TMS32010, semiconductor processing technology has emerged from 3-µm NMOS to 2-µm CMOS to 1-µm CMOS.




Fig. 1. The TMS320 family of digital signal processors.

The TMS320 generations of processors have also taken the same evolution in processing technology. Low power consumption, high performance, and high-density circuit integration are some of the direct benefits of this semiconductor processing evolution.

From Fig. 1, it can be observed that various DSP building blocks, such as the CPU, RAM, ROM, I/O configurations, and processor speeds, have been designed as individual modules and can be rearranged or combined with other standard cells to meet the needs of specific applications. Each of the three generations (and future generations) will evolve in the same manner. As applications become more sophisticated, semicustom solutions based on the core CPU will become the solution of choice. An example of this approach is the TMS320C17/E17, which consists of the TMS320C10 core CPU, expanded 4K-word program ROM (TMS320C17) or EPROM (TMS320E17), enlarged data RAM of 256 words, dual serial ports, companding hardware, and a coprocessor interface. Furthermore, as integrated circuit layout rules move into smaller geometry (now at 2 µm, rapidly going to 1 µm), not only will the TMS320 devices become smaller in size, but also multiple CPUs will be incorporated on the same device along with application-specific I/O to achieve low-cost integrated system solutions.

BASIC TMS320 ARCHITECTURE

As noted previously, the underlying assumption regarding a digital signal processor is fast arithmetic operations and high throughput to handle mathematically intensive algorithms in real time. In the TMS320 family [11]-[17], [26], [27], this is accomplished by using the following basic concepts:

- Harvard architecture,
- extensive pipelining,
- · dedicated hardware multiplier,
- special DSP instructions,
- fast instruction cycle.

These concepts were designed into the TMS320 digital signal processors to handle the vast amount of data characteristic of DSP operations, and to allow most DSP operations to be executed in a single-cycle instruction. Furthermore, the TMS320 processors are programmable devices, providing the flexibility and ease of use of generalpurpose microprocessors. The following paragraphs discuss how each of the above concepts is used in the TMS320 family of devices to make them useful in digital signal processing applications.

Harvard Architecture

The TMS320 utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture [18], [19], the program and data memories lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320 family's modification of the Harvard architecture further allows transfer between program and data spaces, thereby increasing the flexibility of the device. This architectural modification eliminates the need for a separate coefficient ROM and also maximizes the processing power by maintaining two separate bus structures (program and data) for full-speed execution.

Extensive Pipelining

In conjunction with the Harvard architecture, pipelining is used extensively to reduce the instruction cycle time to its absolute minimum, and to increase the throughput of the processor. The pipeline can be anywhere from two to four levels deep, depending on which processor in the family is used. The TMS320 family architecture uses a two-level pipeline for its first generation, a three-level pipeline for its second generation, and a four-level pipeline for its third generation of processors. This means that the device is processing from two to four instructions in parallel, and each instruction is at a different stage in its execution. Fig. 2 shows an example of a three-level pipeline operation.

15




Fig. 2. Three-level pipeline operation.

In pipeline operation, the prefetch, decode, and execute operations can be handled independently, thus allowing the execution of instructions to overlap. During any instruction cycle, three different instructions are active, each at a different stage of completion. For example, as the Nth instruction is being prefetched, the previous (N - 1)th instruction is being decoded, and the previous (N - 2)th instruction is being executed. In general, the pipeline is transparent to the user.

Dedicated Hardware Multiplier

As we saw in the general form of an FIR filter, multiplication is an important part of digital signal processing. For each filter tap (denoted by i), a multiplication and an addition must take place. The faster a multiplication can be performed, the higher the performance of the digital signal processor. In general-purpose microprocessors, the multiplication instruction is constructed by a series of additions, therefore taking many instruction cycles. In comparison, the characteristic of every DSP device is a dedicated multiplier. In the TMS320 family, multiplication is a singlecycle instruction as a result of the dedicated hardware multiplier. If we look at the arithmetic for each tap of the FIR filter to be performed by the TMS32010, we see that each tap of the filter requires a multiplication (MPY) instruction.

```
LT ;LOAD MULTIPLICAND INTO T REGISTER
DMOV ;MOVE DATA IN MEMORY TO DO DELAY
MPY ;MULTIPLY
APAC :ADD MULTIPLICATION RESULT TO ACC
```

The other three instructions are used to load the multiplier circuit with the multiplicand (LT), move the data through the filter tap (DMOV), and add the result of the multiplication (stored in the product register) to the accumulator (APAC). Specifically, the multiply instruction (MPY) loads the multiplier into the dedicated multiplier and performs the multiplication, placing the result in a product register. Therefore, if a 256-tap FIR filter is used, these four instructions are repeated 256 times. At each sample period, 256 multiplications must be performed. In a typical generalpurpose microprocessor, this requires each tap to be 30 to 40 instruction cycles long, whereas in the TMS320C10, it is only four instruction cycles. We will see in the next section how special DSP instructions reduce the time required for each FIR tap even further.

Special DSP Instructions

Another characteristic of DSP devices is the use of special instructions. We were introduced to one of them in the previous example, the DMOV (data move) instruction. In digital signal processing, the delay operator (z^{-1}) is very important. Recalling the stock market example, during each new sample period (i.e., each new day), the oldest piece of data

(the closing price five days ago) was dropped and a new one (today's closing price) was added. Or, each piece of the old data is delayed or moved one sample period to make room for the incoming most current sample. This delay is the function of the DMOV instruction. Another special instruction in the TMS32010 is the LTD instruction. It executes the LT, DMOV, and APAC instructions in a single cycle. The LTD and MPY instruction then reduce the number of instruction cycles per FIR filter tap from four to two. In the second-generation TMS320, such as the TMS320C25, two more special instructions have been included (the RPT and MACD instructions) to reduce the number of cycles per tap to one, as shown in the following:

 RPTK 255
 ;REPEAT THE NEXT INSTRUCTION 256 TIMES (N + 1)

 MACD
 ;LT, DMOV, MPY, AND APAC

Fast Instruction Cycle

The real-time processing capability is further enhanced by the raw speed of the processor in executing instructions. The characteristics which we have discussed, combined with optimization of the integrated circuit design for speed, give the DSP devices instruction cycle times less than 200 ns. The specific instruction cycle times for the TMS320 family are given in Table 2. These fast cycle times have made

Table 2	TMS320	Cycle	Times
---------	--------	-------	-------

Device	Cycle Time (ns)
TMS320C10*	160-200
TMS32020	160-200
TMS320C25	100-125
TMS320C30	60-75

*The same cycle time applies to all of the first-generation processors.

the TMS320 family of processors highly suited for many realtime DSP applications. Table 1 showed the sample rates for some typical DSP applications. This table can be combined with the cycle times indicated in Table 2 to show how many instruction cycles per sample can be achieved by the various generations of the TMS320 for real-time applications (see Fig. 3).

As we can see from Fig. 3, many instruction cycles are available to process the signal or to generate commands for real-time control applications. Therefore, for simple control applications, the general-purpose microprocessors or controllers would be adequate. However, for more mathematically intensive control applications, such as robotics and adaptive control, digital signal processors are much better suited [24]. The number of available instruction cycles is reduced as we increase the sample rate from 8 kHz for typical telecommunication applications to 40-48 kHz for audio processing. Since most of these real-time applications require only a few hundreds of instructions per sample (such as ADPCM [4], and echo cancelation [4]), this is within the reach of the TMS320. For higher sample rate applications, such as video/image processing, digital signal processors available today are not capable of handling the processing of the real-time video data. Therefore, for these




Fig. 3. Number of instruction cycles/sample versus sample rate for the TMS320 family.

types of applications, multiple digital signal processors and frame buffers are usually required. From Fig. 3, it can also be seen that for slower speed applications, such as control, the first-generation TMS320 provides better cost-performance tradeoffs than the other processors. For high sample rate applications, such as video/image processing, the second and third generations of the TMS320 with their multiprocessing capabilities and high throughput are better suited.

Now that we have discussed the basic characteristics of digital signal processors, we can concentrate on specific details of each of the three generations of the TMS320 family devices.

THE FIRST GENERATION OF THE TMS320 FAMILY

The first generation of the TMS320 family includes the TMS32010 [13], and TMS32011 [17], which are processed in 2.4 μ m NMOS technology, and the TMS320C10 [13], TMS320C15/E15 [14], and TMS320C17/E17 [14], processed in 1.8 μ m CMOS technology. Some of the key features of these devices are [14] as follows:

Instruction cycle timing:

-160 ns

- -200 ns
- -280 ns.
- On-chip data RAM:
 - -144 words
 - -256 words (TMS320C15/E15, TMS320C17/E17).
- On-chip program ROM: -1.5K words
 - -4K words (TMS320C15, TMS320C17).
- 4K words of on-chip program EPROM (TMS320E15, TMS320E17).
- External memory expansion up to 4K words at full speed.
- 16 × 16-bit parallel multiplier with 32-bit result.
- Barrel shifter for shifting data memory words into the ALU.
- Parallel shifter.
- 4 × 12-bit stack that allows context switching.
- · Two auxiliary registers for indirect addressing.

- Dual-channel serial port (TMS32011, TMS320C17, TMS320E17).
- On-chip companding hardware (TMS32011, TMS320C17, TMS320E17).
- Coprocessor interface (TMS320C17, TMS320E17).
- Device packaging -40-pin DIP -44-pin PLCC.

TMS320C10

The first generation of the TMS320 processors is based on the architecture of the TMS32010 and its CMOS replica, the TMS320C10. The TMS32010 was introduced in 1982 and was the first microcomputer capable of performing 5 MIPS. Since the TMS32010 has been covered extensively in the literature [4], [11]–[14], we will only provide a cursory review here. A functional block diagram of the TMS320C10 is shown in Fig. 4.

As shown in Fig. 4, the TMS320C10 utilizes the modified Harvard architecture in which program memory and data memory lie in two separate spaces. Program memory can reside both on-chip (1.5K words) or off-chip (4K words). Data memory is the 144 × 16-bit on-chip data RAM. There are four basic arithmetic elements: the ALU, the accumulator, the multiplier, and the shifters. All arithmetic operations are performed using two's-complement arithmetic.

ALU: The ALU is a general-purpose arithmetic logic unit that operates with a 32-bit data word. The unit can add, subtract, and perform logical operations.

Accumulator: The accumulator stores the output from the ALU and is also often an input to the ALU. It operates with a 32-bit word length. The accumulator is divided into a highorder word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing the highand low-order accumulator words in data memory (SACH for store accumulator high and SACL for store accumulator low).

Multiplier: The 16 \times 16-bit parallel multiplier consists of three units: the T register, the P register, and the multipler array. The T register is a 16-bit register that stores the multiplicand, while the P register is a 32-bit register that stores the product. In order to use the multiplier, the multiplicand




Fig. 4. TMS320C10 functional block diagram.

must first be loaded into the T register from the data RAM by using one of the following instructions: LT, LTA, or LTD. Then the MPY (multiply) or the MPYK (multiply immediate) instruction is executed. The multiply and accumulate operations can be accomplished in two instruction cycles with the LTA/LTD and MPY/MPYK instructions.

Shifters: Two shifters are available for manipulating data: a barrel shifter and a parallel shifter. The barrel shifter performs a left-shift of 0 to 16 bits on all data memory words that are to be loaded into, subtracted from, or added to the accumulator. The parallel shifter, activated by the SACH instruction, can execute a shift of 0, 1, or 4 bits to take care of the sign bits in two's-complement arithmetic calculations.

Based on the architecture of the TMS32010/C10, several spinoffs have been generated offering different processor speeds, expanded memory, and various I/O integration. Currently, the newest members in this generation are the TMS320C15/E15 and the TMS320C17/E17 [14].

TMS320C15/E15

The TMS320C15 and TMS320E15 are fully object-code and pin-for-pin compatible with the TMS32010 and offer expanded on-chip RAM of 256 words and on-chip program ROM (TMS320C15) or EPROM (TMS320E15) of 4K words. The TMS320C15 is available in either a 200-ns version or a 160ns version (TMS320C15-25).

TMS320C17/E17

The TMS320C17/E17 is a dedicated microcomputer with 4K words of on-chip program ROM (TMS320C17) or EPROM (TMS320E17), a dual-channel serial port for full-duplex serial communication, on-chip companding hardware (u-law/ A-law), a serial port timer for stand-alone serial communication, and a coprocessor interface for zero glue interface between the processor and any 4/8/16-bit microprocessor. The TMS320C17/E17 is also object-code compatible with the TMS32010 and can use the same development tools. The

Table 3 TMS320 First-Generation Processors	Table 3	TMS320 First-Generation Processors
--	---------	------------------------------------

TMS320 Devices	Instruction Cycle Time (ns)	Process	On-Chip Prog ROM (words)	On-Chip Prog EPROM (words)	On-Chip Data RAM (words)	Off-Chip Prog (words)	Ref
TMS32010	200	NMOS	1.5K		144	4K	[13]
TMS32010-25	160	NMOS	1.5K		144	4K	[13]
TMS32010-14	280	NMOS	1.5K		144	4K	[13]
TMS32011	200	NMOS	1.5K		144		[17]
TMS320C10	200	CMOS	1.5K		144	4K	[13]
TMS320C10-25	160	CMOS	1.5K		144	4K	[13]
TMS320C15	200	CMOS	4.0K		256	4K	[13]
TMS320C15-25	160	CMOS	4.0K		256	4K	[14]
TMS320E15	200	CMOS		4.0K	256	4K	[14]
TMS320C17	200	CMOS	4.0K		256		[14]
TMS320C17-25	160	CMOS	4.0K		256		[14]
TMS320E17	200	CMOS		4.0K	256		[14]

device is based on the TMS320C10 core CPU with added peripheral memory and I/O modules added on-chip. The TMS320C17/E17 can be regarded as a semicustom DSP solution suited for high-volume telecommunication and consumer applications.

Table 3 provides a feature comparison of all members of the first-generation TMS320 processors. References to more detailed information on these processors are also provided.

THE SECOND GENERATION OF THE TMS320 FAMILY

The second-generation TMS320 digital signal processors includes two members, the TMS32020 [15] and the TMS320C25 [16]. The architecture of these devices has been evolved from the TMS32010, the first member of the TMS320 family. Key features of the second-generation TMS320 are as follows:

- · Instruction cycle timing:
 - -100 ns (TMS320C25)
 - -200 ns (TMS32020).
- 4K words of on-chip masked ROM (TMS320C25).
- 544 words of on-chip data RAM.
- 128K words of total program data memory space.
- Eight auxiliary registers with a dedicated arithmetic unit.
- · Eight-level hardware stack.
- Fully static double-buffered serial port.
- Wait states for communication to slower off-chip memories.
- · Serial port for multiprocessing or interfacing to codecs.
- Concurrent DMA using an extended hold operation (TMS320C25).
- Bit-reversed addressing modes for fast Fourier transforms (TMS320C25).
- Extended-precision arithmetic and adaptive filtering support (TMS320C25).
- Full-speed operation of MAC/MACD instructions from external memory (TMS320C25).
- Accumulator carry bit and related instructions (TMS320C25).
- 1.8-μm CMOS technology (TMS320C25):
 -68-pin grid array (PGA) package.
 -68-pin lead chip carrier (PLCC) package.
- 2.4-μm NMOS technology (TMS32020): -68-pin PGA package.

TMS320C25 Architecture

The TMS320C25 is the latest member in the second generation of TMS320 digital signal processors. It is a pin-compatible CMOS version of the TMS32020 microprocessor, but with an instruction cycle time twice as fast and the inclusion of additional hardware and software features. The instruction set is a superset of both the TMS32010 and TMS32020, maintaining source-code compatibility. In addition, it is completely object-code compatible with the TMS32020 so that TMS32020 programs run unmodified on the TMS320C25.

The 100-ns instruction cycle time provides a significant throughput advantage for many existing applications. Since most instructions are capable of executing in a single cycle, the processor is capable of executing ten million instructions per second (10 MIPS). Increased throughput on the TMS320C25 for many DSP applications is attained by means of single-cycle multiply/accumulate instructions with a data move option (MAC/MACD), eight auxiliary registers with a dedicated arithmetic unit, instruction set support for adaptive filtering and extended-precision arithmetic, bit-reversal addressing, and faster I/O necessary for data-intensive signal processing.

Instructions are included to provide data transfers between the two memory spaces. Externally, the program and data memory spaces are multiplexed over the same bus so as to maximize the address range for both spaces while minimizing the pin count of the device. Internally, the TMS320C25 architecture maximizes processing power by maintaining two separate bus structures, program and data, for full-speed execution.

Program execution in the device takes the form of a threelevel instruction fetch-decode-execute pipeline (see Fig. 2). The pipeline is essentially invisible to the user, except in some cases where it must be broken (such as for branch instructions). In this case, the instruction timing takes into account the fact that the pipeline must be emptied and refilled. Two large on-chip data RAM blocks (a total of 544 words), one of which is configurable either as program or data memory, provide increased flexibility in system design. An off-chip 64K-word directly addressable data memory address space is included to facilitate implementations of DSP algorithms. The large on-chip 4K-word masked ROM can be used for cost-reduced systems, thus providing for a true single-chip DSP solution. The remainder of the 64Kword program memory space is located externally. Large programs can execute at full speed from this memory space. Programs may also be downloaded from slow external memory to on-chip RAM for full-speed operation. The VLSI implementation of the TMS320C25 incorporates all of these features as well as many others such as a hardware timer, serial port, and block data transfer capabilities.

A functional block diagram of the TMS320C25, shown in Fig. 5, outlines the principal blocks and data paths within




Fig. 5. TMS320C25 functional block diagram.

the processor. The diagram also shows all of the TMS320C25 interface pins.

In the following architectural discussions on the memory, central arithmetic logic unit, hardware multiplier, control operations, serial port, and I/O interface, please refer to the block diagram shown in Fig. 5.

Memory Allocation: The TMS320C25 provides a total of 4K 16-bit words of on-chip program ROM and 544 16-bit words of on-chip data RAM. The RAM is divided into three separate Blocks (B0, B1, and B2). Of the 544 words, 256 words (block B0) are configured be as either data or program memory by CNFD (configure data memory) or CNFP (configure program memory) instructions provided for that purpose; 288 words (blocks B1 and B2) are always data memory. A data memory size of 544 words allows the TMS320C25 to handle a data array of 512 words while still leaving 32 locations for intermediate storage. The TMS320C25 provides 64K words of off-chip directly addressable data memory space as well as a 64K-word off-chip program memory space.

A register file containing eight Auxiliary Registers (AR0-AR7), which are used for indirect addressing of data memory and for temporary storage, increase the flexibility and efficiency of the device. These registers may be either directly addressed by an instruction or indirectly addressed by a 3-bit Auxiliary Register Pointer (ARP). The auxiliary registers and the ARP may be loaded from either data memory or by an immediate operand defined in the instruction. The contents of these registers may also be stored into data memory. The auxiliary register file is connected to the Auxiliary Register Arithmetic Unit (ARAU). Using the ARAU accessing tables of information does not require the CALU for address manipulation, thus freeing it for other operations.

Central Arithmetic Logic Unit (CALU): The CALU contains a 16-bit scaling shifter, a 16 × 16-bit parallel multiplier, a 32bit Arithmetic Logic Unit (ALU), and a 32-bit accumulator. The scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. This shifter produces a left-shift of 0 to 16 bits on the input data, as programmed in the instruction. Additional shifters at the outputs of both the accumulator and the multiplier are suitable for numerical scaling, bit extraction, extended-precision arithmetic, and overflow prevention.

The following steps occur in the implementation of a typical ALU instruction:

- 1) Data are fetched from the RAM on the data bus.
- 2) Data are passed through the scaling shifter and the ALU where the arithmetic is performed.
- 3) The result is moved into the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory: ACCH (accumulator high) and ACCL (accumulator low). The accumulator has a carry bit to facilitate multiple-precision arithmetic for both addition and subtract instructions.

Hardware Multiplier: The TMS320C25 utilizes a 16×16 bit hardware multiplier, which is capable of computing a 32-bit product during every machine cycle. Two registers are associated with the multiplier:

- a 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- a 32-bit Product Register (PR) that holds the product.

The output of the product register can be left-shifted 1 or 4 bits. This is useful for implementing fractional arithmetic or justifying fractional products. The output of the PR can also be right-shifted 6 bits to enable the execution of up to 128 consecutive multiple/accumulates without overflow. An unsigned multiple/ (MPYU) instruction facilitates extended-precision multiplication.

I/O Interface: The TMS320C25 I/O space consists of 16 input and 16 output ports. These ports provide the full 16bit parallel I/O interface via the data bus on the device. A single input (IN) or output (OUT) operation typically takes two cycles; however, when used with the repeat counter, the operation becomes single-cycle. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memorymapped devices. Interfacing to memory and I/O devices of varying speeds is accomplished by using the READY line.

A Direct Memory Access (DMA) to external program/data memory is also supported. Another processor can take complete <u>control</u> of the TMS320C25's external memory by asserting HOLD low, causing the TMS320C25 to place its address, data, and control lines in the high-impedance state. Signaling between the external processor and the TMS320C25 can be performed using interrupts. Two modes of DMA are available on the device. In the first, execution is suspended during assertion of HOLD. In the second "concurrent DMA" mode, the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.

TMS320C25 Software

The majority of the TMS320C25 instructions (97 out of 133) are executed in a single instruction cycle. Of the 36 instructions that require additional cycles of execution, 21 involve branches, calls, and returns that result in a reload of the program counter and a break in the execution pipeline. Another seven of the instructions are two-word, longimmediate instructions. The remaining eight instructions support I/O, transfers of data between memory spaces, or provide for additional parallel operation in the processor. Furthermore, these eight instructions (IN, OUT, BLKD, BLKP, TBLR, TBLW, MAC, and MACD) become single-cycle when used in conjunction with the repeat counter. The functional performance of the instructions exploits the parallelism of the processor, allowing complex and/or numerically intensive computations to be implemented in relatively few instructions.

Addressing Modes: Since most of the instructions are coded in a single 16-bit word, most instructions can be executed in a single cycle. Three memory addressing modes are available with the instruction set: direct, indirect, and immediate addressing. Both direct and indirect addressing are used to access data memory. Immediate addressing uses the contents of the memory addressed by the program counter.

When using direct addressing, 7 bits of the instruction word are concatenated with the 9 bits of the data memory page pointer (DP) to form the 16-bit data memory address. With a 128-word page length, the DP register points to one of 512 possible data memory pages to obtain a 64K total data memory space. Indirect addressing is provided by the auxiliary registers (AR0-AR7). The seven types of indirect addressing are shown in Table 4. Bit-reversed indexed addressing modes allow efficient I/O to be performed for the resequencing of data points in a radix-2 FFT program.

 Table 4
 Addressing Modes of the TMS320C25

Addressing Mode	Operation
OP A	direct addressing
OP * (,NARP)	indirect; no change to AR.
OP *+(,NARP)	indirect; current AR is incremented.
OP *-(,NARP)	indirect; current AR is decremented
OP *0+(,NARP)	indirect; AR0 is added to current AR
OP *0-(,NARP)	indirect; AR0 is subtracted from current AR.
OP *BR0+(,NARP)	indirect; AR0 is added to current AR (with reverse carry propagation).
OP *BR0-(,NARP)	indirect; AR0 is subtracted from current AR (with reverse carry propagation).

Note: The optional NARP field specifies a new value of the ARP.

TMS320C25 System Configurations

The flexibility of the TMS320C25 allows systems configurations to satisfy a wide range of application requirements [16]. The TMS320C25 can be used in the following configurations:

- a stand-alone system (a single processor using 4K words of on-chip ROM and 544 words of on-chip RAM),
- parallel multiprocessing systems with shared global data memory, or
- host/peripheral coprocessing using interface control signals.

A minimal processing system is shown in Fig. 6 using external data RAM and PROM/EPROM. Parallel multiprocessing and host/peripheral coprocessing systems can be designed by taking advantage of the TMS320C25's direct memory access and global memory configuration capabilities.

In some digital processing tasks, the algorithm being implemented can be divided into sections with a distinct processor dedicated to each section. In this case, the first and second processors may share global data memory, as well as the second and third, the third and fourth, etc. Arbitration logic may be required to determine which section of the algorithm is executing and which processor has access to the global memory. With multiple processors dedicated to distinct sections of the algorithm, throughput can be increased via pipelined execution. The TMS320C25 is capable of allocating up to 32K words of data memory as global memory for multiprocessing applications.

THE THIRD GENERATION OF THE TMS320 FAMILY

The TMS320C30 [26]-[27] is Texas Instruments third-generation member of the TMS320 family of compatible digital signal processors. With a computational rate of 33 MFLOPS (million floating-point operations per second), the TMS320C30 far exceeds the performance of any programmable DSP available today. Total system performance has been maximized through internal parallelism, more than twenty-four thousand bytes of on-chip memory, single-cycle floating-point operations, and concurrent I/O. The total system cost is minimized with on-chip memory and on-chip peripherals such as timers and serial ports. Finally, the user's system design time is dramatically reduced with the availability of the floating-point operations, general-purpose instructions and features, and quality development tools.

The TMS320C30 provides the user with a level of performance that, at one time, was the exclusive domain of supercomputers. The strong architectural emphasis of providing a low-cost system solution to demanding arithmetic algorithms has resulted in the architecture shown in Fig. 7.

The key features of the TMS320C30 [26], [27] are as follows:

- 60-ns single-cycle execution time, 1-μm CMOS.
- Two 1K × 32-bit single-cycle dual-access RAM blocks.
- One 4K × 32-bit single-cycle dual-access ROM block.
- 64 × 32-bit instruction cache.
- · 32-bit instruction and data words, 24-bit addresses.
- · 32/40-bit floating-point and integer multiplier.
- 32/40-bit floating-point, integer, and logical ALU.
- 32-bit barrel shifter.
- · Eight extended-precision registers.
- Two address-generators with eight auxiliary registers.
- On-chip Direct Memory Access (DMA) controller for concurrent I/O and CPU operation.
- · Peripheral bus and modules for easy customization.
- · High-level language support.
- Interlocked instructions for multiprocessing support.
- Zero overhead loops and single-cycle branches.

The architecture of the TMS320C30 is targeted at 60-ns and faster cycle times. To achieve such high-performance




Fig. 6. Minimal processing system with external data RAM and PROM/EPROM.




Fig. 7. TMS320C30 functional block diagram.

goals while still providing low-cost system solutions, the TMS320C30 is designed using Texas Instruments state-ofthe-art 1-µm CMOS process. The TMS320C30's high system performance is achieved through a high degree of parallelism, the accuracy and precision of its floating-point units, its on-chip DMA controller that supports concurrent I/O, and its general-purpose features. At the heart of the architecture is the Central Processing Unit (CPU).

The CPU

The CPU consists of the following elements: floatingpoint/integer multiplier; ALU for performing floating-point, integer, and logical operations; auxiliary register arithmetic units; supporting register file, and associated buses. The multiplier of the CPU performs floating-point and integer multiplication. When performing floating-point multiplication, the inputs are 32-bit floating-point numbers, and the result is a 40-bit floating-point number. When performing integer multiplication, the input data is 24 bits and yields a 32-bit result. The ALU performs 32-bit integer, 32-bit logical, and 40-bit floating-point operations. Results of the multiplier and the ALU are always maintained in 32-bit integer or 40-bit floating-point formats. The TMS320C30 has the ability to perform, in a single cycle, parallel multiplies and adds (subtracts) on integer or floating-point data. It is this ability to perform floating-point multiplies and adds (subtracts) in a single cycle which give the TMS320C30 its peak computational rate of 33 MFLOPS.

Floating-point operations provide the user with a convenient and virtually trouble-free means of performing computations while maintaining accuracy and precision. The TM5320C30 implementation of floating-point arithmeticallows for floating-point operations at integer speeds. The floating-point capability allows the user to ignore, to a large extent, problems with overflow, operand alignment, and other burdensome tasks common to integer operations.

The register file contains 28 registers, which may be operated upon by the multiplier and ALU. The first eight of these registers (R0-R7) are the extended-precision registers, which support operations on 40-bit floating-point numbers and 32-bit integers.

The next eight registers (AR0-AR7) are the auxiliary registers, whose primary function is related to the generation of addresses. However, they also may be used as generalpurpose 32-bit registers. Two auxiliary register arithmetic units (ARAU0 and ARAU1) can generate two addresses in a single cycle. The ARAUs operate in parallel with the multiplier and ALU. They support addressing with displacements, index registers (IR0 and IR1), and circular and bitreversed addressing.

The remaining registers support a variety of system functions: addressing, stack management, processor status, block repeat, and interrupts.

Data Organization

Two integer formats are supported on the TMS320C30: a 16-bit format used for immediate integer operands and a 32-bit single-precision integer format.

Two unsigned-integer formats are available: a 16-bit format for immediate unsigned-integer operands and a 32-bit single-precision unsigned-integer format.

The three floating-point formats are assumed to be normalized, thus providing an extra bit of precision. The first is a 16-bit short floating-point format for immediate floating-point operands, which consists of a 4-bit exponent, 1 sign bit, and an 11-bit fraction. The second is a single-precision format consisting of an 8-bit exponent, 1 sign bit, and a 23-bit fraction. The third is an extended-precision format consisting of an 8-bit exponent, 1 sign bit, and a 31-bit fraction.

The total memory space of the TMS320C30 is 16M (million) × 32 bits. A machine word is 32 bits, and all addressing is performed by word. Program, data, and I/O space are contained within the 16M-word address space.

RAM blocks 0 and 1 are each $1K \times 32$ bits. The ROM block is $4K \times 32$ bits. Each RAM block and ROM block is capable of supporting two data accesses in a single cycle. For example, the user may, in a single cycle, access a program word and a data word from the ROM block.

The separate program data, and DMA buses allow for parallel program fetches, data reads and writes, and DMA operations. Management of memory resources and busing is handled by the memory controller. For example, a typical mode of operation could involve a program fetch from the on-chip program cache, two data fetches from RAM block 0, and the DMA moving data from off-chip memory to RAM block 1. All of this can be done in parallel with no impact on the performance of the CPU.

A 64 × 32-bit instruction cache allows for maximum system performance with minimal system cost. The instruction cache stores often repeated sections of code. The code may then be fetched from the cache, thus greatly reducing the number of off-chip accesses necessary. This allows for code to be stored off-chip in slower, lower cost memories. Also, the external buses are freed, thus allowing for their use by the DMA or other devices in the system.

DMA

The TMS320C30 processes an on-chip Direct Memory Access (DMA) controller. The DMA controller is able to perform reads from and writes to any location in the memory map without interfering with the operation of the CPU. As a consequence, it is possible to interface the TMS320C30 to slow external memories and peripherals (A/Ds, serial ports, etc.) without affecting the computational throughput of the CPU. The result is improved system performance and decreased system cost.

The DMA controller contains its own address generators, source and destination registers, and transfer counter. Dedicated DMA address and data buses allow for operation with no conflicts between the CPU and DMA controller.

The DMA controller responds to interrupts in a similar way to the CPU. This ability allows the DMA to transfer data based upon the interrupts received. Thus I/O transfers that would normally be performed by the CPU may instead be performed by the DMA. Again, the CPU may continue processing data while the DMA receives or transmits data.

Peripherals

All peripheral modules are manipulated through memory-mapped registers located on a dedicated peripheral bus. This peripheral bus allows for the straightforward addition, removal, and creation of peripheral modules. The initial TMS320C30 peripheral library will include timers and serial ports. The peripheral library concept allows Texas Instruments to create new modules to serve a wide variety of applications. For example, the configuration of the TMS320C30 in Fig. 7 includes two timers and two serial ports.

Timers: The two timer modules are general-purpose timer/event counters, with two signaling modes and internal or external clocking.

Available to each timer is an I/O pin that can be used as an input clock to the timer or as an output signal driven by the timer. The pin may also be configured as a general-purpose I/O pin.

Serial Ports: The two serial ports are modular and totally independent. Each serial port can be configured to transfer 8, 16, 24, or 32 bits of data per frame. The clock for each serial port can originate either internally or externally. An internally generated divide-down clock is provided. The pins of the serial ports are configurable as general-purpose I/O pins. A special handshake mode allows TMS320C30s to communicate over their serial ports with guaranteed synchronization. The serial ports may also be configured to operate as timers.

External Interfaces

The TMS320C30 provides two external interfaces: the parallel interface and the I/O interface. The parallel interface consists of a 32-bit data bus, a 24-bit address bus, and a set of control signals. The I/O interface consists of a 32-bit data bus, a 13-bit address bus, and a set of control signals. Both ports support an external ready signal for wait-state generation and the use of software-controlled wait states.

The TMS320C30 supports four external interrupts, a number of internal interrupts, and a nonmaskable external reset signal. Two dedicated, general-purpose, external I/O flags, XF0 and XF1, may be configured as input or output pins under software control. These pins are also used by the interlocked instructions to support multiprocessor communication.

Pipelining In the TMS320C30

The operation of the TMS320C30 is controlled by five major functional units. The five major units and their function are as follows:

- Fetch Unit (F) which controls the program counter updates and fetches of the instruction words from memory.
- Decode Unit (D) which decodes the instruction word and controls address generation.
- Read Unit (R) which controls the operand reads from memory.
- Execute Unit (E) which reads operands from the register file, performs the necessary operation, and writes results back to the register file and memory.
- DMA Channel (DMA) which reads and writes memory concurrently with CPU operation.

Each instruction is operated upon by four of these stages; namely, fetch, decode, read, and execute. To provide for maximum processor throughput these units can perform in parallel with each unit operating on a different instruction. The overlapping of the fetch, decode, read, and execute operations of different instructions is called pipelining. The DMA controller runs concurrently with these units. The pipelining of these operations is key to the high per-

formance of the TMS320C30. The ability of the DMA to move data within the processor's memory space results in an even greater utilization of the CPU with fewer interruptions of the pipeline which inevitably yields greater performance.

The pipeline control of the TMS320C30 allows for extremely high-speed execution rate by allowing an effective rate of one execution per cycle. It also manages pipeline conflicts in a way that makes them transparent to the user.

While the pipelining of the different phases of an instruction is key to the performance of the TMS320C30, the designers felt it essential to avoid pipelining the operation of the multiplier or ALU. By ruling out this additional level of pipelining it was possible to greatly improve the processor's useability.

Instructions

The TMS320C30 instruction set is exceptionally well suited to digital signal processing and other numerically intensive applications. The TMS320C30 also possesses a full complement of general-purpose instructions. The instruction set is organized into the following groups:

- · load and store instructions;
- · two-operand arithmetic instructions;
- two-operand logical instructions;
- · three-operand arithmetic instructions;
- · three-operand logic instructions;
- parallel operation instructions;
- · arithmetic/logical instruction with store instructions;
- program control instructions;
- · interlocked operations instructions.

The load and store instructions perform the movement of a single word to and from the registers and memory. Included is the ability to load a register conditionally. This operation is particularly useful for locating the maximum and minimum of a set of data.

The two-operand arithmetic and logical instructions consist of a complete set of arithmetic instructions. They have two operands; src and dst for source and destination, respectively. The src operand may come from memory, a register, or be part of the instruction word. The dst operand is always a register. This portion of the instruction set includes floating-point integer and logical operations, support of multiprecision arithmetic, and 32-bit arithmetic and logical shifts.

The three-operand arithmetic and logical instructions are a subset of the two-operand arithmetic and logical instructions. They have three operands: two src operands and a dst operand. The src operands may come from memory or a register. The dst operand is always a register. These instructions allow for the reading of two operands from memory and/or the CPU register file in a single cycle.

The parallel operation instructions allow for a high degree of parallelism. They support very flexible, parallel floatingpoint and integer multiplies and adds. They also include the ability to load two registers in parallel.

The arithmetic/logical and store instructions support a high degree of parallelism, thus complementing the parallel operation instructions. They allow for the performance of an arithmetic or logical instruction between a register and an operand read from memory, in parallel with the storing of a register to memory. They also provide for extremely rapid operations on blocks of memory.

The program control instructions consist of all those operations that affect the program flow. This section of the instruction set includes a set of flexible and powerful constructs that allow for software control of the program flow. These fall into two main types: repeat modes and branching.

For many algorithms, there is an inner kernel of code where most of the execution time is spent. The repeat modes of the TMS320C30 allow for the implementation of zero overhead looping. Using the repeat modes allows these time-critical sections of code to be executed in the shortest possible time. The instructions supporting the repeat modes are RPTB (repeat a block of code) and RPTS (repeat a single instruction). Through the use of the dedicated stackpointer, block repeats (RPTBs) may be nested.

The branching capabilities of the TMS320C30 include two main subsets: standard and delayed branches. Standard branches, as in any pipelined machine that comprehends them, empty the pipeline to guarantee correct management of the program counter. This results in a branch requiring, in the case of the TMS320C30, four cycles to execute. Included in this subset are calls and returns. A standard branch (BR) is illustrated below.

	BR	THREE	; standard branch.
	MPYF		; not executed.
	ADDF		; not executed.
	SUBF		; not executed.
	AND		; not executed.
	÷		
THREE	MPYF		; fetched 3 cycles after BR is fetched.
	:		

Delayed branches do not empty the pipe, but rather, guarantee that the next three instructions will be fetched before the program counter is modified by the branch. The result is a branch that only requires a single cycle. Every delayed branch has a standard branch counterpart. A delayed branch (BRD) is illustrated below.

	BRD	THREE	; delayed branch.
	MPYF		; executed.
	ADDF		; executed.
	SUBF		; executed.
	AND		; not executed.
	:		
THREE	MPYF		; fetched after SUBF fetched.
	•		,

The combination of the repeat modes, standard branches, and delayed branches provides the user with a set of programming constructs which are well suited to a wide range of performance requirements.

The program control instructions also include conditional calls and returns. The decrement and branch conditionally instruction allows for efficient loop control by combining the comparison of a loop counter to zero with

the check of condition flags, i.e., floating-point overflow. The condition codes available include unsigned and signed comparisons, comparisons to zero, and comparisons based upon the status of individual condition flags. These conditions may be used with any of the conditional instructions.

The interlocked operations instructions support multiprocessor communication. Through the use of external signals, these instructions allow for powerful synchronization mechanisms, such as semaphores, to be implemented. The interlocked operations use the two external flag pins, XF0 and XF1. XF0 signals an interlocked-operation request and XF1 acts as an acknowledge signal for the requested interlocked operation. The interlocked operations include interlocked loads and stores. When an interlocked operation is performed the external request and acknowledge signals can be used to arbitrate between multiple processors sharing memory, semaphores, or counters.

DEVELOPMENT AND SUPPORT TOOLS

Digital signal processors are essentially application-specific microprocessors (or microcomputers). Like any other microprocessor, no matter how impressive the performance of the processor or the ease of interfacing, without good development tools and technical support, it is very difficult to design it into the system. In developing an application, problems are encountered and questions are asked. Oftentimes the tools and vendor support provided to the designer are the difference between the success and failure of the project.

The TMS320 family has a wide range of development tools available [25]. These tools range from very inexpensive evaluation modules for application evaluation and benchmarking purposes, assembler/linkers, and software simulators, to full-capability hardware emulators. A brief summary of these support tools is provided in the succeeding subsections.

Software Tools

Assembler/linkers and software simulators are available on PC and VAX for users to develop and debug TMS320 DSP algorithms. Their features are described as follows:

Assembler/Linker: The Macro Assembler translates assembly language source code into executable object code. The Linker permits a program to be designed and implemented in separate modules that will later be linked together to form the complete program.

Simulator: The Simulator simulates operations of the device in software to allow program verification and debug. The simulator uses the object code produced by the Macro Assembler/Linker.

C Complier: The C Compiler is a full implementation of the standard Kernighan and Ritchie C as defined in *The C Programming Language* [28]. The compiler supports the insertion of assembly language code into the C source code. The user may also write functions in assembly language, and then call these functions from the C source. Similarly, C functions may be called from assembly language. Variables defined in the C source may be accessed in assembly language modules and vice versa. The result is a complier that allows the user to tailor the amount of highlevel programming versus the amount of assembly language according to his application. The C compiler is supported on the TMS320C25 and the TMS320C30.

Hardware Tools

Evaluation modules and emulation tools are available for in-circuit emulation and hardware program debugging for developing and testing DSP algorithms in a real product environment.

Evaluation Module (EVM): The EVM is a stand-alone single-board module that contains all of the tools necessary to evaluate the device as well as provide basic in-circuit emulation. The EVM contains a debug monitor, editor, assembler, reverse assembler, and software communications to a host computer or a line printer.

SoftWare Development System (SWDS): The SoftWare Development System is a PC plug-in card with similar functionality of the EVM.

Emulator (XDS): The eXtended Development System provides full-speed in-circuit emulation with real-time hardware breakpoint/trace and program execution capability from target memory. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and the XDS placed into the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Full-trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions are included. The XDS system is designed to interface with either a terminal or a host computer. In addition to the above design tools, other development support is available [25]:

APPLICATIONS

The TMS320 is designed for real-time DSP and other computation-intensive applications [4]. In these applications, the TMS320 provides an excellent means for executing sign nal processing algorithms such as fast Fourier transforms (FFTs), digital filters, frequency synthesis, correlation, and convolution. The TMS320 also provides for more generalpurpose functions via bit-manipulation instructions, block data move capabilities, large program and data memory address spaces, and flexible memory mapping.

To introduce applications performed by the TMS320, digital filters will be used as examples. The remaining portion of this section will briefly cover applications, and conclude by showing some benchmarks.

Digital Filtering

As discussed several times in this paper, the FIR filter is simply the sum of products in a sampled data system. This was shown in (1). A simple implementation of the FIR filter uses the MACD instruction (multiply/accumulate and data move) for each filter tap, with the RPT/RPTK instruction repeating the MACD for each filter tap. As we saw earlier, a 256-tap FIR filter can be implemented by using the following two instructions:

In this example, the coefficients may be stored anywhere in program memory (reconfigurable on-chip RAM, on-chip ROM, or external memories). When the coefficients are

stored in on-chip ROM or externally, the entire on-chip data RAM may be used to store the sample sequence. This allows filters of up to 512 taps to be implemented. Execution of the filter will be at full speed or 100 ns per tap as long as the memory supports full-speed execution (either on-chip RAM or high-speed external RAM).

Up to this point, it has been assumed that the filter coefficients are fixed from sample to sample. If the coefficients are adapted or updated with time, such as in adaptive filters for echo cancelation [4], [20], then the DSP algorithm requires a greater computational capacity from the processor. The requirement to adapt each of the coefficients, usually with each sample, is accomplished by three instructions (MPYA or MPYS, ZALR, and SACH) on the TMS320C25 [16]. A means of adapting the coefficients is the least-meansquare (LMS) algorithm given by the following equation:

$$b_k(i + 1) = b_k(i) + 2B[e(i) * x(i - k)]$$

where $b_k(i + 1)$ is the weighting coefficient for the next sample period, $b_k(i)$ is the weighting coefficient for the present sample period, B is the gain factor or adaptation step size, e(i) is the error function, and x(i - k) is the input of the filter.

In an adaptive filter, it is important to update the coefficients $b_k(i)$ in order to minimize the error function e(i), which is the difference between the output of the filter and a reference signal. Quantization-errors are critical to the performance of the filter when updating the coefficients and can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor $2^*B^*e(i)$ is a constant. This factor can then be computed once and stored in the T register for each of the updates. Thus the computational requirement has become one multiply/accumulate plus rounding. Without the new instructions, the adaptation of each coefficient is five instructions corresponding to five clock cycles. This is shown in the following instruction sequence:

LRLK	AR2,COEFFD	; LOAD ADDRESS OF COEFFICIENTS.
LRLK	AR3,LASTAP	
LARP	AR2	
LT	ERRF	; $errf = 2*B*e(i)$
:		
•		
ZALH	*,AR3	; ACC = $bk(i)*2**16$
ADD	ONE, 15	; ACC = $bk(i)*2**16 + 2**15$
MPY	*-,AR2	
APAC		; ACC = $bk(i)*2**16$
		$+ \operatorname{errf}^* x(i-k) + 2^{**}15$
SACH	*+	; SAVE bk(i+1).
:		

When the MPYA and ZALR instructions are used, the adaptation reduces to three instructions corresponding to three clock cycles, as shown in the following instruction sequence. Note that the processing order has been slightly changed to incorporate the use of the MPYA instruction. This is due to the fact that the accumulation performed by the MPYA is the accumulation of the previous product.

LRLK	AR2,COEFFD	; LOAD ADDRESS OF
		COEFFICIENTS.
LRLK	AR3,LASTAP	; LOAD ADDRESS OF DATA
		SAMPLES.
LARP	AR2	
LT	ERRF	; $errf = 2*B*e(i)$
:		
ZALR	*,AR3	; ACC = $bk(i)*2**16 + 2**15$
MPYA	*-,AR2	; ACC = $bk(i)*2**16$
	<i>.</i>	$+ \operatorname{errf}^* x(i-k) + 2^{**15}$
		; PREG = $errf^*x(i-k+1)$
SACH	*+	; SAVE bk(i + 1).
•		
•		

The adaptive filter coefficient update can further be simplified using the TMS320C30 [27] as shown below. The first instruction defines the number of times to repeat the kernel. The second instruction is the repeat-block instruction (RPTB). The RPTB instruction allows the iterations of the kernel to be performed with zero overhead looping. The kernel assumes that the error term is stored in register R0. It is important to note that all of the calculations are performed in floating-point arithmetic. The MPYF3 is a three-operand floating-point multiply of the input sample x(i - k), which is stored in memory by the error term errf. The next step is a three-operand floating-point add (ADDF3) of the change in the filter tap to the filter tap in parallel with the store (STF) of the previously updated filter tap. That is, the store (STF) is to be performed in parallel with ADDF3. Thus the number of cyles for a floating-point adaptation is only two.

	LDI	N,RC	; load length N in- to block repeat
	RPTB	adapt	counter ; repeat the adap- tation loop N+1 times
	MPYF3	* + + AR0(1), R0, R1	; errf * x(i $-k$) \rightarrow R1
adapt:	ADDF3	*+AR1(1),R1,R2	; b(k,i) + errf * x(i−k) → R2
11	STF	R2,*AR1++(1)	; R2 \rightarrow b(k-1,i)

Since we have discussed the application of digital filtering, we can now describe several applications in the areas of telecommunications, graphics/image processing, highspeed control, instrumentation, and numeric processing, and then conclude this section with several benchmarks. If more detail is needed on any of these applications, the reader is referred to [4].

Telecommunications Applications

Many aspects of the telecommunications network can take advantage of the TMS320. As telecommunications evolves more toward an all-digital network, DSP will become even more utilized [23]. Several typical uses of the TMS320 are discussed.

Echo Canceler: In echo cancellation [4], [20], an adaptive FIR filter performs the modeling routine and signal modifications to adaptively cancel the echo caused by the impedance mismatches in the telephone transmission lines. For this application, a large on-chip RAM of 544 words and on-chip ROM of 4K words on the TMS320C25 provides for a 256-tap adaptive filter (32-ms echo cancellation) to be executed in a single chip without external data or program memory.

High-Speed Modems: The TMS320 can perform numerous functions such a modulation/demodulation, adaptive equalization, and echo cancellation [21], [22]. For lower speed modems, such as Bell 212A and V.22 bis modems, the TMS320C17 provides the most cost-effective single-chip solution to these applications. For higher speed modems, such as the V.32, requiring more processing power and multiprocessing capabilities, the TMS320C25 and TMS-320C30 are the designer's choice.

Voice Coding: Voice-coding techniques [3], [4], such as full-duplex 32-kbit/s ADPCM (CCITT G.721), CVSD, 16-kbit/s subband coders, and LPC, are frequently used in voice transmission and storage. Arithmetic speed, normalization, and the bit-manipulation capability of the TMS320 provide for implementation of these functions, usually in a single chip. For example, the TMS320C17 can be used as a single-chip ADPCM [4], subband [4], or LPC [4] coder. An application of voice coding is an ADPCM transcoder implemented in half-duplex on a single TMS320C17 or full-duplex on a TMS320C25 for telecommunication multiplexing applications. Another example is a secure-voice communication system, requiring voice coding, as well as data encryption and transmission over a public-switched network via a modem; the TMS320C25 offers an ideal solution.

Graphics/Image Processing Applications

In graphics and image processing applications [4], the ability to interface with a host processor is important. Both the TMS320C30 and the TMS320C25 multiprocessor interface enable them to be used in a variety of host/coprocessor configurations [4]. Graphics and image processing applications can use the large directly addressable external data space and global memory capability to allow graphical images in memory to be shared with a host processor, thus minimizing unnecessary data transfers. The indexed indirect addressing modes allow matrices to be processed rowby-row when performing matrix multiplication for threedimensional image rotations, translations, and scaling.

The TMS320C30 has a number of features that support graphics and image processing extremely well. The floating-point capabilities allow for extremely precise computation of perspective transformations. They also support more sophisticated algorithms such as shading and hidden line removal, operations which are computationally intensive.

The large address space allows for straightforward addressing of large images or displays. The flexible addressing registers, coupled with the integer multiply, support powerful addressing of multiple-dimensional arrays. Vector-oriented instructions allow the user to efficiently manipulate large blocks of memory. Finally, the on-chip DMA controller allows the user to easily overlap the processing of data with its I/O.

High-Speed Control

High-speed control applications [4], [24] use the TMS320C17 and TMS320C25 general-purpose features for bit-test and logical operations, timing synchronization, and

high data-transfer rate (ten million 16-bit words per second). Both devices can be used in closed-loop systems for control signal conditioning, filtering, high-speed computing, and multichannel multiplexing capabilities. The following demonstrates two typical control applications:

Disk Control: Digital filtering in a closed-loop actuation mechanism positions the read/write heads over the disk surface. Supplemented with many general-purpose features, the TMS320 can replace costly bit-slice/custom/analog solutions to perform such tasks as compensation, filtering, fine/coarse tuning, and other signal conditioning algorithms.

Robotics: Digital signal processing and bit-manipulation power, coupled with host interface, allow the TMS320C25 to be useful in robotics control [24]. The TMS320C25 can replace both the digital controllers and analog signal processing hardware for communication to a central host processor and for the performance of numerically intensive control functions.

Instrumentation

Instrumentation, such as spectrum analyzers and various high-speed/high-precision instruments, often requires a large data memory space and the high performance of a digital signal processor. The TMS320C25 and TMS320C30 are capable of performing very long-length FFTs and generating precision functions with minimal external hard-ware.

Numeric Processing

Numeric and array processing applications benefit from TMS320 performance. High throughput resulting from features, such as a fast cycle time and an on-chip hardware multiplier, combined with multiprocessing capabilities and data memory expansion, provide for a low-cost, easy-to-use replacement for a typical bit-slice solution. The TMS-320C30's floating-point precision, high throughput, and interface flexibility are excellent for this application.

TMS320 Benchmarks

To complete the discussion on the applications that the TMS320 can perform, we will provide some benchmarks. The TMS320 has demonstrated impressive benchmarks in performing some of the common DSP routines and system applications. Table 5 shows typical TMS320 benchmarks[4].

Table 5 TMS320 Family Benchmarks

DSP Routines/Applications	First Generation	Second Generation	Third Generation
FIR filter tap	400 ns	100 ns	60 ns
256-tap FIR sample rate	9.25 kHz	37 kHz	>60 kHz
LMS adaptive FIR filter tap	700 ns	400 ns	180 ns
256-tap adaptive FIR filter sample rate	5.4 kHz	9.5 kHz	>20 kHz
Bi-quad filter element (five multiplies)	2 μs	1 μs	360 ns
Echo canceler (single chip)	8 ms	32 ms	>64 ms

SUMMARY

This paper has discussed characteristics of digital signal processing and how these characteristics have influenced the architectural design of the Texas Instruments TMS320 family of digital signal processors. Three generations of the

The TMS320 Family of Digital Signal Processors

TMS320 family were covered, and their support tools necessary to develop end-applications were briefly reviewed. The paper concluded with an overview of digital signal processing applications using these devices.

- REFERENCES
- L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
 A. V. Oppenheim, Ed., Applications of Digital Signal Process-
- ing. Englewood Cliffs, NJ: Prentice-Hall, 1978.
- [3] L. R. Rabiner and R. W. Schafer, Digital Processing of Speech Signals. Englewood Cliffs, NJ: Prentice-Hall, 1978.
- [4] K. Lin, Ed., Digital Signal Processing Applications with the TMS320 Family. Englewood Cliffs, NJ: Prentice-Hall, 1987
- [5] A. V. Oppenhiem and R. W. Schafer, *Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, 1975.
- [6] C. Burrus and T. Parks, DFT/FFT and Convolution Algorithms. New York, NY: Wiley, 1985.
- [7] T. Parks and C. Burrus, *Digital Filter Design*. New York, NY: Wiley, 1987.
- [8] J. Treichler, C. Johnson, and M. Larimore, A Practical Guide to Adaptive Filter Design. New York, NY: Wiley, 1987.
- [9] P. Papamichalis, Practical Approaches to Speech Coding. Englewood Cliffs, NJ: Prentice-Hall, 1987.
- [10] R. Morris, Digital Signal Processing Software. Ottawa, Ont., Canada: DSPS Inc., 1983.
- [11] K. McDonough, E. Caudel, S. Magar, and A. Leigh, "Microcomputer with 32-bit arithmetic does high-precision number crunching," *Electronics*, pp. 105–110, Feb. 24, 1982.
- S. Magar, E. Caudel, and A. Leigh, "A Microcomputer with digital signal processing capability," in *1982 Int. Solid State Conf. Dig. Tech. Pap.*, pp. 32-33, 284, 285.
 First Generation TMS320 User's Cuide. Houston, TX: Texas
- [13] First Generation TMS320 User's Guide. Houston, TX: Texas Instruments Inc., 1987.

- [14] TMS320 First-Generation Digital Signal Processors Data Sheet. Houston, TX: Texas Instruments Inc., 1987.
- [15] TMS32020 User's Guide. Houston, TX: Texas Instruments Inc., 1985.
- [16] TMS320C25 User's Guide. Houston, TX: Texas Instruments Inc., 1986.
- [17] TMS32011 User's Guide. Houston, TX: Texas Instruments Inc., 1985.
- [18] H. Cragon, "The elements of single-chip microcomputer architecture," Comput. Mag., vol. 13, no. 10, pp. 27-41, Oct. 1980.
- [19] S. Rosen, "Electronic computers: A historical survey," Comput. Surv., vol. 1, no. 1, Mar. 1969.
- [20] M. Honig and D. Messerschmitt, Adaptive Filters. Dordrecht, The Netherlands: Kluwer, 1984.
- [21] R. Lucky et al., Principles of Data Communication. New York, NY: McGraw-Hill, 1965.
- [22] P. Van Gerwen et al., "Microprocessor implementation of high speed data modems," IEEE Trans. Commun., vol. COM-25, pp. 238-249, 1977.
- M. Bellanger, "New applications of digital signal processing in communications," *IEEE ASSP Mag.*, pp. 6–11, July 1986.
 Y. Wang, M. Andrews, S. Butner, and G. Beni, "Robot-con-
- [24] Y. Wang, M. Andrews, S. Butner, and G. Beni, "Robot-controller system," in Proc. Symp. on Incremental Motion Control Systems and Devices, pp. 17-26, June 1986.
- [25] TMS320 Family Development Support Reference Guide. Houston, TX: Texas Instruments Inc., 1986.
- [26] R. Simar, T. Leigh, P. Koeppen, J. Leach, J. Potts, and D. Blalock, "A 40 MFLOPS digital signal processor: The first supercomputer on a chip," in Proc. IEEE Int'l Conf. on Acoustics, Speech, and Signal Processing, Apr. 1987.
- [27] TMS320C30 User's Guide. Houston, TX: Texas Instruments Inc., 1987.
- [28] B. Kernighan and D. Ritchie, The C Programming Language. Englewood Cliffs, NJ: Prentice-Hall, 1978.

The TMS320 Family of Digital Signal Processors

The TMS320C30 Floating-Point Digital Signal Processor

Panos Papamichalis Ray Simar, Jr.

Digital Signal Processor Products—Semiconductor Group Texas Instruments

> Reprinted from IEEE MICRO MAGAZINE Vol. 8, No. 6, December 1988

The TMS320C30 Floating-Point Digital Signal Processor

The TMS320C30 Floating-Point Digital Signal Processor

Digital signal processors have significantly impacted the way we bring real-time implementations of sophisticated DSP algorithms to life. What was once only a laboratory curiosity that required large computers or specialized, bulky, and expensive hardware is now incorporated into lowcost consumer products. The rapid advancement of programmable DSPs since their commercial introduction in the early 1980s lets us satisfy the needs of very demanding applications. Implementation of basic DSP functions, such as digital filters and fast Fourier transforms, has been integrated into advanced system solutions involving speech algorithms, image processing, and control applications. The variety of the applications increases every day as researchers, developers, and entrepreneurs discover new areas in which DSP devices can be used. At the same time, the design of new devices incorporates features that make such implementations easier.

The Texas Instruments family of TMS320 DSPs¹ evolved with the expanding needs of the DSP applications and currently encompasses over 17 devices. The TMS320 family consists of three generations of devices. The first two generations are 16-bit, fixed-point-arithmetic devices while the third one, represented by the TMS320C30 and explained in detail here, is a 32-bit, floating-point device. Architecturally, the TMS320 family, like most DSP devices, relies on multiple Harvard buses. In the first two generations, we expanded the basic Harvard architecture to permit communication between the program and data spaces. In the third generation, we unified the two spaces to form an organization that encompasses the advantages of both the Harvard and the von Neumann architectures.

Overview of the TMS320C30

The 320C30 is a fast processor (16.7 million instructions per second for an instruction cycle time of 60 nanoseconds) with a large memory space (16 million 32-bit words) and floating-point-arithmetic capabilities. This last feature is a major trend in new DSP devices, which was developed to answer the need for quicker, more accurate solutions to numerical problems. DSP algorithms, being very intensive numerically, cause a designer to worry about overflows and the accuracy of results. The introduction of floating-point capabilities eliminates these difficulties.

Panos Papamichalis Ray Simar, Jr.

Texas Instruments

©1989 IEEE. Reprinted, with permission, from *IEEE MICRO MAGAZINE*; Vol. 8, No. 6, pp. 10-28; December 1986 In the 320C30, a chip design with 1-µm geometries produces instruction cycle times lower than those achieved with the fixed-point devices of the first two generations. In addition, the design produces a controlled increase in die size that results more from the extended on-chip memory spaces than from the floating-point capabilities.

The pipelined architecture of the 320C30 permits the higher throughput achieved by the device, as we explain later. Yet, programmers do not have to worry about the pipeline when writing the code. We can describe the design philosophy of the 320C30 (as well as all the other devices in the TMS320 family) as an "interlocked" or "hiddenpipeline" approach. When writing the program, programmers can assume that the result of any instruction will be available for the next instruction. Most of the instructions execute in one machine cycle. If a conflict arises between executing an instruction in one cycle and having the data available for the next instruction, the device automatically inserts the necessary delay to eliminate the conflict. Since this delay could result in loss of performance, we provide development tools that identify where such conflicts occur. With this data, programmers can rearrange and optimize code.

Many applications, such as graphics and image processing, are difficult to implement on the earlier DSP devices because they require a large memory space. To satisfy this need, the 320C30 provides a total memory space of 16 million 32-bit words, memory several orders of magnitude larger than the fixed-point devices. Furthermore, it contains significantly increased on-chip memory: six thousand 32-bit words of RAM and ROM. The desire to have a device capable of offering system-level solutions to the implemented algorithms guided the design decision to increase on-chip memory. In other words, the 320C30 attempts to offer the capability of implementing an algorithm with as little peripheral circuitry as possible.

Along the same lines, the 320C30 contains a peripheral bus on which on-chip peripherals can be attached using a memory-mapped approach. Currently available peripherals include two serial ports, two timers, and a DMA controller. The modularity of the design permits easy change, addition, or deletion of peripherals to accommodate different needs. For instance, if a μ -law-to-linear format converter or a gate array is more important than one of the timers for certain applications, a user can make the change without impacting the core of the device.

As the power of the DSP devices increases, so does the sophistication of the algorithms that are implemented. The implication is that constructing and debugging an algorithm at the assembly-language level becomes a more and more tedious task. To address that problem, we provide the 320C30 development tools, which include a high-levellanguage compiler and a DSP operating system. The extended memory space, the software stack, and the large onchip register file also facilitate such a development. We've already introduced a C compiler and announced an Ada compiler. We expect compiler availability to change significantly the way DSP algorithms are ported to DSP devices. With these tools, programmers can develop the algorithms on large computers, requiring at the most only selective optimization when they incorporate the algorithm on the 320C30.

Here, we describe the 320C30 architecture in detail, discussing both the internal organization of the device and the external interfaces. We also explain the pipeline structure, addressing software-related issues and constructs, and examine the development tools and support. Finally, we present examples of applications.

Architecture of the 320C30

Studying the architecture of the device helps in understanding how the different components contribute toward a high-throughput system. The interaction and the efficient use of the parts can contribute to very effective programming. Another very important aspect to consider is the system cost of the application. We designed the device to incorporate on-chip features that minimize the amount and the cost of external logic, thus leading to very compact and cost-effective solutions. These advantages become explicit when looking at the architecture in detail. The internal structure of the 320C30, as shown in Figure 1, consists of the

· on-chip memory and cache,

- CPU with register file,
- peripheral bus and peripherals, and
- interconnecting buses.

See Figure 2 for the die photograph. To interface with the external world, the 320C30 provides pins corresponding to

- · two buses (primary and expansion),
- two serial ports and two timers,
- · four external interrupt signals,
- · two external flags, and
- hold and hold-acknowledge signals.

In addition, other pins exist for address and data strobs, power, and so on.

The overall architecture of the device is a Harvard type in the sense that internally and externally it has multiple buses to access program instructions, data, or perform DMA transfers. However, it also has a von Neumann flavor since the memory space is unified, and there is no separation of program and data spaces. As a result, the user can choose to locate programs and data at any desired location.

Some of the major features of the 320C30 are:

• a 60-ns cycle time that results in execution of over 16 million instructions per second (MIPS) and over 33 million floating-point operations per second (Mflops);

• 32-bit data buses and 24-bit address buses for a 16Mword overall memory space;

• dual-access, $4K \times 32$ -bit on-chip ROM and $2K \times 32$ -bit on-chip RAM;




Figure 1. Block diagram of the TMS320C30 architecture.

• a 64 × 32-bit program cache;

• a 32-bit integer/40-bit floating-point multiplier and ALU;

• eight extended-precision registers, eight auxiliary registers, and 12 control and status registers;

• generally single-cycle instructions;

• integer, floating-point, and logical operations;

• two- and three-operand instructions;

• an on-chip DMA controller; and

• fabrication in 1-µm CMOS technology and packaging in a 180-pin package.

Memory organization. The 320C30 provides 4K 32bit words of on-chip ROM, and 2K 32-bit words of on-chip RAM. The on-chip ROM is mapped into the first 4K of the overall memory map; it is accessed when the processor operates in the microcomputer mode. Location 0 of the memory map holds the reset vector, and adjacent locations hold other interrupt vectors. In microprocessor mode, the reset vector resides in external memory, and on-chip ROM is not accessed. The 2K on-chip RAM consists physically of two segments of 1K words each. These two segments of RAM are mapped into adjacent sections of the memory. Figure 3 on the next page shows the arrangement of the onchip memory, as well as the cache, buses, and two external interfaces/buses, which we examine later.




Figure 2. Die photograph of the 320C30.




Figure 3. On-chip memory, cache, and buses.

The internal memory (both ROM and RAM) supports two accesses for reads and/or writes in one cycle. This key feature permits high throughput and ease of programming, since it makes possible three-operand instructions with two operands residing in the memory. Notice that, to support this feature, we include two buses dedicated to data addresses (DADDR1, DADDR2) and one bus to carry the data (DDATA). There are also separate program buses, PDATA and PADDR.

The address buses are 24 bits wide, indicating that the overall memory space is 16 million (32-bit) words. We believe this large space will facilitate implementation of algorithms in image processing applications that often require large amounts of memory. The unified memory space offers flexibility in placing program and data. But it also permits optimal use of the memory space as a trade-off between program and data.

An important addition to the architecture is the 64-word instruction cache. To reduce the overall system cost of applications, system designers often use slower (and cheaper) external memories, a tactic that could slow down the processor and degrade the performance. The instruction cache addresses this problem by storing on-chip instructions that have been fetched previously. Its main advantage becomes obvious when loops must be executed. In this case, the first time the instructions are fetched, they are also stored in the cache. Any subsequent execution of the loop does not access external memory but fetches instructions from the cache, resulting in higher speed and making the external buses available for data transfers.

The cache is segmented into two sections of 32 words each that are transparent to users. A user can, however, control the operation of the cache by manipulating three control bits that are contained in the status register of the CPU. Each control bit is dedicated to a specific operation: cache enable/disable, cache freeze, and cache clear. When a cache miss occurs, that is, when the next instruction is not included in the cache, the instruction is brought in and also stored in the cache. The two cache sections are updated on a least recently used basis.

CPU organization. The CPU consists of the ALU (arithmetic logic unit), the hardware multiplier, and the register file. These units are shown in Figure 4.

The register file consists of

•eight 40-bit-wide, extended-precision registers R0 through R7,

• eight 32-bit auxiliary registers AR0 through AR7, and

• twelve 32-bit control registers.

The extended-precision registers function as accumulators and can handle both floating-point and integer numbers. When they are used for floating-point numbers, the top eight bits represent the exponent and the bottom 32 bits the mantissa of the number. In their integer format, regist ters R0 through R7 use only their bottom 32 bits, keeping the top 8 bits unchanged in any integer or logical operation.

The eight auxiliary registers AR0 through AR7 can function as memory pointers in indirect addressing, as loop counters, or as general-purpose registers in integer arithmetic or logical operations. Associated with these registers are two auxiliary register arithmetic units (ARAU) that generate two memory addresses in parallel for the instructions that need them. The flexibility of indirect addressing increases even further when two index registers are used in conjunction with the auxiliary registers, as we discuss later.

The register file contains 12 control registers designated for specific functions. If the control registers are not used for these functions, they can be treated as general-purpose registers in integer arithmetic and logical operations. Examples of such control registers are the

- status register,
- · index registers,
- stack pointer,
- · interrupt mask and interrupt flag registers, and
- · repeat-block registers.

In particular, the stack-pointer register points to the software stack. The user has the flexibility of designating where the stack resides, and even of changing its location during the program execution. This feature also makes the stack of essentially unlimited depth and permits its usage not only for storing the program counter during subroutine calls but also for passing arguments to subroutines. Such an arrangement is particularly convenient in the development of compilers, and we have used it extensively in the 320C30's optimizing C compiler.

The ALU performs floating-point, integer, and logical operations. The ALU always stores the result in the register file, but the input can come either from the register file or from memory, or it can be an immediate value.

In the case of floating-point arithmetic, the input to the ALU can originate from either a 40-bit extended-precision register or a 32-bit memory datum. Registers R0 through R7 store the 40-bit-word result. On the other hand, in integer arithmetic, both input and output are 32-bit numbers, and the output can move to either the lower 32 bits of the R0 through R7 registers or to any other register in the register file.

The single-cycle hardware multiplier has been an integral part of DSPs because any real-time application relies on the fast execution of multiplies. Following the same distinction as in the previous paragraph on the ALU, the multiplier performs both floating-point and integer multiplications. The 32-bit inputs to a floating-point multiplication yield a 40-bit-wide result for storage in one of the extended-precision registers.

In both the ALU and the multiplier the results of the operations are automatically normalized, thus handling any overflows of the mantissa. If there is an exponent overflow, the result is saturated in the direction of overflow and the overflow flag is set. Underflows are handled by setting the result to zero and setting an underflow flag.




Figure 4. The 320C30 central processing unit.

Buses and peripherals. Figure 3 shows that multiple on-chip buses handle program, data, and DMA operations in parallel. The device contains separate address and data buses for these three operations, with the data having two address buses to accommodate the access of multiple operands from the memory in one cycle. Also, separate buses lead to the register file. The rule to remember is that, in one cycle, up to two data memory accesses are permitted for any on-chip memory block. This multiplicity of buses eliminates bottlenecks. The user can maximize the throughput of the device by a judicious combination of the on-chip memory with the two external buses (the primary bus and the expansion bus).

The primary bus contains a 24-bit address bus and a 32bit data bus. Its true space, though, is 16M words minus the on-chip memory and the expansion bus. The primary bus can be placed in high impedance when the device is put on hold. To facilitate its interfacing with slow memories, the 320C30 offers programmable wait states (up to seven) as well as an external ready signal.

The expansion bus contains a 13-bit address bus and a 32-bit data bus. It has two strobes, one for memory and one for I/O accesses. In other words, the memory space of the




Figure 5. Peripheral bus and peripherals.

expansion bus is two segments of 8K words each, one segment mapped as regular memory and the other one mapped as I/O. Like the primary bus, the expansion bus has up to seven software-programmable wait states.

A major innovation in the 320C30—to support systemlevel solutions and to help in adapting the device to changing needs—is the peripheral bus shown in Figures 1 and 5. The peripheral bus supplies a way of expanding or varying the interface with the outside world without changing the core of the device. All of the peripherals attached to this bus are mapped to memory, and they can be replaced by others with a minimal effort if certain applications have different demands.

Currently, we have implemented a DMA controller, two serial ports, and two timers as peripherals. The DMA controller performs reads from and writes to any location in the 320C30 memory map without interfering with the operation of the CPU. The DMA controller contains its own address generators, source and destination address registers, and transfer counter. The two modular and totally independent serial ports are identical with a complementary set of control registers. Each serial port can be configured to transfer 8, 16, 24, or 32 bits of data per word, with each port clock originating either internally or externally. The pins of the serial ports are configurable as generalpurpose I/O pins, while the serial ports can also be configured and used as timers.

The two 320C30 timer modules function as generalpurpose timer/event counters; each have two signaling modes and internal or external clocking. Available to each timer is an I/O pin for use as an input clock to the timer, as an output signal driven by the timer, or as a generalpurpose pin.

Software

The software features of a programmable DSP are probably the most important features because they determine the effectiveness of the implementation. Typically, the user first develops an application on a large computer using a high-level language and, once it is working satisfactorily, ports it to a DSP device. The software features of the 320C30 that we discuss include the integer and floating-point number representations, addressing modes, pipeline effects, and different types of instructions and constructs.

Integer and floating-point formats. A 32-bit, twoscomplement notation represents the integers. In addition to this single-precision format, we have a short format, consisting of 16-bit, twos-complement numbers used only for immediate operands. Every instruction of the 320C30 consists of one 32-bit word.

We use three formats for floating-point numbers: short, single precision, and extended precision. The single-precision, 32-bit-wide format assigns 24 bits to the mantissa and 8 bits to the exponent. The exponent occupies the 8 most significant bits, and it is represented in twos-complement notation, taking values between -128 and 127. The exponent value -128 is the result reserved to represent zero.

The mantissa, placed at the 24 least significant bits of a 32-bit number, is normalized to a number with an absolute value between 1.0 and 2.0. Since the mantissa is represented in a normalized, twos-complement notation, the leftmost bit, which corresponds to the sign, and its adjacent bit will always be the complement of each other. As a result, only the sign bit is represented, with the most significant bit suppressed. In other words, the mantissa contains 24 significant bits plus the sign bit, with the most significant bit implied.

Addressing modes. The 320C30 supports several addressing modes that allow the user to access data from memory, registers, and the instruction word. The basic addressing modes are

- register,
- direct,
- indirect.
- short immediate.
- · long immediate, and
- PC relative.

In register mode the operand is placed into a CPU register that is explicitly specified in an instruction. In direct mode the data memory address is formed by preceding the 16 least significant bits of the instruction word with the 8 least significant bits of the data page pointer. To keep all instructions one word long, we store only the 16 least significant bits from the address in the instruction word; the rest become the data page pointer. This restriction implies that in direct addressing the memory space is segmented into 256 pages of 64K words each.

Table 1. Addressing modes of the 320C30.			
Mode	Example	Operation	Description
Register	ADDF R0,R1		Operand in R0
Direct	ADDF @MEM, R1	Addr = MEM	Operand in MEM
Short immediate	ADDF 3.14,R1		Operand = 3.14
Long immediate	BR LABEL		Branch to LABEL
PC relative	BGE LABEL		Branch to LABEL
Indirect	ADDF * + AR0(di),R1	Addr = AR0 + di	Predisplacement add without modification
Indirect	ADDF * – AR0(di),R1	Addr = AR0 - di	Predisplacement subtract without modification
Indirect	ADDF * + + AR0(di),R1	Addr = AR0 + di AR0 = AR0 + di	Predisplacement add and modify
Indirect	ADDF * AR0(di),R1	Addr = AR0 - di AR0 = AR0 - di	Predisplacement subtract and modify
Indirect	ADDF $*AR0 + + (di), R1$	Addr = AR0 AR0 = AR0 + di	Postdisplacement add and modify
Indirect	ADDF *AR0(di),R1	Addr = AR0 AR0 = AR0 - di	Postdisplacement subtract and modify
Indirect	ADDF * AR0++(di)%,R1	Addr = AR0 AR0 = circ(AR0 + di)	Postdisplacement add and circular modify
Indirect	ADDF *AR0(di)%,R1	Addr = AR0 AR0 = circ(AR0-di)	Postdisplacement subtract and circular modify
Indirect	ADDF *AR0++(IR0)B,R1	Addr = AR0 $AR0 = B(AR0 + IR0)$	Postindex (IR0) add and bit-reversed modify

di is an integer between 0 and 255 or one of the index registers IR0 and IR1.

Indirect addressing, the most versatile of all the modes, specifies the address of an operand in memory through the contents of an auxiliary register. As an option, the contents of the register can be modified by constant displacements or by the contents of the index registers. Table 1 lists all of the addressing modes, with particular emphasis on indirect addressing modes.

An instruction explicitly specifies the auxiliary register used for indirect addressing. The user can modify it by a constant displacement taking values 0 to 255 or by the contents of one of the two index registers IR0 or IR1. The modification can take place before or after accessing the memory. In the case of premodification, the user has the option to change the contents of the auxiliary register either permanently or temporarily. The notation used for such modifications is reminiscent of the C-language syntax.

Two special forms of indirect addressing that are particularly useful are bit-reversed and circular addressing. Bit-reversed addressing is used with the fast Fourier transform to compensate for the fact that normally ordered data at the input of the transform are scrambled at output (bitreversed order). To avoid moving the data around to place them in the proper order, bit-reversed addressing accesses the data in scrambled order for any subsequent operation.

Circular addressing implements circular buffers. Such buffers are very convenient for use in digital-filtering operations. In circular addressing, BK, one of the control registers, specifies the size of the block. Then, when the user modifies the contents of an auxiliary register (pointing within that block) in a circular fashion, the final value is tested to determine if it is still within the block. If it is not, it is wrapped around using modulo arithmetic.

The short-immediate mode encodes immediate, 16-bitlong operands of arithmetic operations. The long-immediate mode encodes program control instructions (branch instructions) for which it is useful to have a 24-bit absolute address contained in the instruction word. Finally, the PCrelative addressing also applies to program control instructions and uses the difference from the present location of the PC counter rather than an absolute address. The last two modes are transparent to the user. The user specifies the branching label wanted, and the assembler assigns the appropriate addressing mode.

Pipeline. To achieve the high throughput of the device, the 320C30 uses a four-phase pipeline with five major functional units operating in parallel. These five units are

instruction fetching,

· instruction decoding and address generation,

· operand reads,

· instruction execution, and

DMA transfer.

Figure 6 shows diagrammatically how the pipeline operates on successive instructions. When the pipeline is full, an instruction completes the execution phase every 60-ns machine cycle.

Occasionally conflicts may arise, as in the case of a loaded auxiliary register that needs to be used for indirect addressing in the next instruction. To handle such cases, we established a priority between the different units, giving DMA the lowest priority. Among the others, an Execute instruction has the highest and a Fetch instruction the lowest priority.

In programming the device, the user does not have to worry about the pipeline conflicts, which do not occur that often anyway. When a conflict does occur, the device automatically inserts the necessary extra cycle(s) to make the instructions behave as expected. In most cases, this arrangement will be sufficient for successful operation. For time-critical operations, though, it may be necessary to remove the extra cycles caused by pipeline conflicts. The user can make this correction by rearranging the instructions of the program. To do so, the user must determine how to identify the locations where insertions occur. For that purpose, the development tools (simulator, emulators) contain a tracing feature that can display the pipeline. In this trace, any conflicts are immediately identified, and then the user can take steps to correct the problem.

Instruction set features. The instruction set of the 320C30 supports both two- and three-operand instructions. In all arithmetic instructions (except Store), the

destination is a register in the register file. The source operands can come from memory or from a register or, in the case of two-operand instructions, can be part of the instruction word.

A unique feature of the 320C30 is the set of instructions in which operations execute in parallel. This construct permits a high degree of concurrency and execution of any arithmetic or logical instruction in parallel with a Store instruction. It also supports parallel multiplies and adds, as well as parallel loading and storing of two registers. Parallel multiply and adds lead to the peak performance of 33 Mflops. Executing the Store instruction at the same time with another arithmetic operation essentially permits this kind of data movement without a penalty. As an example, the following instruction adds the contents of memory pointed to by AR1 (indicated by *AR1) to register R0 (treating them as floating-point numbers) and places the result in register R1. In parallel with that process, the original contents of R1 are stored in the memory location indicated by AR3.

ADDF	*AR1,R0,R1
STF	R1,*AR3

н

When executing a branch instruction, the pipeline must be flushed since the path followed after the branch is data dependent. As a result, a regular branch instruction is more costly than other instructions, taking four cycles to complete. This overhead may be unacceptable in some timecritical applications. To alleviate this problem and to offer more flexibility to the programmer, the 320C30 contains a set of delayed branches that complement the set of standard branches. In a delayed branch, the three instructions following the branch instruction execute whether the branch is taken or not taken. As a result, the delayed branch ends up taking only one cycle to execute. The same approach can be used even when there are less than three such instructions, by adding NOPs (no operations). The branch will still take less than four cycles.

The greatest cost of branching occurs during the execution of loops. In looping, a counter is decremented and compared to zero at the end of the loop. If it is not zero, a branch is taken to the beginning of the loop. The 320C30 offers a special arrangement that implements loops with no




Figure 6. Pipeline of 320C30 instructions.

User-friendly development tools offer extra support: an optimizing C compiler and a DSP operating system.

overhead. The two instructions RPTB (repeat block) and RPTS (repeat single) realize this arrangement. The format of the RPTB instruction is:

RPTB LABEL

(put instructions here)

LABEL (last instruction)

Associated with the repeat-block construct are three of the 12 control registers in the register file. One register indicates the beginning of the block, the second indicates the end of the block, and the third acts as the repeat counter. The assembler automatically assigns values to the first two registers. They contain the address of the instruction immediately below RPTB, and the address of LABEL respectively. Users should initialize the repeat counter before entering the loop. In terms of execution time, this arrangement behaves as if the loop were implemented with straight-line code.

The instruction RPTS has the format

RPTS count

and it repeats the following instruction "count" times. It differs from RPTB in that it

· applies to only one instruction;

• does not refetch the instruction for every execution, but keeps it in the instruction register thus freeing the buses for data transfers, and

· is not interruptible.

Table 2 on the next page is a sample of the instructions available on the 320C30. Although we included a rich set of instructions for both DSP and general-purpose processing, the perceived size of the instruction set is much smaller. The reason is that a symmetry exists between integer and floating-point instructions, between instructions with two or three operands, and between single and parallel instructions. For instance, addition is represented by ADDI, ADDF, or ADDC in the case of adding integers, floating-point numbers, or adding with a carry. The threeoperand instructions have the same form, with a 3 appended at the end (ADDF3). All of the multiplier and ALU operations, and such instructions take the form of the following example:

ADDF3	*AR0,R1,R2
STF	R0,*AR1

н

Furthermore, two loads or two stores can execute in parallel, as is also the case with a multiply and an add or a multiply and a subtract. The design of the instruction set has been guided by a desire to ease programming efforts. The execution results of an instruction are always available for use in the instruction that follows.

Besides the regular arithmetic and logical instructions, the 320C30 includes instructions to handle the software stack, internal and external interrupts, and branches and subroutine calls. Conditional loads and calls make the programming more compact and efficient, while special instructions (called interlocked instructions) can be used in multiprocessor environments.

Development tools and support

The newer DSP devices offer increased processing power that permits the implementation of more complicated and demanding algorithms. However, as the complexity of the algorithm increases, the task of debugging the implementation becomes more difficult. The 320C30 addresses this problem by providing user-friendly development tools and offering extra support in the form of an optimizing C compiler and a DSP operating system.

The assembler translates assembly-language source files into machine-language object files. Source files can contain instructions, assembler directives, and macro directives. Assembler directives control various aspects of the assembly process such as the source-listing format, symbol definition, and method of placing the source code into sections. Macro directives permit a concise representation of groups of instructions that occur frequently.

The linker combines object files into one executable object module. As it creates the executable module, the linker performs relocation operations and resolves external references. The linker accepts relocatable COFF (Common Object File Format) object files, created by the assembler, as input. It can also accept archive library members and output modules created by a previous linker run. Linker directives allow the user to combine object-file sections, bind sections or symbols to specific addresses or within specific portions of 320C30 memory, and define or redefine global symbols. An associated archiver can create macro or object-file libraries.

The software simulator is a very important tool for debugging 320C30 programs. Its interface consists of a screen broken into windows that display the internal registers, the reverse-assembled program, and a versatile window where memory, breakpoints, and a wealth of other information can be displayed. The same interface (modified to accommodate some special features) is also used with the hardware emulator. The major features of the simulator include:

• Simulation of the entire 320C30 instruction set and the

Table 2. Instructions for the 320C30.			
Instruction	Description	Instruction	Description
Load and store			
LDE	Load floating-point exponent	POP	Pop integer from stack
LDF	Load floating-point value	POPF	Pop floating-point value from stack
LDFcond	Load floating-point value conditionally		Push integer on stack
LDI	Load integer	PUSHF	Push floating-point value on stack
LDIcond	Load integer conditionally	STF	Store floating-point value
LDM	Load floating-point mantissa	STI	Store integer
Two-operand in			
ABSF	Absolute value of a floating-point number	NORM	Normalize floating-point value
ABSI	Absolute value of an integer	NOT	Bitwise logical-complement
ADDC †	Add integers with carry	OR †	Bitwise logical-OR
ADDF †	Add floating-point values	RND	Round floating-point value
ADDI †	Add integers	ROL	Rotate left
AND †	Bitwise logical-AND	ROLC	Rotate left through carry
ANDN †	Bitwise logical-AND with complement	ROR	Rotate right
ASH †	Arithmetic shift	RORC	Rotate right through carry
CMPF †	Compare floating-point values	SUBB †	Subtract integers with borrow
CMPI †	Compare integers	SUBC	Subtract integers conditionally
FIX	Convert floating-point value to integer	SUBF	Subtract floating-point values
FLOAT	Convert integer to floating-point value	SUBI	Subtract integer
LSH †	Logical shift	SUBRB	Subtract reverse integer with borrow
MPYF †	Multiply floating-point values	SUBRF	Subtract reverse floating-point valu
MPYI †	Multiply integers	SUBRI	Subtract reverse integer
NEGB	Negate integer with borrow	TSTB †	Test bit fields
NEGF	Negate floating-point value	XOR †	Bitwise exclusive-OR
NEGI	Negate integer		
Program contro Bcond	ol instructions Branch conditionally (standard)	IDLE	Idle until interrupt
BcondD	Branch conditionally (delayed)	NOP	No operation
BR	Branch unconditionally (standard)	RETIcond	
BRD	Branch unconditionally (delayed)	RETScond	Return from interrupt conditionally Return from subroutine conditional
CALL	Call subroutine	RPTB	Repeat block of instructions
CALL CALLcond	Call subroutine conditionally	RPTS	Repeat single instruction
DBcond	Decrement and branch conditionally (standard)	SWI	Software interrupt
DBcondD	Decrement and branch conditionally (delayed)	TRAPcond	Trap conditionally

key peripheral features;

 Command entry from either menu-driven keystrokes (menu mode) or from line commands (line mode);

· Help menus for all screen modes;

• Quick storage and retrieval of simulation parameters

from files to facilitate preparation for individual sessions; • Reverse assembly allowing editing and reassembly of source statements;

· Multiple execution modes;

· Trace expressions that are easy to define;

• Trace execution that can display designated expression values, cache memory, and the instruction pipeline; and

• Breakpoints that can occur on address read, write, or both, on address execute, and on expression valid.

Perhaps the most important trend with the newer DSPs is the availability of high-level-language compilers. The presence of C and Ada compilers in the 320C30 is not an accident since the 320C30 was designed with a compiler in mind. We expect this path to a high-level language to make the porting of application programs from large computers much easier. The algorithm can be developed almost entirely on a large computer and then converted to the 320C30 assembly language by compilation.

The C compiler for the 320C30 has exceptional efficiency,2 which makes a good C program almost as effective as the assembly-language program. The C compiler will be sufficient for most applications. The exception is time-critical applications. In such cases one can use the fact that most DSP algorithms spend the vast majority of the execution time on a small section of the code. (Researchers often mention the 90/10 rule: 90 percent of the time is spent on 10 percent of the code.) Under these circumstances, the user can optimize execution by creating very fast assembly-language routines that implement the time-critical sections, and call them from C as regular C functions. To achieve this, we define the C function interface very precisely so that users can create their own routines. The Ccompiler package comes with a library of general-purpose mathematical, interface, and I/O functions.

Besides this method of optimizing the performance of the C language, two more methods can be used. The first one is based on the fact that the output of the compiler is an assembly-language program. The user can edit this program and optimize it by rearranging the instructions. The second method is to use the "asm" directive supported by the C compiler. The arguments of this directive are passed to the output of the compilation without any alteration so that the user can insert assembly-language instructions into the middle of the C program.

A key part of the 320C30 development environment is Spox, the first real-time operating-system for a single-chip DSP. Spox, developed by Spectron Microsystems, extends the core C language with a library of standard I/O routines and, most importantly, a DSP math package. One of Spox's unique features is that it provides users with software objects that are especially suited for DSP. Some of these objects are vectors, matrices, filters, and streams. The math Perhaps the most important trend with the newer DSPs is the availability of high-levellanguage compilers.

package and these software objects are carefully designed to take full advantage of the capabilities of the 320C30. Spox also supports multitasking, thus allowing the user to easily implement the more complex control structures that are becoming essential for DSP systems.

By providing a complete software development environment that includes compilers and operating systems along with the more-traditional tools such as assemblers and linkers, we allow the user to move from system conception to system implementation in the shortest possible time.

The next level of development tools includes the hardware emulators for debugging target hardware or determining the performance of an algorithm on the 320C30 device itself. The XDS 1000 is a real-time, in-circuit emulator/software development tool based on the 320C30. Besides these tools from Texas Instruments, other companies offer related support, such as the PC-based development board by Atlanta Signal Processors and the development platform of Spectron Microsystems for PCs and Sun workstations.

Applications

Certain features of the 320C30 such as its high speed, versatile architecture, and rich instruction set, make it easy to implement very demanding algorithms. The large memory space makes the device suitable for application areas such as image processing in which memory addressing is one of the prime considerations. And the C compiler makes it easy to construct algorithms with complicated logic.

General DSP algorithms. Almost every DSP application needs to perform some kind of filtering, the first application considered for a DSP device. Digital filters are categorized as FIR (finite-length impulse response) and IIR (infinite impulse response) filters,^{3,4} or, equivalently, as filters that have only zeros or both poles and zeros. Each of these categories can have either fixed or adaptive coefficients.

The 320C30 implements FIR filters very efficiently. For instance, let an FIR filter have an impulse response h[0], $h\{1\}, \ldots, h[N \times 1]$, and let x[n] represent the input of the filter at time n. Then, the following equation gives the output y[n] with the equation:

$$y[n] = h[0] \times x[n] + h[1] \times x[n-1] + \ldots + h[N-1] \times x[n-N+1]$$

```
Typical Calling Sequence:
;
                     ARO
          load
                     AR1
          load
          load
                     RC
                     вк
          load
          CALL
                     FIR
  Data Memory Organization:
.
                  Impulse
                                                Initial
                                                                       Final
                 response
                                              input samples
                                                                    input samples
     100
                                   01 dest
  address
                  h (N-1)
                               1
                                   input
                                            1 \times (n - (N - 1))
                                                                         x (n)
             .
                                                              1
                  h (N-2)
                                                                     v(n-(N-1))
                               !
                                               v(n-(N-2))
                                                                                   :
                   -----
                                                                           _ --- -
                                                                                     Circular
                                                                                      queue
                     .
                    h(1)
                               ł
                                                 x (n-1)
                                                              ł
                                                                       x (n-2)
                                                                                    1
    High
                                   Newest
  address
             1
                    h(0)
                               1
                                   input
                                                   x (n)
                                                              .
                                                                       x (n-1)
                                                                                    1 -
                              -
  The physical address for the start of the input samples must be on a boundary with the LSBs set to zero according to the length of the buffer. The pointer to the input sequence \langle x \rangle is incremented and
  assumed to be moving from an older input to a newer input. At the
end of the subroutine AR1 will be pointing to the position for the
  next input sample.
  Argument Assignments:
:
     Argument | Function
     ARO
                 | Address of h(N-1)
     AR1
                 | Address of x(N-1)
                 ! Length of filter - 2 (N-2)
! Length of filter (N)
     RC
     BK.
  Registers used as input: ARO, AR1, RC, BK
Registers modified: RO, R2, ARO, AR1, RC
Register containing result: RO
2
  Program size: 6 words
  Execution cycles: 11 + (N-1)
:
       .global
                           EIR
                                                      ; initialize RO:
          MPYF3
                     *AR0++(1),*AR1++(1)%,R0 ; h(N-1) * x(n-(N-1)) -> R0
ÉIR
          LDF
                     0.0,R2
                                                      ; initialize R2.
 filter ( 1 <= i < N)
÷
;
          RPTS
                     RC ; setup the repeat single.
*AR0++(1),*AR1++(1)%,RO ; h(N-1-i) * x(n-(N-1-i)) \rightarrow RO
          MPYF3
                     R0, R2, R2
                                                      ; multiply and add operation
: :
          ADDF3
:
          ADDF
                     R0,R2,R0
                                                      ; add last product
:
  return sequence
.
÷
          RETS
                                                      ; return
:
  end
;
     . end
```

Figure 7. FIR filter implementation on the 320C30.

Typical Calling Sequence: ÷ load R2 ARO load AR 1 load load IRO load 181 вк load RC load CALL LIR2 Data Memory Organization: Filter Initial delay Final delay coefficients node values node values 1.00 Nowost addross , a2(0) delay 1 d(0.n) d(0.n-1) h2(0) d(0.n-1) d(0, n-2)rircular 1 ÷ 1 aueue oldest 1 d (0.n-2) d(0.n) a1(0) delav b1 (0) Empty Empty **bO(O)** : d(N-1.n) 1 d(N-1.n-1) . d(N-1.n-1) , . d(N-1.n-2) circular queue 1 a2(N-1) d (N-1, n-2) d(N-1.n) 1 -62 (N~1) Empty Empty a1(N~1) 61 (N-1) High address 60(N~1) The physical address for the start of each circular queue of delay node values must be on a boundary with the LSBs set to zero according to the length of the buffer. The BK (block size) register must contain the

(Continued on page 26)

Figure 8. Implementation of N biquads on the 320C30.

Two features of the 320C30 facilitate the implementation of the FIR filters: parallel multiply/add operations and circular addressing. The first feature permits a multiplication and an addition to execute in one machine cycle, while the second makes a finite buffer of length N sufficient for the data x[n]. Figure 7 shows the arrangement of the data and the assembly code for an FIR filter. Note that the filter takes one cycle of execution per tap.

The transfer function of the IIR filters contains both poles and zeros, and its output depends on both the input and the past output. As a rule, these filters need less computation than a FIR filter of similar frequency response, but they have the drawback of being sensitive to coefficient quantization. Most often, the IIR filters are implemented as a cascade of second-order sections, called biquads. To implement an IIR filter consisting of N biquads, let a1[i], a2[i] be the numerator coefficients of the *i*th biquad and b0[i], b1[i], b2[i] the denominator coefficients of the same biquad. Also, let x[n] be the input and y[n] be the output of the IIR filter. In canonic form, the following C code implements the N biquads:

```
 \begin{array}{l} y[0,n] = x[n]; \\ \text{for } (i=0; \ i<N; \ i++) \{ \\ d[i,n] = a2[i]*d[i,n-2] + a1[i]*d[i,n-1] + y[i-1,n]; \\ y[i,n] = b2[i]*d[i,n-2] + b1[i]*d[i,n-1] + \\ & b0[i]*d[i,n]; \\ \end{array}
```

```
y[n] = y[N-1,n];
```

Figure 8 shows the memory arrangement and the code for this implementation on the 320C30.

In addition to the fixed-coefficient filters, the 320C30 can also implement very effectively adaptive filters (with three cycles per updated tap).

Fourier transforms are another important tool often used in DSP systems. The purpose of the transform is to convert information from the time domain to the frequency do-

```
; value 3. The result y(n) is placed in RO. At the end of the program,
; AR1 points to the new d(0,n-2) so that it is set when the new sample
  comes in.
: Argument Assignments:
    Argument | Function
:
    82
              l Input sample x(n)
              | Address of filter coefficients (a2(0))
    ARO
:
    AR1
              Address of delay node values (d(0,n-2))
:
    BK
              1 BH = 3
    IRO
              I IRO = 4
    IR1
              IR1 = 4*N-4
    RC
              | Number of biguads (N) - 2
;
Registers used as input: R2, AR0, AR1, IR0, IR1, BK, RC
; Registers modified: R0, R1, R2, AR0, AR1, RC
; Register containing result: R0
: Program size: 17 words
Execution cycles: 23 + 6N
1==
    5
        .global LIR2
11R2
        MEVER
                 *AR0, *AR1, R0
*++AR0(1), *AR1--(1)%, R1
                                               ; a2(0) * d(0,n-2) -> R0
        MEYE3
                                               ; b2(0) * d(0,n-2) -> R!
;
        MEVES
                 *++ARO(1), *AR1, RO
                                               ; a1(0) * d(0,n-1) -> R0
1.1
        ADDE 3
                 RO, R2, R2
                                                ; first sum term of d(0,n).
٤.
        MPYE3
                 *++ARO(1), *AR1--(1)%, RO
                                               : b1(0) * d(0.n-1) -> R0
                 R0, R2, R2
1.1
        ADDF 3
                                               : second sum term of d(0.n).
4
                 *++ARO(1), R2, R2
R2, *AR1--(1)%
        MPYF3
                                                ; b0(0) * d(0,n) -> R2
         STF
                                                ; store d(0,n); point to
                                                   d(0,n-2).
1
ŧ
    RPTR
           1.005
                                                : loop for 1 \le i \le N
;
                 *++AR0(1), *++AR1(IR0), R0
                                              ; a2(i) * d(i,n-2) -> R0
        MPYE3
        ADDF 3
                 R0,R2,R2
                                                : first sum term of y(i-1,n)
:
        MPYE3
                 *++ARO(1), *AR1--(1)%, R1
                                               ; b2(i) * d(i,n-2) -> R1
1.1
        ADDF3
                 R1, R2, R2
                                               ; second sum term of y(i-1,n)
:
        MEYES
                 *++ARO(1), *AR1, RO
                                                ; a1(i) * d(i,n-1) -> R0
        ADDF 3
                 R0, R2, R2
                                                ; first sum term of d(i,n).
;
        MPYF3
                 *++AR0(1), *AR1--(1)%, R0
R0, R2, R2
                                                ; b1(i) * d(i,n-1) -> RO
                                                ; second sum term of d(i,n).
1.1
        ADDE3
÷
                                               ; store d(i,n); point to
        STF
                 R2, *AR1--(1)%
                                                    d(i,n-2).
:
LOOP
        MPYF3
                 *++ARO(1), R2, R2
                                                ; b0(i) * d(i,n) -> R2
2
: final summation
;
                                               ; first sum term of y(N-1,n)
        ADDF
                 RO,R2
        ADDEG
                 R1, R2, R0
                                                ; second sum term of y(N-1.n)
:
        NOP
                 *AR1--(IR1)
                                               ; return to first biquad
        NOP
                 *AR1--(1)%
                                                ; point to d(0,n-1)
.
  return sequence
2
:
        RETS
                                                : return
÷
  end
$
    .end
```

Figure 8 (cont'd.)

The TMS320C30 Floating-Point Digital Signal Processor

main. Computationally efficient implementation of Fourier transforms are known as the fast Fourier transform (FFT). ³⁻⁵ Table 3 shows the timing for different FFTs on the 320C30. The code for these FFTs, as well as the routines listed in Table 4, appear in the *TMS320C30 User's Guide*.⁶

The 320C30 has many features that make it well suited for FFTs, such as the high speed of the device, the floatingpoint capability, the block-repeat construct, and the bitreversed addressing mode. For instance, the FFT shown in Figure 9 on the next page can be implemented in code that can be entirely contained in the 64-word cache of the 320C30.⁷

Telecommunications and speech. Telecommunications and speech applications have many requirements in common with other DSP applications, but they also have some special needs. For instance, telecommunications applications interfacing to T1 carriers sometimes need to convert between a linear signal and one compressed by μ law or A-law formats. Such a conversion can be realized with hardware by adding a peripheral to the DSP peripheral bus. This is the approach taken in some members of the TMS320 first generation of devices. An alternative way is to do the same function with software.

In speech applications, digital filters are often implemented in lattice form. Depending on the application, both FIR and IIR filters are realized this way, although sometimes the terminology lattice filter and inverse lattice filter is used respectively.

Graphics and image processing. In graphics and image processing applications DSPs perform operations on two-dimensional signals, and matrix arithmetic takes on particular significance. In the 320C30 matrix arithmetic can be decomposed into a series of dot products, which can be very effectively implemented using constructs similar to the FIR filter implementation discussed earlier. Additionally, the large memory space of the 320C30 allows processing of large segments of data at a time.

Benchmarks. We have implemented several generalpurpose and applications-oriented routines for the 320C30 and include these in the *User's Guide*.⁶ Table 4 lists some of these routines with the necessary cycles and the memory requirements for the program.

he last five years have seen a tremendous growth in the utility of digital signal processors. This growth has been fueled, at least in part, by the ever-increasing level of performance and ease of use of general-purpose DSPs. The TMS320C30 represents the newest generation of DSPs. But, the end of this trend is not yet in sight. Rather, we expect the trend of higher levels of performance and greater ease of use to continue. For DSPs, the next five years look bright indeed.

Table 3. Timing of an FFT on the 320C30.			
Number of points	Radix-2 (complex)	Radix-4 (complex)	Radix-2 (real)
FFT timing (ms)		
64	0.167	0.123	0.075
128	0.367		0.162
256	0.801	0.624	0.354
512	1.740	_	0.771
1,024	3.750	3.040	1.670
Code size			
(Words)	55	176	86

The code size does not include the sine/ cosine tables. The timing does not include bit reversal or data I/O.

Table 4. Program memory and timing requirements for 320C30 routines.

		Cycles
	*** *	(best case/
Application	Words	worst case)
Inverse of a floating-point		
number	31	31
Integer division	27	27/58
Double-precision integer		
multiplication	24	20/24
Square root	32	35
Dot product of two vectors	10	8 + (N - 1)
Matrix times vector		
operation	10	2 + R(C + 9)
FIR filter	5	7 + (N - 1)
IIR filter (one biquad)	7	7
IIR filter $(N > 1 \text{ biquads})$	16	19 + 6N
LMS adaptive filter	9	8 + 3(N - 1)
LPC lattice filter	11	9 + 5(P - 1)
Inverse LPC lattice filter	9	9 + 3(P - 1)
μ -law compression	16	16
μ -law expansion	13	11/16
A-law compression	18	18
A-law expansion	15	14/21
N = length of appropria		r
P = length of lattice filt		
R = number of rows of		
C = number of columns	s of a ma	atrix

GENERIC PROGRAM TO DO A LOOPED-CODE RADIX-2 FFT COMPUTATION IN 320C30. : . THE PROGRAM IS ADAPTED FROM THE FORTRAN PROGRAM IN PAGE 111 OF : REFERENCE [5] AUTHOR: PANOS E. PAPAMICHALIS TEXAS INSTRUMENTS JULY 16, 1987 ; FFT SIZE GLOBL N ; L0G2 (N) - GLOBL м ; ADDRESS OF SINE TABLE . GLOBL SINE ; MEMORY WITH INPUT/OUTPUT DATA . BSS INP,1024 .TEXT INITIALIZE : FFT ; STARTING LOCATION OF THE PROGRAM WORD . SPACE 100 ; RESERVE 100 WORDS FOR VECTORS, ETC. FFTSIZ . WORD N LOGFFT . WORD M SINTAB . WORD SINE INPUT WORD TNE FFT: I DP FFTSIZ : COMMAND TO LOAD DATA PAGE POINTER @FFTSIZ,IR1 I DI ; IR1=N/4, POINTER FOR SIN/COS TABLE I SH -2.181 LDI ; AR6 HOLDS THE CURRENT STAGE NUMBER O.ARA @FFTSIZ, IRO LDI LSH 1, IRO : IRO=2*N1 (BECAUSE OF REAL/IMAG) LDI @FFTSIZ.R7 R7=N2 INITIALIZE REPEAT COUNTER OF FIRST LOOP LDI 1, AR7 LDI 1, AR5 INITIALIZE IE INDEX (ARS=IE) OUTER LOOP LCOP: NOP *++AR5(1) ; CURRENT FFT STAGE LDI @INPUT, ARC ; ARO POINTS TO X(I) ADDI R7, AEO, AR. AN7, RC ; AR2 POINTS TO X(L) I DT 1.80 SUBI ; RC SHOULD BE ONE LESS THAN DESIRED # : BUTTERFLY WITHOUT TWIDDLE FACTORS RPTB BLK1 ADDF *ARO,*AR2,RO ; R0=X(I)+X(L) SUBF *AR2++,*AR0++,R1 ; R1=X(I)-X(L) *AR2,*AR0,R2 *AR2,*AR0,R3 ADDF ; R2=Y(I)+Y(L) SUBE ; R3=Y(I)-Y(L) STE R2,*AR0---; Y(I)=R2 AND.. R3,*AR2---; Y(L)=R3 1.1 STE BLK1 STF R0, *AR0++(IR0) ; X(I)=RO AND... : X(L)=R1 AND AR0,2 = AR0,2 + 2*N1 STF R1.*AR2++(IR0) ; IF THIS IS THE LAST STAGE, YOU ARE DONE CMPI @LOGFFT,AR6 BZD END ; MAIN INNER LOOP LDI 2.AR1 ; INIT LOOP COUNTER FOR INNER LOOP ; INITIALIZE IA INDEX (AR4=IA) **@SINTAB, AR4** LDI INLOF: ADDI AR5,AR4 ; IA=IA+IE; AR4 POINTS TO COSINE AR1,AR0 2.AR1 LDI ADD I ; INCREMENT INNER LOOP COUNTER GINPUT, ARO (X(I),Y(I)) POINTER ADDI : R7, AR0, AR2 ; (X(L),Y(L)) FOINTER ADDI AR7,RC LDI 1,RC ; RC SHOULD BE ONE LESS THAN DESIRED # SUBI LDF *AR4 . R6 ; R6=SIN ; GENERAL BUTTERFLY RPTB BLK2 SUBF *AR2,*AR0,R2 ; R2=X(I)-X(L) *+AR2,*+AR0,R1 ; R1=Y(I)-Y(L) SUBF MPYF R2,R6,R0 ; RO=R2*SIN AND... *+AR2,*+AR0,R3 11 ADDF R3=Y(1)+Y(1)MPYE R1,*+AR4(IR1),R3 : R3=R1+COS AND...

Figure 9. Example of a radix-2, decimation-in-frequency FFT.

The TMS320C30 Floating-Point Digital Signal Processor

11	STF	R3,*+AR0	: Y(I)=Y(I)+Y(L)
	SUBF	R0,R3,R4	R4=R1*COS-R2*SIN
	MPYF	R1.R6.R0	R0≖R1*SIN AND
11	ADDF	*AR2,*AR0,R3	: R3=X(I)+X(L)
	MPYF	R2,*+AR4(IR1),R3	: R3=R2*CDS AND
11	STF	R3, #AR0++(IR0)	: X(I)=X(I)+X(L) AND ARO=ARO+2*N1
	ADDF	R0,R3,R5	1 R5=R2*COS+R1*SIN
BLK2	STF	R5,*AR2++(IRO)	X(L)=R2*COS+R1*SIN, INCR AR2
AND		•	· · · · · · · ·
11	STF	R4,*+AR2	; Y(L)≖R1*COS-R2*SIN
	CMPI	R7, AR1	
	BNE	INLOF	; LOOP BACK TO THE INNER LOOF
	LSH	1,AR7	: INCREMENT LOOP COUNTER FOR NEXT TIME
	LSH	1,AR5	. IE=2*IE
	LDI	RŻ,IRO	; N1=N2
	LSH	-1,R7	N2=N2/2
	BR	LOOP	: NEXT FFT STAGE
END	NOP		• • • • • • • • • • • • • • • • • • • •
	. END		

Figure 9 (cont'd.)

References

- K.-S. Lin, G.A. Frantz, and R. Simar, "The TMS320 Family of Digital Signal Processors," *Proc. IEEE*, Vol. 75, No. 9, Sept. 1987, pp. 1143-1159.
- R. Simar and A. Davis, "The Application of High-Level Languages to Single-Chip Digital Signal Processors," Proc. 1988 Int'I. Conf. Acoustics, Speech, and Signal Processing, Apr. 1988, pp. 1678-1681.
- 3. A. Oppenheim and R. Schafer, *Digital Signal Processing*, Prentice Hall, Englewood Cliffs, N.J., 1975, 585 pp.
- 4. L. Rabiner and B. Gold, *Theory and Application of Digital* Signal Processing, Prentice Hall, 1975, 762 pp.
- C.S. Burrus and T.W. Parks, DFT/FFT and Convolution Algorithms, John Wiley & Sons, New York, 1985, 232 pp.
- TMS320C30 User's Guide, Texas Instruments, Dallas, Tex., 1988.
- P. Papamichalis, "FFT Implementation on the TMS320C30," Proc. 1988 Int'l. Conf. on Acoustics, Speech, and Signal Processing, Apr. 1988, pp. 1399-1402.



Panos Papamichalis is a senior member of the technical staff and a section manager in the Texas Instruments DSP Applications Group. He is also an adjunct professor for the Electrical and Computer Engineering Department at Rice University in Houston. Author of *Practical Approaches to Speech Coding*, his interests include digital signal processing with applications to speech processing and telecommunications.

Papamichalis received his engineering degree from the School of Mechanical and Electrical Engineering, National Technical University of Athens. His MS and PhD degrees in electrical engineering come from the Georgia Institute of Technology in Atlanta. He is a member of the Institute of Electrical and Electronics Engineers and Sigma Xi.



Ray Simar, Jr. is a group member of the TI Semiconductor technical staff and the principal architect and program manager of the TMS320C30. He has supported the TMS320 family of digital signal processors.

Simar holds a BS degree in bioengineering from Texas A&M University, College Station, and an MSEE from Rice University. He is a member of Tau Beta Pi, Phi Eta Sigma, and Phi Kappa Phi.

Questions concerning this article can be directed to Panos Papamichalis, Texas Instruments, Inc., PO Box 1443, M/S 701, Houston, TX 77251-1443.

The TMS320C30 Floating-Point Digital Signal Processor

Part II. Digital Signal Processing Routines

- 4. An Implementation of FFT, DCT, and Other Transforms on the TMS320C30 (Panos Papamichalis)
- 5. Doublelength Floating-Point Arithmetic on the TMS320C30 (Al Lovrich)
- 6. An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30 (William Hohl)
- 7. An Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30 (Sen Kuo and Chein Chen)
- 8. A Collection of Functions for the TMS320C30 (Gary Sitton)



An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Panos Papamichalis

Digital Signal Processor Products—Semiconductor Group Texas Instruments

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

54

This report describes the implementation of several Fast Fourier Transforms (FFTs) and related algorithms on the TMS320C30. The TMS320C30 is the first device in the third generation of 32-bit floating-point Digital Signal Processors (DSPs) in the Texas Instruments TMS320 family. The algorithms considered here are the complex radix-2 FFT, the complex radix-4 FFT, the real-valued radix-2 FFT (both forward and inverse transforms), the Discrete Hartley Transform (DHT), and the Discrete Cosine Transform (DCT). These transforms have many applications, such as in image processing, sonar, and radar.

The introduction briefly describes transforms and their implementation on the TMS320 family of processors. Next, the different kinds of FFTs (including the real FFT), the closely-related Hartley transform, and the Cosine transform are described and compared. This is followed by a description of the TMS320C30 features that permit efficient implementations of these algorithms. Then, specific implementations, transforms, and TMS320C30 C Compiler facts are outlined. Finally, the report discusses some implementation issues, and the appendices list actual TMS320C30 code for performing transforms.

The powerful architecture and instruction set of the TMS320C30 permit flexible and compact coding of the algorithms in assembly language while preserving close correspondence to a high-level language implementation. The efficiency of the architecture and the speed of the device make faster realization of real and complex transforms possible. With the availability of a C compiler, these routines can be put in C-callable form and used as faster versions of FFT C functions.

Introduction

The Fast Fourier Transform (FFT) is an important tool used in Digital Signal Processing (DSP) applications. Its development by Cooley and Tuckey gave impetus to the establishment of DSP as an independent discipline. The well-structured form of the FFT has also made it one of the benchmarks in assessing the performance of number-crunching devices and systems.

In recent years, because of the popularity of this signal-processing tool, there have been efforts to improve its performance by advances both at the algorithmic level and in hardware implementation. Researchers have been developing efficient algorithms to increase the execution speed of FFTs while keeping requirements for memory size low. On the other hand, developers of VLSI systems are including features in their designs that improve system performance for applications requiring FFTs. In particular, singlechip programmable DSP devices, currently available or under development, can realize FFTs with speeds that allow the implementation of very complex systems in realtime. The Texas Instruments TMS320 family consists of five generations of programmable digital signal processors. The TMS32010 introduced the first generation, which today encompasses more than twelve devices with various speeds, interfacing capabilities, and price/performance combinations. FFT implementations on the TMS32010 can be found in the appendix of the book by Burrus and Parks [1].

The second-generation TMS320 devices (the TMS32020, the TMS320C25, and their spinoffs) enhanced the architecture and speed capabilities of the first generation. Examples of FFT programs implemented on the TMS32020 can be found in an application report in the book *Digital Signal Processing Applications with the TMS320 Family* [2]. Such programs are easily extended to the TMS320C25 because of the code compatibility between devices.

The architectural and speed improvements on the processors from one generation to the next have made the FFT computation faster and the programming easier. These advantages have reached a new high level in the third generation. The TMS320C30 is the first device in the third generation, and this report examines implementation of the FFT algorithms on it. The fourth generation (TMS320C4x) is a new set of floating-point devices, while the fifth generation (TMS320C5x) is a continuation of the fixed-point devices. Since software compatibility is maintained within the fixed-point and the floating-point devices, the existing FFT implementations will also be applicable to these new generations.

The Fourier Transform of an analog signal x(t), given as

$$X(\omega) = \int_{-\infty}^{\infty} x(t) \ e^{-j\omega t} dt \tag{1}$$

determines the frequency content of the signal x(t). In other words, for every frequency, the Fourier transform $X(\omega)$ determines the contribution of a sinusoid of that frequency in the composition of the signal x(t). For computations on a digital computer, the signal x(t) is sampled at discrete-time instants. If the input signal is digitized, a sequence of numbers x(n) is available instead of the continuous-time signal x(t). Then, the Fourier transform takes the form

$$X(e^{j\omega}) = \sum_{n=-\infty}^{\infty} x(n) e^{-j\omega n}$$
(2)

The resulting transform $X(e^{j\omega})$ is a periodic function of ω , and it needs to be computed for only one period. The actual computation of the Fourier transform of a stream of data presents difficulties because $X(e^{j\omega})$ is a continuous function in ω . Since the transform must be computed at discrete points, the properties of the Fourier transform led to the definition of the *Discrete Fourier Transform* (DFT), given by

. .

$$X(k) = \sum_{n=0}^{N-1} x(n) e^{-\frac{j2\pi kn}{N}}$$
(3)

When x(n) consists of N points x(0), x(1), ..., x(N-1), the frequency-domain representation is given by the set of N points X(k), $k=0,1,\ldots,N-1$. Equation (3) is often written in the form

$$X(k) = \sum_{n=0}^{N-1} x(n) W_{N}^{nk}$$
(4)

where $W_N^{nk} = e - j 2\pi nk / N$. The factor W_N is sometimes referred to as the *twiddle factor*. A detailed description of the DFT can be found in references [1,3,4]. The computational requirements of the DFT increase rapidly with increasing block size N, having an impact on the real-time system performance. This problem was alleviated with the development of special fast algorithms, collectively known as Fast Fourier Transform (FFT). With an FFT, the computational burden increases much less rapidly with N, and for any given N, the FFT computational load, measured in terms of required multiplications and additions, is smaller than a brute-force computation of the DFT.

The definition of the FFT is identical to the DFT: only the method of computation differs. To achieve the efficiency of an FFT, it is important that N be a highly composite number. Typically, the length N of the FFT is a power of 2: $N = 2^M$, and the whole algorithm breaks down into a repeated application of an elementary transform known as a *butterfly*. If N is not a power of 2, the sequence x(n) is appended with enough zeroes to make the total length a power of 2. Again, references [1,3,4] contain a detailed development of the FFT. Reference [2] also discusses the same topic.

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Different Forms of the FFT

Over the years, researchers have developed different forms of FFT for more efficient computation. Special cases, such as those in which the input is a sequence of real numbers, have been investigated, and even more sophisticated algorithms have been developed. The general form of the FFT *butterfly* is given in Figure 1.




Figure 1. Radix-2 Butterfly for Decimation in Time

If the inputs to the butterfly are the two complex numbers P and Q, the outputs will be the complex numbers P' and Q', such that

$$P' = P + Q W_N^k \tag{5}$$


and


$$Q' = P - Q W_N^k \tag{6}$$

The quantities P, Q, and P', Q' represent different points in the array being transformed, and they may or may not occupy adjacent locations in that array. In an in-place computation, the result P' will overwrite P, and Q' will overwrite Q. W_{k}^{k} represents again

the twiddle factor, and its exponent is determined by the location of the corresponding butterfly in the FFT algorithm.

Figure 2 shows an alternate form of the same FFT butterfly.





An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

58

Although the notation is now less descriptive, it creates a clearer picture when several butterflies are put together to form an FFT. Using the first notation, Figure 3 is the flowgraph of an 8-point FFT example.




Figure 3. Example of 8-Point FFT with Decimation in Time.

Note that the input sequence x(n) is in the correct order, while the output X(k) is scrambled. Actually, this scrambling occurs in a very systematic way, called bit-reversed order: If you express the indices of a scrambled sequence in binary and you reverse this number, the result is the order that this particular point occupies. For instance, X(3) occupies the sixth position in the output (when counting from the zero position). In binary form, $3_{10} = 011_2$, and if bit-reversed, you get $110_2 = 6_{10}$, which is the position that X(3) occupies. It turns out that the third position is occupied by X(6), and to restore the correct order at the output, you need only to swap these two numbers.

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

59

The same procedure can be repeated with all the scrambled numbers not occupying the position that their index suggests. If the input sequence x(n) is rearranged to appear in bit-reversed form, the output X(k) appears in the correct order, as shown in Figure 4.




Figure 4. Alternate Form of 8-Point FFT with Decimation in Time. The Input Is in Bit-Reversed Order and the Output Is in the Correct Order.

Since the only difference between Figures 3 and 4 is a rearrangement of the butterflies, the computational load and the final results are identical. In terms of implementation, this rearrangement means that the nesting of the two innermost loops in the FFT routine is interchanged.

The butterflies and the FFT configurations presented thus far implement the FFT with a *decimation in time*. This terminology essentially describes a way of grouping the terms of the DFT definition; see Equation (3). An alternative way of grouping the DFT terms together is called *decimation in frequency*. Figures 5 and 6 show the same example of an 8-point FFT: Figure 5 with the input in correct order and the output in bit-reversed order, and Figure 6 vice-versa, and using the decimation in frequency (DIF).




Figure 5. Example of an 8-Point FFT with Decimation in Frequency.




Figure 6. Alternate Form of 8-Point FFT with Decimation in Frequency. The Input Is in Bit-Reversed Order and the Output Is in the Correct Order

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

61

Pictorially, the difference between decimation in time and decimation in frequency is that the twiddle factor appears at the input of the butterfly in the first, and at the output in the second. Otherwise, the two methods are identical in terms of results. However, depending on what is the most convenient order of getting the twiddle factors and where the longest-span butterfly appears, you may prefer one method over the other.

The butterfly shown in Figure 1 (or Figure 2) is the smallest element in a radix-2 FFT. The radix of the FFT represents the number of inputs that are combined in a butterfly. The Fast Fourier Transform is usually explained around the radix-2 algorithm for conceptual simplicity. If, however, higher-order radices are used, more computational savings can be achieved. These savings increase with the radix, but there is very little improvement above radix 4. That's why the radix-2 and radix-4 FFTs are the most commonly used algorithms.

In radix-4 FFT, each butterfly has 4 inputs and 4 outputs, essentially combining two stages of a radix-2 algorithm in one. Figure 7 shows this combination graphically.




Figure 7. Butterfly for Radix-4, Decimation-in-Time FFT.

Although four radix-2 butterflies are combined into one radix-4 butterfly, the computational load of the latter is less than four times the load of a radix-2 butterfly. Examples of radix-4, 16-point FFTs are shown in Figures 8 and 9 for decimation in time and decimation in frequency, respectively.




Figure 8. Example of a 16-Point, Radix-4, Decimation-in-Time FFT.

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

63




Figure 9. Example of a 16-Point, Radix-4, Decimation-in-Frequency FFT.

These configurations take the incoming sequence in order and produce the frequencydomain result in digit-reversed form. It is a simple matter to rearrange the FFT and have the input in digit-reversed form and the output in order.

Digit reversal is similar to bit reversal, except that the number whose digits are reversed is written in base 4 (equal to the radix) rather than base 2. For example, the output value X(14) in a 16-point, radix-4 FFT occupies position eleven (again starting from zero) because $14_{10} = 32_4$ and, reversing the digits of the number, $23_4 = 11_{10}$. To restore the output to the correct order, the contents of locations with digit-reversed indices should be swapped. However, since the TMS320C30 has a special bit-reversed addressing mode, it is desirable to have the output of the radix-4 computation in bit-reversed rather than digit-reversed form. This is accomplished quite simply if, in each radix-4 butterfly, the two middle output legs are interchanged. That is, whenever the output of the butterfly is the four numbers A', B', C', and D', instead of storing them in that order, store them in the order A', C', B', and D', as shown in Figure 10.




Figure 10. Radix-4 Butterflies. (a) Regularly-Ordered Output, (b) Bit-Reversed Output.

References [5, 6] explain why this simple rearrangement puts the result in bit-reversed order.

Features of the TMS320C30

The TMS320C30 is the first device introduced in the third generation of the TMS320 Digital Signal Processors [7,8]. It has many architectural features that permit very efficient implementation of algorithms. Some of those features pertinent to the FFT implementation are discussed in this section.

The two most salient characteristics of the TMS320C30 device are its high speed (60-ns cycle time) and floating-point arithmetic. The higher speed makes the implementation of real-time application easier than in earlier processors, even when the other architectural advantages are not considered. Each instruction executes in a single cycle under mild pipeline restrictions. The device automatically takes care of any potential conflicts. The pipeline should be observed closely (e.g., using the trace capability of the simulator) only if code optimization for speed is required.

The floating-point capability permits the handling of numbers of high dynamic range without concern for overflows. In FFT programs, in particular, the computed values tend to increase from one stage to the next, as discussed in reference [2]. Then, the fixed-point arithmetic will cause overflows if the incoming numbers are large enough and no provisions are made for scaling. All these considerations are eliminated with the floating-point capability of the TMS320C30. The TMS320C30 performs floating-point arithmetic with the same speed as any fixed point operation; no performance is sacrificed for this feature.

There are eight extended-precision registers, R0–R7, that can be used as accumulators or general-purpose registers, and eight auxiliary registers, AR0–AR7, for addressing and integer arithmetic. For many applications, these registers are sufficient for temporary storage of values, and there is no need to use memory locations. This is the case with the radix-2 FFT algorithm, where no locations are required other than those for the transformation of incoming data to be transformed. Also, arithmetic using these registers greatly increases the programming efficiency. The two index registers, IR0 and IR1, are used for indexing the contents of the auxiliary registers AR0–AR7, thus making the access of the butterfly legs and the twiddle factors easy.

A powerful structure in the TMS320C30 is the block-repeat capability that has the form

RPTB LABEL put instructions here LABEL last instruction

Whatever occurs after the RPTB instruction and up to the LABEL is repeated one time more than the number included in the repeat counter register, RC. The RC register must be initialized before entering the block-repeat construct. The net effect is that the repeated code behaves as if it were straight-line coded (no penalty for looping), with program size equal to the one in looped code. In this way, the FFT butterfly, being the core of the program, can be implemented in a block-repeat form, thereby saving execution time while preserving the clarity of the program and conserving program space.

A bit-reversed addressing mode is available to eliminate the need for swapping memory locations at the beginning or the end of the FFT (depending on the FFT type). When you use this addressing mode, you access a sequence of data points in bit-reversed order rather than sequentially, and you can recover the points in the correct order during retrieval of the data instead of spending extra cycles to accomplish it in software.

Implementation of Radix-2 and Radix-4 Complex FFTs

Because of the powerful architecture and the instruction set of the TMS320C30, the assembly language program follows closely the flow of a high-level language program; this makes it easy to read and debug. It also keeps the size of the program small and reduces the requirements for program memory. Appendix A presents an example of code for a Radix-2 complex FFT, while Appendix B is a radix-4 complex FFT. The program memory requirements for these programs (as well as others to be discussed later) are given in Table 1.

Table 1. Program Memory Requirements for the Core of the FFT and Hartley Transforms

Routine Type	Program Size			
Radix-2, complex FFT	50 words			
Radix-4, complex FFT	170 words			
Radix-2, real FFT	68 words			
Radix-2, real inverse FFT	76 words			
Hartley transform	71 words			

The numbers in the table correspond only to the core program and do not include the sine/cosine tables for the twiddle factors, any input/output, or any bit-reversing operations. Note also that they are independent of the FFT data size.

The data memory requirements are, of course, dependent on the FFT size. The maximum length of a complex, radix-2 FFT that can be implemented entirely on the internal memory of the TMS320C30 is 1024 points. In the present implementation, the 1024-point radix-4 FFT requires a few more locations (about 7) than are available on-chip.

The code (provided in the appendices) has been written to be independent of the FFT length. The length N, together with the sine/cosine tables for the twiddle factors, should be provided separately to maintain the generic nature of the core FFT program. An example of a file with the sine/cosine tables for a 64-point FFT is given in the Appendix F. Note that the FFT size and the number of stages are declared .global in both files (i.e., the main routine and the file with the table) so that the core program gets the actual values during linking.

To reduce the storage requirements of a sine/cosine table, a full sine and a cosine cycle are overlapped. The table stores 5/4 of a full sine wave, with the cosine table starting with a phase delay of 1/4 cycle from the sine table. This table size is larger than actually needed, and it is selected merely for testing convenience of the algorithms. The minimum table size for a radix-2 complex FFT includes 1/2 of a full sine wave, and 1/2 of a full cosine wave. If these two half waves are combined using the above quarter-cycle phase delay, the minimum table size for this kind of FFT is 3/4 of a full sine wave. For instance, for a 1024-point FFT, the table can be the first 768 points of a sine wave, where a full cycle would be 1024 points. In the case of a radix-4 complex FFT, the minimum table size should include 3/4 of a sine and 3/4 of a cosine wave. Overlapping these requirements, we get the minimum table size of a radix-4 algorithm to be one full sine wave.

An example of a linking file is also included in Appendix F to show how the different segments are assigned. For a complete description of the assembler and linker, consult the corresponding manual [6]. The timing of the FFT routines was done using the cycle-counting capability of the TMS320C30 simulator. For the conversion of the number of cycles into seconds, a cycle time of 60 ns was used. The timing refers only to the core FFT computation, ignoring read-in and write-out requirements, since such requirements are application-dependent. Also, no bit reversal is counted (although it may be included in the program), since it is performed as part of the read-in or read-out. Table 2 gives the timing for the different FFT routines and for the Hartley transform.

Transform Size	Radix-2 Complex FFT	Radix-4 Complex FFT	Radix-2 Real FFT	Radix-2 Real Inverse FFT	Hartley Transform
64	0.165	0.123	0.077	0.085	0.081
128	0.370	_	0.174	0.193	.0.181
256	0.816	0.624	0.387	0.434	0.403
512	512 1.784 — 0.857		0.857	0.964	1.132
1024	3.873	3.040	1.879	2.124	2.430
1024	2.366				

Table 2. FFT Timing in Milliseconds

For the complex FFTs, the radix-4 algorithm reduces the execution time by 20-25% compared to radix-2, depending on the FFT size. The last entry in this table represents the timing of the radix-2, DIT routine generated at the University of Erlangen [18] and given in Appendix A. These numbers are typically used for benchmarking.

Implementation of Real FFT

The development of FFT algorithms is centered mostly around the assumption that the input sequence consists of complex numbers (as does the output). This assumption guarantees the generality of the algorithm. However, in a large number of actual applications, the input is a sequence of real numbers. If this condition is taken into consideration, additional computational savings can be achieved because the FFT of a real sequence demonstrates the following symmetries: Assuming that the FFT output X(k) is complex,

$$X(k) = R(k) + j I(k)$$
 (7)

and that the sequence has length N, R(k) and I(k) should satisfy the following relations:

$$R(k) = R(N-k), k = 1, ..., N/2-1$$
 (8)

$$I(k) = -I(N-k), \ k = 1, \ \dots, \ N/2 - 1 \tag{9}$$

I(0) = I(N/2) = 0.(10)

In other words, the real part of the transform is symmetric around zero frequency, while the imaginary part is antisymmetric. Similar conditions hold if the transform is expressed in terms of magnitude and phase.

The savings are due to the fact that not all points need to be computed. Since the not-computed points do not need to be saved either, there are also storage savings. An efficient algorithm for real-valued FFTs is described in [10]. This algorithm was implemented in the present study in such a way that, given the sequence of N real numbers $x(0), x(1), \ldots, x(N-1)$, the resulting FFT, consisting of complex numbers, is stored as $R(0), R(1), \ldots, R(N/2), I(N/2-1), I(N/2-2), \ldots, I(1). R(k)$ and I(k) represent the real and imaginary parts of the complex number X(k). Figure 11 shows the memory arrangement for the FFT. Note that the input to the real FFT should be bit-reversed, but the bit reversal can be done as the data is brought in. With this arrangement, an N-point FFT uses exactly N memory locations. If the full array X(k) is needed, the following relations should be used:

$$X(0) = R(0)$$
(11)

$$X(k) - R(k) + f I(k), K = 1, \dots, N/2 - 1$$

$$X(N/2) = R(N/2)$$
(12)
(13)

$$X(k) = R(N-k) - j I(N-k), k = N/2+1, \dots, N-1$$
 (14)




Figure 11. Memory Arrangement of a Real FFT.

It is expected that, in most signal processing applications, there will be no need to reconstruct the full X(k) array and that the output shown in Figure 11 will be sufficient for any further processing.

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Appendix C contains TMS320C30 routines implementing a radix-2 real FFT and its inverse. The implementation of the forward transformation is based on the FORTRAN programs contained in [10]. The inverse transformation assumes that the input data are given in the order presented at the output of the forward transformation and produces a time signal in the proper order (i.e., bit-reversing takes place at the end of the program). Viewed another way, the inverse real FFT operates as shown in Figure 11 but with the arrows reversed (and inverse FFT taking the place of the FFT).

The timing for the real-valued FFT (both forward and inverse) is included in Table 2, and the corresponding program sizes are shown in Table 1. As you can see, the real-valued FFT is considerably faster than the corresponding complex FFT because not all the computations need be performed. Furthermore, there are data storage savings because only half the values must be stored. As a result, the maximum length of real-valued FFT that can be implemented on the TMS320C30 without using any external memory is 2048 points. Of course, if all the values are needed, they can be recovered using the symmetry conditions mentioned earlier. To achieve the efficiencies of real FFT and not use any extra memory locations during the computation, the decimation-in-time method is applied [10]. Decimation in time requires the bit-reversal operation in the forward transform to be performed at the beginning of the program rather than at the end. The reverse is true for bit-reversing in the inverse transform.

The Discrete Hartley Transform

Another transform that has attracted attention recently is the Discrete Hartley Transform (DHT)[11, 12]. The DHT is applicable to real-valued signals and is closely related to the real-valued FFT. Comparison of references [10] and [12] describing the implementation of the two algorithms on FORTRAN programs shows that their implementation on the TMS320C30 should be similar. And indeed, this is the case.

The DHT pair is defined for a real-valued sequence x(n), n = 0, ..., N-1, by the following equations:

$$H(k) = \sum_{n=0}^{N-1} x(n) \cos(2\pi k \ n \ / \ N), \ k=0, \ \dots, \ N-1$$
(15)

$$x(n) = \frac{1}{N} \sum_{k=0}^{N-1} H(k) \ cas(2\pi k \ n \ / \ N), \ k=0, \ \dots, \ N-1$$
(16)

where cas(x) = cos(x) + sin(x). The DHT demonstrates a symmetry that is convenient for implementations: The same program can be used for both the forward and the inverse transforms, and the result is correct within a scale factor. Also, the real FFT and the DHT can be derived from each other [12].

A radix-2 Hartley transform was implemented on the TMS320C30, and the corresponding code is included in Appendix D. This code follows the structure of the real FFT in Appendix C. Tables 1 and 2 show the program memory requirements and the timing for the execution of Hartley transforms of different sizes. The sine/cosine table sizes are the same as in the case of a real FFT.

The Discrete Cosine Transform

The Discrete Cosine Transform (DCT), since its introduction in 1974 [13], has gained popularity in speech and image processing applications because of its near-optimal behavior. This discussion is based on the paper by Lee [14]. The DCT code was developed and implemented by Paul Wilhelm of the University of Washington.

If x(n), $n=0, \ldots, N-1$ is a time-domain signal and X(k) is the corresponding DCT, x(n) and X(k) are related by the following equations:

$$x(k) = \frac{2}{N} \sum_{n=0}^{N-1} e(k) x(n) \cos \frac{(2k+1)\pi n}{2N}$$
(17)

$$x(n) = \sum_{k=0}^{N-1} e(k) X(k) \cos \frac{(2k+1)\pi n}{2N}$$
(18)

$$e(0) = 1/\sqrt{2}$$
(19)

$$e(k) = 1, \quad \text{for } k \neq 0 \tag{20}$$

Appendix E shows an implementation of the DCT based on the paper by Lee [14]. The appendix contains the algorithms for both the forward and the inverse transformations and an example of a table for a 16-point DCT. Note that, because of the structure of the algorithm, the cosine table needed contains actually the inverses of the cosines (within a scale factor), and it is not stored in the natural order. Instead, it is generated by the following C pseudocode:

for [k = 2, i = 0; k = N/2; k* = 2]
for [j = k/2; j < N/2; j + = k]{

$$cos_table[i + +] = 1/[2*cos[j*pi/[2*N]]];$$

 $cos_table[i + +] = 1/[2*cos[[N-j]*pi/[2*N]]];$
 $cos_table[N-2] = cos[pi/4];$
 $cos_table[N-1] = 2/N;$

3.7

The last entry to the table is not part of the cosine itself; it is a constant that is used by the algorithm, and it is placed at the end of the cosine table for convenience.

Table 3 shows the timing of the forward and inverse transforms for different transform lengths. The difference in the timing between the forward and the inverse transforms is due to the fact that more time was expended to optimize the performance of the inverse transform. Since four of the smallest butterflies were done simultaneously in the center program loop, the minimum permissible array size to be transformed is 8.

Transform Size	Forward Transform	Inverse Transform
16	0.023	0.020
64	0.105	0.088
128	0.230	0.193
256	0.502	0.416
512	1.094	0.905
1024	2.378	1.982

Table 3. DCT Timing in Milliseconds

Other Related Transforms

In addition to the FFT types mentioned earlier (complex, real, decimation-in-time, decimation-in-frequency, etc.), newer forms of the FFT have been developed to reduce the computational load. One of the latest in the literature is the *Split-Radix* FFT. The Split-Radix FFT [16] has the lowest number of multiplies and adds of any known algorithm. It achieves this efficiency by combining certain radix-2 and radix-4 butterflies, but, as a result, the classical concept of FFT stages is lost. The new structure uses a rather complicated indexing scheme, which is the price paid for the reduced multiplies/adds. Since, on the TMS320C30, multiplies/adds are not more expensive computationally than any other operation, the indexing scheme wipes out the gains of the reduced arithmetic. Actually, an implementation of the split-radix FFT showed it to be slower than the radix-2 FFT, one of the main reasons being that the block-repeat structure could no longer be used effectively.

Very often, there is a question on what the different benchmark numbers mean. A useful comparison of execution times for different algorithms on different machines has been made [17]. Table 4 presents a small segment of the resulting information that is relevant to the present discussion: the timing in seconds for the radix-8, mix-radix, and split-radix algorithms that were implemented on various machines. Different operating systems and compilers have been used, as shown. The execution times of Table 4 should be compared with the 0.001879 s that it takes to implement a 1024-point, radix-2, real FFT on a TMS320C30. As can be seen, the TMS320C30 compares favorably to all the other machines investigated.

be compared with 0.001077 5 of a 1024 1 offit Real 111 of the 11052000							
Machine	Radix-8	Mix-radix	Split-radix				
VAX 750 UNIX BSD4.2 f77	0.3634	0.3902	0.3021				
VAX 750 UNIX BSD4.2 f77 -0	0.2376	0.2948	0.2089				
VAX 750 UNIX BSD4.3 f77	0.2545	0.2600	0.2371				
VAX 750 UNIX BSD4.3 f77 - 0	0.1825	0.2127	0.1672				
VAX 785 ULTRIX f77	0.1046	0.1107	0.1101				
VAX 785 ULTRIX f77 –0	0.0796	0.0943	0.0811				
VAX 785 VMS FOR/NOOPTM	0.0767	0.0871	0.0975				
VAX 785 VMS FOR/OPTM	0.0539	0.0641	0.0633				
VAX 8600 VMS FOR/OPTM	0.0217	0.0243	0.0235				
MICROVAX VMS FOR/NOOPTM	0.1671	0.1846	0.1864				
MICROVAX VMS FOR/OPTM	0.1299	0.1527	0.1419				
DEC-10 TOPS-10 FOR/NOOPTM	0.0940	0.1184	0.0991				
DEC-10 TOPS-10 FOR/OPTM	0.0885	0.1110	0.0845				
CDC 855 FTN5,OPT = 0	0.0277	0.0319	0.0338				
CDC 855 FTN5,OPT = 1	0.0277	0.0316	0.0337				
CDC 855 FTN5,OPT = 2	0.0182	0.0171	0.0151				
CDC 855 FTN5,OPT = 3	0.0180	0.0173	0.0150				
SUN 3/50 UNIX BSD4.2 f77 -0 -f68881	0.2518	0.3365	0.2103				
SUN 3/50 UNIX BSD4.2 f77 - f68881	0.2806	0.3897	0.2802				
SUN 3/50 UNIX BSD4.2 f77 -0	0.7586	1.047	0.6955				
SUN 3/50 UNIX BSD4.2 f77	0.7476	1.029	0.7033				
SUN 3/160 UNIX BSD4.2 f77	0.6037	0.6895	0.5660				
SUN 3/160 UNIX BSD4.2 f77 -pfa	0.0983	0.1060	0.0946				
SUN 3/260 UNIX BSD4.3 f77	0.3689	0.4126	0.3390				
SUN 3/260 UNIX BSD4.3 f77 -0	0.3530	0.4142	0.3297				
Pyramid 90X UNIX BSD4.2 f77 -0	0.2053	0.2244	0.1416				
Pyramid 90X UNIX BSD4.2 f77	0.2206	0.2457	0.1326				
HP-1000 21MX-E FTN7X	0.9400	1.248	0.9478				
Apple MAC Microsoft FOR	2.6670	3.1600	2.8260				
AST PC Microsoft FOR	1.5040	2.0800	1.4630				

 Table 4. Execution Times in Seconds for a 1024-Point Real FFT. The Numbers Should Be Compared with 0.001879 s of a 1024-Point Real FFT on the TMS320C30

The TMS320C30 C Compiler

The C compiler for the TMS320C30 permits easy porting of high-level language programs to the DSP device. If the CPU loading of a particular application is not very high, the C compiler can create programs that run on the TMS320C30 in real time. If, however, the result is non-realtime, it may be necessary to use assembly language for more efficient coding.

In most cases, only a portion of the code needs to be written in assembly language. Typically, there are a few code segments where the device spends most of the time and which, when optimized in assembly language, yield the necessary performance improvement. By following the conventions outlined in the run-time environment of the C compiler [15], you can write these time-critical routines in assembly language and call them in a C program. This is also true for the FFT routines. In appendices A, B, and C, the radix-2, radix-4, and real FFT routines mentioned earlier are also put in a C-callable form by adding the necessary interface at the beginning and the end of the code. The tables with the sines and cosines are again assumed to be supplied during link time.

Issues in FFT Implementation

There are many ways of actually implementing the FFT code (and the other transformations), taking into consideration the different possibilities of program locations, the data locations, the ways of input and output, etc. Since it is impractical to cover every possible case, this report has concentrated on a configuration in which the use of external memory is minimized. With the source code and additional explanations provided, you should be able to customize the FFT implementation for a particular application.

Use of External Memory

In these implementations, only on-chip memory was used, and that's why the maximum transform size considered was 1024 points long (2048 for a real transform). Often, though, applications call for use of external memory for program or data or both. When external memory is used, the structure of the code does not change at all; it is only the timing that may be affected.

Fast external memory can be selected so that no wait states are necessary. But even when there are no wait states, accessing external memory may impose some limitations. For instance, you can make only one external memory access in a full cycle, but you can make two accesses of internal memory in each cycle. Also, because of multiplexing of the busses, pipeline conflicts may arise if both program and data are placed on the same external port. Resolution of such conflicts causes extra cycles for the execution. The section on pipelining in the *TMS320C30 User's Guide* explains in detail what kind of potential conflicts may occur.

To minimize or avoid such conflicts, there are some simple steps that the designer can take. The TMS320C30 has three separate memory areas (one on-chip, one accessed by the primary bus, and one accessed by the expansion bus) that can be combined. For instance, the program can be placed on the expansion port and the data on the primary port. Or the data can first be brought into internal memory and then operated upon. Alternatively, the program may be relocated to internal memory. A related approach is to use the cache. All the transforms are implemented as loops that are executed many times. If you activate the on-chip cache after the first access of the code, the instructions execute from the cache instead of the external memory.

If there are additional conflicts, they can typically be resolved by some rearrangement of the code. For instance, consecutively writing to external memory takes two cycles per write. If, however, a write is followed by some internal operation, then the second cycle of the write is transparent, and the actual cost is one cycle.

Bit Reversal

The TMS320C30 has a special form of the indirect addressing mode for the bitreversing operation that is required at the beginning or the end of an FFT. Through this addressing mode, the scrambled data are accessed in their proper order. This addressing mode works as follows:

Let ARn (n=0..7) be the auxiliary register pointing to the array with scrambled data. The index register IRO contains a number equal to one-half the size of the FFT. Then, after every access of the data, ARn is incremented by IRO using the construct

*ARn + + (IRO)B

This causes the contents of ARn to be incremented by the contents of IR0, but if there is a carry in this incrementing, the carry propagates to the right instead of to the left. The result is the generation of the addresses in a bit-reversed order. The bit-reversed addressing mode works correctly if the array with the data is aligned in memory so that the first memory address is a multiple of the FFT size. This can be achieved if the first memory address has zeros for the last M bits, where $M = log_2N$, with N being the FFT size. For example, in the case of a 1024-point FFT, the last 10 bits of the memory address of the first datum should be zeros.

In the implementation of the complex FFT, the output is complex even when the input is real. So, there is a need to consider both the real and the imaginary parts of the data array. The above description of the bit-reversed addressing mode assumed that the real and the imaginary parts are stored as separate arrays in the memory. In this case, each of the arrays (real or imaginary parts) can be accessed as described. However, in most cases (including this report), the real and imaginary points alternate in the same array.

In this arrangement, the following simple modification achieves the same goal: set IRO equal to N instead of N/2, and access the N points of the transform. At every access, the auxiliary register is pointing to the real part of the FFT. The imaginary part is located in the next higher location, and it can be easily accessed.

With the bit-reversed addressing mode, the unscrambling of the data can take place when the FFT result is accessed for further processing or for I/O. It is possible, though, that certain applications demand the reordering of the data in the same array. Such a rearrangement can be done very simply for a complex FFT with the following code.

; DO THE BIT-REVERSING EXPLICITLY

	LDI SUBI LDI LDI LDI	@FFTSIZ,RC 1,RC @FFTSIZ,IRO @INPUT,ARO @INPUT,AR1	; RC = FFT SIZE ; RC SHOULD BE ONE LESS THAN DESIRED # ; IRO = FFT SIZE
	RPTB	BITRV	
	CMPI	AR1,AR0	: EXCHANGE LOCATIONS ONLY
	BGE	CONT	; IF AROAR1
	LDF	*ARO,RO	
	LDF	*AR1,R1	; EXCHANGE REAL PARTS
	STF		:
	STF	-	;
	LDF		:
	LDF	•	; EXCHANGE IMAGINARY PARTS
	STF		;
	STF		;
CONT	NOP	*ARO++(2)	
BITRV	NOP	*AR1 + +(IRO)B	

Note that AR1 is pointing to the bit-reversed version of the address contained in AR0. For real-valued FFT, or for FFTs that store the real and the imaginary parts in separate arrays, the real-FFT routine in Appendix C contains a modified example of the above code.

Use of DMA

If the signal to be transformed arrives as a continuous stream of data, the DMA could be used to collect the new data while the data already collected are processed. In this case, the data source address of the DMA points to the memory location corresponding to a serial port, or to another port associated with an external device. The destination is a memory space designated for storage.

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

There are two ways to use such buffers. One possibility is to designate one buffer as the temporary storage and the other buffer as the working area. When the storage buffer receives the necessary amount of data, the data is transferred to the working area, and the DMA starts refilling the storage buffer. Alternatively, the two buffers are considered equivalent: when the processor finishes processing and outputting the data from one and the DMA has filled the other, the two buffers switch functions; i.e., the DMA starts filling the first buffer while the CPU is processing the data in the buffer just filled.

Test Vector

For testing purposes, a vector with 64 (quasi-random) data points and the corresponding FFT values is given in Appendix F. In this way, if any of the routines is implemented, the test vectors can be used to verify the correct functionality of the routines. Together with the test vectors, Appendix C gives a sine/cosine table for a 64-point transform, and the linking file for such a transform.

Summary

This report examined implementations of fast transforms on the Texas Instruments TMS320C3x floating-point devices. The transforms considered were several forms of the FFT, the Discrete Hartley Transform, and the Discrete Cosine Transform. Because of the powerful architecture of the device, the implementation was done easily and efficiently. It was shown that a TMS320C30 executes the FFTs several times faster than large computers such as VAX and SUN workstations. With the availability of the C compiler, these routines can be put in C-callable form and be used to compute the corresponding transforms efficiently.

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Appendices

Appendices A to F contain the TMS320C30 assembly language programs for the different algorithms considered. The contents of the appendices are as follows:

Appendix A: Radix-2 Complex FFT. composed of

A1: Generic Program to Do a Looped-Code Radix-2 FFT Computation on the TMS320C30.

- A2: fft_2 Radix-2 Complex FFT to Be Called as a C Function.
- A3: Complex, Radix-2 DIT FFT R2DIT.ASM.
- A4: Complex, Radix-2 DIT FFT R2DITB.ASM.
- A5: TWID1KBR.ASM Table with Twiddle Factors for a FFT up to a Length of 1024 Complex Points.

Appendix B: Radix-4 Complex FFT.

composed of

- B1: Generic Program to Do a Looped-Code Radix-4 FFT on the TMS320C30.
- B2: fft_4 Radix-4 Complex FFT to Be Called as a C Function.

Appendix C: Radix-2 Real FFT.

composed of

- C1: Generic Program to Do a Radix-2 Real FFT Computation on the TMS320C30.
- C2: fft_rl Radix-2 Real FFT to Be Called as a C Function.
- C3: Generic Program to Do a Radix-2 Real Inverse FFT Computation on the TMS320C30.

Appendix D: Discrete Hartley Transform.

composed of

D1: Generic Program to Do a Radix-2 Hartley Transform on the TMS320C30.

Appendix E: Discrete Cosine Transform.

composed of

- E1: A Fast Cosine Transform.
- E2: A Fast Cosine Transform (Inverse Transform).
- E3: FCT Cosine Tables File.
- E4: Data File.

Appendix F: Test Vectors, 64-Point Sine Table, Link Command File. composed of

- F1: Example of a 64-Point Vector to Test the FFT Routines.
- F2: File to Be Linked with the Source Code for a 64-Point, Radix-4 FFT.
- F3: Link Command File.

The first three appendices contain the code for the radix-2, complex radix-4, and real radix-2 FFT transformations. These routines are given in both the regular form and in a C-callable form. Furthermore, the contents of a file with the twiddle factors are given, as well as an example of a link command file for a 64-point FFT. Note that the source code of these routines can be downloaded from the TI DSP bulletin board (BBS) by calling (713) 274-2323. For questions regarding the BBS, call the TI DSP hotline at (713) 274-2320.

Acknowledgements

Mr. Raimund Meyer and Mr. Karl Schwarz (Lehrstuhl fur Nachrichtentechnik, University of Erlangen) provided the fast routines of Appendix A to do 1024-point, radix-2, DIT FFT. Mr. Paul Wilhelm of the University of Washington provided the routines for the Fast Cosine Transform (FCT) together with the related explanations and the test vector in Appendix E. Their contributions are gratefully acknowledged.

References

- [1] Burrus, C. S., and Parks, T.W. *DFT/FFT and Convolution Algorithms*, John Wiley and Sons, New York, 1985.
- [2] Lin, K. -S., Ed. Digital Signal Processing Applications with the TMS320 Family, Prentice-Hall, Englewood Cliffs, New Jersey, 1987.
- [3] Oppenheim, A. V. and Schafer R.W. *Digital Signal Processing*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1975.
- [4] Rabiner, L.W., and Gold, B. *Theory and Application of Digital Signal Processing*, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1975.
- [5] Burrus, C.S. "Unscrambling for Fast DSP Algorithms," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. ASSP-36, No. 7, pp. 1086–1087, July 1988.
- [6] Papamichalis, Panos E., and Burrus, C.S. "Conversion of Digit-Reversed to Bit-Reversed Order in FFT Algorithms," *Proceedings of 1989 IEEE International Conference on Acoustics, Speech, and Signal Processing*, May 1989.
- [7] Third-Generation TMS320 User's Guide, Texas Instruments, Inc., Dallas, Texas, August 1988.
- [8] Papamichalis, Panos E., and Simar, Ray Jr. "The TMS320C30 Floating-Point Digital Signal Processor," *IEEE Micro*, Vol. 8, No. 6, pp. 13–29, December1988.
- [9] TMS320C30 Assembly Language Tools User's Guide, Texas Instruments Inc., Dallas, Texas, July 1987.
- [10] Sorensen, H.V., Jones, D.L., Heideman, M.T., and Burrus, C.S. "Real-Valued Fast Fourier Transform Algorithms", *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-35, No. 6, pp. 849–863, June 1987.
- [11] Bracewell, R.N. "The Fast Hartley Transform," Proceedings of IEEE, Vol. 72, No. 8, pp. 1010–1018, August 1984.
- [12] Sorensen, H.V., Jones, D.L., Burrus, C.S., and Heideman, M.T. "On Computing the Discrete Hartley Transform," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-33, No. 4, pp. 1231–1238, October 1985.
- [13] Ahmed, N., Natarajan, T., and Rao, K.R. "Discrete Cosine Transform," *IEEE Transactions on Computers*, Vol. C-23, pp. 90–93, January 1974.
- [14] B. G. Lee, "FCT A Fast Cosine Transform," Proceedings of 1984 IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 28A.3.1-28A.3.4, March 1984.
- [15] TMS320C30 C Compiler Reference Guide, Texas Instruments Inc., Dallas, Texas, December 1988.

- [16] Sorensen, H.V., Heideman, M.T., and Burrus, C.S. "On Computing the Split-Radix FFT," *IEEE Transactions on Acoustics, Speech, and Signal Processing*, Vol. ASSP-34, No. 1, pp. 152–156, February 1986.
- [17] Sorensen, H.V.and Burrus, C.S. "Computer Dependency of FFT Algorithms", *Proceedings of ASILOMAR*, 1987.
- [18] Schuessler, H.W., Meyer, R., and Schwarz, K. "FFT Implementation on DSP Chips—Theory and Practice," *Proposal for the 1990 IEEE International Conference on Acoustics, Speech, and Signal Processing.*

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Appendix A. Radix-2 Complex FFT

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

					ADDI	R7, AR0, AR2	; AR2 POINTS TO X(L)
					LDI	AR7,RC	DO OVOIR D DE OVE I FOO THAN PEOPOET
* GE	NERIC PROOF	iam to do a looped-i	CODE RADIX-2 FFT COMPUTATION ON THE		SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #
* TM	S320C30.			*			
ŧ				* FI:	ST LOOP		
			URRUS & PARKS BOOK, P. 111. THE (COMPLEX)	*	RPTB	BLK1	
			THE COMPUTATION IS DONE IN-PLACE, BUT THE		ADDF	*ARO, *AR2, RO	: R0=X(I)+X(L)
			RY SECTION TO DEMONSTRATE THE BIT-REVERSED		SUBF	*HR0,*HR2,R0 *AR2++,*AR0++,R1	; R1=X(I)-X(L)
			ARE SUPPLIED IN A TABLE PUT IN A .DATA		ADDF	*AR2, *AR0, R2	; R2=Y(I)+Y(L)
			IN A SEPARATE FILE TO PRESERVE THE GENERIC		SUBF	*AR2, *AR0, R3	; R3=Y(I)-Y(L)
			SAME PURPOSE, THE SIZE OF THE FFT N AND		STF	R2,*AR0~-	; Y(I)=R2 AND
* L0I	G2(N) ARE I	EFINED IN A .GLOBL	DIRECTIVE AND SPECIFIED DURING LINKING.	11	STF	R3, +AR2	; Y(L)=R3
*				BLK1	STF	R0, *AR0++(1R0)	; X(I)=RO AND
* AU		E. PAPAMICHALIS			STF	R1, *AR2++(IR0)	; X(L)=R1 AND ARO,2 = ARO,2 + 2*N1
¥	TEXAS	INSTRUMENTS	JULY 16, 1987	*	311	N1, **** 1107	; X(C)=(1 HND HNO,2 - HNO,2 + 2-N1
ł	10.00			-	THIS IS TH	HE LAST STAGE, YOU AF	E DONE
	GLOBL	FFT	; ENTRY POINT FOR EXECUTION	*			
	.GLOBL	N	; FFT SIZE	•	CMPI	ELOGFFT, AR6	
	GLOBL	M	; L0G2(N)		BZD	END	
	.GLOBL	SINE	; ADDRESS OF SINE TABLE	•	010		
NP	.USECT	"IN",1024	HENORY UTTU INDUT DATA	-	IN INNER LI	nne	
1 MP	. BSS	OUTP. 1024	; MEMORY WITH INPUT DATA	+		~	
	. 855	001P,1024	; MEMORY WITH OUTPUT DATA		LDI	2, AR1	: INIT LOOP COUNTER FOR INNER LOOP
	TEXT				LDI	ESINTAB, AR4	: INITIALIZE IA INDEX (AR4=IA)
	. 16.4.1			INLOP:	ADDI	AR5, AR4	; IA=IA+IE; AR4 POINTS TO COSINE
r F TNI	TIALIZE			11201	LDI	AR1, AR0	, 10 10 12, 100 10 10 00012
* 100	I I IMLILL				ADDI	2, AR1	: INCREMENT INNER LOOP COUNTER
	. WORD	FFT	: STARTING LOCATION OF THE PROGRAM		ADDI	@INPUT, ARO	(X(I),Y(I)) POINTER
	. WOND		; STARTING ECCATION OF THE PROORA		ADDI	R7, AR0, AR2	(X(L),Y(L)) POINTER
	. SPACE	100	; RESERVE 100 WORDS FOR VECTORS, ETC.		LDI	AR7, RC	,
	. SI HOL	100	; NEGENVE TOO NONDO FON VECTORO, ETC.		SUBI	1.RC	: RC SHOULD BE ONE LESS THAN DESIRED #
FTSIZ	WORD	N			LDF	*AR4_R6	: R6=SIN
OGFFT	WORD	N				,	1
INTAB	WORD	SINE		+ SF	COND LOOP		
NPUT	.WORD	INP		*			
UTPUT	. WORD	OUTP			RPTB	BLK2	
01101		0017			SUBF	*AR2, *AR0, R2	: R2=X(I)-X(L)
FT:	LDP	FFTSIZ	: Command to load data page pointer		SUBF	*+AR2. *+AR0. R1	: R1=Y(I)-Y(L)
			, counte to core anni trac tomicat		MPYF	R2, R6, R0	RO=R2*SIN AND
	LDI	@FFTSIZ, IR1			ADDF	*+AR2, *+AR0, R3	: R3=Y(I)+Y(L)
	LSH	-2, IR1	; IR1=N/4, POINTER FOR SIN/COS TABLE		MPYF	R1, *+AR4(IR1), R3	R3=R1+COS AND
	LDI	0, AR6	: AR6 HOLDS THE CURRENT STAGE NUMBER	11	STF	R3, *+AR0	Y(I)=Y(I)+Y(L)
	LDI	EFFTSIZ, IRO			SUBF	R0, R3, R4	R4=R1+COS-R2+SIN
	LSH	1, IR0	: IRO=2*N1 (BECAUSE OF REAL/IMAG)		MPYF	R1, R6, R0	RO=R1+SIN AND
	LDI	@FFTSIZ,R7	: R7≕N2		ADDF	*AR2, *AR0, R3	: R3=X(I)+X(L)
	LDI	1, AR7	INITIALIZE REPEAT COUNTER OF FIRST		MPYE	R2, ++AR4(IR1), R3	R3=R2*COS AND
		-,	: L00P	11	STF	R3, #AR0++(IR0)	X(I)=X(I)+X(L) AND ARO=ARO+2*N1
	LDI	1, AR5	; INITIALIZE IE INDEX (AR5=IE)		ADDF	R0.R3.R5	R5=R2+COS+R1+SIN
		,	,	BLK2	STF	R5, +AR2++(IR0)	X(L)=R2*COS+R1*SIN, INCR AR2 AND
001	ER LOOP			11	STF	R4, *+AR2	Y(L)=R1*COS-R2*SIN
	NOP	*++AR6(1)	: CURRENT FFT STAGE		CMPI	R7, AR1	
.00P:	NUP					117 , Maria	

Appendix A1. Generic Program to **Computation on the TMS320C30** Do a Looped-Code Radix-2 FFT

*			
	LSH	1, AR7	; INCREMENT LOOP COUNTER FOR NEXT TIME
*			
	LSH	1, AR5	; IE=2*IE
	LDI	R7, IR0	; N1=N2
	LSH	-1,R7	; N2=N2/2
	BR	LOOP	; NEXT FFT STAGE
*			
* STC	re result	OUT USING BIT-REVER	SED ADDRESSING
*			
END:	LDI	@FFTSIZ,RC	; RC=N
	SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #
	LDI	@FFTSIZ, IRO	; IRO=SIZE OF FFT=N
	LDI	2, IR1	
	LDI	EINPUT, ARO	•
	LDI	eoutput, AR1	
	RPTB	BITRV	
	LDF	*+AR0(1),R0	
	LDF	+AR0++(IR0)B,R1	
BITRV	STF	R0, #+AR1(1)	
	STF	R1, +AR1++(IR1)	
*			
SELF	BR	SELF	; BRANCH TO ITSELF AT THE END
	. END		

* NAME:	*			
* fft_2 RADIX-2 COMPLEX FFT TO BE CALLED AS A C FUNCTION.	FP	.set	AR3	
¥	*			
* SYNOPSIS:		.GLOBL	_fft_2	; ENTRY POINT FOR EXECUTION
* INT fft_2(N, M, DATA)		GLOBL	_sine	; ADDRESS OF SINE TABLE
INT N FFT SIZE: N=2**M	*			
INT M NUMBER OF STAGES = LOG2(N)		.BSS	FFTSIZ,1	
⊧ FLOAT *DATA ARRAY WITH INPUT AND OUTPUT DATA		.BSS	LOGFFT, 1	
	*	.BSS	INPUT,1	
ESCRIPTION:	*	TEXT		
GENERIC FUNCTION TO DO A RADIX-2 FFT COMPUTATION ON THE 320C30.	*			
THE DATA ARRAY IS 2*N-LONG, WITH REAL AND IMAGINARY VALUES ALTERNATING. THE PROGRAM IS BASED ON THE FORTRAN PROGRAM IN THE BURRUS AND PARKS	SINTAB	.word	_sine	
 INC PRODUMI 15 DRSED ON THE FORTHME PRODUMIT 10 THE DOWNOS HAD THINKS BOOK, P. 111. 	*		201110	
e poor, F. 111.	* IN	ITIALIZE C	FUNCTION	
THE COMPUTATION IS DONE IN PLACE, AND THE ORIGINAL DATA IS DESTROYED.	*			
BIT REVERSAL IS INPLEMENTED AT THE END OF THE FUNCTION. IF THIS IS NOT	_fft_2:	PUSH	FP	; SAVE DEDICATED REGISTERS
NECESSARY, THIS PART CAN BE COMMENTED OUT,		LDI	SP.FP	,
		PUSH	R4	
THE SINE/COSINE TABLE FOR THE TWIDDLE FACTORS IS EXPECTED TO BE SUPPLIED		PUSH	R5	
DURING LINK TIME, AND IT SHOULD HAVE THE FOLLOWING FORMAT:		PUSHE	R6	
		PUSHF	R7	
GLOBAL _sine		PUSH	AR4	
.DATA		PUSH	AR5	
<pre>sine .FLOAT VALUE1 = sin(0#2#p1/N)</pre>		PUSH	AR6	
<pre>* .FLOAT VALUE = sin(1*2*pi/N)</pre>		PUSH	AR7	
	*			
.FLOAT VALUE(5N/4) = sin((5*N/4-1)*2*pi/N)		LDI	★-FP(2), R0	; MOVE ARGUMENTS TO LOCATIONS MATCH
		STI	RO, @FFTSIZ	; THE NAMES IN THE PROGRAM
THE VALUES VALUE1, VALUE2, ETC., ARE THE SAME WAVE VALUES. FOR AN		LDI	★-FP(3),R0	
N-POINT FFT, THERE ARE N+N/4 VALUES FOR A FULL AND A QUARTER PERIOD OF		STI	RO, ELOGFFT	
THE SINE WAVE. IN THIS WAY, A FULL SINE AND COSINE PERIOD ARE AVAILABLE		LDI STI	*-FP(4),R0 R0,€INPUT	
(SUPERIMPOSED).		511	NU, EINTOI	
		ITIALIZE F	TROUTINE	
STACK STRUCTURE UPON THE CALL:	*		1.001116	
-FP(4) DATA		LDI	OFFTSIZ, IR1	
		LSH	-2, IR1	; IR1=N/4, POINTER FOR SIN/COS TABL
FP(3) M FP(2) N		LDI	0, AR6	AR6 HOLDS THE CURRENT STAGE NUMBE
-FF(1) RETURN ADDR		LDI	@FFTSIZ, IRO	
-FP(0) { OLD FP }		LSH	1,IR0	; IRO=2*N1 (BECAUSE OF REAL/IMAG)
++		LDI	@FFTSIZ,R7	; R7=N2
		LDI	1, AR7	; INITIALIZE REPEAT COUNTER OF FIRS
REGISTERS USED: RO, R1, R2, R3, R4, R5, R6, R7, AR0, AR1, AR2, AR4, AR5	*			; L00P
AR6, AR7, IR0, IR1, RS, RE, RC		LDI	1, AR5	; INITIALIZE IE INDEX (AR5=IE)
	*			
AUTHOR: PANOS E. PAPAMICHALIS	¥ 00	ter loop		
TEXAS INSTRUMENTS OCTOBER 13, 1987	*			
•	LOOP:	NOP	*++AR6(1)	; CURRENT FFT STAGE
***************************************		LDI	@INPUT, ARO	; ARO POINTS TO X(I)
		ADDI	R7, AR0, AR2	; AR2 POINTS TO X(L)
		LDI	AR7,RC	
		SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRE
	*			

Appendix A2. fft_ Function **2-Radix-2** Complex FFT to Be Called as a C

98

FIS	t loop				LDI LSH	R7, IR0 -1, R7	; N1=N2 ; N2=N2/2
	DOTD	DIVI			BR	-1,87 LOOP	; NEXT FFT STAGE
	RPTB	BLK1	B. 973.971	_	DR	LUUP	; MEAT PPT STHOL
	ADDF	*ARO, *AR2, RO	; R0=X(1)+X(L)	*	-		
	SUBF	#AR2++, #AR0++, R1	; R1=X(I)-X(L)	*	DO THE BI	T-REVERSING OF THE OUT	PUI
	ADDF	*AR2, *AR0, R2	; R2=Y(I)+Y(L)	-		000000	20. II
	SUBF	*AR2, *AR0, R3	; R3=Y(I)-Y(L)	END:	LDI	€FFTSIZ,RC	; RC=N
	STF	R2, *AR0	; Y(I)=R2 AND		SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED
1	STF	R3, *AR2	; Y(L)=R3		LDI	OFFTSIZ, IRO	; IRO=SIZE OF FFT=N
LK1	STF	R0, +AR0++(IR0)	; X(I)=R0 AND		LDI	@INPUT, ARO	
1	STF	R1, +AR2++(IR0)	; X(L)=R1 AND AR0,2 = AR0,2 + 2*N1		LDI	@INPUT, AR1	
				*	0070	DITOU	
IF	THIS IS TH	E LAST STAGE, YOU AR	e done		RPTB	BITRV	
					CMPI	ARO, AR1	
	CHPI	elogfft, arg			BGE	CONT	
	BZD	end			LDF	*ARO, RO	
				11	LDF	*AR1,R1	
MAI	n Inner Lo	0P			STF	R0, +AR1	
				11	STF	R1, +AR0	
	LDI	2, AR1	; INIT LOOP COUNTER FOR INNER LOOP		LDF	#+AR0(1),R0	
	LDI	e SINTAB, AR4	; INITIALIZE IA INDEX (AR4=IA)	11	LDF	*+AR1(1),R1	
NILOP:	ADDI	AR5, AR4	; IA=IA+IE; AR4 POINTS TO COSINE		STF	R0, ++AR1(1)	
	LDI	AR1 AR0	, , .	11	STF	R1, *+AR0(1)	
	ADDI	2, AR1	; INCREMENT INNER LOOP COUNTER	CONT	NOP	*++AR0(2)	
	ADDI	EINPUT, ARO	: (X(I), Y(I)) POINTER	BITR	/ NOP	*AR1++(IR0)B	
	ADDI	R7, AR0, AR2	(X(L),Y(L)) POINTER	*			
	LDI	AR7, RC	, (WE), (VE) / TOIMER	*	RESTORE T	HE REGISTER VALUES AND	RETURN
	SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #	+		-	
				-	POP	AR7	
	LDF	*AR4,R6	; R6=SIN		POP	AR6	
					POP	AR5	
SEC	OND LOOP				POP	AR4	
					POPF		
	RPTB	BLK2			POPF	R6	
	SUBF	*AR2, *AR0, R2	; R2=X(I)-X(L)		POP	R5	
	SUBF	*+AR2,*+AR0,R1	; R1=Y(I)-Y(L)			R4	
	MPYF	R2,R6,R0	; RO=R2*SIN AND		POP		
:	ADDF	*+AR2,*+AR0,R3	; R3=Y(I)+Y(L)		POP	FP	
	MPYF	R1, ++AR4(IR1), R3	; R3=R1+COS AND		RETS		
1	STF	R3, *+AR0	; Y(I)=Y(I)+Y(L)				
	SUBF	R0, R3, R4	; R4=R1+COS-R2+SIN				
	MPYF	R1, R6, R0	; RO=R1*SIN AND				
1	ADDF	*AR2, *AR0, R3	; R3=X(I)+X(L)				
	MPYF	R2, *+AR4(IR1), R3	R3=R2*COS AND				
:	STF	R3, #AR0++(IR0)	; X(I)=X(I)+X(L) AND ARO=ARO+2*N1				
	ADDF	R0, R3, R5	: R5=R2+C0S+R1+SIN				
LK2	STF	R5. #AR2++(1R0)	; X(L)=R2+COS+R1+SIN, INCR AR2 AND				
1	STF	R4, *+AR2	Y(L)=R1*COS-R2*SIN				
	2	,	,				
	CHPI	R7, AR1					
	BNE	INLOP	: LOOP BACK TO THE INNER LOOP				
			, Los and to the treat Los				
	LSH	1, AR7	; INCREMENT LOOP COUNTER FOR NEXT TIME				
	Lon	1, 181/	I INVISION LOUI COUNTER FOR MEAT TIME				
	LSH	1, AR5	; IE=2*IE				

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

generic program for a fast loo on the t			FFT COMPUTATION
WRITTEN BY: RAIMUND MEYER, KAR	L SCHMAR	2	19.07.89
Lehrstuhl fuer nac	HRICHTEN	TECHNIK	
UNIVERSITAET ERLAN	igen-Nuer	NBERG	
CAUERSTRASSE 7, D-	8520 ERL	ANGEN, FRG	
THE (COMPLEX) DATA RESIDE IN I	NTERNAL	EMORY. THE	COMPUTATION IS DOM
IN-PLACE, BUT THE RESULT IS NO	NED TO A	NOTHER MEMOR	RY SECTION TO
DEMONSTRATE THE BIT-REVERSED A	DDRESSIN	6.	
FOR THIS PROGRAM THE MINIMUM F	FTLENGTH	IS 32 POINT	is because of the
SEPARATE STAGES.			
FIRST TWO PASSES ARE REALIZED			
MULTIPLIES ARE TRIVIAL. THE MU		IS ONLY USE	ED FOR A LOAD IN
PARALLEL WITH AN ADDE OR SUBF.			

****	*******		

Example for a 1024-point FFT (*******		
Example for a 1024-point FFT () Memory Size:	******** Excludin	g bit revers	
example for a 1024-point FFT () Memory Size: Program	******** Excludin =	g bit revers 229 Words	
Example for a 1024-point FFT () Memory Size:	******** Excludin =	g bit revers 229 Words	
example for a 1024-point FFT () Memory Size: Program Data (Twiddle factors)	******** Excludin =	g bit revers 229 Words	
Example for a 1024-point FFT () Nemory Size: Program Data (Twiddle factors) Cycles per Butterfly:	EXCLUDIN = =	5 BIT REVER 229 Words 512 Words	
example for a 1024-point FFT () Menory Size: Program Data (Twiddle factors) Cycles per Butterfly: Staces 1 and 2	EXCLUDIN = = =	G BIT REVERS 229 Words 512 Words 4	
Example for a 1024-point FFT () Nenvory Size: Program Data (Twiddle factors) Cycles per Butterfly: Stages 1 and 2 Stages 3 to 8	******** Excludin = = = =	G BIT REVER 229 Words 512 Words 4 8	
EXAMPLE FOR A 1024-P0INT FFT ((NEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 3 TO 8 STAGE 9	EXCLUDIN = = = = =	5 BIT REVERS 229 WORDS 512 WORDS 4 8 8,25	
Example for a 1024-point FFT () Nenvory Size: Program Data (Twiddle factors) Cycles per Butterfly: Stages 1 and 2 Stages 3 to 8	EXCLUDIN = = = = =	G BIT REVER 229 Words 512 Words 4 8	
EXAMPLE FOR A 1024-P0INT FFT (() NEMORY SIZE: PROGRAM DATA (IWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 3 TO 8 STAGE 9 STAGE 10	= = = = = = = =	5 BIT REVERS 229 WORDS 512 WORDS 4 8 8,25 8,5	
EXAMPLE FOR A 1024-P0INT FFT ((NEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 3 TO 8 STAGE 9 STAGE 10 AVERAGE CYCLES/BUTTERFLY	= = = = = = =	5 BIT REVERS 229 WORDS 512 WORDS 4 8 8.25 8.5 7.275	
EXAMPLE FOR A 1024-P0INT FFT () MEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 1 AND 2 STAGE 9 STAGE 10 AVERAGE CYCLES/BUTTERFLY TOTAL BUTTERFLYCYCLES	EXCLUDIN = = = = = = = = = = = = = = = = = = =	5 BIT REVER 229 WORDS 512 WORDS 4 8.25 8.5 7.275 7248	SAL):
EXAMPLE FOR A 1024-P0INT FFT () NEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGE 9 STAGE 9 STAGE 10 AVERAGE CYCLES/BUTTERFLY TOTAL BUTTERFLYCYCLES INITIALIZATION OVERHEAD	EXCLUDIN = = = = = = = = = = = = = = 3 = 3	G BIT REVER 229 HORDS 512 HORDS 4 8 8.25 8.5 7.275 7248 2181 = 5.5	
EXAMPLE FOR A 1024-POINT FFT () NEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 3 TO 8 STAGE 9 STAGE 9 STAGE 10 AVERAGE CYCLES/BUTTERFLY TOTAL BUTTERFLYCYCLES INITIALIZATION OVERHEAD TOTAL NUMBER OF INSTRUCTION CY	EXCLUDIN = = = = = = = 3 : : : : : : : : : : : :	G BIT REVER 229 WORDS 512 WORDS 4 8.25 8.5 7.275 7248 7.275 7248 2181 = 5.5	5al): 55 % of total time
EXAMPLE FOR A 1024-P0INT FFT (NEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 3 TO 8 STAGE 9 STAGE 10 AVERAGE CYCLES/BUTTERFLY TOTAL BUTTERFLYCYCLES INITIALIZATION OVERHEAD TOTAL NUMBER OF INSTRUCTION CY	EXCLUDIN = = = = = = = 3 : : : : : : : : : : : :	G BIT REVER 229 WORDS 512 WORDS 4 8.25 8.5 7.275 7248 7.275 7248 2181 = 5.5	SAL): 55 % of total time iexcluding bit
EXAMPLE FOR A 1024-P0INT FFT (NEMORY SIZE: PROGRAM DATA (TWIDDLE FACTORS) CYCLES PER BUTTERFLY: STAGES 1 AND 2 STAGES 3 TAU 2 STAGE 3 AND 2 STAGE 9 STAGE 0 AVERAGE CYCLES/BUTTERFLY TOTAL, BUTTERFLYCYCLES INTITALIZATION OVERHEAD TOTAL NUMER OF INSTRUCTION CY	EXCLUDIN = = = = = = = 3 : : : : : : : : : : : :	G BIT REVER 229 WORDS 512 WORDS 4 8.25 8.5 7.275 7248 7.275 7248 2181 = 5.5	5al): 55 % of total time

THE FILE	'TWIDIKBR.ASM' CONSISTS OF TWIDDLE FACTORS
	dle factors are stored in bitreversed order and with a table
LENGTH O	F N/2 (N = FFTLENGTH).
EXAMPLE	SHOWN FOR N=32, WN(n) = COS(2*PI*n/N) - j*SIN(2*PI*n/N)
ADDRESS	COEFFICIENT
0	R(WN(0)) = COS(2*PI*0/32) = 1
1	$-1\{WN(0)\} = SIN(2*P1*0/32) = 0$
2	$R\{WN(4)\} = COS(2*PI*4/32) = 0.707$
	$-I\{WN(4)\} = SIN(2*PI*4/32) = 0.707$
•	•
	R{WN(3)} = COS(2*P1*3/32) = 0.831
12	$-I\{WN(3)\} = SIN(2*P1*3/32) = 0.556$
13	$R\{WN(7)\} = COS(2*PI*7/32) = 0.195$
15	$-I\{\text{km}(7)\} = SIN(2*PI*7/32) = 0.981$
WHEN GEN	ERATED FOR A FFT LENGTH OF 1024, THE TABLE IS FOR ALL
AVAILABL	E FFT OF LESS OR EQUAL LENGTH.
THE MICC	
THE SYMM	ETRY WN(N/4+n) = -j*WN(n). THIS CAN BE EASILY REALIZED BY
the symm Changing	ETRY WN(N/4+n) = −j#WN(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY
THE SYMM Changing	ETRY WN(N/4+n) = -j*WN(n). THIS CAN BE EASILY REALIZED BY
THE SYMM CHANGING NEGATING	ETRY WN(N/4+n) = -j+WH(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART.
The symm Changing Negating To Chang	ETRY WA(N/4+n) = -j+WA(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR	ETRY WN(N/4+n) = -;+WR(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART.
THE SYNN CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY WN(N/4+n) =j+Wn(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY MU(N/4+n) =IMM(n), THIS CAN BE EASILY REALIZED BY REAL- AND INAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE +
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY WN(N/4+n) = -j+WR(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY WN(N/4+n) = -j+WH(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE HEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE AR' + j AI' \ / +
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY WAI(N/4+n) =HAN(n). THIS CAN BE EASILY REALIZED BY REAL- AND INAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * AR' + j Al' / / +
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	REAL- AND INAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE HEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE AR' + j AI'
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY MU(N/4+n) =HW(n)_ THIS CAN BE EASILY REALIZED BY REAL- AND INAGUNARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE HEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE
THE SYMM CHANGING NEGATING TO CHANG TWIDIKBR ALTERED.	ETRY WAL(N/4+n) =IHAN(n). THIS CAN BE EASILY REALIZED BY REAL- AND INAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * AR' + j Al' / / + / / / / / /
The symm changing negating to changi twidikør altered. ******** R + j AI	ETRY WAY(A/4+n) = -j+WAY(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE ************************************
The symm changing negating to changi twidikør altered. ******** R + j AI	ETRY WAL(N/4+n) =IHAN(n). THIS CAN BE EASILY REALIZED BY REAL- AND INAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * AR' + j Al' / / + / / / / / /
The symm changing negating to changi twidikør altered. ******** R + j AI	ETRY WAY(A/4+n) = -j+WAY(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE ************************************
THE SYMM CHANGING NEGATING TO CHANGI THIDIKBR ALTERED. ******** R + j AI R + j BI	ETRY WAY(A/4+n) = -j+WAY(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE AR' + j AI' / / + / / / + / / / + / / / + / / + / / / + / / / + / / / + / / / / + / / / / + / / / / + / / / / / + / / / / / / + / / / / / / / / / / / / / / / / / / /
THE SYMM CHANGING NEGATING TO CHANGIT TWIDIKBR ALTERED. R + j AI R + j AI R + j BI R = BR #	ETRY WAVEND = - jHW(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE HEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE AR' + j AI' / / + / / + / / + COS + j SIN BR' + j BI' C COS - j SIN) BR' + j BI'
THE SYMM CHANGING NEGATING TO CHANGI THIDIKBR ALTERED. ******** R + j AI R + j AI R + j BI R = BR * I = BR *	ETRY WAVEND = - jehn(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * AR' + j AI' / / + / / / / / + (COS - j SIN) BR' + j BI' COS + BI + SIN SIN - BI + COS
THE SYMM CHANGING NEGATING TO CHANGING ALTERED. ******** R + j AI R + j AI R = BR # I = BR # R'= AR +	ETRY WAI(N/4+n) =HAN(n). THIS CAN BE EASLLY REALIZED BY REAL- AND INAGUNARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LEWGTH, ONLY THE PARAMETERS IN THE HEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE *
THE SYMM CHANGING NEGATING TO CHANGING TO CHANGI THIDIKBR ALTERED. ********* R + j AI R + j AI R + j AI R = BR * I = BR * K'= AR + I'= AI + I'= AI -	ETRY WAVEND = - jHW(n). THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE HEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE AR' + j Al' / / + / / + COS + BI + SIN SIN - BI + COS TI
THE SYMM CHANGING NEGATING TO CHANGIT WIDIKBR ALTERED. R + j AI R + j AI R + j BI	ETRY WAVEND = JHW(D)_ THIS CAN BE EASILY REALIZED BY REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY THE NEW REAL PART. E THE FFT LENGTH, ONLY THE PARAMETERS IN THE MEADER OF ASH AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE * AR' + j Al' / / / / / / / / / / / / / / / /

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

-		.global	FFT	
		.global	N	
		.global	NHALB	
		.global	NVIERT	
		.global	NATCHEL	
		.global	M	
		.global	SINE	
		.BSS	INP, 2048	; INPUT VECTOR LENGTH = 2N (DEPENDS
÷			~~~	; ON N)
		.BSS	OUTP, 2048	; OUTPUT VECTOR LENGTH = 2N (DEPENDS ; ON N)
÷				; Gen
		.text		
¥				
FFT	SIZ	.word	N	
FG4	M2	.word	NVIERT-2	
FG4	H 3	.word	NVIERT-3	
FG8		.word	NATCHEL-2	
FG2		.word	NHALB	
FG2		.word	NHALB-3	
LOGI		.word	M	
SIN		.word	SINE	
SIN		.word	SINE-1	
SIN		.word	SINE+2	
INPI		.word	INP	
	UTP2	.word	INP+2	
OUTI	PUT	.word	OUTP	
ŧ	ARO	: AR + A1	I	
•	AR1	: BR + B1	1	
ŧ	AR2	: CR + C1	(+ CR' + C1'	
ŧ	AR3	: DR + DI		
¥	AR4	: AR' + A	NI '	
¥	AR5	: BR' + F	817	
*	AR6	: DR' + D	017	
ŧ	AR7	: FIRST 1	WIDDLE FACTOR = 1	
# FFT:	:	LDP	FFTSIZ	; LOAD PAGE POINTER
		LDI	eFG2, IRO	; IRO = N/2 = OFFSET BETWEEN INPUTS
		LDI	esintab, ar7	AR7 POINTS TO TWIDDLE FACTOR 1
		LDI	@INPUT, ARO	; ARO POINTS TO AR
		ADDI	IRO, ARO, ARI	; AR1 POINTS TO BR
		ADDI	IRO, AR1, AR2	; AR2 POINTS TO CR
		ADDI	IRO, AR2, AR3	; AR3 POINTS TO DR
		LDI	ARO, AR4	; AR4 POINTS TO AR'
		LDI	AR1, AR5	; AR5 POINTS TO BR'
		LDI	AR3, AR6	; AR6 POINTS TO DR'
		LDI	2, IR1	; ADDRESS OFFSET
		LSH	-1,IR0	; IRO = N/4 = NUMBER OF R4-BUTTERFLIE
		LDI	IRO, RC	
		SUBI	2,RC	
ł				

:	FIRST 2 STAGES	6 AS RADIX-4 BUTTER	FLY
÷	FILL PIPELINE		
	ADDF	*AR2, *AR0, R4	; R4 = AR + CR
	SUBF	#AR2, #AR0++, R5	; R5 = AR - CR
	ADDF	#AR1, #AR3, R6	; R6 = DR + BR
	SUBF	#AR1++, #AR3++, R7	; R7 = DR - BR
	ADDF	R6, R4, R0	; AR' = R0 = R4 + R6
	MPYF	#AR3++, #AR7, R1	; R1 = DI , BR' = R3 = R4 - R6
::	SUBF	R6, R4, R3	
	ADDF	R1, #AR1, R0	;R0 = BI + DI , AR′ = R0
11	STF	RO, #AR4++	
	SUBF	R1, #AR1++, R1	;R1 = BI - DI , BR′ = R3
11	STF	R3, #AR5++	
	ADDF	R1, R5, R2	; CR' = R2 = R5 + R1
	MPYF	*+AR2, +AR7, R1	;R1 = CI, DR′ = R3 = R5 - R1
11	SUBF	R1, R5, R3	
	ADDF	R1, #AR0, R2	; R2 = AI + CI , CR' = R2
11	STF	R2, #AR2++(IR1)	
	SUBF	R1, #AR0++, R6	; R6 = AI - CI , DR′ = R3
11	STF	R3, *A R6++	
	ADDF	R0, R2, R4	; AI' = R4 = R2 + R0
*			
٠	RADIX-4 BUTTER	AFLY LOOP	
+			
	RPTB	BLK1	00 - 00 (01 (- 00 - 00 - 00)
	MPYF	+AR2-, +AR7, R0	; R0 = CR , (B1' = R2 = R2 - R0)
::	SUBF MPYF	R0, R2, R2	: R1 = BR , (C1' = R3 = R6 + R7)
::	ADDF	#AR1++, #AR7, R1	; RI = DR , (CI = R3 = R6 + R/)
	ADDF	R7, R6, R3 R0, #AR0, R4	t R4 = AR + CR, $(AI' = R4)$
	STF	R4, #AR4++	; N4 - MX + CX , (H1 - N4)
	SUBF	R0, #AR0++, R5	: R5 = AR - CR , (BI' = R2)
::	STF	R2, #AR5++	; NJ = HR = UR ; (BI = H2)
	SUBF	R7, R6, R7	: (D1' = R7 = R6 - R7)
	ADDF	R1, #AR3, R6	R6 = DR + BR, (D1' = R7)
::	STF	R7, #AR6++	, 10 21 21 , 121 107
	SUBF	R1, #AR3++, R7	; R7 = DR - BR , (CI′ = R3)
	STF	R3. #AR2++	, ,
	ADDF	R6, R4, R0	; AR' = R0 = R4 + R6
	MPYF	+AR3++, +AR7, R1	: R1 = DI , BR' = R3 = R4 - R6
11	SUBF	R6, R4, R3	
	ADDF	R1, #AR1, R0	; R0 = BI + DI , AR' = R0
11	STF	R0, #AR4++	
	SUBF	R1, +AR1++, R1	; R1 = BI - DI , BR′ = R3
	STF	R3, +AR5++	
	ADDF	R1, R5, R2	; CR' = R2 = R5 + R1
	MPYF	++AR2, +AR7, R1	; R1 = CI , DR' = R3 = R5 - R1
::	SUBF	R1, R5, R3	
	ADDF	R1, #AR0, R2	; R2 = AI + CI , CR' = R2
11	STF	R2, +AR2++(IR1)	
	SUBF	R1, +AR 0++, R6	; R6 = AI - C1 , DR′ = R3
11	STF	R3, #AR6++	

LK1	addf	R0, R2, R4	; $AI' = R4 = R2 + R0$	11	STF	R2, *AR3++ AR5, RC	
					LDI		********
	AR PIPELINE			*******	*******	*****	*********
	-		D14 - D0 - D0 - D0	* * FI	RST BUTTER		
	SUBF	R0, R2, R2	BI' = R2 = R2 - R0	+ r1	KSI BUITER	-11-1112:	
	ADDF	R7, R6, R3	CI' = R3 = R6 + R7		TO DO		
	STF	R4, *AR4	; AI' = R4 , BI' = R2	+		* COS + BI * SIN	
;	STF	R2, +AR5		÷ .		* SIN - BI * COS	
	SUBF	R7, R6, R7	; $DI' = R7 = R6 - R7$	•	AR′= AR		
	STF	R7, * AR6	; DI' = R7 , CI' = R3	*	AI'= AI		
•	STF	R3, +AR2		+	BR'= AR		
				•	BI'= AI	+ 11	
				*			
	RD TO LAST	OF STAGE 2		******	******	**************	*****************************
				+			
					RPTB	BFLY1	
	LDI	@FG2, IR1		*			
	LDI	IRO, AR5			MPYF	*+AR1,R6,R5	; R5 = BI + SIN , (AR′ = R5)
	SUBI	1, AR5		11	STF	R5, #AR2++	
	LDI	1, AR6			SUBF	R1, R0, R2	; (R2 = TI = R0 - R1)
					MPYF	#AR1, R7, R0	; R0 = BR * COS , (R3 = AI + TI)
TUFE	LDI	€SINTAB, AR7	; POINTER TO TWIDDLE FACTOR	11	addf	R2, + AR0, R3	
	LDI	0, AR4	; GROUP COUNTER		SUBF	R2, *AR0++, R4	; (R4 = AI - TI , BI' = R3)
	LDI	€INPUT, ARO	; UPPER REAL BUTTERFLY INPUT	11	STF	R3, *AR3++	
	LDI	ARO, AR2	; UPPER REAL BUTTERFLY OUTPUT		addf	R0, R5, R3	; R3 = TR = R0 + R5
	ADDI	IRO, ARO, AR3	; LONER REAL BUTTERFLY OUTPUT		MPYF	#AR1++, R6, R0	, RO = BR + SIN , R2 = AR - TR
	LDI	AR3, AR1	; LOWER REAL BUTTERFLY INPUT	11	SUBF	R3, +AR0, R2	
	LSH	1, AR6	; DOUBLE GROUP COUNT		MPYF	#AR1++, R7, R1	; R1 = BI * COS , (AI' = R4)
	LSH	-2,AR5	; HALF BUTTERFLY COUNT	11	STF	R4. +AR2++	. ,
	LSH	1, AR5	; CLEAR LSB	BFLY1	ADDF	+AR0++, R3, R5	:R5 = AR + TR .BR′ = R2
	LSH	-1, IR0	; Half step from upper to loner real	11	STF	R2, *AR3++	, ,
•			; PART	+		,	
	LSH	-1, IR1		+ S⊌3	ITCH OVER 1	0 NEXT GROUP	
	ADDI	1, IR1	; STEP FROM OLD IMAGINARY TO NEW REAL	+			
			VALUE		SUBF	R1, R0, R2	; R2 = TI = R0 - R1
	LDF	*AR1++, R6	; DUMMY LOAD, ONLY FOR ADDRESS UPDATE		ADDF	R2, *AR0, R3	: R3 = AI + TI , AR' = R5
:	LDF	*AR7, R7	: R7 = COS	11	STF	R5. *AR2++	, HE ! II , HN = NJ
					SUBF	R2, *AR0++(IR1), R4	; R4 = AI - TI , BI' = R3
RUPPE				11	STF	R3, +AR3++(IR1)	,
					NOP	*AR1++(IR1)	: ADDRESS UPDATE
FIL	L PIPELINE		; ARO = UPPER REAL BUTTERFLY INPUT		MPYF	*AR1,R7,R1	; R1 = BI * COS , AI' = R4
			, AR1 = LOWER REAL BUTTERFLY INPUT		STF	R4. #AR2++(IR1)	; ni = bi * 000 ; Mi = M4
			; AR2 = UPPER REAL BUTTERFLY OUTPUT		MPYF	*AR1, R6, R0	: RO = BR + SIN
			, AR3 = LOWER REAL BUTTERFLY OUTPUT		MPYF	*AR1++,*AR7++,R0	; R3 = TR = R1 - R0 , R0 = BR + C0
			THE IMAGINARY PART HAS TO FOLLOW	11	SUBF	R0,R1,R3	; no - in - ni - no , no = BR + U
	LDF	*++AR7,R6	R6 = SIN		MPYF	+AR1++,R6,R1	
	MPYE	*AR1, R6, R1	R1 = BI + SIN	11	SUBF	*HR1++, K6, K1 R3, *AR0, R2	; R1 = BI * SIN , R2 = AR - TR
:	ADDF	*++AR4, R0, R3	DUNHY ADDF FOR COUNTER UPDATE,	11	SUBF ADDF		DE - 40 - TO - DC - DC
	MPYF	*AR1, R7, R0	$R_0 = BR + COS$			#AR0++, R3, R5	;R5 = AR + TR ,BR′ = R2
	MPYE	*AR1++, *AR7, R0	; R3 = TR = R0 + R1 , R0 = BR * SIN	11	STF	R2, +AR3++	
1	ADDF	R0,R1,R3	,,		LDI	AR5, RC	
	NPYF	+AR1++, R7, R1	: R1 = BI + COS , R2 = AR - TR				
;	SUBF	R3. *AR0. R2	i n = p + 000, $n = m + m$				
1	ADDF	K3,*HKU,K2 *ARO++,R3,R5	:R5 = AR + TR , BR′ = R2		,		

******* *	********	*****	**************************************			AR1,AR3 @SINTP2,AR7	; LOWER OUTPUT ; POINTER TO TWIDDLE F
* SE	COND BUTTER	FLY-TYPE:	*		LDI	5, IR0	; DISTANCE BETWEEN TWO
÷			+		LDI	€FG8M2,RC	
ŧ	TR = BI	ŧCOS − BR ∗SIN	× ±	*		_	
*	TI = BI	* SIN + BR * COS	+	•	FILL PIPELIN	E Contraction of the second seco	
÷	AR'= AR	+ TR	ŧ	+			
¥	AI'= AI	- TI	*	•	 BUTTERFLY 	• w^0	
÷	BR′= AR	- TR	*	*			
÷	BI'= AI	+ TI	+		ADDF	*AR0, *AR1, R2	; A-R′ = R2 = A-R + B-R
÷			÷		SUBF	*AR1++, *AR0++, R3	; BR′ = R3 = AR - BR
******	**********	***************	*************		ADDF	*ARO, *AR1, RO	; AI' = RO = AI + BI
					SUBF	*AR1++, *AR0++, R1	; $BI' = R1 = AI - BI$
	RPTB	BFLY2		¥			
*				*	2. BUTTERFLY	• ^ 0	
	MPYF	*+AR1.R7.R5	: R5 = BI + COS , (AR' = R5)	*			
11	STF	R5, +AR2++	,		ADDF	*AR0, *AR1, R6	; AR′ = R6 = AR + BR
	ADDF	R1.R0.R2	(R2 = TI = R0 + R1)		SUBF	*AR1++, *AR0++, R7	; BR′ = R7 = AR − BR
	MPYF	*AR1, R6, R0	: R0 = BR * SIN , (R3 = AI + TI)		ADDF	*AR0, *AR1, R4	; AI' = R4 = AI + BI
	ADDF	R2, +AR0,R3			SUBF	*AR1++(IR0), *AR0++	(IRO),R5 ; BI' = R5 =
	SUBF	R2, *AR0++, R4	: (R4 = AI - TI , BI' = R3)		STF	R2. +AR2++	: (AR' = R2)
	STF	R3, *AR3++	; ((4 - 4) 11, 5) - (5)	11	STF	R3, *AR3++	: (BR' = R3)
	SUBF	R0, R5, R3	: TR = R3 = R5 - R0		STF	R0, #AR2++	(AI' = RO)
	MPYF	*AR1++,R7,R0	; R0 = BR + COS , R2 = AR - TR	11	STF	R1, *AR3++	; (BI' = R1)
	SUBF	R3, *AR0, R2	; RO - BR * CO3 ; RZ - HR - TR		STF	R6, +AR2++	: AR' = R6
11	MPYF		$P_1 = P_1 + C_1 N = (A_1 (a - D_1))$::	STF	R7, +AR3++	. BR′ = R7
		*AR1++, R6, R1	; $R1 = BI * SIN$, $(AI' = R4)$		STF	R4. +AR2++(1R0)	: AI' = R4
11	STF	R4, *AR2++	05 40 - 70 70 00	11	STF	R5, +AR3++(IR0)	, BI' = R5
BFLY2	ADDF	#AR0++, R3, R5	; R5 = AR + TR , BR′ = R2	*	511	10, -1107	; 01 - 10
11	STF	R2, *AR3++			3. BUTTERFLY	- w^H/A	
*		_			J. DUITERICI		
	EAR PIPELIN	Ł			ADDF	*AR0++, *+AR1, R5	: AR∕ = R5 = AR + BI
¥					SUBF	*AR1, *AR0, R4	AI' = R4 = AI - BR
	ADDF	R1, R0, R2	$R_{2} = TI = R0 + R1$		ADDF	*AR1++,*AR0,R6	HI = R4 = HI = BR
	addf	R2, *AR0, R3	; R3 = AI + TI		SUBF	*AR1++, *AR0++, R7	; BR ′ = R7 = AR − BI
11	STF	R5, *AR2++	; AR' = R5		SUBF	*##(1++, *##(0++, K/	; BR' = R/ = AR - BI
	CMPI	AR6, AR4		*			
	BNED	GRUPPE	; DO FOLLOWING 3 INSTRUCTIONS	•	4. BUTTERFLY	WT1/4	
	SUBF		; R4 = AI - TI , BI' = R3	*	4555		AD/ 00 AD AD
11	STF	R3, *AR3++(1R1)			ADDF	*+AR1, *++AR0, R3	; AR' = R3 = AR + BI
	LDF	*++AR7,R7	; R7 = COS		LDF	*-AR7, R1	; R1 = 0 (FOR INNER LO
11	STF	R4, + AR2++(IR1)	; AI' = R4	11	LDF	*AR1++, R0	; RO = BR (FOR INNER L
	NOP	*AR1++(IR1)	; BRANCH HERE		SUBF		,R2 ; BR' = R2 = AR -
*					STF	R5, *AR2++	; (AR' = R5)
* EN	D OF THIS B	UTTERFLY GROUP		::	STF	R7, *AR3++	; (BR′ = R7)
*					STF	R6, *A R3++	; (BI' = R6)
	CMPI	4, IRO	; JUMP OUT AFTER LD(N)-3 STAGE	*			
	BNZ	STUFE		+	5. TO M. BUT	TERFLY:	
*				*			
*					RPTB	BF2END	
* S	ECOND TO LA	ST STAGE		*			
*					LDF	*AR7++, R7	; R7 = COS , ((AI' = R
	LDI	einput, ARO	: UPPER INPUT		STF	R4, *AR2++	
	LDI	ARO, AR2	UPPER OUTPUT		LDF	+AR7++, R6	; R6 = SIN , (BR' = R2
			,	11	STF	R2, *AR3++	

	MPYF	*+AR1,R6,R5	; R5 = BI + SIN , (AR′ = R3)		SUBF	R3, #AR0, R2	
11	STF	R3, #AR2++	,,	BF2END			; R1 = BI * SIN , R3 = AR + TR
	ADDF	R1, R0, R2	; (R2 = TI = R0 + R1)		ADDF	#AR0++,R3,R3	,,
	MPYF	*AR1_R7_R0	; RO = BR * COS , (R3 = AI + TI)		note:		
11	ADDF	R2, +AR0,R3	; NO = DN = 000 ; NO = H1 + 117	-	LEAR PIPELIN	c	
	SUBF	R2, +AR0++(IR0), R4	: (R4 = AI - TI , BI' = R3)	• •	ACHIN FIFELIN	E.	
	STF	R3, *AR3++(IR0)	,		STF	R2, #AR3++	; BR' = R2 , AI' = R4
	ADDF	R0, R5, R3	: R3 = TR = R0 + R5		STF	R4, *AR2++	; br = rz ; HI = rH
	NPYF	*AR1++,R6,R0	; RO = BR * SIN , R2 = AR - TR		ADDF	R1, R0, R2	PO - TI - PO + P1
	SUBF	- R3, +AR0, R2	; NO - DN * 31N , N2 - HN - IN				$R_2 = TI = R0 + R1$
н.,			$P_1 = P_1 + CPC$ (A1(= P4)		ADDF	R2, *AR0, R3	; R3 = AI + TI , AR′ = R3
	MPYF	#AR1++, R7, R1	; $R1 = BI + COS$, $(AI' = R4)$	8	STF	R3, #AR2++	
11	STF	R4, #AR2++(IR0)	DE - 40 + T0 DD(- D0		SUBF	R2, *AR0, R4	; R4 = AI - TI , BI' = R3
	ADDF	*AR0++, R3, R5	; R5 = AR + TR , BR′ = R2	8	STF	R3, *AR3	
11	STF	R2, *AR3++			STF	R4, *AR2	; AI' = R4
*				+			
	MPYF	*+AR1,R6,R5	; R5 = BI * SIN , (AR′ = R5)	+ L	AST STAGE		
11	STF	R5, +AR2++		•			
	SUBF	R1, R0, R2	; $(R2 = TI = R0 - R1)$		LDI	€INPUT, ARO	; UPPER INPUT
	MPYF	*AR1,R7,R0	; RO = BR * COS , (R3 = AI + TI)		LDI	ARO, AR2	; UPPER OUTPUT
11	ADDF	R2, *AR0, R3			LDI	€INPUTP2, AR1	; LOWER INPUT
	SUBF	R2, #AR0++, R4	; (R4 = AI - TI , BI' = R3)		LDI	AR1, AR3	: LOMER OUTPUT
11	STF	R3, *AR3++			LDI	esintp2, AR7	POINTER TO TWIDDLE FACTORS
	ADDF	R0, R5, R3	; R3 = TR = R0 + R5		LDI	3, IR0	; GROUP OFFSET
	MPYF	#AR1++,R6,R0	; R0 = BR * SIN , R2 = AR - TR		LDI	eFG4M2, RC	
11	SUBF	R3, + AR0, R2		+			
	MPYF	#AR1++(IR0),R7,R1	; R1 = BI * COS , (AI' = R4)	+ F	ILL PIPELINE		
- 11	STF	R4, *AR2++		+			
	ADDF	*AR0++, R3, R3	;R3 = AR + TR , BR′ = R2	¥ 1	. BUTTERFLY:	⊌^ 0	
11	STF	R2, +AR3++		*			
÷					DDF	*AR0,*AR1,R6	; AR′ = R6 = AR + BR
	MPYF	*+AR1, R7, R5	; R5 = BI + COS , (AR′ = R3)		SUBF	*AR1++, *AR0++, R7	BR' = R7 = AR - BR
11	STF	R3, #AR2++			ADDF	*AR0, *AR1, R4	AI' = R4 = AI + BI
	SUBF	R1, R0, R2	(R2 = TI = R0 - R1)		SUBF		(IRO),R5 ; BI' = R5 = AI - BI
	MPYF	*AR1, R6, R0	: R0 = BR * SIN , (R3 = AI + TI)	+			, , , , , , , , , , , , , , , , , , , ,
11	ADDF	R2, +AR0, R3			2. BUTTERFLY:	w^#/A	
	SUBF	R2, #ARO++(IRO), R4	: (R4 = AI - TI , BI' = R3)		C DOTTER ET	•	
	STF	R3, +AR3++(IR0)	, ,	-	ADDF	*+AR1, *AR0, R3	; AR' = R3 = AR + BI
	SUBF	R0, R5, R3	: R3 = TR = R5 - R0		LDF	*-AR7.R1	R1 = 0 (FOR INNER LOOP)
	MPYF	#AR1++, R7, R0	RO = BR * COS , R2 = AR - TR	11	LDF	*AR1++, R0	; RO = BR (FOR INNER LOOP)
11	SUBF	R3, #AR0, R2	,		SUBF		R^2 ; $BR' = R^2 = AR - BI$
	MPYF	*AR1++, R6, R1	; R1 = BI * SIN , (AI' = R4)		STF	R6, *AR2++	; (AR' = R6)
11	STF	R4, +AR2++(IR0)	,				
	ADDF	*AR0++, R3, R5	; R5 = AR + TR , BR' = R2	11	STF	R7, +AR3++	; (BR' = R7)
::	STF	R2, #AR3++	,	_	STF	R5, #AR3++(IR0)	; (BI' = R5)
¥	011	102, -101011		*			
-	HPYF	*+AR1, R7, R5	; R5 = BI * COS , (AR' = R5)	* 3 *	3. TO M. BUTT		
::	STF	R5, +AR2++	, 10 51 000 , 111 107	*			07 - 000 (AI (- DI)
	ADDF	R1, R0, R2	(R2 = TI = R0 + R1)		LDF	*AR7++, R7	; $R7 = COS$, $(AI' = R4)$
	MPYF	*AR1,R6,R0	; R0 = BR * SIN , (R3 = AI + TI)	11	STF	R4, +AR2++(IR0)	D(- 01N (DD(- D0)
	ADDF	*HR1, NO, NO R2, *AR0, R3	; no - an * aim ; (no - ni + 11/		LDF	*AR7++, R6	; R6 = SIN , (BR' = R2)
.,	SUBF	R2, *AR0++, R4	; (R4 = AI - TI , y(L) = BI' = R3)	11	STF	R2, +AR3++	DE - DI + CIN (AD/ - CO)
	STF	R3, *AR3++	,		MPYF	*+AR1, R6, R5	; R5 = BI * SIN , (AR' = R3)
.,	SUBF	R0, R5, R3	: R3 = TR = R5 - R0		STF	R3, +AR2++	(PO - TI - PA - PI)
	NPYF	*AR1++,R7,R0	; R0 = 54R + COS , R2 = A4R - TR		ADDF	R1,R0,R2	; (R2 = TI = R0 + R1)
	116 11	-ant'',n/,nv	, no 201 - 000 , nz - mi in		MPYF	*AR1,R7,R0	; $RO = BR * COS$, $(R3 = AI + TI)$

11	ADDF	R2, *AR0, R3		:
	SUBF	R2, *AR0++(IR0), R4	; $(R4 = AI - TI, BI' = R3)$	ŧ
11	STF	R3, *AR3++(IR0)		END:
	ADDF	R0, R5, R3	; R3 = TR = R0 + R5	1
	MPYF	*AR1++,R6,R0	; RO = BR * SIN , R2 = AR - TR	1
11	SUBF	R3, + AR0, R2		
	NPYF	*AR1++(IR0), R7, R1	; R1 = BI * COS , (AI' = R4)	*
11	STF	R4, +AR2++(IR0)		SELF
	ADDF	*AR0++,R3,R3	; R3 = AR + TR , BR′ = R2	
11 .	STF	R2, *A R3++		¥
*				
	MPYF	*+AR1,R7,R5	; R5 = BI + COS , (AR′ = R3)	
11	STF	R3, *AR2++		
	SUBF	R1,R0,R2	; (R2 = TI = R0 - R1)	
	MPYF	≭AR1,R6,R 0	; RO = BR * SIN , (R3 = AI + TI)	
11	ADDF	R2, *AR0, R3		
	SUBF	R2, #ARO++(IRO), R4	; $(R4 = AI - TI, BI' = R3)$	
11	STF	R3,*AR3++(IR0)		
	SUBF	R0, R5, R3	; R3 = TR = R0 - R5	
	MPYF	*AR1++,R7,R0	; R0 = BR * COS , R2 = AR - TR	
11	SUBF	R3, *AR0, R2		
BFLEND	MPYF	*AR1++(IR0),R6,R1	; R1 = BI ★ SIN , R3 = AR + TR	
11	ADDF	#AR0++,R3,R3		
*				
* CL	EAR PIPELIN	Æ		
¥				
	STF	R2, *AR3++	; BR′ = R2 , (AI′ = R4)	
11	STF	R4, *AR2++(IR0)		
	ADDF	R1,R0,R2	; R2 = TI = R0 + R1	
	addf	R2, *AR0, R3	; R3 = AI + TI , AR′ = R3	
11	STF	R3, +AR2++		
	SUBF	R2, + AR0, R4	; R4 = AI - TI , BI' = R3	
11	STF	R3, ¥AR3		
	STF	R4, +AR2	; AI' = R4	
¥				
	id of FFT			
*				
	t reversal			
*	1.01	AFETC17 100		
	LDI	OFFTSIZ, IRO		
		2, IR1		
	LDI	@INPUT, ARO		
	LDI	COUTPUT, AR1		
	LDI	efftsiz, RC		
	SUBI	2,RC		
*				
	LDF	*+AR0(1),R0		
	RPTB	BITRV		
	LDF	*AR0++(IR0)b,R1		
	STF	R0, *+AR1(1)		
11				
BITRV	LDF	*+AR0(1),R0		
BITRV	LDF .STF	R1, #AR1++(IR1)		
 BITRV 	LDF			

R1, *AR1

SELF

APPENDIX A4 COMPLEX, RADIX-2 DIT FFT : R2DITB.ASM ******** GENERIC PROGRAM FOR A FAST LOOPED-CODE RADIX-2 DIT FFT COMPUTATION ON THE THS320C30 WRITTEN BY: RAIMUND MEYER, KARL SCHWARZ 24.07.89 LEHRSTUHL FUER NACHRICHTENTECHNIK UNIVERSITAET ERLANGEN-NUERNBERG CAUERSTRASSE 7, D-8520 ERLANGEN, FRG THE (COMPLEX) DATA RESIDE IN INTERNAL MEMORY, THE COMPUTATION IS DONE * IN-PLACE, BUT THE RESULT IS MOVED TO ANOTHER MEMORY SECTION TO DEMONSTRATE THE BIT-REVERSED ADDRESSING. FOR THIS PROGRAM THE MINIMUM FFT LENGTH IS 32 POINTS BECAUSE OF THE SEPARATE STAGES. ٠ FIRST TWO PASSES ARE REALIZED AS A FOUR BUTTERFLY LOOP SINCE THE NULTIPLIES ARE TRIVIAL. THE MULTIPLIER IS ONLY USED FOR A LOAD IN PARALLEL WITH AN ADDE OR SUBF. EXAMPLE FOR A 1024-POINT FFT (WITH BIT REVERSAL) : HEMORY SIZE : * PROG = 231 WORDS DATA 512 WORDS CYCLES PER BUTTERFLY : STAGES 1 AND 2 STAGES 3 TO 8 8 STAGE 9 8.25 STAGE 10 10.5 (DUE TO EXT. MEMORY WAITS) AVERAGE CYCLES/BUTTERFLY 7.475 = 38272 TOTAL BUTTERFLYCYCLES * = 2185 = 5.4 % OF TOTAL TIME INITIALIZATION OVERHEAD TOTAL NUMBER OF INSTRUCTION CYCLES = 40457 TOTAL TIME FOR A 1024 POINT FFT = 2.42 ms (INCLUDING BIT Reversal)

THIS PROGRAM INCUDES FOLLOWING FILES: THE FILE 'TWIDIKBR. ASH' CONSISTS OF TWIDDLE FACTORS THE TWIDDLE FACTORS ARE STORED IN BIT REVERSED ORDER AND WITH A TABLE LENGTH OF N/2 (N = FFTLENGTH). EXAMPLE: SHOWN FOR N=32, WN(n) = COS(2*PI*n/N) - i*SIN(2*PI*n/N) ADDRESS COEFFICIENT 0 $R\{WN(0)\} = COS(2*PI*0/32) = 1$ 1 -I(WN(0)) = SIN(2*PI*0/32) = 0 $R\{WN(4)\} = COS(2*PI*4/32) = 0.707$ - 2 3 -I{WN(4)} = SIN(2*PI*4/32) = 0.707 R{WN(3)} = COS(2*PI*3/32) = 0.831 12 13 -I(WN(3)) = SIN(2*PI*3/32) = 0.556 14 $R\{WN(7)\} = COS(2*PI*7/32) = 0.195$ 15 -I{WN(7)} = SIN(2*PI*7/32) = 0.981 WHEN GENERATED FOR A FFT LENGTH OF 1024, THE TABLE IS FOR ALL AVAILABLE FFT OF LESS OR EQUAL LENGTH. THE MISSING TWIDDLE FACTORS (WN(), WN(),) ARE GENERATED BY USING THE SYMMETRY WN(N/4+n) = - i + WN(n). THIS CAN BE EASILY REALIZED, BY CHANGING REAL- AND IMAGINARY PART OF THE TWIDDLE FACTORS AND BY NEGATING THE NEW REAL PART. TO CHANGE THE FFT LENGTH ONLY THE PARAMETERS IN THE HEADER OF TWIDIKBR. ASM AND THE INPUT AND OUTPUT VECTOR LENGTHS NEED TO BE ALTERED. AR' + i AI ١ / + 1 1 \ \ + BR + j BI ---- (COS - j SIN) -----TR = BR * COS + BI * SIN TI = BR * SIN - BI * COS $\Delta R' = \Delta R + TR$ AI'= AI - TI BR' = AR - TRBI'= AI + TI

¥

×

Appendix Complex, Radix-DIT Т, Ξ **R2DITB.ASM** ÷

-	.clobal	FFT		*	FIRST 2 STAG	es as radix-4 butter	FLY
	.global	N		*			
	.global			+	FILL PIPELIN	E	
	.global			ŧ			
	.global				ADDF	*AR2, *AR0, R4	: R4 = AR + CR
	.global				SUBF	*AR2, *AR0++, R5	. R5 = AR - CR
	.global	SINE			ADDF	*AR1, *AR3, R6	: R6 = DR + BR
	.grobai	SINE			SUBF	*AR1++, *AR3++, R7	: R7 = DR - BR
		100 0040	THEFT IF THE I DIGTIL - ON UPDENDO		ADDF	R6, R4, R0	: AR' = R0 = R4 + R6
_	. 5 5 5	INP, 2048	; INPUT VECTOR LENGTH ≈ 2N (DEPENDS		MPYF	#AR3++, #AR7, R1	: R1 = DI , BR' = R3 = R4 - R6
*		~~~~	; ON N)	11	SUBF	R6, R4, R3	; 11 - 51 ; 51 - 10 - 14 110
	.bss	OUTP, 2048	; OUTPUT VECTOR LENGTH = 2N (DEPENDS		ADDF	R1, +AR1, R0	: R0 = BI + DI , AR' = R0
ł			; ON N)	11	STF	R0. +AR4++	; KU - BI + BI , HK - KU
ł					SUBF	R1, +AR1++, R1	01 - DI DI 001 - 00
	.text						; R1 = BI - DI , BR′ = R3
ŀ				11	STF	R3, *AR5++	
FFTSIZ	.word	N			ADDF	R1,R5,R2	; CR' = R2 = R5 + R1
FG4M2	.word	NVIERT-2			MPYF	*+AR2, *AR7, R1	; R1 = CI , DR′ = R3 = R5 - R1
FG4M3	.word	NVIERT-3			SUBF	R1, R5, R3	
G8M2	.word	NACHTEL-2			ADDF	R1, +AR0, R2	; R2 = AI + CI , CR′ = R2
F62	.word	NHALB			STF	R2, *AR2++(IR1)	
FG2M3	.word	NHALB-3			SUBF	R1, +AR0++, R6	; R6 = AI - CI , DR′ = R3
LOGFFT	word	M		11	STF	R3, *AR6++	
SINTAB	word	SINE			ADDF	R0, R2, R4	: AI' = R4 = R2 + R0
SINTM1	word	SINE-1					
SINTP2	.word	SINE+2		+	RADIX-4 BUTT	ERELY LOOP	
INPUT	.word	INP			101213 1 2011		
INPUTP2		INP+2		-	RPTB	BLK1	
	word				MPYF	*AR2 *AR7.R0	; R0 = CR , (BI' = R2 = R2 - R0)
OUTPUT OUTP1	.word	OUTP		11	SUBF	R0, R2, R2	; NO = CN ; (B1 = N2 = N2 - NO)
	.word	OUTP+1			MPYF	*AR1++,*AR7,R1	: R1 = BR , (CI' = R3 = R6 + R7)
•				11	ADDF	R7, R6, R3	: RI - BR , (CI - R3 - R6 + R/)
	: AR + A						D4 - 40 - 00 - (41/ - D4)
	: BR + B				ADDF	R0, +AR0, R4	; R4 = AR + CR , (AI' = R4)
		[+ CR′ + CI′		11	STF	R4, *AR4++	
	: DR + D1				SUBF	RO, #ARO++, R5	; R5 = AR - CR , (BI' = R2)
	: AR′ + 4			11	STF	R2, *AR5++	
* AR5	: BR′ + I	BIÝ			SUBF	R7, R6, R7	; (DI' = R7 = R6 - R7)
* AR6	: DR′ + I	017			ADDF	R1, *AR3, R6	; R6 = DR + BR , (DI′ = R7)
* AR7	: FIRST 1	INIDDLE FACTOR = 1			STF	R7, +AR6++	
ŧ					SUBF	R1, +AR3++, R7	; R7 = DR - BR , (CI' = R3)
FFT:	LDP	FFTS1Z	: LOAD PAGE POINTER	11	STF	R3, *AR2++	
	LDI	@FG2, IRO	IRO = N/2 = OFFSET BETWEEN INPUTS		ADDF	R6, R4, R0	: AR = R0 = R4 + R6
	LDI	ESINTAB. AR7	AR7 POINTS TO THIDDLE FACTOR 1		MPYF	*AR3++.*AR7.R1	: R1 = DI , BR' = R3 = R4 - R6
	LDI	EINPUT, ARO	ARO POINTS TO AR		SUBF	R6, R4, R3	, ,
	ADDI	IRU, ARO, ARI	AR1 POINTS TO BR		ADDF	R1, +AR1, R0	: RO = BI + DI , AR' = RO
	ADDI	IRO, AR1, AR2	: AR2 POINTS TO CR	н	STF	R0. *AR4++	,,
	ADDI	IRO, AR2, AR3	: AR3 POINTS TO DR		SUBF	R1, +AR1++, R1	; R1 = BI - DI , BR' = R3
	LDI	ARO, AR4	: AR4 POINTS TO AR	11	STF	R3, *AR5++	, DI DI , DN - NO
	LDI	AR1, AR5	; AR5 POINTS TO BR		ADDF	R1, R5, R2	: CR' = R2 = R5 + R1
	LDI		: AR6 POINTS TO DR'		MPYF		
	LDI	AR3, AR6				*+AR2, +AR7, R1	; R1 = CI , DR′ = R3 = R5 - R1
		2, IR1	; ADDRESS OFFSET	11	SUBF	R1, R5, R3	P0 - 41 + 61 - 60(- 50
	LSH	-1, IR0	; IRO = N/4 = NUMBER OF R4-BUTTERFLIES		ADDF	R1, +AR0, R2	; R2 = AI + CI , CR' = R2
	LDI Subbi	IRO,RC 2,RC		11	STF	R2, *AR2++(IR1) R1, *AR0++, R6	: R6 = AI - CI , DR′ = R3

×

and a second second

;	STF	R3, #AR6++		•	LDI	AR5, RC	
LK1	addf	R0, R2, R4	; $AI' = R4 = R2 + R0$		FIRST BUTTERF	Y-TYPE:	
a	EAR PIPELINE						
		•		•	TR = BR + COS	+ BI + SIN	
	SUBF	R0, R2, R2	: BI' = R2 = R2 - R0	•	TI = BR + SIN	- BI + COS	
	ADDF	R7,R6,R3	CI' = R3 = R6 + R7	+	AR′= AR + TR		
	STF	R4, +AR4	AI' = R4 , BI' = R2	+	AI'= AI - TI		
:	STF	R2, +AR5		+	BR′= AR - TR		
	SUBF	R7, R6, R7	: DI' = R7 = R6 - R7	÷	BI'= AI + TI*		
	STF	R7, +AR6	1 D1' = R7 , C1' = R3	+			
1	STF	R3, +AR2			RPTB	BFLY1	
				•			
TH.	IRD TO LAST-	2 STAGE			MPYF	#+AR1, R6, R5	; R5 = BI + SIN , (AR' = R5)
				11	STF	R5, +AR2++	
	LDI	e FG2, IR1			SUBF	R1, R0, R2	(R2 = TI = R0 - R1)
	LDI	IRO, AR5			HPYF	#AR1, R7, R0	; RO = BR * COS , (R3 = AI + TI)
	SUBI	1, AR5		**	ADDF	R2, #AR0, R3	
	LDI	1, AR6			SUBF	R2, #AR0++, R4	; (R4 = AI - TI , BI' = R3)
				11	STF	R3, #AR3++	P0 - T0 - P0 - Pf
Tufe	LDI	esintab, ar7	; POINTER TO TWIDDLE FACTOR		ADDF	R0, R5, R3	; R3 = TR = R0 + R5
	LDI	0, AR4	; GROUP COUNTER		NPYF	*AR1++, R6, R0	; R0 = BR * SIN , R2 = AR - TR
	LDI	€INPUT, ARO	; UPPER REAL BUTTERFLY INPUT	11	SUBF MPYF	R3, #AR0, R2	DI - DI - 000 (AT(- DA)
	LDI	ARO, AR2	; UPPER REAL BUTTERFLY OUTPUT			*AR1++, R7, R1	; R1 = BI * COS , (AI' = R4)
	ADDI	IRO, ARO, AR3	; LOWER REAL BUTTERFLY OUTPUT	11	STF	R4, #AR2++	DE - 40 · 70 DO(- 00
	LDI	AR3, AR1	; LOWER REAL BUTTERFLY INPUT	BFLY		+AR0++, R3, R5	;R5 = AR + TR ,BR′ = R2
	LSH	1, AR6	; DOUBLE GROUP COUNT	11	STF	R2, #AR3++	
	LSH	-2, AR5	; HALF BUTTERFLY COUNT	•			
	LSH	1, AR5	; CLEAR LSB		SWITCH OVER TO	J NEXT GROUP	
	LSH	-1,IR0	; HALF STEP FROM UPPER TO LOWER REAL	•	SUBF	01 00 00	P2 - T1 - P2 - P1
	. ~.		; PART		ADDF	R1, R0, R2	; R2 = T1 = R0 - R1
	LSH	-1, IR1	: STEP FROM OLD IMAGINARY TO NEW REAL	11	STF	R2, #AR0, R3 R5, #AR2++	; R3 = AI + TI , AR′ = R5
	ADDI	1, IR1	: VALUE		SUBF	R2, #AR0++(IR1), R4	- P4 = A1 - T1 - D1/ - D2
	1.05		; value ; dummy load, only for address update	11	SUBF	R3, *AR3++(IR1)	; R4 = A1 - TI , BI' = R3
;	ldf Ldf	+AR1++,R6 +AR7,R7	: R7 = COS		NOP	#AR1++(IR1)	: ADDRESS UPDATE
,	C.DF	******	; 17 - 000		MPYF	+AR1,R7,R1	; R1 = BI + COS , AI' = R4
RUPPE				11	STF	R4, #AR2++(IR1)	; KI - BI + COS , HI - N4
NOFTE				••	NPYF	*AR1,R6,R0	: RO = BR + SIN
	L PIPELINE		: ARO = UPPER REAL BUTTERFLY INPUT		MPYF	*AR1++, *AR7++, R0	R3 = TR = R1 - R0 , R0 = BR + C05
			; AR1 = LOWER REAL BUTTERFLY INPUT	11	SUBF	R0.R1.R3	; NS - M - MI NO , NO - DN - OO
			; AR2 = UPPER REAL BUTTERFLY OUTPUT		MPYF	*AR1++, R6, R1	: R1 = BI = SIN , R2 = AR - TR
			; AR3 = LOWER REAL BUTTERFLY OUTPUT	11	SUBF	R3, *AR0, R2	; RI - DI - JIN , RZ - HN IR
			THE INAGINARY PART HAS TO FOLLOW		ADDF	*AR0++, R3, R5	;R5 = AR + TR ,BR′ = R2
	LDF	+++AR7_R6	: R6 = SIN	11	STF	R2, #AR3++	; no - no - no - no
	HPYF	*AR1, R6, R1	R1 = BI + SIN		LDI	AR5, RC	
;	ADDF	*++AR4,R0,R3	: DUNHY ADDF FOR COUNTER UPDATE		201	1110,110	
•	MPYF	*AR1,R7,R0	; R0 = BR + CDS	;	SECOND BUTTER	FLY-TYPE:	
	NPYF	*AR1++, *AR7, R0	; R3 = TR = R0 + R1 , R0 = BR # SIN				
ł	ADDF	R0,R1,R3	,	:	TR = BI + COS	- BR # SIN	
1	MPYF	#AR1++, R7, R1	: R1 = BI + COS , R2 = AR - TR	;	TI = BI + SIN		
:	SUBF	R3, *AR0, R2	,,		AR' = AR + TR		
•	ADDF	+AR0++, R3, R5	;R5 = AR + TR , BR′ = R2		AI'= AI - TI		

					SUBF	#AR1++, #AR0++, R1	; BI' = R1 = AI - BI
* BI *	'= AI + TI			•	2. BUTTERFLY	:∎^0	
	RPTB	BFLY2		•	4005	-400 -401 0/	
	NPYF	++AR1, R7, R5	:R5 = BI + COS , (AR' = R5)		addf Subf	#AR0, #AR1, R6 #AR1++, #AR0++, R7	;AR′=R6 = AR + BR ;BR′= R7 = AR − BR
:	STF	R5, #AR2++	; NJ - DI = COS ; (HA - NJ)		ADDF	*AR0, *AR1, R4	AI' = R4 = AI + BI
•	ADDF	R1, R0, R2	; (R2 = TI = R0 + R1)		SUBF		(IRO),R5 ; BI' = R5 = AI - BI
	MPYF	*AR1.R6.R0	$(n_2 - 11 - n_0 + n_1)$; $R0 = BR + SIN$, $(R3 = AI + TI)$		STF	R2. #AR2++	: (AR' = R2)
:	ADDF	R2, #AR0, R3	; KU - DK * SIN , (KS - HI + 11)	11	STF	R3, +AR3++	; (BR' = R3)
•	SUBF	R2, #AR0++, R4	$(\mathbf{D}\mathbf{A} = \mathbf{A}\mathbf{I} + \mathbf{I}\mathbf{I} = \mathbf{D}\mathbf{I}/(\mathbf{a} + \mathbf{D}2)$		STF	R0, #AR2++	: (AI' = R0)
			; $(R4 = AI - TI , BI' = R3)$		STF	R1, #AR3++	; (BI' = R1)
:	SURF	R3, *AR3++	TO 00 05 00		STF	R6. #AR2++	; (B1 = R1) ; AR' = R6
		R0, R5, R3	TR = R3 = R5 - R0		STF		; BR′ = R7
	HPYF	*AR1++, R7, R0	; R0 = BR + COS , R2 = AR - TR			R7, #AR3++	
	SUBF	R3, #AR0, R2			STF	R4, +AR2++(IR0)	; AI' = R4
	NPYF	+AR1++, R6, R1	; R1 = BI + SIN , (AI' = R4)	11	STF	R5, #AR3++(IR0)	; BI′ = R5
1	STF	R4, #AR2++		•			
FLY2	addf	#AR0++,R3,R5	;R5 = AR + TR , BR′ = R2	•	3. BUTTERFLY	: w^m/4	
:	STF	R2, #AR3++		*			
ł					ADDF	*AR0++, #+AR1, R5	; AR' = R5 = AR + BI
	EAR PIPELINE				SUBF	*AR1, *AR0, R4	; AI' = R4 = AI - BR
					ADDF	#AR1++,#AR0,R6	; $BI' = R6 = AI + BR$
	addf	R1, R0, R2	$R_2 = TI = R0 + R1$		SUBF	*AR1++ , *AR0++ , R7	; BR = R7 = AR - BI
	ADDF	R2, *AR0, R3	; R3 = AI + TI	. *			
	STF	R5, #AR2++	; AR′ = R5	+	 BUTTERFLY 	: w^H/4	
	CHPI	AR6, AR4		+			
	BNED	GRUPPE	; DO FOLLOWING 3 INSTRUCTIONS		ADDF	*+AR1, *++AR0, R3	; AR′ = R3 = AR + BI
	SUBF	R2, +AR0++(IR1), R4	; $R4 = AI - TI$, $BI' = R3$		LDF	∗-A R7,R1	; R1 = 0 (FOR INNER LOOP)
1	STF	R3, #AR3++(IR1)		11	LDF	+AR1++,R0	; RO = BR (FOR INNER LOOP)
	LDF	+++AR7,R7	; R7 = COS		SUBF	#AR1++(IRO), #AR0++,	R2 ; BR′ = R2 = AR − BI
:	STF	R4, +AR2++(IR1)	; AI' = R4		STF	R5, #AR2++	; (AR′ = R5)
	NOP	*AR1++(IR1)	; BRANCH HERE	11	STF	R7, #AR3++	; (BR′ = R7)
					STF	R6, #AR3++	; (BI' = R6)
EN	D OF THIS BL	ITTERFLY GROUP		+			
۶.				•	5. TO M. BUT	TERFLY:	
	CHPI	4, IR0	; JUMP OUT AFTER LD(N)-3 STAGE	+			
	BNZ	STUFE	,		RPTB	BF2END	
				•			
+ SE	COND TO LAST	I STAGE			LDF	*AR7++.R7	: R7 = COS , ((AI' = R4))
				::	STF	R4. +AR2++	, , .
	LDI	EINPUT, ARO	: UPPER INPUT		LDF	*AR7++, R6	: R6 = SIN , (BR' = R2)
	LDI	ARO, AR2	UPPER OUTPUT		STF	R2. +AR3++	,
	ADDI	IRO, ARO, ARI	LOWER INPUT		MPYF	*+AR1.R6.R5	: R5 = BI + SIN , (AR' = R3)
	LDI	AR1, AR3	LOWER OUTPUT	11	STF	R3, #AR2++	,
	LDI	ESINTP2, AR7	POINTER TO TWIDDLE FACTOR		ADDF	R1, R0, R2	; (R2 = TI = R0 + R1)
		5, IR0	; DISTANCE BETWEEN TWO GROUPS		NPYF	#AR1,R7,R0	; RO = BR + COS , (R3 = AI + T
		eFG8M2, RC	, provide permetri nio onorio	11	ADDF	R2, +AR0, R3	, no - an - coo , no - m · i
		a 0012, NO			SUBF	R2, #AR0++(IR0), R4	: (R4 = AI - TI , BI' = R3)
FU	LL PIPELINE			11	STF	R3, +AR3++(IR0)	,
11	LE FIFELINE			**	ADDF	R0, R5, R3	: R3 = TR = R0 + R5
r F 1.	DUTTEOCI V.				HPYF	+AR1++,R6,R0	; R0 = BR + SIN , R2 = AR - TR
• •	BUTTERFLY	• •			SUBF	R3, +AR0, R2	; no - on + out , nz - m - n
,	4000		AR' = R2 = AR + BR		NPYF		- P1 - PI + COC (A1/ - P4)
	ADDF	+ARO, +AR1, R2				#AR1++,R7,R1	; R1 = BI + COS , (AI' = R4)
	SUBF	#AR1++, #AR0++, R3	; BR′ = R3 = AR - BR	11	SIF	R4, #AR2++(IR0)	
	addf	*ARO, *AR1, RO	; AI' = RO = AI + BI				

_

	ADDF	+AR0++, R3, R5	:R5 = AR + TR , BR′ = R2	11	STF	R3, +AR3	
11	STF	R2. #AR3++	, ,		STF	R4, +AR2	; AI′ = R4
*				*			
	MPYF	*+AR1, R6, R5	;R5 = BI + SIN , (AR′ = R5)	*	LAST STAGE W	ITH INTEGRATED BIT RE	VERSAL
11	STF	R5, #AR2++		*			
	SUBF	R1, R0, R2	(R2 = TI = R0 - R1)		LDI	einput, aro	; UPPER INPUT
	MPYF	*AR1, R7, R0	; R0 = BR * COS , (R3 = AI + TI)		L01	COUTPUT, AR2	; REAL OUTPUT !!!
11	ADDF	R2, +AR0, R3			LDI	€INPUTP2,AR1	; LONER INPUT
	SUBF	R2, #AR0++, R4	; (R4 = AI - TI , BI' = R3)		LDI	eoutp1,AR3	; IMAGINARY OUTPUT !!!
11	STF	R3, #AR3++			LDI	€SINTP2,AR7	; POINTER TO TWIDDLE FACTORS
	ADDF	R0, R5, R3	: R3 = TR = R0 + R5		LDI	EFFTSIZ, IRO	; bit reversal
	MPYF	+AR1++, R6, R0	, RO = BR * SIN , R2 = AR - TR		LÐI	3, IR1	; GROUP OFFSET
11	SUBF	R3, +AR0, R2			LDI	efg4m2,RC	
	HPYF	+AR1++(IR0),R7,R1	; R1 = BI + COS , (AI' = R4)	•			
::	STF	R4, *AR2++		+	FILL PIPELIN	E '	
	ADDF	#AR0++, R3, R3	:R3 = AR + TR , BR′ = R2	*			
11	STF	R2, #AR3++		+	1. BUTTERFLY	: w^0	
+		-,		+			
	HPYF	*+AR1, R7, R5	; R5 = BI + COS , (AR′ = R3)		ADDF	*AR0, *AR1, R6	; AR′ = R6 = AR + BR
11 1	STF	R3, #AR2++			SUBF	*AR1++, *AR0++, R7	; BR′ = R7 = AR – BR
	SUBF	R1, R0, R2	: (R2 = TI = R0 - R1)		SUBF	#AR1, #AR0, R4	; BI' = R4 = AI - BI
	NPYF	*AR1, R6, R0	: RO = BR * SIN , (R3 = AI + TI)		ADDF	*AR1++(IR1), *AR0++	+(IR1),R5 ; AI' = R5 = AI + BI
11	ADDF	R2, +AR0, R3		+			
	SUBF	R2, *AR0++(1R0), R4	; (R4 = AI - TI , BI' = R3)	+	2. BUTTERFLY	: w^H/4	
11	STF	R3. +AR3++(IR0)		+			
	SUBF	R0, R5, R3	; R3 = TR = R5 - R0		UBF	*+AR1, *AR0, R3	; BR′ = R3 = AR - BI
	MPYF	#AR1++, R7, R0	RO = BR + COS , R2 = AR - TR		LDF	*-AR7,R1	; R1 = 0 (FOR INNER LOOP)
11	SUBF	R3, +AR0, R2		11	LDF	*AR1++,R0	; RO = BR (FOR INNER LOOP)
	MPYF	#AR1++, R6, R1	RI = BI + SIN, (AI' = R4)		ADDF	#AR1++(IR1), #AR0++	+,R2 ; AR′ = R2 = AR + BI
11	STF	R4, +AR2++(IR0)			STF	R6, #AR2++(IR0)b	; (AR′ = R6)
	ADDF	*AR0++, R3, R5	;R5 = AR + TR , BR′ = R2	11	STF	R5, *AR3++(IR0)b	; (AI' = R5)
11	STF	R2, #AR3++			STF	R7, +AR2++(IR0)b	; (BR ′ = R7)
+		•		+			
	NPYE	*+AR1,R7,R5	: R5 = BI + COS , (AR' = R5)	+	3. TO M. BUT	TERFLY:	
11	STF	R5. #AR2++	, ,	+			
	ADDF	R1_R0_R2	(R2 = TI = R0 + R1)		PTB	BFLEND	
	MPYF	#AR1.R6.R0	: RO = BR * SIN , (R3 = AI + TI)	+			
11	ADDF	R2, *AR0, R3	,	+	17 CYCLES IF	FFT SIZE (1024 DUE 1	to the use of internal memory for bit
	SUBF	R2, +AR0++, R4	(R4 = AI - TI, y(L) = BI' = R3)	+	REVERSAL, 21	CYCLES IF FFT SIZE :	= 1024 due to the use of external memory
	STF	R3, #AR3++		•	FOR BIT REVE	rsal	
	SUBF	R0, R5, R3	; R3 = TR = R5 - R0	+			
	MPYF	#AR1++, R7, R0	R0 = BR + COS , R2 = AR - TR		LDF	+AR7++,R7	; R7 = COS , ((BI' = R4))
н	SUBF	R3, +AR0, R2		11	STF	R4, +AR3++(IR0)B	
BF2END	MPYF	#AR1++(IR0),R6,R1	; R1 = BI * SIN , R3 = AR + TR		LDF	#AR7++, R6	; R6 = SIN , (AR' = R2)
11	addf	#AR0++, R3, R3	, ,	11	STF	R2, #AR2++(IR0)B	
*					NPYF	++AR1.R6.R5	: R5 = BI + SIN (BR′ = R3)
* CLE	AR PIPELI	E		8	STF	R3, #AR2++(IR0)B	
+					ADDF	R1, R0, R2	; (R2 = TI = R0 + R1)
	STF	R2, #AR3++	; BR' = R2 , AI' = R4		MPYF	*AR1, R7, R0	; RO = BR + COS , (AI' = R3 = AI - TI)
	STF	R4, #AR2++	. ,		SUBF	R2, +AR0, R3	•
	ADDF	R1, R0, R2	: R2 = TI = R0 + R1		ADDF	R2, #AR0++(IR1), R4	; (BI' = R4 = AI + TI , AI' = R3)
		R2, *AR0, R3	R3 = AI + TI , AR' = R3	:1	STF	R3, #AR3++(IR0)B	
	HUUF						
::	addf Stf	R3, +AR2++	,,		ADDF	R0, R5, R3	; R3 = TR = R0 + R5

11	addf	R3, +AR0, R2	
	MPYF	+AR1++(IR1), R7, R1	; R1 = BI + COS , (BI' = R4)
11	STF	R4, +AR3++(IRO)B	
	SUBF	R3, #AR0++, R3	; BR′ = R3 = AR ~ TR , AR′ = R2
11	STF	R2, +AR2++(IR0)B	
*			
	MPYF	*+AR1, R7, R5	; R5 = BI + COS , (BR′ = R3)
11	STF	R3, +AR2++(IR0)B	
	SUBF	R1, R0, R2	; $(R2 = TI = R0 - R1)$
	MPYF	+AR1,R6,R0	; RO = BR * SIN , (AI' = R3 = AI - TI)
11	SUBF	R2, +AR0, R3	
	ADDF	R2, #AR0++(IR1), R4	; (BI' = R4 = AI + TI , AI' = R3)
11	STF	R3, +AR3++(IR0)B	
	SUBF	R0, R5, R3	; R3 = TR = R0 - R5
	MPYF	*AR1++, R7, R0	; R0 = BR + COS , AR′ = R2 = AR + TR
11	addf	R3, +AR0, R2	
BFLEND	MPYF	#AR1++(IR1),R6,R1	; R1 = BI + SIN , BR′ = R3 = AR - TR
11	SUBF	R3, +AR0++, R3	
¥			
+ CLEA	RPIPELINE		
*			
	STF	R2, *AR2++(IR0)B	; AR' = R2 , (BI' = R4)
11	STF	R4, +AR3++(IR0)B	
	addf	R1, R0, R2	; R2 = TI = R0 + R1
	SUBF	R2, +AR0, R3	; AI′ = R3 = A1 - TI , BR′ = R3
11	STF	R3, *AR2	
	ADDF	R2, +AR0, R4	; BI' = R4 = A1 + TI , AI' = R3
11	STF	R3, *AR3++(IR0)B	
	STF	R4, + AR3	; BI' = R4
*			
* END	of FFT		
*			
END:	NOP		
	NOP		
	NOP		
	NOP		
¥			
SELF	BR	SELF	
	.end		

*

ŧ AP	PENDIX A5						
*							
ŧ TI	TITLE: TWID1KBR.ASM						
F	TABLE WITH TWIDDLE FACTORS FOR A FFT UP TO A LENGTH OF 1024 COMPLEX						
		IDDLE FACTORS	for a FFT up to a length	I OF 1024 COMPLEX			
⊧ P0 ⊧	INTS.						
			SOURCE CODE : R2DIT.ASH	OR RODITE ASM			
		NALD WITH THE	SOUNCE CODE + NEDITING	ON NEDTIDINON			
	ITTEN BY :	RAIMUND MEYER	and Karl Schmarz	14.07.89			
ŀ		Lehrstuhl Fuer	NACHRICHTENTECHNIK				
ł		UNIVERSITAET E	rlangen-nuernberg				
F							
e le	NGTH OF TWI	ddle factor ta	BLE : 512 REAL VALUES (=	=1024 FFT)			
ŀ							
	**********	************	********	***************			
ł							
	.global .global						
	.global						
	.global						
		nachtel					
	.global						
ŧ.	1910041	-					
1	.set	1024	: FFT-LENGTH n				
nhalb	.set	512	; n/2				
nviert	.set	256	; n/4				
nachtel	.set	128	; n/8				
a	.set	10	; Number of stag	¥ES = lot(n)			
ł							
		of FFT-length					
	THE FIRST 1	6 VALUES OF TH	e table are needed				
ł							
fn	.set	2					
Inhalb	.set .set	16 8					
Inviert							
Inviert Inachte	i .set	4					
Enviert Enachte Em							
Enviert Enachte Em	l .set .set	4					
Enviert Fnachte Fn	i .set	4					
Enviert Fnachte Fm F	l .set .set	4					
Enviert Fnachte Fm F	l .set .set	4	0000e+000				
Enviert Fnachte Fm F	l .set .set .data	4 5					
Enviert Fnachte Fm F	l .set .set .data .float	4 5	0000e+000				
Anviert Anachte Ann An An Ann Ann Ann Ann Ann Ann Ann	l .set .set .data .float .float	4 5 1.0000000000 0.000000000 7.0710678118 7.0710678118	0000e+000 5548e-001 5548e-001				
Enviert Fnachte Fm F	l .set .set .data .float .float .float .float .float	4 5 1.0000000000 0.000000000 7.0710678118 7.0710678118 9.2387953251	0000e+000 5548e-001 5548e-001 1287e-001				
Enviert Fnachte Fm F	l .set .set .data .float .float .float .float .float .float	4 5 1.0000000000 0.000000000 7.0710678118 7.0710678118 9.2387793251 3.8268343236	0000e+000 \$548e-001 \$548e-001 \$287e-001 \$090e-001				
Enviert Fnachte Fm F	l .set .set .data .float .float .float .float .float	4 5 1.0000000000 0.000000000 7.0710678118 7.0710678118 9.2387953251	0000e+000 1548e-001 1548e-001 1287e-001 5090e-001 5090e-001				

float	7.11432195745216e-001
float	7.02754744457225e-001
float	6.13588464915452e-003
float	9.99981175282601e-001

*****	*********	**************	****************		.BSS .BSS	LPCNT, 1	; SECOND-LOOP COUNT
	PPENDIX B1				.BSS	JT, 1 IA1, 1	; JT COUNTER IN PROGRAM, P. 117 ; IA1 INDEX IN PROGRAM, P. 117
				*	.000	101,1	
<u>6</u>	NERIC PROGE		D-CODE RADIX-4 FFT COMPUTATION ON THE	FFT:			
	S320C30.			*			; INITIALIZE DATA LOCATIONS
	50200000			-	LDP	TEMP	: Command to Load Data Page Pointe
Th		S TAKEN FROM THE	BURRUS AND PARKS BOOK, P. 117. THE COMPLEX		LDI	ETEMP ARO	,
			Y, AND THE COMPUTATION IS DONE IN-PLACE.		LDI	estore, AR1	
					LDI	*AR0++, R0	: XFER DATA FROM ONE MEMORY TO THE
TH	E THIND E E	ACTORS ARE SUPPLY	IED IN A TABLE PUT IN A .DATA SECTION. THIS				OTHER
			E FILE TO PRESERVE THE GENERIC NATURE OF THE		STI	R0, #AR1++	,
			THE SIZE OF THE FFT N AND LOG4(N) ARE		LDI	*AR0++. R0	
			AND SPECIFIED DURING LINKING.		STI	R0. *AR1++	
ł					LDI	*AR0++, R0	
I IN	ORDER TO H	AVE THE FINAL RES	SULT IN BIT-REVERSED ORDER, THE TWO MIDDLE		STI	R0, *AR1++	
			RFLY ARE INTERCHANGED DURING STORAGE. NOTE		LDI	*ARO, RO	
			G WITH THE PROGRAM IN P. 117 OF THE BURRUS		STI	R0, #AR1	
	ID PARKS BOO			*			
•					LDP	FFTSIZ	; command to load data page pointe
AL	THOR: PANOS	E. PAPAMICHALIS			LDI	@FFTSIZ,R0	
	TEXAS	INSTRUMENTS	AUGUST 23, 1987		LDI	@FFTSIZ, IRO	
•					LDI	@FFTSIZ, IR1	
*****	*********	***************			LDI	0, AR7	
ł					STI	AR7, ESTAGE	; estage holds the current stage
	GLOBL	FFT	: ENTRY POINT FOR EXECUTION	*			; NUMBER
	GLOBL	N	FFT SIZE		LSH	1, IR0	; IRO=2*N1 (BECAUSE OF REAL/IMAG)
	GLOBL	M	LOG4(N)		LSH	-2, IR1	; IR1=N/4, POINTER FOR SIN/COS TAB
	GLOBL	SINE	ADDRESS OF SINE TABLE		LDI	1, AR7	
ł					STI	AR7, CRPTCNT	; INITIALIZE REPEAT COUNTER OF FIR
NP	.USECT	"IN", 1024	; MEMORY WITH INPUT DATA	*			; L00P ·
					LSH	-2,R0	
	.TEXT				STI	AR7, @IEINDX	; INITIALIZE IE INDEX
					ADD I	2,R0	
IN	ITIALIZE				STI	R0,€JT	; JT=R0/2+2
					SUBI	2,R0	
	. WORD	FFT	; STARTING LOCATION OF THE PROGRAM		LSH	1,R0	; R0=N2
ł				*			
	SPACE	100	; RESERVE 100 WORDS FOR VECTORS, ETC.	*	outer loop		
e Femp	. WORD	\$+2		LOOP	:		
TORE	. HORD	FFTSIZ	: BEGINNING OF TEMP STORAGE AREA		LDI	@INPUT, ARO	; ARO POINTS TO X(1)
	WORD	N			ADDI	RO, ARO, AR1	; AR1 POINTS TO X(I1)
	. WORD	n n			ADD I	R0, AR1, AR2	; AR2 POINTS TO X(I2)
	. WORD	SINE			ADDI	RO, AR2, AR3	; AR3 POINTS TO X(13)
	WORD	INP			LDI	ERPTCNT, RC	
		•••			SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIR
-	.BSS	FFTSIZ, 1	: FFT SIZE	*			
	.BSS	LOGEFT.1	: LOG4(FFTSIZ)	÷	FIST LOOP		
	.BSS	SINTAB, 1	SINE/COSINE TABLE BASE	÷			
	BSS	INPUT, 1	; AREA WITH INPUT DATA TO PROCESS		RPTB	BLK1	
	BSS	STAGE, 1	; FFT STAGE #		ADDF	*+AR0, *+AR2, R1	; R1=Y(I)+Y(I2)
	BSS	RPTCNT, 1	; REPEAT COUNTER		ADDF	*+AR3, *+AR1, R3	; R3=Y(I1)+Y(I3)
		IEINDX, 1	: IE INDEX FOR SINE/COSINE		ADDEF	R3, R1, R6	; R6=R1+R3

Appendix B1. Generic Program to Do a Looped-Code Radix-4 FFT on the TMS320C30

	SUBF	*+AR2, *+AR0, R4	: R4=Y(I)-Y(I2)		LDI	elal, AR7	
	STF	R6, #+AR0	: Y(I)=R1+R3		LDI	eIA1, AR4	OPENTS COOLES THEFY
	SUBF	R3,R1	: R1=R1-R3		ADD I	esintab, ara	; CREATE COSINE INDEX
	LDF	*AR2,R5	; R5=X(12)		ADDI	AR4, AR7, AR5	
	LDF				SUBI	1, AR5	; IA2=IA1+IA1-1
	ADDF	*+AR1,R7	; R7=Y(I1)		ADDI	AR7, AR5, AR6	
		*AR3, *AR1, R3	; R3=X(11)+X(13)		SUBI	1, AR6	; IA3=IA2+IA1-1
	ADDF	R5, *AR0, R1	; R1=X(I)+X(I2)	*			
	STF	R1, #+AR1	; Y(I1)=R1-R3	+	SECOND LOOP		
	ADDF	R3,R1,R6	; R6=R1+R3	+			
	SUBF	R5, +AR0, R2	; R2=X(I)-X(I2)		RPTB	BLK2	
	STF	R6, #AR0++(IR0)	; X(I)=R1+R3		ADDF	*+AR2, *+AR0, R3	; R3=Y(1)+Y(12)
	SUBF	R3, R1	; R1=R1-R3		ADDF	*+AR3, *+AR1, R5	: R5=Y(I1)+Y(I3)
	SUBF	#AR3, #AR1, R6	; R6=X(I1)-X(I3)		ADDF	R5, R3, R6	: R6=R3+R5
	SUBF	R7, *+AR3, R3	; -R3=Y(I1)-Y(I3) !!!		SUBF	*+AR2, *+AR0, R4	: R4=Y(I)-Y(I2)
	STF	R1, #AR1++(IR0)	; X(I1)=R1-R3		SUBF	R5.R3	R3=R3-R5
	SUBF	R6, R4, R5	: R5=R4-R6		ADDF	*AR2, *AR0, R1	: R1=X(I)+X(I2)
	ADDF	R6, R4	: R4=R4+R6		ADDF	*AR3, *AR1, R5	; R5=X(11)+X(13)
	STF	R5, *+AR2	: Y(12)=R4-R6		MPYF		: R6=R3+C02
	STF	R4, #+AR3	: Y(I3)=R4+R6			R3, *+AR5(IR1), R6	'
	SUBF	R3, R2, R5	: R5=R2-R3 !!!	11	STF	R6, #+AR0	; Y(I)=R3+R5
	ADDF	R3,R2			ADDF	R5, R1, R7	; R7=R1+R5
124			; R2=R2+R3 !!!		SUBF	*AR2,*AR0,R2	; R2=X(I)-X(I2)
.K1	STF	R5, #AR2++(1R0)	; X(I2)=R2-R3 !!!		SUBF	R5, R1	; R1=R1-R5
	STF	R2, #AR3++(IR0)	; X(I3)=R2+R3 !!!		MPYF	R1, #AR5, R7	; R7=R1+SI2
				11	STF	R7, *AR0++(IR0)	; X(I)=R1+R5
IF	THIS IS T	HE LAST STAGE, YOU A	RE DONE		SUBF	R7, R6	; R6=R3+C02-R1+SI2
					SUBF	*+AR3, *+AR1, R5	; R5=Y(I1)-Y(I3)
	LDI	estage, AR7			MPYF	R1, ++AR5(IR1), R7	: R7=R1+C02
	ADDI	1, AR7		::	STF	R6. *+AR1	Y(I1)=R3+C02-R1+SI2
	CMPI	ELOGFFT, AR7			MPYF	R3, #AR5, R6	: R6=R3+S12
	BZD	END			ADDF	R7, R6	: R6=R1+C02+R3+SI2
	STI	AR7, @STAGE	; CURRENT FFT STAGE		ADDF	R5, R2, R1	: R1=R2+R5
					SUBF	R5, R2	R2=R2-R5
MA	IN INNER LI	10P			SUBF	*AR3, *AR1, R5	; R5=X(I1)-X(I3)
					SUBF	R5,R4,R3	; R3=R4-R5
	LDI	1.AR7			ADDF		: R4=R4+R5
	STI	AR7, @IA1	: INIT IA1 INDEX			R5,R4	
	LDI	2. AR7	; INTI INI INDEX		MPYF	R3, *+AR4(IR1), R6	; R6=R3+C01
		,			STF	R6, *AR1++(IR0)	; X(I1)=R1+C02+R3+SI2
	STI	AR7, ELPONT	; INIT LOOP COUNTER FOR INNER LOOP		MPYF	R1, +AR4, R7	; R7=R1*SI1
LOP:					SUBF	R7,R6	; R6=R3+C01-R1+SI1
	LDI	2, AR6	; INCREMENT INNER LOOP COUNTER		MPYF	R1, *+AR4(IR1), R6	; R6=R1*C01
	ADDI	ELPONT, AR6		11	STF	R6, #+AR2	; Y(I2)≃R3*C01-R1*SI1
	LDI	ELPCNT, ARO			MPYF	R3, *AR4, R7	; R7=R3#SI1
	LDI	eiai, Ar7			ADDF	R7,R6	; R6=R1+C01+R3+SI1
	ADDI	€IEINDX,AR7	; IA1=IA1+IE		MPYF	R4, *+AR6(IR1), R6	; R6=R4+C03
	ADDI	EINPUT, ARO	; (X(I),Y(I)) POINTER	11	STF	R6, +AR2++(1R0)	: X(I2)=R1*C01+R3*SI1
	STI	AR7, @IA1			MPYF	R2, +AR6, R7	: R7=R2*SI3
	ADDI	RO, ARO, AR1	: (X(I1), Y(I1)) POINTER		SUBF	R7, R6	: R6=R4+C03-R2+SI3
	STI	AR6, ELPONT			MPYF	R2, #+AR6(IR1), R6	: R6=R2*C03
	ADDI	RO, AR1, AR2	: (X(12), Y(12)) POINTER		STF	R6. ++AR3	; Y(13)=R4+C03-R2+S13
	ADDI	RO, AR2, AR3	: (X(I3),Y(I3)) POINTER		MPYF	R4, +AR6, R7	: R7=R4*SI3
	LDI	ERPTONT, RC	,		ADDF	R7, R6	: R6=R2+C03+R4+SI3
	SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #	BLK		R6, +AR3++(IR0)	: X(13)=R2+C03+R4+S13
				BLK.	2 SIF	no, *HRJ**(INU)	; **13/=82#003#84#513
	CHPI	ejt, AR6	; IF LPCNT=JT, GO TO	*			
	BZD	SPCL	; SPECIAL BUTTERFLY				

	CHPI	ELPCNT, RO			STI	AR6, @IEINDX	
	BP	INLOP	; LOOP BACK TO THE INNER LOOP		LDI	RO, IRO	; N1=N2
	BR	CONT			LSH	-3, RO	
F .					ADDI	2, R0	
F SPI	ECIAL BUTT	Erfly for N=J			STI	RO, CUT	: JT=N2/2+2
ł					SUBI	2,R0	
PCL	LDI	IR1, AR4			LSH	1, R0	: N2=N2/4
	LSH	-1, AR4	; POINT TO SIN(45)		BR	LOOP	NEXT FFT STAGE
	ADDI	e SINTAB, AR4	; CREATE COSINE INDEX AR4=CO21				
•				 ST 	ORE RESULT	OUT USING BIT-REVER	SED ADDRESSING
	RPTB	BLK3					
	ADDF	+AR2, +AR0, R1	: R1=X(1)+X(12)	END:	LDI	@FFTSIZ,RC	: RC=N
	SUBF	+AR2, +AR0, R2	R2=X(I)-X(I2)		SUBI	1,RC	RC SHOULD BE ONE LESS THAN DESTRED
	ADDF	#+AR2, #+AR0; R3	: R3=Y(1)+Y(12)		LDI	OFFTSIZ, IRO	: IRO=SIZE OF FFT=N
	SUBF	#+AR2. #+AR0. R4	: R4=Y(1)-Y(12)		LDI	2, IR1	,
	ADDF	+AR3, +AR1, R5	; R5=X(11)+X(13)		LDI	EINPUT, ARO	
	SUBF	R1, R5, R6	; R6=R5-R1		LDP	STORE	
	ADDF	R5, R1	; R1=R1+R5		LDI	ESTORE, AR1	
	ADDF	#+AR3, #+AR1, R5	; R5=Y(11)+Y(13)			201012,1012	
	SUBF	R5,R3,R7	; R7=R3-R5		RPTB	BITRV	
	ADDF	R5,R3	; R3=R3+R5		LDF	*+AR0(1),R0	
	STF	R3, #+AR0	; Y(I)=R3+R5	11	LDF	*AR0++(IR0)B,R1	
	STF	R1, #AR0++(IR0)	: X(I)=R1+R5	BITRV	STF	R0, *+AR1(1)	
	SUBF	+AR3, +AR1, R1	: R1=X(11)-X(13)	11	STF	R1, #AR1++(IR1)	
	SUBF	*+AR3, *+AR1_R3	: R3=Y(11)-Y(13)	*	511		
	STF	R6, #+AR1	; Y(I1)=R5-R1	SELF	BR	SELF	; Branch to itself at the end
	STF	R7,#AR1++(1R0)	; X(11)=R3-R5	Vec	.END	JULL!	, broken to crocci ni me che
•	ADDF		: R5=R2+R3				
		R3, R2, R5					
	SUBF	R2,R3,R2	; R2=-R2+R3 !!!				
	SUBF	R1,R4,R3	; R3=R4-R1				
	ADDF	R1,R4	; R4=R4+R1				
	SUBF	R5, R3, R1	; R1=R3-R5				
	MPYF	*AR4,R1	; R1=R1+C021				
	ADDF	R5, R3	; R3=R3+R5				
	NPYF	#AR4,R3	; R3=R3+C021				
	STF	R1, #+AR2	; Y(12)=(R3-R5)+C021				
	SUBF	R4, R2, R1	; R1=R2-R4 !!!				
	HPYF	+AR4,R1	; R1=R1+C021				
	STF	R3, #AR2++(IR0)	; X(12)=(R3+R5)+C021				
	ADDF	R4, R2	; R2=R2+R4 !!!				
	HPYF	*AR4,R2	; R2=R2+C021 !!!				
ilk3	STF	R1, #+AR3	; Y(I3)=-(R4-R2)+C021 !!!				
	STF	R2, #AR3++(IR0)	; X(I3)=(R4+R2)+C021 !!!				
ŀ							
ł							
	CHPI	ELPCNT, RO					
	BPD	INLOP	; LOOP BACK TO THE INNER LOOP				
ł							
CONT	LDI	ERPTONT, AR7					
	LDI	@IEINDX, AR6					
	LSH	2, AR7	; INCREMENT REPEAT COUNTER FOR NEXT				
ł			; TIME				
	STI	AR7, ERPTONT					
	LSH	2, AR6	; IE=4+IE				

12

		•			
APPENDIX B2		FP	.SET	AR3	
NAME: fft_4 RADIX-4 COMPLEX FFT TO BE CALLED AS A C I	CINCTION	•			
NUME: TTLA NAUTA-4 CONFLEX FFT TO BE CALLED AS A C T	FUNCTION.		.GLOBL	_FFT_4	; ENTRY POINT FOR EXECUTION
SYNOPSIS:			.GLOBL	_SINE	; ADDRESS OF SINE TABLE
		•			
int fft_4(N, M, DATA) int N			.BSS	FFTSII,1	
			.BSS	LOGFFT,1	
int M NUMBER OF STAGES = LOG4(N)			.BSS	INPUT, 1	
float #data ARRAY WITH INPUT AND OUTPUT DATA		•			
PECCO ID TION			.TEXT		
DESCRIPTION:	THE THEREAD	•			
GENERIC FUNCTION TO DO A RADIX-4 FFT COMPUTATION ON		SINTAB	.word	_SINE	
THE DATA ARRAY IS 2+N-10NG, WITH REAL AND IMAGINARY		•			
NATING. THE PROGRAM IS BASED ON THE FORTRAN PROGRAM	IN THE BURRUS	* INI	TIALIZE C	FUNCTION	
AND PARKS BOOK, P. 117.		*			
TH ORDER TO HAVE THE ETHAL RECULT IN STA POWERSER OF	0050 TUE THO	_fft_4:		FP	; SAVE DEDICATED REGISTERS
IN ORDER TO HAVE THE FINAL RESULT IN BIT-REVERSED OF			LDI	SP,FP	
MIDDLE BRANCHES OF THE RADIX-4 BUTTERFLY ARE INTERC			PUSH	R4	
STORAGE, NOTE THIS DIFFERENCE WHEN COMPARING WITH TH			PUSH	R5	
P. 117. THE COMPUTATION IS DONE IN-PLACE, AND THE O			PUSH	R6	
DESTROYED. BIT REVERSAL IS IMPLEMENTED AT THE END O			PUSHF	R7	
IF THIS IS NOT NECESSARY, THIS PART CAN BE COODENTE			PUSH	AR4	
SINE/COSINE TABLE FOR THE TWIDDLE FACTORS IS EXPECT			PUSH	AR5	
DURING LINK TIME, AND IT SHOULD HAVE THE FOLLOWING I	FURNATE		PUSH	AR6	
.1.6.1			push	AR7	
.global _sine		*		- 55/01 00	
.data			LDI	+-FP(2),R0	; HOVE ARGUMENTS TO LOCATIONS MAT
_sine .float value1 = sin(O#2#pi/N)			STI	RO, OFFTSIZ	; The names in the program
.float value2 = sin(1#2#pi/N)			LDI	#-FP(3),R0	
·····			STI	RO, ELDOFFT	
.float value(5N/4) = sin((5=N/4-1)=2=p	1/N)		LDI	+-FP(4),R0	
			STI	RO, EINPUT	
THE VALUES value1, value2, ETC., ARE THE SINE WAVE		*			
N-POINT FFT, THERE ARE N+N/4 VALUES FOR A FULL AND		+ IN]	TIALIZE FF	TROUTINE	
OF THE SINE WAVE. IN THIS WAY, A FULL SINE AND COSI	NE PERIODARE	•			
AVAILABLE (SUPERINPOSED).			.BSS	STAGE, 1	; FFT STAGE #
			.BSS	RPTONT, 1	; REPEAT COUNTER
STACK STRUCTURE UPON THE CALL:			.BSS	IEINDX, 1	; IE INDEX FOR SINE/COSINE
++			.BSS	LPONT, 1	; SECOND-LOOP COUNT
-FP(4) : DATA :			.BSS	JT, 1	; JT COUNTER IN PROGRAM, P. 117
-FP(3) M			BSS	IA1,1	; IA1 INDEX IN PROGRAM, P. 117
-FP(2) N		•			
-FP(1) RETURN ADDR			LDI	OFFTS1Z,RO	
-FP(0) ; OLD FP ;			LDI	EFFTSIZ, IRO	
\$+			LDI	OFFTSIZ, IRI	
			LOI	0, AR7	
REGISTERS USED: RO, R1, R2, R3, R4, R5, R6, R7, ARO, AR1	, AKZ, AR3, AR4,	_	STI	AR7, ESTAGE	; ESTAGE HOLDS THE CURRENT STAGE
AR5, AR6, AR7, IR0, IR1, RS, RE, RC		•			; NUMBER
			LSH	1,IR0	; IRO=2+N1 (BECAUSE OF REAL/IMAG)
AUTHOR: PANOS E. PAPAMICHALIS			LSH	-2, IR1	; IR1=N/4, POINTER FOR SIN/COS TA
TEXAS INSTRUMENTS	OCTOBER 13, 1987		LDI	1, AR7	
			STI	AR7, ERPTONT	; INITIALIZE REPEAT COUNTER OF FI
***************************************	*****				; L00P

Appendix B2.

fft_

<u>4</u>-Radix-4 Complex FFT to Be Called

as a C

Function

	LSH	-2,R0		•			
	STI	AR7, @IEINDX	; INITIALIZE IE INDEX		N INNER LO	me	
	ADDI	2,R0		*			
	STI	RO, CJT	; JT=R0/2+2	-	LDI	1. AR7	
	SUBI	2,R0			STI	AR7. CIA1	: INIT IA1 INDEX
	LSH	1,R0	; R0=N2		101	2, 487	, mit mi mer
ł.					STI	AR7, OLPONT	; INIT LOOP COUNTER FOR INNER LOOP
00	iter Loop			INLOP:		HU, COUNT	
ł				1.4201	LDI	2, AR6	; INCREMENT INNER LOOP COUNTER
00P:					ADDI	ELPONT, AR6	, monenent inten ebb obsirier
	LDI	@INPUT, ARO	; ARO POINTS TO X(I)		LDI	ELPONT, ARO	
	ADDI	RO, ARO, AR1	; ARI POINTS TO X(II)			elal, AR7	
	ADDI	R0, AR1, AR2	: AR2 POINTS TO X(12)		ADDI	EIEINDX, AR7	: IA1=IA1+IE
	ADDI	RO, AR2, AR3	; AR3 POINTS TO X(I3)		ADDI	einput, ARO	(X(I),Y(I)) POINTER
	LDI	ERPTONT, RC			STI	AR7, EIA1	,
	SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #		ADDI	RO, ARO, AR1	: (X(11),Y(11)) POINTER
ŧ.					STI	AR6. @LPCNT	, (117,1117) (010.00
F FI	IST LOOP				ADDI	RO, AR1, AR2	; (X(12), Y(12)) POINTER
					ADD1	RO, AR2, AR3	(X(13),Y(13)) POINTER
	RPTB	BLK1			LDI	ERPTONT, RC	; (x(13), ((13)) FOINLER
	ADDF	*+AR0, *+AR2, R1	: R1=Y(I)+Y(I2)		SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED
	ADDF	*+AR3, *+AR1, R3	: R3=Y(I1)+Y(I3)		CMPI	eJT, AR6	: IF LPONT=JT, GO TO
	ADDF	R3, R1, R6	; R6=R1+R3		BZD	SPCL	SPECIAL BUTTERFLY
	SUBF	#+AR2, #+AR0, R4	: R4=Y(I)-Y(I2)		LDI	eIA1, AR7	; SICCIAL BOTTERCI
	STF	R6, #+AR0	; Y(I)=R1+R3		LDI	elal, AR4	
	SUBF	R3, R1	: R1=R1-R3		ADDI	esintab.ar4	: CREATE COSINE INDEX AR4
	LDF	*AR2,R5	; R5=X(12)		ADDI	AR4, AR7, AR5	; CALIFIE COOTAL TABLE HAVE
::	LDF	*+AR1, R7	; R7=Y(I1)		SUBI	1, AR5	; IA2=IA1+IA1-1
••	ADDF	*AR3, *AR1, R3	: R3=X(I1)+X(I3)		ADDI	AR7, AR5, AR6	; 182-181-181-1
	ADDF	R5, +AR0, R1	: R1=X(I)+X(I2)		SUBI	1,AR6	: IA3=IA2+IA1-1
11	STF	R1, ++AR1	; Y(I1)=R1-R3	+	3001	1,000	; 160-162/161-1
	ADDF	R3,R1,R6	; R6=R1+R3		OND LOOP		
	SUBF	R5, +AR0, R2	; R2=X(I)-X(I2)	* 500	JOND LOOP		
н	STF	R6, #ARO++(IRO)	: X(I)=RI+R3	*	RPTB	BLK2	
••	SUBF	R3, R1	; R1=R1-R3		ADDF		P2-V(1) (V(12))
	SUBF	*AR3, *AR1, R6	$R_{1} = R_{1} = R_{1}$		ADDF	#+AR2, #+AR0, R3 #+AR3, #+AR1, R5	; R3=Y(I)+Y(I2)
	SUBF	R7, *+AR3, R3	: -R3=Y(11)-Y(13) !!!		ADDF		; R5=Y(II)+Y(I3) : R6=R3+R5
	STF	R1, #AR1++(IR0)	: X(II)=R1-R3		SUBF	R5, R3, R6 #+AR2, #+AR0, R4	•
••	SUBF	R6,R4,R5	: R5=R4-R6		SUBF		; R4=Y(I)-Y(I2)
	ADDF		: R4=R4+R6			R5, R3	; R3=R3-R5
	STF	R6, R4 R5. *+AR2	; n=-n+mo : Y(12)=R4-R6		ADDF	*AR2, *AR0, R1	; R1=X(I)+X(I2)
					ADDF	#AR3, #AR1, R5	; R5=X(I1)+X(I3)
11	STF	R4, #+AR3	; Y(I3)=R4+R6 ; R5=R2-R3 !!!		MPYF	R3, ++AR5(IR1), R6	; R6=R3+C02
	SUBF	R3, R2, R5	; K3=K2=K3 !!! : R2=R2+R3 !!!		STF	R6, *+AR0	; Y(I)=R3+R5
	ADDF	R3, R2			ADDF	R5,R1,R7	; R7=R1+R5
BLK1	STF	R5, #AR2++(IR0)	; X(I2)=R2-R3 !!!		SUBF	*AR2, *AR0, R2	; R2=X(I)-X(I2)
::	STF	R2,*AR3++(IR0)	; X(I3)=R2+R3 !!!		SUBF	R5,R1	; R1=R1-R5
			V" 804/7		MPYF	R1, +AR5, R7	; R7=R1*SI2
	HIS IS T	he last stage, you af	R: LUINC	11	STF	R7, *AR0++(IR0)	; X(I)=R1+R5
ŀ					SUBF	R7,R6	; R6=R3+C02-R1+SI2
	LDI	ESTAGE, AR7			SUBF	*+AR3, *+AR1, R5	; R5=Y(I1)-Y(I3)
	ADDI	1, AR7			MPYF	R1, *+AR5(IR1), R7	; R7=R1=C02
	CHPI	elogfft, AR7		8	STF	R6, *+AR1	; Y(I1)=R3*C02-R1*SI2
	BZD	end			NPYF	R3, #AR5, R6	; R6=R3*SI2
	STI	AR7, @STAGE	; CURRENT FFT STAGE		ADDF	R7,R6	; R6=R1+C02+R3+SI2

106

	ADDF	R5, R2, R1	: R1=R2+R5		SUBF	R5, R3, R1	01-02 DE
	SUBF	R5, R2	: R2=R2-R5		MPYF		; R1=R3-R5
	SUBF	*AR3, *AR1, R5	: R5=X(I1)-X(I3)			*AR4,R1	; R1=R1+C021
	SUBF	R5, R4, R3	: R3=R4-R5		ADDF	R5,R3	; R3=R3+R5
	ADDF	R5, R4	: R4=R4+R5		MPYF	*AR4,R3	; R3=R3+C021
	MPYF	R3, *+AR4(IR1), R6	: R6=R3+C01	11	STF	R1, *+AR2	; Y(I2)=(R3-R5)+C021
11	STF	R6, *AR1++(IR0)	; X(I1)=R1*C02+R3*S12		SUBF	R4, R2, R1	; R1=R2-R4 !!!
	MPYF	R1, *AR4, R7	: R7=R1+SI1		MPYF	*AR4,R1	; R1=R1*C021
	SUBF	R7, R6	; R/=R1=S11 ; R6=R3+C01-R1+SI1	11	STF	R3, #AR2++(IR0)	; X(12)=(R3+R5)+C021
	MPYF	R1,*+AR4(IR1),R6	; R6=R1*C01		ADDF	R4,R2	; R2=R2+R4 !!!
	STF	R6. #+AR2	; Y(I2)=R3*C01~R1*SI1		MPYF	*AR4,R2	; R2=R2*C021
				BLK3	STF	R1,*+AR3	; Y(I3)=-(R4-R2)*C021 !!!
	MPYF Addf	R3, *AR4, R7	; R7=R3+SI1	11	STF	R2, *AR3++(IR0)	; X(I3)=(R4+R2)*CO21 !!!
		R7,R6	; R6=R1*C01+R3*SI1	*			
	MPYF	R4, ++AR6(IR1), R6	; R6=R4+C03		CMPI	ELPONT, RO	
11	STF	R6, +AR2++(IR0)	; X(I2)=R1*C01+R3*SI1		BPD	INLOP	; LOOP BACK TO THE INNER LOOP
	MPYF	R2, #AR6, R7	; R7=R2*SI3	*			
	SUBF	R7,R6	; R6=R4*C03-R2*SI3	CONT	LDI	ERPTONT, AR7	
	NPYF	R2,*+AR6(IR1),R6	; R6=R2*C03		LDI	@IEINDX,AR6	
11	STF	R6, *+AR3	; Y(I3)=R4*C03-R2*SI3		LSH	2, AR7	; INCREMENT REPEAT COUNTER FOR NEXT
	MPYF	R4, *AR6, R7	; R7=R4*SI3	*			; TIME
	ADDF	R7, R6	; R6=R2*C03+R4*SI3		STI	AR7, ERPTONT	
BLK2	STF	R6, *AR3++(IR0)	; X(I3)=R2*C03+R4*SI3		LSH	2, AR6	; IE=4∗IE
¥					STI	AR6, @IEINDX	
	CMPI	ELPONT, RO			- LDI	RO, IRO	; N1=N2
	BP	INLOP	; LOOP BACK TO THE INNER LOOP		LSH	-3, R0	
	BR	CONT			ADDI	2,R0	
*					STI	RO, CJT	: JT=N2/2+2
* SP	ECIAL BUTT	ERFLY FOR W=J			SUBI	2,R0	,
×					LSH	1,R0	: N2=N2/4
SPCL	LDI	IR1, AR4			BR	LÓOP	NEXT FFT STAGE
	LSH	-1, AR4	: POINT TO SIN(45)	*			,
	ADDI	ESINTAB, AR4	CREATE COSINE INDEX AR4=CO21	* D	O THE BIT-F	EVERSING OF THE OUTP	чт
*		,	,	+			
	RPTB	BLK3		END:	LBI	@FFTS1Z,RC	; RC=N
	ADDF	*AR2, *AR0, R1	: R1=X(I)+X(I2)		SUBI	1.RC	RC SHOULD BE ONE LESS THAN DESIRED #
	SUBF	*AR2, *AR0, R2	R2=X(I)-X(12)		LDI	@FFTS1Z, IRO	IRO=SIZE OF FFT=N
	ADDF	*+AR2, *+AR0, R3	R3=Y(I)+Y(I2)		LDI	@INPUT, ARO	
	SUBF	*+AR2, *+AR0, R4	R4=Y(I)-Y(I2)		LDI	@INPUT, AR1	
	ADDF	*AR3, *AR1, R5	; R5=X(I1)+X(I3)	*			
	SUBF	R1, R5, R6	R6=R5-R1		RPTB	BITRV	
	ADDF	R5, R1	: R1=R1+R5		CMPI	ARO, AR1	
	ADDF	*+AR3, *+AR1, R5	: R5=Y(I1)+Y(I3)		BGE	CONT	
	SUBF	R5, R3, R7	: R7=R3-R5		LDF	*ARO, RO	
	ADDF	R5,R3	, R3=R3+R5	11	LDF	*AR1,R1	
	STF	R3, *+AR0	; Y(I)=R3+R5	11	STF	RO, *AR1	
::	STF	R1, #AR0++(IR0)	• X(I)=R1+R5	11	STF	R1, +AR0	
	SUBF	*AR3, *AR1, R1	: R1=X(I1)-X(I3)		LDF	*+AR0(1),R0	
	SUBF	*HR3,*HR1,R1 *+AR3,*+AR1,R3	: R3=Y(11)-Y(13)	11	LDF	*+HR0(1),R0 *+AR1(1),R1	
	SUBF	, ,	; K3=f(11)-f(13) ; Y(11)=R5-R1		STF	R0. *+AR1(1)	
		R6,	; Y(11)=K3-K1 ; X(11)=R3-R5		STF	R0,**#R1(1) R1,*+AR0(1)	
::	stf Addf			CONT	NOP	*++AR0(2)	
		R3, R2, R5	; R5=R2+R3 : R2=-R2+R3 !!!	BITRV	NOP	*AR1++(IR0)B	
	SUBF	R2,R3,R2		911RV *	NUL		
	SUBF	R1,R4,R3	; R3=R4-R1		COTODE THE	REGISTER VALUES AND	DETUDA
	ADDF	R1,R4	; R4=R4+R1	* 10	LOTURE THE	REDISTER VALUES AND	

107

Appendix C.Radix-2 Real FFT

-	-
- 57	
-	-
-	`

						CMPI	AR1, AR0	; XCHANGE LOCATIONS ONLY
APP	PENDIX C1					BGE	CONT	; IF ARO <ar1< td=""></ar1<>
						LDF	+ARO, RO	
GEN	FRIC PROGE	AN TO DO A RADIX-	2 REAL FFT COMPUTATI	Ion on the this320C30	11	LDF	*AR1,R1	
GEN						STF	R0, #AR1	
THE	PROGRAM 1	S TAKEN FROM THE	PAPER BY SORENSEN FI	TAL., JUNE 1987 ISSUE	11	STF	R1.*AR0	
		CTIONS ON ASSP.	THE CIT DI SONCHOLINE	HE1, OONE 1707 1000E	CONT	NOP	*AR0++	
UF	THE TRANSP	CITONS ON HOOF.			BITRV	NOP	*AR1++(IR0)B	
The		TA OFFICE IN INTE	RNAL MEMORY. THE COM	DUTATION TO DONE	*		ANAL COLUMN D	
			DONE AT THE BEGINNIN			метитио т	WITTERFLIES	
114-	TLAUE. THE	BIT REVERSEL IS	DONE HI THE DEGIMATE	NO OF THE PROORHIN,	*		SOTTERFEIES	
		*******		A DATA CONTINUE THIS	*	LDI	CINPUT, ARO	: ARO POINTS TO X(I)
				A .DATA SECTION. THIS				: REPEAT N/2 TIMES
				HE GENERIC NATURE OF THE		LDI	IRO, RC	
			THE SIZE OF THE FFT			SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED
			AND SPECIFIED DURING	G LINKING. THE LENGTH OF	*	0070	P1 // /	
The	TABLE IS	N/4 + N/4 = N/2.				RPTB	BLK1	DA 1/71-1/7-41
						ADDF	*+AR0, *AR0++, R0	; R0=X(I)+X(I+1)
AUT		E. PAPAMICHALIS				SUBF	*AR0, *-AR0, R1	; R1=X(I)-X(I+1)
	TEXAS	5 INSTRUMENTS		SEPTEMBER 8, 1987	BLK1	STF	R0,∗-AR0	; X(I)=X(I)+X(I+1)
					11	STF	R1, *AR0++	; X(I+1)=X(I)-X(I+1)
	.GLOBL	FFT	; ENTRY POINT F	OR EXECUTION	*			
	.GLOBL	N	; FFT SIZE		+ FI	rst pass ()F THE D0−20 L00P (S	TAGE K=2 IN DO-10 LOOP)
	.GLOBL	M	; LOG2(N)		¥			
	.GLOBL	SINE	; ADDRESS OF SI	INE TABLE		LDI	@INPUT, ARO	; ARO POINTS TO X(1)
						LDI	2, IR0	; IR0=2=N2
NP	.USECT	"IN", 1024	; MEMORY WITH I	INPUT DATA		LDI	@FFTSIZ,RC	
	.BSS	OUTP, 1024	MEMORY WITH C	NUTPUT DATA		LSH	-2,RC	: REPEAT N/4 TIMES
		,	,			SUBI	1.RC	RC SHOULD BE ONE LESS THAN DESIRED
	.TEXT				*		-,	1
						RPTB	BLK2	
INI	TIALIZE					ADDF		+(IRO),RO ; RO=X(I)+X(I+2)
101	1100100					SUBF		R1 : R1 = X(I) - X(I+2)
	.WORD	FFT	. STARTING LOCA	ATION OF THE PROGRAM		NEGF	*+AR0, R0	: R0=-X(I+3)
	. WORD	TT I	; STRATING LOOP		11	STF	R0. +-AR0(IR0)	X(I)=X(I)+X(I+2)
	. SPACE	100	. DECEDUE 100 L	WORDS FOR VECTORS, ETC.	BLK2	STF	R1, +AR0++(IR0)	; X(I+2)=X(I)-X(I+2)
	. OF HUC	100	; NEGENVE 100 W	ands for vectors, etc.	BCK2	STF	R0. *+AR0	; x(1+2)=-x(1)=x(1+2) ; x(1+3)=-x(1+3)
	. WORD	N				511	HU, *+AKU	; 1(1+3)=-1(1+3)
FTSIZ					*			
DGFFT	.WORD	M SINE			+ M4	IN LOUP (FT STAGES)	
INTAB	WORD				*			
NPUT	. WORD	INP				LDI	@FFTSIZ, IRO	104 100F# 500 F
UTPUT	.word	OUTP				LSH	-2, IR0	; IRO=INDEX FOR E
						LDI	3,R5	; R5 HOLDS THE CURRENT STAGE NUMBER
FT:	LDP	FFTSIZ	; command to lo	ad data page pointer		LDI	1,R4	; R4=N4
						LDI	2,R3	; R3=N2
D0	THE BIT-RE	VERSING AT THE BE	GINNING		LOOP	LSH	-1, IR0	; E=E/2
						LSH	1,R4	; N4=2*N4
	LDI	@FFTSIZ,RC	; RC≕N			LSH	1,R3	; N2=2*N2
	SUBI	1,RC	; RC SHOULD BE	ONE LESS THAN DESIRED #	¥			
	LDI	EFFTSIZ, IRO			* IN	NER LOOP	DO-20 LOOP IN THE P	ROGRAM)
	LSH	-1, IRO	; IRO≕HALF THE	SIZE OF FFT=N/2				
	LDI	EINPUT, ARO				LDI	€INPUT, AR5	: AR5 POINTS TO X(1)
	LDI	€INPUT, AR1			INLOP	LDI	IRO, ARO	
						ADDI	ESINTAB, ARO	; ARO POINTS TO SIN/COS TABLE

*						
	LDI	AR5, AR1			NOP NOP	
	ADDI	1, AR1	; AR1 POINTS TO X(I1)=X(I+J)		1404	
	LDI	AR1, AR3		END	BR	END
	ADDI	R3, AR3	; AR3 POINTS TO X(I3)=X(I+J+N2)	2.12	END	
	LDI	AR3, AR2				
	SUBI	2, AR2	; AR2 POINTS TO X(I2)=X(I-J+N2)			
	ADDI	R3, AR2, AR4	; AR4 POINTS TO X(I4)=X(I-J+N1)			
*						
	LDF	#AR5++(IR1),R0	; R0=X(I)			
	addf	*+AR5(IR1),R0,R1	; R1=X(I)+X(I+N2)			
	SUBF	R0, #++AR5(IR1), R0	; R0=-X(I)+X(I+N2)			
11	STF	R1,*-AR5(IR1)	; X(I)=X(I)+X([+N2)			
	NEGF	RO	; R0=X(I)-X(I+N2)			
	NEGF	#++AR5(IR1),R1	; R1=-X(I+N4+N2)			
11	STF	R0, *AR5	; X(I+N2)=X(I)-X(I+N2)			
	STF	R1, + AR5	; X(I+N4+N2)=-K(I+N4+N2)			
•						
* IN	NERMOST LO	0P				
*						
	LDI	@FFTSIZ, IR1				
	LSH	-2, IR1	; IR1=SEPARATION BETWEEN SIN/COS TBLS			
	LDI	R4,RC				
	SUBI	2, RC	; REPEAT N4-1 TIMES			
*	RPTB	BLK3				
	MPYF		; R0=X(I3)*COS			
	HPYF					
	MPYF	*AR4,*AR0,R1 *AR4,*+AR0(IR1),R1	; R1=X(I4)*SIN ; R1=X(I4)*COS			
::	ADDF		; R1=x(14)*C0S+X(14)*SIN			
11	MPYF	R0,R1,R2 #AR3,#AR0++(IR0),R0				
	SUBF	• • •				
	SUBF	R0,R1,R0 *AR2,R0,R1	; RO=-X(I3)*SIN*X(I4)*COS !!! ; R1=-X(I2)*RO !!!			
	ADDF	*AR2,R0,R1	; R1=X(12)+R0 !!!			
;;	STF	R1, #AR3++	; X(I3)=-X(I2)+R0 !!!			
,,	ADDF	*AR1, R2, R1	; R1=X(I1)+R2			
11	STF	*HR1, #AR4	; X(I4)=X(I2)+R0 !!!			
	SUBF	R2, #AR1, R1	; R1=X(11)-R2			
	STF	R1, #AR1++	; X(I1)=X(I1)+R2			
BLK3	STF	R1, *AR2	; X(I2)=X(I1)-R2			
*	0.1					
	SUBI	EINPUT, AR5				
	ADDI	R4, AR5	: AR5=I+N1			
	CMPI	efftsiz, AR5				
	BL TD	INLOP	: LOOP BACK TO THE INNER LOOP			
	ADDI	einput, AR5				
	NOP					
	NOP					
*						
	ADDI	1,R5				
	CMPI	elogfft,R5				
	BLE	LOOP				
	NOP					
	NOP					

BRANCH TO ITSELF AT THE END

			+			
APPENDIX C2			FP t	.SET	AR3	
			*	GLOBL	_FFT_RL	: ENTRY POINT FOR EXECUTION
NAME:				GLOBL	SINE	; ADDRESS OF SINE TABLE
fft_rl	- RADIX-2 REAL FFT TO BE CA	LED AS A C FUNCTION.	+	·ucule		; HODRESS OF STRE THELE
SYNOPSIS:				.BSS	FFTSIZ, 1	
	l(N, M, data)			.BSS	LOGFFT, 1	
int N	FFT SIZE: N=2**#			.BSS	INPUT, 1	
int M	NUMBER OF STAGES = LOG2(N)					
	ta ARRAY WITH INPUT AND	NITENIT DATA		.TEXT		
TIOAL TOAL		DIFUT DATA				
050001071000			SINTAB	.word	_SINE	
DESCRIPTION:					20114	
		COMPUTATION ON THE THS320C30.	* INT	IALIZE C	FUNCTION	
		REAL DATA. THE OUTPUT IS STORED	+	Inclus o		
	ME LOCATIONS WITH REAL AND		_FFT_RL:	DICU	FP	ANE DEDICATED DECICTEDE
FOLLOWS	R(0), R(1),, R(N/2), I(N	(2-1),, 1(1)	_r / _n.	LDI		; SAVE DEDICATED REGISTERS
					SP,FP	
		Rogram in the paper by sorensen		PUSH	R4	
		ASSP. THE COMPUTATION IS DONE		PUSH	R5	
	AND THE ORIGINAL DATA IS D			PUSH	AR4	
IMPLEMENT	ED AT THE BEGINNING OF THE I	FUNCTION. IF THIS IS NOT		PUSH	AR5	
NECESSARY	, THIS PART CAN BE COMMENTED) OUT.	*			
				LDI	+-FP(2),R0	; MOVE ARGUMENTS TO LOCATIONS MATCH
THE SINE/	COSINE TABLE FOR THE TWIDDL	FACTORS IS EXPECTED TO BE		STI	RO, OFFTSIZ	; The names in the program
SUPPLIED	DURING LINK TIME, AND IT SH	JULD HAVE THE FOLLOWING FORMAT:		шı	#-FP(3),R0	
				STI	RO, ELOGFFT	
	.global _sine			LDI	*-FP(4),R0	
	.data			STI	RO,€INPUT	
_51De	.float value1 = sin(0+2+	si/N)	ŧ			
	.float value2 = sin(1#2#		* D0 1	HE BIT RE	VERSING AT THE BEO	GINNING
			*			
	.float value(N/2) = co	;((N/4)#2*pi/N)		LDI	@FFTSIZ,RC	; RC=N
				SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRE
THE VALUE	S value1 TO value(N/4) ARE	THE FIRST QUARTER OF THE SINE		LDI	@FFTS12,IRO	
PERIOD AN	Dd value(N/4+1) Tû value(N/	2) Are the first quarter of the		LSH	-1,IR0	; IRO=HALF THE SIZE OF FFT=N/2
COSINE PE	RIOD.			LDI	@INPUT, ARO	
				LDI	€INPUT, AR1	
STACK STR	IUCTURE UPON THE CALL:		*			
	++			rptb	BITRV	
-FP(4)	i data i			CMPI	AR1, ARO	; XCHANGE LOCATIONS ONLY
-FP(3)	: M :			BGE	CONT	IF AROKAR1
-FP(2)	; N ;			LDF	*ARO, RO	
-FP(1)	RETURN ADDR		11	LDF	*AR1,R1	
-FP(0)	I OLD FP I			STF	R0, +AR1	
	++		11	STF	R1, *ARO	
			CONT	NOP	*AR0++	
REGISTERS USED	RO, R1, R2, R3, R4, R5, A	10. AR1. AR2. AR4. AR5. IR0.	BITRV	NOP	*AR1++(IR0)B	
	IR1, RS, RE, RC		*	-		
	ana, no, ne, no		-	TH-TWO RI	TTERFLIES	
	F. PAPAMICHALIS		+			
AUTHOR: PANOS						
AUTHOR: PANOS TEXAS	INSTRUMENTS	OCTOBER 13 1987		LDI	EINPUL ARO	
	INSTRUMENTS	OCTOBER 13, 1987		LDI LDI	€INPUT, ARO IRO, RC	; ARO POINTS TO X(I) ; REPEAT N/2 TIMES

Appendix C2. fft rl-Radix-2 Real FFT to Be Called as a C Function

112

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

-

*	RPTB B	LKI			NEGF	#++AR5(IR1),R1	; R1=-X(I+N4+N2)
			; R0=X(I)+X(I+1)	11	STF	R0, +AR5	; X(1+N2)=X(1)-X(1+N2)
			R1=X(I)-X(I+1)		STF	R1, +AR5	; X(I+N4+N2)=-X(I+N4+N2)
			·	÷			
BLK1			; X(I)=X(I)+X(I+1)	÷	INNERNOST LOOP		
:: *	STF R	1, *AR 0++	; X(I+1)=X(I)-X(I+1)	•			
		e do-20 loop (stage	K-2 TN DD-10 (000)		LDI	ØFFTSIZ, IR1	
* ''	Not this of the	L DO 20 LOUR (31HOL			LSH	-2, IR1	; IR1=SEPARATION BETWEEN SIN/COS TB
-	LDI e	INPUT, ARO	; ARO POINTS TO X(I)		LDI	R4,RC	
			; IRO=2=N2		SUBI	2, RC	; REPEAT NA-1 TIMES
		FFTSIZ,RC	; 110-2-112	+			
			: REPEAT N/4 TIMES		RPTB	BLK3	
			RC SHOULD BE ONE LESS THAN DESIRED #		NPYF	*AR3, *+AR0(IR1), R0	; R0=X(I3)+COS
*	5001 1	,	The should be one less think besthed w		MPYF		; R1=X(I4)*SIN
-	RPTB B	LK2			MPYF	#AR4, #+AR0(IR1), R1	; R1=X(I4)=COS
			0),R0 ; R0=X(I)+X(I+2)	11	ADDF		; R2=X(I3)+COS+X(I4)+SIN
		AR0, *-AR0(IR0), R1			MPYF	*AR3, *AR0++(IR0), R0	; RO=X(I3)+SIN
			; R0=-X(1+3)		SUBF	R0,R1,R0	; R0≈-X(I3)*SIN+X(I4)*COS !!!
11			x X(I) = X(I) + X(I+2)		SUBF	*AR2, R0, R1	; R1=-X(12)+R0 !!!
BLK2			; X(1)-X(1)-X(1+2) ; X(1+2)=X(1)-X(1+2)		ADDF	*AR2, R0, R1	; R1=X(I2)+R0 !!!
11			; X(1+2)-X(1)-X(1+2) ; X(1+3)=-X(1+3)	11	STF	R1, +AR3++	; X(I3)=-X(I2)+R0 !!!
	5// 1	0,*****	; *(1+3)=-*(1+3)		ADDF	*AR1,R2,R1	; R1=X(I1)+R2
* * MA	IN LOOP (FFT S	740501		11	STF	R1, +AR4	: X(14)=X(12)+R0 !!!
т пн 8	IIN LOUP (PP) 5	(HOES)			SUBF	R2, #AR1, R1	; R1=X(I1)-R2
*	LDI e	CCTC17 100		11	STF	R1, *AR1++	; X(I1)=X(I1)+R2
		FFTSIZ,IRO 2,IRO	TRO-THREE FOR F	BLK3	STF	R1, #AR2	; X(I2)=X(I1)-R2
			; IRO=INDEX FOR E	+			
			; R5 HOLDS THE CURRENT STAGE NUMBER		SUBI	EINPUT, AR5	
			; R4=N4		ADDI	R3, AR5	: AR5=I+N1
000			; R3=N2		CMPI	EFFTSIZ, AR5	
LOOP			; E=E/2		BLED	INLOP	: LOOP BACK TO THE INNER LOOP
			; N4=2*N4		ADD I	@INPUT, AR5	
	LSH 1	,R3	; N2=2+N2		NOP	,	
* * IN	NCD 1 000 / DO 0	0 LOOP IN THE PROGR	AM)		NOP		
* 1N *	NCK LOUP (DU-2	U LOUP IN THE PROOR	HT()	*			
	LDI e	INPUT, AR5	; ARS POINTS TO X(I)		ADDI	1,R5	
INLOP		RO, ARO	; HAS FOINTS TO XIT		CMPI	eLOGFFT,R5	
1.42.01		· ·	; ARO POINTS TO SIN/COS TABLE		BLE	LOOP	
			; IR1=N4	•			
*		7,111	; 1112-117	•	RESTORE TH	e register values an	id return
	LDI A	R5, AR1		*			
			; AR1 POINTS TO X(I1)=X(I+J)			AR5	
		R1, AR3				AR4	
			: AR3 POINTS TO X(13)=X(1+J+N2)			R5	
		R3.AR2	,			R4	
			; AR2 POINTS TO X(12)=X(1-J+N2)			FP	
			; AR4 POINTS TO X(I4)=X(I-J+N1)		RETS		
	LDF *	AR5++(IR1),R0	; R0=X(1)				
	ADDF +	+AR5(IR1),R0,R1	R1=X(I)+X(I+N2)				
			; R0=-X(I)+X(I+N2)				
11			, X(I)=X(I)+X(I+N2)				

ł				LOOP	LDI		; ARS POINTS TO X(I)
APPE	ENDIX C3				LDI	IRO, ARO	
					ADDI		; ARO POINTS TO SIN/COS TABLE
GENE	ERIC PROGR	WI TO DO A RADIX-2	2 REAL INVERSE FFT COMPUTATION ON THE	INLOP	LDI	R4, IR1	; IR1=N4
THS3	320030.			•		ADT 404	
					LDI ADDI	AR5, AR1 1, AR1	; AR1 POINTS TO X(I1)=X(I+J)
			RNAL MEMORY. THE COMPUTATION IS DONE		LDI	AR1, AR3	; HRI PUINIS IU X(11)-A(1+0)
			DONE AT THE BEGINNING OF THE PROGRAM. THE		ADDI		: AR3 POINTS TO X(I3)=X(I+J+N2)
INPU	II DATA ARO	stored in the Fo	ULLUWING URDER:		LDI	AR3, AR2	; HIS FUINTS TO X(15/-X(1+0+HZ)
05/0	N DC(1)		1/2 1) TH(1)		SUBI		; AR2 POINTS TO X(12)=X(1-J+N2)
HE (U	//, MC(1/,	, RE(N/2), IN(N	w2-17,, 18(17		ADDI		AR4 POINTS TO X(I4)=X(I-J+N1)
THE		THE ARE SHEPT	ED IN A TABLE PUT IN A .DATA SECTION. THIS			,,	,
			FILE TO PRESERVE THE GENERIC NATURE OF THE		NOP	+++AR5(IR1)	POINT TO X(I+N4)
			THE SIZE OF THE FFT N AND LOG2(N) ARE		ADDF	*-AR5(IR1),*+AR5(IR1	
			AND SPECIFIED DURING LINKING. THE LENGTH OF		SUBF	*+AR5(IR1), *-AR5(IR1),R1
		1/4 + N/4 = N/2.			STF	R0, *-AR5(IR1)	; X(I)=X(I)+X(I+N2)
					STF		x(I+N2)=X(I)-X(I+N2)
AUTH	KOR: PANOS	PAPAMICHALIS	DECEMBER 21, 1988	11	LDF	*AR5, RO	
	TEXAS	INSTRUMENTS			MPYF	2.0,R0	
					STF	R0, +-AR5(IR1)	; X(I+N4)=2=X(I+N4)
	.GLOBL	1FFT	; ENTRY POINT FOR EXECUTION	8	LDF	*++AR5(IR1),R1	
	. GLOBL	N	FFT SIZE		MPYF	-2.0,R1	
	.GLOBL	H	; LOG2(N)		STF	R1, #AR5++(IR1)	; X(I+N4+N2)=-X(I+N4+N2)#2
	GLOBL	SINE	; ADDRESS OF SINE TABLE	+			
					NERMOST LO	DP	
	.BSS	INP, 1024	; MEMORY WITH INPUT DATA	*			
					LDI	@FFTSIZ, IR1	
	.TEXT				LSH		; IR1=SEPARATION BETWEEN SIN/COS TB
					LDI	R4,RC	
INIT	IALIZE				SUBI	2, RC	; REPEAT N4-1 TIMES
				÷	RPTB	N 1/0	
	. WORD	IFFT	; STARTING LOCATION OF THE PROGRAM		SUBF	BLK3	D1-T1-Y(11) Y(10)
	CRACE		DECEDUE 100 HODDE FOR HECTORS		ADDF	#AR2, #AR1, R1 #AR2, #AR1, R0	; R1=T1=X(I1)-X(I2)
	. SPACE	100	; RESERVE 100 WORDS FOR VECTORS, ETC.		NPYF		; R0=T1+C0S
TSIZ	. WORD	N		11	STF		; X(I1)=X(I1)+X(I2)
GFFT	. WORD	N			ADDF		; R2=T2=X(I3)+X(I4)
NTAB	. NORD	SINE			SUBF	*AR3, *AR4, R6	; 12-12-113/11(14)
PUT	WORD	INP			MPYF		; R6=T2+SIN
	HOND	1.4			STF		; X(I2)=X(I4)-X(I3)
FT:	LDP	FFTSIZ	: COMMAND TO LOAD DATA PAGE POINTER		SUBF	R6, R0	,
			,		MPYF		; R6=T2+C0S
MATN	LOOP (FF1	(STAGES)		11	STF		; X(13)=T1#COS-T2#SIN
					MPYF	,	RO=T1+SIN
	LDI	1.IR0	: IRO=INDEX FOR E		ADDF	R6.R0	
	LDI	3,R5	R5 HOLDS THE CURRENT STAGE NUMBER	BLK3	STF	,	; X(I4)=T1+SIN+T2+COS
	LDI	EFFTSIZ,R3		+			
	LSH	-1,R3	; R3=N1/2=N2		SUBI	EINPUT, ARS	
	LDI	EFFTS1Z,R4			CMPI	OFFTSIZ, AR5	
	LSH	-2,R4	; R4=N1/4=N4		BLTD	INLOP	; LOOP BACK TO THE INNER LOOP
					ADDI	einput, AR5	
INNE	R LOOP				ldi Addi	IRO,ARO ∉SINTAB,ARO	; aro points to sin/cos table

Appendix C3. Generic Program to **Computation on the** TMS320C30 Do a Radix-2 **Real Inverse FFT**

¥			
	ADDI	1,R5	
	CHPI	ELOGFFT, R5	
	BLED	LOOP	
	LSH	1, IR0	; E=E*2
	LSH	-1,R4	: N4=N4/2
	LSH	-1,R3	: N2=N2/2
		-,	,
¥	LAST PASS OF	THE MAIN LOOP	
	2101 1100 0		
-	LDI	EINPUT, ARO	: ARO POINTS TO X(I)
	LDI	2, IR0	; IR0=2=N2
	LDI	EFFTSIZ,RC	; 110-2-112
	LSH	-2,RC	; REPEAT N/4 TIMES
	SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #
* .	3051	1,10	; NO SHOULD BE ONE LESS THAN DESTRED &
x -	LDF	* (ADA/ TDA) DA	DA-V(1:2)
		*+ARO(IRO),RO	; RO=X(I+2)
	RPTB	BLK2	D1-V(1) V(1))
	ADDF	R0, #AR0++(IR0), R1	
	SUBF	R0, *-AR0(IR0), R1	; R1=X(I)-X(I+2)
11	STF	R1, +-ARO(IRO)	; X(I)=X(I)+X(1+2)
	STF	R1, #AR0++	; X(I+2)=X(I)-X(I+2)
11	LDF	*-AR0, R1	
	MPYF	2.0,R1	; R1=2.0*X(I+1)
	STF	R1, +-AR0(IR0)	; X(I+1)=2.0*X(I+1)
11	LDF	*AR0++, R1	
	MPYF	-2.0,R1	; R1=-2.0*X(I+3)
BLK2		R1, +-AR0	; X(I+3)=-2.0*X(I+3)
	LDF	*+ARO(IRO),RO	; R0=X(I+4+2)
*			
*	LENGTH-THO B	JTTERFLIES	
*			
	LDI	€INPUT, ARO	; ARO POINTS TO X(I)
	LDI	@FFTSIZ,RC	
	LSH	-1,RC	; REPEAT N/2 TIMES
	SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #
¥			
	RPTB	BLK1	
	ADDF	*+AR0,*AR0++,R0	; R0=X(I)+X(I+1)
	SUBF	*ARO, *-ARO, R1	; R1=X(I)-X(I+1)
BLK1	STF	R0, *-AR0	; X(I)=X(I)+X(I+1)
11	STF	R1, *AR0++	; X(I+1)=X(I)-X(I+1)
¥			
*	DO THE BIT R	EVERSING AT THE END	
*			
	LDI	@FFTSIZ,RC	; RC≕N
	SUBI	1, RC	RC SHOULD BE ONE LESS THAN DESIRED #
	LDI	EFFTSIZ, IRO	,
	LSH	-1. IRO	: IRO=HALF THE SIZE OF FFT=N/2
	LDI	CINPUT, ARO	,
	LDI	EINPUT, AR1	
*			
	RPTB	BITRV	
	CMPI	AR1, AR0	; XCHANGE LOCATIONS ONLY
	onr 1	mi1, miV	; NORMOL LOOMITONO UNLI

	BGE	CONT	; IF ARO <ar1< th=""></ar1<>
	LDF	+ARO,RO	
11	LDF	*AR1,R1	
	STF	R0, *AR1	
11	STF	R1, *AR0	
CONT	NOP	*AR0++	
BITRV	NOP	*AR1++(IR0)B	
÷			
END	BR	END	; BRANCH TO ITSELF AT THE END
	.END		

Senseller's loss of a sense sense of the sense of the sense of the sense sense of the sense of the sense of the

The second se

* ADC	ENDIX D1			11	LDF	*AR1,R1	
	CHOIX DI				STF	RO, #AR1	
			HARTLEY TRANSFORM ON THE THS320C30.	11	STF	R1. *AR0	
* UEN	EKIC PROOF	NHI IU DU H KHUIA-2	THRULET INHIGHUNT UN THE INSIZUCIU.	CONT	NOP	*ARO++	
* * THE	PROGRAM 1	is taken from the f	APER BY SORENSF+ 10 AL., OCT 1985 ISSUE	BITRV	NOP	#AR1++(IR0)B	
* 0F	THE TRANSF	ACTIONS ON ASSP.		*			
*					NGTH-TWO E	UTTERFLIES	
			NAL MEMORY. THE COMPUTATION IS DONE	*			
* IN-	PLACE. THE	e bit-reversal is i	IONE AT THE BEGINNING OF THE PROGRAM.		LDI	EINPUT, ARO	; ARO POINTS TO X(I)
¥					LDI	IRO, RC	; REPEAT N/2 TIMES
* THE	TWIDDLE P	actors are supplie	D IN A TABLE PUT IN A .DATA SECTION. THIS		SUBI	1,RC	; RC SHOULD BE ONE LESS THAN DESIRED #
			FILE TO PRESERVE THE GENERIC NATURE OF THE	*			
* PRO	GRAM. FOR	THE SAME PURPOSE,	THE SIZE OF THE FHT N AND LOG2(N) ARE		RPTB	BLK1	
* DEF	INED IN A	.GLOBL DIRECTIVE A	ND SPECIFIED DURING LINKING, THE LENGTH OF		ADDF	*+AR0, *AR0++, R0	; R0=X(I)+X(I+1)
* THE	TABLE IS	N/4 + N/4 = N/2.			SUBF	*AR0, *-AR0, R1	; R1=X(I)-X(I+1)
¥				BLK1	STF	R0, *-AR0	; X(I)=X(I)+X(I+1)
* AUT	HOR: PANOS	5 PAPAMICHALIS	DECEMBER 14, 1988	11	STF	R1, *AR0++	; X(I+1)=X(I)-X(I+1)
*	TEXAS	5 INSTRUMENTS		•			
÷					rst pass (IF THE DO-30 LOOP (ST	AGE K=2 IN DO-20 LOOP)
	GLOBL	FHT	; ENTRY POINT FOR EXECUTION	÷			
	GLOBL	N	FHT SIZE		LDI	@INPUT, ARO	; ARO POINTS TO X(J)
	. GLOBL	H	; L0G2(N)		LDI	2, IR0	; IR0=2=N2
	.GLOBL	SINE	; ADDRESS OF SINE TABLE		LDI	@FHTSIZ,RC	
¥					LSH	-2,RC	; REPEAT N/4 TIMES
	.BSS	INP, 1024	; MEMORY WITH INPUT DATA		SUBI	1,RC '	; RC SHOULD BE ONE LESS THAN DESIRED #
¥				*			
	.TEXT				RPTB	BLK2	
÷					ADDF		(IRO),RO ; RO=X(J)+X(L2)
* INI	TIALIZE				SUBF	*AR0, *-AR0(IR0), R	1 ; R1=X(J)-X(L2)
÷					STF	RO, *-ARO(IRO)	; X(J)=X(J)+X(L2)
	. WORD	FHT	; STARTING LOCATION OF THE PROGRAM	11	LDF	*+ARO,RO	; R0=X(L4)
¥					ADDF	R0, *- AR0, R1	; R1=X(L3)+X(L4)
	. SPACE	100	; RESERVE 100 WORDS FOR VECTORS, ETC.	11	STF	R1, #AR0++	; X(L2)=X(J)-X(L2)
¥					SUBF	R0, #-AR0(IR0), R1	; R1=X(L3)-X(L4)
FHTSIZ	. WORD	N		11	STF	R1, *-AR0(IR0)	; X(L3)=X(L3)+X(L4)
LOGFHT	WORD	M		BLK2	STF	R1, #AR0++	; X(L4)=X(L3)-X(L4)
SINTAB	. WORD	SINE	•	*			
INPUT	. WORD	INP		* MA	IN LOOP (F	THT STAGES)	
¥				*			
FHT:	LDP	FHTSIZ	; command to load data page pointer		ומו	@FHTSIZ, IRO	
¥					LSH	-2. IR0	: IRO=INDEX FOR E
* D0 '	THE BIT RE	VERSING AT THE BEG	INNING		LDI	3.R5	: R5 HOLDS THE CURRENT STAGE NUMBER
*					LDI	1.R4	: R4=N4
	LDI	@FHTSIZ,RC	: RC=N		LDI	2.R3	: R3=N2
	SUBI	1,RC	RC SHOULD BE ONE LESS THAN DESIRED #	LOOP	LSH	-1, IRO	; E=E/2
	LDI	EFHTSIZ, IRO			LSH	1,R4	; N4=2+N4
	LSH	-1. IR0	: IRO=HALF THE SIZE OF FHT=N/2		LSH	1,R3	: N2=2*N2
	LDI	EINPUT, ARO	,			-,	,
	LDI	EINPUT, AR1		* IN	NERLOOP	DO-30 LOOP IN THE PR	DGRAM)
				*			
	RPTB	BITRV		-	LDI	EINPUT, AR5	: AR5 POINTS TO X(J)
•							,
•		AR1 AR0	 XCHANGE LOCATIONS ONLY 	TNL OP	101	IRO ARO	
	CHPI BGE	AR1,AR0 CONT	; XCHANGE LOCATIONS ONLY ; IF AROCAR1	INLOP	ldi Addi	IRO, ARO @SINTAB, ARO	; ARO POINTS TO SIN/COS TABLE

					BLE	LOOP	
	LDI	AR5, AR1		•			
	ADDI	1, AR1	; AR1 POINTS TO X(L1)=X(J+I-1)	END	BR	end	; BRANCH TO ITSELF AT THE END
	LDI	AR1, AR3			.END		
	ADDI	R3, AR3	; AR3 POINTS TO X(L3)=X(L1+N2)				
	LDI	AR3, AR2					
	SUBI	2, AR2	; AR2 POINTS TO X(L2)=X(J-I+1+N2)				
_	ADDI	R3, AR2, AR4	; AR4 POINTS TO X(L4)=X(L2+N2)				
*	LDF	*AR5++(IR1),R0	: R0=X(J)				
	ADDF		R1=X(J)+X(L2)				
	SUBF		: R0=-X(J)+X(L2)				
11	STF	R1, +-AR5(IR1)	; X(J)=X(J)+X(L2)				
	NEGF		: R0=X(J)-X(L2)				
	STF		; X(L2)=X(J)-X(L2)				
::	LDF		R0=X(L4)				
	ADDF		: R1=X(L3)+X(L4)				
	SUBF		: R1=X(L3)-X(L4)				
	STF		; X(L3)=X(L3)+X(L4)				
	STF		; X(L4)=X(L3)-X(L4)				
÷							
+ +	INNERMOST LOOP						
	LDI	@FHTSIZ, IR1					
	LSH	-2, IR1	; IR1=SEPARATION BETHEEN SIN/COS TBLS				
	LDI	R4, RC					
	SUBI	2, RC	; REPEAT N4-1 TIMES				
ł.	RPTB	BLK3					
	MPYF	+AR3, ++AR0(IR1), R0	. P0=Y(1 2)+C0S				
	MPYF		: R1=X(L4)*SIN				
	MPYF	*AR4, *+AR0(IR1), R1					
	ADDF		; R2=X(L3)+COS+X(L4)+SIN=T1				
	MPYF	*AR3, *AR0++(IR0), R0					
	SUBF		; R0=X(L3)+SIN-X(I4)+COS=T2				
	SUBF		; R1=X(L2)-T2				
	ADDF		; R1=X(L2)+T2				
	STF		; X(L4)=X(L2)-T2				
	ADDF	*AR1, R2, R1	; R1=X(L1)+T1				
: 1	STF		; X(L2)=X(L2)+T2				
•••	SUBF		; R1=X(L1)-T1				
	STF		; X(L1)=X(L1)+T1				
BLK3	STF		; X(L3)=X(L1)-T1				
¥	SUBI	€INPUT, AR5					
	ADDI	R3, AR5	; AR5=I+N1				
	CHPI	eFHTSIZ, AR5	; AND-ITHI				
	BLTD		; LOOP BACK TO THE INNER LOOP				
	ADDI	einput, ars	S FOR PROVIDING THE THEFT FOR				
	NOP						
	NOP					r	
*	ADDI	1,R5					
	CMPI	elogfht,R5					

* * ΔΡΓ	PENDIX E1				DE_LOOP: E_LOOP:		; TWO BUTTERFLIES ARE CALCULATED AT ; THE SAME TIME.
				*	C_LUUP+		; THE SHITE TIME.
- * ΔF	FAST COSINE	TRANSFORM		•	LDF	+AR2.R2	: Get Lower Half of Each Butterfly.
• • • •					LDF	*AR3,R3	; OF LOWER HALF OF EACH BUTTERET. ; (THIS ALLOWS FOR MORE PARALLEL
- RAS	SED ON THE		D BY BYEONG GI LEE IN HIS ARTICLE, FCT - A		LUF	********	: COMMANDS LATER)
			ED IN THE PROCEEDINGS OF THE IEEE INTER-	•	SUBF3	*AR3. *AR4. R1	: SUBTRACT SECOND BUTTERFLY DATA.
			CS, SPEECH, AND SIGNAL PROCESSING, SAN		SUBF3	*AR2.*AR1.R0	SUBTRACT FIRST BUTTERFLY DATA.
			28A.3/1-4 VOL. 2. (CH1954-5/84/0000-0299),		MPYF3	R1, #++AR7, R1	: MULTIPLY 2ND SUBTRACTION RESULT BY
	200, 00, 17		20110/1 + 1021 2, 1011/04 5/04/000 02//1	11	ADDF3	R3, +AR4, R3	: COSINE COEFFICIENT, ADD SECOND
1.66		HN HAS BEEN MODIFI	ied to allow Natural Order time Domain			10,-111,10	BUTTERFLY DATA.
			ESS ORDERED INPUT SUGGESTED IN HIS ARTICLE.		MPYF3	R0, AR7, R0	MULTIPLY 1ST SUBTRACTION RESULT BY
+					ADDF3	R2. +AR1.R2	COSINE COEFFICIENT. ADD FIRST
F THE	E FREQUENCY	DOMAIN COFFFICIEN	ITS ARE IN BIT REVERSE ORDER. THIS IS AN IN		10010	····, ·····, ···	BUTTERFLY DATA.
	ACE CALCULA		TO THE IN ST REPERCE ONDER, THIS IS HE IN	-	STF	R1, *AR2++(IR1)%	SAVE 2ND MULTIPLY RESULT IN LOWER
				11	STF	R3, #AR4++(IR1)%	; HALF IF BUTTERFLY. SAVE 2ND
AIT	THOR: PAUL	UTI HELM			511	No, • MIT • • • • • • • • • • • • • • • • • • •	ADDITION IN UPPER 2ND BUTTERFLY.
				-	ENTER_LOOP:		, the state of the post of the
				*			
	.clobal	FCT	; FAST COSINE TRANSFORM ENTRY POINT.		STF	R0. +AR3++(IR1)%	: SAVE 1ST MULTIPLY IN LONER HALF OF
	.global	H .	; LENGTH OF DATA ENTRY.	11	STF	R2, #AR1++(IR1)%	2ND BUTTERFLY. SAVE 1ST ADDITION
	.global	COS_TAB	TABLE OF COSINE COEFFICIENTS.	+	•		IN UPPER 1ST BUTTERFLY.
	.global	COEFF	; TABLE OF INPUT DATA.				,
•	igiosa,	002.1		+ 1	END OF CENTE	R LOOP OF FIRST LOOP	SERIES.
	.text			+			
					ADD13	IRO, AR5, RC	; UPDATE REPEAT COUNTER FOR NEXT BLO
CTSIZE	.word	н		+			; REPEAT.
COS	.word	COS_TAB			ADDF3	+AR3++ , +AR2 , R0	; UPDATE DATA POINTERS.
Data	.word	COEFF			CHPI	AR3, AR2	; HAVE BUTTERFLIES BEEN COMPLETED?
					BGTD	MIDDLE_LOOP	; DELAYED BRANCH, IF NOT.
CT:					ADDF3	*AR1++,*AR4,R0	; UPDATE FINAL TWO POINTERS FOR NEXT
	LDI	OFCTSIZE, ARO	; LOAD DATA LENGTH.	•			; REPEAT.
	LDI	€FCTSIZE,BK	; SET BLOCK SIZE FOR CIRCULAR		ADDI	2, AR7	; UPDATE COSINE COEFFICIENT POINTER.
			; ADDRESSING.		OR	0100H, ST	; SET REPEAT MODE. (FASTER THAN USIN
	LDI	C_DATA, AR6	; LOAD DATA POINTER.	÷			; RPTB WHEN START AND END ADDRESS
	LDI	E_COS, AR7	: LOAD COSINE TABLE POINTER.	+			; ARE STILL GOOD)
	LDI	ARO, IR1	INITIALIZE INDEX REGISTERS FOR FIRST	+			
	LDI	-1, IRO	BUTTERFLY SERIES.	+ 1	delay Branch	FROM HERE TO MIDDLE.	1.00P.
	LDI	AR6, AR1	; INITIALIZE DATA POINTERS.	*			
	ADD13	AR6, AR0, AR2			LSH	-1, IRi	; UPDATE INDEX REGISTER. (DIVIDE BY
	SUBI	1, AR2			LDI	AR6, AR1	; REINITIALIZE DATA POINTERS.
	LSH3	IRO, ARO, AR3			ADDI	IRO, AR6, AR2	
	LDI	1, AR5	; INITIALIZE 2'S POWER COUNTER.		add i	IR1, AR2	
	ADDI	AR6, AR3	FINISH DATA POINTER INITIALIZATION.		CHPI	2, IR1	; IS FIRST BUTTERFLY SERIES COMPLETE
	ADD13	IRO, AR3, AR4			BGTD	OUTSIDE_LOOP	; DELAY BRANCH, IF NOT.
	ADD13	IRO, AR5, RC	; RC SHOULD BE ONE LESS THAN COUNT		LSH	1, AR5	; MULTIPLY 2'S POWER COUNTER BY 2.
			DESIRED.		SUB13	IRO, AR4, AR3	; CONTINUE REINITIALIZING DATA
				+			; POINTERS.
FIR	IST LOOP SEP	RIES			ADD13	IRO, AR5, RC	; SET REPEAT COUNTER FOR REPEAT BLOC
				+			
THI	S LOOP SERI	ies does all the B	UTTERFLY STAGES EXCEPT THE FINAL ONE.	+ E	END OF FIRST	LOOP SERIES.	
				+			
	RPTB	END_CENTER_LOOP		* F	FINAL BUTTER	FLY STAGE LOOP.	
				*			

122

Appendix E1. A Fast Cosine Transform

I	NULUDES LAS	I BUITERFLIES AND FI	RST STAGE OF BIT REVERSE ADDITIONS.		ldi Addf3	AR5,RC ; SET UP REPEAT COUNTER. *AR2++(IR0)B, *AR4++(IR0)B,RO ; DATA POINTER	
	LDI	4. IR1	: INITIALIZE INDEX REGISTER.				
	ADDI	1, AR3	: SET UP DATA POINTERS.		LDI	AR1,R4 ; USE INITIAL AR1 VALUE AS	INNER
			, SET OF DHIM FOINTERS.	¥		; CONTROL.	
	LSH	-1, AR5			SUBI	1,RC	
	ADD I	3, AR4			NOP	+AR4++(IR0)B ; CONTINUE UPDATING POINTER	ĸ.
	ADD I 3	IRO, AR5, RC	; INITIALIZE REPEAT COUNTER.		LDI	AR2, AR3	
	MPYF3	*AR7, *+AR7, R4	: CALCULATE (2/N)*COS(PI/4).			,	
		, ,	(I.E> (SQRT(2))/H THIS VALUE IS		RPTB	END_INSIDE ; TWO ADDITIONS ARE DONE IN	
			; CALLED, S, BELOW.)	*	N ID	ENDINGING THE DONE IN	i chun t
	RPTB	END_2ND_LOOP	: TWO BUTTERFLIES ARE CALCULATED PER				
	Nr i D	CND_2ND_LOOT	·	LAST_INSIE	E-LUUP:		
			; LOOP.	*			
					addf3	*AR1, *AR2++(IR1)%, R0 ; ADD FIRST TWO DATA.	
	SUBF3	*AR2,*AR1,R0	; SUBTRACT 1ST BUTTERFLY DATA.		ADDF3	#AR3, #AR4++(IR1)%, R1 ; ADD SECOND THO DATA.	
	SUBF 3	*AR4, *AR3, R1	; SUBTRACT 2ND BUTTERFLY DATA.		STF	R0, #AR1++(IR1)% ; SAVE FIRST ADDITION.	
	MPYF3	R0, R4, R0	; MULTIPLY 1ST SUBTRACTION RESULT	*			
	ADDF3		++(IR1),R3 ; BY S. ADD 2ND BUTTERFLY	END_INSIDE			
			; DATA.	*			
	MPYF3	R1.R4.R1	MULTIPLY 2ND SUBTRACTION RESULT	-	STF	R1, #AR3++(IR1)% ; SAVE SECOND ADDITION.	
					SIL	R1, *AR3++(IR1)% ; SAVE SECOND ADDITION.	
	ADDF3	*HR(1**(1R(1),*HR(2*	++(IR1),R2 ; BY S. ADD 1ST BUTTERFLY	*		5 1 005 505 1 005 1 005 055750	
			; DATA.		JF INSID	E LOOP FOR LAST LOOP SERIES.	
	MPYF3	R3, *+AR7, R3	; MULTIPLY 2ND ADDITION RESULT BY	*			
	STF	R0, *-AR2(IR1)	; 7071. SAVE 1ST SUBTRACTION IN		ADDF3	*AR1++(IR0)B, *AR2++(IR0)B, R0 ; UPDATE DATA P	'0INTERS
			; LOWER 1/2 OF 1ST BUTTERFLY.		ADDF 3	*AR3++(IR0)B, *AR4++(IR0)B, R0	
	MPYF3	R2, *+AR7, R2	: MULTIPLY 1ST ADDITION RESULT BY		ADDF3	*AR3++(IR0)B, *AR4++(IR0)B, R0	
	STF	R1, *-AR4(IR1)	.7071 SAVE 2ND SUBTRACTION IN		ADDF3	*AR1++(IR0)B, *AR2++(IR0)B, R0	
	0.7		LOWER 1/2 OF 2ND BUTTERFLY.		CHPI	R4, AR4 ; IS THIS LOOP COMPLETE?	
	ADDF3	R3, R1, R3	ADD 2ND SUBTRACTION MULTIPLY TO 2ND		BNED	LAST_INSIDE_LOOP ; DELAYED BRANCH, IF NOT.	
	HDDF 5	no, n1, no					
			; ADDITION MULTIPLY.		LDI	AR5, RC ; SET UP REPEAT COUNTER.	
	STF	R2,*-AR1(IR1)	; SAVE 1ST ADDITION MULTIPLY IN UPPER		SUBI	1, RC	
			; 1/2 OF BUTTERFLY.		OR	0100H,ST ; SET REPEAT MODE.	
				*			
ID_2N	ID_LOOP:			* Brand *	CH DELAYI	ED TO LAST_INSIDE_LOOP.	
	STF	R3, *-AR3(IR1)	; SAVE 2ND ADDITION MULTPLY IN UPPER		RPTB	LAST_BLOCK : SINCE THERE ARE AN ODD NU	NDED OF
	515	no,**#no(1n1/			ADDF3	+AR1, +AR2++(IR1)%, R0 : ADDITIONS, THE FIN	
			; 1/2 OF UPPER BUTTERFLY.		AUDF 3		HE UNE
				+		; DONE NOW.	
E	IND OF FINAL	BUTTERFLY STAGE LOC)P.	*			
				LAST_BLOCK	(1		
E	IT REVERSE	ADDITION LOOP SERIES	S.	*			
					STF	R0, #AR1++(IR1)% ; SAVE ADDITION.	
1	HIS LOOP SE	RIES DOES ALL OF THE	BIT REVERSE ADDITIONS AT THE END OF FAST	*			
	OSINE TRANS			* END C	FLAST	REPEAT BLOCK.	
, c	SOUTHE INPRES			+			
	1.01	0.100	: INITIALIZE INDEX REGISTERS AND DATA		LSH	1, IRO ; MULTIPLY IRO BY 2.	
	LDI	2, IR0			ADDI	IRO, R4 : UPDTEE INNER LOOP CONTROL	REGIST
	LDI	AR6, AR1	; POINTERS FOR FINAL ADDITION				
	ADDI	4, AR1	; SERIES.		CHPI	1, AR5 ; ARE CALCULATIONS COMPLETE	. 1
	LDI	AR1, AR2			BGTD	LAST_OUTSIDE_LOOP ; DELAYED BRANCH, IF NOT.	
	LDI	8, IR1			LDI	R4, AR2 ; UPDATE DATA POINTERS.	
					LDI	R4,AR1	
ST.C	NTSIDE_LOOP	:			LSH	1, IR1 ; MULTIPLY IR1 BY 2.	
				*		· ·	
	1.67	AD3 AD4	: UPDATE POINTERS AND COUNTERS.		FD BRAM	CH TO LAST_OUTSIDE_LOOP.	
	LDI	AR2, AR4	; OF DATE FUINIENS HAD COUNTENS.	- 001.01			
	LSH	-1, AR5		*			
	LOUI	.,					

2-25-14-5-5

123

ŧ 1	MULTIPLY COEFF:	ICIENT ZERO BY .5,	IF NOT ZERO.
¥	LDF	*AR6, RO	: SET ZERO FLAG IF *AR6 = 0.
ŧ	BEQD	DONT_STORE	; IF COEFFICIENT IS ZERO, DON'T THIS.
ŧ	LSH	24, AR5	; USE INTEGER MATH FOR FLOAT DI BY 2.
	SUB13 NOP	AR5, *AR6, AR1	
ŧ			
•	DELAYED BRANCH	FROM HERE IF VALUE	IS NOT TO BE STORED.
	STI	AR1, *AR6	; STORE, IF EXPONENT WASN'T -12

RETS

•					NOP	#AR2++(IRO)B	
F APP1	ENDIX E2				ADDF3	*AR1++(IR0)B,*AR2++	(IRO)B,RO ; FIND FIRST SUM. (MAKES
					LDI	AR1, AR3	; MIDDLE LOOP MORE EFFICIENT)
e Ari	ASI CUSINE	TRANSFORM (INVER	e (Kansfurd)		LDI	AR2, AR4	
. DACI					LDI	AR1, AR5	
) BY BYEONG GILEE IN HIS ARTICLE, FCT - A ED IN THE PROCEEDINGS OF THE IEEE Inter-		ADDF3	*AR3++(IR0)B,*AR4++	(IRO)B,R1 ; DUMMY ADD TO UPDATE
			S, SPEECH, AND SIGNAL PROCESSING, SAN	*			; POINTERS.
			28A.3/1-4 VOL 2., (CH1954-5/84/0000-0299).		LSH	-1, IRO	; UPDATE INDEX REGISTER.
	00, 0 8 , 17	-21 mmon 1704, F	20H.3/1-4 VOL 2., (CH1934-3/04/0000-0277).	*			
		HIN HAS BEEN MODITE	ED TO ALLOW NATURAL ORDER TIME DOMAIN		RPTB	END_CENTER	; TOP OF INNER MOST LOOP.
	FFICIENTS.			*			
				MIDDLE:			; TOP OF MIDDLE LOOP.
THE	FREQUENCY	DOMAIN COEFFICIE	ITS ARE IN BIT REVERSE ORDER. THIS IS AN IN	*			
	ce calcula				LDF	*AR3,R3	; GET UPPER HALF OF SECOND ADDITION.
					ADDF3 STF		1 ; DO FIRST ADDITION.
AUT	HOR: PAUL	WILHELM			511	R0, *AR1++(IR0)B	; STORE ADDITION DONE THE LAST LOOP OF
				END_CENT	TD .		; WHEN INITIALIZATION WAS DONE ABOVE
	.global	IFCT	; INVERSE FAST COSINE TRANSFORM ENTRY	ENU_LENT	CU:		
			POINT.	•	ADDF3	D2 *004++/10010 00	
	.global	м	: LENGTH OF ARRAY TO BE TRANSFORMED.	11	STF		; DO SECOND ADDITION.
	.global	COEFF	TABLE OF COSINE COEFFICIENTS.	*	516	R1, *AR3++(IR0)B	; STORE FIRST ADDITION.
	.global	COS_TAB	TABLE OF ARRAY DATA TO BE			MOST LOOP.	
			TRANSFORMED.	* ENU *	UP INNER	MUST LUUP.	
				•	ADDF3	*****	
	.text				HUDFS	*HROTT(INI/6,*HR47T	(IR1)%,R2 ; DUMMY ADD TO UPDATE
				*	LDF	*AR3++(IR0)B.R3	; POINTERS.
CTSIZE	.word	M			LDF	*AR2++(IR0)B.R2	; GET VALUE FOR LAST ADDITION.
ATA	.word	COEFF			ADDF3	· · · · · · · · · · · · · · · · · · ·	; DUNNY ADD TO UPDATE POINTER.
205	.word	COS_TAB		11	STF	RO, *AR1++(IRO)B	; DO LAST ADDITION.
				.,	ADDF3		; STORE NEXT TO LAST ADDITION.
FCT:					MUDF 3	******************	(IR1)%,R2 ; DUNNY ADD TO UPDATE ; POINTERS.
	LDI	OFCTSIZE, ARO	; LOAD ARRAY SIZE.	•	LDI	IRO, RC	; UPDATE REPEAT COUNTER.
	LDI	€FCTSIZE,BK	; LOAD BLOCK SIZE FOR CIRCULAR		CHPI	AR1, AR5	; OF DATE REFERICCOUNTER;
			; ADDRESSING		BNED	MIDDLE	; IF NOT, DO DELAYED BRANCH.
	LDI	€_DATA, AR6	; LOAD POINTER TO DATA TABLE.		LSH	1.RC	; IF NOT, DO DELATED DRAMCH.
	LDI	€_COS, AR7	; LOAD POINTER TO COSINE TABLE.		SUBI	2,RC	
	ADDI	ARO, AR7	; POINT TO LAST COSINE VALUE IN TABLE.		08	0100H, ST	; SET REPEAT MODE.
	SUBI	2, AR7		+	un	01000,51	; (START/STOP ADDRESSES STILL OK)
	LDI	ARO, IRO	; INITIALIZE INDEX REGISTERS FOR BIT				; (STHR17510F HUDRESSES STILL UK)
	LSH	-2, IRO	; REVERSED ADDITION SEQUENCE.		AV BRANCH	FROM HERE TO MIDDLE.	
	LDI	ARO, IR1		*		TROTTIERE TO TRODE.	
	LDI	AR6, AR1	; INITIALIZE DATA POINTERS.	-	CMPI	1.IR0	: IS OUTSIDE LOOP COMPLETE ?
	ADDI	IRO, AR1			BGTD	OUTSIDE	; IF NOT, DO DELAYED BRANCH.
					LDI	AR6, AR1	; PREPARE TO UPDATE POINTERS AT TOP OF
	RT OF BIT	REVERSED ADDITION	LOOP SERIES.		LDI	HILO, HILI	
				-	ADDI	IRO, AR1	; LOOP.
UTSIDE:			; TOP OF OUTSIDE LOOP FOR BIT REVERSED		LSH	-1, IR1	: UPDATE INDEX REGISTER.
			; ADDITIONS.	*	Lon	1, IN1	; OF DATE INDEX REDISTER.
	ADDI	IRO, AR1	; update data pointers and repeat	* DEL	AY BRANCH	FROM HERE TO OUTSIDE.	
			; COUNTER.	*		THE PARTY OF THE P	
	LDI	AR1, AR2		* FND		EVERSED ADDITION LOOP	SERIES
	LDI	IRO, RC		*			
	SUBI	2, RC		± STA	RT OF CEN	TER BUTTERFLY LOOP.	
				- 516			

-28436.75

and the second second second second

ъ	IS LOOP IN	LUDES THE LAST BIT F	REVERSED ADDITION STAGE, THE FIRST	*	ENTER_LOOP:		
B			LICATIONS FOR THE SECOND BUTTERFLY	. 11	STF STF	R1,*AR4++(IR1)% R4,*AR3++(IR1)%	; STORE LOWER HALF OF 4TH BUTTERFLY. ; STORE LOWER HALF OF 3RD BUTTERFLY.
	CIDI	2 402	; UPDATE DATA POINTER FOR THIS LOOP.	*	END OF CENTE	R BUTTERFLY LOOP.	
	SUBI	3, AR2 8, IR1	; INITIALIZE INDEX REGISTER.		END OF GENIL	N BOTTENFET LOOF.	
	LDI	ARO, RC	: INITIALIZE REPEAT COUNTER.		START NEXT T	D LAST LOOP SERIES.	
	LSH	-3,RC	; INTIMETE NEIEN COONEN	*	onin next i		
	LDF	*AR7, R7	; GET COSINE PI/4.	*	THIS SERIES	of Loops does all but	T THE LAST BUTTERFLY STAGE. ALL THE
	SUBI	1,RC	,	*	COSINE COEFF	ICIENT NULTIPLICATIO	NS ARE DONE, INCLUDING THE MULTI-
	LDI	RC, AR5	; SAVE REPEAT COUNTER FOR LATER USE.		PLICATIONS F FAST EXECUTI		Y STAGE. (THIS PROGRAM FLOW ALLOWS FOR
	RPTB	END_CENTER_LOOP	; FOUR BUTTERFLIES ARE DONE EACH CYCLE	+			
			; THROUGH THIS LOOP.		SUBI	2, AR7	; UPDATE COSINE COEFFICIENT POINTER.
					SUBI	1, AR4	; UPDATE DATA POINTER.
	ADDF3	*+AR2, *AR2, R4	; BIT REVERSED ADDITION FOR 2ND		LDI	AR5, RC	; RELOAD REPEAT COUNTER.
			; BUTTERFLY.		LDF	*AR7, R5	; GET COSINE COEFFICIENTS.
	MPYF3	*AR1,R7,R5	; COSINE PI/4 TIMES LOWER HALF OF 1ST ; BUTTERFLY.	*	LDF	*AR7,R4	
	MPYF3	R7, R4, R0	; COSINE PI/4 TIMES LOWER HALF OF 2ND		RPTB	END_NTL	; TWO BUTTERFLIES ARE CALCULATED PER
			; BUTTERFLY.	*			; CYCLE THROUGH THE INNER LOOP.
	ADDF3	*AR4,*-AR4,R 3	; BIT REVERSED ADDITION FOR 4TH	*			
	40050	DE 1-001 04	; BUTTERFLY.	NTLL	0009:		
	ADDF3 MPYF3	R5, *-AR1, R4 *+AR7, R3, R1	; ADD UPPER HALF OF 1ST BUTTERFLY. : COSINE PI/4 TIMES LOWER HALF OF 4TH	*	SUBF3	*AR4, *AR3, R6	; SUBTRACT LOWER HALF OF 2ND
	ne tra	******/,00,01	: BUTTERFLY.		SUBES	*****,**********	; BUTTERFLY.
	ADDF3	R0, +AR2, R2	: ADD UPPER HALF OF 2ND BUTTERFLY.		ADDF3	*AR4,*AR3,R7	; ADD UPPER HALF OF 2ND BUTTERFLY.
	SUBF3	R5, *-AR1, R5	SUBTRACT LOWER HALF OF 1ST		MPYF3	R5, R6, R0	; HULTIPLY UPPER HALF OF 2ND BUTTERF
			BUTTERFLY.	+		,,	BY COSINE COEFFICIENT.
	MPYF3	+-AR7, R2, R0	; MULTIPLY UPPER HALF OF 2ND BUTTERFLY	11	ADDF3	*AR2, *AR1, R2	, ADD UPPER HALF OF 1ST BUTTERFLY.
			; BY COSINE COEFFICIENT.		MPYF3	R4, R7, R1	; MULTIPLY LOWER HALF OF 2ND BUTTERS
	SUBF3	R0, +AR2, R2	; SUBTRACT LOWER HALF OF 2ND	*			; BY COSINE COEFFIEICENT.
			; BUTTERFLY.	11	SUBF3	*AR2, *AR1, R3	; SUBTRACT LOWER HALF OF 1ST
	STF	R4, +-AR1	; STORE UPPER HALF OF 1ST BUTTERFLY.	*			; BUTTERFLY.
	STF	R5, *AR1++(IR1)%	STORE LOWER HALF OF 1ST BUTTERFLY.		STF	R0, #AR3++(IR1)%	; STORE UPPER HALF OF 2ND BUTTERFLY.
	STF MPYF3	R0, *+AR2 *AR3, R7, R4	; STORE LOWER HALF OF 2ND BUTTERFLY. : COSINE PI/4 TIMES LOWER HALF OF 3RD	11	STF	R2, #AR1++(IR1)%	; STORE UPPER HALF OF 1ST BUTTERFLY.
	MPTF3	*HR3,R7,R4	: BUTTERFLY.	* END_N	7 .		
	NPYF3	*AR7,R2,R0	; MULTIPLY LOWER HALF OF 2ND BUTTERFLY	ENU_N	12:		
		Ares 7 , 102 , 110	BY COSINE COEFFICIENT	*	STF	R1. +AR4++(IR1)%	; STORE LOWER HALF OF 1ST BUTTERFLY.
	SUBF3	R1, *-AR4, R3	SUBTRACT LOWER HALF OF 4TH	11	STF	R3, *AR2++(IR1)%	; STORE LOWER HALF OF 2ND BUTTERFLY.
			BUTTERFLY.		0.1	10, -1412 - 1 1111 / 4	, orde constraints of the portester
	ADDF3	R4, *-AR3, R5	; ADD UPPER HALF OF 3RD BUTTERFLY.	+	END OF CENTE	R LOOP OF NEXT TO LAS	ST SERIES.
	MPYF3	+AR7,R3,R1	; MULTIPLY ; OWER HALF OF 4TH BUTTERFLY	+			
			; BY COSINE COEFFICIENT		LDI	AR5, RC	; RELOAD REPEAT COUNTER.
	ADDF3	R1, *-AR4, R3	; ADD UPPER HALF OF 4TH BUTTERFLY.		LDF	*AR7, R5	; GET NEW COSINE COEFFICIENTS. (FYI-
	SUBF3	R4, *-AR3, R4	; SUBTRACT LOWER HALF OF 3RD		LDF	*AR7, R4	; THE LAST TIME, THIS WILL FETCH
	-	- 407 00 04	; BUTTERFLY.	*			; FROM MEMORY BELOW THE COSINE
	MPYF3	¥-AR7,R3,R1	; MULTIPLY UPPER HALF OF 4TH BUTTERFLY : BY COSINE COEFFICIENT.	*			; TABLE.)
	STF	R1, *-AR4	; BY CUSINE CUEFFICIENT. ; STORE UPPER HALF OF 4TH BUTTERFLY.		CMPI	AR1, AR6	; HAS MIDDLE LOOP BEEN COMPLETED ?
	STF	R1,*-AR4 R0,*AR2++(IR1)%	; STORE UPPER HALF OF ATH BUTTERFLY.		BNED	NTL_LOOP	; IF NOT, BRANCH DELAYED.
	STF	R5, *-AR3	STORE UPPER HALF OF 3RD BUTTERFLY,		ADDF3	*AR4++, *AR3, R0	; DUNHY ADDS TO UPDATE DATA POINTERS

¥

.

126

ADDF3 #AR2++, #AR1--, R0 OR 0100H, ST ; SET REPEAT HODE. (START/STOP ; ADDRESSES ARE STILL GOOD.) . BRANCH DELAY FROM HERE TO NTL_LOOP. * ; UPDATE DATA POINTERS. LDI AR3, AR1 ADD13 IR1, AR1, AR3 ; UPDATE INDEX REGISTER. LSH 1, IR1 CHIPI IR1, ARO : IS THIS LOOP SERIES COMPLETE ? BGED NTL_LOOP ; IF NOT, BRANCH DELAYED. 1R0, AR3, AR4 : UPDATE DATA POINTER. ADD13 LSH -1, AR5 : UPDATE REPEAT COUNTER. LDI AR5, RC . DELAYED BRANCH FROM HERE TO NTL LOOP. ٠ END OF NEXT TO LAST LOOP SERIES. ٠ START OF THE LAST LOOP. ÷ THE LAST LOOP IS THE LAST BUTTERFLY STAGE WITHOUT THE COSINE COEFFICIENT ÷ ÷ MULTIPLICATIONS, WHICH HAVE ALREADY BEEN DONE. . UNI 2, IR1 ; INITIALIZE INDEX REGISTER. ADD13 IRO, AR2, AR4 ; INITIALIZE DATA POINTERS. SUB13 IRO, AR1, AR3 LDI ARO, RC ; INITIALIZE REPEAT COUNTER. LSH -2,RC SUBI 1, RC ŧ END LAST LOOP : TWO BUTTERFLIES ARE DONE FOR EACH RPTB : CYCLE THROUGH THE LOOP. . ٠ ; GET VALUE FOR LOWER HALF OF 2ND LDF *AR4, R0 : BUTTERFLY. ÷ ADDF3 #AR2, #AR1, R1 , ADD UPPER HALF OF 1ST BUTTERFLY. ; SUBTRACT LOWER HALF OF 1ST SUBF3 +AR2, +AR1, R2 ٠ ; BUTTERFLY. ADDF3 R0, +AR3, R3 ; ADD UPPER HALF OF 2ND BUTTERFLY. н STF R1, +AR1---(IR1) ; STORE UPPER HALF OF 1ST BUTTERFLY. R0, +AR3, R4 SUBF3 ; SUBTRACT LOWER HALF OF 2ND ; BUTTERFLY. ٠ STF R2, +AR2++(IR1) ; STORE LOWER HALF OF 1ST BUTTERFLY. 11 STF R3, #AR3--(IR1) ; STORE UPPER HALF OF 2ND BUTTERFLY. END_LAST_LOOP: ÷ ; STORE LOWER HALF OF 2ND BUTTERFLY. STF R4, #AR4++(IR1) ٠ END OF LAST LOOP, AND INVERSE COSINE TRANSFORM.

RETS

4

.end

Appendix E3. FCT Cosine Tables File

```
¥
¥
     APPENDIX E3
¥
     FCT COSINE TABLES FILE
¥
¥
     TO BE LINKED WITH FCT SOURCE CODE FOR 32 POINT FCT.
¥
¥
     COEFFICIENTS ARE 1/(2 * COS(N*PI/2M)), WHERE N IS A NUMBER FROM 1 to
¥
     M-1. M IS THE ORDER OF THE TRANSFORM.
¥
¥
     FOR A 32 POINT FCT, N IS IN THE FOLLOWING ORDER:
¥
          1, 15, 3, 13, 5, 11, 7, 9,
¥
¥
          2, 14, 6, 10,
¥
          4, 12,
          8
¥
¥
¥
     THE LAST VALUE IN THE TABLE IS 2/M.
¥
¥
          .global
                    COS_TAB
          .global
                    Μ
¥
Μ
                    16
          .set
¥
          .data
COS_TAB
          .float
                   0.5024193
          .float
                    5.1011487
          .float
                   0.5224986
          .float
                  1.7224471
          .float
                  0.5669440
          .float
                  1.0606777
          .float
                  0.6468218
          .float
                  0.7881546
          .float
                   0.5097956
          .float
                  2.5629154
          .float
                  0.6013449
          .float
                  0.8999762
          .float
                  0.5411961
          .float
                   1.3065630
          .float
                    0.7071068
          .float
                    0.1250000
          .end
```

Appendix E4. Data File

ž APPENDIX E4 ¥ ž Ä DATA FILE ¥ .global COEFF ž .data ¥ COEFF .float 137.0 .float 249.0 .float 105.0 .float 217.0 .float 73.0 .float 185.0 .float 41.0 153.0 .float 9.0 .float .float 121.0 ,float 233.0 89.0 .float .float 201.0 .float 57.0 .float 169.0 25.0 .float .end

*		0.5598
	APPENDIX F1	0.9166
¥		0.1402
ŧ	Example of a 64-point vector to test the FFT routines	0.7054
		0.0178
	X =	0.2611
		0.1358
	0.2113	0.0503
	0.0824	0.5782
	0.7599	0.2432
	0.0087	0.9448
	0.8096	0.5876
	0.8474	0.7256
	0.4524	0.2849
	0.8075	0.6767
	0.4832	0.8642
	0.6135	0.1943
	0.2749	* 64-point FFT corresponding to vector X
	0.8807	* OFFOINT FFT CORRESPONDING TO VECTOR X
	0.6538	* Υ =
	0.4899	-
	0.7741	30. 3774
	0.9626	1.7780 - 2.5584i
	0.9933	-1.0376 - 2.39991
	0.8360	-1.0123 + 2.4889i
	0.7469	0.6594 + 2.36391
	0.0378	-1.5228 - 0.7527i
	0.4237 0.2613	-3.8171 - 0.2050i
	0.2613	-2.7096 + 1.2841i
	0.3405	2.1622 - 1.6863i
	0.1167	0.2879 + 1.8671i
	0.6250	-1.5479 + 1.6298i
	0,5510	-0.6366 - 0.1176i
	0.3550	2.2902 + 1.5549i
	0.4943	-2.4837 - 0.5842i
	0.0365	-1.7338 + 0.0738i
	0.2260	-0.2180 - 0.4726i
	0.8159	-0.2104 + 0.4897i
	0.2284	-1.7473 - 1.0213i
	0.8553	0.1233 - 2.3915i
	0.0621	-0.6415 - 1.1144i
	0.7075	-2.7719 - 0.4802i
	0.2408	-0.0063 - 0.3885i -0.7163 + 1.5682i
	0.6907	0.3218 - 1.3316i
	0.1062	-0.7823 + 1.0607j
	0.2640	-0.7523 + 1.060/1 -0.2553 + 2.8270i
	0.7034	-1.0813 - 2.7861i
	0.4021	3.4869 + 1.9485i
	0.6553	3.0352 + 1.3855i
	0.9700	3.2099 + 2.3564i
	0.0390 0.0988	-1.9511 - 0.7714i
	0.0786	1.8755 + 0.2867i
	0.200	

-1.5474
1.8755 - 0.2867i
-1.9511 + 0.7714i
3.2099 - 2.3564i
3.0352 - 1.3855i
3.4869 - 1.9485i
-1.0813 + 2.7861i
-0.2553 - 2.8270i
-0.7823 - 1.0607i
0.3218 + 1.33161
-0.7163 - 1.5682i
-0.0063 + 0.3885i
-2.7719 + 0.4802i
-0.6415 + 1.1144i
0.1233 + 2.3915i
-1.7473 + 1.0213i
-0.2104 - 0.4897i
-0.2180 + 0.4726i
-1.7338 - 0.0738i
-2.4837 + 0.5842i
2.2902 - 1.5549i
-0.6366 + 0.1176i
-1.5479 - 1.6298i
0.2879 - 1.8671i
2.1622 + 1.68631
-2.7096 - 1.2841i
-3.8171 + 0.2050i
-1.5228 + 0.7527i
0.6594 - 2.3639i
-1.0123 - 2.4889i
-1.0376 + 2.3999i
1.7780 + 2.5584i

			.float	-0.55557
APP	ENDIX F2		.float	-0.53537
	CNDIX 12		.float	-0.70710
	E TO BE I	INKED WITH THE SOURCE CODE FOR A 64-POINT, RADIX-4 FFT.	.float	-0.77301
110		INCO WITH THE SOURCE CODE FOR H OF FOIRT, TODAY FITT	.float	-0.83147
	.globl	SINE	.float	-0.88192
	.globl	N .	,float	-0.92388
		M · · ·	.float	-0.95694
	.globl	n	.float	-0.98078
	.set	64	.float	-0.99518
	.set	6	.float	-1.00000
	. 581	8	.float	-0.99518
	.data		.float	-0.98078
	Juana		.float	-0.95694
INE			.float	-0.92388
1146	.float	0.000000	.float	-0.88192
	.float	0.098017	.float	-0.83147
	.float	0.195090	.float	-0.77301
	.float	0.290285	.float	-0.70710
	.float	0.382683	.float	-0.63439
	float	0.302003	.float	-0.55557
		0.555570	.float	-0.47139
	.float .float	0.634393	.float	-0.38268
		0.707107	.float	-0.29028
	.float .float	0.773010	.float	-0.19509
		0.831470	.float	-0.09801
	.float	0.881921	,float	0.000000
	.float .float	0.923880	.float	0.098017
	.float	0.956940	.float	0.195090
		0.980785	.float	0.290285
	.float .float	0.995185	.float	0.382683
OSINE		0.773163	.float	0.471397
0.51/162	.float	1.000000	.float	0.555570
	.float	0.995185	.float	0.634393
	.float	0.980785	.float	0.707107
	.float	0.956940	.float	0.773010
	.float	0.923880	.float	0.831470
	.float	0.881921	.float	0.881921
	.float	0.831470	.float	0.923880
	.float	0.773010	.float	0.956940
	.float	0.707107	.float	0.980785
	.float	0.634393	.float	0.995185
	.float	0.555570		01770100
	.float	0.471397		
	.float	0.382683		
	.float	0.290285		
	.float	0.195090		
	.float	0.098017		
	.float	0.000000		
	.float	-0.098017		
	.float	-0.195090		
	.float	-0.290285		
	. TIVAT			
	float	-0.382683		

Appendix F3. Link Command File

```
÷
    APPENDIX F3
ř
ž
¥
    LINK COMMAND FILE
¥
ž
    DO NOT TYPE IN THESE FIRST SEVEN LINES
¥
-o 12opt64.out
12fopt.obj
sin64.obj
SECTIONS
{
   .text : {}
   .data : {}
   IN 809800h : { 12fopt.obj(IN) }
   .bss 809000h: ()
}
```

An Implementation of FFT, DCT, and Other Transforms on the TMS320C30

Doublelength Floating-Point Arithmetic on the TMS320C30

Al Lovrich

Digital Signal Processor Products—Semiconductor Group Texas Instruments

Doublelength Floating-Point Arithmetic on the TMS320C30

In the past, extended-precision arithmetic has been implemented only on fixed-point processors. The introduction of the TMS320C30 Digital Signal Processor (DSP), a floating-point 33-MFLOP device, enables us to represent multilength floating-point math in terms of singlelength floating-point math. Extended-precision arithmetic allows designers to have more accuracy in their applications. Some of these applications include digital filtering, FFTs, image processing, control, etc.

This application report describes how to extend the available precision of floatingpoint arithmetic on the TMS320C30. Our emphasis is on implementing an efficient extension of the available precision while minimizing both the execution time and the memory usage.

The structure of this report is as follows: The first section describes the TMS320C30 DSP floating-point number representation. The second section discusses doublelength arithmetic and some basic definitions. The third section discusses the algorithms used along with the TMS320C30 implementation. An analysis of the error introduced by the algorithm is presented in the fourth section. The last section provides an insight into generating C-callable functions from assembly language routines. Finally, the appendix provides the source listings for the extended-precision arithmetic.

Floating Point Format

The TMS320C30 supports three floating-point formats [1].

- Short floating-point format, used to represent immediate operands, consisting of a 4-bit exponent and a 12-bit mantissa.
- Single-precision format, used for regular floating-point value representation, consisting of an 8-bit exponent and a 24-bit mantissa.
- The extended-precision format, used with the extended-precision registers, consisting of an 8-bit exponent and a 32-bit mantissa.

For the extended-precision algorithms to work properly on the DSP, it is important to start from the highest-precision floating-point format available in the system that is used for basic floating-point operations. The single-precision format is of particular interest in developing the TMS320C30 code for extended-precision floating-point operations. Therefore, a working knowledge of the properties of this format is essential for the concepts presented in this application report. In the single-precision format, the floating-point number is represented by an 8-bit exponent field (e) in two's complement notation, and a two's complement 24-bit mantissa field (f) with an implied most-significant nonsign bit. Bit 23 of the mantissa indicates the sign (s), as shown in Figure 1.




Figure 1. Single-Precision Floating-Point Format of the TMS320C30

Operations are performed with an implied binary point between bits 23 and 22. When the implied most-significant nonsign bit is made explicit, it is located to the immediate left of the binary point after the sign bit. We show the implied bit explicitly throughout this application report for clarity. The floating-point number x is expressed as follows:

x =	$01.f \times 2^{e}$	if	s = 0;
	$10.f \times 2^{e}$	if	s = 1;
	0	if	e = -128, $s = 0$, and $f = 0$

The range and precision available with the TMS320C30 single-precision floatingpoint format are illustrated by the following values:

Most Positive:	х	=	+3.4028234	×	10+38
Least Positive:	х	=	+5.8774717	\times	10-39
Least Negative:	х	=	-5.8774724	×	10-39
Most Negative:	х	=	-3.4028236	×	10 + 38

Doublelength Floating-Point – The Basics

The techniques used to develop doublelength results in this application report require a singlelength floating-point system and arithmetic that satisfy certain conditions. The TMS320C30 implementation takes the singlelength system as the highest floatingpoint precision system available. The algorithms presented do not require a doublelength accumulator with respect to the singlelength system used. The extended-precision formats available are used to control the truncation or rounding of the single-precision results.

The doublelength arithmetic presented here increases precision of a given floatingpoint operation without the need for a doublelength accumulator. Using this method, the result of the floating-point operations on two single-precision numbers can be determined exactly. If x and y are two such numbers and the desired operation is addition, the result can be represented as a pair of floating-point numbers z and zz. The z value represents the most significant portion of the floating-point operation, while zz represents the least significant portion of the floating-point operation.

As an example, consider the result of the exact addition of two floating-point numbers x and y that are expressed in the single-precision format of the TMS320C30:

X	=	217FFFFFh	(decimal:	1.71798682	х	1010)
у	=	0C7FFFFFh	(decimal:	8.19199951	×	10 ³)

The values are represented in the TMS320C30 binary equivalent as follows:

 $\begin{array}{l} x \ = \ 2^{33} \ \times \ 01.111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \\ y \ = \ 2^{12} \ \times \ 01.111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \\ \end{array}$

Addition of two floating-point numbers requires aligning the two variables x and y [1]:

As can be seen in this example, most of the precision available for y will not be available to carry out the addition. Maintaining full precision for floating-point addition requires extra mantissa bits beyond the 24 bits available on the DSP. Since the need for such precision is rare, software methods are used to represent the result of the operation as a floating-point number pair (z,zz). In our example, the exact result is represented as follows:

 $\begin{array}{rcl} z &=& 2^{34} \times 01.000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0011b \\ zz &=& 2^{09} \times 01.111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1000b \end{array}$

The corresponding hexadecimal representation of (z,zz) is shown below:

z = 22000003h (decimal: 1.71798753 × 10¹⁰) zz = 097FFFF8h (decimal: 1.0239995 × 10³)

Some definitions are basic to the development of concepts in this report. First is the definition of the floating-point operations over a system R. The system contains all the possible floating-point numbers that the single-precision format of the TMS320C30 can represent. All the floating-point arithmetic is carried out in base 2. Therefore, R can be represented as follows on the TMS320C30:

 $R = \{x | x = m(x)2^{e(x)}, |m(x)| < 2^{24}, -128 < e(x) < 127\}$

A floating-point operation is *faithful* if the result of the operation fl(x * y) equals either:

The largest element of R that is smaller than or equal to (x * y) or

The smallest element of R that is larger than or equal to (x * y)

where * represents one of the following floating-point operations: $+, -, \times, \div$. In other words, faithful refers to truncating the floating-point operation result. The floating-point

Doublelength Floating-Point Arithmetic on the TMS320C30

multiplier on the TMS320C30 saves the upper 40 bits of the mantissa in one of the extendedprecision registers [1] and drops the least significant byte of the result. By this definition, the floating-point multiplication on the TMS320C30 is *faithful*. Since the algorithms require the floating-point result to be in single-precision format, the floating-point multiplication on the DSP must therefore be followed by a second truncation step. Saving the contents of the extended-precision register to a memory location or masking off the low 8 bits results in truncation.

A floating-point operation is *optimal* if for all x and y, the result of fl(x * y) is an element of R nearest to (x * y). In other words, the round-off error should not exceed one-half of the last remaining bit position. This is commonly referred to as *rounding*.

The results of floating-point operations on the TMS320C30 are stored in the extended-precision registers [1]. The extended-precision register adds 8 bits of precision to the floating-point arithmetic result. Execution of the RND (round) instruction forces the result of the floating-point arithmetic to be *optimal*. When you round the result of the addition or subtraction operations on the TMS320C30, these floating-point operations become *optimal*.

Implementing Doublelength Floating-Point Arithmetic

This section presents the algorithms used in implementing doublelength arithmetic in pseudo-code for a number of fundamental floating-point operations. The basic idea of doublelength arithmetic can be extended to multiplelength precision, given that the start of the implementation is based on the highest precision available on the system. Therefore, to achieve quadruplelength results, the same algorithm can be applied to doublelength values, and so on. The implementation is based on the theoretical results presented in Reference [2].

Exact Singlelength Addition

In this discussion of the algorithm used to carry out *exact* addition and its implementation on the TMS320C30 DSP, the term *exact* refers to performing an operation on two floating-point numbers, x and y, and obtaining a doublelength floating-point number pair (z,zz) to represent the result. In this implementation, we have not accounted for floatingpoint exponent overflow or underflow. For this algorithm to produce a correct result, the floating-point addition and subtraction must be *optimal*.

The purpose of *exact* addition is to find a term, zz, that satisfies Equation (2).

$$z + zz = x + y \tag{2}$$

Equation (2) can be rewritten as

zz = y - (z - x)

(3)

Equation (3) can be expanded into Equation (4).

$$w = z - x$$
(4)
$$zz = y - w$$

In particular, $|\mathbf{x}| > |\mathbf{y}|$ must be valid for Equation (4) to be valid. Implementation of Equation (4) on the TMS320C30 always generates the exact correction term zz if the result of floating-point addition operation is made *optimal*. This requirement guarantees that the result of single-precision floating-point add and subtract belongs to system R. By swapping the x and y values when $|\mathbf{x}| < |\mathbf{y}|$, the condition for obtaining an *exact* result is met.

The algorithm requires that x and y be normalized. Normalization guarantees that the floating-point number has only one sign bit, and that sign bit is followed by nonsign bits [1]. Floating-point addition on the TMS320C30 assumes that the operands are normalized.

The TMS320C30 assembly code for obtaining the doublelength sum of two singlelength floating-point numbers x and y is shown in Appendix A. First, the values for x and y are interchanged when |x| < |y|. When you add x and y values, the number with the smaller exponent, y, is shifted repeatedly until the exponents of x and y are equal and their mantissas are aligned. We have now calculated the singlelength number, z, that satisfies Equation (2). Since the floating-point addition on the TMS320C30 is made optimal by rounding, the extra precision is, in effect, dropped. The extra precision value, zz, is obtained by implementing Equation (4). Figure 2 is a graphical representation of the implemented algorithm. The figure also shows the relationship between doublelength number pair (z,zz) and singlelength floating-point numbers and their representation on the TMS320C30.




Figure 2. Exact Singlelength Addition

The same algorithm can be used to implement exact floating-point subtraction on the DSP. This is accomplished by negating the second operand and performing an exact addition.

Doublelength Addition

A natural extension of exact singlelength addition and subtraction is its application to doublelength arithmetic. Figure 3 shows an algorithm for implementing doublelength addition on the DSP. Using this algorithm, you can add two doublelength numbers (x,xx)and (y,yy) and represent the result as a doublelength number (z,zz).

The algorithm requires forming a doublelength number (r,rr) that represents an exact addition of x and y. Generating a second number, s = ((rr + yy) + xx), results in a number pair (r,s) that approximates the addition of (x,xx) and (y,yy). Finally, an exact addition of r and s generates a doublelength number (z,zz) that has the same value as (x,xx) + (y,yy).

To obtain exact results for addition and subtraction, subtraction and addition must be optimal; this is guaranteed by following each subtraction or addition instruction on the DSP with a round instruction.

```
; Calculate the doublelength sum of (x,xx) and (y,yy),

; the result being (z,zz)

;

r = x + y;

if (abs(x) > abs(y))

s = x - r + y + yy + xx;

else

s = y - r + x + xx + yy;

z = r + s;

zz = r - z + s;
```

Figure 3. Doublelength Addition

Exact Singlelength Multiplication

The exact singlelength multiplication is shown in Figure 4. The algorithm requires breaking the x and y mantissas into half-length numbers, referred to as head (hx,hy) and tail (tx,ty) sections [2]. This algorithm requires addition and subtraction to be optimal and multiplication faithful. The TMS320C30 DSP multiplication result is faithful if the contents of the extended-precision register are truncated.

To split x and y into two half-length numbers, a constant value is needed that is dependent on the number of available digits. The TMS320C30 device has t = 24 bits of mantissa in the single-precision format. Equation (5) shows that head section hx is chosen to be as near to the value of x as possible.

$$hx = round(m(x)2^{-t1})2^{e(x)+t1}$$
(5)

Also, t1 is chosen to be approximately one-half of the available precision, or 12, on the processor. This effectively breaks the mantissa into half-length values. Equation (5) shows that hx is obtained by rounding and is defined to be an element of $R{t1}$. The tail section tx is easily obtained by subtracting hx from x. Since floating-point subtraction can be made optimal on the TMS320C30, it follows that tx is an element of $R{t1 - 1}$. Setting the constant equal to 2^{12} does not always satisfy Equation (5) when t is even. When the constant is set to $2^{12} + 1$, the definition of Equation (5) is satisfied. The proof for the above is given in Reference [2].

; Calculate the exact product of x and y, the result being ; a doublelength number (z,zz). This algorithm uses the ; following syntax when called from a user program as shown ; mult12 (x,y,z,zz); ; $p = x \times constant;$ hx = x - p + p; tx = x - hx; $p = y \times constant;$ hy = y - p + p; ty = y - hy; $p = hx \times hy;$ $q = hx \times ty + tx \times hy;$ z = p + q; $zz = p - z + q + tx \times ty;$

Figure 4. Exact Singlelength Product

Doublelength Multiplication

The doublelength multiplication algorithm, shown in Figure 5, relies on the singlelength algorithm discussed earlier. The algorithm generates a nearly doublelength approximation of the output result (c,cc). Note that the exact singlelength multiplication routine is used for this approximation. Exact addition is used to generate a doublelength floating-point number that is the closest approximation to the actual result.

The doublelength product program implementation uses the TMS320C30 stack capabilities to save some intermediate variables. These programs are written to be used as callable functions or macros in your program. In either case, the stack pointer must be set to a valid memory segment for proper code execution.

; Calculate the doublelength product of (x,xx) and (y,yy)

; the result being a nearly doublelength number (z,zz).

; Program uses exact singlelength multiplication, mult12 (.).

mult12 (x, y, c, cc); $cc = x \times yy + xx \times y + cc;$ z = c + cc;zz = c - z + cc;

Figure 5. Exact Doublelength Product

Doublelength Quotient and Square Root

Figures 6 and 7 show the algorithm used in calculating the doublelength quotient and doublelength square root routines. Singlelength multiplication is used to generate a doublelength approximation of the quotient or square root values. As with doublelength multiplication, exact addition is used to generate a doublelength floating-point result.

```
;

; Calculates the doublelength quotient of (x,xx) and (y,yy)

; the result being (z,zz)

;

c = x / y;

mult12(c, y, u, uu);

cc = (x - u - uu + xx - c \times yy) / y;

z = c + cc;

zz = c - z + cc;
```

Figure 6. Doublelength Quotient

```
; Calculate the doublelength square root of (x,xx), the
; result being (z,zz)
;
if (x>0) {
c = sqrt(x);
mult12 (c, c, u, uu);
cc = (x - u - uu + xx) \times 0.5 / c;
z = c + cc;
zz = c - z + cc;}
else {
z = zz = 0.};
```

Figure 7. Doublelength Square Root

Error Analysis

This section discusses and determines an upper bound for the error generated in forming a doublelength result. The value of the doublelength number (z,zz) is equal to z + zz. Singlelength addition, subtraction, and multiplication results are always exact. In doublelength addition, any error introduced in the end result is generated by calculating the zz term. An upper bound error magnitude has been calculated in Reference [2] and is shown in Equation (6) as follows:

$$|\mathbf{E}^+| \le \{|\mathbf{x} + \mathbf{x}\mathbf{x}| + |\mathbf{y} + \mathbf{y}\mathbf{y}|\} \times 2^{2-2t} = |\mathbf{Z}| \times 2^{2-2t}$$
(6)

where t = 24 for this system. This gives an upper bound of $|Z| \times 2^{-46}$, or approximately $|Z| \times 1.42 \times 10^{-14}$. This translates to a theorical accuracy greater than 13 decimal places. Table 1 shows an example of doublelength addition using the exact addition algorithm previously described. The numbers in the left column represent TMS320C30 hexadecimal notation for the floating-point results, and (z,zz) is the decimal equivalent of the doublelength output result. Appendix B shows a listing of C programs (exact) that convert from TMS320C30 hexadecimal notation to decimal notation.

	Singlelength Addition							
x	= 217FFFFFh							
У	= 0C7FFFFh							
z	= 2200003h	(z,zz) = 17179876351.9995117 (Exact)						
zz	= 097FFFF8h	17179876351.9995117 (DSP)						
x	= FC7C8923h							
У	= 0A29A7E5h							
z	= 0A29ABD8h	(z,zz) = 1357.37010409682989 (Exact)						
ZZ	= EFA46000h	1357.37010409682989 (DSP)						
	S	inglelength Multiplication						
x	= OF7FFFFFh							
У	= 21FFFFFFh							
z	= 3080000h	(z,zz) = -562949986975740 (Exact)						
ZZ	= 18800002h	– 562949986975740 (DSP)						
x	= FC7CB923h							
У	= 0A29A7E5h							
z	= 07277BF7h	(z,zz) = 167.484236862815123 (Exact)						
zz	= EBA714F0h	167.484236862815123 (DSP)						

Table 1. Exact Singlelength Arithmetic Examples

Doublelength Floating-Point Arithmetic on the TMS320C30

The doublelength product, quotient, and square-root algorithms all have a small relative error. The upperbound error magnitude for each is given in Equations (7) through (9).

$$|\mathbf{E}^{\times}| = (|\mathbf{x} + \mathbf{x}\mathbf{x}| \times |\mathbf{y} + \mathbf{y}\mathbf{y}|) \times 11 \times 2^{-48}$$
 (7)

$$|E^{+}| = (|x + xx| + |y \times yy|) \times 21.1 \times 2^{-48}$$
 (8)

$$|\mathbf{E}^{\checkmark}| = \operatorname{sqrt}(|\mathbf{x} + \mathbf{x}\mathbf{x}|) \times 12.7 \times 2^{-48} \tag{9}$$

Equation (7) establishes an upperbound of $|Z| \times 3.9 \times 10^{-14}$, or approximately 13 decimal digits of accuracy for doublelength multiplication. Similarly, an upperbound of $|Z| \times 7.5 \times 10^{-14}$, or greater than 13 decimal digits for the doublelength square-root algorithm, is established. Table 2 shows examples for each algorithm discussed, along with the algorithm output and expected theorical output.

		Doublelength Multiplication
x	= 22000000h	
xx	= 097FFFFEh	
y	= 21000001h	
	= 097FFFFEh	
z	= 4300002h	$(z,zz) = 1.47573996570139475 \times 10^{20}$ (Exact)
zz	= 2A7FFFFCh	1.47573996570139427 × 10 ²⁰ (DSP)
x	= 2200003h	
xx	= 097FFFF8h	
У	= 0A29ABD8h	
уу	= EFA46000h	
z	= 2C29ABDDh	(z,zz) = 23319450552284.2434 (Exact)
zz	= 13907DC2h	23319450552284.1250 (DSP)
		Doublelength Quotient
x	= 4300002h	
xx	= 2A7FFFFCh	
y	= 2C29ABDDh	
, yy	= 13907DC2h	
z	= 1641205Ah	(z,zz) = 6328365.08044074177 (Exact)
zz	= FC24BE20h	6328365.08044075966 (DSP)
x	= 2200000h	
xx	= 097FFFFEh	
У	= 21000001h	
уу	= 097FFFFEh	
z	= 007FFFFDh	(z,zz) = 1.99999964237223082 (Exact)
zz	= D3400000h	1.99999964237217398 (DSP)
		Doublelength Square Root
x	= 2C2BDD00h	
xx	= 3907DC2h	
z	= 61451A4h	(z,zz) = 4860114.04539400958 (Exact)
zz	= FB39EF11h	4860114.04539400712 (DSP)
х	= 21000001h	
xx	= 097FFFFEh	· · · · · · · · · · · · · · · · · · ·
z	= 103504F5h	(z,zz) = 92681.9110722252960 (Exact)
zz	= F7BC0784h	92681.9110722253099 (DSP)

 Table 2. Exact Doublelength Arithmetic Examples

Doublelength Floating-Point Arithmetic on the TMS320C30

Note that the results were obtained using the programs shown in Appendix B. The C programs were created and compiled on a 80386-based microcomputer running under MS-DOS 3.3.

How to Generate C-Callable Functions

The source listings for the extended-precision arithmetic presented in Appendix A are optimized for execution speed and code size. These routines are designed to be used as macros in a user program environment or, with a few adjustments, as a C function.

This section provides an overview of TMS320C30 C compiler calling conventions necessary to create functions that can be added to the C compiler library. You need a working knowledge of C language to understand the terminology in this section [4, 5, 6].

The C compiler uses the processor stack to pass arguments to functions, store local variables, and save temporary values. The C compiler uses two registers of the TMS320C30 to manage the stack pointer (SP) and the frame pointer (AR3).

When a C program calls a function, it must

- 1. Push the arguments onto the stack,
- 2. Call the function, and
- 3. Pop the arguments off the stack,

in that order.

On the other hand, the called C function must perform the following tasks:

- 1. Set up a local frame by saving the old frame pointer on the stack.
- 2. Assign the new frame pointer to the current value of stack pointer.
- 3. Allocate the frame.
- 4. Save any dedicated registers that the function modifies.
- 5. Execute function code.
- 6. Store a scalar value in R0.
- 7. Deallocate the frame.
- 8. Lastly, restore the old frame pointer [4].

The following code segment shows the singlelength addition routine modified to be in C-callable form. Note that registers R4 through R7 and AR4 through AR7 are dedicated registers used by the compiler. These registers must be saved as floating-point values.

.set	OFFh
.set	ar3
.set	rO
.set	r1
.set	r2
.set	rЗ
	.set .set .set .set

w x1 y1 add12	.set .set .set .global .width .text	r4 r2 r3 add12: 96	
auu i 2	push	fp	; Save old fp
	pushf	r4	, Save ou ip
	push	r4	
	ldi	sp,fp	; Point to top of stack
	ldi		; Load x into rO
	ldi	* – fp(3),r1	; Load y into r1
	absf	x,x1	•
	absf	y,y1	
	cmpf	y1,x1	; x > y
	ldflt	x,x1	
	ldflt	y,x	
	dflt	x1,y	
,	addf3	x,y,z	; $z = x + y$
	rnd	z	_
	subf3	X,Z,W	; Form $w = z - x$
	rnd	W	
	subf3	w,y,zz	; zz = y - [y - w]
	rnd	zz r4	
	pop popf	r4 r4	
	pop	fp	; Restore fp
	retsu	· F.	,
	.end	·	

Conclusion

This report presented an implementation of extended-precision arithmetic routines for the TMS320C30 DSP. The programs presented include singlelength floating-point addition, subtraction, and multiplication, which produce exact doublelength results. Doublelength floating-point addition, subtraction, multiplication, division, and square root were also presented. The doublelength floating-point routines all had a small relative error that appeared in the correction term zz. However, it has been shown that the accuracy of the doublelength floating-point result is at least 13 decimal digits. Table 3 is a summary of information about the routines contained in Appendices A and B. Execution times shown in the table are given only for the routines in Appendix A. These times do not include the call and return if the routine is implemented as a called function. They also do not include any context saves and restores that may be required.

Routine	Mnemonic	Appendix	Code Size (Words)	Execution (Cycles)
Singlelength Add	add12	A1	12	12
Doublelength Add	dbladd	A2	25	. 25
Singlelength Multiply	mult12	A3	35	35
Doublelength Multiply	mult2	A4	51	51
Doublelength Divide	div2	A5	115	115
Doublelength Square Root	sqrt2	A6	163	163
Change Two Single-Precision TMS320C30 Numbers to One				
Double-Precision Result Change Two Double-Precision TMS320C30 Numbers to a	C30DBL	B1		
Double-Precision Result	C30DBL2	B2		

Table 3. Summary Information

References

- [1.] Third-Generation TMS320 User's Guide (literature number SPRU031), Texas Instruments, Inc., 1988.
- [2.] Dekker, T.J., "A Floating-Point Technique for Extending the Available Precision", Numer. Math. 18, 1971, pp 224-242.
- [3.] Linnainmaa, S., "Software for Doubled-Precision Floating-Point Computations", *ACM Transactions on Mathematical Software*, Vol. 7, No. 3, Sept. 1981, pp 272-283.
- [4.] *TMS320C30 C Compiler* (literature number SPRU034), Texas Instruments, Inc., 1988.
- [5.] Kernigan, B.W. and Ritchie, D.M., *The C Programming Language*, 2nd Revision, Prentice-Hall, Englewood Cliffs, New Jersey, 1978.
- [6.] Kochan, S.G., *Programming in C*, Second Edition, Howard K. Sams, Indianapolis, Indiana, 1988.

Appendix A

*******	***********	*****	**************
# FUNC	TION DEF :a	dd12	
ŧ			
* AUTH	OR: Al Lovric	h 2/21/89	
a Te	xas Instrumen	ts, Inc.	
*			
	y Conditions:		
	entry (r0,r1) contains (>	(,y)
	Conditions:		
	exit (r2,r3		,zz).
	sters Affecte		
	r1, r2, r3, r	4	
÷.			
	sion: Origina		
	ution Time:		

single	.set	Offh	
	.global	_add12	
x	.set	rO	
У	.set	r1	
Z	.set	r2 r3	
22	.set		
¥	.set	r4 r2	
×1	.set .set	r2 r3	
yi	.set .text	r3	
add12;	ITEAL		
_80012.	absf	x.x1	
	absf	y, y1	
	capf	y1,x1	: Ixi > Iyi ?
	ldf)t	x, x1	; if not, exchange x & y
	ldflt	y, x	, it not, country of a y
	ldflt	xi,y	
	10/70	×1, J	
-	addf3	x,y,z	: z = x + y
	rnd	2	
	subf3	x, z, w	; form w = z - x
	rnd	,_,_ ¥	· - ···
subf3	w,y,zz	; 22 =	v - w
rad	2Z	,	, -
retsu			
, end			

Appendix A1. Single Length Add

Appendix A2. Double Length Add

*****	******	*****	****
* FUNC	TION DEF	: dbladd	
*			
	OR: ALL		
* *	Texas	Instruments, Inc.	
	y Condit	ionet	
* CHU		itry (r0,r1) contains (x	(xx) and
*		contain (y,yy).	
* Exit	Conditi		
*	Upon ex	it (r4,r5) contains (z,	zz).
	sters Af		
* *	r0, r1,	r2, r3, r4, r5, r6, r7	·
	sion: Or	ininal	
	ution ti		
		*****	****
	.globa	d dbladd	
x	.set	rN	
xx	.set	`r1	
У	.set	r2	
уу	.set	r3	
Z ZZ	.set .set	r4 r5	
x1	.set	r6	
y1	.set	r7	
r	.set	r6	
5	.set	r7	
	.text		
db1ad			
	absf absf	x,x1	
	cmpf	y,y1 y1,x1	; check for 1x1 > 1y1
	ldflt	x,x1	; if not, exchange (x,xx)
	ldflt	xx,y1	; and (y,yy)
	ldflt	y,x	
	ldflt	vy.xx	
	ldflt	x1,y	
	ldflt	y1,yy	
;	addf3	x,y,r	; r = x + y
	rnd	^,y,'	, I — X T Y
*	1 Hu	•	
	subf3	r,x,s	; s = x - r
	rnd	s	
	add f 3	y ,s,s	; s = x - r + y
	rnd	5	
	addf	yy,s	; $s = x - r + y + yy$
	rnd addf	s xx,s	; s = x - r + y + yy + xx
	rnd	xx, 5 S	, 5 — X — I + y + yy + XX
*	1 HG	5	
	addf3	s,r,z	; z = r + s
	rnd	z	
*			
	subf3	z,r,zz	; zz = r - z
	rnd addfa	ZZ	
	addf3 rnd	S,ZZ,ZZ ZZ	; $zz = r - z + s$
	retsu	£. £.	
	.end		

	ION DEF : _		*******		subf3	hy,y,ty	; ty = y - hy
+					rnd	ty	
* AUTHOR	R: Al Lovri	ch 2/21/89		•			
	s Instrume				mpyf3	hx, hy, p	; p = hx # hy
*					andn	single,p	; fl(#) is faithful
* Entrv	Conditions			*		•	•
		(r0,ri) conta	ains (x v)		mpyf3	hx,ty,temp	; temp = hx # ty
	Conditions:				andn	single, temp	; fl(#) is faithful
		(r0,r1) conta	Lins (z.zz).		mpyf3	tx,hy,q	; q = tx # hy
	ters Affect				andn	single,q	; fl(#) is faithful
		, r3, r4, r5,	r6 r7		addf3	q,temp,q	; q = hx * ty + tx * hy
					rnd	9	
* Revisi	ion: Origin	al		*		•	
	tion Time:				addf3	p,q,z	; z = p + q
			****************		rnd	Z	, - , ,
	.global	_mult12		•		-	
single	.set	Offh		-	subf3	z,p,zz	; zz = p - z
x	.set	r0			rnd	2Z	, , -
ŷ	.set	ri			addf	9, ZZ	; zz = p - z + q
P	.set	r2			rnd	22	,
x	.set	r3			mpyf3	tx, ty, temp	: temp = tx # ty
tx	, set	r4			andn	single, temp	; fl(#) is faithful
q	.set	r5			addf3	zz, temp, zz	zz = p - z + q + tx +
hy	.set	r5			rnd	22	,
ty	.set	r6		+			
2	.set	r0			retsu		
22	.set	ri			, data		
.temp	, set	r7					
	, text			consta	ant:		
_mult12:					.float	4097	: constant = 2^(24-24/2)
	ldf	€constant,t	eno		.end		; constant = 2 (24-24/2)
	mpyf3	temp,x,p	: p = x # constant				
	andn	single,p	; fl(#) is faithful				
•			,				
	subf3	p,x,hx	; hx = x - p				
	rnd	hx	, F				
	addf3	hx,p,hx	; hx = x - p + p				
	rnd	hx					
*							
	subf3	hx,x,tx	tx = x - hx				
	rnd	tx					
+							
	mpyf3	temp,y,p	; p = y * constant				
	andn	single,p	; fl(*) is faithful				
•							
	subf3	p,y,hy	; hy = y − p				
	rnd	hy					
	addf3	hy,p,hy	; hy = y - p + p				
	rnd	hy					
÷							

Doublelength Floating-Point Arithmetic on the TMS320C30

			******		ldf	econstant, te			addf	temp,cc	; cc = x * yy + xx * y + c
	ON DEF : _	1112			mpyf3	temp,x,p	; p = x * constant		rnd	cc	
*					andn	single,p		÷			
	Al Lovri			÷				* z = c +	cc		
*		struments, Inc.			subf3	p,x,hx	hx = x - p	•			
	Conditions		4		rnd	hx			addf3	cc,c,z	; z = c + cc
		(r0,r1) contai			addf3	hx,p,hx	; hx = x - p + p		rnd	z	
		contains (xx,	yy).		rnd	hx		*			
	onditions:			¥				* zz = c	- z + cc		
		(r0,r1) contai	ns (Z,ZZ).		subf3	hx,x,tx	tx = x - hx	÷			
	ers Affect				rnd	tx			subf3	z,c,zz	; ZZ = C - Z
*	r0, r1, r2,	r3, r4, r5, r	6, r/	¥					rnd	22	
•					mpyf3	temp,y,p	; p = y * constant		addf3	zz,cc,zz	; zz = c - z + cc
	thm used:				andn	single,p			rnd	2Z	
	mult12(x,)			÷				÷			
		+ xx * y + cc	4		subf3	p,y,hy	; hy = y - p		retsu		
	z = c + c				rnd	hy			.data		
* :	zz = c - z	+ cc;			addf3	hy,p,hy	; hy = y - p + p	constant:			
•					rnd	hy			.float	4097	; constant = 2^(24-24/2)+1
	on: Origina			+					.end		,
	ion Time: S				subf3	hy,y,ty	; ty = y - hy				
*******			****************		rnd	ty					
	.global	_mult2		÷							
single	.set	Offh			mpyf3	hx,hy,p	; p = hx * hy				
x	.set	r0			andn	single,p					
y .	.set	r1		÷							
P '	.set	r2			mpyf3	hx, ty, temp	; temp = hx # ty				
hx	.set	r3			andn	single, temp	,				
tx	.set	r4			mpyf3	tx, hy, q	; q = tx # hy				
q	.set	r5			andn	single,q	, ,				
hy	.set	r5			addf3	q,temp,q	; q = hx * ty + tx * hy				
ty	.set	ró			rnd	9	, q				
z	. set	r0		+	1114	4					
22	.set	r1		-	mpyf3	tx, ty, temp	; temp = tx # ty				
XX	.set	r2			andn	single, temp	,				
уу	.set	r3			addf3	p,q,c	; c = p + q				
c	.set	r 4			rnd	P, 4, C C	, -				
cc	.set	r6			1 114						
temp0	.set	r6			subf3	c,p,cc	; cc = p - c				
temp	.set	r7			rnd	c, µ, cc	,,				
•	.text				addf		• cc = p - c + a				
_mult2:					rnd	q, cc cc	; cc = p - c + q				
	mpyf3	x,yy,temp0	; temp0 = x#yy		addf	temp,cc	; cc = p - c + q + tx * ty				
	andn	single, temp(rnd	cc	, company and a sty				
	mpyf3	y,xx,temp	; temp = y#xx								
	andn	single, temp		• .							
	addf	temp0, temp	; temp = x*yy + y*xx		re variables						
	rnd	temp		+							
	pushf	temp	; (x#yy + y#xx)	break:							
	·	•			popf	temp	; x*yy + y*xx				
*				+							
	x, y, c, c	.,			x * yy + xx *	y + cc					
÷				+							

Appendix A4. Double Length Multiply

 FUNCT 	ION DEF : _	div2									
•											
 AUTHO 	AUTHOR: Al Lovrich 2/21/89										
e Tex	Texas Instruments, Inc.										
ŀ											
	Entry Conditions:										
	Upon entry (r0,r1) contains (x,y),										
	and (r2,r3) contains (xx, yy).										
	Exit Conditions: Upon exit (r0,r1) contains (z,zz).										
			(z,zz).								
	ters Affect										
≠ r0, r ≢	1, 12, 13,	r4, r5, r6,	r/								
	ithm used:										
F Higor € C=X											
	/ /; 2{c, y, u,										
		u + xx - c +	+ vv) / v+								
	c + cc;		<i></i>								
	c - z + cc:										
+	,										
* Revis	ion: Origin	al									
+ Execu	tion Time:	115 Cycles									
*******	********	*****	*******	******							
	.global	_div2									
single	.set	Offh									
x	.set	r0									
У	.set	ri									
P	. set	r2									
hx	.set	r3 r4									
tx	. set										
y1	.set	r4									
9	.set	r5									
hy	.set	r5 r6									
ty z	.set .set	r6 r0									
	.set	ri									
		r2									
	. set										
xx	.set	r3									
xx yy	. set	r3 r7									
zz xx yy temp tempi	.set .set	r3 r7 r3									
xx yy temp temp1	. set	r7									
xx yy temp temp1 temp2	.set .set .set .set	r7 r3									
xx yy temp temp1 temp2 c	.set .set .set .set .set	r7 r3 r1									
xx yy temp temp1 temp2 c c	.set .set .set .set .set .set	r7 r3 r1 r2									
xx temp temp1 temp2 c cc u	.set .set .set .set .set	r7 r3 r1 r2 r3									
xx temp temp1 temp2 c cc u	.set .set .set .set .set .set .set	r7 r3 r1 r2 r3 z									
xx yy temp temp1 temp2 c c c c u u	.set .set .set .set .set .set .set .set	r7 r3 r1 r2 r3 z									
xx yy	.set .set .set .set .set .set .set .set	r7 r3 r1 r2 r3 z									
xx yy temp temp1 temp2 c c c u uu 2	.set .set .set .set .set .set .set .text pushf	r7 r3 r1 r2 r3 z	; 5246	уу							
xx yy temp temp1 temp2 c c c u uu 2	.set .set .set .set .set .set .set .set	r7 r3 r1 r2 r3 z zz	; Save ; Save ; Save	xx							

```
pushf
                      У
                                    ; save y
+ c = x / y;
* The floating-point number v is stored in R1. After the computation is
  completed, 1/v is also stored in R4.
* Register used as input: R1
* Registers modified: RO, R1, R2, R3
* Register containing result: R4
inv_f:
           1df
                      r1,r3
                                    ; v is saved for later.
                                    ; The algorithm uses v = ivi.
           absf
                      r1
* Extract the exponent of v.
           pushf
                      r1
                       r٥
           pop
           ash
                       -24, r0
                                    ; The 8 LSBs of R1 contain the exponent
                                    ; of v.
* A few comments on boundary conditions. If e = -128, then v = 0. The
* following xEOI calculation yields R1 = -128 - 1 = 127 and the algoritm
* overflow and saturate since x[0] is large. This seems reasonable. If 127,
* the R1 = -127 - 1 = -128. Thus x[0] = 0 and this will cause the algorithm
# to yield zero. Since the mantissa of v is always between 1 this is also
* reasonable. As a result, boundary conditions are handled automatically in
* a reasonable fashion.
* x[0] formation given the exponent of v.
           negi
                      ٢0
                                   : Now we have -e-1, the exponent of x[0].
           subi
                      1,r0
           ash
                      24, r0
           push
                       01
           popf
                       r0
                                    : Now R1 = x[0] = 1.0 # 2##(-e-1).
    Now the iterations begin.
                                    ; R2 = v + x[0]
           apyf3
                       r0,r1,r2
           andn
                      single,r2
                      2.0,12
                                    ; R2 = 2.0 - v # x[0]
           subrf
           rnd
                      r2
           mpyf
                      r2,r0
                                    ; R1 = x[1] = x[0] = (2.0 - v = x[0])
           andn
                      single,r0
                                    ; R2 = v + x[1]
                      r0,r1,r2
           mpyf
           andn
                      single,r2
           subrf
                      2.0,12
                                    ; R2 = 2.0 - v # x[1]
           rnd
                      r2
                                    R1 = x[2] = x[1] + (2.0 - v + x[1])
           mpyf
                      r2, r0
```

٠

٠ .

÷

÷

٠ ŧ

.

.

÷

٠

andn

single,r0

mpyf	r0,r1,r2	; R2 = v = x[2]	+	1df	econstant, te	0
andn	single,r2	·		apyf3	temp,x,p	: p = x = constant
subr	2.0,+2	R2 = 2.0 - v + x[2]		andn	single, p	
rađ	r2			_		
sepyf	r2, r0	; R1 = $x(3) = x(2) = (2.0 - v = x(2))$	+			
andn	single,r0			subf3	p,x,hx	; hx = x - p
				rnd	hx	
spyf	r0,r1,r2	; R2 = v # x[3]		addf3	hx,p,hx	; hx = x - p + p
andn	single, r0			rnd	hx	
subrf	2.0,12	; R2 = 2.0 - v + x[3]	+			
rad	r2	•		subf3	hx,x,tx	; tx = x − hx
npyf	r2, r0	: R1 = x[4] = x[3] # (2.0 - v # x[3])		rnd	tx	
		,	+			
andn	single,r0	: This minimizes error in the LSBs.		apyf3	temp,y,p	; p = y = constant
- aron		,		andn	single,p	
			•			
For the last ite	ration we use t	he formulation:		subf3	p,y,hy	; hy = y − p
x[5] = (x[4] + (1.0 - (v + x[4]))) + x[4]		rnd	hy	,,
				addf3	hy, p, hy	; hy = y - p + p
apyf	r0,r1,r2	$R_2 = v + x[4] = 1.001 = 1$		rnd	hy	, ng - g - p - p
andn	single,r2	1.2	•	1.110	"7	
subrf	1.0, r2	R2 = 1.0 - v = x[4] = 0.001 = 0	•	subf3	hu u +u	
rnd	r2	,			hy,y,ty	; ty = y - hy
apyf	r0, r2	$R_2 = x[4] + (1.0 - v + x[4])$	-	rnd	ty	
andn	single,r2	; HZ = XL43 = (1.0 - V = XL43/	•			
addf		: R2 = x[5] = (x[4]#(1.0-(v#x[4])))+x[4]		mpyf3	hx, hy, p	; p = hx + hy
4007	r2, r0	1 K2 - X(3) - (X(4)*().0-(V*X(4))//*X(4)	•	andn	single,p	
rnd	r0,r1	; Round since this is follow by a MPYF.	•			
		, Notice Chis is for the by a furth.		npyf3	hx, ty, temp	; temp = hx + ty
Now the case of				andn	single,temp	
NOU CHE CASE OF		v.		apyf3	tx, hy, q	q = tx + hy
				andn	single,q	
negf	r1,r2	· · · · · · · · · · · ·		addf3	q, t en p, q	; q = hx # ty + tx # hy
ldf	-13,13	; This sets condition flags.		rad	٩	
ldfn	r2,r1	; If $v < 0$, then $R1 = -R1$	•			
						ore the result in temp. This i
ldf	r1,r4	; save 1/y		ize use of r	egisters on the	device.
			●			
restore variable	5 - 1			apyf3	tx, ty, temp	; temp = tx + ty
				andn	single,temp	
popf	у	; restore y		addf3	p,q,u	; u = p + q
popf	×	; restore x		rnd	u	
pushf	x	; save x	•			
				subf3	u, p, uu	tuu = p - u
mpyf	yi,x	: c = x # (1/y)		rnd	WW	
andn	single,x			addf	q, uu	: uu = p - u + q
	• •			rnd	4,	
save variables						
pushf	×	; save c				
pushf	y1	; save 1/y				
mult12(c, y, u,						

160

Doublelength Floating-Point Arithmetic on the TMS320C30

popf y1 ; restore 1/y popf c ; restore c ; restore x popf temp subf3 ; cc = x - u u,temp,cc rnd cc subf uu, cc ; cc = x - u - uu rnd cc popf ; restore 🗙 temp addf temp,cc ; cc = x - u - uu + xx rnd cc popf temp ; restore yy npyf c,temp ; c * yy andn single, temp subf temp,cc ; cc = x - u - uu + xx - c * yy rnd cc noyf y1,cc ; cc = (x - u - uu + xx - c * yy) / y andn single,cc ٠ * z = c + cc ٠ addf3 c,cc,z ; z = c + cc rnd z ٠ * zz = c - z + cc . subf z,c,zz ; zz = c - z rnd 22 addf cc, zz ; zz = c - z + cc rnd zz ŧ retsu .data constant: .float 4097 ; constant = $2^{(24-24/2)+1}$.end

	TION DEF : _		**********************		pushf	x 2.0.r0	; save x
* (UNC) *		sų: cz			mpyf		; add a rounding bit in the exponent
6 алтыг	R: Al Lovri	h 2/21/	190		andn	single,r0	
		struments,			pushf	rO	
	12043 11	iti umento,	JHC.		pop	rl OT st	The O LODe of D1 contribution 1/O the sum
# Fates	v Conditions			-	ash	-25,r1	; The 8 LSBs of R1 contain 1/2 the expo
			ntains (x,xx).	+			
-	Conditions:				I tormation g	iven the expone	nt of v.
+		(6) (1) (6	ntains (2,22).	+			
	sters Affect				negi	ri	
- regis	r0, r1, r2		5 al a7		ash	24,r1	
	10, 11, 12,	, 10, 14, 1	5, 10, 17		push	r1	N
-	ithm used:			_	popf	r1	; Now $r1 = x[0] = 1.0 + 2 + (-e/2)$.
- miyui -	c = sert(x)			*			
	multi2(c, o				erate v/2.		
			x) = 0.5 / c:	+			······
	z = c + c				mpyf	0.25,r0	; v/2 and take rounding bit out.
	22 = C - Z	•		-	andn	single,r0	
				*			
- Revis	ion: Origina	a		# Now	the iteratio	ns degin.	
	tion Time:			•			• ••• •
			****************		mpyf	r1,r1,r2	$r^2 = x[0] + x[0]$
	.global	_sqrt2			andn	single,r2	
single	.set	Offh			mpyf	r0, r2	$r^2 = (v/2) + x[0] + x[0]$
	.set	r0			andn	single,r2	
×	.set	ri			subrf	1.5, r2	; $r^2 = 1.5 - (v/2) * x[0] * x[0]$
Y	.set	r2			rnd	r2	
P hx	.set	r3			mpyf	r2, r1	: r1 = x[1] = x[0] + (1.5 - (v/2)+x[0]+
ix tx	.set	r3 r4			andn	single,r1	•
	.set	r5		+		• •	
q hy	.set	r5 r5			mpyf	r1,r1,r2	$r^2 = x[1] + x[1]$
•	.set	r5 r6			andn	single,r2	
y .		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			mpyf	r0,r2	$r^2 = (v/2) * x[1] * x[1]$
2 22	.set .set	ri			andn	single,r2	•
CX	.set	ri ri			subrf	1.5, r2	: r2 = 1.5 - (v/2) * x[1] * x[1]
		r1 r7			rnd	r2	•
temp	.set .set	r/ r2			mpyf	r2, r1	: r1 = x[2] = x[1] + (1.5 - (v/2)+x[1]+
:		. –			andn	single,r1	
cc	.set	r3		•			
u l	.set	z			mpyf	r1,r1,r2	: r2 = x[2] + x[2]
	.set	22			andn	single,r2	•
c1	.set	rû			mpyf	r0.r2	: r2 = (v/2) + x[2] + x[2]
	.text				andn	single,r2	,
.sqrt2:					subrf	1.5, r2	; r2 = 1.5 - (v/2) * x[2] * x[2]
ł					cad	r2	,
F C = 5q	rt(x)				mpyf	r2,r1	: r1 = x[3] = x[2] # (1.5 - (v/2)#x[2]#
F					andn	single,r1	,
	t the expone	nt of v.		•		211912,11	
ł				-	mpyf	r1,r1,r2	: r2 = x[3] * x[3]
	ldf	r0,r3	; save v		andn	single,r2	,
	retsie		; return if number non-positive		anun moyf	r0,r2	: r2 = (v/2) # x[3] # x[3]
	pushf	xx	; Save XX				1 12 - 11/2/ * ALOJ * ALOJ
	bezu.	**	; Seve XX		andn	single,r2	

Appendix A6. Double Length Square Root

	subrf	1.5,r2	; r2 = 1.5 - (v/2) * x[3] * x[3]		mpyf3	hx,ty,temp	; temp = hx # ty
	rnd	r2			andn	single,temp	; cemp = nx + cy
	mpyf	r2, r1	: r1 = x[4] = x[3] * (1.5 - (v/2)*x[3]*x		mpyf3		
	andn	single,r1				tx, hy, q	; q = tx # hy
+					andn	single,q	
-	mpyf	r1.r1.r2	: r2 = x[4] * x[4]		addf	temp,q	; q = hx * ty + tx * hy
	andn	single,r2	1 12 - 2043 + 2043		rnd	9	
		r0,r2	$r_2 = (v/2) + x[4] + x[4]$				
	nopyf		(12 = (1/2) + 2(4) + 2(4)				
	andn	single,r2					ore the result in temp.
	subrf	1.5, r2	$r^2 = 1.5 - (v/2) * x[4] * x[4]$		to optimi	ze use of regis	ters on the device.
	rnd	r2		÷			
	∎øyf	r2,r1	; r1 = x[5] = x[4] * (1.5 - (v/2)*x[4]*x		mpyf3	tx,ty,temp	; temp = tx * ty
÷					andn	single,temp	
	andn	single,r1			addf3	p,q,u	: u = p + q
	ldf	r1,r0			rnd	8	
+						-	
-	mpyf	r3.r0	: sart(v) from sart(v≇*(-1))	•	subf3		
	••	•	; squerer nom squerer In			u, p, uu	; uu = p - u
	andn	single,r0			rnd	uu	
+					addf	q, uu	; uu = p - u + q
* Save	e variables				rnd	UU	
+					addf	temp,uu	; uu = p − u + q + tx ¥ ty
	pushf	×	; save c = sqrt(x)		rnd	UU	
	ldf	x, y	; get ready for multiplication				
			,, , , , , , , , , , , , , , , , , , , ,	* cc = (y - H - H	+ xx) + 0.5 /	r
	12(c, c, u, u			* ***	~ • •		
+		u7		•		c	: restore c
	1df	A			popf		
		econstant, t			popf	temp	; restore x
	npyf3	temp,x,p	; p = x * constant		subf3	u,t em p,cc	; cc = x - u
	andn	single,p			rnd	cc	
*					subf	uu,cc	; cc = x - u - uu
	subf3	p,×,h×	; $hx = x - p$		rnd	cc	
	ben	hx			popf	temp	: restore xx
	addf	p.hx	hx = x - p + p		addf	temp.cc	cc = x - u - uu + xx
	rnd	hx	, , , ,		rnd	cc	,
•				•			
•	subf3	hx,x,tx	tx = x - hx	•	C		
	rnd	tx	; (x = x - 11x		pushf	cc	; save cc
	rna	tx			pushf	c	; save c
ŧ				+			
	apyf3	temp,y,p	; p = y * constant				tored in R1. After the computation is
	andn	single,p		# complet	ed, 1/v is	also stored in	R4.
÷				+			
	subf3	p,y,hy	; hy = y - p	* Registe	r used as	input: R2	
	rnd	hy				d: RO, R1, R2,	R3
	addf3	hy, p, hy	; hy = y - p + p			ng result: R2	
	rnd	hy		* Negiste			
+		,		*	140	r2, r3	is sound for labor
	subf3	hu u +u	$\cdot + u = u = hu$		ldf		; v is saved for later.
		hy,y,ty	y = y - hy		absf	r2	; The algorithm uses v = ivi.
-	rnd	ty		+			
÷							
	napyf3	hx, hy, p	; p = hx * hy				
	andn	single,p					

31.0 40

ŧ

Extract the expor	ent of v.			mpyf andn	r1,r2,r0 single,r0	; R1 = v * x[4] = 1.001 => 1
pushf	r2			subrf	1.0, r0	R1 = 1.0 - v + x[4] = 0.001 = 3
pop	ri			rnd	r0	· · ·
ash	-24, r1	; The 8 LSBs of RO contain the exponent		mpyf	r1,r0	R1 = x[4] + (1.0 - v + x[4])
		; of v		andn	single,r0	
				addf	r0,r1	; $R0 = x[5] = (x[4]*(1.0-(v*x[4])))+$
x[0] formation gi	ven the expone	nt of v.	ŧ			
				rnd	r1,r2	; Round since this is followed by a l
negi	ri		+			
subi	1.r1	: Now we have -e-1, the exponent of x[0]	* Now the	case of v	< 0 is handle	d.
ash	24, r1	,	•			
push	ri			negf	r2,r0	
	r1	: Now R0 = \times [0] = 1.0 * 2**(-e-1).		ldf	r3,r3	: This sets condition flags.
popf	L1	; NOW NU = XLUJ = 1.0 * 2**(-e-1).		ldfn	r0,r2	: If $v < 0$, then $R2 = -R2$
				(gill	10,12	j = 1, $v = 0$, then $hZ = -hZ$
Now the iteration	s Degin.		* * restore			
			+ restore	Variables		
mpyf3	r1,r2,r0	R1 = v + x[0]	•			
andn	single,r0	,		popf	temp	; restore c
subrf	2.0,r0	R1 = 2.0 - v + x[0]		popf	cc	; restore cc
bas	r0			∎øyf	0.5,cc	;cc = (x - u - uu + xx) * 0.5
mpyf	r0,r1	; $R0 = x[1] = x[0] * (2.0 - v * x[0])$		andn	single,cc	
andn	single,r1			mpyf	r2, cc	; cc = (x - u - uu + xx) + 0.5 / c
				andn	single,cc	
mpyf	r1,r2,r0	R1 = v * x[1]	÷			
andn	single,r0	•	¥ z=c+	cc		
subrf	2.0,10	R1 = 2.0 - v + x[1]	+			
rnd	r0	,		addf3	temp,cc,z	: z = c + cc
mpyf	r0.r1	R0 = x[2] = x[1] + (2.0 - v + x[1])		rnd	z	, - ,
andn	single,r1		+		-	
	single, "		- + zz = c	+		
		Dr	* 22 - 0	~ 2 + 11		
mpyf	r1,r2,r0	; R1 = v * x[2]	•	aub f	n hann 4-	
andn	single,r0	a. a.a		subf	z,t em p,zz	; zz = c - z
subrf	2.0,10	R1 = 2.0 - v * x[2]		rnd	22	
rnd	01			addf	cc, zz	; ZZ = C - Z + CC
apyf	r0,r1	R0 = x[3] = x[2] + (2.0 - v + x[2])		rnd	22	
ando	single,r1		ŧ			
				retsu		
apyf	r1,r2,r0	; R1 = v * x[3]		.data		
andn	single,r0		constant:			
subrf	2.0,r0	R1 = 2.0 - v = x[3]	^	.float	4097	: constant = 2^(24-24/2)+1
rnd	r0 01			.end		,
apyf	r0,r1	: R0 = x[4] = x[3] # (2.0 - v # x[3])				
		,				
	single, r1					
anda						

* For the last iteration we use the formulation: * x[5] = (x[4] * (1.0 - (v * x[4]))) + x[4]

٠

ŧ

<u>7</u>

Appendix B

Doublelength Floating-Point Arithmetic on the TMS320C30

Doublelength Floating-Point Arithmetic on the TMS320C30

3/# C30BBL -- Program to operate on two single-precision numbers in C30 format and produce a double-precision result #/ Binclude Gmath.h> Binclude Stdio.h>

main()

{ long double x, y, z; long int x1, y1; int i, operation; long int c30toe(long int);

i=1;

dof
 printf("Type two C3O hex numbers:\n");
 printf("x = ");
 scanf("XX", bx(1);
 printf("y = ");
 scanf("XX", by(1);
 x1 = c3Otoe(x1);
 y1 = c3Otoe(y1);
 y1 = c3Otoe(y1);
 y1 = c3Otoe(y1);
 y1 = c3Otoe(y1);
 y2 = (long double)(#(float #)(by(1));
 do(
 printf("Add(1), Sub(2), Mey(3), Div(4), Sqrt(5): ");
 scanf("Zd", Boperation(2);
 while (operation(2) i operation(5);

if (operation == 1) z = x + y; if (operation == 2) z = x - y; if (operation == 3) z = x + y; if (operation == 4) z = x / y; if (operation == 5) z = sqrt(x); printf("nz = %.18Lg", z);

printf('\n\nType in C30 bex result:\n'); printf("z = "); scaf("ZI",&xl); printf("zz = "); scaf("ZI",&yl); x = (30toe(xl); x = (long double)(*(float *)(&xl)); yl = (c30toe(yl); y = (long double)(*(float *)(&yl)); z = x + y; printf('\nz = %.18Lg", z); printf('\nx = %.18Lg", z); printf('\nk)Type 0 to exit, else continue : "); scanf ("Zd", &i); }

/# C3OTOE -- routine to convert from a c30 floating point number to a number in ieee format. Both input and output in hex. #/

long int c30toe(long int x)
{
 long int mantissa, sign;

long int exp; sign = x & 0x00800000;

exp = x >> 24;

/# exp=-128 corresponds to 0. exp=-127 is denormalized in ieee: represent it as 0. #/

if $(exp \langle = -127 \rangle$ return(0);

/* add implied bit and sign-extend mantissa */

mantissa = x & 0x007fffff; if (sign) mantissa != 0xff000000; else mantissa != 0x00800000;

/* convert mantissa to sign-magnitude #/

if (sign) mantissa = -mantissa;

/* adjust mantissa if it was -2.0 */

if (mantissa == 0x01000000)(exp++; mantissa = 0x00000000;) if (exp > 127) return(0); /* too large number; return error */

/# make exponent 127-excess and return ieee number #/

exp += 127; mantissa = (mantissa & 0x007fffff) ¦ (sign << 8) ¦ (exp << 23);

return(mantissa);

}

@include (math.h) #include (stdio.h) main() { long double x, y, z; long int x1, y1, xx1, yy1; ist i. operation: long int c30toe(long int); i=1; do (printf("Type two C30 hex numbers:\n"); printf("x = "); scanf("ZX", bol); printf("xx = "); scanf("XX", &xx1); printf("y = "); scanf("%%", &y1); printf("yy = "): scanf("XX", kyy1); x1 = c30toe(x1); xx1 = c30toe(xx1): y1 = c30toe(y1); yy1 = c30toe(yy1): x = (long double)(#(float #)(&x1)) + (long double)(#(float #)(&cci)); y = (long double)(#(float #)(&y1)) + (long double)(#(float #)(&yy1)); do{ printf("Add(1), Sub(2), Mpy(3), Div(4), Sqrt(5): "); scanf("Xd", &operation); } while (operation(1 !! operation)5); if (operation == 1) z = x + y; if (operation == 2) z = x - y; if (operation == 3) z = x # y; if (operation == 4) z = x / y; if (operation == 5) z = sqrt(x); printf("\nz = %.18Lg", z); printf("\n\nType in C30 hex result:\n"); printf("z = "); scanf("%%",&x1); printf("zz = "); scanf("%%",&y1); x1 = c30tee(x1);x = (long double)(#(float #)(&x1)); y1 = c30toe(y1); y = (long double)(#(float #)(&y1)); z = x + y:

/# C300BL2 -- Program to operate on two double-precision numbers

in C30 format and produce a double-precision result #/

printf("\nz = %.18Lg", z); printf("\n\nType 0 to exit, else continue : "); scanf ("Zd", &i);) while (i := 0); }

/# C30TOE -- routine to convert from a c30 floating point number to a number in ieee format. Both input and output in hex. #/

long int c30toe(long int x)

long int mantissa, sign; long int exp;

£

sign = x & 0x00000000; exp = x >> 24;

/# exp=-128 corresponds to 0. exp=-127 is denormalized in ieee: represent it as 0. #/

if (exp <= -127) return(0);

/* add implied bit and sign-extend mantissa */

mantissa = x & 0x007fffff; if (sign) mantissa != 0xff000000; else mantissa != 0x00800000;

/* convert mantissa to sign-magnitude #/

if (sign) mantissa = -mantissa:

/# adjust mantissa if it was -2.0 #/

if (mantissa == 0x01000000){
 exp++;
 mantissa = 0x00800000;

if (exp > 127) return(0); /# too large number; return error #/

/* make exponent 127-excess and return ieee number */

exp += 127; mantissa = (mantissa & 0x007fffff) | (sign << 8) | (exp << 23);

return(mantissa);

3

}

8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

William Hohl

Digital Signal Processor Products—Semiconductor Group Texas Instruments

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

Introduction

In the general class of orthogonal transforms, there exists one in particular, the discrete cosine transform (DCT), that has recently gained wide popularity in signal processing. The DCT has found applications in such areas as data compression, pattern recognition, and Weiner filtering, primarily because of its close comparison to the Karhunen-Loeve Transform (KLT) with respect to rate distortion criteria [1]. Although the KLT is considered to be optimal, there is no fast algorithm to compute it. Since there is no fast KLT algorithm, the DCT is an attractive alternative.

For image coding, the DCT works well because of the high correlation among adjacent data samples (pixel values). Because of this correlation, the DCT provides near optimal reduction while retaining high image quality. In a comparative study [2], the DCT was shown to outperform the Fourier, Hartley, and cas-cas transforms for image compression, providing even more motivation for finding fast implementations.

A number of algorithms have been developed, most notably those of Hou [3] and Lee [4], which generate higher-order DCTs from lower-order ones. This paper presents two 8×8 DCT routines, one for the TMS320C25 and another for the TMS320C30, based upon the routine in [3].

The DCT Algorithm

For a given real data sequence $x_0, x_1, \ldots, x_{N-1}$, the discrete cosine transform is given in [1] as

$$z_k = \sqrt{\frac{2}{N}} \alpha(k) \sum_{n=0}^{N-1} x_n \cos\left(\frac{\pi \ (2n+1)k}{2N}\right) k = 0, \ 1, \ \dots, \ N-1$$
(1a)

and its inverse is

$$x_n = \sqrt{\frac{2}{N}} \sum_{k=0}^{N-1} \alpha(k) z_k \cos\left(\frac{\pi (2n+1)k}{2N}\right) k = 0, 1, \dots, N-1$$
(1b)

where α (k) = $\frac{1}{\sqrt{2}}$ for k = 0; otherwise, the transform is unitary. If z_0 is scaled up by 2, the DCT can also be written in matrix form as

$$\mathbf{z} = \sqrt{\frac{2}{N}} T(N) \mathbf{x}, \tag{2}$$

where x and z are column vectors denoting the input and output data sequences, and T(N) is the DCT matrix of order N. Actually, expanding the matrix (neglecting the factor of $\sqrt{\frac{2}{N}}$ for the moment), a 4-point DCT appears as

$$\begin{bmatrix} z_0 \\ z_2 \\ z_1 \\ z_3 \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 & 1 \\ \alpha & -\alpha & \alpha & -\alpha \\ \beta & -\delta & -\beta & \delta \\ \delta & \beta & -\delta & -\beta \end{bmatrix} \begin{bmatrix} x_0 \\ x_2 \\ x_3 \\ x_1 \end{bmatrix} , \qquad (3)$$

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30 where $\alpha = \frac{1}{\sqrt{2}}$, $\beta = \cos\left(\frac{\pi}{8}\right)$, and $\delta = \sin\left(\frac{\pi}{8}\right)$. Similarly, the 8-pt DCT can be expressed as

$$\begin{bmatrix} z_{0} \\ z_{4} \\ z_{2} \\ z_{6} \\ z_{1} \\ z_{5} \\ z_{3} \\ z_{7} \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ \alpha & -\alpha & \alpha & -\alpha & \alpha & -\alpha & \alpha & -\alpha \\ \beta & -\delta & -\beta & \delta & \beta & -\delta & -\beta & \delta \\ \delta & \beta & -\delta & -\beta & \delta & \beta & -\delta & -\beta \\ \lambda & \mu & -\nu & -\gamma & -\lambda & -\mu & \nu & \gamma \\ \mu & \nu & -\gamma & \lambda & -\mu & -\nu & \gamma & -\lambda \\ \gamma & -\lambda & \mu & \nu & -\gamma & \lambda & -\mu & -\nu \\ \nu & \gamma & \lambda & \mu & -\nu & -\gamma & -\lambda & -\mu \end{bmatrix} \begin{bmatrix} x_{0} \\ x_{2} \\ x_{4} \\ x_{6} \\ x_{7} \\ x_{5} \\ x_{3} \\ x_{1} \end{bmatrix} , \quad (4)$$

where $\lambda = \cos\left(\frac{\pi}{16}\right)$, $\gamma = \cos\left(\frac{3\pi}{16}\right)$, $\mu = \sin\left(\frac{3\pi}{16}\right)$, and $\nu = \sin\left(\frac{\pi}{16}\right)$. Note that the input is no longer in natural order but has been rearranged according to the permutation matrix P and the relation

$$\tilde{x} = Px$$

where

	1	0	0	0	0	0	0	0]
	0	0	1	0	0	0	0	0	
	0	0	0	0	1	0	0	0	
	0	0	0	0	0	0	1	0	
P =	0	0	0	0	0	0	0	1	
	0	0	0	0	0	1	0	0	
	0	0	0	1	0	0	0	0	
	0	1	0	0	0	0	0	0	
	L							-	J

(5)

Upon examination, the matrix $\hat{T}(N)$ in (4), which is the matrix T(N) with the rows and columns rearranged, can be described more compactly as

$$\hat{T}(N) = \begin{bmatrix} \hat{T}\left(\frac{N}{2}\right) & \hat{T}\left(\frac{N}{2}\right) \\ \hat{D}\left(\frac{N}{2}\right) & -\hat{D}\left(\frac{N}{2}\right) \end{bmatrix}, \qquad (6)$$

since the upper half of the 8-point DCT is exactly the 4-point DCT matrix previously generated. Using the results obtained in [3], the relationship between $\hat{D}\left(\frac{N}{2}\right)$ and $T\left(\frac{N}{2}\right)$ is a given as

$$\hat{D}\left(\frac{N}{2}\right) = K\hat{T}\left(\frac{N}{2}\right)Q \quad , \tag{7}$$

where


$$K = RLR^t,$$

R being the matrix that performs a bit reversal on the input data; L is the lower triangular matrix

$$L = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ -1 & 2 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & -2 & 2 & 0 & 1 & 0 & 0 & 0 \\ -1 & 2 & -2 & 2 & 0 & 0 & 0 & 0 \\ 1 & -2 & 2 & -2 & 2 & 0 & 0 & 0 \\ -1 & 2 & -2 & 2 & -2 & 2 & 0 & 0 \\ 1 & -2 & 2 & -2 & 2 & -2 & 2 & 0 \\ -1 & 2 & -2 & 2 & -2 & 2 & -2 & 2 \end{bmatrix}$$


and $Q = \text{diag} \left[\cos \left(n + \frac{1}{4} \right) \left(\frac{2\pi}{N} \right) \right]$, for $n = 0, 1, \ldots, 7$. The output vector z is now in bit-reversed order. Signal flow graphs for 2-point, 4-point, and 8-point DCTs

are shown in Figure 1, with the multipliers defined as in (4).



(a) 2-Point

(b) 4-Point



(c) 8-Point

Figure 1. Signal Flow Graphs for 2-Point, 4-Point, and 8-Point DCTs

The structure of the algorithm looks very much like that of a Fast Fourier Transform (FFT), since the most fundamental computation is a 2-point butterfly. This routine is actually a generalized case of the Cooley-Tukey FFT algorithm with the addition of the recursion at the end. If the equations for the signal flow graph are written explicitly, the recursive nature of the DCT becomes clear; for a 4-point DCT, we have

$$\hat{z}_0 = z_0,$$

 $\hat{z}_2 = z_2,$
 $\hat{z}_1 = z_1,$
 $\hat{z}_3 = 2z_3 - \hat{z}_1,$

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30 and for the 8-point DCT,

 $\begin{aligned} \hat{z}_0 &= z_0, \\ \hat{z}_4 &= z_4, \\ \hat{z}_2 &= z_2, \\ \hat{z}_6 &= z_6, \\ \hat{z}_1 &= z_1, \\ \hat{z}_3 &= 2z_3 - \hat{z}_1, \\ \hat{z}_5 &= 2z_5 - \hat{z}_3, \\ \hat{z}_7 &= 2z_7 - \hat{z}_5. \end{aligned}$

To create a unitary transform, each element in the vector should be multiplied by the scaling factor $\sqrt{\frac{2}{N}}$ for both the forward and inverse transforms. The inverse transform is obtained by completely reversing the direction of the signal flow graph; i.e., performing the bit-reversal first, then the recursions and the butterflies, and finally, the data permutation.

For the two-dimensional case of interest, the DCT can be described in the form

$$z(k,l) = \frac{2}{N} \alpha(k) \alpha(l) \sum_{m=0}^{N-1} \sum_{n=0}^{N-1} x(m,n) \cos\left(\frac{\pi (2m+1)k}{2N}\right) \cos\left(\frac{\pi (2n+1)l}{2N}\right) (8a)$$

$$x(m,n) = \frac{2}{N} \sum_{k=0}^{N-1} \sum_{l=0}^{N-1} \alpha(k) \alpha(l) z(k,l) \cos\left(\frac{\pi (2m+1)k}{2N}\right) \cos\left(\frac{\pi (2n+1)l}{2N}\right)$$
(8b)

where α (k) = $\frac{1}{\sqrt{2}}$ for k = 0, unity otherwise. Like the FFT, the DCT kernel is separable, allowing the transform to be performed in two steps, first along the rows and then the columns.

Implementation on the TMS320C25

The DCT algorithm may be carried out in one of two ways, either using

- 1. A matrix formulation, where the DCT coefficients are simply multiplied by the data, or
- 2. The signal flow graph.

This routine uses a matrix formulation, which requires the sixty-four cosine coefficients to be stored in an array in memory. The matrix formulation is based on the following equation:

$$\begin{bmatrix} z_{0} \\ z_{1} \\ z_{2} \\ z_{3} \\ z_{4} \\ z_{5} \\ z_{6} \\ z_{7} \end{bmatrix} = \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ \lambda & \gamma & \mu & \nu & -\nu & -\mu & -\gamma & -\lambda \\ \beta & \delta & -\delta & -\beta & -\beta & -\delta & \delta & \beta \\ \gamma & -\nu & -\lambda & -\mu & \mu & \lambda & \nu & -\gamma \\ \alpha & -\alpha & -\alpha & \alpha & \alpha & -\alpha & -\alpha & \alpha \\ \mu & -\lambda & \nu & \gamma & -\gamma & -\nu & \lambda & -\mu \\ \delta & -\beta & \beta & -\delta & -\delta & \beta & -\beta & \delta \\ \nu & -\mu & \gamma & -\lambda & \lambda & -\gamma & \mu & -\nu \end{bmatrix} \begin{bmatrix} x_{0} \\ x_{1} \\ x_{2} \\ x_{3} \\ x_{4} \\ x_{5} \\ x_{6} \\ x_{7} \end{bmatrix},$$

where $\lambda = \cos\left(\frac{\pi}{16}\right)$, $\gamma = \cos\left(\frac{3\pi}{16}\right)$, $\mu = \sin\left(\frac{3\pi}{16}\right)$, and $\nu = \sin\left(\frac{\pi}{16}\right)$.

The algorithm described above has been shown to be numerically stable for fixedpoint processors; however, to prevent serious data errors, truncation and roundoff must be accounted for. A roundoff technique similar to the one in [6], is used to prescale the matrix coefficients by $(2^{15} - 1)$. This product is then loaded into the accumulator with a one-bit left shift, effectively dividing it by 2^{15} . After a multiplication is performed, the 32-bit value in the accumulator must be rounded to sixteen bits, where bits 13,14, and 15 are used to determine the value of the sixteenth bit. The TMS320C25 performs this operation in a single instruction by adding 3000h to the accumulator product with a onebit left shift, as outlined in the code shown in Figure 2.

(7)

*

* INITIALIZE MATRIX COEFFICIENTS AND ROUNDOFF VALUES INTO INTERNAL BLOCK 0

*

*

Τ2

DCTINI

LDPK BNDOFF

RSXM		;	SIGN-EXTENSION MODE
SPM	1	;	LEFT SHIFT 1 BIT
LRLK	AR1,COEFF	;	COEFFICIENTS
RPTK	EDATA-IDATA		
BLKP	IDATA, * +		
LRLK	AR1,RNDOFF	;	VARIABLES
RPTK	10		
BLKP	EDATA, * +		

* SECOND SET OF COEFFICIENTS

LAR	AR1,DST	;	AR1 IS NOW DESTINATION
Mar Lar Lark Lt Mpy Zac Rptk Mac	* + ,AR2 AR2,SRC AR3,7 * + ,AR2 C10 6 C11,* +	;	WORK ON SECOND COLUMN
LTA MPY ADD SACH BANZ	* + ,AR1 C10 RNDOFF *0 + ,AR3 t2,*-,AR2		

Figure 2. TMS320C25 Code for Roundoff Routine

After the multiplications are computed, the results are stored in another array area in transposed order; thus, a separate routine for transposing the matrix is not needed. Once the rows are transformed, the pointers for the input and output matrices are exchanged. When the procedure is repeated, the output is stored as rows, completing the transform. Appendix A contains a complete program listing for the forward transform on the TMS320C25. To perform an inverse DCT, the table of cosine coefficients should be replaced with those used for an inverse transform.

Implementation on the TMS320C30

The TMS320C30's increased speed and flexible addressing modes can reduce execution time substantially. In using the FFT-like structure, extraneous multiplications are removed, and because of the TMS320C30's ability to perform parallel multiplication/additions, two butterflies can be computed at once. After an initial subtraction is done, the coefficient multiplication can be executed in parallel with the addition of the data. The TMS320C30's floating-point capability eliminates not only the problems of roundoff error associated with fixed point processors but also the need for any truncation routines.

Because the DCT size is fixed to eight points, there are only four locations that need exchanging; this allows for a fast bit-reversal of the data. When using the TMS320C30's extended-precision registers for temporary storage, the transfers can be done in-place. These data transfers are also done in parallel, since two load or store operations can be performed simultaneously. The code for performing the bit reversal is shown in Figure 3 below.

* CORRECT ORDER FROM BIT REVERSED TO NATURAL

BITREV 	LDF LDF STF	*ARO,RO *_AR2,R1 R1,*ARO	, , ,	ONLY FOUR LOCATIONS ARE ACTUALLY SWITCHED
	STF LDF	RO,*-AR2 *AR1,R0		
	LDF STF STF	*-AR3,R1 R1,*AR1 R0,*-AR3		

Figure 3. TMS320C30 Code for Bit Reversal

Because of the amount of data shuffling that occurs, an eight-word scratch-pad vector has been created with four permanent pointers set up at every other memory location. This allows access to each element in the vector (by predecrement or preincrement addressing) without requiring constant alteration of one or two pointer locations. Although there is no overhead for looping on the TMS320C30, straight-line coding is used as much as possible to increase performance.

You can transpose the DCT matrix in the same way as in the TMS320C25 implementation: namely, store the transformed row vector as a column vector in another matrix and interchange the input and output pointers.

The complete routines for the forward and inverse transforms are given in Appendix B.

Results

The execution times and memory requirements for the two routines are given in Table 1. For the TMS320C30 implementation, the forward transform contains the scale factor of $\frac{2}{N}$, so the transform is not unitary. When the signal flow is reversed, instructions accumulate and the time required to perform the inverse transform actually increases (see Table 1). This increase occurs because certain multiplications cannot be performed in parallel with another instruction. The two times are identical on a TMS320C25 because it uses a matrix routine to compute the transform.

Table 1. E	Execution	Times	and	Memory	Requirements
------------	-----------	-------	-----	--------	--------------

Device	Memory	Time Required	
Device	Program	Data	(µs)
TMS320C25	232 words*	203 words	257.3 (forward)
	232 words	203 words	257.3 (inverse)
TMS320C30	148 words**	136 words	99.4 (forward)
	155 words	136 words	107.9 (inverse)

* TMS320C25 wordlengths are 16 bits

** TMS320C30 wordlengths are 32 bits

Summary

Two routines for a two-dimensional Discrete Cosine Transform are presented: one for the TMS320C25 and one for the TMS320C30, with a development of the algorithm given for clarification. This report also discussed the similarities of the DCT to the Cooley-Tukey FFT algorithm and arithmetic shortcuts which can reduce the DCT's execution time. Although these implementations use the most recent formulation, there is still room for investigation into more efficient methods. Another approach that might prove fruitful is to deal with the entire 8×8 array all at once, as suggested by Haque [7], rather than transforming the array by rows and columns. However, both routines given in the appendices provide fast, numerically stable solutions for applications requiring the DCT.

Acknowledgements

The author thanks Steve Ford for supplying the original code for the TMS320C25 implementation. Francois Charlot helped in modifying the code for the TMS320C25, as well as in preparing this manuscript. Daniel Chen improved the performance of the code for both the TMS320C25 and the TMS320C30.

References

- [1] Ahmed, N., Natarajan, T., and Rao, K.R. "Discrete Cosine Transform," *IEEE Transactions on Computing*, vol. C-23, pp. 90-93, January 1974.
- [2] Perkins, M. "A Comparison of the Hartley, Cas-Cas, Fourier, and Discrete Cosine Transforms for Image Coding," *IEEE Transactions on Computing*, vol. 36, pp. 758-760, June 1988.
- [3] Hou, H.S. "A Fast Recursive Algorithm for Computing the Discrete Cosine Transform," *IEEE Transactions on ASSP*, vol. ASSP-35, No. 10, pp. 1455-1461, October 1987.
- [4] Lee, B.G. "FCT A Fast Cosine Transform," Proceedings of 1984 Conference on ASSP, pp. 28.A.3.1-28.A.3.4, March 1984.
- [5] Jayant, N.S., and Noll, P. Digital Coding of Waveforms, New York, Prentice-Hall, 1984.
- [6] Srinivasan, S., Jain, A.K., and Chin, T.M. "Cosine Transform Block Codec for Images Using the TMS32010," *Proceedings of IEEE ISCAS* '86, Cat. No. 86CH2255-8, vol. 1, pp. 299-302.
- [7] Haque, M.A. "A Two-Dimensional Fast Cosine Transform," IEEE Transactions on ASSP, vol. ASSP-33, pp. 1532-1539, December 1985.

*******	********	******	***************************************	-	NAC	C01,#+	; ACC = 0 ,PREG= X0 * COO
	8 2D-DCT	Algorithm for t	HE TNS320C25	•	LTA	**, AR2	; Include last product and load pri
*					MPY	C_00	,
* THIS	s program	WILL PERFORM A	TWO-DIMENSIONAL DCT ON EIGHT-BIT IMAGE DATA		ADD	RNDOFF	
* AND	NORMALIZE	THE DATA TO MI	MINIZE TRUNCATION AND ROUNDOFF.		SACH	*0+.AR3	; store result and transpose
*					BANZ	T1,*-,AR1	; STOKE RESOLT HIND THINGTOSE
¥				•	DHILL	11, * −, m ti	
*******	********	******	***************************************		SECOND SET	F COEFFICIENTS	
÷					000000 001	a ober totento	
	.title	'8x8 DCT'			LAR	AR1, DST	: AR1 IS NOW DESTINATION POINTER
					MAR	*+, AR2	: WORK ON SECOND COLUMN
*					LAR	AR2, SRC	,
 RESI 	et: Branch	to DCT, AND SE	TARP TO O		LARK	AR3,7	
*					LT	*+, AR2	
	.sect	"RESET"			MPY	C_10	
	В	DCTINI,*,AR1		12	ZAC	0210	
	.text				RPTK	6	
¥					MAC	C11,*+	
* INI	TIALIZE M	TRIX COEFFICIEN	ts and roundoff values into internal block bo		100	····	
*				•	LTAS	*+.AR1	
DCTINI	LDPK	RNDOFF			MPY	C_10	
	RSXM		; SIGN-EXTENSION MODE		ADD	RNDOFF	
	SPN	1	; LEFT SHIFT 1 BIT		SACH	*0+, AR3	
	LRLK	AR1, COEFF	; COEFFICIENTS		BANZ	T2, *-, AR2	
	RPTK	EDATA-IDATA		*	21112	12, - , 122	
	BLKP	IDATA, *+			THIRD SET OF	COEFFICIENTS	
	LRLK	AR1, RNDOFF	; VARIABLES		mine our o	ooen rorento	
	rptk	10			LAR	AR1, SRC	: AR1 NOW SOURCE POINTER
	BLKP	EDATA, *+			LAR	AR2, DST	, 111 100 00000 1011121
*					ADRK	2	: THIRD COLUMN
* HER	e is the i	CT FUNCTION			LARP	1	ACTIVATE AR1
*					LARK	AR3.7	, 10111112 1111
DCT	Lark	AR7,1	; AR7: DIMENSION-1		LT	**	
	Lark	AR0,8	; POINTER INCREMENT FOR DATA TRANSPOSITION		MPY	C_20	
	CNFP		; "HAC" NEEDS 1 OPERAND IN PROGRAM NEMORY	T3	ZAC	0.20	
¥				13	RPTK	6	
	P FOR DIME	INSIONS			MAC	° C21,++	
*					LTA	*+, AR2	
DIMS	.equ	\$			MPY	C_20	
¥					ADD	RNDOFF	
	st set of	COEFFICIENTS			SACH	*0+, AR3	
¥					BANZ	T3, *-, AR1	
	Lark	AR3,7	; COUNT FOR 8 1-D DCTs	*			
	Lar	AR1, SRC	; SOURCE ADDRESS		FOURTH SET	F COEFFICIENTS	
	LAR	AR2, DST	; DESTINATION ADDRESS (FIRST COLUMN)	*			
	LT	**	; TREG = XO		LAR	AR1, DST	
	MPY	C_00	; ACC = 0 , PREG= $\times 0 \times c00$		ADRK	3	
T1	zac				LARP	2	
	rptk	6			LAR	AR2, SRC	
					LARK	AR3,7	
					LT	**	
					MPY	C_30	

Appendix A. DCT Algorithm for the TMS320C25

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

				RPTK 6	
5		rptk Mac	6 C31,#+	MAC C61,#4	•
An				LTA ++, AR2	
- 00		LTA	*+, AR1	MPY C_60	,
x		HPY	C_30 RNDOFF	ADD RNDOFF	
a ôo		ADD		SACH +0+,AF	
3		SACH	#0+, AR3		
Discrete		BANZ	T4, *-, AR2	BANZ 17,+-, *	HR1
5 S	*				
53	*	FIFTH SET OF	CUEFFICIENTS	+ EIGHTH SET OF COEFFIC	ILNIS
< 9	*				
50		LAR	AR1, SRC	LAR AR1, DS	1
Cosine		LAR	AR2, DST	ADRK 7	
8		adrik	4	LARP 2	
N .		LARP	1	LAR AR2, SF	،C
		Lark	AR3,7	LARK AR3,7	
		LT	**	LT #+	
12		MPY	C_40	MPY C_70	
. 3	T5	ZAC		T8 ZAC	
5		RPTK	6	RPTK 6	
Transform		MAC	C41,#+	NAC C71,#4	
2		LTA	#+, AR2	LTA ++, ARI	
		MPY	C_40	MPY C_70	
S E		ADD	RNDOFF	add RNDOFF	
P		SACH	#0+,AR3	SACH +0+, AF	
le		BANZ	T5, *-, AR1	BANZ T8, *-,	AR2
3	+			*	
Implementation	÷	SIXTH SET OF	COEFFICIENTS	* LOOP FOR NEXT DIMENSI	.ON
ta	*			+	
Į.		LAR	AR1,DST	LAC DST	; CHANGE SOURCE AND DESTINATION POINTERS,
2		ADRK	5	DMOV SRC	; SO RESULT OF FIRST PASS BECOMES OPERAND
-		LARP	2	SACL SRC	; OF SECOND PASS. FINAL RESULT WILL BE IN
		LAR	AR2, SRC	+	; PICT
		LARK	AR3,7	LARP AR7	; AR7 : DIMENSION COUNTER
		LT	**	BANZ DIMS, #	⊢,AR1 ; LOOP FOR NEXT DIMENSION
		HPY	C_50	*	
	T6	ZAC		STOP: CNFD	
		RPTK	6	B \$; STOP HERE
		MAC	C51,*+	. page	
		LTA	*+, AR1	ŧ	
		MPY	C_50	* Datas - Tables and de	CLARATIONS
		ADD	RNDOFF	*	
		SACH	*0+, AR3		", OFFOON ; THIS IS TO SET UP THE LABELS FOR A CNFP
		BANZ	T6, *~, AR2	.label IDATA	; DCT COEFFICIENTS
	*			C00 .word 5792	; FIRST ROW OF COEFFICIENTS
	ŧ	SEVENTH SET O	F COEFFICIENTS	CO1 .word 5792	; 5792 = (1/4) * 2**(-1/2) IN Q15 FORMAT
	*			C02 .word 5792	
		LAR	AR1, SRC	CO3 .word 5792	
		LAR	AR2, DST	C04 .word 5792	
		adrik	6	C05 .word 5792	
		LARP	1	CO6 .word 5792	
		Lark	AR3,7	CO7 .word 5792	
		LT	# +	C10 .word 8034	\$ SECOND ROW OF COEFFICIENTS
<u> </u>		HPY	C_60	C11 .word 6811	
8	17	ZAC		C12 .word 4551	

on the TMS320C25 or the TMS320C30

	C13	.word	1598				.word	12288	; ROUNDOFF FACTOR
184	C14	.word	-1598	: 1598 = (1/4) * SIN(P1/16) IN Q15 FORMAT			.word	PICT	; ADDRESS OF PICTURE
-	C15	.word	-4551	: 4551 = (1/4) * SIN(3PI/16) IN Q15 FORMAT			.word	RESULT	; ADDRESS OF RESULT
	C16	.word	-6811	: 6811 = (1/4) + COS(3P1/16) IN Q15 FORMAT			word	5792	; COO COEFFICIENT
	C17	.word	-8034	: 8034 = (1/4) + COS(PI/16) IN Q15 FORMAT			.word	8034	; CIO COEFFICIENT
	C20	word	7568	third row of coefficients			word	7568	; C20 COEFFICIENT
	C21	.word	3134	3134 = (1/4) * SIN(PI/8) IN Q15 FORMAT			.word	6811	; C30 COEFFICIENT
	C22	.word	-3134	; 7568 = (1/4) * COS(PI/8) IN Q15 FORMAT			-word	5792	; C40 COEFFICIENT
	C23	word	-7568				word	4551	; C50 COEFFICIENT
	C24	.word	-7568				word	3134	; C60 COEFFICIENT
	C25	. word	-3134		_		.word	1598	; C70 COEFFICIENT
	C26	word	3134		*				
	C27	word	7568		· •	DATA	DEFINITI	JINS	
	C30	.word	6811	; FOURTH ROW OF COEFFICIENTS	+				
	C31	word	-1598		u	DEFF	.usect	"COEFFS", 64	; DCT COEFFICIENTS (GOES INTO BO)
	C32	.word	-8034				.BSS	PICT,64	; PICTURE
	C33	.word	-4551				.BSS	RESULT, 64	; RESULT, AFTER DCT
	C34	.word	4551				.BSS	RNDOFF, 1	; Roundoff Factor
	C35	word	8034				.BSS	SRC, 1	; SOURCE ADDRESS FOR CURRENT DCT LOOP
	C36	.word	1598				.BSS	DST,1	; DESTINATION ADDRESS
	C37	word	-6811				.BSS	C_00,1	; COO COEFFICIENT
	C40	.word	5792	; FIFTH ROW OF COEFFICIENTS			.BSS	C_10,1	; C10 COEFFICIENT
	C41	.word	-5792				BSS	C_20,1	; C20 COEFFICIENT
	C42	.word	-5792				.BSS	C_30,1	; C30 COEFFICIENT
2	C43	.word	5792				.BSS	C_40,1	; C40 COEFFICIENT
An	C44	.word	5792				.BSS	C_50,1	; C50 COEFFICIENT
8	C45	.word	-5792				.BSS	C_60,1	; C60 COEFFICIENT
x	C46	.word	-5792		-		, BSS	C_70,1	; C70 COEFFICIENT
×	C47	.word	5792		*				
	C50	.word	4551	; SIXTH ROW OF COEFFICIENTS			.end		
Discrete Cosine	C51	.word	-8034						
S	C52	.word	1598						
re	C53	.word	6811						
ë	C54	.word	-6811						
~	C55	.word	-1598						
8	C56	.word	8034						
S.	C57	.word	-4551						
2	C60	.word	3134	; SEVENTH ROW OF COEFFICIENTS					
	C61	.word	-7568						
7	C62	.word	7568						
8	C63	.word	-3134						
5	C64	.word	-3134						
5	C65	.word	7568						
3	C66	.word	-7568						
3	C67	.word	3134						
In	C70	.word	1598	; EIGHTH ROW OF COEFFICIENTS					
ф	C71	word	-4551						
le	C72	.word	6811						
7	C73	.word	-8034						
en	C74	.word	8034						
it c	C75	.word	-6811						
S.	C76	.word	4551 -1598						
Transform Implementation	C77	.word	-1598 Edata	: END OF COEFFICIENTS TABLE					
		.label	CUNTH	; END OF CUEFFICIENTS INDLE					

184

AN OX ٥ on the TMS320C25 or the TMS320C30

*******	********	**********	***************************************	TRANS1:	LDF		; TRANSPOSE THE ROWS
					STF		; INTO COLUMNS
H TITU H	E: 2-0 DIS	CREIE CUSINE II	RANSFORM, (8x8) VERSION 1.0	11	LDF	#AR4++(1)%,R1	
					STF	R1, #AR6++(IR1)	
AUTH	OR: WILLIA	in AUAL		11	LDF	#AR4++(1)%,R1	
					STF	R1,*AR6++(IR1)	
				11	LDF	*AR4++ (1)%,R1	
			ECENT ALGORITHM PROPOSED BY H.S. HOU		STF	R1, *AR6++(IR1)	
		UN ASSP, VUL. 1	ASSP-35, NO. 10, OCTOBER 1987, PP. 1455-	11	LDF	*AR4++(1)%,R1	
1461	1.				STF	R1, #AR6++(IR1)	
1000	-	-		11	LDF	#AR4++(1)%,R1	
		IS STURED IN RH	1, AND THE RESULTS ARE STORED IN THE SAME		STF	R1, #AR6++(IR1)	
LUCA	TION.			11	LDF	+AR4++(1)%,R1	
			**************		STF	R1, *AR6++(IR1)	
******	*******	************	***************************************	11	LDF	+AR4++(1)%,R1	
					STF	R1, #AR6++(IR1)	
	.BSS	OUT, 64		11	LDF	#AR5++(IR1),R5	
	.BSS	INP,64					
	.BSS	SCR,8	; SCRATCHPAD MEMORY	BLK1	SUBI	63, AR6	
	.global	COSTAB		÷			
	.global	START			LDI	ESCRATCH, AR4	
	.data				LDI	COUTPUT, AR5	; DO DCT ON COLUMN
					LDI	EINPUT, AR6	VECTORS
20S	.word	COSTAB			LDI	7,RC	,
NPUT	.word	INP		+		.,	
UTPUT	.word	OUT			LDI	ERTN2,R4	: RETURN ADDRESS OF SUBROUTINE
CRATCH	.word	SCR			RPTB	BLK3	, heroni homess a sobiorria
RLAST	.word	SCR+7			BRD	DCT	
TN1	.word	TRANS1			LDI	AR5, ARO	; POINTS TO INPUT
N2	.word	TRANS2			LDI	AR5, AR1	, rotato to neor
	.text				ADDI	1, AR1	
					HUDI	1, 111	
ART	LDI	7, RC		TRANS2:	LDF	#AR4++(1)%,R1	
	LDI	2. IR0		1000024	STF	R1, #AR6++(IR1)	
	LDI -	8, IR1		11	LDF	*AR4++(1)%.R1	
	LDI	8, BK	: SET BUFFER LENGTH=8		STF	R1, #AR6++(IR1)	
	LDP	ESCRATCH			LDF	#AR4++(1)%,R1	
	LDI	ESCRATCH, AR4			STF	R1, #AR6++(IR1)	
	LDI	COUTPUT, AR6	: VARIABLE LOCATIONS	11	LDF		
	LDI	EINPUT, AR5	HOLDS INPUT MATRIX	11		#AR4++(1)%, R1	
	LDF	0.25,R6	CONSTANT 0.25		STF	R1, #AR6++(IR1)	
	LÜF	2.0,R7	CONSTANT 2.0		LDF	*AR4++(1)%, R1	
			,		STF	R1, #AR6++(IR1)	
	LDI	ERTN1,R4	: RETURN ADDRESS OF SUBROUTINE	11	LDF	#AR4++(1)%,R1	
	RPTB	BLK1	,		STF	R1, #AR6++(IR1)	
	BRD	DCT		11	LOF	=AR4++(1)%, R1	
	LDI	AR5, AR0	: POINTS TO INPUT		STF	R1, #AR6++(IR1)	
		AR5, AR1	,	11	LDF	#AR4++(1)%, R1	
	ADDI	1, AR1			STF	R1, #AR6++(IR1)	
	1001	1,0011		11	LDF	+AR5++(IR1),R5	
r i				* BLK3	SUBI	63.AR6	; INCREMENT POINTERS

* END *

BR

END

; END

An 8 × 8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

36	¥		
0,	DCT	LDI	AR4, AR2 ; POINTS TO OUTPUT
		LDI	@SCRLAST, AR3
		LDI	LCOS, AR7 ; TABLE POINTER
	¥		, made (010/12)
		LDF	*ARO++(IRO)_RO
	11	LDF	*AR1++(IRO),R1
		STF	
			R0, *AR2++(1) ; GOING DOWN
	11	STF	R1,*AR3(1) ; GOING UP
		LDF	*ARO++(IRO),RO
	11	LDF	*AR1++(IR0),R1
		STF	R0, #AR2++(1)
	11	STF	R1,*AR3(1)
		LDF	*ARO++(IRO),RO
	11	LDF	*AR1++(IR0),R1
		STF	R0, *AR2++(1)
	11	STF	R1,*AR3(1)
		LDF	*ARO++(IRO),RO
	11	LDF	*AR1++(IR0),R1
		STF	R0, #AR2++(1)
	11	STF	R1,*AR3(1)
	*		,
		DIFIED FFT	AL GORITHM
•	*		ALCONT IN I
An	-	LDI	AR4, AR0 ; POINT TO OUTPUT
		ADDI	1. AR0
00		LDI	ARO, AR1
×		ADDI	2, AR1 : SET UP POINTERS
00		LDI	AR1, AR2
D		ADDI	2, AR2
is		LDI	AR2, AR3
22		ADDI	2, AR3
2 6	*	HUUI	2,863
th te	×	LDF	+-AR2, R2 ; THESE SECTIONS PERFORM
<i>a</i> O		LDF	
201			*AR2,R3 ; TWO BUTTERFLIES AT ONCE
X Si		SUBF3	*-AR2, *-AR0, R1
252		SUBF3	*AR2, *AR0, R0 ; POINTERS ARE SET AS FOLLOWS:
ω.		MPYF3	R1,*AR7++(1),R1 ;
87	,H	ADDF3	R3,*AR0,R3 ; X(0)
<u> </u>		MPYF3	R0, #AR7++(1), R0 ; X(1) AR0
NB	11	ADDF 3	R2, *-AR0, R2 ; X(2)
5		STF	R1, =-AR2 ; X(3) AR1
. 2 3	11	STF	R2, *~AR0 ; X(4)
<u></u>		STF	R0, #AR2 ; X(5) AR2
2 1	11	STF	R3,¥AR0 ;X(6)
e n		LDF	*~AR3,R2 ;X(7) AR3
12	11	LDF	*AR3,R3
N G		SUBF3	*-AR3, *-AR1, R1
Size		SUBF3	*AR3, *AR1, R0
22 Z		MPYF3	R1, *AR7++(1), R1
0 ā	11	ADDF3	R3, *AR1, R3
C: 2:		NPYF3	R0, #AR7++(1), R0
8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30	11	ADDF3	R2, *-AR1, R2
— ···			· · ·

SHUFFLE THE DATA ACCORDING TO PERMUTATION MATRIX P

	STF	R1, *-AR3
н	STF	R2, *-AR1
	STF	R0, #AR3
11	STF	R3, *AR1
÷	0.1	
÷	SECOND GROUP (E BUTTEREI IES
*	3200MB 01001 1	Dorreld Eres
•	LDF	*-AR1, R2 ; THIS IS THE SAME AS ABOVE EXCEPT THE
н	LDF	*AR1,R3 ; POINTERS CHANGE
	SUBF3	*-AR1, *-AR0, R1
	SUBF3	*AR1,*AR0,R0
	MPYF3	R1. +AR7++(1). R1
н	ADDF3	R3, #AR0, R3
	MPYF3	R0, #AR7(1), R0
н	ADDF3	R2,*-AR0,R2
	STF	R1, *-AR1
н	STF	
	STF	R2,*-AR0
н	STF	RO, #AR1
	LDF	R3, *AR0
н		*-AR3, R2
11	LDF	*AR3,R3
	SUBF3	*-AR3, *-AR2, R1
	SUBF3	*AR3, *AR2, RO
	MPYF3	R1, #AR7++(1), R1
11	ADDF3	R3, *AR2, R3
	MPYF3	R0, #AR7++(1), R0
11	ADDF3	R2, *-AR2, R2
	STF	R1, *-AR3
11	STF	R2, *-AR2
	STF	RO, *AR3
H	STF	R3, *AR2
*		-
*	LAST SET OF B	TIERFLIES
÷		-456 50
	LDF	*AR0,R2
н	LDF	*AR1,R3
	SUBF3	*AR0, *-AR0, R1
	SUBF3	*AR1, *-AR1, R0
11	MPYF3	R1, #AR7, R1
.,	ADDF3	R3, *-AR1, R3
	MPYF3	R0, *AR7, R0
11	ADDF3	R2, *-AR0, R2
	STF	R1, #ARO
н	STF	R2, *-AR0
	STF	R3, *-AR1
11	STF	R0, #AR1
	LDF	*AR2,R2
11	LDF	*AR3,R3
	SUBF3	*AR2, *-AR2, R1
	SUBF3	*AR3, *-AR3, R0
	MPYF3	R1, #AR7, R1
Н	ADDF3	R3, +-AR3, R3
	MPYF3	R0, #AR7, R0
11	ADDF3	R2, #-AR2, R2

18

×

	STF	R1, *AR2		* CO *	RRECT X(0)	IF NONZERO	
11	STF	R2, *-AR2		EXIT	DUD.	R4	DETUDU
	STF	R3, *-AR3		CVII	BUD LDF	*-AR0,R0	; RETURN
11	STF	RO, *AR3	ħ.		MPYF3	*AR7,R0,R0	WHIT DV 1 (CODT/O
* * Corri		COON DIT DEUED			STF	*HR7, K0, K0 R0, *-AR0	; MULT BY 1/SQRT(2
* 0.0KM *	CI UNDER I	FROM BIT-REVERS	SED TU NATUKAL		.end	π0, * − H π0	; STORE THE RESULT
BITREV	LDF	*ARO, RO	; ONLY TWO LOCATIONS ARE ACTUALLY SWITCHED	ŧ			
11	LDF	*-AR2, R1		COSTAB	.float	0.980785280403	: Lambda
	STF	R1, *ARO			.float	0.555570233019	
11	STF	R0,*-AR2			.float	-0.195090322016	
	LDF	¥AR1,R0			.float	-0.831469612303	-GAMMA
н	LDF	*-AR3,R1			.float	0.923879532511	
	STF	R1, #AR1			.float	-0.382683432365	
11	STF	RO, *-AR3			.float	0.707106781188	
* * CONT.		RECURSIVE ALGOR			.end		
E CONT.		NECONDIVE HEOOR	12 1781				
RECURSE		R7, *~AR3, R2					
	MPYF3	R7, *AR3, R1					
11	SUBF3	*-AR1,R2,R2	; 2X(7)-X(3)				
	SUBF3	*AR1,R1,R1	; 2X(8)-X(4)				
	STF	R1, *AR3					
11	STF	R2,*-AR3					
e .astloop	MPYF3	R7, *AR1, R0	; X(4)=2*X(4)				
LHO I LOOI		R7, *AR2, R1	; X(6)=2*X(6)				
11	SUBF3	*AR0,R0,R2	; R2=2X(4)-X(2)				
	MPYF3	R7, *AR3, R3	; R3=2*X(8)				
11	STF	R2, *AR1	, 10 20107				
	SUBF3	*AR1,R1,R1	; R1=2X(6)-X(4)				
	SUBF3	R1, R3, R3	R3=2X(8)-X(6)				
	STF	R1,*AR2					
	STF	R3, *AR3					
ŀ		,					
	E FACTOR O	F (2/N)=0.25					
ŧ							
	MPYF3	R6,*AR3,R0					
	STF	R0,*AR3(1)					
11	MPYF3	R6, *-AR3, R1					
	STF	R1,*AR3(1)					
11	MPYF3	R6, *-AR3, R0					
	STF	R0, *AR3(1)					
11	MPYF3	R6, *-AR3, R1					
	STF	R1,*AR3~~(1)					
11	MPYF3	R6, *-AR3, R0					
	STF	R0, *AR3~~(1)	; OK TO MOVE AR3				
	MPYF3	R6,*-AR3,R1					
"	ATC						
	STF	R1,*AR3~-(1)					
11 11	MPYF3	R6, *-AR3, R0					
::	MPYF3 STF	R6,*-AR3,R0 R0,*AR3(1)					~
	MPYF3	R6, *-AR3, R0					,

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

	*******	*********	***************************************	н	LDF	*AR4++(1)%,R1	
*		ICONC DICODETE O	OCTAIN TRANSFORM (0.0) LEDGTON 1.0		STF	R1,*AR6++(IR1)	
	E: 2-D IN	VERSE DISCRETE C	DSINE TRANSFORM, (8x8) VERSION 1.0	11	LDF	*AR4++(1)%,R1	
¥					STF	R1, +AR6++(IR1)	
* AUTH	IOR: WILLI	am hohl		11	LDF	#AR4++(1)%,R1	
¥					STF	R1, *AR6++(IR1)	
¥				11	LDF	*AR4++(1)%,R1	
* THIS	PROGRAM	IS BASED ON A RE	CENT ALGORITHM PROPOSED BY H.S. HOU		STF	R1, *AR6++(IR1)	
* (TRA	NSACTIONS	ON ASSP. VOL. A	SSP-35, NO. 10, OCTOBER 1987, PP. 1455-	11	LDF	*AR4++(1)%.R1	
* 1461				11	STF	R1, *AR6++(IR1)	
*							
	T MATRIX	IS STORED IN RAM	, and the results are stored in the same	11	LDF	*AR4++(1)%,R1	
	TION.	to oroned in this	, HE HE HEODER HE CROKED IN THE OTHE		STF	R1, +AR6++(IR1)	
* LUUF *	1100			11	LDF	*AR4++(1)%,R1	
					STF	R1, *AR6++(IR1)	
********* *	********	*************	***************************************	11	LDF	*AR5++(IR1),R5	i
•	.BSS	OUT, 64		* BLK1	SUBI	63, AR6	
	.BSS	INP,64		*	0001	00,1110	
	.BSS	SCR,8		*	LDI	@INPUT, AR6	; REALIGN POINTERS
	.global	COS_TAB					; REALION FUINIERS
	.global	START			LDI	COUTPUT, AR5	
	.data	orniti			LDI	ESCRATCH, AR4	
*	.0414				LDI	7,RC	
		000 700		*			
LCOS	.word	COS_TAB			LDI	ertn2, R4	; RETURN ADDRESS OF SUBROUTIN
INPUT	.word	INP			RPTB	BLK6	
OUTPUT	.word	OUT			BRD	IDCT	
SCRATCH	.word	SCR			LDI	AR5, ARO	; POINT TO INPUT
RTN1	.word	TRANS1			LDI	e_COS, AR7	TABLE POINTER
RTN2	.word	TRANS2			ADDI	1, AR0	,
	.text			÷	HDD1	1,000	
¥				TRANS2:	LDF	*AR4++(1)%,R1	
START	LDI	7,RC		(RHRSZ+			
011111	LDI	2, IR0			STF	R1,*AR6++(IR1)	
		8, IR1		H	LDF	*AR4++(1)%,R1	
			: MULTIPLIER		STF	R1,*AR6++(IR1)	
	LDF	2.0,R7		·	LDF	*AR4++(1)7,R1	
	LDI	8, BK	; SET BUFFER LENGTH=64		STF	R1,*AR6++(IR1)	
	LDP	e output		11	LDF	*AR4++(1)%,R1	
	LDI	COUTPUT, AR6	; VARIABLE LOCATIONS		STF	R1.*AR6++(IR1)	
	LDI	@SCRATCH, AR4		11	LDF	*AR4++(1)%, R1	
	LDI	@INPUT, AR5	; HOLDS INPUT MATRIX		STF	R1,*AR6++(IR1)	
*				11	LDF	*AR4++(1)%,R1	
	LDI	@RTN1,R4	; RETURN ADDRESS OF SUBROUTINE		STF	R1, *AR6++(IR1)	
	RPTB	BLK1	,	11	LDF		
	BRD	IDCT		11		*AR4++(1)%,R1	
	LDI	AR5, ARO	: POINT TO INPUT		STF	R1,*AR6++(IR1)	
	LDI	@_COS, AR7	: TABLE POINTER	н	LDF	*AR4++(1)%,R1	
			; THELE FOINTER		STF	R1,*AR6++(IR1)	
*	addi	1,AR0		H	LDF	*AR5++(IR1)R5	
* TRANS1:	LDF	*AR4++(1)%,R1		¥			
1040031+	STF	R1,*AR6++(IR1)		BLK6	SUBI	63, AR6	
	511	R1,*HR6++(1R1)		*			
				END	BR	END	; END
				+			
				* COF	RECT X(0)	IF NONZERO	
				*			

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

IDCT	LDI	ARO, AR1			MPYF3	*AR7++(1),R3,R3 ; SKIP TO NEXT COEFF
	ADDI	2, AR1			STF	R1, *AR1
	LDI	AR1, AR2		11	STF	RO, *ARO
	ADDI	2, AR2			STF	R2, *AR2
	101	AR2, AR3		11	STF	R3. *AR3
	ADDI	2, AR3			LDF	*ARO,R2 ; THESE SECTIONS PERFORM
ŧ		,		11	LDF	*AR1,R3 ; TWO BUTTERFLIES AT ONCE
	LDF	*-ARO,RO		••	SUBF3	*ARO, *~ARO, RO
	MPYF3		; MULT BY 1/SQRT(2)		SUBF3	*AR1,*~AR1,R1
	STF		STORE THE RESULT		STF	RO. *ARO
* '		, .	,		MPYF3	R1,*+AR7,R1 ; -DELTA
* BEGI	IN WITH REC	URSTON			ADDF3	R3,*-AR1,R0
					MPYF3	
	SUBF3	*AR3, *AR2, R2	; X(6)-X(8)			
	SUBF3		; X(4)-X(6)	11	ADDF3	R2, *-AR0, R2
	MPYF3		: 2X(8)->R0		STF	R2, *-AR0
	STF	R2, *AR2	; 24(0/-280	11	STF	R0, *-AR1
			¥(0) ¥(4)		STF	R1, *AR1
	SUBF3		; X(2)-X(4)	¥		
	MPYF3		; 2*X(6)->R1		LDF	*AR2,R2
11	STF	R3, *AR1		11	LDF	*AR3,R3
	STF	RO, *AR3			SUBF3	*AR2, *-AR2, R0
11	STF	R1, *AR2			SUBF3	*AR3,*-AR3,R1
	MPYF3	*AR1,R7,R0			STF	R0, *AR2
	STF	RO, *AR1			MPYF3	R1, *+AR7, R1 : -DELTA ON NEXT GROUP
11	STF	R2,*AR0			ADDF3	R3, *-AR3, R0
SECLOOP	SUBF3	*-AR3,*-AR1,R2	; X(3)-X(7)		MPYF3	RO, *AR7++(IRO), RO ; BETA ON NEXT GROUP
	SUBF3	*AR3,*AR1,R3	; X(4)-X(8)	11	ADDF3	R2, *-AR2, R2
	MPYF3	R7,*-AR3,R0	; 2*X(7)		STF	R2, *-AR2
11	STF	R2,*-AR1		11	STF	R0, *-AR3
	MPYF3	R7, *AR3, R1	; 2*X(8)		STF	R1, *AR3
11	STF	R3, *AR1		*		
	STF	R0, *-AR3			SECOND GROUP	OF BUTTERFLIES
11	STF	R1, *AR3			020010 01001	
¥		'			LDF	*-AR1,R2 ; THIS IS THE SAME AS ABOVE, EXCEPT THE
* CORF	RECT ORDER	FROM NATURAL TO	BIT-REVERSED	11	LDF	*AR1,R3 ; POINTERS CHANGE
¥					SUBF3	*-ARI, *-ARO, RI
BITREV	LDF	*ARO, RO	; ONLY TWO LOCATIONS ARE ACTUALLY SWITCHED		SUBF3	*AR1, *AR0, R0
11	LDF	*-AR2,R1	,		ADDF3	R3, *AR0, R3
	STF	R1, *ARO			ADDF3	R2, *-AR0, R2
11	STF	R0, *-AR2			STF	R1, +-AR1
	LDF	*AR1,R0		11	STF	
				11		R2, ≭-AR0 R0. *AR1
11	1 DC					
11	LDF	*-AR3,R1			STF	
	STF	R1, +AR1		11	STF	R3, ¥ARO
11				:: +	STF	R3,*AR0
:: *	STF STF	R1,*AR1 R0,*-AR3		ŧ	STF LDF	R3, ¥AR0 ¥−AR3, R2
 * * FIR:	STF STF	R1, +AR1			STF LDF LDF	R3, ≠AR0 ≠-AR3, R2 ≠AR3, R3
:: *	STF STF ST SET OF I	R1, ¥AŘ1 R0, ¥−AR3 BUTTERFLIES		ŧ	stf LDF LDF SubF3	R3,¥AR0 ¥−AR3,R2 ¥−AR3,R3 ¥−AR2,R1
11 * * FIR: *	STF STF ST SET OF I	R1, #AR1 R0, *-AR3 BUTTERFLIES *AR0, R0		ŧ	STF LDF LDF SUBF3 SUBF3	R3, ≠AR0 ≠-AR3, R2 ≠AR3, R3
 * * FIR:	STF STF ST SET OF I LDF LDF	R1, #AR1 R0, *-AR3 BUTTERFLIES *AR0, R0 *AR1, R1		•	stf LDF Subf3 Subf3 NPYF3	R3,¥AR0 ¥−AR3,R2 ¥−AR3,R3 ¥−AR2,R1
 * * FIR: *	STF STF ST SET OF I LDF LDF LDF	R1, #AR1 R0, #-AR3 BUTTERFLIES #AR0, R0 #AR1, R1 #AR2, R2		ŧ	stf LDF Subf3 Subf3 NPYF3 Addf3	R3,≉AR0 +-AR3,R2 +AR3,R3 +-AR3,+-AR2,R1 +AR3,+AR2,R0 +AR7++(1),R1 1, −NU R3,+AR2,R3
11 * * FIR: *	STF STF ST SET OF I LDF LDF LDF LDF	R1, #AR1 R0, #-AR3 BUTTERFLIES *AR0, R0 *AR1, R1 *AR2, R2 *AR3, R3		•	stf LDF Subf3 Subf3 NPYF3	R3,≄AR0 ≉—AR3,R2 ≉—AR3,#=AR2,R1 ≉AR3,≉AR2,R0 ≉AR7++(1),R1,R1 ; —NU
 * * FIR: *	STF STF ST SET OF I LDF LDF LDF LDF MPYF3	R1, #AR1 R0, #-AR3 BUTTERFLIES #AR0, R0 #AR1, R1 #AR2, R2 #AR3, R3 #AR3, R3 #AR7, R1, R1	; Perform the Alpha mult's	•	stf LDF Subf3 Subf3 NPYF3 Addf3	R3,≉AR0 +-AR3,R2 +AR3,R3 +-AR3,+-AR2,R1 +AR3,+AR2,R0 +AR7++(1),R1 1, −NU R3,+AR2,R3
 * * FIR: *	STF STF ST SET OF I LDF LDF LDF LDF	R1, #AR1 R0, #-AR3 BUTTERFLIES *AR0, R0 *AR1, R1 *AR2, R2 *AR3, R3	; perform the alpha mult/s	•	STF LDF SUBF3 SUBF3 NPYF3 ADDF3 NPYF3	R3,#AR0 *-AR3,R2 *-AR3,R-AR2,R1 #-R3,#AR2,R0 *AR7+(1),R1,R1 ; -NU R3,#AR2,R3 *AR7+(1),R0,R0 ; -GAMMA

An 8×8 Discrete Cosine Transform Implementation on the TMS320C25 or the TMS320C30

189

and an approximately and approximately and a second

	STF	R1,*-AR3 R2,*-AR2							.global .data	COS_TAB	
11	STF							COS_TAB	.float	0.707106781188 ;	ALPHA
		R0, *AR3						0001110	.float	0.923879532511	
11	STF	R3,*AR2							.float	-0.382683432365	
¥									.float	-0.195090322016	
÷	LAST SET OF	BUTTERFLIES							.float	-0.831469612303 ;	
¥										0.980785280403	
	LDF	★-AR2, R2							.float		
н	LDF	*AR2,R3							.float	0.555570233019;	no
	SUBF3	*-AR2, *-AR0, R1							.end		
	SUBF3		; POINTERS	ARE SET AS I	OLLOWS						
	ADDF3	R3, *AR0, R3	; X(O)								
	ADDF3	R2,*-AR0,R2	; X(1) AR0								
	STF	R1, +-AR2	; X(2)								
11	STF	R2, *-AR0	; X(3) AR1								
	STF		; X(4)								
н	STF		, X(5) AR2								
	LDF		; X(6)								
н	LDF		: X(7) AR3								
••	SUBF3	*-AR3,*-AR1,R1	,								
	SUBF3	*AR3, *AR1, R0									
	ADDF3	R3, *AR1, R3									
	ADDF3	R2, *-AR1, R2									
	STF	R1, *-AR3									
11	STF	R2, *-AR1									
	STF	R0, *AR3									
11	STF	R3, *AR1									
		,									
¥											
¥ ¥	SHUFFLE THE	DATA ACCORDING TO	PERMUTATION	MATRIX P							
¥		DATA ACCORDING TO									
¥ ¥	LDI	DATA ACCORDING TO AR4, AR0	PERMUTATION								
¥ ¥		DATA ACCORDING TO									
¥ ¥	LDI	DATA ACCORDING TO AR4, AR0									
¥ ¥	LDI LDI	DATA ACCORDING TO AR4,AR0 AR4,AR1 1,AR1		SCRATCH			·				
¥ ¥	ldi Ldi Addi	Data according to AR4, AR0 AR4, AR1 1, AR1 AR5, AR2	; POINTS TO	SCRATCH							
¥ ¥	LDI LDI ADDI LDI LDI	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3	; POINTS TO	SCRATCH							
¥ ¥	LDI LDI ADDI LDI LDI ADDI	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3	; POINTS TO	SCRATCH							
* *	LDI LDI ADDI LDI LDI ADDI LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 *AR2++(1), R0	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT							
¥ ¥	LDI LDI ADDI LDI LDI ADDI LDF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 *AR2++(1), R0 *AR3(1), R1	; POINTS TO ; POINTS TO ; VECTOR	SCRATCH INPUT			·				
* * *	LDI LDI ADDI LDI LDI LDF LDF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 *AR2++(1), R0 *AR3-+(1), R1 R0, *AR0++(1R0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT			·				
* *	LDI LDI LDI LDI LDI LDF LDF STF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 *AR2++(1), R0 *AR3(1), R1 R0, *AR0++(IR0) R1, *AR1++(IR0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT							
* *	LDI LDI LDI LDI ADDI LDF STF STF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 #AR2++(1), R0 #AR3+-(1), R1 R0, #AR1++(1R0) #AR2++(1), R0	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT			·				
* * *	LDI ADDI LDI LDI LDF LDF STF LDF LDF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 +AR1++(IR0) +AR2++(1), R0	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT			·				
* * * *	LDI LDI LDI LDI LDF LDF STF LDF LDF STF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 *AR2++(1), R0 *AR3(1), R1 R0, *AR0++(1R0) *AR3(1), R1 R0, *AR0++(1R0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT							
* *	LDI LDI LDI LDI LDF LDF STF LDF LDF STF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 R0, +AR1++(1R0) +AR2++(1), R0 +AR3(1), R1 R0, +AR0++(1R0) R1, +AR1++(1R0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT							
* *	LDI LDI LDI LDI LDF LDF STF LDF STF LDF STF LDF STF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3-(1), R1 R0, +AR0++(1R0) +AR2++(1), R0 +AR3-(1), R1 R0, +AR1++(1R0) R1, +AR1++(1R0) +AR2++(1), R0	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT							
* * * *	LDI LDI LDI LDI LDF LDF STF LDF STF STF STF STF STF LDF STF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 *AR2++(1), R0 *AR3(1), R1 R0, *AR0++(1R0) R1, *AR1++(1R0) *AR3(1), R1 R0, *AR0++(1R0) R1, *AR1++(1R0) *AR3(1), R1	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							
* *	LDI LDI LDI LDI LDF LDF STF LDF LDF STF LDF STF LDF STF LDF BUD	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 R0, *AR0++(1R0) R1, *AR1++(1R0) *AR3(1), R1 R0, *AR0++(1), R0 *AR3(1), R1 R4	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP	SCRATCH INPUT N							
* * *	LDI LDI LDI LDI LDF LDF LDF LDF STF STF STF LDF STF LDF STF STF STF STF STF STF STF STF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 R0, *AR0++(1R0) +AR3(1), R1 R0, *AR0++(1R0) R1, +AR1++(1R0) +AR3(1), R1 R4 R0, +AR0++(1R0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							
* *	LDI LDI LDI LDI LDF LDF STF LDF STF LDF STF LDF STF STF STF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 #AR2++(1), R0 #AR3(1), R1 R0, #AR0++(IR0) #AR2++(1), R0 #AR3(1), R1 R0, #AR0++(IR0) #AR2++(1), R1 #AR1++(IR0) #AR2++(IR0) R1, #AR1++(IR0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							
* *	LDI LDI LDI LDI LDF LDF STF LDF LDF STF LDF LDF STF LDF BUD STF BUD STF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 R0, +AR0++(1R0) *AR2++(1), R0 +AR3(1), R1 R0, +AR0++(1R0) *AR2++(1), R0 *AR3(1), R1 R4 R0, +AR0++(1R0) R1, +AR1++(1R0) *AR2++(1), R0	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							
* * *	LDI LDI LDI LDI LDF LDF LDF LDF STF LDF STF LDF STF LDF STF LDF LDF STF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 R0, +AR0++(1R0) R1, +AR1++(1R0) +AR2+-(1), R0 +AR3(1), R1 R4 R0, +AR0++(1R0) R1, +AR1++(1R0) +AR2++(1), R0 +AR3(1), R1 +AR2++(1), R0 +AR3(1), R1 +AR2++(1), R0 +AR3(1), R1 +AR3++(1), R0 +AR3(1), R1 +AR3++(1), R0 +AR3(1), R1 +AR3++(1), R0 +AR3++(1), R0 +AR3	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							
* * *	LDI LDI LDI LDI LDF LDF LDF LDF LDF STF LDF STF LDF BUD STF STF LDF STF LDF STF STF STF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 #AR2++(1), R0 #AR3(1), R1 R0, #AR0++(1R0) #AR2++(1), R0 #AR3(1), R1 R0, #AR0++(1R0) #AR2++(1), R1 #AR3(1), R1 R4 R0, #AR0++(1R0) #AR3(1), R1 R4 R0, #AR0++(1R0)	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							
* *	LDI LDI LDI LDI LDF LDF LDF LDF STF LDF STF LDF STF LDF STF LDF LDF STF LDF	DATA ACCORDING TO AR4, AR0 AR4, AR1 1, AR1 AR5, AR2 7, AR3 AR2, AR3, AR3 +AR2++(1), R0 +AR3(1), R1 R0, +AR0++(1R0) R1, +AR1++(1R0) +AR2+-(1), R0 +AR3(1), R1 R4 R0, +AR0++(1R0) R1, +AR1++(1R0) +AR2++(1), R0 +AR3(1), R1 +AR2++(1), R0 +AR3(1), R1 +AR2++(1), R0 +AR3(1), R1 +AR3++(1), R0 +AR3(1), R1 +AR3++(1), R0 +AR3(1), R1 +AR3++(1), R0 +AR3++(1), R0 +AR3	; POINTS TO ; POINTS TO ; VECTOR ; GOING UP ; GOING DOW	SCRATCH INPUT N							

(on the TMS320C25 or the TMS320C30

An Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

Sen Kuo Northern Illinois University

Chein Chen Digital Signal Processor Products—Semiconductor Group Texas Instruments

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

Introduction

A filter selects or controls the characteristics of the signal it produces by conditioning the incoming signal. The coefficients of the filter determine its characteristics and output *a priori* in many cases. Often, a specific output is desired, but the coefficients of the filter cannot be determined at the outset. An example is an echo canceller; the desired output cancels the echo signal (an output result of zero when there is no other input signal). In this case, the coefficients cannot be determined initially since they depend on changing line or transmission conditions. For applications such as this, it is necessary to rely on adaptive filtering techniques.

An adaptive filter is a filter containing coefficients that are updated by an adaptive algorithm to optimize the filter's response to a desired performance criterion. In general, adaptive filters consist of two distinct parts: a filter, whose structure is designed to perform a desired processing function; and an adaptive algorithm, for adjusting the coefficients of that filter to improve its performance, as illustrated in Figure 1. The incoming signal, x(n), is weighted in a digital filter to produce an output, y(n). The adaptive algorithm adjusts the weights in the filter to minimize the error, e(n), between the filter output, y(n), and the desired response of the filter, d(n). Because of their robust performance in the unknown and time-variant environment, adaptive filters have been widely used from telecommunications to control.




Figure 1. General Form of an Adaptive Filter

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

Adaptive filters can be used in various applications with different input and output configurations. In many applications requiring real-time operation, such as adaptive prediction, channel equalization, echo cancellation, and noise cancellation, an adaptive filter implementation based on a programmable digital signal processor (DSP) has many advantages over other approaches such as a hard-wired adaptive filter. Not only are power, space, and manufacturing requirements greatly reduced, but also programmability provides flexibility for system upgrade and software improvement.

The early research on adaptive filters was concerned with adaptive antennas [1] and adaptive equalization of digital transmission systems [2]. Much of the reported research on the adaptive filter has been based on Widrow's well-known Least Mean Square (LMS) algorithm, because the LMS algorithm is relatively simple to design and implement, and it is well-understood and well-suited for many applications. All the filter structures and update algorithms discussed in this application report are Finite Impulse Response (FIR) filter structures and LMS-type algorithms. However, for a particular application, adaptive filters can be implemented in a variety of structures and adaptation algorithms [1, 3 through 9]. These structures and algorithms generally trade increased complexity for improved performance. An interactive software package to evaluate the performance of adaptive filters has also been developed [10].

The complexity of an adaptive filter implementation is usually measured in terms of its multiplication rate and storage requirement. However, the data flow and data manipulation capabilities of a DSP are also major factors in implementing adaptive filter systems. Parallel hardware multiplier, pipeline architecture, and fast on-chip memory size are major features of most DSPs [11, 12] and can make filter implementation more efficient.

Two such devices, the TMS320C25 and TMS320C30 from Texas Instruments [13, 14], have been chosen as the processors for fixed-point and floating-point arithmetic. They combine the power, high speed, flexibility, and an architecture optimized for adaptive signal processing. The instruction execution time is 80 ns for the TMS320C25 and only 60 ns for the TMS320C30. Most instructions execute in a single cycle, and the architectures of both processors make it possible to execute more than one operation per instruction. For example, in one instruction, the TMS320C25 processor can generate an instruction address and fetch that instruction, decode the instruction, perform one or two data moves (if the second data is from program memory), update one address pointer, and perform one or two computations (multiplication and accumulation). These processors are designed for real-time tasks in telecommunications, speech processing, image processing, and high-speed control, etc.

To direct the present research toward realistic real-time applications, three adaptive structures were implemented:

- 1. Transversal
- 2. Symmetric transversal
- 3. Lattice

Each structure utilizes five different update algorithms:

- 1. LMS
- 2. Normalized LMS
- 3. Leaky LMS
- 4. Sign-error LMS
- 5. Sign-sign LMS

Each structure with its adaptation algorithms is implemented using the TMS320C25 with fixed-point arithmetic and the TMS320C30 with floating-point arithmetic. The processor assembly code is included in the Appendix for each implementation. The assembly code for each structure and adaptation strategy can be readily modified by the reader to fit his/her applications and could be incorporated into a C function library as callable routines.

In this application report, the applications of adaptive filters, such as adaptive prediction, adaptive equalization, adaptive echo cancellation, and adaptive noise cancellation are presented first. Next, the implementation of the three filter structures and five adaptive algorithms with the TMS320C25 and TMS320C30 is described. This is followed by the practical considerations on the implementation of these adaptive filters. The remainder of the application report covers coding options, such as the routine libraries that support both assembly and C languages.

Applications of Adaptive Filters

The most important feature of an adaptive filter is the ability to operate effectively in an unknown environment and track time-varying characteristics of the input signal. The adaptive filter has been successfully applied to communications, radar, sonar, control, and image processing. Figure 1 illustrates a general form of an adaptive filter with input signals, x(n) and d(n), output signal, y(n), and error signal, e(n), which is the difference between the desired signal, d(n), and output signal, y(n). The adaptive filter can be used in different applications with different input/output configurations. In this section we briefly discuss several potential applications for the adaptive filters [15].

Adaptive Prediction

Adaptive prediction [16 through 18] is illustrated in Figure 2. In the general application of adaptive prediction, the signals are x(n) – delayed version of original signal, d(n) – original input signal, y(n) – predicted signal, and e(n) – prediction error or residual.




Figure 2. Block Diagram of an Adaptive Predictor

A major application of the adaptive prediction is the waveform coding of a speech signal. The adaptive filter is designed to exploit the correlation between adjacent samples of the speech signal so that the prediction error is much smaller than the input signal on the average. This prediction error signal is quantized and sent to the receiver in order to reduce the number of bits required for the transmission. This type of waveform coding is called Adaptive Differential Pulse-Code Modulation (ADPCM) [17] and provides data rate compression of the speech at 32 kb/s with toll quality. More recently, in certain online applications, time recursive modeling algorithms have been proposed to facilitate speech modeling and analysis.

The coefficients of the adaptive predictor can be used as the autoregressive (AR) parameters of the nonstationary model. The equation of the AR process is

$$u(n) = a_1^* u(n-1) + a_2^* u(n-2) + \dots + a_m^* u(n-m) + v(n)$$

where a_1, a_2, \ldots, a_m are the AR parameters. Thus, the present value of the process u(n) equals a finite linear combination of past values of the process plus an error term v(n). This adaptive AR model provides a practical means to measure the instantaneous frequency of input signal. The adaptive predictor can also be used to detect and enhance a narrow band signal embedded in broad band noise. This Adaptive Line Enhancer (ALE) provides at its output y(n) a sinusoid with an enhanced signal-to-noise ratio, while the sinusoidal components are reduced at the error output e(n).

Adaptive Equalization

Figure 3 shows another model known as adaptive equalization [2, 9, 15]. The signals in the adaptive equalization model are defined as x(n) – received signal (filtered version of transmitted signal) plus channel noise, d(n) – detected data signal (data mode) or pseudo random number (training mode), y(n) – equalized signal used to detect received data, and e(n) – residual intersymbol interference plus noise.




Figure 3. Block Diagram of an Adaptive Equalizer

The use of adaptive equalization to eliminate the amplitude and phase distortion introduced by the communication channel was one of the first applications of adaptive filtering in telecommunications [19]. The effect of each symbol transmitted over a time-dispersive channel extends beyond the time interval used to represent that symbol, resulting in an overlay of received symbols. Since most channels are time-varying and unknown in advance, the adaptive channel equalizer is designed to deal with this intersymbol interference and is widely used for bandwidth-efficient transmission over telephone and radio channels.

Adaptive Echo Cancellation

Another application, known as adaptive echo cancellation [20, 21] is shown in Figure 4. In this application, the signals are identified as x(n) - far-end signal, d(n) - echo of far-end signal plus near-end signal, y(n) - estimated echo of far-end signal, and e(n) - near-end signal plus residual echo.




Figure 4. Block Diagram of an Echo Canceller

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

The adaptive echo cancellers are used in practical applications of cancelling echoes for long-distance telephone voice communication, full-duplex voiceband data modems, and high-performance audio-conferencing systems. To overcome the echo problem, echo cancellers are installed at both ends of the network. The cancellation is achieved by estimating the echo and subtracting it from the return signal.

Adaptive Noise Cancellation

One of the simplest and most effective adaptive signal processing techniques is adaptive noise cancelling [1, 22]. As shown in Figure 5, the primary input d(n) contains both signal and noise, where x(n) is the noise reference input. An adaptive filter is used to estimate the noise in d(n) and the noise estimate y(n) is then subtracted from the primary channel. The noise cancellation output is then the error signal e(n).

The applications of noise cancellation include the cancellation of various forms of interference in electrocardiography, noise in speech signals, noise in fighter cockpit environments, antennas sidelobe interference, and the elimination of 60-Hz hum. In the majority of these noise cancellation applications, the LMS algorithm has been utilized.




Figure 5. General Form of a Noise Canceller

Application Summary

The above list of applications is not exhaustive and is limited primarily to applications within the field of telecommunications. Adaptive filtering has been used extensively in the context of many other fields including, but not limited to, instantaneous frequency tracking, intrusion detection, acoustic Doppler extraction, on-line system identification, geophysical signal processing, biomedical signal processing, the elimination of radar clutter, beamforming, sonar processing, active sound cancellation, and adaptive control.

Implementation of Adaptive Structures and Algorithms

Several types of filter structures can be implemented in the design of the adaptive filters such as Infinite Impulse Response (IIR) or Finite Impulse Response (FIR). An adaptive IIR filter [1, 5], with poles as well as zeros, makes it possible to offer the same filter characteristics as the FIR filter with lower filter complexity. However, the major problem with adaptive IIR filter is the possible instability of the filter if the poles move outside the unit circle during the adaptive process. In this application report, only FIR structure is implemented to guarantee filter stability.

An adaptive FIR filter can be realized using transversal, symmetric transversal, and lattice structures. In this section, the adaptive transversal filter with the LMS algorithm is introduced and implemented first to provide a working knowledge of adaptive filters.

Transversal Structure with LMS Algorithm

Transversal Structure Filter

The most common implementation of the adaptive filter is the transversal structure (tapped delay line) illustrated in Figure 6. The filter output signal y(n) is

$$y(n) = \underline{w}^{T}(n)\underline{x}(n) = \sum_{i=0}^{N-1} w_{i}(n) x(n-i)$$
(1)

where $\underline{x}(n) = [x(n) \ x(n-1) \ ... \ x(n-N+1)]^T$ is the input vector, $\underline{w}(n) = [w_0(n) \ w_1(n) \ ... \ w_{N-1}(n)]^T$ is the weight vector, T denotes transpose, n is the time index, and N is the order of filter. This example is in the form of a finite impulse response filter as well as the convolution (inner product) of two vectors $\underline{x}(n)$ and $\underline{w}(n)$. The implementation of Equation (1) is illustrated using the following C program:

$$y[n] = 0; for (i = 0; i < N; i++) { y[n] += wn[i]*xn[i]; }$$

where wn [i] denotes wi(n) and xn[i] represents x(n-i).

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30





Figure 6. Transversal Filter Structure

TMS320C25 Implementation

The architecture of TMS320C25 [13] is optimized to implement the FIR filter. After execution of the CNFP (Configure Block B0 as Program Memory) instruction, the filter coefficients $w_i(n)$ from RAM block B0 (via program bus) and data x(n-i) from RAM block B1 (via data bus) are available simultaneously for the parallel multiplier (see Figure 7).






Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30


The MACD instruction enables complete multiply/accumulate, data move, and pointer update operations to be completed in a single instruction cycle (80 ns) if filter coefficients are stored in on-chip RAM or ROM or in off-chip program memory with zero wait states. Since the adaptive weights $w_i(n)$ need to be updated in every iteration, the filter coefficients must be stored in RAM. The implementation of the inner product in Equation (1) can be made even more efficient with a repeat instruction, RPTK. An N-weight transversal filter can be implemented as follows [23]:

ARn	
ARn,LASTAP	
N-1	
COEFFP,*-	(A)
	ARn ARn,LASTAP N-1 COEFFP,*-

Where ARn is an auxiliary address register that points to x(n-N+1), and the Prefetch Counter (PFC) points to the last weight $w_{N-1}(n)$ indicated by COEFFP. When the MACD instruction is repeated, the coefficient address is transferred to the PFC and is incremented by one during its operation. Therefore, the components of weight vector $\underline{w}(n)$ are stored in B0 as



The MACD in repeat mode will also copy data pointed to by ARn, to the next higher on-chip RAM location. The buffer memories of transversal filter are therefore stored as



Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

In general, roundoff noise occurs after each multiplication. However, the TMS320C25 has a 16×16 -bit multiplier and a 32-bit accumulator, so there is no roundoff during the summing of a set of product terms in Program (A). All multiplication products are represented in full precision, and rounding is performed after they are summed. Thus y(n) is obtained from the accumulator with only one roundoff, which minimizes the roundoff noise in the output y(n). Since both the tapped delay line and the adaptive weights are stored in data RAM to achieve the fastest throughput, the highest transversal filter order for efficient implementation on the TMS320C25 is 256. However, if necessary, higher order filters can be implemented by using external data RAM.

TMS320C30 Implementation

The architecture of TMS320C30 [14] is quite different from TI's second generation processors. Instead of using program/data memory, it provides two data address buses to do the data memory manipulations. This feature allows two data memory addresses to be generated at the same time. Hence, parallel data store, load, or one data store with one data load can be done simultaneously. Such capabilities make the programming much easier and more flexible. Since the hardware multiplier and arithmetic logic unit (ALU) of TMS320C30 are separated, with proper operand arrangement, the processor can do one multiplication and one addition or subtraction at the same time. With these two combined features, the TMS320C30 can execute several other parallel instructions. These parallel instructions can be found in Section 11 of the *Third-Generation TMS320 User's Guide* [14]. Associating with single repeat instruction RPTS, an inner product in Equation (1) can be implemented as follows:

MPYF3	AR0++(1)%, AR1++(1)%, R1	; w[0].x[0]
RPTS	N-2	; Repeat N-1 times
MPYF3	AR0++(1)%, AR1++(1)%, R1	; $y[] = w[].x[]$
ADDF3	R1,R2,R2	
ADDF3	R1,R2,R2	; Include last product

where auxiliary registers AR0 and AR1 point to x and w arrays. The addition in the parallel instruction sums the previous values of R1 and R2. Therefore, R1 is initialized with the first product prior to the repeat instruction RPTS.

Note that the implementation above does not move the data in the x array like MACD does in TMS320C25. For filter delay taps, the TMS320C30 uses a circular buffer method to implement the delay line. This method reserves a certain size of memory for the buffer and uses a pointer to indicate the beginning of the buffer. Instead of moving data to next memory location, the pointer is updated to point to the previous memory location. Therefore, from the new beginning of the buffer, it has the effect of the tapped delay line. When the value of the pointer exceeds the end of the buffer, it will be circled around to the other end of the buffer. It works just like joining two ends of the buffer together as a necklace. Thus, new data is within the circular queue, pointed to by AR0, replacing

the oldest value. However, from an adaptive filter point of view, data doesn't have to be moved at this point yet.

TMS320C30 has a 32-bit floating point multiplier and the result from the multiplier is put and accumulated into a 40-bit extended precision register. If the input from A/D converter is equal to or less than 16 bits, there is no roundoff noise after multiplication. Theoretically, the TMS320C30 can implement a very high order of adaptive filter. However, for the most efficient implementation, the limitation of filter order is 2K because the TMS320C30 external data write requires at least two cycles. If the filter coefficients are put in somewhere other than internal data RAM, the instruction cycles will be increased.

LMS Adaptation Algorithm

The adaptation algorithm uses the error signal

$$\mathbf{e}(\mathbf{n}) = \mathbf{d}(\mathbf{n}) - \mathbf{y}(\mathbf{n}),\tag{2}$$

where d(n) is the desired signal and y(n) is the filter output. The input vector $\underline{x}(n)$ and e(n) are used to update the adaptive filter coefficients according to a criterion that is to be minimized. The criterion employed in this section is the mean-square error (MSE) ϵ :

$$\epsilon = \mathbf{E}[\mathbf{e}^2(\mathbf{n})] \tag{3}$$

where E [.] denotes the expectation operator. If y(n) from Equation (1) is substituted into Equation (2), then Equation (3) can be expressed as

$$\epsilon = E[d^2(n)] + w^T(n)Rw(n) - 2 w^T(n)p$$
(4)

where $\mathbf{R} = E[\mathbf{x}(n)\mathbf{x}^{T}(n)]$ is the N x N autocorrelation matrix, which indicates the sampleto-sample correlation within a signal, and $\mathbf{p} = E[\mathbf{d}(n) \mathbf{x}(n)]$ is the N x 1 cross-correlation vector, which indicates the correlation between the desired signal $\mathbf{d}(n)$ and the input signal vector $\mathbf{x}(n)$.

The optimum solution $w^* = [w_0^* w_1^* \dots w_{N-1}^*]^T$, which minimizes MSE, is derived by solving the equation

$$\frac{\delta\epsilon}{\delta \underline{w}(n)} = 0 \tag{5}$$

This leads to the normal equation

$$\mathbf{R} \ \underline{\mathbf{w}}^* = \underline{\mathbf{p}} \tag{6}$$

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

If the R matrix has full rank (i.e., R^{-1} exists), the optimum weights are obtained by

$$\mathbf{w}^* = \mathbf{R}^{-1} \mathbf{p} \tag{7}$$

In Linear Predictive Coding (LPC) of a speech signal, the input speech is divided into short segments, the quantities of R and p are estimated, and the optimal weights corresponding to each segment are computed. This procedure is called a block-by-block dataadaptive algorithm [24].

A widely used LMS algorithm is an alternative algorithm that adapts the weights on a sample-by-sample basis. Since this method can avoid the complicated computation of R^{-1} and p, this algorithm is a practical method for finding close approximate solutions to Equation (7) in real time. The LMS algorithm is the steepest descent method in which the next weight vector w(n+1) is increased by a change proportional to the negative gradient of mean-square-error performance surface in Equation (7)

$$\underline{\mathbf{w}}(\mathbf{n}+1) = \underline{\mathbf{w}}(\mathbf{n}) - \mathbf{u} \nabla (\mathbf{n})$$
(8)

where u is the adaptation step size that controls the stability and the convergence rate. For the LMS algorithm, the gradient at the nth iteration, ∇ (n), is estimated by assuming squared error $e^2(n)$ as an estimate of the MSE in Equation (3). Thus, the expression for the gradient estimate can be simplified to

$$\underline{\nabla}(\mathbf{n}) = \frac{\delta[\mathbf{e}^2(\mathbf{n})]}{\delta w(\mathbf{n})} = -2 \ \mathbf{e}(\mathbf{n}) \ \underline{\mathbf{x}}(\mathbf{n}) \tag{9}$$

Substitution of this instantaneous gradient estimate into Equation (8) yields the Widrow-Hoff LMS algorithm

$$\underline{\mathbf{w}}(\mathbf{n}+1) = \underline{\mathbf{w}}(\mathbf{n}) + 2 \mathbf{u} \mathbf{e}(\mathbf{n}) \underline{\mathbf{x}}(\mathbf{n})$$
(10)

where 2 u in Equation (10) is usually replaced by u in practical implementation.

Starting with an arbitrary initial weight vector $\underline{w}(0)$, the weight vector $\underline{w}(n)$ will converge to its optimal solution \underline{w}^* , provided u is selected such that [1]

$$0 < u < \frac{1}{\lambda_{\max}}$$
(11)

where λ_{max} is the largest eigenvalue of the matrix R. λ_{max} can be bounded by

$$\lambda_{\max} < \text{Tr}[R] = \sum_{i=0}^{N-1} r(0) = N r(0)$$
 (12)

where Tr [.] denotes the trace of a matrix and $r(0) = E[x^2(n)]$ is average input power.

For adaptive signal processing applications, the most important practical consideration is the speed of convergence, which determines the ability of the filter to track nonstationary signals. Generally speaking, weight vector convergence is attained only when the slowest weight has converged. The time constant of the slowest mode is [1]

$$t = \frac{1}{u\lambda_{\min}}$$
(13)

This indicates that the time constant for weight convergence is inversely proportional to u and also depends on the eigenvalues of the autocorrelation matrix of the input. With the disparate eigenvalues, i.e., $\lambda_{max} > > \lambda_{min}$, the setting time is limited by the slowest mode, λ_{min} . Figure 8 shows the relaxation of the mean square error from its initial value ϵ_0 toward the optimal value ϵ_{min} .

Adaptation based on a gradient estimate results in noise in the weight vector, therefore a loss in performance. This noise in the adaptive process causes the steady state weight vector to vary randomly about the optimum weight vector. The accuracy of weight vector in steady state is measured by excess mean square error (excess MSE = E [$\epsilon - \epsilon_{min}$]). The excess MSE in the LMS algorithm [1] is

excess MSE =
$$u \operatorname{Tr}[R] \epsilon_{\min}$$
 (14)

where ϵ_{\min} is minimum MSE in the steady state.

Equations (13) and (14) yield the basic trade-off of the LMS algorithm: to obtain high accuracy (low excess MSE) in the steady state, a small value of u is required, but this will slow down the convergence rate. Further discussions of the characteristics and properties of the LMS algorithm are presented in [1, 3 through 9]. The implementations of LMS algorithm with the TMS320C25 and TMS320C30 are presented next.




Figure 8. Learning Curve of an Adaptive Transversal Filter and an LMS Algorithm with Different Step Sizes

Since $u^*e(n)$ is constant for N weights update, the error signal e(n) is first multiplied by u to get ue(n). This constant can be computed first and then multiplied by x(n) to update w(n). An implementation method of the LMS algorithm in Equation (10) is illustrated as

ue(n) = u*e[n]; for (i=0; i<N; i++) { wn[i] += uen * xn[i]; }

TMS320C25 Implementation

The TMS320C25 provides two powerful instructions (ZALR and MPYA) to perform the update example in Equation (10).

- ZALR loads a data memory value into the high-order half of the accumulator while rounding the value by setting bit 15 of the accumulator to one and setting bits 0-14 of the accumulator to zero. The rounding is necessary because it can reduce the roundoff noise from multiplication.
- MPYA accumulates the previous product in the P register and multiplies the operand with the data in T register.

Assuming that ue(n) is stored in T and the address pointer is pointing to AR3, the adaptation of each weight is shown in the following instruction sequence:

	LRLK	AR1,N-1 AR2,COEFFD AR3,LASTAP+1	 ; Initialize loop counter ; Point to w_{N-1}(n) ; Point to x(n-N+1), since MACD in (A) ; Already moved elements of current
ADAP	ZALR MPYA SACH	*-,AR2 *,AR3 *-,AR2 *+,0,AR1 ADAP,*-,AR2	 ; x(n) to the next higher location ; P=ue(n) * x(n-N+1) ; Load w_i(n) and round ; ACC=P+w_i(n) and P=ue(n) * x(n-i) ; Store w_i(n+1) ; Test loop counter, if counter not ; Equal to 0, decrement counter, ; Branch to ADAP and select AR2 as ; Next pointer.

For each iteration, N instruction cycles are needed to perform Equation (1), 6N instruction cycles are needed to perform weight updates in Equation (10), and the total number of instruction cycles needed is 7N+28. An example of a TMS320C25 program implementing a LMS transversal filter is presented in Appendix A1. Note that BANZ needs three instruction cycles to execute. This can be avoided by using straight line code, which requires 4N+33 instruction cycles [25].

TMS320C30 Implementation

Although the TMS320C30 doesn't provide any specific instruction for adaptive filter coefficients update, it still can achieve the weight updating in two instructions because of its powerful architecture. The TMS320C30 has a repeat block instruction RPTB, which allows a block of instructions to be repeated a number of times without any penalty for looping. A single repeat mode, RM, in the status register, ST, and three registers – repeat start address (RS), repeat end address (RE), and repeat counter (RC) – control the block repeat. When RM is set, the PC repeats the instructions between RS and RE a number of times, which is determined by the value of RC. The repeat modes repeat a block of code at least once in a typical operation. The repeat counter should be loaded with one less than the desired number of repetitions. Assuming the error signal e(n) in Equation (10) is stored in R7, the adaptation of filter coefficients is shown as follows:

	MPYF3	*AR0++(1)%,R7,R1	; $R1 = u^*e(n)^*x(n)$
	LDI	order-3,RC	; Initialize repeat counter
	RPTB	LMS	; Do $i = 0, N-3$
	MPYF3	*AR0++(1)%,R7,R1	; Compute $u = (n) = x(n-i-1)$
	ADDF3	*AR1,R1,R2	; Compute wi(n) + $u^{*}e(n)^{*}x(n-i)$
LMS	STF	R2,*AR1++(1)%	; Store wi(n+1)
	MPYF3	*AR0,R7,R1	; For $i = N - 2$
	ADDF3	*AR1,R1,R2	
	STF	R2,*AR1++(1)%	; Store wN $-2(n+1)$
	ADDF3	*AR1,R1,R2	; Include last w
	STF	R2,*AR1++(1)%	; Store wN $-1(n+1)$

where auxiliary register AR0 and AR1 point to x and w arrays. R1 is updated before loop since the accumulation in the parallel instruction uses the previous value in R1. In order to update x array pointer to the new beginning of the data buffer for next iteration (i.e., perform the data move), one of the loop instruction set has been taken out of loop and modified by eliminating the incrementation of AR0.

To perform an N-weight adaptive LMS transversal filter on TMS320C30 requires 3N+15 instruction cycles. There are N and 2N instruction cycles to perform Equations (1) and (10), respectively. The TMS320C30 example program is given in Appendix A2.

The LMS algorithm considerably reduces the computational requirements by using a simplified mean square error estimator (an estimate of the gradient). This algorithm has proved useful and effective in many applications. However, it has several limitations in performance such as the slow initial convergence, the undesirable dependence of its convergence rate on input signal statistics, and an excess mean square error still in existence after convergence.

Symmetric Transversal Structure [5]

A transversal filter with symmetric impulse response (weight values) about the center weight has a linear phase response. In applications such as speech processing, linear phase filters are preferred since they avoid phase distortion by causing all the components in the filter input to be delayed by the same amount. The adaptive symmetric transversal structure is shown in Figure 9.




Figure 9. Symmetric Transversal Structure (even order)

This filter is actually an FIR filter with an impulse response that is symmetric about the center tap. The output of the filter is obtained as

$$y(n) = \sum_{i=0}^{N/2^{-1}} w_i(n) [x(n-i) + x(n-N+i+1)]$$
(15a)

where N is an even number. Note that, for fixed-point processors, the addition in the brackets may introduce overflow because the input signals x(n-i) and x(n-N+i+1) are in the range of -1 and $1-2^{-15}$. This problem can be solved by shifting x(n) to the right one bit. The update of the weight vector is

$$w_i(n+1) = w_i(n) + ue(n)[x(n-1) + x(n-N+i+1)]$$
(15b)

for $i=0,1,...,(N/2^{-1})$, which requires N/2 multiplications and N additions. Theoretically, this symmetric structure can also reduce computational complexity since such filters require only half the multiplications of the general transversal filter. However, it is true only for the TMS320C30 processor. When a filter is implemented on the TMS320C25, the transversal structure is more efficient than the symmetric transversal structure due to the pipeline multiplication and accumulation instruction MACD, which is optimized to implement convolution in Equation (1).

TMS320C25 Implementation

For TMS320C25, in order to implement the instructions MAC, ZALR, and MPYA, we can trade memory requirements for computation saving by defining

$$z(n-i) = x(n-i) + x(n-N+i+1), i=0,1,...,N/2^{-1}$$
(16a)

Now, Equation (15) can be expressed as

$$y(n) = \sum_{i=0}^{N/2-1} w_i(n) \ z(n-i)$$
(16b)

$$w_i(n+1) = w_i(n) + u e(n) z(n-i), i=0,1,...,N/2^{-1}$$
 (16c)

Equation (16a) can be implemented using the TMS320C25 as

LARK	AR1, N/2-1 ; Counter = N/2 $^{-1}$
LRLK	AR2,LAST_X ; Point to $x(n-N+1)$
LRLK	AR3, FIRST_X ; Point to $x(n)$
LRLK	AR4, FIRST_Z; Point to $z(n)$
LARP	AR3
LAC	*+,0,AR2
ADD	*-,0,AR4
SACL	*+,0,AR1
BANZ	SYM,*-,AR3

The instruction sequence to implement the LMS algorithm in Equations (1) and (10) can be used to implement Equations (16b) and (16c), except using MAC instead of MACD in Program (A). Therefore, N instruction cycles are needed to shift data in x(n), 3N instruction cycles are needed to implement Equation (16a), N/2 for Equation (16b), and 3N for Equation (16c). The total number of instruction cycles required to implement the symmetric transversal filter with the LMS algorithm is 7.5N+38. Where 7.5N is an integer because N is chosen as an even number. The 0.5N instruction cycles come from Equation (15a) since symmetric transversal structure folds the filter taps into half of the order N (see Figure 9). The maximum filter length for most efficient code, 256, is the

210

SYM

same as for the FIR filter. The use of the additional data memory can be obtained from the reduced data memory requirement for weights of the symmetric transversal filter. The complete TMS320C25 program is given in Appendix B1.

Note that instead of storing buffer locations x(n) contiguously, then using DMOV to shift data in the buffer memory (requiring N cycles) at the end of each iteration, we can use a circular buffer with pointers pointing to x(n) and x(n-N+1). Since pointer updating requires several instruction cycles, compared with N cycles using DMOV to update the buffer memory contents, the circular buffer technique is more efficient if N is large.

TMS320C30 Implementation

As mentioned above, the TMS320C30 uses a circular buffer instead of data move technique. Therefore, it does not have to implement tapped delay line separately as TMS320C25. Equations (1) and (16a) can be combined and implemented in the same loop. The advantage of this is that a parallel instruction reduces the number of the instruction cycles. The implementation is shown as follows:

LDF LDI RPTB	0.0,R2 order/2-2,RC INNER	; Clear R2 ; Set up loop counter ; Do i = 0, N/2 $^{-2}$
ADDF3	*AR4 + +(1)%, *AR5(1)%, R	1; $z(i) = x(n-i) + x(n+N-i)$
MPYF3	R1,*AR1++(1),R3	; $R3 = w[] * z[]$
STF	R1,*AR2++(1)	; Store z(i)
INNER ADDF3	R3,R2,R2	; Accumulate the result for y
ADDF3	*AR4 + +(1)%, *AR5(1)%, R	1; For i = N/2 $^{-1}$
MPYF3	R1,*AR1(IR0),R3	
STF	R1,*AR2(IR0)	
ADDF3	R3,R2,R2	; Include last product

where AR4 and AR5 point to x[0] and x[N-1]. AR1 and AR2 point to w and z array, respectively. IR0 contains value of N/2⁻¹. The same instruction codes of weight update of transversal filter can be used in symmetric transversal structure by changing the x array pointer to the z array pointer. Appendix B2 presents an example program. The total number of instructions needed is 2.5N+15, which is less than that of the transversal structure.

Lattice Structure [6]

An alternative FIR filter realization is the lattice structure [26]. A discussion of the transversal filter with the LMS algorithm shows that the convergence rate of the transversal structure is restricted by the correlation of signal components; i.e., the eigenvalue spread, $\lambda_{max}/\lambda_{min}$. The lattice structure is a decorrelating transform based on a family of prediction error filters as illustrated in Figure 10. The recursive equations that describe the lattice predictor are

$$f_0(n) = b_0(n) = x(n)$$
 (17a)

$$f_{m}(n) = f_{m-1}(n) - k_{m}(n)b_{m-1}(n-1), 0 < m < = M$$
(17b)

$$b_m(n) = b_{m-1}(n-1) - k_m(n)f_{m-1}(n), 0 < m < = M$$
 (17c)

where $f_m(n)$ represents the forward prediction error, $b_m(n)$ represents the backward prediction error, $k_m(n)$ is the reflection coefficients, m is the stage index, and M is the number of cascaded stages. The lattice structure has the advantage of being order-recursive. This property allows adding or deleting of stages from the lattice without affecting the existing stages.




Figure 10. Lattice Structure

To implement the lattice filter for processing actual data, the reflection coefficients $k_m(n)$ are required. These coefficients can be computed according to estimates of the autocorrelation coefficients using Durbin's algorithm. However, it would be more efficient if these reflection coefficients could be estimated directly from the data and updated on a sample-by-sample basis, such as LMS algorithm [6]. The reflection coefficient $k_m(n+1)$ can be recursively computed [7]:

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

$$k_{m}(n+1) = k_{m}(n) + u[f_{m}(n)b_{m-1}(n-1) + b_{m}(n)f_{m-1}(n)], 0 < m < = M (18)$$

For applications such as noise cancellation, channel equalization, line enhancement, etc., the joint-process estimation [3] illustrated in Figure 11 is required. This device performs two optimum estimations: the lattice predictor and the multiple regression filter. The following equations define the implementation of the regression filter

$$e_0(n) = d(n) - b_0(n)g_0(n)$$
 (19a)

$$e_m(n) = e_{m-1}(n) - b_{m-1}(n)g_{m-1}(n), 0 < m < = M$$
 (19b)

$$g_m(n+1) = g_m(n) + u_{em}(n)b_m(n), \quad 0 < = m < = M$$
 (20)

where the LMS algorithm is used to update the coefficients of the regression filter. For noise cancellation application, $e_m(n)$ corresponds to the output e(n) in Figure 5. For applications such as adaptive line enhancer and channel equalizer, filter output y(n) is obtained as






Figure 11. Lattice Structure with Joint Process Estimation

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

TMS320C25/TMS320C30 Implementation

There are five memory locations— $f_m(n)$, $b_m(n)$, $b_m(n-1)$, $k_m(n)$, and $g_m(n)$ required for each stage. The limitation of on-chip data RAM is 544 words for the TMS320C25 and 2K words for the TMS320C30. A maximum of 102 stages can therefore be implemented on a single TMS320C25 for the highest throughput. Here, another advantage of TMS320C30 architecture design is shown. Since the operands of the mathematic operations can be either memory or register on the TMS320C30, and there is no need to preserve the values of f_m array for the next iteration (refer to Equations (17) and (18)), the f_m array can be replaced by an extended precision register. Thus, for the most efficient codes, the stage limitation of lattice structure for TMS320C30 is 512, or one-fourth of the 2K on-chip RAM.

Lattice structures have superior convergence properties relative to transversal structures and good stability properties; e.g., low sensitivity to coefficient quantization, low roundoff noise, and the ability to check stability by inspection. The disadvantages of lattice filter algorithms are that they are numerically complex and require mathematical sophistication to thoroughly understand their derivations. Furthermore, as shown in Appendixes C1 and C2, lattice structures cannot take advantage of the TMS320C25 and TMS320C30's pipeline architecture to achieve high throughput. The total number of instruction cycles needed is 33M+32 for TMS320C25 and 14M+4 for TMS320C30.

Modified LMS Algorithms [5]

The LMS algorithm described in previous sections is the most widely used algorithm in practical applications today. In this section, a set of LMS-type algorithms (all direct variants of the LMS algorithm) are presented and implemented. The motivation for each is some practical consideration, such as faster convergence, simplicity in implementation, or robustness in operation. The description of these algorithms is based on the transversal structure. However, these algorithms can be applied to the symmetric transversal structure and the lattice structure as well.

Normalized LMS Algorithm

The stability, convergence time, and fluctuation of the adaptation process is governed by the step size u and the input power to the adaptive filter. In some practical applications, you may need an automatic gain control (AGC) on the input to the adaptive filter. The normalized LMS algorithm is one important technique used to improve the speed of convergence. This is accomplished while maintaining the steady-state performance independent of the input signal power. This algorithm uses a variable convergence factor u(n), which represents a u that is a function of the time index,

$$\mathbf{u}(\mathbf{n}) = a / \operatorname{var}(\mathbf{n}) \tag{22}$$

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

and

$$w(n+1) = w(n) + u(n)e(n)x(n)$$
 (23)

where a is a convergence parameter, and var(n) is an estimate of the input average power at time n using the recursive equation

$$var(n) = (1 - b) var(n-1) + b x^2 (n)$$
 (24)

where 0 < b < < 1 is a smoothing parameter. In practice, a is chosen equal to b.

For fixed-point processors, there is a way to reduce the computation of power estimation. Since b in Equation (24) doesn't have to be an exact number, it is computationally convenient to make b a power of 2. If $b = 2^{-m}$, the multiplication of b can be implemented by shifting right m bits. Therefore, the var(n) in Equation (24) is computed by

$$var(n) = var(n-1) - b var(n-1) + b x^{2}(n)$$

= var(n-1) - var(n-1) * 2^{-m} + x²(n) * 2^{-m}

Then, assuming the variance var(n) of input signal is stored in the data memory VAR and its initial value is 0.99997 (= $1 - 2^{-15}$), The implementation of this equation using TMS320C25 assembly code is

-1)
$-1) + b x^{2}(n)$

The normalized LMS algorithm can be implemented as

var = b_1 * var + b * xn[0] * xn[0]; unen = e[n] * a / var; for (i = 0; i < N; i++) wn[i] += unen * xn[i];

where $b_1 = (1-b)$, xn[0] = x(n), and unen = u(n)*e(n). This normalized technique reduces the dependency of convergence speed on input signal power at the cost of increased computational complexity, especially the division in Equation (22). The algorithms of implementing the fixed-point and floating-point division on the TMS320C25 and

TMS320C30 can be found in the user's guide for each device [13, 14]. Since the power of input signal is always positive, those codes can be simplified to save computation time.

Since the power estimation in Equation (24) and step size normalization in Equation (22) are performed once for each sample x(n), the computation increase can be ignored when N is large. As shown in Appendixes D1 and D2, the total number of instruction cycles needed for the normalized LMS algorithm (7N+57) for the TMS320C25 and 3N+47 for the TMS320C30) is slightly higher than for the LMS algorithm (7N+34 and 3N+15)when N is large.

Sign LMS Algorithms

The LMS algorithm requires 2N multiplications and additions for each iteration; this amount is much lower than the requirements for many other complicated adaptive algorithms, such as Kalman and Recursive Least Square (RLS) [3]. However, there are three simplified versions of the LMS algorithm (sign-error LMS, sign-data LMS, and signsign LMS) that save the number of multiplications required and extend the real-time bandwidth for some applications [5, 27].

(25)

First, the sign-error LMS algorithm can be expressed as

$$w(n+1) = w(n) + u \operatorname{sign}[e(n)] x(n)$$

where

sign[e(n)] = 1, if $e(n) \ge 0$ -1, if e(n) < 0

The C program implementation of sign-error LMS algorithm is

```
tu = u;
if (e[n] < 0.)
   tu = -u;
for (i=0; i<N; i++)
   wn[i] + = tu * xn[i];
1
```

As shown in Appendixes E1 and E2, the instruction sequence to implement weight update with the sign-error LMS algorithm is identical to that with the LMS algorithm. The difference is that the sign-error LMS algorithm uses the sign $[e(n)]^*u$ instead of $e(n)^*u$ before the update loop. Note that, for fixed-point processors, if u is chosen to be a power of two, the u x(n) can be accomplished by shifting right the elements in x(n). This algorithm keeps the same convergence direction as the LMS algorithm. Thus, the sign-error LMS algorithm should remain efficient, provided the variable gain u(n) is matched to this change. However, the use of constant step size u to reduce computation comes at the expense of a slow convergence rate since smaller u is normally used for stability reasons.

The programs in Appendixes E1 and E2 implement a transversal filter with signerror LMS algorithm in looped code. The total number of instruction cycles needed for this algorithm using the TMS320C25 is 7N+26, which is slightly less than for the LMS algorithm's 7N+28. Computing u*e(n) takes 5 instruction cycles. The sign-error LMS algorithm determines the sign of the u by checking the sign of e(n), which takes only 3 instruction cycles. The total number of instruction cycles needed for the sign-error LMS algorithm using the TMS320C30 is 3N+16, which is slightly higher than for the LMS algorithm. This occurs because the TMS320C30 takes only one instruction cycle to compute u*e(n) and two instruction cycles to determine the sign of the u.

Secondly, the sign-data LMS algorithm is

 $\underline{w}(n+1) = \underline{w}(n) + u e(n) \operatorname{sign}[\underline{x}(n)]$ (26)

This equation can be implemented as

 $w_i(n+1) = w_i(n) + ue(n)$, if x(n-i) > = 0= $w_i(n) - ue(n)$, if x(n-i) < 0

for i=0,1,...,N-1. Since the sign determination is required inside the adaptation loop to determine the sign of x(n-i), slower throughput is expected. The total number of instruction cycles needed is 11N+26 for the TMS320C25 and 5N+16 for the TMS320C30.

Finally, the sign-sign LMS algorithm is

$$\underline{w}(n+1) = \underline{w}(n) + u \operatorname{sign}[e(n)] \operatorname{sign}[\underline{x}(n)]$$
(27)

which requires no multiplications at all and is used in the CCITT standard for ADPCM transmission. As we can see from the above equations, the number of multiplications is reduced. This simplified LMS algorithm looks promising and is designed for VLSI or discrete IC implementation to save multiplications.

The sign-sign LMS algorithm can be implemented as

```
for (i=0; i<N; i++) {

if (e[n] >= 0.) {

if (xn[i] >= 0.)

wn[i] += u;

else

wn[i] -= u; }

else {

if (xn[i] >= 0.)

wn[i] -= u;
```

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

else

$$wn[i] += u; \}$$

When this algorithm is implemented on TMS320C25 and TMS320C30 with pipeline architecture and a parallel multiplier, the performance of sign-sign LMS algorithm is poor compared to standard LMS algorithm due to the determination of sign of data, which can break the instruction pipeline and can severely reduce the execution speed of the processors.

In order to avoid double branches inside the loop, the XOR instruction is utilized to check the sign bit of e(n) and x(n-i). The sign-sign LMS algorithm can be implemented as

 $w_i(n+1) = w_i(n) + u$, if sign[e(n)] = sign[x(n-i)]= $w_i(n) - u$, otherwise

The following TMS320C25 instruction sequence implements this algorithm without branching (assuming that the current address register used is AR3):

	LRLK	AR1,N-1	; Set up counter
	LRLK	AR2,COEFFD	; Point to w _i (n)
	LRLK	AR3,LASTAP+1	; Point to $x(n-i)$
ADAP	LAC	*-,0,AR2	; Load $x(n-i)$
	XOR	ERR	; XOR with e(n)
	SACL	ERRF	; Save sign bit, sign $= 0$ if same signs
			; Sign = 1 if different signs
	LAC	ERRF	; Sign extension to ACCH,
			; ACCH = 0 If ERRF $> = 0$
			; ACCH = 0FFFFh if ERRF < 0
	XORK	MU,15	; Take one's complement of m
			; If sign $= 1$
	ADD	*,15	; Weight update
	SACH	*+,1,AR1	; Save new weight
	BANZ	ADAP,*-,AR3	

The one's complement of u is used instead of -u, because they are only slightly different and the step size does not require the exact number. The weight update with this technique requires 10N instruction cycles and FIR filtering requires N instruction cycles so that the total number of instruction cycles needed is 11N+21. The complete TMS320C25 assembly program is given in Appendix F1.

To determine whether a positive or negative u should be used without branching is trickier in the TMS320C30. Fortunately, the extended precision registers of TMS320C30 interpret the 32 most-significant bits of the 40-bit data as the floating-point number and the 32 least-significant bits of the 40-bit data as an integer. When a floating-point number

changes its sign, its exponent remains the same. Therefore, the sign of step size u can be determined by using XOR logic on its mantissa. The following code shows how the sign-sign LMS algorithm is implemented on the TMS320C30.

	XOR3 LDF ASH XOR3	-	; R7 = Sign[e(n)] ; R5 = Sign[e(n)] * u ; R6 = $x(n)$; R6 = Sign[$x(n-i)$] ; R4 = Sign[$x(n-i)$]*Sign[$e(n)$] * u ; R3 = $w_i(n)$ + R4
 SSLMS	ASH	R3,*AR1++(1)% -31,R6 R5,R6,R4	; Do i = 0, N-3 ; Get next data ; Update $w_i(n+1)$
11	XOR3	-31,R6 R5,R6,R4 *AR1,R4,R3	 ; Get last data ; Update w_{N-2}(n+1) ; Get the sign of data ; Decide the sign of u ; Compute w_{N-1}(n+1) ; Store last w(n+1)

Here, R0, R4, and R5 contain the value of u before updating. AR0 and AR1 point to x array and w array, respectively. R7 contains the value of error signal e(n). The complete program is given in Appendix F2. The total number of instruction cycles is 5N + 16, which is much higher than LMS algorithm.

The sign-sign LMS algorithm is developed to reduce the multiplication requirement of the LMS algorithm. Since DSPs provide the hardware multiplier as a standard feature, this modification does not provide any advantage when implementing this algorithm on the DSPs. On the contrary, it causes some disadvantages since decision instructions will destroy the instruction pipeline. If you use the XOR logic operation in order to avoid using the decision instructions, the complexity of the program will be increased and the total number of instruction cycles will be greater than the regular LMS algorithm.

Leaky LMS Algorithm

When adaptive filters are implemented on signal processors with fixed word lengths, roundoff noise is fed back to adaptive weights and accumulates in time without bound. This leads to an overflow that is unacceptable for real-time applications. One solution is

based upon adding a small forcing function, which tends to bias each filter weight toward zero. The leaky LMS algorithm has the form

$$w(n+1) = r w(n) + u e(n) x(n)$$
 (28a)

where r is slightly less than 1.

Since r can be expressed as 1 - c and c < <1, the TMS320C25 can take advantage of the built-in shifters to implement this algorithm. Therefore, Equation (28a) can be changed to

$$w(n+1) = w(n) - c w(n) + u e(n) x(n)$$
 (28b)

In order to achieve the highest throughput by using ZALR and MPYA, cw(n) can be implemented by shifting $w_i(n)$ right by m bits where 2^{-m} is close to c. Since the length of the accumulator is 32 bits and the high word (bits 16 to 31) is used for updating w(n), shifting right m bits of $w_i(n)$ can be implemented by loading $w_i(n)$ and shifting left 16 - m bits. The sequence of TMS320C25 instructions to implement Equation (28b) is shown as

	LRLK	AR1,N-1	; Set up counter
	LRLK	AR2,COEFFD	; Point to w _i (n)
	LRLK	AR3,LASTAP+1	; Point to $x(n - i)$
	LT	ERRF	; $T = ERRF = u^*e(n)$
	MPY	*-,AR2	
ADAPT	ZALR	*,AR3	
	MPYA	*-,AR2	
	SUB	*,LEAKY	; LEAKY=16-m
	SACH	*+,0,AR1	
	BANZ	ADAPT,*-,AR2	

For each iteration, 7N instruction cycles are needed to perform the adaptation process (6N for the LMS algorithm). The total number of instruction cycles needed is 8N+28 (see Appendix G1 for the complete program). The leaky factor r has the same effect as adding a white noise to the input. This technique not only can solve adaptive weights overflow problem, but also can be beneficial in an insufficient spectral excitation and stalling situation [5].

The method used above is especially for the TMS320C25, which has a free shift feature. Since TMS320C30 is a floating-point processor, r can simply multiply to filter coefficient. However, in order to reduce the instruction cycles, this multiplication can combine with another instruction to be a parallel instruction inside the loop. The following code shows how to rearrange the instructions from the LMS algorithm to include this multiplication without an extra instruction cycle.

LLMS	MPYF MPYF3 MPYF3 ADDF3 LDI RPTB MPYF3 ADDF3 MPYF3 STF	*AR1,R1,R2 order-4,RC LLMS *AR2,R2,R0 *+AR1(1),R1,R2	; $R1 = e(n)*u*x(n-1)/r$; $R2 = w_0(n) + e(n)*u*x(n)/r$; Initialize repeat counter ; do i = 0, N-4 ; $R0 = r*w_i(n) + e(n)*u*x(n-i)$
	MPYF3 ADDF3	*AR2,R2,R0 *+AR1(1),R1,R2	; $R0 = r^*w_{N-3}(n) + e(n)^*u^*x(n-N+3)$; $R2 = w_{N-2}(n) + e(n)^*u^*x(n-N+2)/r$
	MPYF3	*AR0,R7,R1	; R1 = $e(n)*u*x(n-N+1)/r$
	STF	R0,*AR1++(1)%	; Store $w_{N-3}(n+1)$
	MPYF3	,- ,- , ,	; $R0 = r^*w_i(n) + e(n)^*u^*x(n-N+2)$
	ADDF3	* + AR1(1), R1, R2	; $R2 = w_{N-1}(n) +$
*	MPYF3 STF STF	*AR2,R2,R0 R0,*AR1++(1)% R0,*AR1++(1)%	; $e(n)^*u^*x(n-N+1)/r$; $R0 = r^*w_i(n) + e(n)^*u^*x(n-N+1)$; Store $w_{N-2}(n+1)$; Update last w

Auxiliary registers AR0 and AR1 point to x and w arrays. AR2 points to the memory location that contains value r. R7 contains the value of error signal e(n). R1 and R2 are updated before the loop because the parallel instructions inside the loop use the previous values in R1 and R2. Note that R1 is updated twice before the loop because the updating of R2 requires the previous value of R1. In order to update x array pointer to the new beginning of the data buffer for next iteration, two of the loop instruction sets have been taken out of loop and modified by eliminating the incrementation of AR0. The TMS320C30 assembly program of an adaptive transversal filter with the leakage LMS algorithm is listed in Appendix G2 as an example. The total number of instruction cycles for this algorithm is 3N+15, which is the same as the LMS algorithm. This example shows the power and flexibility of the TMS320C30.

Implementation Considerations

The adaptive filter structures and algorithms discussed previously were derived on the basis of infinite precision arithmetic. When implementing these structures and algorithms on a fixed integer machine, there is a limitation on the accuracy of these filters due to the fact that the DSP operates with a finite number of bits. Thus, designers must pay attention to the effects of finite word length. In general, these effects are input quantization, roundoff in the arithmetic operation, dynamic range constraints, and quantization of filter coefficients. These effects can either cause deviations from the original design criteria or create an effective noise at the filter output. These problems have been investigated extensively, and techniques to solve these problems have been developed [28, 29].

The effects of finite precision in adaptive filters is an active research area, and some significant results have been reported [30 through 32]. There are three categories of finite word length effects in adaptive filters:

- Dynamic Range Constraint (scaling to avoid overflow). Since this is not applicable for a floating-point processor, the TMS320C30 is not mentioned in this portion.
- Finite Precision Errors (errors introduced by roundoff in the arithmetic).
- Design Issues (design of the optimum step size u that minimizes system noise).

Dynamic Range Constraint

As shown in Figure 1, the most widely used LMS transversal filter is specified by the difference equations

$$y(n) = \sum_{i=0}^{N-1} w_i(n) x(n-i)$$
 (29)

and

$$w_i(n+1) = w_i(n) + u^*e(n)^*x(n-i)$$
, for $i = 0, 1, ..., N-1$ (30)

where x(n-i) is the input sequence and $w_i(n)$ are the filter coefficients.

If the input sequence and filter coefficients are properly normalized so that their values lie between -1 and 1 using Q15 format, no error is introduced into the addition. However, the sum of two numbers may become larger than one. This is known as overflow. The TMS320C25 provides four features that can be applied to handle overflow management [13]:

- A. Branch on overflow conditions.
- B. Overflow mode (saturation arithmetic).
- C. Product register right shift.
- D. Accumulator right shift.

One technique to inhibit the probability of overflow is scaling, i.e., constraining each node within an adaptive filter to maintain a magnitude less than unity. In Equation (29), the condition for |y(n)| < 1 is

$$x_{max} < 1 / \sum_{i=0}^{N-1} |w_i(n)|$$
 (31)

where x_{max} denotes the maximum of the absolute value of the input. The right shifter of the TMS320C25, which operates with no cycle overhead, can be applied to implement scaling to prevent overflow of multiply-accumulate operations in Equation (29). By setting the PM bits of status register ST1 to 11 using the SPM or LST1 instructions, the P register output is right-shifted 6 places. This allows up to 128 accumulations without the possibility of an overflow. SFR instruction can also be used to right shift one bit of the accumulator when it is near overflow.

Another effective technique to prevent overflow in the computation of Equation (29) is using saturation arithmetic. As illustrated in Figure 12, if the result of an addition overflows, the output is clamped at the maximum value. If saturation arithmetic is used, it is common practice [28] to permit the amplitude of x(n-i) to be larger than the upper bound given in Equation (31). Saturation of the filter represents a distortion, and the choice of scaling on the input depends on how often such distortion is permissible. The saturation arithmetic on the TMS320C25 is controlled by the OVM bit of status register STO and can be changed by the SOVM (set overflow mode), ROVM (reset overflow mode), or LST (load status register).




Figure 12. Saturation Arithmetic

Filter coefficients are updated using Equation (30). As illustrated in Figure 13, a new technique presented in reference 31 uses the scaling factor a to prevent filter's coefficients overflow during the weight updating operation. Suppose you use a = 2-m. A right shift by m bits implements multiplication by a, while a left shift by m bits implements the scaling factor 1/a. Usually, the required value of a is not expected to be very small and depends on the application. Since a scales the desired signal, it does not affect the rate of convergence.




Figure 13. Fixed-Point Arithmetic Model of the Adaptive Filter

Finite Precision Errors

The TMS320C25 is a 16/32-bit fixed point processor. Each data sample is represented by a fractional number that uses 15 magnitude bits and one sign bit. The quantization interval

 $\delta = 2^{-b},\tag{32}$

(b = 15), is called the width of quantization since the numbers are quantized in steps of δ .

The products of the multiplications of data by coefficients within the filter must be rounded or truncated to store in memory or a CPU register. As shown in Figure 14, the roundoff error can be modeled as the white noise injected into the filter by each rounding operation. This white noise has a uniform distribution over a quantization interval and for rounding


$$-1/2 \ \delta < e \le 1/2 \ \delta \tag{33a}$$

and

$$\delta_{\rm e}^2 = (1/12) \,\delta^2 \tag{33b}$$

where δ_e^2 is the variance of the white noise.

In general, roundoff noise occurs after each multiplication. However, the TMS320C25 has a full precision accumulator, i.e., a 16×16 -bit multiplier with a 32-bit accumulator, so there is no roundoff when you implement a set of summations and multiplications as in Equation (29). Rounding is performed when the result is stored back to memory location y(n), so that only one noise source is presented in a given summation node.



 $y = Rounding [x \bullet a] = x \bullet a + e$

Figure 14. Fixed-Point Roundoff Noise Model

For floating-point arithmetic, the variance of the roundoff noise [31] is slightly different from Equation (33b),

$$\sigma_e^2 = 0.18 \ \delta^2 \tag{33c}$$

Since TMS320C30 has a 40/32-bit floating-point multiplier and ALU, the result from arithmetic operation has the mantissa of [31] bits plus one sign bit. Therefore, the δ in Equation (33c) is equal to 2^{-31} . Another roundoff noise is introduced when you restore the result back to memory. This noise has the power of 2^{-23} because the mantissa of TMS320C30 floating-point data is 23 bits plus one sign bit. Therefore, unless the filter order is high, the roundoff noise from arithmetic operation is relatively small.

The steady-state output error of the LMS algorithm due to the finite precision arithmetic of a digital processor was analyzed in reference [31]. It was found that the power of arithmetic errors is inversely proportional to the adaptation step size u. The significance of this result in the adaptive filter design is discussed next. Furthermore, roundoff noise is found to accumulate in time without bound, leading to an eventual overflow [32]. The leaky LMS algorithm presented in the previous section can be used to prevent the algorithm overflow.

Design Issues

The performance of digital adaptive algorithms differs from infinite precision adaptive algorithms. The finite precision LMS algorithm is given as

$$w(n+1) = w(n) + Q[u^*e(n)^*x(n)]$$
(34)

where Q [.] denotes the operation of fixed point quantization. Whenever any correction term $u^*e(n)^*x(n-i)$ in the update of the weight vector in Equation (34) is too small, the quantized value of that term is zero, and the corresponding weight $w_i(n)$ remains unchanged. The condition for the ith component of the vector w(n) not to be updated when the algorithm is implemented with the TMS320C25 is

 $| u e(n) x(n-i) | < \delta/2$ (35a)

where $\delta = 2^{-15}$. The condition for TMS320C30 is

$$|u e(n) x(n-i)| < 2^{exp} * \delta/2$$
 (35b)

where exp is the exponent of $w_i(n)$ and $\delta = 2^{-23}$.

Since the adaptive algorithms are designed to minimize the mean squared value of the error signal, e(n) decreases with time. If u is small enough, most of the time the weights are not updated. This early termination of the adaptation may not allow the weight values to converge to the optimum set, resulting in a mean square error larger than its minimum value. The conditions for the adaptation to converge completely [30] is $u > u_{min}$ where

$$u^{2}_{\min} = \frac{\delta^{2}}{4\sigma_{x}^{2}\epsilon_{\min}}$$
(36a)

for the TMS320C25 and the TMS320C30

$$u^{2}_{\min} = \frac{\delta^{2} * 2^{\exp}}{4\sigma_{x}^{2} \epsilon_{\min}}$$
(36b)

where σ_x^2 is the power of input signal x(n) and ϵ_{\min} is the minimum mean squared error at steady state.

In the Leaky LMS Algorithm section, it was mentioned that the excess MSE given in Equation (14) is minimized by using small u. However, this may result in a large quantization error since the most significant term in the total output quantization error is [31]

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

$$\frac{N\sigma_e^2}{2a^2\mu}$$
(37)

The optimum step size u_0 reflects a compromise between these conflicting goals. The value of u_0 is shown to be too small to allow the adaptive algorithm to converge completely and also to give a slow convergence. In practice, $u > u_0$ is used for faster convergence. Hence, the excess MSE becomes larger, and the roundoff noise can typically be neglected when compared with the excess mean square error.

Finally, recall Equations (11) and (12). The step size u has an upper limit to guarantee the stability and convergence. Therefore, the adaptive algorithm requires

$$0 < u < \frac{1}{N\sigma_x^2} \tag{38}$$

On the other hand, the step size u also has a lower limit. The optimum u_0 , which minimizes the sum of the excess MSE and roundoff noise, is smaller than u_{min} , i.e., too small to allow the adaptive weight to converge. For an algorithm implemented on the TMS320C25, the word-length of 16 bits is fixed, and the minimum step-size that can be used is given in Equation (36). The most important design issue is to find the best u to satisfy

$$u_{\min} < u < \frac{1}{N\sigma_{x}^{2}}$$
(39)

Therefore, in order to make the condition in Equation (39) valid, the initial values of filter coefficients are better close to zero for the floating-point processor if the situation in unknown.

Software Development

The TMS320C25 and TMS320C30 combine the high performance and the special features needed in adaptive signal processing applications. The processors are supported by a full set of software and hardware development tools. The software development tools include an assembler, a linker, a simulator, and a C compiler. The most universal software development tool available is a macro assembler. However, the assembly language programming for DSP can be tedious and costly. For adaptive filter applications, an assembly language programmer must have knowledge of adaptive signal processing. The challenge lies in compressing a great deal of complex code into the fairly small space and most efficient code dictated by the real-time applications typical of adaptive signal processing.

Recently, C compilers for the processors were developed to make DSP programming easier, quicker, and less costly compared with the work associated with programming in assembly language. Due to the general characteristics of a compiler, the code it generates is not the most efficient. Since the program efficiency consideration is important for adaptive filter implementation, the code generated from the C compiler has to be modified before implementing. Thus, two alternative ways, besides writing an assembly program, to implement adaptive signal processing on DSP are presented. First is the automatic adaptive filter code generator [12], which can be found on Texas Instruments TMS320 Bulletin Board Service (BBS), and second are the adaptive filter function libraries that support assembly and C programming languages.

In this report, two adaptive filter libraries have been developed: one can be called from an assembly main program; the other can be called from the C main program. Note that, for the TMS320C25 only, certain data memory locations have been reserved for storing the necessary filter coefficients, previous delayed signal, etc. In other words, these data memories are used as global variables.

Assembly Function Libraries

The basic concept of creating an assembly subroutine for an adaptive filter is to modify in module the assembly programs discussed above. Then, the user can implement the adaptive filter by writing his own assembly main program that calls the subroutine.

TMS320C25 Assembly Subroutine

The TMS320C25 has an eight-level deep hardware stack. The CALL and CALA subroutine calls store the current contents of the program counter (PC) on the top of the stack. The RET (return from subroutine) instruction pops the top of the stack back to the PC. For computational convenience, the processor needs to be set as follows before calling the assembly callable subroutine.

- 1. PM status bits equal to 01.
- 2. SXM status bit set to 1.
- 3. The current DP (data memory page pointer) is 0.

The following example is the TMS320C25 assembly main routine, which performs an adaptive line enhancement by calling the LMS algorithm subroutine. The filter order is 64, delay is equal to one, and the convergence factor u is 0.01.

- * DEFINE AND REFER SYMBOLS
- *

*

.global ORDER,U,ONE,D,Y,ERR,XN,WN,LMS

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

DEFINE SAMPLING RATE, ORDER, AND MU

*

```
ORDER:
         .equ
                20
                327
                             ; mu = 0.01 in Q15 format
MU:
         .equ
PAGE0:
         .equ
                0
*
     DEFINE ADDRESSES OF BUFFER AND COEFFICIENTS
X0:
                "buffer", ORDER-1
         .usect
                "buffer",1
XN·
         .usect
                "coeffs",ORDER
WN:
         .usect
     RESERVE ADDRESSES FOR PARAMETERS
*
ONE:
         .usect
                "parameters",1
                "parameters",1
U:
         .usect
ERR:
         .usect
                "parameters",1
Y٠
                "parameters",1
         .usect
D:
         .usect
                "parameters".1
ERRF:
                "parameters",1
         .usect
*
     INITIALIZATION
START
         LDPK
                PAGE0
                              : Set DP = 0
         SPM
                1
                              ; Set PM equal to 1
         SSXM
                              ; Set sign extension mode
         LRLK
               AR7,X0
                             ; AR7 point to >300
         LACK 1
                             : Initialize ONE = 1
         SACL ONE
         LALK MU
                             ; Initialize U = MU = 0.01
         SACL
                U
                           ******
     PERFORM THE PREDICTOR
D.PA2
                             ; Get the input
INPUT:
         IN
*
         CALL LMS
                             ; Call subroutine
OUTPUT:
               Y,PA2
         OUT
                             ; Output the signal
         LAC
                             ; Insert the newest sample
                D
         LARP
                AR7
         SACL
                *
         B
                INPUT
         .end
```

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

The symbols, such as ORDER, U, ONE, D, LMS, Y, and ERR, are defined and referred to for the purpose of modular programming. The uninitialized sections specified by the directive .usect can be placed in any location of memory according to the linker command file. Note that MACD instruction requires the sources of the operands on program memory and data memory separately, and CNFP instruction configures RAM block 0 as program memory. Therefore, the coeffs section has to be in data RAM block 0, and the buffer has to be in RAM block 1. Appendix H1 contains the adaptive transversal filter with LMS algorithm subroutine using the TMS320C25, and Appendix H2 contains an example of a linker command file.

TMS320C30 Assembly Subroutine

Instead of a hardware stack, TMS320C30 uses a software stack, which is more flexible and convenient for a high-level language compiler. The stack memory location is pointed to by the stack pointer SP. In order to maintain the proper program sequence, the programmer must make certain that no data is lost and that the stack pointer always points to proper location. The PUSH, PUSHF, POP, POPF, CALL, CALLcond, RETIcond, and RETScond instructions will change the value of the stack pointer; in addition, writing data into it and using the interrupt will also change that value. It is the programmer's responsibility to initialize the stack pointer in the beginning of the program. The same adaptive line enhancer example above using TMS320C30 is listed below. The adapfltr.int program that initializes the stack pointer and the data RAM is given in Appendix H3.

```
*
*
      DEFINE GLOBAL VARIABLES AND CONSTANTS
*
           .copy
                   "adapfltr.int"
                  LMS30,order,u,d,y,e
           .global
Ν
           .set
                  20
           .set
                  0.01
mu
*
*
      INITIALIZE POINTERS AND ARRAYS
           .text
begin
           .set
                  $
                  N,BK
           LDI
                                     ; Set up circular buffer
           LDP
                                     ; Set data page
                  @xn_addr
                                     ; Set pointer for x[]
           LDI
                  @xn_addr,AR0
           LDI
                  @wn_addr,AR1
                                     ; Set pointer for w[]
           LDF
                  0.0,R0
                                     ; R0 = 0.0
           RPTS
                  N-1
           STF
                  R0,*AR0++(1)\%; x[] = 0.
```

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

*	1	STF LDI LDI	R0,*AR1++(1)% @in_addr,AR6 @out_addr,AR7	; Set pointer for input ports
*	PER	FORM A	DAPTIVE LINE EN	NHANCER
*				
input:		LDF	*AR6,R7	Input d(n)
	ł	LDF		; Input d(n)
		STF	*+AR6(1),R6	; Input x(n) ; Insert d(n)
		STF	R7,@d	
*		211	R6,*AR0	; Insert x(n) to buffer
*	CAL	L ASSE	MBLY SUBROUTIN	1E
*				
*		CALL	LMS30	
*	OUT	'PUT y(r	n) AND e(n) SIGNA	LS
*				
		LDF	@y,R6	; Get y(n)
		BD	input	; Delay branch
		LDF	@e,R7	; Get e(n)
		STF	R6,*AR7	; Send out y(n)
		STF	R7,*+AR7(1)	; Send out e(n)
*				
*	DEF	INE CO	NSTANTS	
*				
n		.usect	"buffer",N	
wn		.usect	"coeffs",N	
inad		.usect	"vars",1	
outa		.usect	"vars",1	
xna		.usect	"vars",1	
wna	ıddr	.usect	"vars",1	
u		.usect	"vars",1	
order		.usect	"vars",1	
d		.usect	"vars",1	
У		.usect	"vars",1	
e		.usect	"vars",1 ".cinit"	
cinit		.sect .word		
		.word .word		
		.word	0804000h 0804002h	·
		.word	080400211 xn	
		.word	wn	
		.woru	** 11	

.float mu .word N-2.end

In the above example, data memory order is initialized to N-2 for computation convenience. The linker command files and the subroutine that implements the LMS transversal filter can be found in Appendixes H4 and H5.

C Function Libraries

The TMS320C25 and TMS320C30 C language compilers provide high-level language support for these processors. The compilers allow application developers without an extensive knowledge of the device's architecture and instruction set to generate assembly code for the device. Also, since C programs are not device-specific, it is a relatively straightforward task to port existing C programs from other systems.

To allow fast development of efficient programs for adaptive signal processing applications, C function libraries have been developed. These libraries include functions for adaptive transversal, symmetric transversal, and lattice structures.

TMS320C25 C-Callable Subroutines

In a C program, the memory assignments are chosen by the compiler. There are two ways to use the most efficient instruction MACD:

- A. Use inline assembly code to assign memory locations for filter coefficients and buffers.
- B. Reserve the desired memory locations for them and do the assignment in the linker command file.

The latter method is used in this report.

For a C main program, the parameters passed to and returned from the subroutines are all within the parentheses following the subroutine name, as shown below:

lms(n,mu,d,x,&y,&e)	n - Filter order
	mu - Convergence factor
	d - Desired signal
	x - Input signal
	y - Address of output signal
	e - Address of error signal

Since the TMS320C25 C compiler pushes the parameters from right to left into software stack pointed by AR1, the subroutine gets the parameters in reverse order, as shown below:

MAR	*	; Set pointer for getting parameters
LAC	*	; $ACC = N$

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

SUBK	1	
SACL	ORDER	; ORDER = N $- 1$
LAC	*	; Getting and storing the mu
SACL	U	
LAC	*	; Getting and storing the D
SACL	D	
LAC	*-,0,A-R3	; Insert the newest sample
LRLK	AR3,FRSTAP	
SACL	*	

The assembly subroutine returns the parameters y and e as follows:

LARP	AR1	
LAR	AR2,*-,AR2	; Get the address of y in main
LAC	Y	
SACL	*,0,AR1	; Store y
LAR	AR2,*,AR2	; Get the address of e in main
LAC	ERR	
SACL	*,0,AR1	; Store e

Therefore, the parameters should be entered in the order given above. If there are other parameters, they should be inserted right after the convergence factor mu. The leaky LMS algorithm subroutine is given as an example.

llms(n,mu,r,d,x,&y,&e)

the r is defined in Equation (28a). Note that the values of the AR registers, which will be used in subroutine, and the status registers must be saved at the beginning of the subroutine and restored right before returning to calling routine. An example of a C-callable program is given in Appendix I1. Memory locations 0200h to 0200h+N-1 and 0300h to 0300h+N-1 are reserved for filter coefficients and buffers, respectively. N denotes the filter order.

TMS320C30 C Subroutine

As previously mentioned, the TMS320C30 architecture has features designed for a high-level language compiler. Note that the callable word is dropped in this section title because the TMS320C30 is so flexible that the restrictions for the TMS320C25 no longer exist. Since the memory locations of filter buffers and coefficients are determined by the parameters that pass from the calling routine, the same subroutine can be used in different places. However, the only restriction is that the memory locations of filter buffers must align to the circular addressing boundary [14]. The features of TMS320C30 architecture that make a major contribution toward these improvements are dual data address buses, software stack, and flexible addressing mode. The parameters passed to subroutine are pushed into the stack. Therefore, after returning from the subroutine, the stack pointer, SP, must be updated to point to the location where SP pointed before pushing the parameters

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

into the stack. However, this will be done by the C compiler. The usage example of the C function subroutine is given as follows:

tlms(n,u,d,&w,&x,&y,&e) where	n - Filter order
	u - Step size
	d - Desired signal
	&w - Filter coefficients
	&x - Input signal buffers
	&y - Addr of output signal
	&e - Addr of error signal

The example below shows how the C subroutine receives and manipulates the parameters passed from the caller program and how the result is returned to the caller routine.

```
*
*
     SET FRAME POINTER FP
FP
     .set
              AR3
     PUSH
              FP
              SP,FP
     LDI
*
     GET FILTER PARAMETERS
ᆇ
     LDI
              *-FP(2).R4
                            : Get filter order
     LDI
              *-FP(6),AR0
                            ; Get pointer for x[]
     LDI
              *--FP(5), AR1 ; Get pointer for w[]
*
*
     COMPUTE ERROR SIGNAL e(n) AND STORE y(n) AND e(n)
*
     LDI
              *-FP(2),AR2
                            ; Get y(n) address
     SUBF3
             R2,*+FP(1),R7; e(n) = d(n) - y(n)
    STF
              R2,*AR2
                            ; Send out y(n)
     LDI
              *-FP(3),AR2
                            ; Get e(n) address
     STF
              R7,*AR2
                            ; Send out e(n)
     MPYF
              *+FP(2).R7
                            : R7 = e(n) * u
     POP
              FP
```

Note that AR3 is used as the frame pointer in TMS320C30 C compiler. Appendix I2 contains the complete LMS transversal filter example subroutine program.

Development Process and Environment

Following a four stage procedure [33] to minimize the amount of finite word length effect analysis and real-time debugging, adaptive structures and algorithms are implemented

on the TMS320C25. Figure 15 illustrates the flowchart of this procedure. Since the implementation on TMS320C30 is done only by the simulator, the last stage, real-time testing, is not implemented.






Figure 15. Adaptive Filter Implementation Procedure

In the first stage, algorithm design and study is performed on a personal computer. Once the algorithm is understood, the filter is implemented using a high-level C program with double precision coefficients and arithmetic. This filter is considered an ideal filter.

In the second stage, the C program is rewritten in a way that emulates the same sequence of operations with the same parameters and state variables that will be implemented in the processors. This program then serves as a detailed outline for the DSP assembly language program or can be compiled using TMS320C25 or TMS320C30 C compiler. The effects of numerical errors can be measured directly by means of the technique shown in Figure 16, where H(z) is the ideal filter implemented in the first stage and H'(z) is a real filter. Optimization is performed to minimize the quantization error and produce stable implementation.





In the third stage, the TMS320C25 and TMS320C30 assembly programs are developed; then they are tested using the simulators with test data from a disk file. Note that the simulation of TMS320C25 can also be implemented on the SWDS with the data logging option. This test data is a short version of the data used in stage 2 that can be internally generated from a program or data digitized from a real application environment. Output from the simulation is compared against the equivalent output of the C program in the second stage. Since the simulation requires data files to be in Q15 format, certain precision is lost during data conversion. When a one-to-one agreement within tolerable range is obtained between these two outputs, the processor software is assured to be essentially correct.

The final stage is applied only to the TMS320C25. First, you download this assembled program into the target TMS320C25 system (SWDS) to initiate real-time operation. Thus, the real-time debugging process is constrained primarily to debugging the I/O timing structure of the algorithm and testing the long-term stability of the algorithm. Figure 17 shows an experimental setup for verification, in which the adaptive filter is configured for a one-step adaptive predictor illustrated in Figure 18. The data used for real-time testing is a sinusoid generated by a Tektronix FG504 Function Generator embedded in white noise generated by an HP Precision Noise Generator. The DSP gets a quantized signal from the Analog Interface Board (AIB), performs adaptive prediction routines, and outputs an enhanced sinusoid to the analog interface board. The corrupted input and predicted (enhanced) output waveforms are compared on the oscilloscope or on the HP 4361 Dynamic Signal Analyzer. The corresponding spectra of input and output can be compared on the signal analyzer. The signal-to-noise ratio (SNR) improvement can be measured from the analyzer, which is connected to an HP plotter.

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30




Figure 17. Real-Time Experiment Setup




Figure 18. Block Diagram of a One-Step Adaptive Predictor

To illustrate the operation in a nonstationary environment, the adaptive predictor is implemented using a TMS320C25, and the following experiment is performed. The input signal is swept from 1287 Hz to 4025 Hz, then jumps back to 1287 Hz. The time for each sweep is one second. The input spectra at every second are shown in Figure 19a; the corresponding output spectra are shown in Figure 19b. From the observations on the oscilloscope and signal analyzer, the significant SNR improvement, convergence speed, ability to track nonstationary signals, and long-term stability of the adaptive predictor are observed.





Figure 19(a). Spectrum of Input Signal





Summary

Three adaptive structures and six update algorithms are implemented with the TMS320C25 and TMS320C30. Applications of adaptive filters and implementation considerations have been discussed. Two subroutine libraries that support both C language and assembly language for two processors were developed. These routines can be readily incorporated into TMS320C25 or TMS320C30 users' application programs.

The advancements in the TMS320C25 and TMS320C30 devices have made the implementation of sophisticated adaptive algorithms oriented toward performing real-time processing tasks feasible. Many adaptive signal processing algorithms are readily available and capable of solving real-time problems when implemented on the DSP. These programs provide an efficient way to implement the widely used structures and algorithms on the TMS320C25 and TMS320C30, based on assembly-language programming. They are also extremely useful for choosing an algorithm for a given application. The performances of adaptive structures and algorithms that have been implemented using the TMS320C25 and TMS320C30 have been summarized in Tables 1 and 2.

	1	TMS320C25	
	LMS	Instruction Cycles	7N + 28
	LIMS	Program Memory (Word)	33
	Leaky	Instruction Cycles	8N + 28
	LMS	Program Memory (Word)	34
	Sign-Data	Instruction Cycles	11N+26
Transversal	LMS	Program Memory (Word)	41
Structure	Sign-Error	Instruction Cycles	7N + 26
	LMS	Program Memory (Word)	30
	Sign-Sign	Instruction Cycles	11N + 21
	LMS	Program Memory (Word)	30
	Normalized	Instruction Cycles	7N + 57
	LMS	Program Memory (Word)	47
	1140	Instruction Cycles	7.5N+38
	LMS	Program Memory (Word)	50
	Leaky	Instruction Cycles	8N + 38
	LMS	Program Memory (Word)	51
0	Sign-Data	Instruction Cycles	9.5N+36
Symmetric	LMS	Program Memory (Word)	58
Transversal	Sign-Error	Instruction Cycles	7.5N+36
Structure	LMS	Program Memory (Word)	47
	Sign-Sign	Instruction Cycles	9.5N+31
	LMS	Program Memory (Word)	47
	Normalized	Instruction Cycles	7.5N+69
	LMS	Program Memory (Word)	66
	1.140	Instruction Cycles	33N + 32
	LMS	Program Memory (Word)	63
	Leaky	Instruction Cycles	35N + 32
Lattice	LMS	Program Memory (Word)	65
Structure	Sign-Error	Instruction Cycles	36N + 32
	LMS	Program Memory (Word)	65
	Normalized	Instruction Cycles	90N + 34
	LMS	Program Memory (Word)	92

Table 1. The Performance of Adaptive Structures and Algorithms of TMS320C25

Note: N represents filter order.

		TMS320C30	
·····	LMC	Instruction Cycles	3N + 15
	LMS	Program Memory (Word)	17
	Leaky	Instruction Cycles	3N + 15
	LMS	Program Memory (Word)	19
	Sign-Data	Instruction Cycles	5N+16
Transversal	LMS	Program Memory (Word)	24
Structure	Sign-Error	Instruction Cycles	3N+16
	LMS	Program Memory (Word)	18
	Sign-Sign	Instruction Cycles	5N+16
	LMS	Program Memory (Word)	24
	Normalized	Instruction Cycles	3N+47
	LMS	Program Memory (Word)	49
. And	1.440	Instruction Cycles	2.5N+15
	LMS	Program Memory (Word)	23
	Leaky	Instruction Cycles	2.5N+19
	LMS	Program Memory (Word)	26
0	Sign-Data	Instruction Cycles	3.5N+18
Symmetric	LMS	Program Memory (Word)	30
Transversal	Sign-Error	Instruction Cycles	2.5N+18
Structure	LMS	Program Memory (Word)	24
	Sign-Sign	Instruction Cycles	3.5N+17
	LMS	Program Memory (Word)	30
	Normalized	Instruction Cycles	2.5N + 50
	LMS	Program Memory (Word)	56
	IMC	Instruction Cycles	14N+9
	LMS	Program Memory (Word)	20
	Leaky	Instruction Cycles	16N+9
Lattice	LMS	Program Memory (Word)	22
Structure	Sign-Error	Instruction Cycles	16N+9
	LMS	Program Memory (Word)	22
	Normalized	Instruction Cycles	67N+9
	LMS	Program Memory (Word)	73

Table 2. The Performance of Adaptive Structures and Algorithms of TMS320C30

Note: N represents filter order.

References

- [1] B. Widrow and S. Stearns, Adaptive Signal Processing, Prentice-Hall, 1985.
- [2] R. Lucky, J. Salz, and E. Weldon, Principles of Data Communications, McGraw-Hill, 1968.
- [3] S. Haykin, Adaptive Filter Theory, Prentice-Hall, 1986.
- [4] M. Honig and D. Messerschmit, Adaptive Filters: Structures, Algorithms, and Applications, Kluwer Academic, 1984.
- [5] J.R. Treichler, C.R. Johnson, and M.G. Larimore, *Theory and Design of Adaptive Filters*, Wiley, 1987.
- [6] T. Alexander, Adaptive Signal Processing, Springer-Verlag, 1986.
- [7] G. Goodwin and K. Sin, *Adaptive Filtering Prediction and Control*, Prentice-Hall, 1984.
- [8] M. Bellanger, Adaptive Digital Filters and Signal Analysis, Marcel Dekker, 1987.
- [9] J. Proakis, Digital Communications, McGraw-Hill, 1983.
- [10] C. Chen and S. Kuo, "An Interactive Software Package for Adaptive Signal Processing on an IBM Person Computer," 19th Pittsburgh Conference on Modeling and Simulation, May 1988.
- [11] S. Kuo, G. Ranganathan, P. Gupta, and C. Chen, "Design and Implementation of Adaptive Filters," *IEEE 1988 International Conference on Circuits and Systems*, June 1988.
- [12] S. Kuo, G. Ma, and C. Chen, "An Advanced DSP Code Generator for Adaptive Filters," 1988 ASSP DSP workshop, Sept. 1988.
- [13] Texas Instruments, Second-Generation TMS320 User's Guide, 1987.
- [14] Texas Instruments, Third-Generation TMS320 User's Guide, 1988.
- [15] S. Qureshi, "Adaptive Equalization," Invited Paper, Proceedings of the IEEE, Sept. 1985.
- [16] L. Rabiner and R. Schafer, Digital Processing of Speech Signals, Prentice-Hall, 1978.
- [17] N. Jayant and P. Noll, Digital Coding of Waveforms: Principles and Applications to Speech and Video, Prentice-Hall, 1984.
- [18] J. Makhoul, "Linear Prediction: A Tutorial Review," Proceedings of the IEEE, April 1975.
- [19] C. Cowan and P. Grant, Adaptive Filters, Prentice-Hall, 1985.
- [20] C. Gritton and D. Lin, "Echo Cancellation Algorithms," *IEEE ASSP Magazine*, April 1984.
- [21] D. Messerschmitt, et al, "Digital Voice Echo Canceller with a TMS32020," in *Digital* Signal Processing Applications with the TMS320 Family, Prentice-Hall, 1986.
- [22] B. Widrow, et al, "Adaptive Noise Cancelling: Principles and Applications," Proceedings of the IEEE, December 1975.
- [23] A. Lovrich and R. Simar, "Implementation of FIR/IIR Filter with the TMS32010/TMS32020," in Digital Signal Processing Applications with the TMS320 Family, Texas Instruments, 1986.

- [24] S. Orfanidis, Optimum Signal Processing, MacMillan, 1985.
- [25] G. Frantz, K. Lin, J. Reimer, and J. Bradley, "The Texas Instruments TMS320C25 Digital Signal Microcomputer," *IEEE Micro*, December 1986.
- [26] B. Friedlander, "Lattice Filters for Adaptive Processing," *Proceedings of the IEEE*, August 1982.
- [27] A. Gersho, "Adaptive Filtering with Binary Reinforcement," *IEEE Transactions* on Information Theory, March 1984.
- [28] A. Oppenheim and R. Schafer, *Digital Signal Processing*, Chap. 9, Prentice-Hall, 1975.
- [29] L. Rabiner and B. Gold, *Theory and Application of Digital Signal Processing*, Chap. 5, Prentice-Hall, 1975.
- [30] J. R. Gitlin et al, "On the Design of Gradient Algorithms for Digitally Implemented Adaptive Filters," *IEEE Transactions on Circuit Theory*, March 1973.
- [31] C. Caraiscos and B. Liu, "A Roundoff Error Analysis of the LMS Adaptive Algorithm," *IEEE Transactions on ASSP*, February, 1984.
- [32] J. Cioffi, "Limited-Precision Effects in Adaptive Filtering," *IEEE Transactions on Circuits and Systems*, July 1987.
- [33] R. Crochier, R. Cox, and J. Johnson, "Real-Time Speech Coding," *IEEE Transactions on Communications*, April 1982.

List of Appendices for Implementation of Adaptive Filters with the TMS320C25 and TMS320C30

Appendix	Title
Al	Transversal Structure with LMS Algorithm Using the TMS320C25
A2	Transversal Structure with LMS Algorithm Using the TMS320C30
B1	Symmetric Transversal Structure with LMS Algorithm Using the TMS320C25
B2	Symmetric Transversal Structure with LMS Algorithm Using the TMS320C30
C1	Lattice Structure with LMS Algorithm Using the TMS320C25
C2	Lattice Structure with LMS Algorithm Using the TMS320C30
D1	Transversal Structure with Normalized LMS Algorithm Using the TMS320C25
D2	Transversal Structure with Normalized LMS Algorithm Using the TMS320C30
E1	Transversal Structure with Sign-Error LMS Algorithm Using the TMS320C25
E2	Transversal Structure with Sign-Error LMS Algorithm Using the TMS320C30
F1	Transversal Structure with Sign-Sign LMS Algorithm Using the TMS320C25
F2	Transversal Structure with Sign-Sign LMS Algorithm Using the TMS320C30
G1	Transversal Structure with Leaky LMS Algorithm Using the TMS320C25
G2	Transversal Structure with Leaky LMS Algorithm Using the TMS320C30
H1	Assembly Subroutine of Transversal Structure with LMS Algorithm Using the TMS320C25
H2	Linker Command File for Assembly Main Program Calling a TMS320C25 Adaptive LMS Transversal Filter Subroutine
Н3	TMS320C30 Adaptive Filter Initialization Program
H4	Assembly Subroutine of Transversal Structure with LMS Algorithm Using the TMS320C30
Н5	Linker Command/file for Assembly Main Program Calling the TMS320C30 Adaptive LMS Transversal Filter Subroutine
I1	C Subroutine of Transversal Structure with LMS Algorithm Using the TMS320C25
I2	C Subroutine of Transversal Structure with LMS Algorithm Using the TMS320C30

,title 'TLMS'		ERVE ADDRES	ses for parameters	3
***************************************	*			
TIMO & Adultic Ciller Date Transmission Development	D:	.usect	"parameters",1	
TLMS : Adaptive Filter Using Transversal Structure	¥:	.usect	"parameters",1	
and LMS Algorithm, Looped Code	ERR:	.usect	"parameters",1	
	ONE:	.usect	"parameters",1	
d(n)i	Ų:	.usect	"parameters",1	
	ERRF:	.usect	"parameters",1	
{ +	*******	**********	***********	
(SUM)> e(n)	* PEF	Form the Ad	APTIVE FILTER	
-	*******	*********	*************	
		.text		
x(n); AF ;;> y(n)	+			
	* EST	INATE THE S	TGNAL V	
	* 201	mane me a		
Algorith m:	•	LARP	AR3	
		CINEP	HILO .	Configurate PO an antipart
63		MPYK	•	; Configure BO as program memor
y(n) = SUM w(k) * x(n-k) k=0, 1, 2,, 63			0	; Clear the P register
k=0		LAC	ONE, 15	; Using rounding
		LRLK	AR3, XN	; point to the oldest sample
e(n) = d(n) - y(n)	FIR	RPTK	ORDER-1	; Repeat N times
		MACD	₩N+Ofd00h,*-	; Esti ma te Y(n)
w(k) = w(k) + u = e(n) = x(n-k) k = 0, 1, 2, 63		CNFD		; Configure BO as data memory
$W(K) = W(K) + U = C(1) + X(1 - K) + K^{-0}, 1, 2,, 00$		APAC		
Where we use filter order = 64 and mou = 0.01.		SACH	Y	; Store the filter output
where we use filler under - of and kau - 0.01.	+			
N. A. A. This succession is the succession of th	* COM	PUTE THE ER	ROR	
Note: This source program is the generic version; I/O configuration has	+			
not been set up. User has to modify the main routine for specific		NEG		; ACC = $-Y(n)$
application.		ADDH	D	
		SACH	ERR	: ERR(n) = D(n) - Y(n)
Initial condition:				,
1) PM status bit should be equal to 01.	+ UPD	ATE THE WEI	GHTS	
SXM status bit should be set to 1.	+			
 The current DP (data memory page pointer) should be page 0. 		LT	ERR	: T = ERR(n)
4) Data memory ONE should be 1.		NPY	U	P = U * ERR(n)
5) Data memory U should be 327.		PAC	v	; 1 = 0 * Eu(())
		ADD	ONE 15	Devel Abs. accult
Chen, Chein-Chung February, 1989		SACH	ONE, 15 ERRF	; Round the result
	+	SHUH	ERR	; ERRF = U * ERR(n)
,,,,			AD4 000000 (0.1
***************************************			AR1, ORDER-1	; Set up counter
· · ·	•	LARK		
	•	LRLK	AR2, WN	; Point to the coefficients
	·	LRLK LRLK	AR2, HN AR3, XN+1	; Point to the data sample
define parameters	·	LRLK LRLK LT	AR2, WN AR3, XN+1 ERRF	; Point to the data sample ; T register = U * ERR(n)
DEFINE PARAMETERS R: .equ 64		LRLK LRLK LT MPY	AR2, HN AR3, XN+1 ERRF +-, AR2	; Point to the data sample ; T register = U * ERR(n) ; P = U * ERR(n) * X(n-k)
define parameters	* Adapt	LRLK LRLK LT MPY ZALR	AR2, UN AR3, XN+1 ERRF ¥∼, AR2 ¥, AR3	; Point to the data sample ; T register = U * ERR(n) ; P = U * ERR(n) * X(n-k) ; Load ACCH with A(k,n) & round
DEFINE PARAMETERS R: equ 64 0: equ 0		LRLK LRLK LT MPY	AR2, HN AR3, XN+1 ERRF +-, AR2	; Point to the data sample ; T register = U \pm ERR(n) ; P = U \pm ERR(n) \pm X(n-k) ; Load ACCH with A(k,n) & round ; W(k,n+1) = W(k,n) + P
DEFINE PARAMETERS R: .equ 64		LRLK LRLK LT MPY ZALR	AR2, UN AR3, XN+1 ERRF ¥∼, AR2 ¥, AR3	; Point to the data sample ; T register = U * ERR(n) ; P = U * ERR(n) * X(n-k) ; Load ACCH with A(k,n) & round
DEFINE PARAMETERS R: .equ 64 0: .equ 0 DEFINE ADDRESSES OF BUFFER AND COEFFICIENTS	ADAPT	LRLK LRLK LT MPY ZALR	AR2, UN AR3, XN+1 ERRF ¥∼, AR2 ¥, AR3	; Point to the data sample ; T register = U \pm ERR(n) ; P = U \pm ERR(n) \pm X(n-k) ; Load ACCH with A(k,n) & round ; W(k,n+1) = W(k,n) + P
DEFINE PARAMETERS R: .equ 64 0: .equ 0 DEFINE ADDRESSES OF BUFFER AND COEFFICIENTS .usect "buffer", ORDER-1	ADAPT	lrik Lrik Lt Mpy Zalr Mpya	AR2, µn AR3, XN+1 ERRF ¥~, AR2 ¥, AR3 ¥~, AR2	: Point to the data sample : T register = U * ERR(n) : P = U * ERR(n) * X(n-k) : Load ACCH with $A(k,n)$ & round : $W(k,n+1) = W(k,n) + P$: P = U * ERR(n) * X(n-k)
DEFINE PARAMETERS R: .equ 64 0: .equ 0 DEFINE ADDRESSES OF BUFFER AND COEFFICIENTS	ADAPT	LRLK LRLK LT HPY ZALR HPYA SACH	AR2, µN AR3, XN+1 ERRF ¥−, AR2 ¥-, AR3 ¥−, AR2 ¥+, 0, AR1	: Point to the data sample : T register = U * ERR(n) : P = U * ERR(n) * X(n-k) : Load ACCH with $A(k,n)$ & round : $W(k,n+1) = W(k,n) + P$: P = U * ERR(n) * X(n-k)

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

****************************		************************	inp	ut:	1.05	-40/ 07	Teaut dias
T30 - Adaptive transver	eal filten	with INS algorithm			LDF	*AR6, R7	; Input d(n)
using the TMS320		erti Lis argoritim		11	LDF	*+AR6(1),R6	; Input x(n)
using the mode			_		STF	R6, *ARO	; Insert x(n) to buffer
I/O configuration:			*	COMPLE	E E IL TER	OUTPUT y(n)	
•							
d(n)	;				LDF	0.0,R2	; R2 = 0.0
	1				MPYF3	#AR0++(1)%, #AR1++	(1)%,R1
	ŀ				RPTS	order-2	
		1)> e(n)			MPYF3	#AR0++(1)%, #AR1++	-(1)%,R1
	ŀ	•		11	ADDF3	R1, R2, R2	; y(n) = w[].x[]
	;				ADDF	R1, R2	; Include last result
x(n): AF :	;·	> y(n)	+				
			*	COMPUT	e error s	IGNAL e(n) AND OUTF	UTy(n) AND e(n) SIGNALS
••			÷				
Algorith m:					SUBF	R2, R7	; e(n) = d(n) - y(n)
<i>(</i> a)					STF	R2, +AR7	; Send out y(n)
63				11	STF	R7, ++AR7(1)	; Send out e(n)
y(n) = SUH w(k)*x(n	-k) k=0,1,2	2,,63	ŧ				
k=0			+	UPDATE	WEIGHTS	w(n)	
			*				
e(n) = d(n) - y(n)					MPYF	€u,R7	; R7 = e(n) * u
		· · · ·			MPYF3	#AR0++(1)%, R7, R1	R1 = e(n) + u + x(n)
w(k) = w(k) + u*e(n)#x(n~k) k=	0,1,2,63			LDI .	order-3,RC	; Initialize repeat counter
					RPTB	LMS	; Do i = 0, N-3
Where we use filter	order = 64	and mu = 0.01.			MPYF3	#AR0++(1)%, R7, R1	R1 = e(n) + u + x(n-i-1)
		N 1 1000		11	ADDF3	*AR1,R1,R2	; R2 = wi(n) + e(n) * u * x
Chen, C	hein-Chung	March, 1989	LMS		STF	R2, *AR1++(1)%	; wi(n+1) = wi(n) + e(n) * (
					MPYF3	*AR0, R7, R1	; For i = N - 2
		********		11	ADDF3	*AR1, R1, R2	,
	fltr.int"				BD	input	; Delay branch
***********************		*********************			STF	R2, *AR1++(1)%	; wi(n+1) = wi(n) + e(n) * u
PERFORM ADAPTIVE FILTE					ADDF3	*AR1,R1,R2	
*****		***********************			STF	R2, #AR1++(1)%	; Update last w
er .set 64		i.	*				,
.set 01			+	DEFINE	CONSTANT	S.	
			*				
INITIALIZE POINTERS AN	I ANNAYS		×n		.usect	"buffer",order	
..			UN UN		.usect	"coeffs",order	
.text				addr	.usect	"vars",1	
in .set \$	T M/	Ort us sissular buffer		_addr	.usect	"vars",1	
LDI order LDP exn_a		; Set up circular buffer		addr	.usect	"vars",1	
		; Set data page	wn	addr	.usect	"vars",1	
	idr, ARO	; Set pointer for x[]	u		.usect	"vars",1	
	idr, AR1	; Set pointer for w[]	cin	it	.sect	".cinit"	
LDF 0.0,R		; $RO = 0.0$.word	5, in_addr	
RPTS order			1		.word	0804000h	
	0++(1)%	; x[] = 0			.word	0804002h	
	R1++(1)%	; w[] = 0			word	XD	
	ldr, AR6	; Set pointer for input ports			word	WR .	
LDI @out_	addr , AR7	; Set pointer for output ports			.float	84 84	

Appendix A2. **Transversal Structure with** Using the TMS320C30 LMS Algorithm

.end

; R2 = wi(n) + e(n) * u * x(n-i)

; wi(n+1) = wi(n) + e(n) * u * ×(n-i)

; wi(n+1) = wi(n) + e(n) * u * x(n-i)

title 'Y25'	***************************************	****************
	*	
	* DEFINE PARAMETERS	
Y25 : Adaptive Filter Using Symmetry Transversal Structure	÷	
and LMS Algorithm, Looped Code	ORDER: .equ 64	
	ORDER2: .equ 32	
d(n)	ŧ	
	DEFINE ADDRESSES OF BUFFER	AND COEFFICIENTS
v(n) + ;+	*	
A. F. :> (SUM)> e(n)	FRSBUF: .usect "buffer".(RDER2-1
(W, P, (/(SUR)/ e(n)	LASBUF: .usect "buffer",1	
-1/-) -1/-)	WN: .usect "coeffs".(
zi(n) ; ; zi(n-k)	FRSDAT: .usect "coeffs",(
	LASDAT: .usect "coeffs".1	
	*	
	-	
		LIERD
x(n) Z Z Z	ž i i i i i	
	D: .usect "parameter	
1/ 1/ 1/ 1/ 11	Y: .usect "parameter	
(SUM) (SUM) (SUM) (SUM) ; Z ;	ERR: .usect "parameter	•
	ONE: .usect "parameter	
\ \ \ \	U: .usect "parameter	s",1
:-: Z :: Z ::-: Z ::	ERRF: .usect "parameter	s*,1
;; ;;	************************	***
	* PERFORM THE ADAPTIVE FILTER	
Algorithm:	***********************************	***
•	. text	
z1(n-k) = x(n-k) + x(n-63+k) k=0,1,,31	*	
	SYMMETRIC BUFFER ADDITION	
31	*	*
y(n) = SUM w(k) * x(n-k) k=0, 1, 2,, 31	LARP AR3	
k=0	LARK AR1. ORDER2	-1 : Set up the counter
k-V	LRLK AR2, LASDAT	
e(n) = d(n) - y(n)	LRLK AR3, FRSDAT	
e(n) = u(n) = y(n)		
		; Point to first buffer
w(k) = w(k) + u*e(n)*z1(n-k) k=0,1,2,31	1-1	
	ADD +-, 0, AR4	
Where we use filter order = 64 and mu = 0.01 .	SACL #+,0,AR1	; Buffer(k) = DAT(n+k) + DAT(n-
	BANZ SYM,+−,AR3	
Note: This source program is the generic version; I/O configuration has	*	
not been set up. User has to modify the main routine for specific	ESTIMATE THE SIGNAL Y	
application.	*	
	CNFP	; Configure BO as program memor
Initial condition:	MPYK 0	; Clear the P register
1) PM status bit should be equal to 01.	LAC ONE,15	; Using rounding
SXM status bit should be set to logic 1.	LRLK AR3, LASBUF	; Point to the oldest buffer
3) The current DP (data memory page pointer should be page 0.	FIR RPTK ORDER2-1	; Repeat N/2 time
4) Data memory ONE should be 1.	NACD WN+OfdOOh,	
5) Data memory U should be 327.	CNFD	; Configure BO as data memory
	APAC	,
Chen, Chein-Chung February, 1989	SACH Y	; Store the filter output
onen, onean oneng residery, svor		, otore the rester output
	* Compute the error	
	* CONFORE THE ENVIOR	

Appendix B1. Symmetric Transversal Structure with LMS Algorithm Using the TMS320C25

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

			100
	NEG		; ACC = $-Y(n)$
	ADD	D, 15	
	SACH	ERR	; $ERR(n) = D(n) - Y(n)$
ŧ			
* UPDAT	ie the wei	GHTS	
•			
	LT	ERR	T = ERR(n)
	MPY	υ	; P = U * ERR(n)
	PAC		
	ADD	ONE, 15	; Round the result
	SACH	ERRF	; ERRF = U * ERR(n)
*			
	LARK	AR1_ORDER2-1	: Set up counter
	LRLK	AR2, IN	: Point to the coefficients
	LRLK	AR3, LASBUF	. Point to the last buffer
	LT	ERRF	: T register = U * ERR(n)
	MPY	*-, AR2	: P = U * ERR(n) * X(n-k)
ADAPT	ZALR	*. AR3	: Load ACCH with A(k,n) & round
	MPYA	+ AR2	W(k, n+1) = W(k, n) + P
*		- ,,,,,,	P = U * ERR(n) * X(n-k)
*	SACH	*+.0.AR1	: Store W(k.n+1)
	BANZ	ADAPT.*AR2	; 50010 400,0017
*	DHML	HUHF 1, **, HNZ	
		STION FOR NEXT ITE	
* OFDH: *	IS DHIN FU	STICK FOR MEXT THE	ARTION .
	1.01.1/	ADD LACDAT 1	C.4
FINISH	LRLK	AR2, LASDAT-1	; Set pointer
DATMOV	RPTK	ORDER-2	; Repeat N-1 times
	DMOV	* -	; Shift data for next iteration
*			

,

.end

	Adaptive s	symmetric transverse	1] filter with	
	LMS algori	ithm using the TMS3	20C30	
				+
Algor			-01 01	•
z		n-k-1) + x(n-63+k)	=0,1,,31	
	31	∎(k)#z(n-k) k=0,1,2	21	•
y,	.n./= sumi k=0	(K) *2(n~K) K=0,1,2	,51	
	K-V			INNER
ام	(n) = d(n)	- v(n)		
•••	••••	1		
w($ \mathbf{k}\rangle = \mathbf{w}(\mathbf{k})$	+ u#e(n)*z(n-k) k=	0,1,2,31	ŧ
-				•
Wh	ere we us	e filter order = 64	and mu = 0.01	
		**************	***********	
		IVE FILTER		*
*******		***************	***********	ŧ
	. copy	adapfltr.int	P111	•
der	.set	64	; Filter order	
1	.set	0.01	; Step size	
	N 175 DOTN	ters and arrays		+
101111	text.	IERO HINU HINKHTO		+
	.text	5		•
gin	LDI	order,BK	: Set up circular buffer	
	LDP	exn_addr	: Set data page	
	ци	Exn_addr, ARO	; Set pointer for x[]	
		Ewn_addr, AR1	: Set pointer for w[]	
	LDI	Ezn_addr, AR2	; Set pointer for z[]	
	LDI	order/2-1, IRO	: Set index pointer	
	LDF	0.0,R0	; S0 = 0.0	LMS
	RPTS	order-1		
	STF	R0, #AR0++(1)%	; x[] = 0	
	RPTS	order/2-2		
	STF	R0, *AR1++(1)	; w[] = 0	
1	i STF	R0, #AR2++(1)	; $z[] = 0$	
	STF	R0, *AR1(IR0)	; w[] = 0	
1	STF	R0, +AR2(IR0)	; z[] = 0	
	LDI	@in_addr,AR6	; Set pointer for input ports	•
	LDI	Cout_addr,AR7	; Set pointer for output ports	×n
nput:		-40/ 07	Tasuk d(a)	wn
	UF	*AR6, R7	; Input d(n)	zn
	LDF LDI	#+AR6(1),R6 AR0,AR4	; Input x(n) ; Set forward pointer for x[]	in_ad
I			; Set formard pointer for XLS ; Insert X(n) to buffer	out_a
1				
I	STF	R6, #AR0(1)%	,	
	STF	•		wn_ad
	STF	80,****0(1)2 ROUTPUT y(n)		

		LDF	0.0,R2	P2 = 0.0
				; R2 = 0.0
		LDI	ARO, AR5	; Set backward pointer for x[]
		LDI	order/2-2,RC	
		rptb	INNER	
		ADDF3	+AR4++(1)%, *AR5	(1)%,R1
				z(n) = x[n-i] + x[n+N-i]
				,
		MPYF3	R1, #AR1++(1), R3	; y[] = w[].z[]
	н	STF	R1, +AR2++(1)	: Store z(n)
R		ADDF3	R3, R2, R2	; Accumulate the result
л.		HUDI 3	n3, n2, n2	; Accomunate the result
		ADDF3	*AR4++(1)%, *AR5	(1)7 81
			*m(+++++)1/A, *m(J	
				z(n) = x[n-i] + x[n+N-i]
		MPYF3	D1 xAD1 (TD0) D2	
			R1, #AR1(IRO), R3	
	11	STF	R1, +AR2(IR0)	; Store z(n)
		addf	R3, R2	; Include last result
COM	PUTE	e error si	SNAL e(n) AND OUTPO	JT y(n) and e(n) SIGNALS
		SUBF	R2,R7	; e(n) = d(n) - y(n)
		STF	R2, +AR7	; Send out y(n)
	::	STF	R7, ++AR7(1)	; Send out e(n)
				,
UPD	ATE	WEIGHTS w	(n)	
		MPYE	e u R7	\mathbf{R} = $\mathbf{e}(\mathbf{n}) \neq \mathbf{u}$
		MPYF NPYF3	eu, R7 #082++(1) 87 81	; R7 = e(n) + u R1 = e(n) + u + z(n)
		MPYF3	+AR2++(1),R7,R1	; R1 = e(n) * u * z(n)
		MPYF3 LDI	*AR2++(1),R7,R1 order/2-3,RC	; R1 = e(n) * u * z(n) ; Initialize repeat counter
		NPYF3 LDI RPTB	*AR2++(1),R7,R1 order/2-3,RC LHS	; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3
		NPYF3 LDI RPTB NPYF3	*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1	<pre>; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; R1 = e(n) * u * z(n-i-1)</pre>
	::	NPYF3 LDI RPTB	*AR2++(1),R7,R1 order/2-3,RC LHS	; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3
	::	NPYF3 LDI RPTB NPYF3	*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1	<pre>; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; R1 = e(n) * u * z(n-i-1)</pre>
	::	HPYF3 LDI RPTB HPYF3 ADDF3	*AR2++(1),R7,R1 order/2-3,RC LMS *AR2++(1),R7,R1 *AR1,R1,R2	<pre>; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; R1 = e(n) * u * z(n-i-1) ; R2 = wi(n) * e(n) * u * z(n-i) ; wi(n+1) = wi(n) + e(n) * u * z(n-i)</pre>
		HPYF3 LDI RPTB HPYF3 ADDF3 STF	*AR2++(1),R7,R1 order/2-3,RC LMS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1)	<pre>; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; R1 = e(n) * u * z(n-i-1) ; R2 = wi(n) * e(n) * u * z(n-i) ; wi(n+1) = wi(n) + e(n) * u * z(n-i)</pre>
		NPYF3 LDI RPTB NPYF3 ADDF3 STF NPYF3	*AR2++(1),R7,R1 order/2-3,RC LMS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2(1R0),R7,R1 *AR1,R1,R2	$\begin{array}{l} {} {} {} {\rm R} {\rm I} = {\rm e}(n) \pm u \pm z(n) \\ {} {\rm s} {\rm Initialize \ repeat \ counter} \\ {} {\rm Jo \ i} = 0, {\rm N}{\rm -3} \\ {} {\rm R} {\rm I} = {\rm e}(n) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm R} {\rm Z} = {\rm ui}(n) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm R} {\rm Z} = {\rm ui}(n) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n{\rm +1}) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n{\rm +1}) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n{\rm +1}) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n{\rm +1}) \pm u \pm z(n{\rm -i}{\rm -1}) \\ {} {\rm sui}(n{\rm +1}) \pm ui(n{\rm +1}) \pm ui(n{\rm +1}) \pm ui(n{\rm +1}) \pm ui(n{\rm +1}) = ui(n{\rm +1}) ui(n{\rm +1}) $
		MPYF3 LDI RPTB MPYF3 ADDF3 STF MPYF3 ADDF3 BD	*AR2++(1),R7,R1 order/2-3,RC LMS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2(IRO),R7,R1 *AR1,R1,R2 input	<pre>; RI = e(n) % u % z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; RI = e(n) % u % z(n-i-1) ; R2 = wi(n) + e(n) * u * z(n-i) ; Wi(n+1) = wi(n) + e(n) * u * z(n-i) ; For i = N - 2 ; Delay branch</pre>
		MPYF3 LDI RPTB MPYF3 ADDF3 STF MPYF3 ADDF3 BD STF	+9Å2++(1),R7,R1 order/2-3,RC LMS +#AR2++(1),R7,R1 +#AR1,R1,R2 R2,+#AR1++(1) +#A2(1R0),R7,R1 +#AR1,R1,R2 input R2,+#AR1++(1)	<pre>; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; R1 = e(n) * u * z(n-i-1) ; R2 = ui(n) + e(n) * u * z(n-i) ; ui(n+1) = ui(n) + e(n) * u * z(n-i) ; For i = N - 2 ; Delay branch ; ui(n+1) = ui(n) + e(n) * u * z(n-i)</pre>
		NPYF3 LDI RPTB MPYF3 ADDF3 STF NPYF3 ADDF3 BD STF ADDF3	+4Å2++(1),R7,R1 order/2-3,RC LHS +4A2++(1),R7,R1 +4A1,R1,R2 R2,+4A1++(1) +4A2(1R0),R7,R1 +4A1,R1,R2 input R2,+4A1++(1) +4A1,R1,R2	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
		MPYF3 LDI RPTB MPYF3 ADDF3 STF MPYF3 ADDF3 BD STF	+9Å2++(1),R7,R1 order/2-3,RC LMS +#AR2++(1),R7,R1 +#AR1,R1,R2 R2,+#AR1++(1) +#A2(1R0),R7,R1 +#AR1,R1,R2 input R2,+#AR1++(1)	<pre>; R1 = e(n) * u * z(n) ; Initialize repeat counter ; Do i = 0, N-3 ; R1 = e(n) * u * z(n-i-1) ; R2 = ui(n) + e(n) * u * z(n-i) ; ui(n+1) = ui(n) + e(n) * u * z(n-i) ; For i = N - 2 ; Delay branch ; ui(n+1) = ui(n) + e(n) * u * z(n-i)</pre>
		NPYF3 LDI RPTB MPYF3 ADDF3 STF NPYF3 ADDF3 BD STF ADDF3	+4Å2++(1),R7,R1 order/2-3,RC LHS +4A2++(1),R7,R1 +4A1,R1,R2 R2,+4A1++(1) +4A2(1R0),R7,R1 +4A1,R1,R2 input R2,+4A1++(1) +4A1,R1,R2	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
		NPYF3 LDI RPTB MPYF3 ADDF3 STF NPYF3 ADDF3 BD STF ADDF3 STF STF	*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2(1R0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR1,R1,R2 R2,*AR1+-(1R0)	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
		NPYF3 LDI RPTB MPYF3 ADDF3 STF NPYF3 ADDF3 BD STF ADDF3 STF STF	+4Å2++(1),R7,R1 order/2-3,RC LHS +4A2++(1),R7,R1 +4A1,R1,R2 R2,+4A1++(1) +4A2(1R0),R7,R1 +4A1,R1,R2 input R2,+4A1++(1) +4A1,R1,R2	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
		NPYF3 LD1 RPTB ADDF3 STF NPYF3 ADDF3 BD STF ADDF3 STF CONSTANTS	*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2(1R0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR1,R1,R2 R2,*AR1+-(1R0)	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
		NPYF3 LDI RPTB MPYF3 ADDF3 STF MPYF3 ADDF3 BD STF ADDF3 STF CONSTANTS .usect	+AR2++(1),R7,R1 order72-3,RC LMS +AR2++(1),R7,R1 +AR1,R1,R2 R2,+AR1++(1) +AR2(1R0),R7,R1 +AR1,R1,R2 input R2,+AR1++(1) +AR1,R1,R2 R2,+AR1(1R0) *buffer*,order	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
		NPYF3 LDI RPTB MPYF3 ADDF3 STF NPYF3 ADDF3 BD STF ADDF3 STF CONSTANTS .usect .usect .usect	*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1 *AR1,R1,R2 &,*AR1++(1) *AR2(1R0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR1,R1,R2 R2,*AR1(1R0) *buffer*,order *coeffs*,order/2 *coeffs*,order/2	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I	II Ne (HPYF3 LDI RPTB HPYF3 ADDF3 STF ADDF3 BD STF ADDF3 STF CONSTANTS .usect .usect .usect	+AR2++(1),R7,R1 order/2-3,RC LHS +AR2++(1),R7,R1 +AR1,R1,R2 R2,+AR1++(1) +AR2(1R0),R7,R1 +AR1,R1,R2 raR1,R1,R2 R2,+AR1++(1) +AR1,R1,R2 R2,+AR1(1R0) *buffer*,order *coeffs*,order/2 *coeffs*,order/2 *coeffs*,order/2 *coeffs*,order/2	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr addr	II Ne (HPYF3 LDI RPTB HPYF3 ADDF3 STF MPYF3 ADDF3 BD STF ADDF3 STF CONSTANTS .usect .usect .usect .usect	*AR2++(1),R7,R1 order/2-3,RC LNS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2,-(IR0),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR1,R1,R2 R2,*AR1+-(1) *AR1,R1,R2 R2,*AR1+-(IR0) *buffer*,order *coeffs*,order/2 *vars*,1 *vars*,1	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr addr	II Ne (HPYF3 LDI RPTB HPYF3 ADDF3 STF ADDF3 BD STF ADDF3 STF CONSTANTS .usect .usect .usect .usect .usect	<pre>*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1 *AR1,R1,R2 *AR2++(1) *AR2(1R0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR1-R1,R2 R2,*AR1(1R0) *buffer*,order *coeffs*,order/2 *coeffs*,order/2 *vars*,1 *vars*,1 *vars*,1</pre>	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr addr ddr	II Ne (NPYF3 LDI RPTB NPYF3 ADDF3 STF NPYF3 ADDF3 BD STF ADDF3 STF CONSTANTS .usect .usect .usect .usect .usect .usect .usect	*AR2++(1),R7,R1 order/2-3,RC LNS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2(1R0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR2(1R0),R7,R1 *AR1,R1,R2 R2,*AR1(1R0) *buffer*,order *coeffs*,order/2 *vars*,1 *vars*,1 *vars*,1	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr addr	II Ne (HPYF3 LDI RPTB HPYF3 ADDF3 STF HPYF3 ADDF3 BD STF STF STF CONSTANTS .usect .usect .usect .usect .usect .usect	<pre>*AR2++(1),R7,R1 order/2-3,RC LNS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2-(IR0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR1,R1,R2 R2,*AR1+-(IR0) *buffer",order *coeffs",order/2 *coeffs",order/2 *vars",1 *vars",1 *vars",1 *vars",1 *vars",1</pre>	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr ddr ddr ddr ddr	II Ne (NPYF3 LDI RPTB NPYF3 ADDF3 STF NPYF3 ADDF3 STF ADDF3 STF CONSTANTS .usect .usect .usect .usect .usect .usect .usect .usect	<pre>*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1 *AR1,R1,R2 *AR2-+(1) *AR2(1R0),R7,R1 *AR1,R1,R2 *AR1++(1) *AR1,R1,R2 *AR1+-(1R0) *buffer",order *coeffs",order/2 *coeffs",order/2 *vars",1 *vars"</pre>	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr addr ddr	II Ne (HPYF3 LDI RPTB HPYF3 ADDF3 STF HPYF3 ADDF3 BD STF STF STF CONSTANTS .usect .usect .usect .usect .usect .usect	<pre>*AR2++(1),R7,R1 order/2-3,RC LNS *AR2++(1),R7,R1 *AR1,R1,R2 R2,*AR1++(1) *AR2-(IR0),R7,R1 *AR1,R1,R2 input R2,*AR1++(1) *AR1,R1,R2 R2,*AR1+-(IR0) *buffer",order *coeffs",order/2 *coeffs",order/2 *vars",1 *vars",1 *vars",1 *vars",1 *vars",1</pre>	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$
DEF I ddr ddr ddr ddr ddr	II Ne (NPYF3 LDI RPTB NPYF3 ADDF3 STF NPYF3 ADDF3 STF ADDF3 STF CONSTANTS .usect .usect .usect .usect .usect .usect .usect .usect	<pre>*AR2++(1),R7,R1 order/2-3,RC LHS *AR2++(1),R7,R1 *AR1,R1,R2 *AR2-+(1) *AR2(1R0),R7,R1 *AR1,R1,R2 *AR1++(1) *AR1,R1,R2 *AR1+-(1R0) *buffer",order *coeffs",order/2 *coeffs",order/2 *vars",1 *vars"</pre>	$\begin{array}{l} \label{eq:relation} \{ \begin{array}{l} r_i I = e(n) \neq u \neq z(n) \\ r_i Initialize repeat counter \\ \ poi = 0, N-3 \\ r_i I = e(n) \neq u \neq z(n-i-1) \\ r_i R_i = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i For i = N-2 \\ r_i Delay branch \\ r_i wi(n+1) = wi(n) + e(n) \neq u \neq z(n-i) \\ r_i Include last w \end{array}$

.word 0804000h .word 0804002h .word xn .word wn .word wn .word zn .flaat wu

title 'L25' Implementation of Adaptive Filters with the TMS320C25 ÷ ÷ L25 : Adaptive Filter Using Lattice Structure and LMS Algorithm, Looped Code ÷ f0(n) + f1(n) fi-1(n) -----:-->(SUM)------>fi(n) 1 1 1-| |-----|---| : *k0 i i ¥ x(n)---; 1 1 #k0 ; ; ٠ 1---- 1 11-11 -1 --:Z:-:->(SUN)---->....-:Z:-:-->(SUN)---->bi(n) . bO(n):-: + b1(n) bi-1(n) :-: + ÷ Algorithm: ÷ fi(n) = fi-1(n) - Ki(n) * bi-1(n-1) i=1,2,...,64* bi(n) = bi-1(n-1) - Ki(n) + fi-1(n) = 1, 2, ..., 64i-1 ei(n) = d(n) - SUM yk(n) = ei-1 - bi-1(n) + Gi-1(n) = 1, 2, ..., 64k=0 64 64 y(n) = SUM yi(n) = SUM bi(n) + Gi(n)i=0 i=0 Ki(n+1) = Ki(n) + mu + [fi(n)+bi-1(n-1) + bi(n)+fi-1(n)]Gi(n+1) = Gi(n) + mu * ei(n) * bi(n) i=1,2,...64 or the TMS320C30 Where filter order = 64 and mu = 0.01. ŧ Note: This source program is the generic version; I/O configuration has not been set up. User has to modify the main routine for specific application. Initial condition: 1) PM status bit should be equal to 01. 2) SXM status bit should be set to logic 1. 3) The current DP (data memory page pointer) should be page 0. 4) Data memory U should be 327. 5) The B1 & BD1 pointer (AR3 & AR4) should be exchanged every iteration. For example, For odd iteration: AR3 -> B1 AR4 ---> BD1 For even iteration: AR3 ---> BD1 AR4 --> B1

+

1 1-

*ki-1 | |

|-----|---|

*ki-1 | |

1-1 1 -1

1---- 1

1 1

ŧ Chen, Chein-Chung February, 1989 ÷ DEFINE PARAMETERS ÷ ORDER: .equ 4 ¥ DEFINE ADDRESSES OF BUFFERS AND COEFFICIENTS ٠ ÷ G1: "coeffs".ORDER .usect "coeffs".ORDER K1: .usect "coeffs", ORDER+1 F1: .usect B1: "buffer", ORDER+1 .usect BD1: *buffer*.ORDER+1 .usect ÷ RESERVE ADDRESSES FOR PARAMETERS . D: "parameters",1 .usect X: .usect "parameters",1 Y: "parameters",1 .usect E: "parameters".1 .usect 11: .usect "parameters",1 TEMP: .usect "parameters",1 ********************************** PERFORM THE ADAPTIVE FILTER * ************************************* .text INITIALIZE THE POINTERS ٠ LARP AR3 LARK AR1_ORDER-1 LRLK AR2, F1 LRLK AR3, B1 LRLK AR4, BD1 LRLK AR5, 61 LRLK AR6,K1 INITIALIZE THE B1 AND F1 LAC X SACL +.0.AR2 SACL +,0,AR3 INITIALIZATION LT *, AR5 : T = B1 ; P = B1 * G1 **HPY** +. AR2 PAC : ACC = B1 + G1 SACH Y ; Initialize Y(O) = B1 * G1 NEG ; ACC = -(B1 + G1) ADDH D ; ACC = D(n) - B1 * G1 SACH Ε : Initialize E(0) = D(n) - B1 # G1

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LATI	ZALR	*, 486	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		5	•, AR4	11
SHOPS SHOPS <th< td=""><td></td><td>λα</td><td>+, AR2</td><td>¥</td></th<>		λ α	+, AR2	¥
QM Store A Store A QM - QM Store A QM - - Store A P - - Store A P - - - P - - - P - - - QM - - - QM - - - - QM - - - - QM - - - - - QM - - - - - - QM - - - - - - - QM - -		PVS	1	= F1-1 - K1+801-1.
RA		EQ85	+- 0 AR4	Store F1
More And Store Bit In Fill More E Store Bit In Fill		ZALR	546	ACC =
Sciel - Stere Bit MPTIC GMM GMO 1 <td></td> <td>PYS</td> <td>±</td> <td>ACC = B01-1 - K1</td>		PYS	±	ACC = B01-1 - K1
OPPOTE GAIN G(n) 11 = N F1 U 1 F4 E P = N + E + 1 F4 E Store N + E + 1 F4 T = N + E + 1 N + E + 1 F4 F = N + E + 1 N + E + 1 F5 + AB F = N + E + 1 F5 + AB F = N + E + 1 CG + AB F = N + 1 CG + AB F = N + 1 CG + AB F = E + B + 1 CG + AB A + 2 SGA + AB F = E + B + 1 F4 - AB F = E + B + 1 F6 - AB F = E + B + 1 F7 - AB F = E + B + 1 F8 - AB F = E + B + 1 F8 - AB F = E + B + 1 F8 - AB F = E + B + 1 F8 - AB F = E + B + 1 F8 - AB F = E + B + 1 F8 - AB F = E + B + 1 F8 - AB		HOMS	1	B
Merric GAIA GLO TT = NU IF U TT = NU FV E FAU + E1-1 FV E FAU + E1-1 FV E FAU + E1-1 FV F FAU + E1-1 FV F FAU + E1-1 FAU + FAE FAU + E1-1 FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE FAU + FAE <td< td=""><td></td><td></td><td></td><td></td></td<>				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	COMPUTE	E GAIN G(n		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		5	0	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		۲	3	; P = NU + E1-1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		₹	TEMP	; Store MU + E1-1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		5	184	11
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		λđu	597.±	= MJ + Ei-1 +
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		ZALR	+, H R3	= (11 (n)
Sky +.0,460 : Store 6(n+1) orbott E AMD (#041E (A) - AMP +.872 - - AMP 872 - - - AMP 872 - - - - AMP 872 - - - - - AMP - <td< td=""><td></td><td>LTA</td><td>*, APS</td><td>= G1(n) + MU+E1-1+B1-1, T</td></td<>		LTA	*, APS	= G1(n) + MU+E1-1+B1-1, T
$ \begin{array}{cccc} \mbox{COPFOTE E AND UFANTE (s) } & \mbox{ComPOTE E AND UFANTE (s) } & \mbox{PANTE (s) } & \mbox$	NEXTI	SACH	**,0,AK5	; Store G1(n+1)
•, AP2 P = B, + G, 5 •, AP3 CCC E1-1 7 •, AP4 F = 1, - 1, - 1, - 1, - 1, - 1, - 1, - 1,	COMPUTE	e and up	DATE K1	
13/2 E 5 (A) E 5 (A) E 6 (A) P 903 E A E A E A E A E A E A E A		Å.	*.AR2	P = B1
PFS +		741 8		= 200
QQI E Start E PY +,644 T E E F E F		Si du	++-A82	= E1-1 - B1 + G1. P
(1) (4) (4) (1) (4) (1) (4) (1) (4) (1) (4) (1) (4) (4) (1) (4) (4) (1) (4) (4) (1) (4) <td></td> <td>HOPS.</td> <td></td> <td>Ē</td>		HOPS.		Ē
PFV +, MA P F 1, BID-1 PAN TPP 1, ACC B, BID-1 B, BID-1 SAN TPP 1, ACC B, BID-1 B, BID-1 SAN TPP 1, ACC B, BID-1 B, BID-1 SAN TPP 1, ACC B, BID-1 B, BID-1 RM 0 P, Control (CC B, Control (CD B, Control (CD B, Control (CD RM 0 H, Control (CC B, Control (CD Control (CD B, Con		e.	+ AR4	g
MAC MAC <td></td> <td>10</td> <td>++ 484</td> <td>P = F1 + R0</td>		10	++ 484	P = F1 + R0
Sold The L <td></td> <td>-MOA</td> <td>····</td> <td>Arr = 84461-1 + 801-1 +</td>		-MOA	····	Arr = 84461-1 + 801-1 +
Image Image <th< td=""><td></td><td></td><td>TEMO</td><td></td></th<>			TEMO	
Wei U.S. P.S. M.S. RAM P.S. P.S. M.S. RAM P.S. M.S. M.S. RAM		5		
RM Composition RM 1000 RM 10000 RM 100000 RM 1000000 RM 1000000000000000000000000000000000000		ŝ		
Res Text = 1000 + 100 RAD 1 - 0.040 SAD 1 - 0.0400				
PML 1		1117		
Skil ••.0.481 1 5 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 1 ••.0.481 0 ••.0.481 0 ••.0.481 0 ••.0.481 0 ••.0.481 0 0 ••.0.481 0 <th< td=""><td></td><td>H.H.</td><td></td><td>; HUL = KIIN + HU</td></th<>		H.H.		; HUL = KIIN + HU
BAX In1,, AR2 5 Store kitteri DK 0 1 Clark the Fragister DK 0 1 Clark the Fragister DK 2.2.1 5 Reset Mitteri DK 0 1 Clark the Fragister DK 2.2.1 5 Reset Mitteri DK 0.1 1 Clark the Fragister DK 0.1 1 Reset Mitteri DK 0.1 1 Reset Mitteri DK 0.1 1 Reset Mitteri DK 1 Clark the fragister 1 Reset Mitteri DK 1 Clark the fragister 1 Reset Mitteri SX 1 1 Store i Mitteria				1 A VITEDUT-141-1401
BAU LATI, F., #2 COMPUTE Y COMPUTE Y		535	1 MH '0' HH	510re K1(n+1)
ComPuter V ComPuter V OPP 0 1 Cunfigurer 80 as program OPM 0 1 Cunfigurer 80 as program OPM 0 1 Cunfigurer 80 as program DA 0 1 Cunfigurer 80 as data and 80 as data a		ZNHB	LAT1,+-,AR2	
Currents Y Configure 20 as program PMC 0 Clear the Yesister DK PC 0 Clear the Yesis				
Corp Configure 80 as program PMX 0 1 clar the Program 26X 20 1 clar the Program 26X 231 5 clar the proster 26X 231 5 clare accountient 26X 231 5 clare accountient 26X 200 1 mass 26X 200 1 mass 26X 1 mass 1 mass 26X 1 mass 1 mass	Induno	~		
PMK D Clear the P register 20. 26. Clear accordition Clear accordition (Clear accordition (Clear accordition) (Clear		ONEP		AC as proceed
2.46 1.40.5		ALC: N	-	D canistar
Likk Arc, BI NRC (01407-1 NRC (1407400), ++ 1 CRFD (1407400), ++ 1 CRFD (1407400), ++ 1 CRFD (1407400), ++ 1 CRFD (14074000), ++ 1 CRFD (140740000), ++ 1 CRFD (140740000), ++ 1 CRFD (140740000000000000000000000000000000000		70.		Clear acru
H0680 H06800 H06800 H06800 H06800 H06800 H06800 H06800 H06800		1 BIK	18 (30	3
MAC GLANDARY STATE		100	nonco-t	
· · · · ·	_		GIADEADDA #+	
		ŧ	1. 1000 10.10	, Configure 10 or data managed
Y : Store the				; contrigue do es dete montai y
T ; STORE THE			,	
		55		; Store the filter output
		1		

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30	* L30 : Adaptive Lattice Structure Filter with LMS Algorithm
qı	# using the TMS320C30
le	*
n	≠ Algorithm:
en	* ·
ta	* $fi(n) = fi-1(n) - Ki(n) + bi-1(n-1) = 1, 2,, 64$
ti.	*
no	* $bi(n) = bi-1(n-1) - Ki(n) + fi-1(n) = 1, 2,, 64$
0	* i-1
Эf	* $ei(n) = d(n) - SUM yk(n) = ei-1 - bi-1(n)*Gi-1(n) i=1,2,,64$
4	* k=0
da	* 64 64
^{ip}	* $y(n) = SUM yi(n) = SUM bi(n) = Gi(n)$
Ę	* i=1 i=1
ë	*
F	* $Ki(n+1) = Ki(n) + mu * [fi(n)*bi-1(n-1) + bi(n)*fi-1(n)]$
ilt	
er	<pre># Gi(n+1) = Gi(n) + mu * ei(n) * bi(n) i=1,2,64 #</pre>
S	* Where filter order = 64 and mu = 0.04.
¥	* Where filler order = 64 and Mu = 0.04.
üt	 Chen, Chein-Chung March, 1989
11	* Chern, Chern Chung March, 1707
he	*******
	.copy adapfltr.int"
2	***************************************
S	* PERFORM ADAPTIVE FILTER
μ	***************************************
00	order .set 64 ; Filter order
Õ	mu .set 0.04 ; Step size
25	*
<u> </u>	* INITIALIZE POINTERS AND ARRAYS
Ÿ	*
tł	.text
ie	begin .set \$
T	LDI order#2,BK ; Set up circular buffer LDP @kn_addr : Set data page
Z	
S	LDI @kn_addr,ARO ; Set pointer for k[] LDI @bn_addr,AR1 ; Set pointer for b[]
22	LDI egn_addr,AR2 ; Set pointer for g[]
8	LDI order, IRO
8	LDF 0.0,R0 ; R0 = 0.0
0	RPTS order*2-1
	STF R0, *ARO++(1)%; k[] = 0.0 and g[] = 0.0
	<pre>ii STF R0, +AR1++(1)%; b[] = 0.0 and bd[] = 0.0</pre>
	ADDI ARI, IRO, AR4
	LDI @in_addr,AR6 ; Set pointer for input ports
	LDI @out_addr,AR7 ; Set pointer for output ports
	•
23	<pre>!! LDF *+AR6(1),R5 ; Input x(n)</pre>
	LDI @out_addr,AR7 ; Set pointer for output ports input: LDF #AR6,R7 ; Input d(n)
ίλ.	ii Lur ****Roil/,ru ; input xin/

	MPYF3	R5, *AR2, R6	; B1 * G1
11	STF	R5, #AR1	; Insert B1
	SUBF	R6, R7	E = D - B1 * G1
+			,
	LDI	order-1,RC	
	RPTB	lattice	
	MPYF3	*AR0, R5, R3	; R3 = kFi-1
	MPYF3	R7,#AR1++(1)%,R0	; RO = Ei-1 * Bi-1
11	SUBF3	R3, *AR4, R3	; R3 = Bi = BDi-1 - kFi-1
	MPYF	€u,R0	; RO = u * Ei-1 * Bi-1
	ADDF3	R0, *AR2, R0	; RO = Gi-1 + u * Ei-1 * Bi-1
11	STF	R3, *AR1	; Store Bi
	MPYF3	R5, *AR1, R1	; R1 = Fi-1 * Bi
11	STF	R0, #AR2++(1)	; Store Gi
	MPYF3	*ARO, *AR4, RO	; $RO = kBDi - 1$
	SUBF	R0,R5	; R5 = Fi
	MPYF3	R5, *AR4++(1)%, R0	; R1 = Fi * BDi-1
	ADDF	R1,R0	; RO = Fi*BDi-1 + Fi-1*Bi
	MPYF	éu,RO	; R0 = u * (Fi*BDi-1 + Fi-1*Bi)
	ADDF3	RO, #ARO, RO	; ki = ki-1 + R0
11	MPYF3 STF	R3,*AR2,R4 R0,*AR0++(1)	; R4 = Yi ; Store ki
	ADDF	R4, R6	; Compute y(n)
lattice	SUBF	R4, R7	; Compute e(n)
ŧ	JOB	N 4 ,N/	; compare etin
	v(n) AND	e(n) SIGNALS	
*	,		
	BD	input	; Delay branch
	SUBF	R4, R6	; Take out last term
	STF	R6, +AR7	; Send out y(n)
11	STF	R7, ++AR7(1)	; Send out e(n)
	LDI	*AR0(IR0),R5	; Update k[] pointer
11	LDI	*AR2(IR0), R7	; Update`g[] pointer
*			
+ DEFINE +	CONSTANTS		
t kn	.usect	"conffe" and an	
	.usect	"coeffs",order	
gn bn	.usect	"coeffs",order "buffer",2*order	
in_addr	.usect	"vars",1	
out_addr	.usect	vars,1	
kn_addr	.usect	"vars",1	
bn_addr	.usect	"vars", 1	
gn_addr	.usect	"vars",1	
ŭ	.usect	"vars",1	
cinit	.sect	".cinit"	
	.word	6, in_addr	
	.word	0804000h	
	.word	0804002h	
	.word	kn	
	.word	bn	
	.word	gn	
	.float	BU .	
	.end		

Appendix C2. Lattice Structure with LMS Algorithm Using the TMS320C30

	.title	'TN25'	Y:		.usect	"parameters",1	
*********	*******	*****************	ERR	:	.usect	"parameters",1	
			ONE	:	.usect	"parameters",1	
TN25 :	Adaptive	e Filter Using Transversal Structure	U:		.usect	"parameters",1	
		malized LMS Algorithm ,Looped Code	ERR	F:	.usect	"parameters",1	
		· · · · · · · · · · · · · · · · · · ·	VAR	:	.usect	"parameters",1	
Algori	the:		****	*****		***********	
			+	PERF	FORM THE ADV	PTIVE FILTER	
	63		***				
vin		(k)*x(n-k) k=0,1,2,,63			.text		
y (1)	/ = 0011 U k=0	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•				
			•	EST	INATE THE PI	MER OF SIGNAL	
010) = d(n) ·	- v(n) -	*				
eva	/ - 4(1)	y (n)			LARP	AR3	
100	(h) = (1)	-r) * var(K-1) + r * x(n) * x(n)			LRLK	AR3. XO	; Point to input signal X
ver	(K) = (1.	-r/ * V&r(K-1/ + 1 * X(0/ * X(0/			SORA	*	; Square input signal
	·	+ u#e(n)#x(n~k)/var(k) k=0,1,2,63			SPH	ERRF	, oquere input signer
WIK.	/ - W(K) '	- U-E-11/-A-11 B//YEI-18/ B-V,1,2,1100			ZALH	VAR	: ACC = VAR(n-1)
		filter order = 64 and mu = 0.01.			SUB	VAR, SHIFT	; ACC = $(1-r) + VAR(n-1)$
wne	re we use	fliter order = of and mu = 0.01.			ADD	ERRF, SHIFT	; ACC = (1-r) * VAR(n-1) ; ACC = (1-r) * VAR(n-1) + r * X(r
	.	to the second second 1/0 configuration has	•		HDD	ENVE, SHIFT	; HCC = (1-r) * VHR(n-1) + r * X(n : * X(n)
Note:	1h15 500	rce program is the generic version; 1/0 configuration has	•		SACH	VAR	
		set up. User has to modify the main routine for specific			SHCH	A HEL	; Store VAR(n)
	applicat	108.	*	сети	INATE THE SI	CNAL V	
				COLL	INFIE INC SI	UNHL T	
Initia	l conditi		-		CNFP		: Configure BO as program memory
		atus bit should be equal to 01.			MPYK	0	; Clear the P register
		tatus bit should be set to 1.			LAC	ONE, 15	
		urrent DP (data memory page pointer) should be page 0.			LRLK	AR3, XN	; Using rounding
		memory ONE should be 1.	FIR		RPTK	ORDER-1	; Point to the oldest sample
		memory U should be 327.	114		MACD	WN+OfdOOh. #-	; Repeat N times
	6) Data	memory VAR should be initialized to 07fffh.			CNFD	WNTOF GOON, **	; Estimate Y(n)
					APAC		; Configure BO as data memory
		Chen, Chein-Chung February, 1989				v	O
					SACH	Y	; Store the filter output
******	********	*****************************	*				
			*	COMP	PUTE THE ERR	IOR .	
DEFINE	PARAMETE	RS	*				
					NEG		; ACC = $-Y(n)$
DER:	.equ	64			ADDH	D	
IFT:	.equ	7			SACH	err	; ERR(n) = D(n) - Y(n)
GEO:	.equ	0	¥				
			*	upda	ATE THE WEIG	hts	
DEFINE	ADDRESSE	s of Buffer and Coefficients	*				
					LT	ERR	T = ERR(n)
0:	.usect	"buffer",ORDER-1			MPY	U	P = U + ERR(n)
N:	.usect	"buffer",1			PAC		
4:	.usect	"coeffs", ORDER			add	ONE, 15	; Round the result
•-			*				
RESERV	F ADDRESS	es for parameters	+	NORM	VALIZE CONVE	RGE FACTOR	
INC. OCH V			. *				
		"parameters", 1			ABS		; Make dividend positive
	.usect	······			RPTK	14	; Repeat 15 times
+)t	.usect	, , -			rptk Subc	14 VAR	; Repeat 15 times ; Perform U * ¦ERR(n)¦ / VAR

Appendix D1. Transversal Structure with Normalized LMS Algorithm Using the TMS320C25

254

BBZ	NEXT	
NEG		; ERRF = - U * ;ERR(n); / VAR
SACL	ERRF	; Store ERRF
LARK	AR1, ORDER-1	; Set up counter
LRLK	AR2, IN	; Point to the coefficients
LRLK	AR3, XN+1	; Point to the data samples
LT	ERRF	; T register = U * ERR(n)
MPY	*-, AR2	P = U * ERR(n) * X(n-k)
ZALR	*, AR3	: Load ACCH with A(k,n) & round
MPYA	*-, AR2	W(k,n+1) = W(k,n) + P
		P = U * ERR(n) * X(n-k)
SACH	*+,0,AR1	Store W(k,n+1)
BANZ	ADAPT, +-, AR2	
.end		
	NEG SACL LARK LRLK LRLK LT MPY ZALR MPYA SACH BANZ	NEG SACL ERRF LARK AR1, ORDER-1 LRLK AR2, NN+1 LRLK AR3, NN+1 LT ERRF MPY +-, AR2 ZALR +, AR3 MPYA +-, AR2 SACH ++, 0, AR1 BANZ ADAPT, +-, AR2

*******	********	***************	******	•	ESTIN	ATE THE PO	MER OF THE INPUT	SIGNAL
-	- Adantiv	e transversal filte	r with Normalized LMS algorithm	•		MPYF	R6, R6	; R6 = ×2
* 1160		he TMS320C30	a with Normalized Listergorithm			MPYF	er_1.86	R6 = (1-r) + x2
-	using th					LDF	êr,R3	,
	orith a:					MPYF	evar R3	: R3 = r * var(n-1)
*								,
	63			+	COMPU	E FILTER	OUTPUT y(n)	
¥		w(k)*x(n-k) k=0,1,	263	•				
+	k=0		, , ,			LDF	0.0.R2	R2 = 0.0
							•	
	var(n) = ri	war(n-1) + (1-r)#x	(n)#x(n)			MPYF3	+AR0++(1)%, +AR	1++(1)X,R1
*					11	ADDF	R6,R3	
+	e(n) = d(n)) - y(n)				STF	R3, Evar	; Restore var(n)
+						RPTS	order-2	
÷	w(k) = w(k) + u#e(n)#x(n-k)/v	ar(n) k=0,1,2,63	*				
÷						MPYF3	*AR0++(1)%, *AR	1++(1)%,R1
÷	Where we u	se filter order = 6	4 and mu = 0.01.		11	ADDF3	R1,R2,R2	; y(n) = w[].x[]
*						ADDF	R1,R2	; Include last result
÷ .		Chen, Chein-Chung	March, 1989	*				
*				+	COMPUT	re error s	IGNAL e(n)	
*******		*****	*********	+				
	.copy	"adapfltr.int"				SUBF	R2, R7	; e(n) = d(n) - y(n)
		*****	******	*				
		TIVE FILTER		+	OUTPU	[y(n)AND	e(n) SIGNALS	
		************		*				
order	.set	64	; Filter order			STF	R2, #AR7	; Send out y(n)
BU.	.set	0.01	; Step size		1	STF	R7, ++AR7(1)	; Send out e(n)
power	.set	1.0	; Input signal power	+				
alpha	.set	0.996	1.0 -1-1-	•	UPDATE	E HEIGHTS	w(n)	
alphai *	.set	0.004	; 1.0 - alpha	*				• · · · · ·
-	14 175 001	iters and arrays				PUSHF	R3	; Compute 1/var(n)
* 1011	INCITE FOR	TERS HIND HINATS				POP	R2	; var(n) = a # 2e
•	. text					ASH	-24,R2	
begin	. text	\$				NEGI	R2	New we have 2 1
regin	LDI	ø order.BK	: Set up circular buffer			SUBI	1,R2 24.R2	; Now we have 2-e-1
	LDP	exn_addr	; Set data page			ASH	24, H2 R2	
	LDI	Exn_addr AR0	: Set pointer for x[]			push Popf	R2 R2	: Now R2 = x[0] = 1.0 + 2-e-1.
	LDI	Ewn_addr, AR1	; Set pointer for w[]			rurr	n4	; now n2 = xLOJ = 1.0 + 2-e-1.
	LDF	0.0.R0	: R0 = 0.0	•		MPYF	R2, R3, R0	: R0 = v + ×[0]
	RPTS	order-1	,			SUBRE	2.0.80	$R_0 = 2.0 - v + x[0]$
	STF	R0, #AR0++(1)%	; x[] = 0			MPYF	2.0,R0 R0,R2	$R_{2} = 2.0 - v + 2.0$ $R_{2} = 2.0 - v + 2.0$ $R_{2} = 2.0 - v + 2.0$
	11 STF	R0, +AR1++(1)%	; w[] = 0			AT I	n v, n z	; nz - x111 - x101 + (2.0 - V + X101)
	LDI	Ein_addr, AR6	; Set pointer for input ports	*		MPYF	R2, R3, R0	: R0 = v * x[1]
		Bout_addr, AR7	; Set pointer for output ports			SUBRE	2.0.80	$r_{\rm r} = 2.0 - v = x[1]$
			, , , ,			MPYF	2.0,R0 R0,R2	$R_{2} = x[2] = x[1] + (2.0 - v + x[1])$
input:						14.11	nv, nz	1 ME - ALLS - ALLS + 1240 V + ALLS
	LDF	+AR6, R7	; Input d(n)	•		MPYE	R2, R3, R0	: R0 = v + x[2]
	II LDF	#+AR6(1),R6	; Input x(n)			SUBRE	2.0.R0	R0 = 2.0 - v = x[2]
	STF	R6, #ARO	; Insert x(n) to buffer			MPYF	R0, R2	$R_2 = x[3] = x[2] + (2.0 - v + x[2])$
		•	•	•			,	,
				-		MPYF	R2, R3, R0	: R0 = v * x[3]
								,

Appendix D2. Algorithm Using the TMS320C30 Transversal Structure with Normalized LMS

```
        R
        = (0)
        = (0)

        R
        = (0)
        = (0)
        = (0)

; R0 = 2.0 - v + x[3]
; R2 = x[4] = x[3] + (2.0 - v + x[3])
; This minuizes error in the LSBs.
                                            R0 = v + x(4) = 1.0.01.. => 1
R0 = 1.0 - v + x(4) =
0.01.01... => 0
R0 = x(4) + (1.0 - v + x(4))
x(5) = x(4) + (1.0 - v + x(4))
x(5) = x(4) = (1.0 - v + x(4))
y = y(5)
                                                                                                                                                                                                                                                    ; Delay branch
; Store wi(n+1)
                                                                                                                                                                                                                                                                                   : Update last w
                                                                                                                                                                                 LPS
+#R0++(1)%,R7,R1
+#R1,R1,R2
-F2,+#R1++(1)%
+#R1,R1,R2
+#R1,R1,R2
                                                                                                                                                           HR0++(1)1,R7,R1
                                                                                                                                                                                                                                                      ınput
R2,⇔ARI++(1)%
•ARI,R1,R2
R2,+AR1++(1)%
                                                                                                                                                                                                                                                                                                                                 buffer order
coeffs order
                                                                                                                                                                                                                                                                                                            AND VARIABLES
                                                                                                                                                                         order-3, RC
                                                                                                                                                                                                                                                                                                                                                        vers', 1
soutoon
8, in-addr
                                            R2, R3, R0
1.0, R0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 804002h
 8.07
8.02
                                                                            ୟ ୫.ସ
୫.ସ.୫.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   eu
elpha
alphal
                                                                                                                                       RU, R7

    DEFINE CONSTANTS

                                                                                                                                                                                                                                                                                                                                 NEVE
NEVES
NEVES
STF
STF
STF
STF
STF
STF
STF
STF
STF
 ::
                                                                                                                                                                                                                                                                                                                                 xn
wn
wn
out_addr
out_addr
wn_addr
var
var
r_l
c.nit
                                                                                                                                                                                                                    ŝ
                                                                                                                  . .
                                                                    .
```

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

	.title	'TSE25'		ERR:	. 456	ect "parameters",	
*********		*****	***************	ONE:			
*				UNC.	. 454		
	• Adaptiv	e Filter Using Transversal Stru	cture	-			
* 13623		n-Error LMS Algorithm ,Looped C		ERRF			
:	and Sta	in-Error Eris Highrichin , Looped C	ode	NEGH			
-						****************	
* Algor	LTD B F			ŧ		e adaptive filter	
+				****		*****************	
•	63				.te	×t	
* y(k)*x(n−k) k=0,1,2,,63		*			
*	k=0			*	ESTIMATE TH	HE SIGNAL Y	
+				*			
* e(n) = d(n) -	y(n) -			LAR	P AR3	
÷					CNEF	,	; Configure BO as program memory
+ Fo	k = 0, 1, 2				MPY	< 0	; Clear the P register
*	w(k) =	w(k) + u*x(n-k) if e(n) >= 0			LAC	ONE, 15	: Using rounding
	u(k) = 1	w(k) - u≢x(n-k) if e(n) < 0			LRU		: Point to the oldest sample
*				FIR	RPTH		: Repeat N times
- + Wh	ere we use	filter order = 64 and mu = 0.01		110	MACI		; Estimate Y(n)
			-		CNFI		; Configure BO as data memory
	This source	e program is the generic versio	n: I/O configuration has		APAC		; configure to as data memory
		et up. User has to modify the m			SACH		; Store the filter output
	applicatio		an routine for specific		Jinci		; store the filter output
	appricatio					SIGN OF ERROR	
-	ial conditi				UNEUK INE :	DION OF ERROR	
* 1011		us bit should be equal to Ol.		*	LT	U	T
•					NEG	U	; T register = U
•		tus bit should be set to 1.					; ACC = $-Y(n)$
*		rent DP (data memory page point	er) should be page U.		ADDH		; ACC = $D(n) - Y(n)$
+		mory ONE should be 1.			BGE 2		
*		mory U should be 327.			LT	NEGMU	; T register = -U
•	6) Data me	mory NEGMU should be -327.		+			
*				+	update the	WEIGHTS	
+	C	hen, Chein-Chung February, 198	9	•			
+				NEXT	LARK		; Set up counter
********	**********	******************************			LRUK		; Point to the coefficients
*					LRLK		; Point to the data sample
+ DEFIN	e parameter	S			MPY		; P = U # X(n-k)
*				ADAP			; Load ACCH with W(k,n) & round
ORDER:	.equ	64			MPYA	• *−,AR2	; W(k, n+1) = W(k, n) + P
PAGE0:	.egu	0		+			; P = U * X(n-k)
*	•				SACH	+ ++,0,AR1	; Store W(k,n+1)
+ DEFIN	e addresses	of Buffer and Coefficients			BANZ	ADAPT, +-, AR2	
+				¥			
X0:	.usect	"buffer",ORDER-1		FINI	SH .end	1	
XN:	.usect	"buffer",1					
ille:	.usect	"coeffs", ORDER					
*							
	F ANNECCE	s for parameters					
* NEGEN	AL MODINE JOE	o ron retractiono					
* D:	.usect	"parameters",1					
U: Y:	.usect	"parameters",1 "parameters",1					
1.	.usect	parameters ,1					

*******	*******	*********	************************
* - TOFO			an with Give France 199
		ing the TMS320C30	er with Sign-Error LMS
* e: *	gorith a us	ing the moszocou	
	orith m:		
*			
÷	63	1	
ŧ	y(n) = SUP	w(k)*x(n−k) k=0,1,	2, , 63
•	k=()	
¥			
	e(n) = d(r	i) - y(n)	
¥			
	for k=0,1,		
		:) + u*x(n-k) if e(n	
+ : +	A(K) = A()	:) - u#x(n-k) if e(n	1 C 0.0
	Libono via v	se filter order = 6	1 and av = 0.01
*		ise filiter ofder - o	
*		Chen, Chein-Chung	Harch. 1989
¥			
*******	********	*****	**********
		"adapf)tr.int"	
	• copy	auguitti ethe	
*******		**************	********
	********		**************************************
* PE	RFORM ADAF	TIVE FILTER	
* PE ******** order	RFORM ADAF	TIVE FILTER	
* PE ******** order mu	rform adap	TIVE FILTER	
* PE ******** order nau *	RFORM ADAF	4 0.01	
* PE ******** order mu * * INIT	RFORM ADAF	TIVE FILTER	
* PE ******** order mu * * INIT	RFORM ADAF	4 0.01	
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALIZE POI .text	tive filter 64 0.01 NTERS and Arrays	
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALIZE POI .text .set	TIVE FILTER 64 0.01 NTERS AND ARRAYS \$	•••••
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALIZE POI .text .set LDI	TYVE FILTER 64 0.01 NTERS AND ARRAYS \$ order, BK	::::::::::::::::::::::::::::::::::::::
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALIZE POI .text .set LDI LDP	TIVE FLITER 4 0.01 NTERS AND ARRAYS \$ order, BK &vn_addr	; Set up circular buffer ; Set data page
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALIZE POI .text .set LDI LDP LDI	TTVE FILTER 64 0.01 NTERS AND ARRAYS \$ order,BK @xn_addr @xn_addr,AR0	: Set up circular buffer ; Set data page ; Set pointer for x[]
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set .text .bI LDI LDP LDI LDI	11VE FILTER 64 0.01 NTERS AND ARRAYS \$ order, BK exn.addr exn.addr, AR0 Ewn.addr, AR1	; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[]
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALIZE POI .text .set LDI LDP LDI LDI LDI LDI LDI	TIVE FILTER 4 0.01 NTERS AND ARRAYS s order, BK exn.addr exn.addr exn.addr, ARO exn.addr, ARO	: Set up circular buffer ; Set data page ; Set pointer for x[]
* PE ******** order mu * * * INIT *	RFORM ADAF .set .set IALJZE POJ .text .set LDI LDP LDI LDI LDF RPTS	TTVE FILTER 44 0.01 NTERS AND ARRAYS s order, BK exn.addr exn.addr exn.addr, AR0 ewn.addr, AR1 0.0, R0 order-1	; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; RO = 0.0
* PE ******** order # * * INIT *	RFORM ADAF .set .set IALIZE POJ .text .bl LDI LDI LDI LDI LDI LDI STF	**************************************	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0</pre>
* PE ******** order # * * INIT *	RFORM ADAF .set .set IALJZE POJ .text .set LDI LDP LDI LDI LDF RPTS	TTVE FILTER 44 0.01 NTERS AND ARRAYS s order, BK exn.addr exn.addr exn.addr, AR0 ewn.addr, AR1 0.0, R0 order-1	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0</pre>
* PE ******** order # * * INIT *	RFORM ADAF .set .set IALIZE POI .text .set LDI LDI LDI LDI LDF RPTS STF !! STF	**************************************	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0</pre>
* PE ******** order # * * INIT *	RFORM ADAF .set .set .text LDI LDP LDI LDF RPTS STF LDI	11/VE FILTER 44 0.01 NTERS AND ARRAYS s order, BK exn_addr exn_addr, ARO ewn_addr, ARO	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Ret pointer for w[] ; Ret pointer for w[] ; R[] = 0 ; w[] = 0 ; Set pointer for input ports</pre>
* PE ******** order # * * INIT *	RFORM ADAF Set .set .set IALIZE POI .text .set LDP LDI LDI LDI LDI LDI LDI LDI LDI	**************************************	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0 ; w[] = 0 ; Set pointer for input ports ; Set pointer for output ports</pre>
* PE ******** order # * * INIT *	RFORM ADA RFORM ADA .set .set .set IAL JZE POJ .text .bl LDP LDI LDF RPTS STF .STF LDI LDI LDI LDI LDI LDI LDI LDI	**************************************	<pre>: Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0 ; Set pointer for input ports ; Set pointer for output ports ; R4 = mu</pre>
<pre># PEJ ******** order mu * * * * begin *</pre>	RFORM ADA RFORM ADA .set .set .set IAL JZE POJ .text .bl LDP LDI LDF RPTS STF .STF LDI LDI LDI LDI LDI LDI LDI LDI	**************************************	<pre>: Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0 ; Set pointer for input ports ; Set pointer for output ports ; R4 = mu</pre>
<pre># PEJ ####################################</pre>	AFFORM ADAF AFFORM ADAF Set Set IALIZE POI .text LDI LDI LDI LDI LDI LDI LDI LDI	**************************************	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0 ; Set pointer for input ports ; Set pointer for output ports ; R4 = mu ; R5 = mu ; Input d(n)</pre>
<pre># PEJ ####################################</pre>	RFORM ADAM RFORM ADAM .set .set .set LDI LDI LDI LDI LDF STF LDI LDF LDF LDF LDF LDF	**************************************	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0 ; w[] = 0 ; Set pointer for input ports ; Set pointer for output ports ; R4 = mu ; R5 = mu ; Input d(n) ; Input x(n)</pre>
<pre># PEJ ####################################</pre>	AFFORM ADAF AFFORM ADAF Set Set IALIZE POI .text LDI LDI LDI LDI LDI LDI LDI LDI	**************************************	<pre>; Set up circular buffer ; Set data page ; Set pointer for x[] ; Set pointer for w[] ; R0 = 0.0 ; x[] = 0 ; w[] = 0 ; Set pointer for input ports ; Set pointer for output ports ; R4 = mu ; R5 = mu ; Input d(n)</pre>

*	COMPUTE	FILTER OU	IPUI y(n)	
*				
		LDF	0.0,R2 II	; $R2 = 0.0$
¥				
		HPYF3	#ARO++(1)%, #AR1++	·(1)Z,R1
		RPTS	order-2	
		MPYF3	#AR0++(1)%, #AR1++	·(1)%,R1
¥				
	11	ADDF3	R1, R2, R21111	y(n) = w[].x[]
		ADDF	R1,R2	; Include last result
*				
٠	COMPUTE	ERROR SIG	NAL e(n)	
		SUBF	R2, R7	e(n) = d(n) - y(n)
* -			····	, can dan yan
*	олтрит		(n) SIGNALS	
÷	001101	y(ii) mube	117 3100023	
*		STF	00 +407	Cond autouta)
			R2, +AR7	; Send out y(n)
	11	STF	R7, ++AR7(1)	; Send out e(n)
*				
*	UPDATE	WEIGHTS w(n)	
*				
		ASH	-31,R7	; Get Sign[e(n)]
		XOR3	R4, R7, R5	; R5 = S[e(n)] * u
		MPYF3	*AR0++(1)%, R5, R1	; R1 = S[e(n)] # u # $x(n)$
		LDI	order-3,RC	; Initialize repeat counter
		RPTB	SELMS	; Do i = 0, N-3
		MPYF3	*AR0++(1)%,R5,R1	; R1 = S[e(n)] * u * x(n-i-1)
	11	ADDF3	*AR1,R1,R2	: R2 = wi(n) + S[e(n)] + u + x(n-i)
SELI	HS	STF	R2, #AR1++(1)%	; wi(n+1) = wi(n) + S[e(n)]*u*x(n-i)
		MPYF3	*AR0, R5, R1	: For i = N - 2
	11	ADDF3	+AR1, R1, R2	,
		BD	input	; Delay branch
		STF	R2, +AR1++(1)%	; wi(n+1) = wi(n) + S[e(n)]#u#x(n-i)
		ADDF3	*AR1,R1,R2	; er(m) // = er(m/ / Ste(m/)-d-A(m //
		STF		Indaha lash u
		515	R2, +AR1++(1)%	; Update last w
*	DECTN	CONSTANTS		
*	DEFINE	COMPLIANTS		
-			Hhuffeel and -	
XN		.usect	"buffer", order	
WA .		.usect	"coeffs",order	
	addr	.usect	vars 1	
	addr	.usect	"vars",1	
	addr	.usect	"vars",1	
	addr	.usect	"vars",1	
u		.usect	"vars",1	
cini	it	.sect	".cinit"	
		.word	5, in_addr	
		.word	0804000h	
		.word	0804002h	
		.word	xn	
		.word	wn	
		.float		

.end

		.title	'T\$\$25'						
				****	ONE:		.usect	"parameters",1	
÷					U:		.usect	"parameters",1	
	TSS :	Adaptive	Filter Using Transversal Structure		ERRE		.usect	"parameters",1	
*			Sign LMS Algorithm .Looped Code		++++	******		***********	
								PTIVE FILTER	
	Algorit	tha:							
							. text		
		63							
	vin		k)≢x(n∽k) k=0,1,2,,63		+	ESTIM	TE THE SI	CNAL V	
	<i>,</i> , , , , , , , , , , , , , , , , , ,	k=0	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			20110			
-					-		LARP	AR3	
-	e(n)) = d(n)	v(n) ~				CNEP		; Configure BO as program memory
-		• •••••	,				MPYK	0	; Clear the P register
2	For	k = 0, 1, 2	63				LAC	ONE, 15	: Using rounding
:	1.01		w(k) + u if e(n) = x(n-k) >= 0				LRLK	AR3, XN	; Point to the oldest sample
÷			w(k) - u if $e(n) * x(n-k) < 0$		FIR		RPTK	ORDER-1	; Repeat N times
		U (K) = 1					MACD	WN+OfdOOh +-	: Estimate Y(n)
:	Liber,		filter order = 64 and mu = 0.01.				CNFD		; Configure BO as data memory
-	WITCH	e ee use	The of the stand we show				APAC		, configure bo as data memory
÷	Note: 1	This sourc	e program is the generic version; I/O configu	ration has			SACH	Υ.	; Store the filter output
÷			et up. User has to modify the main routine f		¥			•	, otore the fifter output
2		applicatio		- spectruc		SET IP	THE POIN	TERS	
-									
÷	Initial	l conditio					LARK	AR1, ORDER-1	; Set up counter
			us bit should be equal to 01.				LRLK	AR2, WN	: Point to the coefficients
÷			tus bit should be set to 1.				LRLK	AR3, XN+1	; Point to the data sample
			rent DP (data memory page pointer) should be	page 0.	÷				,
			mory ONE should be 1.		ŧ	CHECK	THE SIGN	of Error	
*			mory U should be 327.		÷				
							NEG		
		C	hen, Chein-Chung February, 1989				addh	D	; ACC = $D(n) - Y(n)$
*			,,, ,, , ,, , , ,, , , ,, , , ,, , , ,, , , ,, , , ,, , , ,, , , ,, , ,, , ,, , ,, , ,, , ,, ,, ,, , ,, , ,				SACH	ERR	
***	*******	********	****************************		÷				
*					¥	UPDATE	THE WEIG	HTS	
÷	DEFINE	PARAMETER	S		¥				
¥					ADAPT	ſ	LAC	*-,0,AR2	; ACC = $X(n-k)$
ORD	ER:	.equ	64				XOR	err	; Get the sign of ERR(n) * X(n-k)
PAG	E0:	.equ	0				SACL	ERRF	; Store the sign
*		•					LAC	errf	; Get the sign with its sign extension
÷	DEFINE	ADDRESSES	OF BUFFER AND COEFFICIENTS				xork	MU, 15	; Get the convergent factor MU or -MU
*							add	*,15	; Update W(k)
XO:		.usect	"buffer",ORDER-1				SACH	*+,1,AR1	
XN:		.usect	"buffer",1				Banz	ADAPT, +-, AR3	
WN:		.usect	"coeffs", ORDER		ŧ				
					FINIS	H	.end		
	RESERVE	e addresse	s for parameters						
ŧ									
D:		.usect	"parameters",1						
Y:		.usect	"parameters",1						
ERR	:	.usect	"parameters",1						

••••••• •	*********	****				RPTS	order-2	
			an ainth Gine Cine 180			MPYF3	#AR0++(1)%, #AR1+	
			er with Sign-Sign LMS		11	addf3	R1,R2,R2	; y(n) = w[].x[]
*	algorit	hm using the TMS32	0030			addf	R1,R2	; Include last result
-	gorith n:			*	COMPUT	e error s	SIGNAL e(n) AND OUT	ſPUT y(n) AND ∉(n) SIGNALS
	63			*		SUBF	R2, R7	e(n) = d(n) - y(n)
+	v(n) = SUM	w(k)*x(n-k) k=0,1,3	263			STF	R2, #AR7	; Send out y(n)
+	k=0		_,,.			STF	R7, *+AR7(1)	; Send out e(n)
*								, send out ethi
•	e(n) = d(n)	- y(n)		*	UPDATE	WEIGHTS	w(n)	
÷	for k=0,1,2			•		ASH	-31.R7	: R7 = Sign[e(n)]
¥	u(k) = 1	u(k) + u, if x(n-k))#e(n) >= 0.0			XOR3	R0, R7, R5	; R5 = Sign[e(n)] * u
*	u (k) = (w(k) - u, if x(n-k))=e(n) < 0.0			LDF	#AR0++(1)%.R6	R6 = x(n)
						ASH	-31.R6	R6 = Sign[x(n-i)]
	Where we us	e filter order = 64	4 and mu = 0.01.			XOR3	R5, R6, R4	; R4 = Sign[x(n-i)]*Sign[e(n)] * u
*						ADDF3	*AR1.R4.R3	R3 = wi(n) + R4
ŧ		Chen, Chein-Chung	March, 1989				,	,
*			,			LDI	order-3.RC	: Initialize repeat counter
******	**********	******	******************			RPTR	SSLINS	; Do i = 0, N-3
	. CODY	"adapfitr.int"				LDF	#AR0++(1)%.R6	; Get next data
order	.set	64				STF	R3.+AR1++(1)%	; Update wi(n+1)
BU	.set	0.01				ASH	-31.R6	; Get the sign of data
*						XOR3	R5, R6, R4	: Decide the sign of u
+ INI	TIALIZE POIN	ters and arrays		SSL	MS	ADDF3	*AR1,R4,R3	R3 = wi(n) + R4
+								,
	. text					LDF	*AR0, R6	; Get last data
begin	.set				11	STF	R3, +AR1++(1)%	: Update wN-2(n+1)
-	LDI	order,BK	; Set up circular buffer			ASH	-31,R6	; Get the sign of data
	LDP	exn_addr	; Set data page			BD	input	; Delay branch
	נסו	Exn_addr, ARO	; Set pointer for x[]			XOR3	R5, R6, R4	; Decide the sign of u
	LDI	Ewn_addr, AR1	; Set pointer for w[]			ADDF3	*AR1,R4,R3	; Compute wN-1(n+1)
	LDF	eu, RO	; R0 = mu			STF	R3, #AR1++(1)%	; Store last w(n+1)
	LDF	€u,R4	; R4 = mu	*				
	LDF	êu, R5	; R5 = mu	*	DEFINE	CONSTANT	rs	
	LDF	0.0,R0	; RO = 0.0	•				
	RPTS	order-1		×n		.usect	"buffer",order	
	STF	R0, #AR0++(1)%	; x[] = 0	W0		.usect	"coeffs",order	
	II STF	R0, #AR1++(1)%	; w[] = 0	in	addr	.usect	"vars",1	
	LDI	@in_addr,AR6	; Set pointer for input ports		_addr	.usect	"vars",1	
	LDI	Cout_addr, AR7	; Set pointer for output ports		addr	.usect	"vars",1	
input:				WD	addr	.usect	"vars",1	
	LDF	*AR6, R7	; Input d(n)	u		.usect	"vars", 1	
	II LOF	#+AR6(1),R6	; Input x(n)	cin	it	.sect	".cinit"	
	STF	R6, #ARO	; Insert x(n) to buffer			.word	5, in_addr	
* [`]						.word	0804000h	
+ 00	NPUTE FILTER	OUTPUT y(n)				.word	0804002h	
*						word	xn	
	LDF	0.0,R2	; R2 = 0.0			.word	wn	
*						.float	R U	
	MPYF3	*AR0++(1)%, *AR1+	++(1)%.R1	.en	d			
			•					

	.title	′π.25′	U: ERRF:	.usect .usect	"parameters",1 "parameters",1	
**********	*******	***************************************			"parameters",1	
11.25 1	Adaptiv	e Filter Using Transversal Structure			APTIVE FILTER	
1223 -		aky-LMS Algorithm, Looped Code			******	
		aky the might that, to be a over		.text		
Algorith	ha:		*			
			* ES	TINATE THE S	IGNAL Y	
	63		÷			
y(n)	= SUM w	(k)*x(n-k) k=0,1,2,,63		LARP	AR3	
	k=0			CNFP		; Configure BO as program memo
				NPYK	0	; Clear the P register
e(n)	= d(n)	- y(n)		LAC	ONE, 15	; Using rounding
				LRLK	AR3, XN	; Point to the oldest sample
w(k)	= v##{k) + u = (n) = x(n-k) = 0, 1, 2, 63	FIR	RPTK	ORDER-1	; Repeat N times
				NACD	WN+Ofd00h,*-	; Estimate Y(n)
Where	e we use	filter order = 64 and mu = 0.01.		CNFD		; Configure BO as data memory
N. 4. 4 TI		is the exercise consists. 1/0 configuration has		apac Sach	Y	Chan the Gilber subsub
		ce program is the generic version; I/O configuration has set up. User has to modify the main routine for specific		SHUT	T	; Store the filter output
	ot oeen pplicati		-	PUTE THE ER	onp	
e,	ppricati	011.	* 00		nun	
Initial	conditi	op:		NEG		ACC = -Y(n)
		tus bit should be equal to 01.		ADDH	۵	, 100 - 1117
		atus bit should be set to 1.		SACH	ERR	ERR(n) = D(n) - Y(n)
		rrent DP (data memory page pointer) should be page 0.	*			,
		emory ONE should be 1.	* UPI	DATE THE WEI	GHTS	
5) Data m	emory U should be 327.	*			
				LT	ERR	T = ERR(n)
	1	Chen, Chein-Chung February, 1989		MPY	U	; P = U * ERR(n)
				PAC		
**********	*******	*************************		ADD	ONE, 15	; Round the result
				SACH	ERRF	; ERRF = U * ERR(n)
DEFINE	PARAMETE	RS	*			
				Lark	AR1, ORDER-1	; Set up counter
	.equ	64		LRLK	AR2, WN	; Point to the coefficients
	.equ	7		LRLK	AR3, XN+1	; Point to the data sample
GEO:	.equ	0		LT	ERRF	; T register = U * ERR(n)
DET INC.		s of Buffer and Coefficients		MPY	*-, AR2	P = U * ERR(n) * X(n-k)
DCL THC 1	HUURESSE	S OF BUFFER HRB COEFFICIENTS	ADAPT	ZALR	*, AR3	; Load ACCH with A(k,n) & roun
):	.usect	"buffer",ORDER-1	*	MPYA	+-, A R2	W(k,n+1) = W(k,n) + P $P = U + ERR(n) + X(n-k)$
	.usect	"buffer",1	, *	SUB	*.LEAKY	P = 0 + Enor(n) + X(n-k) : ACC = R + W(k,n) + P
	.usect	"coeffs", ORDER		SACH	*,LEHK1 *+,0,AR1	; Store W(k,n+1)
				BANZ	ADAPT. + AR2	; GLUTE WIR, ITT
RESERVE	ADDRESS	es for parameters	*	LANCE		
			FINISH	.end		
	.usect	"parameters",1	. 14104			
	.usect	"parameters",1				
RR: .	.usect	"parameters",1				
NE: .	.usect	"parameters",1				

	- Adaptive		r with Leaky LMS algorithm			11	addf3 Addf	R1,R2,R2 R1,R2	; y(n) = w[].x[] ; include last result
	using th	e 185320030		¥					
	rith m :			*	CO	MPUT	e error si	(GNAL e(n) AND OUT	PUT y(n) AND e(n) SIGNALS
Higo	1 1 1 1 1			*			0.05	~ ~ ~	
	63						SUBF	R2,R7	; e(n) = d(n) - y(n)
		w(k)*x(n-k) k=0,1,3	2 43				STF	R2, #AR7	; Send out y(n)
,	· k=0		.,,			11	STF	R7,*+AR7(1)	; Send out e(n)
	KV			*					
	(n) = d(n)	- v(n)		+	UP	DATE	WEIGHTS N	(1)	
	·/// •••//	,,		•			HOVE	A D7	D7 - (1) - (1)
ki.	(k) = r#w(k) + u*e(n)*x(n-k)	k=0 1 2 63				MPYF	€u_r,R7	; $R7 = e(n) + u/r$
•		K/ · 4-21//-A1// K/	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				MPYF3		; R1 = $e(n) + u + x(n)/r$
u	here we us	e filter order = A	4, r = 0.995 and mu = 0.01.				MPYF3		; $R1 = e(n) + u + x(n-1)/r$
							ADDF3	*AR1,R1,R2	R2 = w0(n) + e(n) + u + x(n)/r
		Chen, Chein-Chung	March 1989				LDI	order-4,RC	; Initialize repeat counter
		oner oner					RPTB	LLMS	; Do i = 0, N-4
******	*******	***************	*****				HPYF3	*AR2, R2, R0	; R0 = $r * wi(n) + e(n) * u * x(n-i)$
	.Copy	"adapfltr.int"				11	ADDF3	#+AR1(1),R1,R2	; $R2 = wi+1(n) + e(n)*u*x(n-i-1)$
******		***********	*******	LLM	S		MPYF3		; $R1 = e(n)*u*x(n-i-2)/r$
		IVE FILTER	· · ·			11	STF	R0, #AR1++(1)%	; store wi(n+1)
		**************	********				MPYF3	*AR2, R2, R0	; R0 = r*wN-3(n) + e(n)*u*x(n-N+3
der	.set	64				11	ADDF3	*+AR1(1),R1,R2	$R_2 = wN-2(n) + e(n)*u*x(n-N+2)$
_leaky	.set	0.01005	; mu / leaky				MPYF3	+ARO, R7, R1	; R1 = e(n)#u#x(n-N+1)/r
aky	.set	0.995	; mu / reaky			11	STF	R0, #AR1++(1)%	; Store wN- 3(n+1)
any	. Jet	0.775					BD	input	; Delay branch
TNIT		nters and arrays					MPYF3	*AR2,R2,R0	; RO = r*wi(n) + e(n)*u*x(n-N+2)
INIT	INCITE FOR	NICKS HILD HINKIIS				11	ADDF3	*+AR1(1),R1,R2	; R2 = wN-1(n) + e(n) *u*x(n-N+1)/
	. text						MPYF3	*AR2,R2,R0	; RO = r*wi(n) + e(n)*u*x(n-N+1)
gin	.set	\$				11	STF	R0, *AR1++(1)%	; Store wN-2(n+1)
910		order,BK	; Set up circular buffer				STF	R0, #AR1++(1)%	; Update last w
	LDP	exn_addrm	; Set data page	+					
	LDI	exn_addr, ARO	; Set pointer for x[]	+	DEI	FINE	CONSTANTS	;	
	LDI	Ewn_addr, AR1	; Set pointer for w[]	+					
	LDI	er_addr.AR2	; Set pointer for r	xn			.usect	"buffer",order	
	LDF	0.0,R0	: R0 = 0.0	WD.			.usect	"coeffs",order	
	RPTS	order-1	, 10 010	in_	addr		.usect	"vars",1	
	STF	R0, #AR0++(1)%	: x[] = 0		_add		.usect	"vars",1	
	I STF	R0, #AR1++(1)%	; w[] = 0	×n_	addr		.usect	"vars",1	
	LDI	@in_addr,AR6	: Set pointer for input ports	WA_	addr.		.usect	"vars",1	
	LDI	Cout_addr, AR7	: Set pointer for output ports	u_r			.usect	"vars",1	
put:	101	2001.20001,HK/	, our pointer for output ports	r			.usect	"vars",1	
	LDF	*AR6,R7	: Input d(n)	r_a	ddr		.usect	"vars",1	
	LDF	*+++++++++++++++++++++++++++++++++++++	: Input v(n)	cin	it		.sect	".cinit"	
,	STF	R6, *ARO	; Insert x(n) to buffer				.word	7,in_addr	
	311		, many start to parter				.word	0804000h	
COMP	INF FILTER	OUTPUT y(n)					.word	0804002h	
com	OUC FILIER	condition your					.word	×n	
	LDF	0.0,R2	: R2 = 0.0				.word	wn	
	LUF	0.0,62	; 0.0				.float	mu_leaky	
							.float	leaky	
	MPYF3	*AR0++(1)%,*AR1	++(1)Z,R1				.word	r	
	RPTS	order-2					.end		
	MPYF3	#ARO++(1)%, *AR1-	++(1)Z,R1						

.title 'BLMS'		.text		
***************************************	LMS	LARP	AR3	; Set current register
		SAR	AR1, SAVE1	; Save register AR1
BLMS : Adaptive Filter subroutine using Transversal Structure		SAR	AR2, SAVE2	: Save register AR2
and LMS Algorithm, Looped Code		SAR	AR3, SAVE3	: Save register AR3
		ONEP		; Configure BO as program me
Algorith a:		MPYK	0	; Clear the P register
		LAC	ONE, 15	: Using rounding
N-1		LRLK	AR3, XN	; Point to the oldest sample
y(n) = SUM w(k) * x(n-k) k=0, 1, 2,, N-1	FIR	RPTK	ORDER-1	: Repeat N times
y(n) = 30m w(k) = x(n=k) = x=0,1,2,,n=1 k=0	· •···	NACD	WN+OfdOOh. +-	: Estimate Y(n)
k=0		CNED		; Configure BO as data memor
		APAC		; configure bo as data menor
e(n) = d(n) - y(n)			v	Character dillar autout
		SACH	Y	; Store the filter output
w(k) = w(k) + u = (n) = x(n-k) k = 0, 1, 2,, N-1	*			
		vte the ef	ROR	
Where we use filter order = N	*			
		NEG		; ACC = $-Y(n)$
Note: This subroutine performs Adaptive Filter using the LMS Algorithm.		addh	D	
There are some initial conditions to meet before calling it.		SACH	ERR	; ERR(n) = D(n) - Y(n)
	*			
Initial conditions:	* upda	TE THE WEI	GHTS	
1) Data memory ONE should be equal to 1.	+			
2) Data memory U should be equal to MU (Q15 format).		LT	ERR	; T = ERR(n)
3) PM status bit should be equal to 01.		MPY	U	: P = U + ERR(n)
4) SXM status bit should be set to logic 1.		PAC		
5) OVH status bit should be set to 1.		ADD	ONE, 15	; round the result
6) The current DP (data memory page pointer) should be page 0.		SACH	ERRF	ERRF = U + ERR(n)
of the current of thata memory page pointer, should be page of	+			,
A) The same and an ilian assister will be A02		LARK	AR1, ORDER-1	: Set up counter
p.s. 1) The return current auxiliary register will be AR2.		LRLK	AR2, WN	Point to the coefficients
AR1 AR3 have been used in this subroutine.		LRLK	AR3, XN+1	; Point to the data sample
		LT	ERRF	; T register = U * ERR(n)
Chen, Chein-Chung February, 1989		MPY	±~. AR2	P = U * ERR(n) * X(n-k)
	ADAPT	ZALR		
***************************************	HUHFT		*, AR3	; Load ACCH with A(k,n) & re
		MPYA		; W(k,n+1) = W(k,n) + P
DEFINE AND REFER SYMBOLS	+			P = U * ERR(n) * X(n-k)
		SACH	*+,0,AR1	; Store W(k,n+1)
.global LMS, ORDER, U, D, ONE, Y, ERR, XN, WN		BANZ	ADAPT, +-, AR2	
	+			
RESERVE ADDRESS FOR PARAMETER		LAR	AR1, SAVE1	; Restore register AR1
		Lar	AR2, SAVE2	; Restore register AR2
E1: .usect "parameters",1		LAR	AR3, SAVE3	; Restore register AR3
E2: .usect "parameters",1	÷			
E3: .usect "parameters",1	FINISH RE	л		
F: .usect "parameters",1	+			
		.end		
PERFORM THE ADAPTIVE FILTER				

Appendix H1. LMS Algorithm Using the TMS320C25 Assembly Subroutine of Transversal Structure with Appendix H2. Linker Command File for Assembly Main Program Calling a TMS320C25 Adaptive LMS Transversal Filter Subroutine

/*************************************	/интиристичного полного полного полного полного полного полного полного и и полного полного полного полного по Как да так Сила, с Полномот Батек Боро и так так о тикеровся колстина и вокороми	1
	contract file 1988 1989 Tevas Instruments Incoronated	
	contraction account account account and account of the	; 7
/* Usage:	dspink Goby files) -o Gout file> -m Gmap file> c.cmd	;
•/		¥
.* Description:	This file is a sample command file that can be used	÷
•	for linking the TMS320025 assembly programs; use it as a	•
۰.	guideline. You may want to change the allocation	
•	scheme according to the size of the program and the	÷
	eemory configuration of your TMS320C25.	¥
		¥
/* Motes:	REPORT SPECIFICALIUM	::
	Block BO is configured as data memory (CMFD) and	
	MP/MC- = 1 (microprocessor mode). Data memory locations	•
•	6h3Fh and 80h1FFh are not configured.	;
·····	/*************************************	Ŧ
MEMORY		
PAGE 0 : Ints	= utôtuo :	÷
ž	Ext_Prog : origin = 020h, length = 0FEEDh	
PAGE 1 : Regs	: origin = Oh, length =	•
1910	Biock_B2 : origin = 0600, i∉ngth = 0200 Tet R0M : criste = 02005 henneth = 01005 /4 B0	
	1	
13	* 011g1n = 0400h, length = 0FC00h	
/		Ŧ
/* SECTIONS ALLOCATION	CATION	23
SECTIONS		;
vectors :	PAGE 0 /+	
.text :	Ext_Prog PAGE 0 /+	¥
parameters:	2 PAGE 1 /+	÷
coeffs :	Int_Ren PAGE 1 /* Block	÷
butter : hee :	()> Int_MANTIPHAGE I /# Block Bl ()> Eve thete PANE I /# Glockel WADE CTANY HEAD	
• • • • •	THOLI /* GIODAL VHNO, SJHUK,	2

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

266	¥	the initial ter Prog dule perf Allocations Performs ".const"	tial boot routine f grams. forms the following es and initializes s auto-initializati " data from ROM to	the system stack. on, which copies section DATA RAM.	# done: BR	STI LDI LDI BNZD LDI LDI SUBI	R0,*AR1++ *AR0++,R0 R0,R1 do_init *AR0++,AR *AR0++,R0 1,R1	; Move next count into R1 ; If there is more, repeat ; Get next dest address ; Get next first word ; Count — 1
m	₽ 31 ₽	Prepare	to start the user'	s assembly program.		.end		
ple	-	*******		*****				
men	STACK_SIZE FP	.set .set	40h AR3	; Size of system stack ; Frame pointer				
tatio	* Reset	.sect .word	"vectors" adap_init					
on of A	* * ALLOCATE * .text TO	space for	·	INITIALIZE THE FIRST WORDS IN IALIZATION TABLES.				
dapti	* stack	.usect .text	".stack",STACK_S	IZE				
Implementation of Adaptive Filters		.word	stack cinit MITIALIZATION ENTRY	; Address of stack ; Address of init tables ************************************				
S WI	adap_init:	*******	**************	*******				
with the	* * SET UP TI *	E INITIA	l stack pointer					
	-	LDP LDI LDI	stack_addr Østack_addr, SP SP, FP	; Get page of stored address ; Load the address into SP ; And into FP too				
S32(* * Do Autoin *	ITIALIZA'	TION					
TMS320C25 or the	Ŧ	LDP LDI CMPI BEQ LDI BZD LDI	init_addr @init_addr,ARO -1,ARO done #ARO++,R1 done #ARO++,AR1	: Get page of stored address ; Get address of init tables ; If RAM model, skip init ; Get first count ; If 0, nothing to do				· ·
TMS320C30	*	ldi Ldi Subi	*AR0++, AR1 *AR0++, R0 1, R1	; Get dest address ; Get first word ; Count — 1				
0C30	do_init:	RPTS	R1	; Block copy				

Appendix H3. TMS320C30 Adaptive Filter Initialization Program

¥			****************************			stf Subrf	R3,êy êd,R3	; Store y(n) ; e(n) = d(n) - y(n)
			sversal filter with			STF	R3, êe	; Store e(n)
* LM	I S algoritl	m assembly sub	routine.	*				
¥				+	UPDAT	E WEIGHTS	w[] AND SHIFT ×[]	
* Algor	∙ith n :			*				
*	N-1						a. m	PO = - (-) b ···
*			10 N1			MPYF	eu,R3	; R3 = e(n) * u
* y	ו n) = כשרת k=0	≢(k)*x(n-k) k=0	, 1, 2,, N ⁻¹			MPYF3		R1 = e(n) + u + x(n)
*	K=0						Border, RC	; Initialize repeat counter
*	(n) = d(n)					SUBI RPTB	1,RC	P: 0 N 2
* e.	(n) = q(n)	- y(n)					LMS	; Do i = 0, N-3
* * u	$(4) = \omega(4)$) k=0,1,2,,N−1			MPYF3		; R1 = $e(n) + u + x(n-i-1)$
	(K) - G(K)	·	/ k=0,1,2,,N 1	LHS		I ADDF3 STF	+AR1,R1,R2	; $R2 = wi(n) + e(n) + u + x(n-i)$
т. ж. ЦН		filter order	= N and mu = 0.01.	Lins			R2, #AR1++(1)%	; wi(n+1) = wi(n) + $e(n) + u + x(n)$
- M		inter order				HPYF3 ADDF3	*AR0;R3,R1	; for i = N - 2
- # Toi+i	ial conditi	on:			i	STF	*AR1,R1,R2 R2,*AR1++(1)%	
- 101(1	a, conditi					ADDF3		; wi(n+1) = wi(n) + e(n) * u * x(
	Data ORA (I	AR1 should not	nt to x[0] and w[0].			ADDF3	*AR1,R1,R2 R2,*AR1++(1)%	· lindate last w
			ontain step size.			515	n2,***(1**(1)4	; Update last w
			1d contain N-2, where N is filter	•		POPF -	R3	
			d e should be defined in caller r			POPr -	R3 R3	
		ion 105 u, y, un				POPE	R2	
		Chen Chein-Ch	ung March, 1989			POPF	R2 R1	
*		onen, onern on	ang march, 1707			POP	R1	
********	*********	***********	************			FUE	N1	
	.clobal	LMS30,u,d,y,	e.order	•		RETS		
********			*****			.end		
	ORM ADAPT							
********	********	******	*************					
	.text							
LMS30	.set	\$						
	PUSH	R1						
	PUSHF	R1						
	PUSHF	R2						
	PUSH	R3						
	PUSHF	R3						
*								
 COMPUT 	re filter (UTPUTy(n)						
÷								
	LDF	0.0,R3	; R3 = 0.0					
•								
	MPYF3	*AR0++(1)%,*	AR1++(1)%,R1					
	RPTS	eorder						
	HPYF3	#AR0++(1)%,*						
11	ADDF3	R1,R3,R3	; y(n) = w[].x[]					
	ADDF	R1,R3	; Include last result					

Appendix H5. Linker Command/file for Assembly Main Program Calling the TMS320C30 Adaptive LMS Transversal Filter Subroutine

			÷ 1
- 010°-4008 */	COMPAND FILE FOR LINKING INSIZACIO RUMPITVE FILTER		÷.,
*	PROGRAMS		÷.
			× .
/* Usage:	: lnk30 <obj files=""> -o <out file=""> -m <map file=""> adap.cmd</map></out></obj>	<pre>(map file) adap.cmd +</pre>	۰.
			÷.
/* Description:	: This file is a sample command file that can be	used	
•	for linking adaptive filter assembly programs.		
•	All the adaptive filter programs have to link with the	with the	٠
	ADAPINIT.ASM file to do the auto_initialization.		•
•			٠
/* Notes:	When using the small (default) memory model, be sure	model, be sure	
*	that the ENTIRE .bss section fits within a single page.		۰.
*	To satisfy this, vars must be smaller than 64K words and 4.	than 64K words and	٠
*	must not cross any 64K boundaries.		÷.
	***************************************		÷.
/+ SPECIFY THE	/* Specify the system nenory MAP */		
NEMORY			
	= 0 len =		
ROM: org	= 0xc0		
4	= 0.0005-00 140 = 0.000 /*		
ROM1: And	= 0x809c00 len = 0x40 /* = 0x809c00 len = 0x3c0 /*		F #
	= 0x8094c0 len = 0x1040 /*	- 40h + 4K of EXT	. *
/* SPECIFY THE	/* SPECIFY THE SECTIONS ALLOCATION INTO MEMORY */		
SECTIONS			
vectors: ()	> VECS /+ Interrupt vectors		- ÷
.text: ()	> ROM /+		
.cinit: 0	> ROM /* Initialization tables		÷
	> _STACK /* System		
	> _UARS /* Memory for		÷.
	/* Memory for		÷.,
Coeffs: ()	/* Remory for // > Dows /* Nemory for	Hifer coefficients filter asine i	÷ *
gains arigniszi :	C / MANT / F DEMOLY TOL		÷ .

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

	itle	′CLMS′	COE	FFP	.equ	OffOOh	
************	******	************	COE	FFD:	.equ	0200h	
			FRS	TAP:	.equ	0300h	
		Filter C subroutine using Transversal Structure	***	*****		*************	
and i	LHS Alg	orithm, Looped Code	+			APTIVE FILTER	
			***			***********	
Algorithm	:		+				
			+	SAUR	THE VALUE	S OF THE REGISTERS	
	N-1			onne	. The theor	S OF THE REDISTERS	
y(n) =	SUM w(k)*x(n-k) k=0,1,2,,N-1	•		. text		
	k=0		_}		SAR		
			-10	5	SAR	AR1, SAVE1	
e(n) =	d(n) -	v(n) -				AR2, SAVE2	
					SAR	AR3, SAVE3	
w(k) =	w(k) +	u≢e(n)≢x(n-k) k=0,1,2,,№1			SAR	AR4, SAVE4	
w(k) =		u-e(1)/4(1) k/ k-0,1,2,111,11			SST	DSTO	
		filter order = N			SST1	DST1	
where a	we use	riiter under - N	*				
11	1/-		+	GET	THE ADAPTI	ve filter parameter	RS
Usage:		nu, d, x, &y, &e)	*				
		rder of filter			SPM	1	; Set P register shift mode
		onvergence factor			SSXM		; Set sign extension mode
		esired signal			SOVM		: Set overflow mode
		nput signal			LDPK	0	: Set data page = 0
		ddr of output signal			MAR	* -	; Set pointer for getting papamet
	&e - a	ddr of error signal			LAC	+-	; ACC = N
					SUBK	1	,
Note:	Data m	emory 0200h 0200h+N-1 & 0300h 0300h+N-1 are reserved.			SACL	ORDER	$: ORDER \approx N - 1$
		•			ADLK	FRSTAP	; onder = H = 1
	C	hen, Chein-Chung February, 1989			SACL	ADRLST	Change address of look has
					LAC	#UNL31	; Store address of last tap
***********	******	***********************			SACL	¥- U	
. 6	۵f	_ins			LAC	U 1-	; Get and store the MU
	•••	_1=2				-	
DECEDUE AT	NNDECCE	s for parameters			SACL	D	; Get and store the D
Reserve al	DDRESSE	S FUR FHIRHING (ERS			LAC	*-,0,AR3	
		· · · · · · · · · · · · · · · · · · ·			LRLK	AR3, FRSTAP	
	sect	"parameters",1			SACL	+	; Insert newest sample
	sect	"parameters",1	*				
	sect	"parameters",1	+	ESTI	mate the s	IGNAL Y	
	sect	"par am eters",1	*				
	sect	"parameters",1			CINEP		; Configure BO as program memory
AVE4: .u:	sect	"parameters",1			MPYK	0	: Clear the P register
	sect	"parameters", 1			LALK	1,15	; Using rounding
: .u	sect	"parameters",1			LAR	AR3, ADRLST	; Point to the oldest sample
: .u	sect	"parameters",1	FIR		RPT	ORDER	; Repeat N times
	sect	"parameters",1			MACD	COEFFP.+-	: Estimate Y(n)
	sect	"parameters", 1			CNED		; Configure BO as data memory
	sect	"parameters", 1			APAC		, configure bo as data memory
	sect	"parameters", 1			SACH	Y	Change when filling autour
	sect	"parameters", 1			SHCH	1	; Store the filter output
kuna∟ot• .u: ⊧	sect	har marcer a 1 v	:	COMP	UTE THE ERI	000	
	noreero	of Buffer and Coefficientss	*	COMP	UIC INC EN	KUIK	
DEFINE AD	URESSES	UT DUFFER HAW CUEFFICIENISS	*				····
					NEG	_	; ACC = $-Y(n)$
					addh	D	

10.000

Elem: BR 1 = BPR(n) U 15 = BPR(n) U 15 = BPR(n) U 15 = BPR(n) BPR = U BPR(n) BPR = U BPR(n) + trent BPR = U BPR(n) + trent BPR = U BPR(n) + trent BPR = U BPR(n) + trent + 422 = 1 = 0 + BPR(n) + trent + 422 = 1 =				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		PDATE THE NE	IGHTS	
ALX 1,15 Flowed the result store Flowed the result store LBX ARX 1,15 Flowed the result store 1.44 LBX ARX Flowed the result store 1.44 443 LBX ARX Flowed the result store 1.44 444 LBX ARX Flowed the result store 1.44 444 LBX Flowed the result store 1.44 444 444 LBX Flowed the result store 1.44 444 444 444 LBX Flowed the result store 1.44 444	•	5 1	EMR U	⊢ o _
Sk0 DPF 1 50% 1 50% 1 45 56(1) ULK AR4, 00058 1 5 411 to the confiction MR 1 5 411 to the confiction AR2, 00058 1 5 411 to the confiction MR 1 4 56(1) M AR2, 10058 1 5 411 to the confiction MR 1 4 56(1) 1 4 56(1) M AR2, 10058 1 4 50(1) 1 4 10(1) 1 4 10(1) M AR2, 1005 1 4 40(1) 1 4 10(1) 1 4 10(1) M AR2, 1005 1 4 40(1) 1 4 10(1) 1 4 10(1) M AR2, 100 1 4 40(1) 1 (10(1)) 1 (10(1)) M AR2, 100 1 5 100 1 1 (10(1)) 1 (10(1)) M AR2, 100 1 5 100 1 1 (10(1)) 1 (10(1)) M AR2, 100 1 5 100 1 1 (10(1)) 1 (10(1)) M AR2, 100 1 5 100 1 1 (10(1)) 1 (10(1)) M AR2, 100 1 5 100 1 1 (10(1)) 1 (10(1)) M AR2, 100 1 5 100 1 1 (10(1)) 1 (10(1)) M AR2, 100		AC PR	1,15	Round
Like ARA, 00055 1 SH of county (MR) 2 SH of coun		HONS	EDGE	È
UR RECOGN: 1 Forth the confliction UR RECOGN: 1 Forth the confliction WE RECOGN: 1 Forth the confliction the WE RECOGN: 1 Forth the confliction the SEC RECOGN: 1 Forth and RESULTION SEC RECOGN: 1 Forth and RESULTION ME RESULTION SECTOR: 1 Forth and RESULTION SECTOR: 1 Forth and RESULTION ME RESULTION SECTOR: 1 Forth and RESULTION SECTOR: 1 Forth an	•	85	AR4, ORDER	
Mile ARX, and ARX Final to the data summing Mile ARX, and		LRUX	AR2, COEFFI	Point to the
If EF F 11 EFF 1 (register = U = EFR(s) (register = U = EFR(s) (register =		æ	AR3, ADRLST	Point to the data
IFT EMF 11 11 11 11 11 11 11 11 11 11 11 11 11 11 11 <th1< td=""><td></td><td>MAR</td><td>ŧ</td><td></td></th1<>		MAR	ŧ	
Per ,482 15 10 500,10 10,400,10 200 ,482 15 ,482 15 ,482 16 ,481,00 10,400,00		5		; T register = U + ERR(n)
PLAN +MA2 -1, 4M2 -1,		λđ	+-, AR2	P = U + ERR(n) + X(n-k)
PFIA M22 SMOX	ADAPT	ZALR	•, AR3	
SACH ++,0,484 IMM (2014) IMM		BY'R	*-,AR2	H(k, n+1) = H(k, n) + P
9.421 million (1994) 1.142 million (1994) 1.142 million (1994) 1.142 million (1994) 1.142 million (1994) 1.144 million (1994)	•			
Have a manual of the second of		E s	++'0' HE	Store M(k, n+1)
11.€ 1 And ESK 1.460 A. And ESK 1.460 A. And 2.51 - 1.42 1.410 A. And 2.51 1.410 A. And 2.51 1.51 ESS 155 4.0, And 2.51 1.51 ESS 155 4.0, And 2.51 1.51 ESS 155 1.52 ESS 155 1.53 A. And 2.53 1.54 A. And 2.54 1.54 A. And 2.54 A. And 2.54 1.54 A. And 2.54 A.		INNE	AURPT, +-, AK2	
сцае ма Lue ма2,+,м2 Lue ма2,+,м2 м2, 4, м2 м2, 4, м2 м2, 4, м2 м2, 4, м2 м2, 4, м2 м2, 4, м2 Lue м3, 3, м2 Lue м3, 3, м2 Lue м4, 3, m3 Lue м4	ۍ • •	TORE THE Y A	ND EPR	
Luse and Luse and Luse and Luse and Luse and Luse and Luse and Luse and Luse and Luse and Luse and Luse and Luse Luse and Luse Luse Luse and Luse Luse Luse and Luse Luse Luse Luse Luse Luse Luse Luse				
LUK P.21.42 P.21.42 P.22.42 P.2			HKI .	
10. 17 10. 10		۲. ۲	AR2, +-, AR2	; Get the address of Y (in MA)
9.02, 1, 0, 841 1.94 (199, 198, 1, 164, 164, 164, 164, 164, 164, 164,		£	*	
1.044 (147, 147, 164, 146, 146, 146, 146, 146, 146, 146		1095	+,0,AR1	Store Y
Lick 10, 444 440 - 1, 444 451 - 151 151 - 151 151 - 151 153 - 151 154 - 454, 545 154 - 545		8	AR2, +, AR2	Get the
9401 - 0.481 - 1 46 THE REUISTERS LST ID S1 LST ID S		ž	85	
RE REGIS		SACL	*,0,ARI	
	~ ~	ESTORE THE R	EOISTERS	
1180	-	1S1	nsto	
33333		LS I	UST I	
(3 33)		9	AD1 CAUE1	
3 3		ŝ	ARC SOULD	
3		9	ARG SAVED	
		3	AR4, SAVE4	
	FINISH	RET		
		1.14		

NIC.

-

PUSHF

GET FILTER PARAMETERS

R7

***********			LDI	+-FP(2),R4	; G	et filter order
			LDI	+-FP(6), AR0		et pointer for x[]
versal filter with			LDI	#FP(5),AR1	; G	et pointer for w[]
			SUBI	2,R4	; S	et loop counter
	ŧ					
		Compute	FILTER OU	TPUT y(n)		
	*		LDF	0.0.00		2 - 0 0
			LUF-	0.0,R2	; .	2 = 0.0
	*		MPYF3	#AR0++(1),#AR1++(11 0	•
			RPTS	R4	17,n	1
			MPYF3	#AR0++(1),#AR1++(1) 8	1
			ADDF3	R1,R2,R2		(n) = w[].x[]
N-1			ADDF	R1,R2		nclude last result
			1004		; •	
.01.		MAPLITE		NAL e(n) AND STORE	vín) AND ((n)
			LDI	+-FP(2), AR2	۰G	et y(n) address
			SUBF3	R2, ##FP(1), R7		(n) = d(n) - y(n)
		11	STF	R2, #AR2		end out y(n)
			LDI	+-FP(3), AR2		et e(n) address
			STF	R7, #AR2		end out e(n)
	¥					
	* L	update i	EIGHTS WC] AND SHIFT X[]		
	ŧ					
989			NPYF	#+FP(2),R7		7 = e(n) # u
707			MPYF3	AR0(1), R7, R1		1 = e(n) + u + x(n-N+1)
***			LDI	R4, RC		nitialize repeat counter
•••			rptb	LMS		o i = 1, N-1
			HPYF3	+AR0(1),R7,R1		1 = e(n) + u + x(n-i+1)
***			ADDF3	*AR1(1),R1,R2		2 = wi(n) + e(n) + u + x(n-i)
			LDF	+ARO, R6		et x((n+i-N+1)
***		11	STF	R2, #AR1		i(n+1) = wi(n) + e(n) = u = x(n-1)
	LHS		STF	R6, #+AR0(1)		hift x[] 2 = wi(n) + e(n) # u # x(n)
			ADDF3 STF	*AR1(1),R1,R2 R2,*AR1		z = wi(n) + e(n) + u + x(n) pdate last w
			əir	N2,****1	; 0	poure fust a
	-		POPF	R7		
			POPF	R6		
			POP	R4		
			POPF	R2		
			POP	R2		
			POPF	R1		
			POP	R1		
			POP	AR2		
			POP	AR1		
			POP	ARO		
			POP	FP		
			RETS			
	*		and			
			.end			

ŧ

Implementation of Adaptive Filters with the TMS320C25 or the TMS320C30

A Collection of Functions for the TMS320C30

Gary Sitton

Gaslight Software

A Collection of Functions for the TMS320C30

Introduction

This report presents a collection of efficient machine language programs for advanced applications with the TMS320C30. These programs provide basic math and transcendental functions. Other routines include vector functions, FFTs and linear algebra.

Library Overview

The set of programs fall into six categories:

- I. Normal precision floating point math functions,
- II. Extended precision floating point math functions,
- III. Integer arithmetic routines,
- IV. Vector utility routines,
- V. Radix 2 FFT routines, and
- VI. Linear algebra routines.

Categories I and II are programs which implement a minimal set of elementary mathematical functions for advanced applications. In these categories, the functions **FPINV** and **SQRT** are improved versions of the programs in the *TMS320C3x User's Guide* [1]. In category III, **IMULT** and **IDIV** are improved versions of the programs **EXTMPY** and **DIVI** in [1]. In category IV, ***FMIEEE** and ***TOIEE** are array versions of the **TOIEEE** and **FMIEEE** scalar programs from the User's Guide.

The names and short descriptions of these routines use some special notation:

- Categories I and II:
- **xd** indicates that the relative accuracy of the implemented function is x decimal digits.
- Categories IV and VI:
- * program name prefix stands for M or R.
- M selects the memory based parameter entry point.
- \mathbf{R} selects the register based parameter entry point.
- Categories II and VI:
- **x** indicates the extended precision program version.

Consult the program source listings for more details.

The following are brief descriptions of the programs by category:

I. Normal floating-point (32-bit) math functions (\$MATH.ASM):

Α.	SIN	-computes a 7d sine(x) for all x in radians.
В.	COS	-computes a 7d cosine(x) for all x in radians.
C.	EXP	-computes a 7d exp(x) for all $ x \leq 88$.
D.	LN	-computes a 7d $\ln(x)$ for all $x > 0$.
E.	ATAN	-computes a 7d atan(x) in radians for all x.
F.	SQRT	-computes an 8d sqrt(x) for all $x \ge 0$.
G.	FPINV	—computes an 8d 1/x for all $x \neq 0$.
H.	FDIV	-computes an 8d x/y for all x and all $y \neq 0$.

II. Extended-precision, floating-point (40-bit) math functions (\$MATHX.ASM):

Α.	SINX	-computes a 9d sine(x) for all x in radians.
B.	COSX	-computes a 9d cosine(x) for all x in radians.
С.	EXPX	-computes a 9d exp(x) for all $ x \leq 88$.
D.	LNX	-computes an 8d $\ln(x)$ for all $x > 0$.
Е.	ATANX	-computes an 8d atan(x) in radians for all x.
F.	SQRTX	-computes a 10d sqrt(x) for all $x \ge 0$.
G.	FPINVX	—computes a 10d 1/x for all $x \neq 0$.
H.	FDIVX	—computes a 10d x/y for all x and all $y \neq 0$.
I.	FMULTX	-computes a 10d x*y for all x and y.

III. Integer (32-bit) math routines (**\$MATHI.ASM**):

Α.	ILOG2	-computes $m = \log_2(n)$, $n \le 2^m$ for use with radix
		2 FFT programs.
В.	IMULT	-computes 64-bit product of two 32-bit numbers.
C.	IDIV	-computes quotient and remainder of two 32-bit
		numbers.

IV. Vector utilities (**\$VECTOR.ASM**):

A.	*CORMULT	-in-place computation of the complex vector pro-
		duct of two complex arrays using the complex con-
		jugate of the second array.

- B. ***CONMULT** —in-place computation of the complex vector product of two complex arrays.
- C. ***CBITREV** —in-place bit reverse permutation on a complex array with separate real and imaginary arrays.
- D. ***FMIEEE** —in-place fast conversion of an IEEE array to a TMS320C30 array.

- E. ***TOIEEE** —in-place fast conversion of a TMS320C30 array to an IEEE array.
- F. ***VECMULT** —in-place multiplies a constant times an array.
- G. ***CONMOV** —moves (fills) a constant into an array.
- H. ***VECMOV** —moves (copies) an array into another array.

V. Radix 2 FFT routines (**\$FFT2.ASM**):

Α.	CFFFT2	-Complex DIF forward radix 2 FFT using separate
		real and imaginary arrays and 3/4 cycle sine table.
В.	CIFFT2	-Complex DIT inverse radix 2 FFT using separate
		real and imaginary arrays and 3/4 cycle sine table
		(does not include the 1/N scale factor).

VI. Linear algebra routines (\$LINALG.ASM):

Α.	*SOLUTN	-Solves a well conditioned system of linear equa-
		tions with any number of dependent variable sets.
		Uses no (diagonal) pivoting with normal-precision
		floating-point math.
В.	*SOLUTNX	-Solves a well conditioned system of linear equa-

tions with any number of dependent variable sets. Uses no (diagonal) pivoting with extendedprecision floating-point math.

Extended vs. Normal Precision

Categories I, II, and VI represent a dual collection of programs implemented with 32-bit single- or normal-precision TMS320C30 floating-point arithmetic, and with 40-bit extended-precision TMS320C30 floating-point arithmetic. Some of the normal-precision programs (category I, for example) have been written using the TMS320C30 **RND** instruction for rounding to obtain the optimal precision from the standard floating point TMS320C30 instruction set. This has been done with a slight loss of speed. Such rounding can be carefully eliminated by the user if the additional speed is necessary at the expense of some accuracy.

Extended-precision was implemented on the TMS320C30 by the simple implementation of the 40-by-40 floating-point multiply routine, **FMULTX**. This was necessary since the TMS320C30 has 40-bit addition and subtraction instructions, but the multiply operates only on 32-bit inputs. By using the native add and subtract **FMULTX** and the extendedprecision registers R0 to R7, 40-bit floating-point math was effected. All 40-bit constants are stored in two consecutive words in memory. The first word is the normal truncated 32-bit floating-point number. The least significant byte of the second word contains the remaining bottom 8 bits of the extended mantissa. The programs are coded to properly load extended-precision registers with these double-word constants. The extended-precision versions of the programs in this report may be slower than their normal precision counterparts. When using extended-precision results in R0 from category II programs, note that the results may be stored in memory with or without rounding. A more accurate normal-precision result will generally be obtained by rounding. You should never round before using an extended-precision result as input to another extendedprecision program unless special circumstances exist. Note that truncation, not rounding, will occur if an extended-precision register is moved to any 32-bit register or any memory location. This will generally cause loss of accuracy in the amount of the value of the least significant bit of the mantissa.

Program Utilization

Since all programs in this collection are intended to be invoked by a CALL instruction, you must have the stack pointer (SP register) appropriately set to an available memory area, preferably in internal RAM. Programs in categories I and II save and restore the data page register DP by using the stack area pointed to by SP. Programs in category III do not alter or use the DP register at all. The programs in categories IV through VI alter but do not restore the DP register.

All of the programs in categories I through III, except for **ILOG2**, are implemented as straight line code. You may wish to disable the instruction cache while these programs are being executing. This will cause no loss of execution speed and will avoid flushing out potentially reusable instructions in the cache. It is beneficial to have the cache enabled when using most of the remaining programs (categories IV through VI) as they generally contain multi-instruction loops.

Programs in categories IV through VI allow input through externally defined variables addresses. The **.global** references indicate these addresses, where the input variable values and/or addresses are located. The starting address of these memory locations is given by the external variable **\$PARAMS**. All of the addresses are assumed to be in the same TMS320C30 memory page as **\$PARAMS**. If this is not the case, the addresses or the programs should be changed assure that the DP register gets set properly.

Programs in categories IV and VI also allow the use of registers to hold input parameters. The exact registers to be used are found in the program source listings. When using the register input entry point, refer to the program using the R prefix on the program name, e.g. RSOLUTN. The memory based parameter input entry uses the M prefix, e.g. MSOLUTN. The **.global** references to the R prefix entry points may be deleted if they are not needed.

Function Approximation Techniques

Categories I and II are made up of a collection of elementary mathematical functions numerically approximated using two basic methods. The functions SIN, COS, EXP, LN, and ATAN are approximated by using polynomials fitted to the various functions over a limited range of the independent variable. The functions SQRT and FPINV are approximated by iteratively solving a particular non-linear equation. The extended precision versions of these programs (category II) use the same approach with extended-precision arithmetic and resort to more accurate polynomials or more iterations to achieve the desired precision.

Polynomial Approximations

The polynomial approximation method is fundamentally very simple. A limited part of a function is approximated by a polynomial of some order sufficient to obtain the desired accuracy. The polynomial is generally a series of the form:

$$P(n, x) = \sum_{i=0}^{n} \{a[i]x^{i}\},$$
(1)

where x is the independent variable, n the polynomial order (a fixed integer), and a[i] is a set of n+1 fixed coefficients.

The desired function, say f(x), is then approximated by a particular P(n, x) such that:

$$f(x) = P(n, x) + e(x), x1 < x < xu,$$
(2)

where x1 and xu are the limits of the domain of x, and e(x) or e(x)/f(x) is the error function which has been usually minimized in the min-max (equi-ripple) sense. This is done by selecting an appropriate means of calculating the coefficients a[i].

Various techniques and schemes are used in the selection of:

- the approximation interval,
- transformations on the function,
- selection of the polynomial form,
- error minimization criteria, and
- calculation of the coefficients.

See Hastings [2] for an excellent tutorial on this numerical methodology. All of the polynomial approximations used in here were obtained from the National Bureau of Standards reference edited by Abramowitz and Stegun [3].

Non-Linear Equation Approximation

The second method of approximation, using the solution of non-linear equations, is easier to understand. This method requires that a solution for the equation g(x) = 0 be found. One means for solving this equation is by Newton-Raphson iteration. This can be understood by considering the Taylor series expansion for g(x):

$$g(x + h) = g(x) + hg'(x) + r(x, h),$$
 (3)

where r(x, h) is the remainder of the series (which can be assumed to be small), and g'(x) is the derivative of the function g(x). Leaving off the remainder in (3) we get, in terms of incremental values of x, the approximation:

$$g(x[i+1]) = g(x[i]) + [x[i+1]-x[i]]g'(x[i]).$$
(4)

Solving for x[i+1] in (4) with g(x[i+1]) = 0 yields the approximation:

$$x[i+1] = x[i] - g(x[i])/g'(x[i]).$$
(5)

Thus, x[i+1] will converge to a solution of g(x) = 0. Convergence can be shown to be quadratic, i.e. the error in the approximation at each iteration is proportional to the square of the error in the previous iteration. Minimally, this requires a sufficiently close starting value for x[0] and the condition that |g'(x)| > 0 for all iterated values of x.

Math Functions Details

The approximation techniques can be applied to each of the classes of functions. The following sections describe the approximations as they are applied to each function.

Inverse and Square Root Functions

For the problem of computing good approximations to sqrt(c) (SQRT and SQRTX routines) and 1/c (FPINV and FPINVX routines), both g(x) and g'(x) must be derived and then use the iteration of equation (5). This is complicated by the restriction that division should be avoided since the TMS320C30 has no divide instructions. For the iteration to find the inverse of c, you can write:

$$g(x[i]) = 1/x[i] - c = 0,$$
 (6)

which is solved when 1/x = c or x = 1/c. Taking the derivative of (6) and substituting into (5) and simplifying gives us:

$$x[i+1] = x[i]\{2 - cx[i]\},$$
(7)

which needs no division.

Thus, (7) will converge to 1/c with the accuracy (in digits) for each iteration equal to twice that of the preceding one. Thus, if x[0] approximates 1/c to 3 bits of precision, only three iterations of (7) will yield about $24 = 3(2^3)$ bits of accuracy.

A similar iteration from $f(x) = x^2$ for sqrt(c) can be derived from the formulation:

$$g(x[i]) = x[i]^2 - c = 0,$$
 (8)

which is solved when $x^2 = c$ or x = sqrt(c). The solution for (8) leads to the classic square root formula:

$$x[i+1] = 0.5[c/x[i] + x[i]],$$
(9)

but this equation uses division. However, the iteration from $f(x) = 1/x^2$ for 1/sqrt(c) can be shown to be:

$$x[i+1] = x[i]\{1.5 - c'x[i]^2\},$$
(10)

where c' = c/2 = 0.5c. Though (10) needs no division, the final desired result must be transformed by an extra multiplication by the input c because:

$$sqrt(c) = c[1/sqrt(c)].$$
(11)

Formula (10) will also converge, in the precision doubling fashion of the Newton-Raphson iteration, given a suitable close starting value for x[0] and the use of sufficiently accurate arithmetic. Note that the extended-precision version routines **FPINVX** and **SQRTX** both use an extra iteration (for a total of 4) to achieve the needed 32-bit accuracy for the 40-bit format.

The initial guess x[0], for the iterations of 1/sqrt(c) and 1/c, may be obtained using an interesting approximation. A TMS320C30 floating-point number $c = (1 + m)2^e$, where $0 \le m < 1$ and $-127 \le e \le 127$. The extra 1, added to the fractional mantissa m, is the implied bit. Then we can write the inverse of c as:

$$1/c = 1/(1 + m)2^{-e}$$
. (12)

An excellent approximation for the inverse of the mantissa is:

$$1/(1 + m) = 1 - m/2,$$
 (13)

which is exact at the end points: m = 0 and m = 1. Then the approximation for the reciprocal would be:

$$1/c = (1 - m/2)2^{-e}.$$
 (14)

It turns out that this approximation can be achieved in a single logical operation. If you compute the unlikely value of c' = c XOR 0FF7FFFFFh, you would complement all bits in c except the sign bit. Including the implied bit and taking the effect of one's complement arithmetic into account results in a final value of:

$$c' = \{1 + (1 - m)\}2^{-(e + 1)},$$
 (15)

or the desired approximation:

$$c' = (1 - m/)2^{-e} = 1/c.$$
 (16)

c' gives about 3 bits of precision, which is an excellent seed x[0] for the 1/c iteration. Using e/2, you have a start for the 1/sqrt(c) iteration as well.

Sine and Cosine Functions

The SIN, COS, SINX, and COSX (sine and cosine) routines all use the same basic approximation (section 4.3.98, p. 76 in [3]). The series is for sin(x)/x but is obviously transformed by multiplying by x. The polynomial of even terms then is of the form:

$$\sin(x) = x \sum_{i=0}^{5} \{a[2i]x^{2i}\} + xe(x),$$
(16)

where $|x| \le Pi/2$ and $|xe(x)| \le 2(10^{-9})$. Instead of using another power series for $\cos(x)$, you can use the fact that:

$$\cos(x) = \sin(x + Pi/2).$$
 (17)

The series given by (16) is only accurate in the 1st and 4th quadrants, i.e. $|x| \le Pi/2$. Sin(x) in the other two quadrants is found from:

$$\sin(x) = \sin(Pi - x). \tag{18}$$

The case for x < 0 is expediently handled by using |x| for all calculations except for the final multiply by x in (16).

Exponential Functions

The **EXP** and **EXPX** (exponential) routines use an approximation (see Section 4.2.45, p. 71, in [3]). The expansion is of the form

$$\exp(x) = \sum_{i=0}^{7} \{a[i]x^i\} + e(x),$$
(19)

where $0 \le x \le \ln(2)$ and $|e(x)| \le 2(10^{-10})$. The series for 2^y is found by substituting $y = x/\ln(2)$ since:

$$\exp(x) = \exp(\ln(2)y) = 2y.$$
 (20)

A Collection of Functions for the TMS320C30

The new expansion then becomes:

$$2^{y} = \sum_{i=0}^{7} \{b[i]y^{i}\} + e(x), \qquad (21)$$

where $b[i] = a[i](ln(2)^i)$. See the coefficients in the **EXP** routine.

Values of exp(x) for x outside the convergent range are found by two means. First for x < 0, note the relationship:

$$\exp(-\mathbf{x}) = 1/\exp(\mathbf{x}),\tag{22}$$

which does require an inverse (see the **FPINV** and **FPINVX** routines). For y > 1, let y = n + f where n = 1, 2, ... and $0 \le f < 1$. By substituting y in (20), you get

$$\exp(x) = 2^{n+f} = (2^{f})(2^{n}).$$
 (23)

Natural Log Functions

The LN and LNX (natural or base e logarithm) routines use the approximation from [3] (section 4.1.44, p. 69). The expansion comes in the form:

$$\ln(1 + x) = \sum_{i=1}^{8} \{a[i]x^i\} + e(x), \qquad (24)$$

where $0 \le x \le 1$ and $|e(x)| \le 3(10^{-8})$. The expansion for $\ln(y)$ can be used if the transformation y = x - 1 is applied.

Values of ln(x) for x outside the convergent range are found in the following way. First, make the substitution $x = f(2^n)$ for $1 \le f < 2$ and n = 0, 1, ..., and then write:

$$\log_2(x) = \log_2(f^{2n}) = n + \log_2(f),$$
(25)

where $\log_2(x)$ is the log base 2 of x. Using the relationship that $\log_2(x) = \ln(x)/\ln(2)$, you get the equation

$$\ln(x) = \ln(f) + n\ln(2).$$
(26)

Arctangent Functions

The ATAN and ATANX (arc or inverse tangent) routines use the approximation from section 4.4.49, p. 81 in [3]. The series with only even terms for atan(x)/x is transformed to

$$atan(x) = x \sum_{i=0}^{8} \{a[2i]x^{2i}\} + xe(x), \qquad (27)$$

A Collection of Functions for the TMS320C30

where $-1 \le x \le 1$ and $|xe(x)| \le 2(10^{-8})$. Values for atan(x) for x outside the convergent range are obtained by noting the following identity:

$$atan(x) = atan((x - 1)/(x + 1)) + Pi/4.$$
 (28)

Using the bilinear transformation y = (x - 1)/(x + 1) assures, at the expense of a divide operation, that $y \le 1$ for $x \ge 1$. The case for x < 0 is expediently handled by using |x| for all calculations except for the final multiply by x in (27).

Divide and Multiply Functions

The last group of routines in category I and II are those for the additional arithmetic functions **FDIV** and **FDIVX** (floating-point divides), and **FMULTX** (extended-precision floating-point multiply). The divide operation for the TMS320C30, a = b/c is done by calculating the reciprocal or inverse of the divisor c. Then you compute

a = b(1/c). (29)

For a normal-precision divide, FDIV finds 1/c by a call to FPINV. A subsequent normal TMS320C30 floating-point multiply of the rounded inverse provides a suitable quotient. For an extended-precision divide, FDIVX finds 1/c by a call to FPINVX. The inverse is then extended-precision multiplied by the dividend using FMULTX.

The extended-precision floating-point multiply simulated by FMULTX is the key to the implementation of virtually all of the extended-precision functions. The extended multiply is achieved using the normal floating-point multiply of the TMS320C30. For two extended-precision numbers **xa** and **xb**, you can represent each as the sum of two floating-point numbers: $xa = a + ea(2^{-24})$ and $xb = b + eb(2^{-24})$. The quantities **ea** and **eb** are the one-byte extensions of **xa** and **xb** respectively.

Thus the complete product xc = (xa)(xb) can be expanded and written as

$$xc = (a)(b) + [(a)(eb) + (b)(ea)]2^{-24} + (ea)(eb)2^{-48}$$
 (30)

The last term in (30) is always less than the 32-bit precision in the mantissa of the final result. Therefore, you need only to compute the first two terms in the product **xc**. Also, note that all the indicated products in (30) may be computed using a normal-precision native TMS320C30 multiply as long as the terms are collected in extended-precision registers. The additions are also done using the native TMS320C30 add as it is implemented in extended-precision.

Integer Arithmetic Program Details

Integer routines differ from the floating-point versions because they produce only integer results. If the computation can produce fractional values, then the fraction must be truncated to leave only the integer result.

Integer Result Log Base 2

The routine **ILOG2** is a useful utility for computing integer value **m** of the log base 2 of the integer **n**. The result is computed by successive multiplies by 2 (implemented as shifts by 1). The resulting relationship is $n \le 2m$, such that if $\log 2(n)$ is not an exact integer, m is rounded up to the next largest integer. This is useful as it allows the determination of m from any value n > 0 (e.g. not a power of two) which might require the padding of additional values (zeros) for a radix 2 FFT. This program is very fast because of a delayed branch loop and internally requires only 4(m+1) cycles (cached) to do the calculation.

Extended Precision Integer Multiply

The IMULT routine is a modified version of the program EXTMPY in the *TMS320C3x User's Guide* [1]. It has been modified and slightly speeded up. The negation of the final 64-bit product is done in two instructions by direct two's complement negation rather than by using one's complement to simulate the same result. The product is computed by breaking the multiplier and multiplicand up into two 16 bit integers each. Thus the full product **c** of the numbers $a = au(2^{16}) + al$, and $b = au(2^{16}) + bl$ is

$$c = (au)(bu)2^{32} + [(au)(bl) + (bu)(al)]2^{16} + (al)(bl),$$
(31)

where the powers of two indicated are accomplished by shifts. Note that each product in (31) must be represented as a 32-bit integer. The adds in the sum must be done with care to facilitate the carry between the two final 32-bit components of the product.

Integer Divide

The IDIV routine is a modified version of the program DIVI in the *TMS320C3x* User's Guide [1]. It has been modified to return the absolute value of the remainder of the integer division. The remainder was originally computed, but was discarded during the extraction process for the quotient. A few more instructions allow the extraction of both the quotient and remainder from the result of the **SUBC** process. The program **IDIV** may be used for the computation of the modulo function. The output of **IDIV** is the pair $\{q, |r|\} = a/b$, with the property:

 $0 \le r = (a \mod b) < a, \tag{32}$

for a > 0 and b > 0. The complete relationship is, by definition, a = bq + r, for positive a and b.

Vector Utility Routines

Vector utilities are functions which operate on arrays of numbers. Some utilities, like dot products and convolutions, are simple. Other utilities, like those presented here, are more involved.

Complex and Complex Conjugate Array Multiplies

The array routine ***CORMULT** computes the point-by-point complex conjugate multiply of two complex arrays. If the arrays are c1 and c2, and are of length n, then:

$$c1[k] \leftarrow c1[k]conj(c2[k]), k = 1, ..., n,$$
 (33)

where \leftarrow means replaces. Each complex array is assumed to be stored as two separate arrays, i.e. $\{c1\} = \{x1, y1\}$ and $\{c2\} = \{x2, y2\}$. In cartesian complex representation, (33) becomes

$$(x1 + iy1) \leftarrow (x1 + iy1)(x2 - iy2),$$
 (34)

where i represents the imaginary constant sqrt(-1). Separating the real and imaginary parts, we have:

$$x1 \leftarrow x1x2 + y1y2, y1 \leftarrow y1x2 - y2x1$$
 (35)

This operation can be used for the frequency domain correlation of two FFTs to implement time domain correlation.

On the other hand, the array routine ***CONMULT** computes the point-by-point complex multiply of two complex arrays. If the arrays are c1 and c2, and are each of length n, then

$$c1[k] \leftarrow c1[k](c2[k]), k = 1, ..., n,$$
 (36)

In cartesian complex representation, (36) becomes

$$(x1 + iy1) \leftarrow (x1 + iy1)(x2 + iy2).$$
 (37)

Separating the real and imaginary parts results in

$$x1 \leftarrow x1x2 - y1y2, y1 \leftarrow y1x2 + y2x1.$$
 (38)

This operation can be used for the frequency domain convolution of two FFTs to implement digital filtering.

Complex Array Bit Reversal

The array routine ***CBITREV** executes an in-place bit reverse permutation on two arrays simultaneously. This operation is generally used for index scrambling before a DIT FFT (decimation in time, see CIFFT2), or after a DIF FFT (decimation in frequency, see CFFFT2) for index unscrambling. Therefore, ***CBITREV** is useful in permuting complex arrays stored as two separate arrays which are associated with radix 2 FFTs. The program uses the bit reverse indexing feature of the TMS320C30 to achieve this function. The loop in ***CBITREV** is nearly as efficient in permuting two arrays together as permuting one array alone. This is due to the use of parallel load and store instructions and a delayed (single cycle) conditional branch.

Floating Point Conversions

The array routines ***FMIEEE** and ***TOIEEE** are vectorized versions of their original scalar counterparts **FMIEEE** and **TOIEEE**. Both routines do fast conversions from or to IEEE format by avoiding dealing with special rare cases. Also, both programs convert the numbers in the arrays in-place which destroys the original data. These array versions of the format conversion routines are much faster than calling the scalar version routines in a special loop. These routines also have their own internal, shared constant table for conversions.

Vector Primitives

The array routines ***VECMULT**, ***CONMOV**, and ***VECMOV** are a useful suite of efficient programs for simple array operations. The first routine, ***VECMULT**, performs the simple operation $x[k] \leftarrow x[k]c$ which is a scalar-vector multiply useful in uniformly scaling an array by a constant c. You can use this for scaling arrays after an inverse FFT by choosing c = 1/n. The next routine, ***CONMOV**, performs the operation $x[k] \leftarrow c$ which is useful in filling or initializing any portion of an array to a single constant c. The last routine, ***VECMOV** performs the simple operation $x[k] \leftarrow y[k]$, an array move, and is, therefore, generally useful.

FFT Routines

This category contains the two complementary radix 2 complex FFT programs **CFFFT2** and **CIFFT2**. These programs differ from previously available TMS320C30 FFT programs in that they operate on complex arrays which are stored as two separate and independent real arrays. Both routines do the FFTs in-place and do no index permutations or constant scaling (multiplication). Also these programs require only a 3/4 cycle external, pre-computed sine table. As with previous FFT programs, these, too, have a special multiply-less butterfly loop for the occurrence of unity twiddle or complex rotation factors.

The routine **CFFFT2** is a DIF radix 2 complex forward FFT program and thus assumes a normally indexed pair of input arrays. The output array is bit-reverse permuted and normally must be unscrambled to be of any use (see ***CBITREV**). The routine **CIFFT2** is a DIT radix 2 inverse FFT program and thus assumes a bit-reverse indexed pair of input arrays. A normally indexed complex frequency spectrum must be bit-reverse scrambled before using **CIFFT2** (again, see ***CBITREV**). On the other hand, the output from this inverse FFT is in normal indexed order, but lacks the traditional scaling by the factor of 1/n. Therefore, back-to-back calls of **CFFFT2** and **CIFFT2** will return the original complex array (in proper order) but multiplied by a factor of n. Consult the handbook by Burrus and Parks [4] for additional FFT algorithm details.

Linear Algebra Routines

The routines ***SOLUTN** and ***SOLUTNX** are the normal- and extended-precision implementations of the algorithm for solving simultaneous linear equations. This algorithm is the modified Gauss-Jordan elimination without (off diagonal) pivoting. This is a simple algorithm which is intended for use with *well-conditioned* systems of dense linear equations of moderate size. Well conditioned means that the system of linear equations is linearly independent or non-singular. This subject and further algorithm details are to be found in chapter 2 of [5] by Press et al, or any other book on the numerical techniques of linear algebra. This algorithm is suitable for a wide range of problems requiring the solution of a system of linear equations, e.g. exact or least squares polynomial fitting.

A simple system of linear equations has the form:

 $A[1, 1]x[1] + A[1, 2]x[2] + \ldots + A[1, n]x[n] = y[1],$ $A[2, 1]x[1] + A[2, 2]x[2] + \ldots + A[2, n]x[n] = y[2],$ \vdots

A[n, 1]x[1] + A[n, 2]x[2] + ... + A[n, n]x[n] = y[n].

Symbolically, you may write A = A[i, j] as the n x n matrix of coefficients, and x = x[i] as the unknown independent variable (column) vector, and y = y[j] as the dependent variable (row) vector. Thus (39) can be written in short hand form as Ax = y or Ax - y = 0, where the multiplication indicated is a matrix-vector multiply. The fundamental problem in linear algebra, then, is to find the solution vector x. In fact, you may desire to find the m different solutions to m sets of linear equations which share the same coefficient matrix A, i.e. Ax[k] = y[k], for $k = 1, \ldots, m$.

You can solve the general problem just stated by using *SOLUTN, or with more accuracy with *SOLUTNX. This is done by constructing a tableau B (table of coefficients) which is simply the coefficient matrix A (in row major storage format) with the negative of the y vector(s) appended (:) as m extra columns to A. Thus you would have B = A: -y, as your problem, where B is a n by n+m matrix and typically m = 1. Thus, for the common case of m = 1, the input array B can be written as:

 $A[n, 1], A[n, 2], \ldots, A[n, n], -y[n].$

After the ***SOLUTN** routine is executed, the matrix C = A' : x appears, where the column(s) beyond the original coefficients A (the y[k] vectors) have been replaced by the solution vector(s) x[k]. The new matrix A' is a partially computed version of the inverse of the matrix A. The complete inverse of A, which is normally computed by the standard Gauss-Jordan scheme, is rarely needed. Therefore, a faster modified algorithm has been used which does about half the work.

This simple method used for solving systems of linear equations has two restrictions.

- 1. As the pivoting operation (exchange of x and y variables) always starts with A[1, 1] and proceeds down the diagonal, A[1, 1] must be non-zero. This is because, in the exchange process, you must divide by the pivot element. A zero coefficient at A[1, 1] may be moved by reordering the variable indices by appropriately swapping rows and columns in A and in y.
- 2. The maximum absolute value of the elements in A must be approximately unity. This is necessary to assure that no pivot element is encountered which is smaller in magnitude than 10^{-8} for ***SOLUTN**, and 10^{-10} for ***SOLUTNX**. This restriction monitors the system condition and assures an adequately accurate solution, but the final solution should always be verified by substitution. This is done by inspecting the elements of the error vector e = Ax - y computed by using the solution x, and the original A and y.

Summary

This report presented a set of routines that can be used in digital signal processing applications. The appendix contains the source code of these routines. This source code can also be obtained from the Texas Instruments Electronic Bulletin Board (713) 274-2323. If there are comments or corrections, please contact the author of this report:

Mr. Gary Sitton Gas Light Software 5211 Yarwell Houston, TX 77096 Tel (713) 729-1257

References

- (1) *TMS320C3x User's Guide* (literature number SPRU031), Texas Instruments, Dallas, TX, August 1988.
- (2) Hastings, C. Jr., "Approximations for Digital Computers", Princeton University Press, Princeton N.J., 1955.
- (3) Abramowitz, M. and Stegun, I.A. (Editors), *Handbook of Mathematical Functions* with Formulas, Graphs, and Mathematical Tables, National Bureau of Standards (Applied Mathematics Series 55), Washington D.C., 1964.
- (4) Burrus, C.S. and Parks, T.W., "DFT/FFT and Convolution Algorithms", John Wiley and Sons, New York N.Y., 1985.
- (5) Press, W.H., Flannery, B.P., Teukolsy, S.A., and Vettering, W.T., *Numerical Recipes in C The Art of Scientific Programming*, Cambridge University Press, Cambridge England, 1988.

Appendix	******************
Program Library	* PROGRAM: \$MATH.ASM
I. \$MATH.ASM II. \$MATHX.ASM	 NORMAL FLOATING-POINT (32-BIT) MATH FUNCTIONS
III. \$MATHIA.BSM IV. \$VECTOR.ASM	* MATH.ASM CONSISTS OF THE FOLLOWING ROUTINES:
V. \$FFT2.ASM VI. \$LINALG.ASM	* SIN - COMPUTES A 7D SINE(X) FOR ALL X IN RADIANS.
	* COS - COMPUTES A 7D COSINE(X) FOR ALL X IN RADIANS.
	★ EXP - COMPUTES A 7D EXP(X) FOR ALL ¦X; =< 88. ★
	↓ LN - COMPUTES A 70 LN(X) FOR ALL X > 0.
	▲ ATAN - COMPUTES A 7D ATAN(X) FOR ALL X IN RADIANS.
	SQRT - COMPUTES AN 8D SQRT(X) FOR ALL X >= 0.

*

* *

- FPINV COMPUTES AN 8D 1/X FOR ALL X /= 0.
- FDIV COMPUTES AN 8D X/Y FOR ALL X AND ALL Y /= 0.

* PR00	GRAM: SIN +		RND	R0 D0 D4	; ROUND X
* 100	*		LDF	R0, R4	; R4 <= X
	TTEN BY: GARY A. SITTON +		contur	ENTRY POINT	
* 14111	GAS LIGHT SOFTWARE *	ŧ	CUSINE	ENIRT PUINI	
*	HOUSTON, TEXAS *	5 000-			
	MARCH 1989. *	ECOS:			
	nHnCh 1707.				
	E FUNCTION: RO <≃ SIN(RO). *	;	SCALE	AND MAP VARIABLE	
* 2100					
	ROXIMATE ACCURACY: 7 DECIMAL DIGITS. *		ABSF	RO	; RO <= :X:
	UT RESTRICTIONS: NONE. *		LDF	R0, R1	; R1 <= RND (X)
	ISTERS FOR INPUT: RO (ARGUMENT IN RADIANS). *		MPYF	enorm, R1	; R1 <= X*2/PI
	ISTERS FOR INFOIL RO (INCOMENT IN RHDIANS). *		FIX	R1, IR0	; IRO <≠ INTEGER QUADRA
			FLOAT	IRO,R2	; R2 <= FLOATING QUADRA
	Totello Herenezi hilo, Tilo, Nez no n		SUBF	R2,R1,R0	; R0 <= X, −1 < X < 1
	ISTERS FOR OUTPUT: RO. +		NEGF	R0,R3	; R3 <= -X
	TINES NEEDED: NONE. *		ADD I	1, IRO	; IRO <= Q + 1
	CUTION CYCLES (MIN, MAX): 44 , 44. *		AND	3, IRO	: IRO <= TABLE INDEX
*******	***************************************		TSTB	2, IR0	LOOK AT 2ND LSB
			LDFNZ	R3, R0	; IF 1 THEN RO (= -X
;	External program names		LDI	CACON, ARO	AR1 -> CONST. TABLE
			ADDF	*+ARO(IRO),RO	
	GLOBL SIN		NEGF	R0_R3	: R3 <= -X
	.GLOBL ECOS		LDI	CACOF, ARO	; ARO -> COEFF. TABLE
			POP	BP	: UNSAVE DP
;	INTERNAL CONSTANTS		rur	Dr	; UNDAVE DE
	, DATA	. 1	Evalua	TE TRUNCATED (OD	D) SERIES
	C 017 6 (0/(10770 0/DI		MPYF	R0,R0,R2	; R2 <= X**2
NORM	.FLOAT 0.636619772 ; 2/PI		RND	R2	; ROUND X**2
;	POLYNOMIAL COEFFS. FOR SIN(X*2/PI), -1 < X < 1		MPYF	*AR0,R2,R1	; R1 <= X**2*C11
	,		ADDF	*AR0, R1	: R1 <= C9 + R1
SHFT	.FLOAT 1.570796327 ; C1 (PI/2)				,
	.FLOAT -0.6459640968 ; C3		MPYF	R2, R1	: R1 <= X**2*(C9 + R1)
	.FLDAT 0.07969260878 ; C5		ADDF	*AR0 R1	: R1 <= C7 + R1
	.FLOAT -0.00468166687 ; C7		HUDI	·	; KI (= 0/ + KI
	.FLOAT 0.00016025884 ; C9		MPYF	R2.R1	. D1 /- Vax0x(07 + D1)
COF	.FLOAT -0.000003433338 ; C11		ADDF		; R1 <= X**2*(C7 + R1)
			HUUF	*ARO,Ri	; R1 <= C5 + R1
acof	.WORD COF ; ADDRESS OF COEFFS.		RND	R1	: ROUND BEFORE *
			MPYF	R2.R1	; R1 (= X**2*(C5 + R1)
CON	.FLOAT -1.0, 0.0, 1.0, 0.0 ; MAPPING CONSTANTS		ADDF	*AR0, R1	: R1 <= C3 + R1
					, na v= 00 · na
ACON	.WORD CON ; ADDRESS OF CONSTS.		RND	R1	: ROUND BEFORE *
			MPYF	R2,R1	; R1 <= X**2*(C3 + R1)
	.TEXT				
			addf	*ARO,R1	; R1 <= C1 + R1
;	START OF SIN PROGRAM				
SIN:					

292

DP ; SAVE DP @ACOF ; LOAD DATA PAGE POINTER

push LDP

\mathbf{A}
Collection
of
Functions
for
for the
TMS320C30

;

FINISH	FINISH UP SERIES AND RETURN						
LDF	R4, R4	; TEST ORIGINAL X					
LDFN	R3, R0	; IF X < O THEN RO <= -X					
POP	R2	; R2 <= RETURN ADDRESS					
BUD	R2	; RETURN (DELAYED)					
RND	RO	; ROUND BEFORE *					
RND	R1	; ROUND BEFORE *					
MPYF	R1,R0	; R1 <= X*(C1 + R1)					

The second secon

¥	PROGRAM: COS	÷
ŧ		¥
¥	WRITTEN BY: GARY A. SITTON	÷
ŧ	GAS LIGHT SOFTWARE	¥
¥	HOUSTON, TEXAS	÷
ŧ	MARCH 1989.	¥
¥		ŧ
¥	COSINE FUNCTION: RO <= COS(RO).	¥
¥		Ť
¥	APPROXIMATE ACCURACY: 7 DECIMAL DIGITS.	¥
¥	INPUT RESTRICTIONS: NONE.	÷
¥	REGISTERS FOR INPUT: RO (ARGUMENT IN RADIANS).	¥
¥	REGISTERS USED AND RESTORED: DP AND SP.	¥
Ŧ	REGISTERS ALTERED: ARO, IRO, AND RO-4.	×
¥	REGISTERS FOR OUTPUT: RO.	*
¥	ROUTINES NEEDED: ECOS (SIN).	ŧ
¥	EXECUTION CYCLES (MIN, MAX): 46 , 46.	ŧ
¥		¥
¥	NOTE: USES SHFT CONSTANT FROM SIN PROGRAM!	¥
***	***************************************	H¥

; EXTERNAL PROGRAM NAMES

.GLOBL COS .GLOBL ECOS

.TEXT

START OF COS PROGRAM

; cos:

:

PUSH	DP	; SAVE DP
LDP	@ACOF	; LOAD DATA PAGE POINTER
BRD	ECOS	; RO <= COS(X) = SIN(X'), (DELAYED)
RND	R0	: ROUND X
ADDF	@SHFT,R0	RO <= X' = X + PI/2
LDF	R0,R4	, R4 <= X′

RETURN OCCURS FROM SIN !

293

.

	***************************************	PUSH DP	; SAVE DP
PRO	IGRAM: EXP *	LDP @AC7	; LOAD DATA PAGE POINTER
	*	RND RO	; ROUND X
WRI	TTEN BY: GARY A. SITTON *	NEGF R0, R2	; R2 <= -X
	GAS LIGHT SOFTWARE *	LDF RO, R1	; R1 <= X
	HOUSTON, TEXAS *	LDFN R2,R1	; IF X < O THEN R1 <= :X:
	MARCH 1989. *	MPYF @ENRM,R1	; R1 $\langle = X = X / LN(2)$
	*	FIX R1,R3	; R3 <= I = INTEGER OF X
EXF	PONENTIAL FUNCTION: RO <= EXP(RO). *	FLOAT R3,R0	; RO <= FLT. PT. I
	*	SUBF RO, R1	; R1 <= FRACTION OF :X:, 0 <= X < 1
APF	ROXIMATE ACCURACY: 7 DECIMAL DIGITS. *	NEGI R3	; R3 <= -I
INF	PUT RESTRICTIONS: (RO) <= 88.0. *	LSH 24,R3	: MOVE -I TO EXP.
REC	BISTERS FOR INPUT: RO. +	PUSH R3	: SAVE AS INT.
REC	SISTERS USED AND RESTORED: DP AND SP. *	· POPF R3	: R3 <= FLT. PT. 2**~I
REC	SISTERS ALTERED: RO-4. *	LDI @AC7,AR0	ARO -> COEFF. TABLE
REC	SISTERS FOR OUTPUT: RO. *	POP DP	UNSAVE DP
	ITINES NEEDED: FPINV. *	10 24	, ORATE D
	ECUTION CYCLES (MIN, MAX): 44 (RO (= 0), 70. *	: EVALUATE TRUNCATE	CEDIEC
	*****	; EVALUATE TRUNCATE	J JENIES
		RND R1	. DOLWD DECODE *
	External program Names		; ROUND BEFORE *
	EXTERNEL PROVIDE THE CO	MPYF *ARO,R1.	
		ADDF *ARO, RO	; RO <= C6 + RO
	GLOBE EXP		
	.GLOBL FPINV	MPYF R1,R0	; RO <= X*(C6 + RO)
		ADDF *ARO, RO	; R0 <= C5 + R0
	INTERNAL CONSTANTS		
		MPYF R1,R0	; R0 <= X*(C5 + R0)
	.DATA	ADDF *ARO, RO	; RO <= C4 + RO
	SCALING COEFF. FOR 2**-X	MPYF R1,R0	; RO <= X*(C4 + RO)
		ADDF *ARO,RO	; R0 <= C3 + R0
NRM	.FLOAT 1.442695041 ; 1/LN(2)		
		RND RO	; ROUND BEFORE *
	POLYNOMIAL COEFFS. FOR 2**-X, 0 <= X < 1.	MPYF R1,R0	: R0 <= X*(C3 + R0)
		ADDF *ARORO	: R0 <= C2 + R0
	.FLOAT 1.0000000000 ; CO		,
	.FLOAT -0.693147180 ; C1	RND R0	: ROUND BEFORE *
	.FLOAT 0.240226469 ; C2	MPYF R1,R0	: R0 <= X*(C2 + R0)
	.FLOAT -0.055503654 ; C3	ADDF *ARORO	; R0 <= C1 + R0
	.FLOAT 0.009615978 ; C4	HUDE *HIO, NO	; NO (- CI + NO
	.FLOAT -0.001328240 ; C5		DOIND DECODE Y
	.FLUAT 0.000147491 ; C6	RND RO	; ROUND BEFORE *
7	FLOAT -0.000010863 ; C7	MPYF R1,R0	; RO <= X*(C1 + RO)
<i>'</i>	11 CORT 010000 , 07		
C7	WORD C7	; TEST FOR X < O ANI	JRETURN
0/	Workd C/		
	TOUT	LDF R2,R2	; TEST ORIGINAL -X
	, TEXT	BND FPINV	; IF -X < 0 THEN RO <= 1/X, (DELAYE
	17105 15 5VD DD00014	ADDF +ARO, RO	; RO <= 2**-X = CO + RO
	START OF EXP PROGRAM	RND RO	; ROUND BEFORE *
		MPYF R3,R0	; R0 <= 2**-(I + X)
XP:			
		RETS	; RETURN (IF NO FPINV BRANCH)
	SCALE VARIABLE X		

A Collection of Functions for the TMS320C30

******	******		0001 5 1105		
* PR	Rogram: LN +	;	scale var	KIABLE X	
*	ŧ		PUSH I	DP	: SAVE DP
* 46	RITTEN BY: GARY A, SITTON +			PACS	: Load Data Page Pointer
*	GAS LIGHT SOFTWARE *			enico Ro	; SAVE AS FLT, PT.
¥	HOUSTON, TEXAS +			R3	R3 (= INTEGER FORMAT
÷	MARCH 1989. *			-24,R3	: R3 <= E = SIGNED EXP.
¥	••••••••••••••••••••••••••••••••••••••				
* L0	DGARITHM FUNCTION BASE E: R0 (= LN(R0). *			R3,R1	; R1 <= FLT. PT. E VALUE
*				eco, R2	; R2 <= 1.0
* 49	PROXIMATE ACCURACY: 7 DECIMAL DIGITS.			R2,R0	; EXP. RO <= 0 (1 <= X < 2)
	NPUT RESTRICTIONS: RO > 0.0.			R0, R2	; R2 <= X - 1 (0 <= X < 1)
	EGISTERS FOR INPUT: RO. *			elnrm, ro	; RO <= LN(2)
	EGISTERS USED AND RESTORED: DP AND SP. *			R1,R0	; R0 <= E+LN(2)
	EGISTERS ALTERED: ARO AND RO-3.			R0,R3	; R3 <= E*LN(2)
	EGISTERS FOR OUTPUT: RO. +			eace, aro	; ARO -> COEFF. TABLE
	UTINES NEEDED: NONE. *		POP I	DP	; UNSAVE DP
	(ECUTION CYCLES (MIN. MAX): 43.43. *				
		;	EVALUATE	TRUNCATED SERI	ES
*****	***************************************				
	External program names		RND F	R2, R1	; R1 <= RND X
;	EATERNAL PROOMER NERES		MPYF +	*AR0,R1,R0	; R0 <= X*C8
			ADDF +	AR0, R0	R0 <= C7 + R0
	.GLOBL LN				
			MPYF F	R1.R0	: R0 <= X*(C7 + R0)
;	INTERNAL CONSTANTS		ADDF +	ARO, RO	: R0 <= C6 + R0
				,	,
	. DATA		MPYF F	R1.R0	: R0 <= X*(C6 + R0)
				*AR0R0	: R0 <= C5 + R0
;	SCALING COEFFS. FOR LN(1+X)			,	,
			MPYF F	R1.R0	: R0 <= X*(C5 + R0)
LNRM	.FLOAT 0.6931471806 ; LN(2)			*AR0R0	: R0 <= C4 + R0
CO	.FLOAT 1.000000000 ; CO (1.0)		1021		,
			MPYF F	R1.R0	: R0 <= X*(C4 + R0)
÷	POLYNOMIAL COEFFS. FOR LN(1+X), 0 <= X < 1.			*AR0R0	: R0 <= C3 + R0
				-mo ,no	; NO C= CO T NO
	.FLOAT 0.9999964239 ; TOP OF C1		RND F	RO	: ROUND BEFORE *
	.FLOAT -0.4998741238 ; TOP OF C2			R0 R1, R0	; RO (= X*(C3 + RO)
	.FLOAT 0.3317990258 ; TOP OF C3			*AR0R0	
	.FLOAT -0.2407338084 ; TOP OF C4		HUDF 1	*HNU, NU	; R0 <= C2 + R0
	.FLDAT 0.1676540711 ; TOP OF C5		DND 1	PA	: ROUND BEFORE *
	-FLOAT -0.0953293897 : TOP OF C6			RO	
	.FLOAT 0.0360884937 : TOP OF C7			R1,R0	; RO <= X*(C2 + RO)
C8	.FLOAT -0.00645355442 : TOP OF C8		ADDF 1	*ARO,RO	; RO <= C1 + RO
	,				
AC8	.WORD C8	;	AUU IN SO	CALED EXPONENT	ANU RETURN
	. TEXT			R2	; R2 <= RETURN ADDRESS
				R2	; RETURN (DELAYED)
;	start of LN program			RO	; ROUND BEFORE *
,				R1,R0	; RO <= X*(C1 + RO)
LN:			addf i	R3,R0	; R0 <= LN(X) + E*LN(2)

LDF RO,RO RETSLE ; TEST X ; RETURN NOW IF X <= 0

296

A

Collection of Functions for the TMS320C30

*****	***************************************				
	rogram: Atan *	,	SCALE	VARIABLE X	•
	*	· .			
- 	RITTEN BY: GARY A, SITTON *		PUSH	DP	: SAVE DP
	GAS LIGHT SOFTWARE *		LDP	eAC17	: LOAD DATA PAGE POINTER
÷	HOUSTON, TEXAS *		ABSF	R0, R2	; R2 (= 1X1
	MARCH 1989. *		SUBF	@C1.R2	; R2 <= X - 1
¥			BLED	SKIP	: IF IXI > 1 THEN SCALE (DELAYED)
	RC TANGENT FUNCTION: RO <= ATAN(RO). +		RND	RO, R3	R3 <= RND X
* *	AC THROENT FUNCTION: NO (- HTHRONO).		RND	R0, R1	; R1 <= RND X
	PROXIMATE ACCURACY: 7 DECIMAL DIGITS.		LDI	0, IR0	; IRO <= 0, POST SCALE INDEX
	WPUT RESTRICTIONS: NONE. *				
	EGISTERS FOR INPUT: RO. +	;	SCALE	FOR XX > 1	
	EGISTERS USED AND RESTORED: DP AND SP. *				
	EGISTERS ALTERED: ARO, IRO, AND RO-4. *		PUSHF	R1	; SAVE RND X
	EGISTERS FOR OUTPUT: RO (IN RADIANS). *		ABSF	R0,R1	; R1 <= :X:
	DUTINES NEEDED: FDIV. *		addf	@C1,R1	; R1 <= X + 1
	KECUTION CYCLES (MIN, MAX): 30 (:ATAN: <= 1), 69. *		LDF	R2,R0	; RO <= ;X; - 1
*****	***************************************		CALL	FDIV	; R0 <= (¦X¦ − 1)/(¦X¦ + 1)
;	External program names	;	TEST F	'OR X′ < 0	
	.GLOBL ATAN		POPF	R2	: GET ORIGINAL X
	.GLOBL FDIV		BGED	SKIP	: IF X < 0 THEN RO <= -X' (DELAYE
			RND	R0.R3	: R3 <= RND X'
;	INTERNAL CONSTANTS		RND	R0.R1	: R1 <= RND X'
,			SUBI	1, IRO	$r_{1} = 1, (PI/4)$
	, DATA		3051	1,10	; 180 (= -1, (+1/4)
			NEGF	R3, R3	: R3 <= -X'
	SCALING COEFFS. FOR ATAN(X)				
;	SURLING COLDING. FOR HIMAN		SUBI	1,IR0	; IRO <= -2, (-PI/4)
	.FLOAT -0.7853981635 ; -PI/4	SKIP:	MPYF	R1,R1,R0	: RO <= X**2
	.FLOAT 0.7853981635 ; PI/4		LDI	CAC17, ARO	; ARO -> COEFF. TABLE
	.FLOAT 0.0000000000 ; ZERO		POP	DP	; UNSAVE DP
;	POLYNOMIAL COEFFS. FOR ATAN(X), -1 <= X <= 1.	;	evalua	ite truncated (of	D) SERIES
C1	.FLOAT 1.0000000000 ; C1				
~	.FLOAT -0.3333314528 ; C3		RND	R0,R1	; R1 <= RND X**2
	.FLOAT 0.1999355085 ; C5		MPYF	*AR0, R1, R0	; RO <= X**2*C17
			addf	*AR0,R0	; RO <= C15 + RO
	.FLOAT -0.1420889944 ; C7				
	.FLOAT 0.1065626393 ; C9		MPYF	R1,R0	; RO <= X**2*(C15 + RO)
	.FLOAT -0.0752896400 ; C11		addf	*AR0, R0	; RO <= C13 + RO
	.FLOAT 0.0429096138 ; C13				
	.FLOAT -0.0161657367 ; C15		HPYF	R1,R0	; RO <= X**2*(C13 + RO)
C17	.FLOAT 0.0028662257 ; C17		ADDF	*AR0, R0	; RO <= C11 + RO
AC17	.WORD C17		MPYF	R1,R0	; R0 <= X**2*(C11 + R0)
			addf	*AR0, R0	; R0 <= C9 + R0
	. TEXT		DND	P0	DOINT DECODE *
;	start of Atan Program		RND	R0 R1 D0	; ROUND BEFORE *
;			MPYF		; R0 <= X**2*(C9 + R0)
			ADDF	*AR0, R0	: R0 <= C7 + R0

<= -X_ (DELAYED)

ATAN:

	RO	; ROUND BEFORE *	*				***********************	-
	R1,R0	; RO <= X++2+(C7 + RO)	-	PROC	gram: Sqr	1		:
	*AR0, R0	; R0 (= C5 + R0		1077				*
			1	WR(1)		GARY A. SITTON	1405	•
	R0	; ROUND BEFORE *	*			GAS LIGHT SOFTW	HINE.	*
	R1,R0	; RO <= X**2*(C5 + RO)	*			HOUSTON, TEXAS		•
	*AR0, R0	; R0 <= C3 + R0	÷			MARCH 1989.		ŧ
			*					+
	RO	: ROUND BEFORE *	÷	SQUA	are root	FUNCTION: RO <=	= SQRT(R0).	¥
	R1.R0	: R0 (= X**2*(C3 + R0)	ŧ					+
		: R1 <= C1 + R0	ŧ	APPR	ROXIMATE	ACCURACY: 8 DEC	IMAL DIGITS.	*
			* '	INPL	UT RESTRI	CTIONS: RO >= 0	.0.	*
н	JP, POST SCALE B	Y C AND RETURN	÷	REGI	ISTERS FO	R INPUT: RO.		*
	.,		¥			ED AND RESTORED); DP AND SP.	+
	R2	; R2 <= RETURN ADDRESS	*			TERED: RO-4.		
	R2	RETURN (DELAYED)	ž			R OUTPUT: RO.		•
	R1	ROUND BEFORE *				DED: NONE.		
			¥				40 40	
	R3,R1,R0	; RO $\langle = ATAN(X) = X * (1 + RO)$				CLES (MIN, MAX)	• •7 , •7.	-
	*++ARO(1RO), RO	; RO <= ATAN(X) + C (0.0, PI/4 OR -PI/4)	***	*****	*********	************	**********************	191
			;		EXTERNAL	PROGRAM NAMES		
			,					
					.GLOBL	Sert		
			;		INTERNAL	CONSTANTS		
			'					
					DATA			
			CNS	T1	.SET	0.5		
			CNS			1.5		
			CNS			1.103553391	; ADJUSTED 1.0	
			CNS			0.780330086	; ADJUSTED SORT (1/2)	
			Cito			0.700350000	; H00051ED 38(111/2/	
			SMS	w.	WORD	OFF7FFFFH		
			ona	×	.woru	VFF/FFFF		
					TEXT			
					. ICAI			
			;		START OF	SORT PROGRAM.		
		``						
			SOF	RT :				
					LDF	R0, R3	: TEST AND SAVE V	
					RETSLE		RETURN NOW IF V <= 0	
			;		GET APPR	OXIMATION TO 1/	V. FOR V = (1+M)*2**E	
			;		AND 0 <=	M < 1, FOR E E	VEN: X[0] = (1-M/2)*2**-	-E/2
			;				0RT(1/2)*(1-H/2)+2++-E/2	
					PUSH	DP	: SAVE DP	
						eshsk	LOAD DATA PAGE POINTE	R
						RO	; SAVE V AS FLT. PT. V	
						R2	, R2 <= V AS INTEGER	
						eshsk, R2	; R2 <= COMPLEMENT ALL	BUT STON
						R2,R1	; R1 <= (1-M/2)*2**-E	507 DIGN
					-01	ne, 11	; ni \= (1-n/2/*2***C	

A Collection of Functions for the TMS320C30

rnd Mpyf Addf

RND RO MPYF R1, ADDF *AF

RND RO MPYF R1, ADDF *AM

pop Bud RND Mpyf Addf

FINISH UP,

LDI	R2,R4	; R4 <= R1	
LSH	8,R1	; R1 <= R1 EXP. REMOVED	* PROGRAM: FPINV *
ASH	-1,R2	; R2 <= R2 WITH -E/2 EXP.	* · · · · · · ·
PUSH	R2	; SAVE R2 AS INTEGER	* WRITTEN BY: GARY A. SITTON *
POPF	R2	. R2 <= FLT. PT.	* GAS LIGHT SOFTWARE *
LDE	R2. R1	; R1 <= (1-M/2)*2**-E/2	HOUSTON, TEXAS *
LDF	CNST3, R2	: R2 <= 1.1 FOR ODD E	* MARCH 1989. *
LSH	7.84	: TEST LSB OF E (AS SIGN)	•
LDFNN	ecnst4, R2	; IF E EVEN R2 <= 0.78	★ FLOATING POINT INVERSE: R0 <= 1/R0 +
			* * *
NPYF	R2, R1	; RI <= CORRECTED ESTIMATE	* APPROXIMATE ACCURACY: 8 DECIMAL DIGITS. *
POP	DP	; UNSAVE DP	
			INPUT RESTRICTIONS: R0 != 0.0. *
JENERA	te v/2 (uses mi	PYF).	* REGISTERS FOR INPUT: RO. *
			* REGISTERS USED AND RESTORED: DP AND SP. *
PYF	CNST1,R0	; RO <= V/2 TRUNC.	* REGISTERS ALTERED: R0-2 AND R4.
RND	RO	R0 <= RND V/2	* REGISTERS FOR OUTPUT: RO. *
			* ROUTINES NEEDED: NONE. +
NEUTON	ITERATION FOR	$Y(X) = X - V + - 2 = 0 \dots$	* EXECUTION CYCLES (MIN, MAX): 33, 33.
	11000110001100		***************************************
	01 01 00	P2 (~ X[0]**2	
MPYF	R1,R1,R2	; R2 <= X[0]**2	
NPYF	R0, R2	; R2 <= (V/2) * X[0]**2	; External program names
SUBRF	CNST2, R2	; R2 <= 1.5 - (V/2) * X[0]**2	
NPYF	R2,R1	; R1 $(= X[1] = X[0] + (1.5 - (V/2) + X[0] + 2)$.GLOBL FPINV
IPYF	R1,R1,R2	; R2 <= X[1]**2	; INTERNAL CONSTANTS
MPYF	R0, R2	; R2 (= (V/2) * X[1]**2	
SUBRF	CNST2, R2	: R2 <= 1.5 - (V/2) * X[1]**2	.DATA
MPYF	R2.R1	R1 = X[2] = X[1] * (1.5 - (V/2) * X[1] * 2)	
		,	ONE .SET 1.0
MPYF	R1.R1.R2	: R2 <= X[2]**2	TWO SET 2.0
NPYF	R0.R2	; R2 (= (V/2) * X(2)*#2	140 .001 2.0
SUBRF	CNST2.R2	: R2 <= 1.5 - (V/2) * X[2]**2	
			MSK .WORD OFF7FFFFH
MPYF	R2,R1	; R1 $\langle = X[3] = X[2] * (1.5 - (V/2)*X[2]**2)$	
			.TEXT
rnd	R1	; ROUND BEFORE *	
MPYF	R1,R1,R2	; R2 <= X[3]**2	; START OF FPINV PROGRAM
rnd	R2	; ROUND BEFORE *	
MPYF	R0.R2	. R2 <= (V/2) * X[3]**2	FPINV:
SUBRF	CNST2, R2	R2 <= 1.5 - (V/2) * X[3]**2	
RND	R2	ROUND BEFORE *	LDF RO.RO : TEST F
MPYF	R2,R1	; R1 <= X[4] = X[3] * (1.5 - (V/2)*X[3]**2)	RETSZ : RETURN NOW IF F = 0
	nz, nz	; NI (- XI-) - XI-) - (11-) - (11-)	ncisz ; ncionn non trr = 0
INVERT	FINAL RESULT	and return	; GET APPROXIMATION TO 1/F. FOR F = (1+M) * 2**E
			; AND 0 <= M < 1, USE: XEO] = (1-M/2) * 2**-E
POP	R2	; R2 <= RETURN ADDRESS	
BUD	R2	RETURN (DELAYED)	PUSH DP + SAVE DATA PAGE POINTER
RND	R3	: ROUND BEFORE *	LDP @MSK : LOAD DATA PAGE POINTER
RND	R1	: ROUND BEFORE *	PUSHF RO ; SAVE AS FLT. PT. F = (1+M) * 2**E
PYF	R1.R3.R0	: $RO = SQRT(V) = V * SQRT(1/V)$	POP R1 : FETCH BACK AS INTEGER
• 11	n1,n3,nv	1 UA = 2401(14) = 4#240(111)4)	,
			XOR @MSK,R1 ; COMPLEMENT E & M BUT NOT SIGN BIT
			PUSH R1 ; SAVE AS INTEGER, AND BY MAGIC
			POPF R1 : $R1 <= X[0] = (1-H/2) + 2++-E.$
			POP DP ; UNSAVE DP

;

;

;

;

;

;

;

;

;

NEWTON ITERATION FOR: Y(X) = X - 1/F = 0 ... MPYF R1,R0,R4 ; R4 <= F * X[0] ; R4 <= 2 - F * X[0] SUBRF TWO, R4 MPYF R4,R1 ; R1 <= X[1] = X[0] * (2 - F * X[0]) R1,R0,R4 ; R4 <= F * X[1] MPYF SUBRF TW0, R4 ; R4 <= 2 - F * X[1] • R1 <= X[2] = X[1] * (2 - F * X[1]) MPYF R4, R1 MPYF R1,R0,R4 ; R4 <= F * X[2] SUBRF TWO, R4 ; R4 <= 2 - F * X[2] : R1 <= X[3] = X[2] * (2 - F * X[2]) MPYF R4,R1 FOR THE LAST ITERATION: X[4] = (X[3] * (1 - (F * X[3]))) + X[3] ; ROUND F BEFORE LAST MULTIPLY RND R0,R4 RND R1, R0 ; ROUND X[3] BEFORE MULTIPLIES MPYF RO,R4 ; R4 <= F * X[3] = 1 + EPS FINISH ITERATION AND RETURN PO BUI SU MP

**	
¥	PROGRAM: FDIV
٠	*
¥	WRITTEN BY: GARY A. SITTON
ŧ	GAS LIGHT SOFTWARE *
ŧ	HOUSTON, TEXAS
ŧ	APRIL 1989. *
¥	¥
ŧ	FLOATING POINT DIVIDE FUNCTION: RO <= RO/R1.
×	
×	APPROXIMATE ACCURACY: 8 DECIMAL DIGITS. *
¥	INPUT RESTRICTIONS: R1 != 0.0.
*	REGISTERS FOR INPUT: RO (DIVIDEND) AND R1 (DIVISOR).*
*	REGISTERS USED AND RESTORED: DP AND SP. *
٠	REGISTERS ALTERED: R0-4. *
¥	REGISTERS FOR OUTPUT: RO (QUOTIENT). *
¥	ROUTINES NEEDED: FPINV. *
¥	EXECUTION CYCLES (MIN, MAX): 43, 43. +
ŧŧ	***************************************
;	External 'program names

POP	R2	; R2 <= RETURN ADDRESS
BUD	R2	; RETURN (DELAYED)
SUBRF	ONE, R4	; R4 <= 1 - F * X[3] = EPS
mpyf	R0,R4	; R4 <= X[3] * EPS
Addf	R4,R1,R0	; R0 <= X[4] = (X[3]*(1 - (F*X[3]))) + X[3]

; R2 <= RETURN ADDRESS	
; RETURN (DELAYED)	
; R4 <= 1 - F * X[3] = EPS	
; R4 <= X[3] * EPS	
; R0 $\leq X[4] = (X[3]*(1 - (F*X[3]))) + X[3]$	

START	٥F	FDIV	PROGRAM	

.GLOBL FDIV

.GLOBL FPINV

.TEXT

; FDIV:

RND	R0,R3	; R3 <= RND X
LDF	R1,R0	; R1 <= Y
CALL	FPINV	; RO <= 1/Y
RND	RÚ	; ROUND BEFORE *
MPYF	R3,R0	; R0 <= X
RETS		; RETURN

. END

300

*** ¥ ÷

¥ ¥ ***

*******************************				******	÷
ODDODAN. ANATUK ADM	* PKU	gram: Si	NX		:
Program: \$mathx.asm	т ж ырт	TTEN DV.	GARY A. SITTON		÷
EXTENDED-PRECISION, FLOATING-POINT (40-BIT) MATH FUNCTIONS	* #*/1		GAS LIGHT SOFTW		÷
			HOUSTON, TEXAS		*
\$MATHX.ASM CONSISTS OF THE FOLLOWING ROUTINES:	ŧ		MARCH 1989.		¥
	÷				¥
SINX - COMPUTES A 9D SIN(X) FOR ALL X IN RADIANS.		ended pr	ECISION SINE FUN		¥
	*				*
COSX - COMPUTES A 9D COSINE(X) FOR ALL X IN RADIANS.			ACCURACY: 9 DEC		*
EXPX - COMPUTES A 9D EXP(X) FOR ALL (X) =< 88.			ICTIONS: NONE.		*
			SED AND RESTORED		÷
LNX - COMPUTES AN 8D LN(X) FOR ALL X > 0.			LTERED: ARO, IRO.		¥
	* REG	ISTERS F	OR OUTPUT: RO.		ŧ
ATANX - COMPUTES AN 8D ATAN(X) FOR ALL X IN RADIANS.			EDED: FNULTX.		¥
			YCLES (MIN, MAX):		*
SORTX - COMPUTES A 10D SORT(X) FOR ALL $X \ge 0$.	******	********	*************	*********************	*
FPINVX - COMPUTES A 10D 1/X FOR ALL X /= 0.	;	EXTERNA	l program names		
FDIVX - COMPUTES A 10D X/Y FOR ALL X AND ALL Y /= 0.		.GLOBL	SINX		
		GLOBL			
FMULTX - COMPUTES A 10D X*Y FOR ALL X AND ALL Y.		.GLOBL	FMULTX		
		THEFT	L'CONSTANTS		
	;	THIERINH	L CONSTANTS		
		.DATA			
	;	SCALING	COEFFS. FOR SIN	(X)	
	NRM2	.WORD	00000006FH	: BOTTOM OF 2/PI	
	NRM1	WORD	0FF22F983H	; TOP OF 2/PI	
				,	
	;	POLYNOM	IAL COEFFS. FOR S	SIN(X)	
	SHF2	WORD	0000000A3H	; BOTTOM OF C1 (PI/2)	
	SHF1	. WORD		; TOP OF C1 (PI/2)	
		WORD	0000000D1H	; BOTTOM OF C3	
		.WORD	0FFDAA218H 0000000E3H	; TOP OF C3	
		.WORD	000000E3H 0FC2335E0H	; BOTTOM OF C5 : TOP OF C5	
		WORD	0F8E69754H	: TOP OF C7	
		HORD	0F3280B28H	: TOP OF C9	
	COF	WORD	0ED9997B4H	; TOP OF C11	
	ACOF	.WORD	COF	; ADDRESS OF COEFFS.	
	CON			0.0 : MAPPING CONSTS.	
				,	
	acon	.WORD	CON	; ADDRESS OF CONSTS.	
		.TEXT			

A Collection of Functions for the TMS320C30

; SINX:	START	UF SINX PRUGRAM			lof UR	HULIX *ARO,R2 *ARO,R2	;R ;R ;06	2
01000					ADDF	R2, R0, R1	; R	
	PUSH	DP	; SAVE DP				'	
	LDP	enrm1	; LOAD DATA PAGE POINTER	;	TEST F	OR X < O AND RE	Turn	
;	COSX E	NTRY POINT			NEGF	R3, R0	; R(0 -
					BRD	FMULTX	; R(
ECOSX:					POPF	R5	; TE	
					LDFN	R3,R0	; IF	
;	SCALE	AND MAP VARIABLE	κ.		POP	DP	; UN	4SI
	PUSHF	RO	; SAVE ORIGINAL X	;	RETURN	OCCURS FROM FM	ULTX !	
	ABSF	RO	; R0 <= ;X;					
	LDF	enrm1, R1	; R1 <= TOP OF 2/PI					
	OR	enrm2, R1	; OR IN BOTTOM OF 2/PI					
	CALL	FMULTX	; RO <= :X:*2/PI					
	FIX	RO, IRO	; IRO <= INTEGER QUADRANT Q					
	FLOAT	IRO,R1	; R1 <= FLOATING QUADRANT Q					
	SUBF	R1,R0	; R0 <= X, -1 < X < 1					
	NEGF	R0,R3	; R3 <= -X					
	ADDI	1, IR0	; R2 <= Q + 1					
	AND	3, IR0	; IRO <= TABLE INDEX					
	TSTB LDFNZ	2, IRO R3, R0	; LOOK AT 2ND LSB ; IF 1 THEN RO <= -X					
	LDP	RS, RU BACON	; LOAD DATA PAGE POINTER					
	LDF	CACON, ARO	: ARO -> CONST. TABLE					
	ADDF	*+ARO(IRO),RO	; FINAL MAPPING, RO <= X + C					
	NEGF	R0,R3	: R3 <= -X					
	LDI	€ACOF, ARO	; ARO -> COEFF. TABLE					
;	evalua	te truncated ser	ES					
	LDF	R0, R1	; R1 <= X					
	CALL	FMULTX	; RO <= X**2					
	LDF	R0,R1	; R1 <= X**2					
	MPYF	*AR0,R1,R0	; RO <= X**2*C11					
	addf	*AR0,R0	; R0 <= C9 + R0					
	MPYF	R1,R0	; R0 <= X**2*(C9 + R0)					
	addf	*ARO, RO	; R0 <= C7 + R0					
	MPYF	R1,R0	; R0 <= X**2*(C7 + R0)					
	LDF	*AR0,R2	; R2 <= TOP OF C5					
	or	*AR0, R2	; OR IN BOTTOM OF C5					
	addf	R2,R0	; R0 <= C5 + R0					
	CALL	FMULTX	; R0 <= X**2*(C5 + R0)					
	LDF	*AR0,R2	; R2 <≃ TOP OF C3					
	OR	*AR0, R2	; OR IN BOTTOM OF C3					
	addf	R2,R0	; R0 <= C3 + R0					

CALL FMULTX

; R0 <= X**2*(C3 + R0) ; R2 <= TOP OF C1

; RO <= X*R1 = SIN(X), (DELAYED) ; TEST ORIGINAL X ; IF X < O THEN RO <= -X

; OR IN BOTTOM OF C1

; R1 <= C1 + R0

; R0 <= X

UNSAVE DP

START OF SINX PROGRAM

;

36.137

***	*********	**********	*******************	*******	******	******	*********	**********************	******
*	PROGRAM: (COSX		÷	* PR	DGRAM: E	XPX		*
				*	¥				*
¥	WRITTEN BY	GARY A. SI	TTON	+	* WR	TTEN BY	: GARY A. SITTO	DN	*
		GAS LIGHT		¥	*		GAS LIGHT SOM		+
*		HOUSTON, T		÷	*		HOUSTON, TEX		*
	MARCH 1989. *				*		MARCH 1989.	-	¥
*			-	ŧ	*		111001 17071		*
	EXTENDED F	RECISION COS	INE FUNCTION: RO <= COS	(R0). *		TENDED D		AL: RO <= EXP(RO).	
	Extended 1			*	*		NEC. EXTONENTI		÷
÷			9 DECIMAL DIGITS.	*	-			DECIMAL DIGITS.	*
*		RICTIONS: NO							.*
			0 (Argument in Radians)	*			RICTIONS: IRO:	(- 00.0.	
÷			TORED: DP AND SP.	•			FOR INPUT: RO.		Ē
÷			, IRO, AND RO-7.					RED: DPAND SP.	. *
÷		FOR OUTPUT: I					ALTERED: ARO A		ŧ
- ÷		EEDED: ECOSX					FOR OUTPUT: RO.		*
÷			MAX): 165, 165.				EEDED: FMULTX /		*
-	CAEGOTION	CIOLES UNIN,	INA/- 103, 103.					AX): 115 (RO <=O), 160	
÷	-		F2 FROM SINX PROGRAM!		******	*******	************	**********************	******
			**************************************	*	;	EXTERN	al program Name	ES	
	EXTERN	ial program n							
;	EATER	HL FROOMEN R	HTE 3			GLOBL			
	~ ~~	. COSX					FMULTX		
		ECOSX				.GLOBL	FPINVX		
	, GLUBL	ELUSA							
	.TEXT				;	INTERN	AL CONSTANTS		
;	START	OF COSX PROG	RAM			.DATA			
COS	X:				;	SCALIN	G COEFFS. FOR 2	2-**X	
					ENRM2	NORD	000000029H	; BOTTOM OF 1/LN(2))
	PUSH	DP	; SAVE DP		ENRM1	WORD	00038AA3BH	TOP OF 1/LN(2)	
	LDP	enrm1	; LOAD DATA PAGE	POINTER		1 Hone	000001110001	, 101 01 1721(12)	
	BRD	ECOSX	; R0 <= COS(X) =	SIN(X'), (DELAYED)	;	POLYNO	MIAL COEFFS. F	OR 2**-X, 0 <= X < 1.	
	UF	@SHF1,R1	; R1 <= TOP OF P1			WORD	H00000000H	; CO (1.0)	
	OR	eshf 2,R1	; OR IN BOTTOM OF			.WORD	0000000AH	BOTTOM OF C1	
	ADDF	R1,R0	; R0 <= X' = X +	PI/2		. WORD	OFFCE8DE8H	TOP OF C1	
						WORD	00000006EH	BOTTOM OF C2	
- ; -	RETURN	OCCURS FROM	SINX (ALIAS FHULTX) !			WORD	OFD75FDEDH	TOP OF C2	
						WORD	000000046H	BOTTOM OF C3	
						.WORD	0FB9CA833H	; TOP OF C3	
						WORD	0F91D8C56H	TOP OF C4	
						.WORD	OF6D1E7A9H	; TOP OF C5	
						. WORD	0F31AA7D7H	; TOP OF C6	
					C7	. WORD	OEFC9BD9CH	; TOP OF C7	
					AC7	. WORD	C7		
						.TEXT			

; START OF EXPX PROGRAM

A Collection of Functions for the TMS320C30

;	SCALE	WARIABLE X	
	PUSH	DP	; SAVE DP
	LDP	eac7	; LOAD DATA PAGE POINTER
	NEGF	R0, R2	;R2 <= -X
	LDF	R0, R1	; R1 <= X
	LDFN	R2,R0	; IF X < 0 THEN R1 <= \X
	LDF	CENRH1,R1	; R1 <= TOP OF 1/LN(2)
	OR	CENRH2,R1	; OR IN BOTTOM OF 1/LN(2)
	CALL	FHULTX	; R0 <= X = 1X1/LN(2)
	FIX	R0, R3	; R3 <= I = INTEGER OF X
	FLOAT	R3, R1 R1, R0, R1	; R1 <= FLT. PT. I
	SUBF	K1, K0, K1	; R1 <= FRACTION OF (X), 0 <= X < 1
	NEGI LSH	R3 24,R3	;R3 <= −I ;MOVE −I TO EXP.
	PUSH	24,83 R3	; SAVE AS INT.
	POPF	60	; R3 <= FLT. PT. 2**-1
	LDI		; ARO -> COEFF. TABLE
	POP	DP	; UNSAVE DP
;	Evalua	te truncated sep	NES
	NPYF	#AR0,R1,R0	; RO <= X*C7
	addf	*AR0,R0	; R0 <= C6 + R0
	MPYF	R1.R0	: R0 <= X*(C6 + R0)
	ADDF	*AR0, R0	; R0 <= C5 + R0
	MPYF	R1,R0	: R0 <= X*(C5 + R0)
	ADDF	*AR0, R0	; RO <= X*(C5 + RO) ; RO <= C4 + RO
	MPYF	R1,R0	$RO \le X*(C4 + RO)$
	LDF	*AR0, R4	; R0 <= X*(C4 + R0) ; R4 <= TOP OF C3
	OR	*AR0R4	: OR IN BOTTOM OF C3
	addf	R4,R0	; R0 (= C3 + R0
	MPYF	R1,R0	: RO (= X*(C3 + RO)
	LDF	*AR0, R4	; R4 <= TOP OF C2
	OR	#AR0, R4	; OR IN BOTTOM OF C2
	ADDF	R4, R0	; R0 <= C2 + R0
	CALL	FNULTX	: R0 <= X*(C2 + R0)
	LDF	*AR0, R4	; R4 <= TOP OF C1
	OR	*AR0, R4	; OR IN BOTTOM OF C1
	addf	R4,R0	; R0 <= C1 + R0

BND	FPINVX	; IF -X < 0 THEN RO <= 1/X, (DELAYED)
ADDF	*AR0, R0, R1	: R1 <= 2**-X = CO + RO
MPYF	R3, R1, R0	R0 <= 2**-(I + X) TRUNC.
LDM	R1,R0	; RO (= FULL MANTISSA

; RETURN (IF NO FPINVX BRANCH)

RETS

- LDF R2,R2
- ? ; TEST ORIGINAL -X

******	*******	************	********************************
	GRAM: LN		*
*			
		GARY A. SITTO	
¥ ≖ ₩11	I IEN DI-	GAS LIGHT SOF	
•		HOUSTON, TEXA	
		MARCH 1989.	N -
+ +		SHALE 1707.	
			BASE E: RO (= LN(RO).
	ENDED PR	EC. LOOHRINN	DHOLE NU (- LNINU).
*			
		ICTIONS: R0 >	
		OR INPUT: RO.	
			ED: DP AND SP. *
		ltered: aro an	
		OR OUTPUT: RO.	
		EDED: FMULTX.	
		YCLES (MIN, MA	
******	*******	***********	********
			-
;	EXTERNA	il program name	5
	.GLOBL		
	.GLODL	FNULTX	
;	INTERNA	l constants	
	. DATA		
	SCALING	G COEFFS. FOR L	N(1+X)
UNRM2			; BOTTON OF LN(2)
LNRM1	. WORD	OFF317217H	; TOP OF LN(2)
;	POLYNOP	IIAL COEFFS. FO	OR LN(1+X), 0 ⊂= X < 1.
C0	FLOAT	1.0	; CO (1.0)
	. NORD	0000000FFH	
	. NORD	OFF7FFFC3H	; TOP OF C1
	. NORD	0000000B4H	; BOTTOM OF C2
	. HORD	OFEB0107FH	; TOP OF C2
	. NORD	00000000991	BOTTOM OF C3
	NORD	OFE29E18FH	TOP OF C3
		000000097H	BOTTOM OF C4
		OFD897D13H	TOP OF C4
		000000041H	BOTTOM OF C5
		OFD2BADB2H	TOP OF C5
		0000000E7H	BOTTOM OF C6
		OFCBCC3F1H	; TOP OF C6
		00000043H	BOTTON OF C7
		0FB130187H	; TOP OF C7
8	. NORD	OF9AC879FH	TOP OF C8
		v onvoia n	;

AC8	WORD	C8	
	.TEXT		
;	START	of lnx program	
LNX:			
	LDF	R0, R0	; TEST X
	RETSLE		; RETURN NOW IF X <= 0
;	SCALE	VARIABLE X	
	PUSH	DP	; SAVE DP
	LDP	eacs	; LOAD DATA PAGE POINTER
	PUSHF	RO	; SAVE AS FLT. PT.
	POP	R3	; R3 <= INTEGER FORMAT
			; R3 <= E = SIGNED EXP.
	FLOAT	-24,R3 R3,R1 @C0,R2 P3_P0	, R1 <= FLT. PT. E VALUE
	LDF	@C0.R2	m () (
	LDE	R2, R0	; EXP. R0 <= 0 (1 <= X < 2)
	SUBRF	R0. R2	; R2 <= X - 1 (0 <= X < 1)
	LDF	ELNRM1_RO	; RO <= TOP OF LN(2)
	OR	ecu, R2 R2, R0 R0, R2 el.NRM1, R0 el.NRM2, R0 FMULTX R0, R3	; OR IN BOTTOM OF LN(2) ; R0 <= E+LN(2)
	CALL	FMULTX RO,R3 CACS,ARO	: R0 (= E*LN(2)
	LDF	R0, R3	; R3 <= E+LN(2)
	LDI	CACS, ARO	; ARO -> COEFF. TABLE
	POP	DP	; UNSAVE DP
; .	evalua	te truncated ser	NES
	LDF	R2,R1	; R1 <= X
	MPYF	*AR0,R1,R0	; R0 <= X*C8
	LDF	*AR0 R2	: R2 <= TOP OF C7
	OR	*AR0, R2 *AR0, R2	, OR IN BOTTOM OF C7
	ADDF	R2,R0	; RO <= C7 + RO
	MPYF	R1,R0	; R0 <= X*(C7 + R0)
	LDF	*AR0, R2	; R2 <= TOP OF C6 ; OR IN BOTTOM OF C6
	OR		; OR IN BOTTOM OF C6
	addf	R2,R0	; RO <= C6 + RO
	MPYF	R1,R0	; R0 <= X*(C6 + R0)
	LDF	*AR0, R2 *AR0, R2	; R2 <= TOP OF C5 ; OR IN BOTTOM OF C5
	OR	*AR0, R2	; OR IN BOTTOM OF C5
	addf	R2,R0	; R0 <= C5 + R0
	CALL	FHULTX	; R0 <= X*(C5 + R0)
	LDF	*AR0, R2	; R0 <= X*(C5 + R0) ; R2 <= TOP OF C4
	OR	*AR0, R2	; OR IN BOTTOM OF C4
	ADDF		; R0 <= C4 + R0
			-
	CALL	FILLTX	; R0 <= X*(C4 + R0)
	LDF	*AR0,R2	; R2 <= TOP OF C3

A Collection of Functions for the TMS320C30

ŗ

or Adof	+AR0, R2 R2, R0	; OR IN BOTTOM OF C3 ; R0 <= C3 + R0
LDF	+AR0, R2	; R2 (= TOP OF C2
LDF	+AR0, R2	; R0 <= X*(C2 + R0) ; R2 <= TOP OF C1 ; OR IN BOTTOM OF C1 ; R0 <= C1 + R0
call Add in	FRULTX Scaled exponent.	; RO <= X*(C1 + RO)
addf	R3,R0	; R0 <= LN(X) + E#LN(2)
RETS		; RETURN

		TANX	
W	RITTEN BY	: GARY A. SITTO	N
		GAS LIGHT SOF	TWARE
		HOUSTON, TEXA	IS
		MARCH 1989.	
Ε	xtended p	RECISION ARC TA	NGENT: RO <= ATAN(RO).
		E Accuracy: 8 I	
		RICTIONS: NONE.	
		FOR INPUT: RO.	
		USED AND RESTOR	
		ALTERED: ARO, I	
		FOR OUTPUT: RO	
		EEDED: FMULTX,	
			X): 210 (¦ATANX¦<=1), 3
***	*******	***********	******
	EXTERN	al program name	S
	. CI OBI	ATANX	
		FMULTX	
		FDIVX	
	102002		
	INTERN	al constants	
	. DATA		
	SCALIN	G COEFFS. FOR A	TAN(X)
	. WORD	00000005DH	; BOTTOM OF -PI/4
	WORD	OFFB6F025H	TOP OF -PI/4
	WORD	000000A2H	; TOP OF -PI/4 ; BOTTOM OF PI/4
	WORD	OFF490FDAH	TOP OF PI/4
	WORD	00000000H	BOTTOM OF ZERO
	WORD	080000000H	; BOTTOM OF ZERO ; TOP OF ZERO
	POLYNO	MIAL COEFFS. FO	R ATAN(X), −1 <= X <= 1
	, WORD	00000000H	: TOP OF C1 (1.0)
	WORD	00000006EH 0FED55594H	, TOP OF C3
		0000000D9H	, BOTTOM OF C5
	WORD	OFD4CBBE4H	; TOP OF C5
	. WORD	OFD4CBBE4H 0000000FFH	BOTTOM OF C7
	WORD		, TOP OF C7
			; BOTTOM OF C9
	WORD	000000056H 0FC5A3D83H	; TOP OF C9
	WORD		BOTTOM OF C11
			; TOP OF C11
	WORD	OFCE5CE8BH 0000000BFH	BOTTOM OF C13

306	C17	. MORD . MORD	ofafb91feh of73bd74ah	; TOP OF C15 ; TOP OF C17	ADDF	R2,R0	; RO <= C13 + RO
•					MPYF	R1,R0	; R0 <= X**2*(C13 + R0)
	AC17	. NORD	C17		LDF	*AR0, R2	; R2 <= TOP OF C11
					OR	*AR0, R2	; OR IN BOTTOM OF C11
		.TEXT			ADDF	R2,R0	; R0 <= C11 + R0
	;	start	OF ATANX PROGRAM		CALL	FNULTX	; RO <= X**2*(C11 + RO)
					LDF	*AR0, R2	: R2 <= TOP OF C9
	ATANX:				OR OR	*AR0, R2	OR IN BOTTOM OF C9
					ADDF	R2,R0	; R0 (= C9 + R0
	;	SCALE	VARIABLE X				,
		PUSH	DP	: SAVE DP	CALL	FNULTX	; R0 <= X**2*(C9 + R0)
		LDP	eAC17	: Load data page pointer	LDF	*AR0, R2	; R2 <= TOP OF C7
				•	OR	*AR0, R2	; OR IN BOTTOM OF C7
		ABSF	R0, R2	; R2 <= 1X1	ADDF	R2,R0	; RO <= C7 + RO
		SUBF	@C1,R2	$R_2 \le 1X_1 - 1$			
		BLED	SKIP	; IF IXI > 1 THEN SCALE (DELAYED)	CALL	FHULTX	; R0 <= X**2*(C7 + R0)
		LOF	R0, R3	; R3 <= X	LDF	*AR0, R2	; R2 <= TOP OF C5
		LDF	R0,R1	; R1 <= X	OR	*AR0, R2	; OR IN BOTTOM OF C5
		LDI	0, IR0	; IRO <= O, POST SCALE INDEX	addf	R2,R0	; R0 <= C5 + R0
	;	SCALE	FOR XI > 1		CALL	FNULTX	: R0 <= X**2*(C5 + R0)
					LDF	*AR0, R2	R2 (= TOP OF C3
		PUSHF	RO	; SAVE X	OR	*AR0, R2	; OR IN BOTTOM OF C3
		ABSE	R0,R1	; R1 <= 1X;	ADDF	R2,R0	; R0 <= C3 + R0
		adof	@C1,R1	; R1 <= 1X; + 1	HDD	112,110	; 10 (= 03 1 110
\mathbf{F}		LDF	R2, R0	; RO <= ;X; - 1	CALL	FNULTX	: R0 <= X**2*(C3 + R0)
0		CALL	FDIVX	; R0 <= $(X_1 - 1)/(X_1 + 1)$	UNLL		; NO (- XH2/NOS / NO/
olle	;	test f	FOR X' < 0		; FINISH	UP	
ŝ					ADDF	*AR0, R0, R1	: R1 <= C1 + R0
tic.		POPF	R4	; GET ORIGINAL X	LDF	R3, R0	RO <= X (SIGNED)
ž		BGED	SKIP	; IF X < 0 THEN RO <= -X' (DELAYED)	CALL	FHULTX	; R0 <= ATANX(X) = X*(1 + R0)
0.		LDF	R0, R3	; R3 <= X'	NOP	*ARO++(IRO)	: ARO -> C (0.0, PI/4 OR -PI/4)
5		LUF	R0,R1	; R1 <= X'			, ,
Fu		SUBI	2, IR0	; IRO <= -2, (PI/4)	; ADD IN	POST SCALE VALU	je c and return
nc		NEGF	R0, R3	; R3 <= -X'	POP	R4	; R4 <= Return address
t.		SUBI	2, IR0	; IRO <= -4, (-PI/4)	BUD	R4	
9					LDF		; RETURN (DELAYED)
S	9KIPi	CALL	FHULTX	; RO <= X++2		*AR0,R1	; R1 <≃ TOP OF C
5		LDI	CAC17, ARO	: ARO -> COEFF. TABLE	OR	*ARO,R1	; OR IN BOTTOM OF C
or		POP	DP	; UNSAVE DP	ADDF	R1,R0	; RO <= ATAN(X) + C
A Collection of Functions for the TMS320C30		EWILU	ATE TRUNCATED (OD	0) SERIES			
T		LDF	R0,R1	: R1 <= X++2			
N.		HPYF	#AR0,R1,R0	; R0 <= X++2+C17			
S		ABOF	*AR0, R0	: R0 <= C15 + R0			
20		MANN,	, nv	1 NO 1- 010 T NU			
õ		HPYF	R1,R0	; R0 <= X++2+(C15 + R0)			
30		LDF	+AR0, R2	; R2 <= TOP OF C13			
5		OR	+AR0, R2	OR IN BOTTOM OF C13			

A Collection of Functions for the TMS320C30

*****	***************************************	*******		LSH	8,R1
* PR	ogram: Sartx	+		ASH	-1,R4
ŧ		*	-	PUSH	R4
* WR	ITTEN BY: GARY A. SITTON	+	1	Popf	R4
*	GAS LIGHT SOFTWARE	±		LDE	R4,R1
•	HOUSTON, ' TEXAS	+		LDF	@CNST3,R2
+	MARCH 1989.	ŧ		LSH	7,R5
*		+	1	LDFNN	@CNST4,R2
+ A₽	PROXIMATE ACCURACY: 10 DECIMAL DIGITS.	*		MPYF	R2, R1
* IN	PUT RESTRICTIONS: R0 >= 0.0.	*			
+ RE	GISTERS FOR INPUT: RO.	+	;	JENERAT	E V/2 (USES
* RE	GISTERS USED AND RESTORED: DP AND SP.	+			
+ RE	GISTERS ALTERED: R0-7.	*		MPYF	CNST1,R0
* RE	GISTERS FOR OUTPUT: RO.	+		LDM	R3, R0
* R0	UTINES NEEDED: FHULTX.	*			,
	ECUTION CYCLES (MIN, MAX): 138, 138.	+	;	NEWTON	ITERATION FO
*****	***************************************	*******	,		
				MPYF	R1,R1,R2
;	External program names			MPYF	R0, R2
				SUBRF	CNST2.R2
	.GLOBL SARTX			MPYF	R2, R1
	-GLOBL FMULTX		,	• • •	
				MPYF	R1,R1,R2
;	INTERNAL CONSTANTS			MPYF	R0, R2
	•			SUBRF	CNST2, R2
	.DATA			NPYF	R2, R1
			;	• ··	112,112
CNST1	.SET 0.5			MPYF	R1,R1,R2
CNST2	.SET 1.5			MPYF	R0, R2
CNIST3	FLOAT 1.103553391 ; ADJUSTED 1.0			SUBRF	CNST2, R2
CNST4	FLOAT 0.780330086 ADJUSTED SQRT(1	/2)		MPYF	R2,R1
	,				112,111
SMSK	.WORD OFF7FFFFH		;	LDF	R0,R2
				LDF	R1,R0
	TEXT			CALL	FMULTX
				LDF	R1,R4
:	START OF SQRTX PROGRAM.			LDF	R2, R1
				LDF	R4, R2
SORTX:				CALL	FMULTX
				SUBRF	CNST2, RO
	LDF RO,R3 : TEST AND SAVE V			LDF	R2,R1
	RETSLE ; RETURN NOW IF V			CALL	FMULTX
	,			J. Marke	THOLTA
	GET APPROXIMATION TO 1/V. FOR V = (1+M)*	2**E	;	INVERT	FINAL RESULT
	AND 0 <= M < 1, FOR E EVEN: X[0] = (1-M/2		,		TINE RECEI
, t	AND FOR E ODD: X[0] = SQRT(1/2)*(1-M/2)*2			BRD	FMULTX
				LDF	R3, R1
	PUSH DP ; SAVE DP			POP	DP
	LDP &SMSK ; LOAD DATA PAGE	POINTER		NOP	-
		PT. V = (1+M)*2**E		~~~	
	POP R4 ; R4 <= V AS INTE		,	RETURN	OCCURS FROM
	XOR @SMSK,R4 ; R4 <= COMPLEMEN		5		CCCORS FROM
	LDI R4,R1 ; R1 <= (1-M/2)*2				
	LDI R4,R5 : R5 <= R1	-			

8,R1	; R1 <= R1 EXP. REMOVED
-1,R4	, R4 <= R4 WITH -E/2 EXP.
R4	; SAVE R4 AS INTEGER
R4	; R4 <= FLT. PT.
R4, R1	; R1 <= (1-M/2)*2**-E/2
R4,R1 @CNST3,R2	; R2 <= 1.1 FOR ODD E
7,R5	TEST USB OF F (AS SIGN)
@CNST4,R2	; IF E EVEN R2 <= 0.78
R2,R1	; R1 <= CORRECTED ESTIMATE
TE V/2 (USES MF	YF).
CNST1,R0	: RO <= V/2 TRUNC.
R3,R0	: RO <= V/2 FULL PREC.
10,10	, NO CO WZ YOLL THEC.
ITERATION FOR	$Y(X) = X - V + 2 = 0 \dots$
R1,R1,R2	; R2 <= X[0]**2
R0, R2	; R2 <= (V/2) * X[0]**2
CNST2, R2	; R2 <= 1.5 - (V/2) * X[0]**2
R2,R1	; R1 <= X[1] = X[0] * (1.5 - (V/2)*X[0]**2)
P1 P1 P2	. P2 /- V[1]##2
R0,R2	; R2 <= X[1]**2 ; R2 <= (V/2) * X[1]**2
CNST2,R2	; R2 <= 1.5 - (V/2) * X[1]**2
R2,R1	$R_1 \leq X[2] = X[1] * (1.5 - (V/2)*X[1]**2)$
112,112	, NI C- MES - MEIS - (110 - (172)-MEIS-E/
R1,R1,R2	; R2 <= X[2]**2
RO, R2 CNST2, R2	; R2 <= (V/2) * X[2]**2
CNST2,R2	; R2 <= 1.5 - (V/2) * X[2]**2
R2,R1	; R1 $\langle = X[3] = X[2] * (1.5 - (V/2)*X[2]**2)$
R0,R2	; R2 <= V/2
R1, R0	; RO <= X[3]
FMULTX	; RO <= X[3]**2
R1,R4	; R4 <= X[3]
R2, R1	; R1 <= V/2
R4, R2	; R2 <= X[3]
FNULTX	; R0 <= (V/2) * X[3]**2
CNST2, RO	; RO (= 1.5 - (V/2) * X[3]**2
R2, R1	; R1 <= X[3]
FMULTX	; R0 <= X[4] = X[3] * (1.5 - (V/2)*X[3]**2)
FINAL RESULT A	ND RETURN
FMULTX	; R0 = SQRT(V) = V*SQRT(1/V) (DELAYED)
R3, R1	; R1 <= V
DP	; UNSAVE DP
	; DEAD CYCLE
I OCCURS FROM FN	ULTX !

308

***	***************************************	ŧ.
*	PROGRAM: FPINVX	¥
*		ŧ
÷	WRITTEN BY: GARY A. SITTON	¥
÷	GAS LIGHT SOFTWARE	ł
•	HOUSTON, TEXAS	¥
¥	MARCH 1989.	ŧ
÷		¥
ŧ	EXTENDED PREC. FLT. PT. INVERSE: R0 <= 1/R0.	ŧ
÷		¥
*	APPROXIMATE ACCURACY: 10 DECIMAL DIGITS.	ŧ
÷	INPUT RESTRICTIONS: RO != 0.0.	¥
÷	REGISTERS FOR INPUT: RO.	ŧ
÷	REGISTERS USED AND RESTORED: DP AND SP.	¥
	REGISTERS ALTERED: RO-1 AND R4-7.	ŧ
	REGISTERS FOR OUTPUT: RO.	¥
÷		ŧ
	EXECUTION CYCLES (MIN, MAX): 76, 76.	ŧ
		ŧ

0

External program names

.GLOBL FPINVX .GLOBL FMULTX

Internal constants ;

. DATA

.SET ONE 1.0 TNO .SET 2.0

OFF7FFFFFH MSK .WORD

.TEXT

START OF FPINVX PROGRAM ŧ

FPINVX:

;

LDF	R0,R0	;	TEST F				
RETSZ		;	RETURN	NON	IF	F	Ξ

GET APPROXIMATION TO 1/F. FOR F = (1+M) * 2**E AND 0 <= M < 1, USE: X[0] = (1-M/2) * 2**-E \$ ŧ

PUSH	DP	; SAVE DP
LDP	ensk	; LOAD DATA PAGE POINTER
PUSHF	RO	: SAVE AS FLT. PT. F = (1+H) * 2**E
POP	R1	; FETCH BACK AS INTEGER
XOR	ensk, R1	COMPLEMENT E & M BUT NOT SIGN BIT
PUSH	R1	; SAVE AS INTEGER, AND BY MAGIC
POPF	R1	R1 <= X[0] = (1-H/2) * 2**-E.
POP	DP	; UNSAVE DP

NEWTON	ITERATION FOR: Y	$(X) = X - 1/F = 0 \dots$
MPYF	,,	; R4 <= F * X[0]
SUBRF	TWO, R4	; R4 <= 2 - F * X[0]
MPYF	R4,R1	; R1 <= X[1] = X[0] * (2 - F * X[0])
MPYF	R1,R0,R4	; R4 <= F * X[1]
SUBRF	TWO,R4	R4 <= 2 - F ★ X[1]
MPYF	R4, R1	; R1 <= X[2] = X[1] * (2 - F * X[1])
MPYF	R1,R0,R4	; R4 <= F * X[2]
SUBRF	TWO, R4	; R4 <= 2 - F * X[2]
MPYF	R4, R1	; R1 <= X[3] = X[2] * (2 - F * X[2])
for the	LAST ITERATION:	X[4] = (X[3] * (1 - (F * X[3]))) + X[3]
CALL	FNULTX	; R0 <= F * X[3] = 1 + EPS
SUBRF	ONE, RO	: R0 <= 1 - F * X[3] = EPS
CALL	FMULTX	: R0 (= X[3] * EPS
addf	R1,R0	; R0 <= X[4] = (X[3]*(1 - (F*X[3]))) + X[3
RETS		; RETURN
. END		

· •

;

. PROGRAM: FDIVX WRITTEN BY: GARY A. SITTON ٠ GAS LIGHT SOFTWARE HOUSTON, TEXAS MARCH 1989. . ٠ EXTENDED PRECISION DIVIDE: RO <= RO/R1. 4 ٠ APPROXIMATE ACCURACY: 10 DECIMAL DIGITS. INPUT RESTRICTIONS: R1 != 0.0. ٠ REGISTERS FOR INPUT: RO (DIVIDEND) AND R1 (DIVISOR).* ٠ * REGISTERS USED AND RESTORED: DP AND SP. * REGISTERS ALTERED: R0-7. * REGISTERS FOR OUTPUT: R0 (QUOTIENT). * ROUTINES NEEDED: FHULTX AND FPINVX. * EXECUTION CYCLES (MIN, MAX): 107, 107. External program names ; .GLOBL FDIVX .GLOBL FPINVX GLOBL FHULTX

.TEXT

; START OF FDIVX PROGRAM

FDIVX:

LDF	R0,R3	;R3 <= X
LDF	R1, R0	; R1 <= Y
CALL	FPINVX	; R0 <= 1/Y
LDF	R3,R1	; R1 <= X
BR	FHULTX	; R0 <= X/Y

; RETURN OCCURS FROM FINULTX !

**************** * PROGRAM: FMULTX ŧ WRITTEN BY: GARY A. SITTON × GAS LIGHT SOFTWARE HOUSTON, TEXAS MARCH 1989. EXTENDED PRECISION MULTIPLY: RO <= RO*R1. APPROXIMATE ACCURACY: 10 DECIMAL DIGITS. ¥ ¥ INPUT RESTRICTIONS: NONE. REGISTERS FOR INPUT: RO. * REGISTERS USED AND RESTORED: DP AND SP. REGISTERS ALTERED: RO AND R4-7. ÷ * REGISTERS FOR OUTPUT: RO. ROUTINES NEEDED: NONE. ÷ * EXECUTION CYCLES (MIN, MAX): 20, 20. EXTERNAL PROGRAM NAMES . .GLOBL FMULTX

.TEXT

START OF FMULTX PROGRAM

FMULTX:

.

ABSF	R0,R4	; R4 <= :XA:
XOR	R1,R0	; RO <= SIGN INFO.
ABSF	R1, R7	; R7 <= :XB;
MPYF	R4, R7, R6	; R6 <= A*B
LDF	R4,R5	R5 <= 1XA1
ANDN	OFFH,R5	, R5 <= A = XA - EA*2**-24
SUBRF	R4, R5	; R5 <= EA*2**-24
MPYF	R7,R5	; R5 <= B*EA*2**-24
ADDF	R6,R5	R5 <= A*B + B*EA*2**-24
LDF	R7,R6	R6 <= 1XB1
andn	OFFH, R6	; R6 <= B = XB - EB*2**-24
SUBRF	R7,R6	; R6 <= EB*2**-24
MPYF	R4,R6	; R6 <= A*EB*2**-24
ADDF	R6,R5	, R5 <= !XA*XB! = A*B + (B*EA+A*EB)*2**-24
NEGF	R5,R6	; R6 <= - (XA*XB)

TEST FOR XA*XB < 0 AND RETURN

POP	R4	; R4 <= RETURN ADDRESS
BUD	R4	; RETURN (DELAYED)
LDF	R0,R0	; TEST ORIGINAL (XA ^ XB)
LDFN	R6, R5	; IF XA*XB < 0 THEN R5 <≃ -:XA*XB;
LDF	R5,R0	; RO <= XA*XB

a manager

A THE REAL PROPERTY AND A DESCRIPTION OF

Ľ	ĸ
	-
<	∍

ł	PROGRAM: \$MATHI.ASM
ł	INTEGER (32-BIT) MATH ROUTINES
•	SWATHI.ASM CONSISTS OF THE FOLLOWING ROUTINES:
•	ILOG2 ~ COMPUTES M = LOG2(N). N=C 2**M FOR USE WITH RADIX 2 FFT
ŀ	PROGRAMS.
ł	INULT - COMPUTES A 64-BIT PRODUCT OF TWO 32-BIT NUMBERS.
e F	IDIV ~ COMPUTES THE QUOTIENT AND REMAINDER OF TWO 32-BIT NUMBERS.
F LA Ú	

¥¥	***************************************	*****
¥	PROGRAM: ILOG2	÷
ŧ		¥
*	WRITTEN BY: GARY A. SITTON	*
¥	GAS LIGHT SOFTWARE	×
*	HOUSTON, TEXAS	÷
¥	MARCH 1989.	¥
¥		÷
¥	INTEGER LOG BASE 2: R0 <= (INTEGER) LOG2(R0).	*
¥		÷
¥	INPUT RESTRICTIONS: R0 > 0.	*
¥	REGISTERS FOR INPUT: RO.	¥
¥	REGISTERS USED AND RESTORED: SP.	¥
¥	REGISTERS ALTERED: IRO-1 AND RO.	¥
¥	REGISTERS FOR OUTPUT: RO.	¥
¥	ROUTINES NEEDED: NONE.	¥
**	***************************************	****

; External program names

.GLOBL ILOG2

.TEXT

; START OF ILOG2 PROGRAM

IL062:

	LDI	1,IR0	; IRO <= I (INIT. 1)
	LDI	-1,IR1	; IR1 <= M (INIT1)
LOOP:	CMPI	IRO,RO	; COMPARE I TO N
	BGTD	LOOP	; LOOP IF N > I (DELAYED)
	LSH	1,IRO	; I <= 2∗I
	ADDI	1,IR1	; M = M + 1
	CMPI	IRO,RO	; COMPARE I TO N
	LDI Rets	IR1,R0	; RO <= LOG2(N) ; RETURN

A Collection of Functions for the TMS320C30

-	***************************************	**
•	PROGRAM: INULT	ŧ
•		ŧ
٠	WRITITEN BY: GARY A. SITTON	*
•	GAS LIGHT SOFTWARE	÷
•	HOUSTON, ' TEXAS	¥
	NARCH 1989.	÷
		*
	INTEGER 32 X 32 MULTIPLY: R1, R0 <= R0+R1.	+
	RESULT IS THE 64 BIT PRODUCT OF TWO 32 BIT INPUTS.	*
	INPUT RESTRICTIONS: NONE.	¥
	REGISTERS FOR INPUT: RO AND R1.	ŧ
	REGISTERS USED AND RESTORED: SP.	÷
	REGISTERS ALTERED: ARO-1 AND RO-4.	÷
*	REGISTERS FOR OUTPUT: R1 (UPPER) AND R0 (LOWER).	÷
	ROUTINES NEEDED: NONE.	÷
-		**
;	External program names	
	GLODI THEFT	

	lsh Addi	DONE AR1,R1 R4,R2,R0 R3,R1	; IF >= 0 THEN DONE (DELAYED) ; R1 <= UPPER 16 BITS OF P2+P3 ; R0 <= W0 = LOWER WORD OF THE PRODUCT ; R1 <= W1 = UPPER WORD OF THE PRODUCT
;	NEGATE 1	The product	IF NUMBERS WERE OF OPPOSITE SIGN
		0,R0 0,R1	; R0 <= -₩0 ; R1 <= -₩1 (WITH BORROW)

; RETURN

DONE: RETS

JULUUL 1 TUL

.TEXT

START OF INULT PROGRAM

; INULT:

XOR	R0,R1,AR0	; ARO <≃ SIGNUM (RO+R1)
ABSI	RÛ	; RO <= 1X1
ABSI	Ri	; R1 <= :Y:

SEPARATE MULTIPLIER AND MULTIPLICAND IN TWO PARTS ;

LDI	-16, AR1	; AR1 <= -16 (FOR SHIFTS)
LSH	AR1, R0, R2	; R2 (= X1 = UPPER 16 BITS OF {X}
and	OFFFFH, RO	; RO <= XO = LOWER 16 BITS OF :X:
LSH	AR1,R1,R3	; R3 <= Y1 = UPPER 16 BITS OF IY
and	OFFFFH, R1	; R1 <= Y0 = LOWER 16 BITS OF !Y!

CARRY OUT THE MULTIPLICATION ;

MPYI	R0,R1,R4	; R4 <= X0¥Y0 = P1
MPYI	R3,R0	; RO <= XO#Y1 = P2
MPYI	R2, R1	; R1 (= X1+Y0 = P3
ADDI	R0, R1	; R1 <= P2+P3
MPYI	R2, R3	; R3 <= X1*Y1 = P4

PUT THE PRODUCTS TOGETHER

LDI	R1,R2	; R2 <= P2+P3
LSH	16,R2	; R2 (= LOWER 16 BITS OF P2+P3
CMPI	0, ARO	; CHECK THE SIGN OF THE PRODUCT

;

PROGRAM	: IDIV		*
			÷
WRITTEN	BY: GARY A. SIT	TON	*
	GAS LIGHT S	OFTWARE	
	HOUSTON, TE	XAS	¥
	MARCH 1989.		+
			*
			*
INTEGER	32 / 32 DIVIDE:	RO, R1 <= R0/R1.	¥
		IENT AND IREMAINDER!.	*
			÷
INPUT R	ESTRICTIONS: R1	!= 0.	+
REGISTE	RS FOR INPUT: RO	(DIVIDEND) AND R1 (DIVI	SOR).*
REGISTE	RS USED AND REST	ORED: SP.	+
REGISTE	RS ALTERED: IRO-	1 AND R0-3.	÷
REGISTE	rs for output: r	0 (QUOTIENT) AND	*
R1	(!REMAINDER!).		¥
ROUTINE	s needed: None.		ŧ
*******	************	**********************	******
EVT	ernal program na	WE C	
EAI	ENNIL PROONED NE	nc.)	
.GL	OBL IDIV		
STA	rt of IDIV progr	AM	
.TE	YT		
	~ `		
IV:			
DET	ERMINE SIGN OF R	ESULT. GET ABSOLUTE VAL	ue of operands.
XOR	R0. R1. R2	: R2 <= SIGNUM (R0/	R1)
	I RO	; R0 <= 1X1	
ABS	I R1	: R1 (= Y	
		•	
TES	t input values		
CHEP	I RO,RI	: COMPARE DIVISOR T	กฎบบาทคงก
		* COLLINE DIVISION 1	* *********

SHIFT	Count for	DIVISOR, AND AS REPEAT COUNT FOR SUBC.
FLOAT	R0, R3	; R3 <= NORMALIZED DIVIDEND
PUSHF	R3	PUSH AS FLOAT
POP	IR1	; IR1 <= INTEGER
LSH	-24, IR1	; IR1 <= DIVIDEND EXPONENT
FLOAT	R1, R3	: R3 <= NORMALIZED DIVISOR
PUSHF	R3	PUSH AS FLOAT
POP	IRO	: IRO <= INTEGER
LSH	-24, IRO	; IRO <= DIVISOR EXPONENT

NORMALIZE OPERANDS. USE DIFFERENCE IN EXPONENTS AS

		; IR1 <= DIFFERENCE IN EXPONENTS
LSH	IR1,R1	; R1 <= ALIGNED DIVISOR WITH DIVIDEND
DO IR1	+1 SUBTRACT &	SHIFTS.
RPTS		; REPEAT IR1+1 TIMES
SUBC	R1,R0	; R0 <= 2*(R0 - R1)
Mask o	FF THE LOWER I	IR1+1 BITS OF RO
LDI	R0, R1	; R1 <= :REMAINDER, QUOTIENT;
SUBRI	31, IR1	; IR1 <= 32 - (IR1+1)
LSH	IR1,R0	; RO <= RO SHIFT LEFT IR1 ; IR1 <= -IR1
NEGI	IR1	; IR1 <= -IR1
LSH	IR1,R0	; RO <= :X:/:Y:
SUBRI	-32, IR1	; IR1 <= -(IR1+1)
LSH	IR1,R1	; R1 <= ;REMAINDER;
Check	sign and negat	te result if necessary.
		; R3 <= -1X1/1Y1
ASH	-31,R2 R3,R0	; TEST SIGN BIT
LDINZ	R3, R0	; IF SET RO <= -RO
	0, R0	; SET STATUS FROM RESULT
RETS		; RETURN
Return	ZERO QUOTIENT	г.
LDI	R0, R1	; R1 <= {REMAINDER}
LDI	0, R0	; RO <= O QUOTIENT
RETS		; RETURN

.END

;

ţ

;

;

ZERO:

;

***************************************	***************************************
	* PROGRAM: *CORMULT
PROGRAM: SVECTOR. ASM	*
	* WRITTEN BY: GARY A. SITTON
VECTOR UTILITIES	* GAS LIGHT SOFTWARE
	 HOUSTON, TEXAS
SVECTOR.ASM CONSISTS OF THE FOLLOWING ROUTINES:	 FEBRUARY 1989.
	* · · · ·
*CORHULT - IN-PLACE COMPUTATION OF THE COMPLEX VECTOR PRODUCT OF THO	* COMPLEX IN-PLACE FREQUENCY DOMAIN CORRELATION:
COMPLEX ARRAYS USING THE COMPLEX CONJUGATE OF THE SECOND	★ C1 <= C1 ★ CONJ(C2), C1 AND C2 ARE BOTH OF LENGTH
ARRAY.	* N, AND C1 = (X1 + I*Y1) AND CONJ(C2) = (X2 - I*Y2).
	*
*CONHULT - IN-PLACE COMPUTATION OF THE COMPLEX VECTOR PRODUCT OF TWO	* MCORNULT ENTRY PROTOCOL:
COMPLEX ARRAYS.	* VARIABLES FOR INPUT:
	 \$IAD1 -> X1[0], \$IAD2 -> Y1[0],
*CBITREV ~ IN-PLACE BIT REVERSE PERMUTATION ON A COMPLEX ARRAY WITH	* \$\$AD1 -> X2[0], \$\$AD2 -> Y2[0],
SEPARATE REAL AND IMAGINARY ARRAYS.	* \$N = N (LENGTH), \$PARHS = DATA PAGE.
	 INPUT RESTRICTIONS: \$N > 0.
+FMIEEE - IN-PLACE FAST CONVERSION OF AN IEEE ARRAY TO A THS320C30	* REGISTERS ALTERED: RC, DP, ARO-3 AND RO-3.
ARRAY.	¥
	* RCORNULT ENTRY PROTOCOL:
*TOIEEE - IN-PLACE FAST CONVERSION OF A TMS320C30 ARRAY TO AN IEEE	* REGISTERS FOR INPUT:
ARRAY.	* ARO -> X1[0], AR1 -> Y1[0], AR2 -> X2[0],
	* AR3 -> Y2[0], RC = N (LENGTH).
*VECHULT - IN-PLACE MULTIPLIES A CONSTANT TIMES AN ARRAY.	* INPUT RESTRICTIONS: RC > 0.
	 REGISTERS ALTERED: RC, ARO-3 AND RO-3.
*CONMOV - MOVES (FILLS) A CONSTANT INTO AN ARRAY.	ŧ
	* REGISTERS USED AND RESTORED: SP.
*VECMOV - MOVES (COPIES) AN ARRAY INTO ANOTHER ARRAY.	 REGISTERS FOR OUTPUT: NONE.
	* ROUTINES NEEDED: NONE.
**********************	***************************************

.TEXT MEMORY BASED PARAMETER ENTRY

EXTERNAL MEMORY ADDRESSES

EXTERNAL VARIABLE ADDRESSES

GLOBL \$PARMS

.GLOBL \$N

.GLOBL \$IAD1

.GLOBL \$IAD2

.GLOBL \$SAD1

GLOBL \$SAD2

EXTERNAL PROGRAM NAMES

GLOBL RCORMULT

START OF PROGRAM AREA

;

;

;

ş

;

; PARAMETER PAGE ADDRESS

; ARRAY LENGTH N

: ADDRESS OF INPUT X1

ADDRESS OF INPUT Y1

ADDRESS OF INPUT X2

; ADDRESS OF INPUT Y2

.GLOBL MCORMULT ; MEMORY ENTRY FOR COMPLEX (CORR.) MULTIPLY

; REGISTER ENTRY FOR COMPLEX (CORR.) MULTIPLY

NCORMUL	T:		
	LDP LDI LDI LDI LDI LDI	esn, RC esiadi, ARO esiad2, AR1 essad1, AR2	; ARO -> X1[0] ; AR1 -> Y1[0]
;	REGISTE	r Based paramete	r entry
RCORMUL	T:		
;	COMPLEX MULTIPLY (CORRELATION) LOOP		
	SUBI	1,RC	; RC <= N - 1
11 L00P1: 11	rptb Mpyf Mpyf Addf Mpyf Subf Subf Stf	#AR0, #AR2, R1 *AR1, #AR3, R3 #AR2++, #AR1, R0 R1, R3, R2 #AR0, #AR3++, R1 R1, R0, R3 R2, #AR0++	; R1 <= X1[]=Y2[], INCR. AR3 ; R3 <= Y1[]=X2[]] - X1[]=Y2[] ; X1[]] <= R2, INCR. AR0 AND
	RETS		; RETURN

***	***************************************	*****
¥	PROGRAM: *CONMULT	*
ŧ		*
¥	WRITTEN BY: GARY A. SITTON	+
ŧ	GAS LIGHT SOFTWARE	*
¥	HOUSTON, TEXAS	÷
ŧ	APRIL 1989.	¥
¥		÷
ŧ	COMPLEX IN-PLACE FREQUENCY DOMAIN CONVOLUTION:	¥
×	C1 <= C1 * C2, C1 AND C2 ARE BOTH OF LENGTH	÷
ŧ	N, AND C1 = $(X1 + I * Y1)$ AND C2 = $(X2 + I * Y2)$.	*
¥		÷
٠	MCONHULT ENTRY PROTOCOL:	¥
¥	VARIABLES FOR INPUT:	÷
¥	\$IAD1 -> X1[0], \$IAD2 -> Y1[0],	*
*	\$SAD1 -> X2[0], \$SAD2 -> Y2[0],	*
ŧ	\$N = N (LENGTH), \$PARMS = DATA PAGE.	ŧ
¥	INPUT RESTRICTIONS: \$N > 0.	+
÷	REGISTERS ALTERED: RC, DP, ARO-3 AND RO-3.	¥
¥		÷
*	RCONMULT ENTRY PROTOCOL:	¥
¥	REGISTERS FOR INPUT:	+
ŧ	ARO \rightarrow X1[0], AR1 \rightarrow Y1[0], AR2 \rightarrow X2[0],	*
*	AR3 \rightarrow Y2[0], RC = N (LENGTH).	*
-	INPUT RESTRICTIONS: RC > 0.	:
* +	REGISTERS ALTERED: RC, ARO-3 AND RO-3.	*
	PEATATERS LIPER AND DESTORED. OD	:
	REGISTERS USED AND RESTORED: SP. REGISTERS FOR OUTPUT: NONE.	*
:	REGISTERS FOR OUTPUT: NUME. ROUTINES NEEDED: NOME.	:
-	KUUIINES NEEDED: NUNE.	*
***	***************************************	

; External memory addresses

.GLOBL \$PARMS ; PARAMETER PAGE ADDRESS

; External variable addresses

GLOBL	\$N	; Array Length N
GLOBL	\$IAD1	; ADDRESS OF INPUT X1
GLOBL	\$IAD2	; ADDRESS OF INPUT Y1
GLOBL	\$SAD1	; ADDRESS OF INPUT X2
GLOBL	\$SAD2	; ADDRESS OF INPUT Y2

External program names

.GLOBL MCONHULT ; MEMORY ENTRY FOR COMPLEX (CONV.) MULTIPLY .GLOBL RCONMULT ; REGISTER ENTRY FOR COMPLEX (CONV.) MULTIPLY

; START OF PROGRAM AREA

.TEXT

MEMORY BASED PARAMETER ENTRY

;

;

.

HCONHUL	LT:		
	LDP LDI LDI LDI LDI LDI LDI REGIST	esn, RC esiadi, Aro esiad2, Ari	; AR3 -> Y2[0]
	-		
RCONHUL			
;	COMPLE	X MULTIPLY (CONVO	LUTION) LOOP
	SUBI	1,RC	; RC <= N - 1
11 L00P2: 11	RPTB MPYF MPYF SUBF MPYF ADDF STF STF	*AR0, *AR2, R1 *AR1, *AR3, R3 *AR2++, *AR1, R0 R3, R1, R2 *AR0, *AR3++, R1 R1, R0, R3	
	RETS		; RETURN

***	***************************************	÷ .
¥	PROGRAM: *CBITREV	ŕ
¥	•	ŕ
¥	WRITTEN BY: GARY A. SITTON	ł
¥	GAS LIGHT SOFTWARE	÷
¥	HOUSTON, TEXAS	ŧ.
¥	MARCH 1989.	F
¥		ł.
ŧ	BIT REVERSE INDEX MAP TWO REAL ARRAYS AS A SINGLE *	F
¥	COMPLEX ARRAY WITH THE SWAPPING DONE IN-PLACE.	ŀ
ŧ	$X[I], Y[I] \langle - \rangle X[J], Y[J], WHERE J = BR(I).$	F
¥	LENGTH OF ARRAYS N >= 4 IS ABSOLUTELY REQUIRED.	F
ŧ		F
¥	MCBITREV ENTRY PROTOCOL:	ŧ
¥	VARIABLES FOR INPUT:	ŕ
¥	\$IAD1 -> X[0], \$IAD2 -> Y[0],	F
ŧ	\$N = N (LENGTH), \$PARMS = DATA PAGE. *	F
¥	INPUT RESTRICTIONS: \$N >= 4.	ŧ
ŧ	REGISTERS ALTERED: RC, DP, IRO, ARO-3 AND RO-3. *	F
¥		
¥	RCBITREV ENTRY PROTOCOL:	F
¥	REGISTERS FOR INPUT:	ŀ
¥	ARO -> X[O], AR1 -> Y[O], RC = N (LENGTH). *	ŧ
¥	INPUT RESTRICTIONS: RC >= 4.	F
¥	REGISTERS ALTERED: RC, IRO, ARO-3 AND RO-3.	÷
¥		ŀ
¥	REGISTERS USED AND RESTORED: SP.	÷
¥	REGISTERS FOR OUTPUT: NONE.	ł
ŧ	ROUTINES NEEDED: NONE,	ŧ
***	***************************************	ŕ

EXTERNAL MEMORY ADDRESS		EXTERNAL	MEMORY	ADDRESSE
-------------------------	--	----------	--------	----------

.GLOBL \$PARMS ; PARAMETER PAGE ADDRESS

EXTERNAL VARIABLE ADDRESSES ;

.GLOBL	\$N	; ARRAY LENGTH N
GLOBL	\$IAD1	; ADDRESS OF INPUT X
GLOBL	\$IAD2	ADDRESS OF INPUT Y

EXTERNAL PROGRAM NAMES ;

.GLOBL MCBITREV ; MEMORY ENTRY FOR COMPLEX BIT REVERSE .GLOBL RCBITREV ; REGISTER ENTRY FOR COMPLEX BIT REVERSE

START OF PROGRAM AREA ;

.TEXT

MEMORY BASED PARAMETER ENTRY :

MCBITREV:

	LDP LDI LDI LDI	€\$PARMS ; LOAD DATA PAGE POINTER €\$N,RC ; RC <= N €\$IADI,ARO ; ARO -> ARRAY X €\$IAD2,AR1 ; ARI -> ARRAY Y
;	REGISTE	r Based Parameter Entry
RCBITRE	EV:	
	ldi Subi LSH LDI NOP LDI	RC, IR0 ; IR0 (= N 3, RC ; RC (= N - 3 -1, IR0 ; IR0 (= N/2 FOR BIT REVERSE AR0, AR2 ; AR2 -> ARRAY X (BIT REV.) +AR2++(IR0)B ; INCR. BR(AR2) (OUTSIDE LOOP) +ARA++ ; INCR. AR0 (OUTSIDE LOOP) +AR1, AR3 ; AR3 -> ARRAY Y (BIT REV.)
;;		Reverse swap on both arrays g the oth and n-1st elements
	Bged Nop	LOOP3 ; REPEAT LOOP N-2 TIMES AR2,AR0 ; COMPARE AR2 TO AR0 LOOP3 ; IF AR0 >= AR2, LOOP (DELAYED) +AR1++ ; INCR. AR1 +AR3++(IR0)B ; INCR. BR(AR3) +AR0++,R0 ; R0 <= X[1], INCR. AR0
11 11 11	LDF LDF STF STF STF STF	#AR2,R2 ; R2 <= X[J] #AR1,R1 ; R1 <= Y[I] #AR3,R3 ; R3 <= Y[J] R0,#AR2 ; X[J] <= R0 R2,=→AR0 ; X[I] <= R2 R1,#AR3 ; Y[J] <= R1 R3,#4R1 ; Y[I] <= R3
L00P3:	nop Rets	#AR2++(IRO)B ; INCR. BR(AR2) ; RETURN

****	********	*****
¥	PROGRAM: *FMIEEE	+
¥		*
*	WRITTEN BY: GARY A. SITTON	+
ŧ	GAS LIGHT SOFTWARE	*
¥	HOUSTON, TEXAS	•
÷	MARCH 1989.	*
* *	144Ch 1767.	
	CONVERT AN ARRAY OF IEEE FLOATING-POINT NUMBERS	TO .
	TMS320C30 FLOATING-POINT FORMAT. ASSUMES NO: IN	e., *
	NAN, OR DENORMALIZED NUMBERS.	*
¥		+
	MFMIEEE ENTRY PROTOCOL:	¥
¥	VARIABLES FOR INPUT:	+
ŧ	\$IAD1 \rightarrow X[O], \$N = N (LENGTH),	*
¥	\$PARMS = DATA PAGE.	+
ŧ	INPUT RESTRICTIONS: \$N > 0.	¥
¥	REGISTERS ALTERED: RC, DP, ARO-1 AND RO-1.	÷
¥		*
¥	RFMIEEE ENTRY PROTOCOL:	÷
ŧ	REGISTERS FOR INPUT:	*
¥	ARO \rightarrow X[O], RC = N (LENGTH).	+
¥	INPUT RESTRICTIONS: RC > 0.	*
¥	REGISTERS ALTERED: RC, ARO-1 AND RO-1.	+
ŧ		*
¥	REGISTERS USED AND RESTORED: SP.	+
		+
*	ROUTINES NEEDED: NONE.	
		-
;	External memory addresses	
'		
	.GLOBL \$PARMS ; PARAMETER PAGE ADDRESS	3
	,	
;	EXTERNAL VARIABLE ADDRESSES	
,		
	CLODI KN . APPAV I ENGTH N	
	.GLOBL \$N ; ARRAY LENGTH N .GLOBL \$IAD1 ; ADDRESS OF INPUT X	
	. OLOBE #INDI ; NDDRESS OF INFOT X	
	External program Names	
;	EXTERNAL FROMHIN MARES	
	.GLOBL MFMIEEE ; MEMORY ENTRY FOR IEEE	
	.GLOBL RFMIEEE ; REGISTER ENTRY FOR IEE	E -> "C30 CONVERSION
;	CONSTANTS FOR BOTH CONVERSIONS	
	DATA	
	. DATA	
CTAE		
	.WORD OFF000000H	
	.WORD 07F000000H	
	.WORD 08000000H	
	.WORD 081000000H	

Taba	.WORD	CTAB		****	***********
		-		×	PROGRAM: *TOIEEE *
;	START	of program area		÷	ŧ
	.TEXT				WRITTEN BY: GARY A. SITTON *
	. IEAI			*	GAS LIGHT SOFTWARE *
;	HENORY	BASED PARAMETER	ENTRY	*	HOUSTON, TEXAS *
,				*	APRIL 1989. *
NFHIEEE				÷	CONVERT AN ARRAY OF THS320C30 FLOATING-POINT *
					NUMBERS TO IEEE FLOATING-POINT FORMAT. ZERO *
	LDP	esparm s	; LOAD DATA PAGE POINTER		IS THE ONLY SPECIAL CASE.
	LDI	esn, RC	; RC <≃ N	¥	· · · · · · · · · · · · · · · · · · ·
	미	€\$IAD1,AR0	; ARO -> IEEE ARRAY	÷	MTOIEEE ENTRY PROTOCOL: *
				٠	VARIABLES FOR INPUT: *
;	REGISTE	er based paramete	RENTRY	¥	$IAD1 \rightarrow XIO3$, $I = N (LENGTH)$, $*$
				*	\$PARMS = DATA PAGE. *
RFMIEEE				ŧ	INPUT RESTRICTIONS: \$N > 0. *
	0007			*	REGISTERS ALTERED: RC, DP, ARO-1 AND RO-1. *
	sub i LDP		; RC <= N - 1	*	* RTOIEEE ENTRY PROTOCOL: *
			; load data page pointer ; ari -> constant table	÷	RTOIEEE ENTRY PROTOCOL: * REGISTERS FOR INPUT: *
	601	Elmon, not	; HRI / CONDINNI INDEE	*	ARO -> X[O], RC = N (LENGTH).
;	IEEE -2	C30 CONVERSION	1.00P	*	INPUT RESTRICTIONS: RC > 0. *
,				*	REGISTERS ALTERED: RC, ARO-1 AND RO-1. +
	RPTB	LOOP4	; REPEAT LOOP N TIMES	ŧ	*
	and	*AR0, *AR1, R0	; REPLACE FRACTION WITH 0	*	REGISTERS USED AND RESTORED: SP. +
	ADD I	*ARO, RO	; SHIFT SIGN AND EXPONENT INSERTING O	¥	REGISTERS FOR OUTPUT: NONE. *
	LDIZ	*+AR1(1),R0	; IF ALL ZERO, LOAD 'C30 0.0	¥	ROUTINES NEEDED: NONE. *
	LDI	*AR0,R1	; TEST ORIGINAL NUMBER	¥	*
	BGED	LOOP4	; IF >≈ 0, STORE NUMBER (DELAYED)		Note: *Toieee shares the ctab table from *Fmieee *
	SUBI	*+AR1(2),R0	; REMOVE EXPONENT BIAS (127)	****	***************************************
	PUSH POPF	R0 R0	; SAVE AS AN INTEGER		EXTERNAL MEMORY ADDRESSES
	FUFF	ĸ	; UNSAVE AS A FLT. PT. NUMBER	;	EXTERNAL HERONY HIDRESSES
	NEGF	R0	; NEGATE 'C30 NUMBER		.GLOBL \$PARMS ; PARAMETER PAGE ADDRESS
L00P4:	STF	R0,*AR0++	; STORE 'C30 NUMBER, INCR. ARO	;	EXTERNAL VARIABLE ADDRESSES
	RETS		: RETURN		.GLOBL \$N ; ARRAY LENGTH N
			,		.GLOBL \$IAD1 ; ADDRESS OF INPUT X
				;	EXTERNAL PROGRAM NAMES
					.GLOBL MTOIEEE ; MEMORY ENTRY FOR 'C30 -> IEEE CONVERSION
					.GLOBL RTOIEEE ; REGISTER ENTRY FOR 'C30 -> IEEE CONVERSION
				;	START OF PROGRAM AREA
					.TEXT
				;	MEMORY BASED PARAMETER ENTRY
				MTOI	DIEEE:

ž

	LDP	es parms	; LOAD DATA PAGE POINTER	**1	***********	*********	*******	***********************	***
			; RC <= N	÷	PROGRAM: *\	/ECMULT			¥
				*					¥
	LDI	@\$IAD1,AR0	; ARO -> 'C30 ARRAY		WRITTEN BY:	GARY A. S	TTTON		*
				*		GAS LIGHT		æ	
;	REGISTER	r based parameter	ENTRY	÷		HOUSTON,		u	*
				-					
RTOIEEE				*		February	1989.		
				÷					*
	SUBI	1,RC	: RC <= N - 1	*				I] <= X[I]*C, C IS A	÷
			LOAD DATA PAGE POINTER	÷	Constant an	nd the Arra	Y X IS (OF LENGTH N ≻= 1.	*
				¥					÷
	LDI	etaba, ari	; AR1 -> CONSTANT TABLE	÷	MVECHULT EN	TRY PROTOC	OL:		¥
				÷	VARIABI	ES FOR INP	UT:		*
;	′C30 ->	IEEE CONVERSION	LOOP	+		AD1 -> X[0]		(LENGTH)	*
				÷		NST = C, \$F			-
	RPTB	L00P5	; REPEAT LOOP N TIMES	÷					
	ABSF	+ARO, RO	TEST INUMBER:			RESTRICTION			*
			IF == 0, LOAD FAKE 0.0	¥	REGISTE	RS ALTERED	÷ĸc, bi	P, ARO AND RO-1.	*
			SHIFT OFF SIGN BIT	÷					*
		- 1 -	SAVE AS A FLT. PT.	*	RVECMULT EN	NTRY PROTOC	OL:		÷
			·	ŧ	REGISTE	ERS FOR INP	UT:		*
			; TEST ORIGINAL NUMBER	¥	ARC) -> X[0],	RO = C,	RC = N (LENGTH).	÷
			; IF >= 0, STORE NUMBER (DELAYED)	÷		RESTRICTION			+
	POP .	RO	; UNSAVE AS AN INTEGER	¥		ERS ALTERED			+
	ADDI	*+AR1(2),R0	; ADD EXPONENT BIAS (127)	+			,		*
	LSH	-1,R0	; Adjust for Sign bit		REGISTERS L		etopen.	ep	
		•		÷	REGISTERS F			51.	
	OR	*+AR1(3),R0	; NEGATE IEEE NUMBER						
	Un			*	ROUTINES NE				*
	STI	R0, #AR0++	: STORE IEEE NUMBER, INCR. ARO	***	***********	*********	******	**********	+++
L00P5:	511	KU, THRUTT	; STURE TEEE MURDER, INCR. HAV						
				ş	EXTERN	nl memory a	DDRESSE	6	
	RETS		; RETURN						
					.GLOBL	\$PARMS	; PA	RAMETER PAGE ADDRESS	
				;	EXTERNA	NL VARIABLE	ADDRES	SES	
					.GLOBL	SN	 ARI 	ray length n	
						\$CNST		DRESS OF CONSTANT C	
						\$IAD1		DRESS OF INPUT X	
						******	,		
					EXTERN	AL PROGRAM	NAMEC		
				;	EATERN	HL PROORHIN	INHIIC Q		
					CI 00		-		CTOD MULTIPLY
						INVECTIVET		10ry Entry for scalar - Ve	
					GLOBL	RVECMULT	; HE	Gister Entry for Scalar -	VECTOR MULTIPLY
				;	START (of program	area		
					.TEXT				
				;	MEMORY	BASED PARA	METER EI	VTRY	
				NVE	ECHULT:				
					LDP	es parms		Load data page pointer	
					LDP	€\$PARMS €\$N,RC		; load data page pointer ; RC <= N	

Ŕ

318

A Collection of Functions for the TMS320C30

	LDI LDF	esiadi, aro escnst, ro	; ARO -> X[O] ; RO <= C
;	REGISTE	r based paramete	er entry
RVECHUL	.T:		
;	CHIPI Blt	RO, #ARO, R1 O, RC	; COMPARE RC TO O ; IF RC < 0 THEN SKIP LOOP
ii Skipi:	RPTS NPYF STF STF	,	; REPEAT INST. N-1 TIMES ; R1 <= C*X[1+1] ; X[1] <= C*X[1] ; X[N-1] <= C*X[N-1]
	RETS		; RETURN

**	**********
¥	PROGRAM: *CONMOV +
+	*
¥	WRITTEN BY: GARY A. SITTON +
¥	GAS LIGHT SOFTWARE *
¥	HOUSTON, TEXAS +
÷	FEBRUARY 1989. +
¥	+
÷	SCALAR -> VECTOR MOVE: X[1] <= C, C IS A *
¥	CONSTANT AND THE ARRAY X IS OF LENGTH N. +
¥	•
¥	NCONMOV ENTRY PROTOCOL: *
ŧ	VARIABLES FOR INPUT: *
¥	
ŧ	\$CNST = C, \$PARMS = DATA PAGE. *
¥	INPUT RESTRICTIONS: \$N > 0. +
*	REGISTERS ALTERED: RC, DP, ARO, AND RO. *
×	•
÷	RCONMOV ENTRY PROTOCOL: *
¥	REGISTERS FOR INPUT: *
÷	ARO \rightarrow X[O], RO = C, RC = N (LENGTH). *
¥	INPUT RESTRICTIONS: RC > 0. +
÷	REGISTERS ALTERED: RC, ARO. *
¥	+
	REGISTERS USED AND RESTORED: SP. *
	REGISTERS FOR OUTPUT: NONE. *
	ROUTINES NEEDED: NONE. *
**	***************************************
;	EXTERNAL MEMORY ADDRESSES
	.GLOBL \$PARMS ; PARAMETER PAGE ADDRESS
;	EXTERNAL VARIABLE ADDRESSES
	.GLOBL \$N ; ARRAY LENGTH N
	GLORI SCNST ADDRESS OF CONSTANT C

GLOBL	\$CNST	; ADDRESS OF C	ONSTANT
GLOBL	\$IAD1	; ADDRESS OF I	NPUTX

; EXTERNAL PROGRAM NAMES

.GLOBL	MCONMOV	; MEMORY ENTRY FOR CONSTANT TO VECTOR MOVE	
.GLOBL	RCONMOV	; REGISTER ENTRY FOR CONSTANT TO VECTOR MOVE	

; START OF PROGRAM AREA

.TEXT

MEMORY BASED PARAMETER ENTRY

MCONMOV:

LDP	@\$PARMS	; LOAD DATA PAGE POINTER
LDI	@\$N,RC	; RC <= N

LDI	2\$ IAD1, ARO	: ARO -> X[0]	***	**********	***********	************************	
LDF	e\$CNST, RO	; R0 <= C	÷	PROGRAM: *\	/ECMOV		*
	20007,00	,	¥				÷
REGISTE	r based paramete	RENTRY	¥	WRITTEN BY:	GARY A. SITT		*
			¥		GAS LIGHT SO		+
:			÷		HOUSTON, TEX		*
			¥		FEBRUARY 198	9.	+
SUBI	1,RC	: RC <= N - 1	*				÷
			¥	VECTOR MOVE	: Y[]] <= X[]], I = 0,, N-1 (N \geq 1).	*
SCALAR	TO VECTOR MOVE L	.00P	÷				*
			*		TRY PROTOCOL:		*
RPTS	RC	; REPEAT INST. N TIMES	*		ES FOR INPUT:		*
STF	R0, #AR0++	: X[1] (= C	¥		AD1 -> X[O], \$		*
			*			\$PARMS = DATA PAGE.	÷.
RETS		; RETURN	*		RESTRICTIONS:	C, DP, ARO-1, AND RO.	
			÷	REGISTE	INS HETERED. N	C, Dr, HKO-1, HKD KO.	
			÷	RVECMON ENT	TRY PROTOCOL:		
			¥		RS FOR INPUT:		+
			+			-> YEOJ, RC = N (LENGTH).	
			¥		ESTRICTIONS:		*
			¥			C, ARO-1, AND RO.	*
			¥			, , , , , , , , , , , , , , , , , , , ,	*
			ŧ	REGISTERS L	ISED AND RESTO	RED: SP.	*
			¥	REGISTERS F	FOR OUTPUT: NO	NE.	+
			÷	ROUTINES NE	EDED: NONE.		*
			***	**********	*********	********	*****
			;	EXTERNA	N. MEMORY ADDR	ESSES	
				.GLOBL	\$PARMS	; Parameter page address	
					NL VARIABLE AD		
			;	LATENNE	AL VHRIHDLE HD	UNESSES	
				.GLOBL	SN	; Array Length N	
						ADDRESS OF INPUT X	
						ADDRESS OF INPUT Y	
			;	EXTERNA	nl program nam	ES	
				.GLOBL	NVECHOV	MEMORY ENTRY FOR VECTOR TO	VECTOR MOVE
						REGISTER ENTRY FOR VECTOR	
			;	start (of program are	A	
				.TEXT			
			;	MEMORY	BASED PARAMET	ER ENTRY	
			MVE	ECMOV:			
				LDP	es parms	; LOAD DATA PAGE POINTER	
				LDI	esn, RC	; RC <= N	
				LDI	esiadi ARO	; ARO -> X[0]	

320

A Collection of Functions for the TMS320C30

; RCONMOV:

;

LDI LDF

RETS

.END

; RETURN

;	LDI Registe	esiad2,ari Er Based Parane	; AR1 -> Y[0] Ter entry	**************************************
RVECHO	v:			* RADIX 2 FFT ROUTINES *
	SUBI LDF CHPI BLT	2,RC #ARO++,RO 0,RC SKIP2	;RC <= N - 2 ;R0 <= X101 ;COMPARE RC TO 0 ;IF RC < 0 THEN SKIP LOOP	SFFT2.ASM CONSISTS OF THE FOLLOWING ROUTINES: CFFFT2 - COMPLEX DIF FORMARD RADIX 2 FFT USING SEPARATE REAL AND IMAGINARY ARRAYS AND 3/4 CYCLE SINE TABLE. *
;	VECTOR	NOVE LOOP		 CIFFT2 - COMPLEX DIT INVERSE RADIX 2 FFT USING SEPARATE REAL AND IMAGINARY ARRAYS AND 3/4 CYCLE SINE TABLE (DOES NOT INCLUDE
	RPTS LDF STF	RC #AR0++,R0 R0,#AR1++	; REPEAT INST. N-1 TIMES ; RO <= X[I+1] ; MOVE X[1] TO Y[1]	+ THE 1/N SCALE FACTOR. +
SKIP2:	STF	R0, #AR1	; MOVE XEN-13 TO YEN-13	

***	****************	*********************************		LDI	IRO, IR1	; IR1 <= N
*		*		LSH	-2, IR1	; IR1 <= N/4, OFFSET FOR COSINE
¥	PROGRAM: CFFFT2	÷		LDI	0. AR6	• AR6 <= K (INIT. 0)
¥		· •		LDI	1R0, R7	; R7 <= N1
*	WRITTEN BY: GARY A	SITTON +		LSH	-1.R7	; R7 <= N2 (INIT. N/2)
¥		SHT SOFTWARE *		LDI	1.85	; R5 <= IE (INIT. 1)
2		N. TEXAS *		C01	1,10	, NO CHIE (INTIN I)
	MARCH				000	
	nence	1707. *	;	OUTER L	.00P	
*		ES 3/4 SINE TABLE LOOKUP WITH *	FLOOP:		1, AR6	; K <= K + 1
¥		SED IN PREDEFINED NEWORY LOCATIONS. *		LDI	esiadi, ARO	; AR0 -> X(0)
*		F FORWARD FFT FOR THE TMS320C30. *		ADDI	R7, AR0, AR1	; AR1 -> X(L)
¥		ES NORMAL ORDERED DATA AS INPUT, *		LDI	@\$IAD2,AR2	; AR2 -> Y(0)
÷	BUT LEAVES THE OUT	PUT INDEXED IN BIT REVERSED ORDER. *		addi	R7, AR2, AR3	; AR3 -> Y(L)
¥	TWO POINTERS ARE U	sed for separate real and imaginary *		LDI	R5,RC	; SETUP 1ST INNER LOOP REPEAT COUNTER.
*	ARRAYS.	*		SUBI	1,RC	; RC (ONE LESS THAN THE DESIRED #)
*		ŧ				
÷	VARIABLES FOR INPU	f: *	;	FIRST I	NNER LOOP (UNITY	TWIDDLE FACTOR)
*)], \$ÌAD2 → INAGEO], +	,			
÷		$h_{\rm s} = M \left(LOG2(N) \right), \qquad \qquad$		RPTB	FBLK1	: REPEAT BLOCK IE TIMES
÷		TABLE, \$PARMS = DATA PAGE, *		ADDF		; R0 (= X(I) + X(L)
-				SUBF	,	$: Ri \langle = X(I) - X(L) \rangle$
	INPUT RESTRICTIONS			ADDF	, ,	; R2 <= Y(I) + Y(L) AND
*		RC, DP, IRO-1, ARO-7, AND RO-7. *		SUBF		; R3 <= Y(I) - Y(L)
*	REGISTERS USED AND			STF		; X(I) <= R0, INCR. ARO AND
*	REGISTERS FOR OUTP			STF		
÷	ROUTINES NEEDED: N		:: FBLK1:			; $X(L) \leq R1$, INCR. AR1
***	**************	************************************		STF		; Y(I) <= R2, INCR. AR2 AND
						; Y(L) <= R3, INCR. AR3
			11	air	10, -100 - 1107	,,
;	external progr	n names				,
;			;		EXIT TEST	,
;	External progr .globl cffft2			PROGRAM	EXIT TEST	
1				PROGRAM		; Compare m to k
;		; ENTRY POINT FOR EXECUTION		PROGRAM	EXIT TEST	
	.GLOBL CFFFT2	; ENTRY POINT FOR EXECUTION		PROGRAM CMPI RETSGE	esm, arg	; Compare m to k
	.GLOBL CFFFT2	; ENTRY POINT FOR EXECUTION		PROGRAM CMPI RETSGE	EXIT TEST	; Compare m to k
	.globl CFFFT2 External memor	; ENTRY POINT FOR EXECUTION ADDRESSES ; SIME TABLE ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN	N EXIT TEST 195M, AR6 INER LOOP	; Compare M to K ; IF K >= M THEN RETURN
	.GLOBL CFFFT2 External memor .Globl \$SINE	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SIME TABLE ADDRESS	;	PROGRAM CMPI RETSGE	esm, arg	; Compare m to k
ţ	.GLOBL CFFFT2 External memor .Globl \$Sine .Globl \$Parms	; ENTRY POINT FOR EXECUTION (ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN	N EXIT TEST 195M, AR6 INER LOOP	; Compare M to K ; IF K >= M THEN RETURN
	.GLOBL CFFFT2 External memor .Globl \$SINE	; ENTRY POINT FOR EXECUTION (ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI	esm, arg esm, arg INER LOOP 2, ar7	; Compare M to K ; IF K >= M then return ; J <= 2, (pre-incremented)
ţ	.GLOBL OFFFT2 External memor .Globl \$Sine .Globl \$Parms External varia	; ENTRY POINT FOR EXECUTION (ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI	NEXIT TEST OSM, AR6 INER LOOP 2, AR7 1, AR0	; Compare M to K ; IF K >= M then return ; J <= 2, (PRE-INCREMENTED) ; ARO <= I (INIT. 1)
ţ	.GLOBL CFFF72 External memor .Globl \$sine .Globl \$parms External varia .Globl \$n	; ENTRY POINT FOR EXECUTION (ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI	N EXIT TEST @\$M, AR6 INER LOOP 2, AR7 1, AR0 1, AR2	; COMPARE M TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; ARO <= I (INIT. 1) ; AR2 <= I (INIT. 1)
ţ	.GLOBL CFFFT2 External memor .GLOBL \$SINE .GLOBL \$PARMS External varia .GLOBL \$M	; ENTRY POINT FOR EXECUTION # ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI	N EXIT TEST @\$M, AR6 INER LOOP 2, AR7 1, AR0 1, AR2	; COMPARE M TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; ARO <= I (INIT. 1) ; AR2 <= I (INIT. 1) ; AR5 <= SINTABLIAJ (INIT. IA = 0)
ţ	.GLOBL CFFFT2 External memor .GLOBL \$SINE .GLOBL \$PARMS External varia .GLOBL \$M .GLOBL \$M	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INPUT ARRAY ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI	1 EXIT TEST 29M, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 essine, AR5 R5, AR5	<pre>; COMPARE N TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; AR0 <= 1 (INIT. 1) ; AR5 <= SINTABLIA) (INIT. IA = 0) ; AR5 -> SINTABLIA <= IA + IE]</pre>
ţ	.GLOBL CFFFT2 External memor .GLOBL \$SINE .GLOBL \$PARMS External varia .GLOBL \$M	; ENTRY POINT FOR EXECUTION # ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI LDI	4 EXIT TEST 6447, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 4851NE, AR5 R5, AR5 *AR5, R6	; COMPARE M TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; AR0 <= 1 (INIT, 1) ; AR2 <= 1 (INIT, 1) ; AR5 <= SINTABLIA1 (INIT, IA = 0) ; AR5 -> SINTABLIA1 (INIT, IA = 1) ; R6 <= SIN(X), (X = (24P1/N)*IA)
ţ	.GLOBL CFFFT2 External memor .GLOBL \$Sine .GLOBL \$PARMS External varia .GLOBL \$N .GLOBL \$1 .GLOBL \$1AD1 .GLOBL \$1AD2	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INPUT ARRAY ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDF ADDI	1 EXIT TEST @\$M, AR6 NRE LOOP 2, AR7 1, AR0 1, AR2 @\$SIR6, AR5 R5, AR5 *AR5, R6 AR5, IR1, AR4	<pre>; COMPARE M TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; ARO <= I (INIT. 1) ; AR2 <= I (INIT. 1) ; AR5 <= SINTABLIA) (INIT. IA = 0) ; AR5 -> SINTABLIA (= IA + IE] ; R6 <= SIN(X), (X = (2*PI/N)+IA) ; AR4 -> COS(X)</pre>
ţ	.GLOBL CFFFT2 External memor .GLOBL \$SINE .GLOBL \$PARMS External varia .GLOBL \$M .GLOBL \$M	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INPUT ARRAY ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI LDF ADDI ADDI	NER LOOP 2, AR7 1, AR0 1, AR0 1, AR2 essine, AR5 R5, AR5 R5, R6 AR5, IR1, AR4 estad1, AR0	: COMPARE M TO K : IF K >= M THEN RETURN : J <= 2, (PRE-INCREMENTED) : AR0 <= 1 (INIT. 1) : AR2 <= 1 (INIT. 1) : AR5 <= SINTABLIA) (INIT. IA = 0) : AR5 -> SINTABLIA <= IA + IEJ : R6 <= SIN(X), (X = (2*PI/N)*IA) : AR0 -> COS(X) : AR0 -> COS(X)
;	.GLOBL CFFFT2 External Memor .GLOBL \$SINE .GLOBL \$SINE .GLOBL \$PARMS .GLOBL \$M .GLOBL \$M .GLOBL \$1AD1 .GLOBL \$IAD2 .TEXT	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INFUT ARRAY ADDRESS ; IMAGINARY INPUT ARRAY ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI ADDI ADDI ADDI ADDI	4 EXIT TEST 4547, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 4551NE, AR5 4651NE, AR5 475, R6 485, IR1, AR0 4951AD1, AR0 4951AD1, AR0	; COMPARE M TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; AR0 (<= I (INIT, 1) ; AR2 (<= I (INIT, 1) ; AR5 (<= SINTABLIA) (INIT, IA = 0) ; AR5 -> SINTABLIA (INIT, IA = 0) ; AR5 -> SINTABLIA ($X = (24P1/N) + IA$) ; AR4 -> COS(X) ; AR0 -> X(I) ; AR2 -> X(I)
ţ	.GLOBL CFFFT2 External memor .GLOBL \$Sine .GLOBL \$PARMS External varia .GLOBL \$N .GLOBL \$1 .GLOBL \$1AD1 .GLOBL \$1AD2	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INFUT ARRAY ADDRESS ; IMAGINARY INPUT ARRAY ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI LDI ADDI ADDI ADDI	1 EXIT TEST @\$M, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 @\$SINE, AR5 R5, AR5 *AR5, R6 AR5, IR1, AR4 @\$IAD1, AR0 @\$IAD2, AR2 R7, AR0, AR1	<pre>; COMPARE M TO K ; IF K >= M THEN RETURN ; J <= 2, (PRE-INCREMENTED) ; ARO <= I (INIT. 1) ; AR2 <= I (INIT. 1) ; AR5 <= SINTABLIAJ (INIT. IA = 0) ; AR5 -> SINTABLIAJ (INIT. IA = 0) ; AR5 -> SINTABLIA (= IA + IE] ; R6 <= SIN(X), (X = (2*PI/N)*IA) ; AR4 -> COS(X) ; AR2 -> Y(I) ; AR1 -> X(L)</pre>
;	.GLOBL CFFFT2 External Memor .GLOBL \$SINE .GLOBL \$PARMS External Varia .GLOBL \$M .GLOBL \$M .GLOBL \$IAD1 .GLOBL \$IAD2 .TEXT START OF DIF FI	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INFUT ARRAY ADDRESS ; IMAGINARY INPUT ARRAY ADDRESS	;	PROGRAM CHPI RETSGE MAIN IN LDI LDI LDI LDI LDI LDI LDI LDF ADDI ADDI ADDI ADDI ADDI	4 EXIT TEST 6441, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 455 INE, AR5 R5, AR5 R5, R6 AR5, R1, AR4 451 A01, AR0 451 A02, AR2 R7, AR0, AR1 R7, AR2, AR3	: COMPARE M TO K : IF K >= M THEN RETURN : J (= 2, (PRE-INCREMENTED) ; AR0 (= I (INIT. 1) ; AR2 (= I (INIT. 1) ; AR5 (= SINTABLIA) (INIT. IA = 0) : AR5 -> SINTABLIA (= IA + IE] ; R6 (= SIN(X), (X = ($2*PI/N$)*IA) ; AR4 -> COS(X) ; AR0 -> X(I) ; AR1 -> X(L) ; AR3 -> Y(L)
;	.GLOBL CFFFT2 External Memor .GLOBL \$SINE .GLOBL \$SINE .GLOBL \$PARMS .GLOBL \$M .GLOBL \$M .GLOBL \$1AD1 .GLOBL \$IAD2 .TEXT	; ENTRY POINT FOR EXECUTION Y ADDRESSES ; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES ; FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INFUT ARRAY ADDRESS ; IMAGINARY INPUT ARRAY ADDRESS	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI ADDI ADDI ADDI ADDI ADD	4 EXIT TEST 4547, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 4551NE, AR5 85, AR5 85, AR5 87, AR5 87, AR4 4851, IR1, AR0 481, AD1, AR0 481, AD1, AR0 481, AD2, AR2 R7, AR0, AR1 R7, AR2, AR3 R5, RC	; COMPARE M TO K ; IF K >= M THEN RETURN ; IF K >= M THEN RETURN ; AR0 (= I (INIT, 1) ; AR2 (= I (INIT, 1) ; AR5 (= SINTABLIA] (INIT, IA = 0) ; AR5 (= SINTABLIA] (INIT, IA = 0) ; AR5 (= SINTABLIA] (INIT, IA = 0) ; AR5 (= SINTABLIA] (I = IA + IE] ; RA (= SIN(X), (X = (2*PI/N)*IA) ; AR4 (= > COS(X)) ; AR2 (= > X(I)) ; AR2 (= > X(I)) ; AR1 (= > X(L)) ; AR1 (= > X(L)); AR3 (= > Y(L)) ; AR1 (= > X(L)); AR3 (= > Y(L)); AR3 (= >
; ; CFF	.GLOBL CFFFT2 External memor .GLOBL \$Sine .GLOBL \$Sine .GLOBL \$N .GLOBL \$N .GLOBL \$N .GLOBL \$1AD1 .GLOBL \$1AD2 .TEXT START OF DIF FI	; ENTRY POINT FOR EXECUTION # ADDRESSES : SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS SLE ADDRESSES : FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INPUT ARRAY ADDRESS ; INAGINARY INPUT ARRAY ADDRESS ; INAGINARY INPUT ARRAY ADDRESS	;	PROGRAM CHPI RETSGE MAIN IN LDI LDI LDI LDI LDI LDI LDI LDF ADDI ADDI ADDI ADDI ADDI	4 EXIT TEST 6441, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 455 INE, AR5 R5, AR5 R5, R6 AR5, R1, AR4 451 A01, AR0 451 A02, AR2 R7, AR0, AR1 R7, AR2, AR3	: COMPARE M TO K : IF K >= M THEN RETURN : J (= 2, (PRE-INCREMENTED) ; AR0 (= I (INIT. 1) ; AR2 (= I (INIT. 1) ; AR5 (= SINTABLIA) (INIT. IA = 0) : AR5 -> SINTABLIA (= IA + IE] ; R6 (= SIN(X), (X = ($2*PI/N$)*IA) ; AR4 -> COS(X) ; AR0 -> X(I) ; AR1 -> X(L) ; AR3 -> Y(L)
;	.GLOBL CFFFT2 External Memor .GLOBL \$SINE .GLOBL \$PARMS External Varia .GLOBL \$M .GLOBL \$M .GLOBL \$IAD1 .GLOBL \$IAD2 .TEXT START OF DIF FI	; ENTRY POINT FOR EXECUTION # ADDRESSES : SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS SLE ADDRESSES : FFT LENGTH, N = 2**M ; M = LOG2(N) >= 2 ; REAL INPUT ARRAY ADDRESS ; INAGINARY INPUT ARRAY ADDRESS ; INAGINARY INPUT ARRAY ADDRESS	; FINLOP4	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI ADDI ADDI ADDI ADDI	4 EXIT TEST 6441, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 455INE, AR5 85, AR5 *AR5, R6 AR5, IR1, AR4 641A01, AR0 641A02, AR2 R7, AR0, AR1 R7, AR2, AR3 R5, RC 1, RC	: COMPARE M TO K : IF K >= M THEN RETURN : J <= 2, (PRE-INCREMENTED) : AR0 <= 1 (INIT. 1) : AR2 <= 1 (INIT. 1) : AR5 <= SINTABLIA (INIT. IA = 0) : AR5 -> SINTABLIA (= IA + IE] : R6 <= SIN(X), (X = ($2*PI/N$)*IA) : AR4 -> COS(X) : AR4 -> COS(X) : AR4 -> X(L) : AR4 -> X(L) : STUP 240 INMER LOOP REPEAT COUNTER. : RC (ONE LESS THAN THE DESIRED #)
; ; CFF	.GLOBL CFFFT2 EXTERNAL MEMOR .GLOBL \$SINE .GLOBL \$SINE .GLOBL \$N .GLOBL \$M .GLOBL \$M .GLOBL \$IAD1 .GLOBL \$IAD2 .TEXT START OF DIF FI FT25 INITIALIZE LOO	; ENTRY POINT FOR EXECUTION # ADDRESSES : SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS BLE ADDRESSES : FFT LENGTH, N = 2**M ; H = LOG2(N) >= 2 ; REAL INPUT ARRAY ADDRESS ; IMAGINARY INPUT ARRAY ADDRESS : THOGRAM	;	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI ADDI ADDI ADDI ADDI	4 EXIT TEST 6441, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 455INE, AR5 85, AR5 *AR5, R6 AR5, IR1, AR4 641A01, AR0 641A02, AR2 R7, AR0, AR1 R7, AR2, AR3 R5, RC 1, RC	; COMPARE M TO K ; IF K >= M THEN RETURN ; IF K >= M THEN RETURN ; AR0 (= I (INIT, 1) ; AR2 (= I (INIT, 1) ; AR5 (= SINTABLIA] (INIT, IA = 0) ; AR5 (= SINTABLIA] (INIT, IA = 0) ; AR5 (= SINTABLIA] (INIT, IA = 0) ; AR5 (= SINTABLIA] (I = IA + IE] ; RA (= SIN(X), (X = (2*PI/N)*IA) ; AR4 (= > COS(X)) ; AR2 (= > X(I)) ; AR2 (= > X(I)) ; AR1 (= > X(L)) ; AR1 (= > X(L)); AR3 (= > Y(L)) ; AR1 (= > X(L)); AR3 (= > Y(L)); AR3 (= >
; ; CFF	.GLOBL CFFFT2 External memor .GLOBL \$Sine .GLOBL \$Sine .GLOBL \$N .GLOBL \$N .GLOBL \$N .GLOBL \$1AD1 .GLOBL \$1AD2 .TEXT START OF DIF FI	; ENTRY POINT FOR EXECUTION # ADDRESSES : SINE TABLE ADDRESS : PARAMETER PAGE ADDRESS SLE ADDRESSES : FFT LENGTH, N = 2**M : FFT LENGTH, N = 2**M : REAL INPUT ARRAY ADDRESS : INAGINARY INPUT ARRAY ADDRESS : INAGINARY INPUT ARRAY ADDRESS : INAGINARY INPUT ARRAY ADDRESS : LOAD DATA PAGE POINTER	; FINLOP4	PROGRAM CMPI RETSGE MAIN IN LDI LDI LDI LDI LDI ADDI ADDI ADDI ADDI	4 EXIT TEST 6441, AR6 NER LOOP 2, AR7 1, AR0 1, AR2 455INE, AR5 85, AR5 *AR5, R6 AR5, IR1, AR4 641A01, AR0 641A02, AR2 R7, AR0, AR1 R7, AR2, AR3 R5, RC 1, RC	: COMPARE M TO K : IF K >= M THEN RETURN : J <= 2, (PRE-INCREMENTED) : AR0 <= 1 (INIT. 1) : AR2 <= 1 (INIT. 1) : AR5 <= SINTABLIA (INIT. IA = 0) : AR5 -> SINTABLIA (= IA + IE] : R6 <= SIN(X), (X = ($2*PI/N$)*IA) : AR4 -> COS(X) : AR4 -> COS(X) : AR4 -> X(L) : AR4 -> X(L) : STUP 240 INMER LOOP REPEAT COUNTER. : RC (ONE LESS THAN THE DESIRED #)

	~~~			*************************
	SUBF	*AR1, *AR0, R2	; R2 $\langle = XT = X(I) - X(L)$	ŧ
	SUBF	*AR3, *AR2, R1	$R_{1} \leftarrow Y_{T} = Y(I) - Y(L)$	* PROGRAM: CIFFT2
	NPYF		; RO <= XT*SIN AND	*
11	addf	*AR2, *AR3, R3	; R3 $\langle = Y(I) + Y(L)$	* WRITTEN BY: GARY A. SITTON
	MPYF	R1, <b>*A</b> R4, R3	; R3 <= YT*COS AND	* GAS LIGHT SOFTW
11	STF	R3,#AR2++(IR0)		* HOUSTON, TEXAS
	SUBF	R0,R3,R4	; R4 <= COS*YT - SIN*XT	* MARCH 1989.
	MPYF	R1,R6,R0	; RO <= SIN*YT AND	*
11	addf	*AR0, *AR1, R3	; R3 $\langle = X(I) + X(L)$	* SPECIAL VERSION USES 3/4 SI
	MPYF	R2, *AR4, R3	; R3 <= COS*XT AND	* THE PARAMETERS PASSED IN PR
11	STF	R3, +AR0++(IR0)	; X(I) <= X(I) + X(L) , INCR. ARO	* COMPLEX RADIX-2 DIT INVERSE
	addf	R0,R3	; R3 <= COS*XT + SIN*YT	* THIS PROGRAM ASSUMES BIT RE
FBLK2:	STF	R3, *AR1++(IR0)	; X(L) <= COS*XT + SIN*YT, INCR. AR1 AND	* INPUT, BUT LEAVES THE OUTPU
11	STF	R4, #AR3++(IR0)	; Y(L) <= COS*YT - SIN*XT, INCR. AR3	* TWO POINTERS ARE USED FOR S
				* ARRAYS.
	CNPI	R7, AR7	; COMPARE N2 TO J	* HINNE (3. *
				* VARIABLES FOR INPUT:
	BLTD	FINLOP	; IF J < N2 THEN LOOP (DELAYED)	+ \$IAD1 -> REAL[0], \$IAD2
	LDI	AR7, AR0	; ARO <= J	* \$N = N (LENGTH), \$M = M
	LDI	AR7, AR2	: AR2 <= J	+ \$SINE -> SINE TABLE. \$P
	ADDI	1, AR7	e J <= J + 1	* INPUT RESTRICTIONS: \$N > 1.
				* REGISTERS ALTERED: RC. DP.
	BRD	FLOOP	: NEXT FFT STAGE (DELAYED)	
	LSH	1.R5	• IE <= 2¥IE	
	LDI	R7, IR0	• N1 <= N2	
	LSH	-1,R7	N2 <= N2/2	* ROUTINES NEEDED: NONE,
		-,	,	**************************
;	end of	outer Loop		: EXTERNAL PROGRAM NAMES

*

* *

WRITTEN BY: GARY A. SITT Gas Light Son Houston, Texi March 1989.	FTWARE + AS + +
COMPLEX RADIX-2 DIT INVE THIS PROGRAM ASSUMES BIT INPUT, BUT LEAVES THE OUT	Sine Table Lookup With Predefined Menory Locations. Ref FFT for The Ths30030, Reversed Ordered Data as TPUT INDEXED IN NORMAL ORDER. R Separate Real and Imaginary *
INPUT RESTRICTIONS: SN > REGISTERS ALTERED: RC, DI REGISTERS USED AND RESTOI REGISTERS FOR OUTPUT: NON ROUTINES NEEDED: NONE.	= M (LOG2(N)), \$PARMS = DATA PAGE. 1. , IRO-1, ARO-7, AND RO-7. * ED: SP. *
External program Nam	ES
.GLOBL CIFFT2	; ENTRY POINT FOR EXECUTION
External memory addr	ESSES
.GLOBL \$SINE .GLOBL \$PARMS	; SINE TABLE ADDRESS ; PARAMETER PAGE ADDRESS

; EXTERNAL VARIABLE ADDRESSES

.GLOBL \$N	;	FFT LENGTH, N = 2**M
.GLOBL \$M	;	$M = LOG2(N) \ge 2$
.GLOBL \$14	AD1 ;	REAL INPUT ARRAY ADDRESS
.GLOBL \$14	AD2 ;	IMAGINARY INPUT ARRAY ADDRESS

START OF DIT IFFT PROGRAM

.TEXT

### CIFFT2:

.

÷

: INITIALIZE LOOP VARIABLES

LDP	@\$PARMS	; LOAD DATA PAGE POINTER
LDI	@\$N, IRO	: IRO <= N

A Collection of Functions for the TMS320C30

		IRO, IR1 -2, IR1	; IR1 <= N ; IR1 <= N/4, OFFSET FOR COSINE	
		<b>@\$M,A</b> R6 1,R7	; AR6 <= K (INIT. M) ; R7 <= N2 (INIT. 1)	
		IRO,R5	; R5 <= N	
	LSH	-1,R5	; R5 <= IE (INIT. N/2)	
	LŪI	2,IR0	; IRO <= N1 (INIT. 2)	11
;	outer lo	OP		n
ILOOP:		@\$IAD1,AR0	; ARO -> X(O)	IBLK2
		R7, AR0, AR1	; AR1 -> X(L)	11
		@\$IAD2,AR2	; AR2 $\rightarrow$ Y(0)	
		R7, AR2, AR3 R5, RC	; AR3 → Y(L) ; SETUP 1ST INNER LOOP REPEAT COUNTER.	
		1,RC	; RC (ONE LESS THAN THE DESIRED #)	
;	FIRST IN	NER LUUP (UNITY	TWIDDLE FACTOR)	
		IBLK1	; REPEAT BLOCK IE TIMES	
		*ARO, *AR1, RO	; RO $\langle = X(I) + X(L) \rangle$	SKIP:
		*AR1, *AR0, R1	; $RI \leq X(I) - X(L)$	
		*AR2, *AR3, R2 *AR3, *AR2, R3	; R2 <= Y(I) + Y(L) AND ; R3 <= Y(I) - Y(L)	
			(1) <= R0, INCR. ARO AND	
11			; $X(L) \leq R1$ , INCR. AR1	
IBLK1:			; Y(I) <= R2, INCR. AR2 AND	
11			; Y(L) (= R3, INCR. AR3	;
		esh, Ar6	; COMPARE M TO K	
	BEQD	SKIP	; IF K == M THEN SKIP TWIDDLED LOOP	
;	MAIN INN	er loop		
		2, AR7	; J <= 2, (PRE-INCREMENTED)	
		1, AR0	; ARO <= I (INIT. 1)	
		1, AR2 @\$SINE, AR5	; AR2 <= I (INIT. 1) : AR5 <= IA (INIT. 0)	
	נעו	easine, hrj	; HR3 (= 14 (1811. U)	
IINLOP		R5, AR5	; AR5 -> SINTABLIA <= IA + IE]	
		*AR5, R6	; $R6 \leq SIN(X)$ , $(X = (2*PI/N)*IA)$	
		AR5, IR1, AR4	; $AR4 \rightarrow COS(X)$	
		esiadi, ARO	; ARO $\rightarrow X(I)$	
		esiad2, ar2 R7, ar0, ar1	; AR2 → Y(I) ; AR1 → X(L)	
		R7, AR2, AR3	• AR3 -> Y(L)	
		R5.RC	: SETUP 2ND INNER LOOP REPEAT COUNTER.	
		1,RC	; RC (ONE LESS THAN THE DESIRED #)	
;	second i	NNER LOOP (DOES	TWIDDLE ROTATION)	
		IBLK2	; REPEAT BLOCK IE TIMES	
		*AR4, *AR1, R4	; R4 <= COS*X(L)	
	MPYF	R6, *AR3, R3	; R3 (= SIN*Y(L)	

	MPYF	*AR4,*AR3,R0	; RO <= COS*Y(L), AND
	SUBF	R3,R4,R2	<pre>R2 &lt;= XT = COS*X(L) - SIN*Y(L)</pre>
	MPYF	R6, *AR1, R1	, R1 <= SIN*X(L), AND
	SUBF	R2,*AR0,R3	
	ADDF	R0, R1, R4	; R4 <= YT = COS*Y(L) + SIN*X(L)
	SUBF	R4, *AR2, R3	; R3 <= Y(I) - YT, AND
	STF	R3,*AR1++(IR0)	; X(L) <= X(I) - XT, INCR. AR1
	ADDF	R2, *AR0, R3	; R3 <= X(I) + XT, AND
	STF	R3, *AR3++(IR0)	; Y(L) <= Y(I) - YT, INCR. AR3
	ADDF		; R4 <= Y(I) + YT
LK2:	STF	R3, *AR0++(IR0)	; X(I) <= X(I) + XT, INCR. ARO AND
	STF	R4, #AR2++(IR0)	; Y(I) <= Y(I) + YT, INCR. AR2
	CMPI	R7, AR7	; COMPARE N2 TO J
	BLTD		; IF J < N2 THEN LOOP (DELAYED)
	LDI	AR7, AR0	; ARO <= J
	LDI	AR7,AR2	; AR2 <= J
	ADDI	1, AR7	; J <= J + 1
IP:	SUBI	1, AR6	; K <= K - 1
	CMPI	0, AR6	; COMPARE O TO K
	BGTD	ILCOP	; IF K > 0 THEN LOOP (DELAYED)
	LSH	-1,R5	; IE <= IE/2
	LDI	IRO, R7	; N2 <= N1
	LSH		; N1 <= 2*N1
	PROGRAM	I EXIT POINT	
	RETS		; RETURN

. END

$\mathbf{A}$		**********	******	
			* PROGRAM: *SOLUTN *	
Collection	÷	PROGRAM: SLINALG. ASM	* *	
10	÷		* WRITTEN BY: GARY A. SITTON *	
le	÷	LINEAR ALGEBRA ROUTINES	* GAS LIGHT SOFTWARE *	
3	÷		* HOUSTON, TEXAS *	
õ.		\$LINALG.ASM CONSISTS OF THE FOLLOWING ROUTINES:	* MAY 1989. *	
	÷		* *	
of	÷	*SOLUTN - SOLVES A WELL CONDITIONED SYSTEM OF LINEAR EQUATIONS WITH	* (NORMAL PRECISION VERSION) *	
		ANY NUMBER OF DEPENDENT VARIABLE SETS. USES NO (DIAGONAL)	* *	
z'	+	PIVOTING WITH NORMAL-PRECISION FLOATING-POINT MATH.	* SOLVES A SYSTEM OF LINEAR EQUATIONS A*X = Y IN THE *	
nc	+		★ TABLEAU FORMAT B = A:-Y, AN M X N MATRIX. THIS ★	
Ħ.	*	*SOLUTNX - SOLVES A WELL CONDITIONED SYSTEM OF LINEAR EQUATIONS WITH	* MEANS THAT A IS AN M X M SQUARE MATRIX OF COEFFI- *	
Functions	*	ANY NUMBER OF DEPENDENT VARIABLE SETS. USES NO (DIAGONAL)	* CIENTS, AND -Y IS AN M X N-M RECTANGULAR MATRIX *	
S	*	PIVOTING WITH EXTENDED-PRECISION FLOATING-POINT MATH.	* OF N-M VECTORS EACH HAVING M ELEMENTS. EACH DEPEN- *	
£	*		* DENT VARIABLE COLUMN VECTOR IS NEGATED AND APPENDED *	
for	***	***********************	* TO THE COEFFICIENT MATRIX A. THE SET OF N-M INDE- *	
			* PENDENT SOLUTION VECTORS X WILL APPEAR IN PLACE OF *	
the			* THE ORIGINAL APPENDED COLUMNS WHEN SOLUTN FINISHES. *	
			* ROW MAJOR MATRIX STORAGE FORMAT IS ASSUMED PLUS *	
TMS320C30			★ THE PROGRAM ASSUMES N > M > 1 AND BLO, 0] != 0.0 #	
S			* SINCE THE METHOD USES DIAGONAL PIVOTING AND STARTS *	
ζŭ;			* WITH BLO, 01. ANY PIVOT ELEMENT < 10**-8 IN ITS *	
20			* ABSOLUTE VALUE WILL IMPLY AN "ILL CONDITIONED" *	
õ			* SYSTEM OF EQUATIONS, I. E. NOT HAVING SUFFICIENT *	
3			* LINEAR INDEPENDENCE, AND WILL RESULT IN AN INCOM- *	
0			* PLETE SOLUTION. AN INCOMPLETE SOLUTION WILL BE *	
			* INDICATED BY THE VALUE OF R3 == 0.0 ON EXIT, ELSE *	
			* R3 != 0.0 AND EQUALS THE LAST PIVOT ELEMENT VALUE. * *	
			* MSOLUTN ENTRY PROTOCOL: *	
			* VARIABLES FOR INPUT: *	
			* \$IAD1 -> BIO, 0], \$NROW = M. *	
			* \$NCOL = N, \$PARMS = DATA PAGE, *	
			* INPUT RESTRICTIONS: N > M > 1. *	
			* REGISTERS ALTERED: RC, DP, ARO-7, IRO-1, *	
			* AND R0-7, *	
			* *	
			* RSOLUTN ENTRY PROTOCOL: *	
			* REGISTERS FOR INPUT: *	
			* ARO -> BEO, OJ, AR1 = M, AR2 = N. +	
			* INPUT RESTRICTIONS: AR2 > AR1 > 1. *	
			* REGISTERS ALTERED: RC, ARO-7, IRO-1, AND RO-7, *	
			* * *********************	
			* REGISTERS USED AND RESTORED: SP. *	
			* REGISTERS FOR OUTPUT: R3. *	
			* ROUTINES NEEDED: FPINV (SEE \$MATH). *	

FROORER: *30EUTR *	
WRITTEN BY: GARY A. SITTON *	
GAS LIGHT SOFTWARE #	
MAY 1989. *	
*	
(NORMAL PRECISION VERSION) +	
*	
SOLVES A SYSTEM OF LINEAR EQUATIONS A*X = Y IN THE *	
TABLEAU FORMAT B = A:-Y, AN M X N MATRIX. THIS ★	
MEANS THAT A IS AN M X M SQUARE MATRIX OF COEFFI- +	6
CIENTS, AND -Y IS AN M X N-M RECTANGULAR MATRIX *	
OF N-M VECTORS EACH HAVING M ELEMENTS. EACH DEPEN- *	ł
DENT VARIABLE COLUMN VECTOR IS NEGATED AND APPENDED *	
TO THE COEFFICIENT MATRIX A. THE SET OF N-M INDE- *	
PENDENT SOLUTION VECTORS X WILL APPEAR IN PLACE OF *	
THE ORIGINAL APPENDED COLUMNS WHEN SOLUTN FINISHES. *	
ROW MAJOR MATRIX STORAGE FORMAT IS ASSUMED PLUS *	
THE PROGRAM ASSUMES N > M > 1 AND BLO. 0] != 0.0 +	
SINCE THE METHOD USES DIAGONAL PIVOTING AND STARTS *	
WITH BLO. 0]. ANY PIVOT ELEMENT < 10**-8 IN ITS *	
ABSOLUTE VALUE WILL IMPLY AN "ILL CONDITIONED" *	
SYSTEM OF EQUATIONS, I. E. NOT HAVING SUFFICIENT *	
LINEAR INDEPENDENCE, AND WILL RESULT IN AN INCOM-	
PLETE SOLUTION. AN INCOMPLETE SOLUTION WILL BE *	
INDICATED BY THE VALUE OF R3 == 0.0 ON EXIT, ELSE *	
R3 != 0.0 AND EQUALS THE LAST PIVOT ELEMENT VALUE. *	
TO :- 0.0 HAD ERONES THE LAST FIVOT ELEMENT VALUE. *	
MSOLUTN ENTRY PROTOCOL:	
VARIABLES FOR INPUT: *	
\$IAD1 -> BEO, 0], \$NROW = M, #	
INPUT RESTRICTIONS: N > M > 1. +	
REGISTERS ALTERED: RC, DP, ARO-7, IRO-1, *	
AND RO-7. *	
*	
RSOLUTN ENTRY PROTOCOL: #	
REGISTERS FOR INPUT: *	
AR0 -> BEO, 0], AR1 = M, AR2 = N. +	
INPUT RESTRICTIONS: AR2 > AR1 > 1. *	
REGISTERS ALTERED: RC, ARO-7, IRO-1, AND RO-7. *	
¥	
REGISTERS USED AND RESTORED: SP. +	
REGISTERS FOR OUTPUT: R3. *	
ROUTINES NEEDED: FPINV (SEE \$MATH). *	
×	
NOTE: COMMENTED OUT RND INSTRUCTIONS MAY BE ACTI- *	
VATED FOR ADDITIONAL ACCURACY WITH LOSS OF SPEED. *	
***************************************	

EXTERNAL PROGRAM NAMES

:

	.GLOBL	RSOLUTN	; MENORY BASED ENTRY ; REGISTER BASED ENTRY ; RECIPROCAL ROUTINE
;	EXTERNA	l parameter i	AMES
	.GLOBL .GLOBL .GLOBL .GLOBL	SPARMS SIAD1 SNROW SNCOL	; PARAMETER SPACE ADDRESS ; POINTER TO MATRIX B, ADDRESS OF BIO, OJ ; NUMBER OF ROWS IN B, VALUE OF M ; NUMBER OF COLUMNS IN B, VALUE OF N
;	INTERNA	L CONSTANTS	
	. DATA		
epsn Zero	.FLOAT .SET	1.0E-8 0.0	; SINGULARITY CRITERION ; SINGULARITY FLAG
;	start s	olutn program	I
	.TEXT		
;	MEMORY	Based Paramet	ER ENTRY
MSOLUTN	:		
	LDP LDI LDI LDI	esparms esiadi, aro esnrow, ari esncol, ar2	; load data page pointer ; aro -> bio, oj ; ari <= m ; arz <= n
;		r Based Parah	
† RSOLUTN	REGISTE		
	REGISTE		ETER ENTRY
RSOLUTN	REGISTE SETUP L LDP LDI LDI SUBI LDI	r Based Paraf	ETER ENTRY
RSOLUTN	REGISTE SETUP L LDP LDI LDI SUBI LDI SUBI	r Based Parah Oop Registers eepsn 0, Iro Aro, Ar3 1, Ar1 Ar2, Ar6	ETER ENTRY ; LOAD DATA PAGE POINTER ; IRO <= K (INIT. 0) ; AR3 -> BLO, 01 ; AR1 <= N-1 ; RA6 <= N
RSOLUTN	REGISTE SETUP L LDI LDI LDI SUBI LDI SUBI LDI SUBI LDI SUBI LDF ABSF	R BASED PARAM OOP REGISTERS eEPSN 0, IRO ARO, AR3 1, AR1 4R2, AR6 2, AR6 OP (K INDEX) ++AR3(IRO), F R3, R0	ETER ENTRY ; LOAD DATA PAGE POINTER ; IRO <= K (INIT. 0) ; AR3 -> BLO, 01 ; AR1 <= N-1 ; RA6 <= N
RSOLUTN 1	REGISTE SETUP L LDP LDI LDI SUBI LDI SUBI MAIN LO LDF ABSF CHPF BLT	R BASED PARAN 00P REGISTERS eEPSN 0, IRO 1, ARI ARQ, AR3 1, AR1 AR2, AR6 2, AR6 2, AR6 0P (K INDEX) ++AR3 (IRO), F R3, R0 eEPSN, R0 SING	ETER ENTRY ; LOAD DATA PAGE POINTER ; IRO <= K (INIT. 0) ; AR1 <= H-1 ; AR6 <= N ; AR6 <= N ; AR6 <= N-2 ; R0 <= IK3; ; COMPARE: BEK, K3; TO EPS

	call RND	FPINV RO	; RO <= -1/BCK, K] ; ROUND INVERSE
;	DIVIDE (	RIGHT PART OF PIV	OT ROW BY -PIVOT ELEMENT
			; AR7 -> B[K, K] ; RC <= N-K-2
* DLOOP:	rptb Npyf RND Stf	R0,*++AR7,R2 R2	: REPEAT DIVIDE LOOP N-K-1 TIMES : R2 <= BLK, J]*(-1/BLK, K]) ; REMOVE "*" TO ROUND * ; BLK, J] <= R2
;	start II	WHER LOOP (I INDE	(X)
			; IR1 <= I (INIT. 0) ; AR4 -> B[0, 0]
ILCOP:	CMPI Beq	IRO, IR1 SKIP	; COMPARE I TO K ; IF I == K THEN SKIP PIVOT ROW
;	COMPLET	E PIVOTING OPERAT	ION
	LDF	*AR5,R0 AR6,RC 1,RC	; AR5 -> BCI, K] ; R0 <= BLI, K] ; RC <= N-K-2 ; COMPARE RC TO 1 ; IF RC < 1 THEN NO RPTB (DELAYED)
	SUBI ADDI MPYF	AR3, IRO, AR7	; RC <= N-K-3 ; AR7 -> BIK, J] ; RI <= BIK, K+1]≉BII, K]
;	START I	WHER-INNER LOOP (	J INDEX)
 * JL00P:	rptb Mpyf Addf RND Stf	R0, *++AR7, R1 R1, *++AR5, R2 R2	; REPEAT PIVOT LOOP N-K-2 TIMES ; R1 (< BIK, J)#BII, K1 ; R2 <= BII, J]# R1 ; REMOVE *** TO ROUND + ; BII, J] <= R2
;	END OF	INNER-INNER LOOP	(J INDEX)
JUMP: *	addf RND Stf	R2	; R2 <= B[I, N-1] + R1 ; REMOVE "*" TO ROUND + ; B[I, N-1] <= R2
SKIP:	CMPI Bltd		; COMPARE I ŢO M-1 ; IF I < M-1 THEN LOOP (DELAYED)
	ADDI ADDI CMPI	1, IR1	; AR4 -> B[I+1, 0] ; I <= I+1 ; COMPARE I TO K

	;	FND OF	INNER LOOP (I	INDEX)	******
	ï				* PROGRAM: *SOLUTNX *
נ		CHPI	AR1, IRO	; COMPARE K TO M-1	
1		BLTD	KL00P	IFK < N-1 THEN LOOP	* WRITTEN BY: GARY A. SITTON *
				-	* GAS LIGHT SOFTWARE *
•		ADDI	AR2, AR3	; AR3 -> B[K+1, 0]	* HOUSTON, TEXAS *
		ADDI	1, IR0	; K <= K+1	* NAY 1989. *
		SUBI	1, AR6	: AR6 <= N-K-1	* * * (EXTENDED PRECISION VERSION) *
5			•		* (EXTENDED PRECISION VERSION) *
1	;	END OF	OUTER LOOP ()	(INDEX)	* SOLVES A SYSTEM OF LINEAR EQUATIONS A*X = Y IN THE *
					★ TABLEAU FORMAT B = A:-Y, AN M X N MATRIX. THIS ★
		RETS		; RETURN	* NEANS THAT A IS AN M X M SQUARE MATRIX OF COEFFI- *
					* CIENTS, AND -Y IS AN M X N-M RECTANGULAR MATRIX *
	;	SINGUL	AR SYSTEM EXIT	r	* OF N-M. VECTORS EACH HAVING M ELEMENTS. EACH DEPEN- *
1					* DENT VARIABLE COLUMN VECTOR IS NEGATED AND APPENDED *
Þ	SING:	LDF	ZERO, R3	; SET "SINGULAR" FLAG	* TO THE COEFFICIENT MATRIX A, THE SET OF N-M INDE- *
1					* PENDENT SOLUTION VECTORS X WILL APPEAR IN PLACE OF *
4		RETS		; RETURN	* THE ORIGINAL APPENDED COLUMNS WHEN SOLUTIX FINISHES.*
, ,					* ROW MAJOR MATRIX STORAGE FORMAT IS ASSUMED PLUS *
4					★ THE PROGRAM ASSUMES N > M > 1 AND BLO, 03 != 0.0 +
2					SINCE THE METHOD USES DIAGONAL PIVOTING AND STARTS *
ġ					★ WITH BLO, 0]. ANY PIVOT ELEMENT < 10++-10 IN ITS +
ĭ.					* ABSOLUTE VALUE WILL IMPLY AN "ILL CONDITIONED" *
5					* SYSTEM OF EQUATIONS, I. E. NOT HAVING SUFFICIENT *
3					* LINEAR INDEPENDENCE, AND WILL RESULT IN AN INCOM- *
5					* PLETE SOLUTION. AN INCOMPLETE SOLUTION WILL BE *
					* INDICATED BY THE VALUE OF R3 == 0.0 ON EXIT, ELSE *
					* R3 !≈ 0.0 AND EQUALS THE LAST PIVOT ELEMENT VALUE. *
					• •
					* MSOLUTNX ENTRY PROTOCOL: *
					* VARIABLES FOR INPUT: *
					* \$IAD1 -> B[0, 0], \$NROW = M, +
					* \$NCOL = N, \$PARMS = DATA PAGE. *
					* INPUT RESTRICTIONS: N > M > 1. +
					<ul> <li>REGISTERS ALTERED: RC, DP, ARO-7, IRO-1,</li> </ul>
					* AND R0-7. *
					* *
					* RSOLUTNX ENTRY PROTOCOL: +
					* REGISTERS FOR INPUT: *
					* ARO -> BEO, 0], AR1 = M, AR2 = N. *
					* INPUT RESTRICTIONS: AR2 > AR1 > 1. *
					* REGISTERS ALTERED: RC, ARO-7, IRO-1, AND RO-7. *
					* PROTOTERS WEED AND DESTORED, OD
					* REGISTERS USED AND RESTORED: SP. *
					* REGISTERS FOR OUTPUT: R3. *

A*X = Y IN THE * ATRIX. THIS ¥ TRIX OF COEFFI- + GULAR MATRIX ŧ ITS. EACH DEPEN- + ATED AND APPENDED * SET OF N-H INDE- + PEAR IN PLACE OF * SOLUTNX FINISHES.* ASSUMED PLUS ¥ BEO, 03 != 0.0 ŧ DTING AND STARTS + 10**-10 IN ITS * "CONDITIONED ¥ ING SUFFICIENT + JLT IN AN INCOM− + JTION WILL BE ÷ ON EXIT, ELSE * ELEMENT VALUE. + ΥĠΕ. -7, IRO-1, R2 = N. 1. IRO-1, AND RO-7. REGISTERS FOR OUTPUT: R3. ROUTINES NEEDED: FPINVX AND FMULTX (SEE \$MATHX). ¥ NOTE: THE RND INSTRUCTIONS MAY BE REMOVED WITH ž SOME LOSS OF ACCURACY BUT INCREASE IN SPEED. ž ¥ 

EXTERNAL PROGRAM NAMES ;

# A Collection of Functions for the TMS320C30

	.OLUBL	HOULUINA	; NERUKT BHOED ENTRY		
	.GLOBL	RSOLUTNX	; REGISTER BASED ENTRY		
	GLOBL	FPINVX	; RECIPROCAL ROUTINE		
			; MULTIPLY ROUTINE		
;	EXTERN	nl parameter n	WHES		
	.GLOBL	\$PARMS	; PARAMETER SPACE ADDRESS		
	.GLOBL	\$IAD1	; POINTER TO MATRIX B, ADDRESS OF BLO, 0]		
			; NUMBER OF ROWS IN B, VALUE OF M		
	.GLOBL	\$NCOL	; NUMBER OF COLUMNS IN B, VALUE OF N		
;	INTERN	N. Constants			
	.DATA				
EPSNX	FLOAT	1.0E-10	; SINGULARITY CRITERION		
ZEROX	.SET	0.0	; SINGULARITY FLAG		
;	start s	Solutinx progra	и		
	.TEXT				
;	MEMORY BASED PARAMETER ENTRY				
hsolutn	X:				
	LDP	esparms	; LOAD DATA PAGE POINTER		
		e\$IAD1,AR0			
			; AR1 <= M		
	LDI	esncol, Ar2	; AR2 <= N		
;	REGISTER BASED PARAMETER ENTRY				
rsolutn	X:				
;	setup l	.00P REGISTERS			
	LDP .	REPSNX	; LOAD DATA PAGE POINTER		
		0,180	: INU (* K (INI). U)		
		ARO, AR3	; AR3 -> B[0, 0]		
		1, AR1	; AR1 <= M-1		
		AR2, AR6	; AR6 <= N		
	SUBI	2 <b>, AR</b> 6	; AR6 <= N-2		
;	NAIN LO	IOP (K INDEX)			
KLOOPX:			3 ; R3 <= BLK, K1, NEXT PIVOT		
	ABSF	R3,R0 CEPSNX,R0	; RO <= (R3)		
	BLT	SINGX	; IF 'BLK, K]! < EPS THEN STOP		
;	COMPUTE	RECIPROCAL O	F PIVOT ELEMENT		

	NEGF	R3.R0	; RO <= -B[K, K]		
			; R0 <= −1/B[K, K]		
			; R1 <= -1/B(K, K)		
;	DIVIDE RIGHT PART OF PIVOT ROW BY -PIVOT ELEMENT				
	ADDI	AR3, IR0, AR7	; AR7 -> B[K, K]		
	LDI	AR6, RC	: RC <= N-K-2		
	101	HNO, NO	; NO C- N K 2		
	RPTB	DLOOPX	; REPEAT DIVIDE LOOP N-K-1 TIMES		
	LDF	*++AR7,R0	; R0 <= B[K, J]		
			, RO <= B[K, J]*(-1/B[K, K])		
			: ROUND *		
DLOOPX:			: B[K, J] <= R0		
		,	,,		
;	START INNER LOOP (I INDEX)				
	LDI	0, IR1	; IR1 <= I (INIT. 0)		
	LDI	ARO, AR4	: AR4 -> BLO, 0]		
	CMPI	IRO, IR1	; COMPARE I TO K		
ILCOPX:	BEQ	SKIPX	; IF I == K THEN SKIP PIVOT ROW		
;	COMPLETE PIVOTING OPERATION				
	addi	AR4, IRO, AR5	; AR5 -> BCI, K1		
	LDF	*AR5,R0	; RO <= B[I, K]		
	LDI		; RC <= N-K-2		
	CMPI	1,RC	; COMPARE RC TO 1		
	B⊾TD	JUMPX	; IF RC < 1 THEN NO RPTB (DELAYED)		
	0.01	1, RC AR3, IRO, AR7 R0 #++AR7 R1	<b>PC</b> ( N K D		
		1,RC	; NU (= N-K-3		
	ADDI	AK3, 1K0, AK7	; AR7 -> B[K, J]		
	MPYF	R0, *++AR7, R1	; R1 <= B[K, K+1]*B[I, K]		
;	START INNER-INNER LOOP (J INDEX)				
	DOTE	N 000X	PERCAT DIVINE LOOD N. V. O. TIMEO		
	RPTB	JLOOPX	; REPEAT PIVOT LOOP N-K-2 TIMES		
	MPYF	RU, *++AR/, K1	; REPERT FIVOL LOUP R-K-2 TIMES ; RI <= B(K, J]*B(I, K] ; R2 <= B(I, J] + RI		
11	ADDF	R1, #++AR5, R2	; R2 <= B(1, J) + R1		
	RND	R2	; ROUND +		
JLOOPX:	STF	R2, *AR5	; B[I, J] <= R2		
;	END OF	INNER-INNER LOOP	(JINDEX)		
JUMPX:	addf		; R2 <= B[I, N-1] + R1		
	rnd	R2	; ROUND +		
	STF	R2, *AR5	; B[I, N−1] <= R2		
SKIPX:	CHIDT	AD1 101	CONDADE T TO M-1		
OF TEY	CMPI BLTD	AR1, IR1 ILOOPX	; COMPARE I TO M-1 : IF I < M-1 THEN LOOP (DELAYED)		
	DILID	ILCOPX	; IF I C HEI (MEN LUUP (DELATED)		
		AR2, AR4	; AR4 -> B[I+1, 0]		
		1, IR1	; I <= I+1		
			· · · · · ·		

;

CHIPI IRO, IR1 ; COMPARE I TO K END OF INNER LOOP (I INDEX) CHPI AR1, IRO KLOOPX ; COMPARE K TO M-1 ; IF K < M-1 THEN LOOP BL TD ; AR3 -> B[K+1, 0] ; K <= K+1 ; AR6 <= N-K-1 AR2, AR3 ADDI ADDI 1, IRO

1, AR6 SUBI

### END OF OUTER LOOP (K INDEX) ;

- RETS ; RETURN
- SINGULAR SYSTEM EXIT ;
- SINGX: LDF ZEROX,R3 ; SET "SINGULAR" FLAG
  - ; RETURN RETS
  - .END

A Collection of Functions for the TMS320C30

# Part III. Digital Signal Processing Interface Techniques

- 9. TMS320C30 Hardware Applications (Jon Bradley)
- 10. TMS320C30-IEEE Floating-Point Format Converter (Randy Restle and Adam Cron)



# TMS320C30 Hardware Applications

Jon Bradley

Digital Signal Processor Products—Semiconductor Group Texas Instruments

TMS320C30 Hardware Applications

# Introduction

The TMS320C30 is a high-speed, floating-point, digital signal processor. The TMS320C30s advanced interface design allows it to be used to implement a wide variety of system configurations. Its two external buses and DMA capability provide a parallel 32-bit interface to byte- or word-wide devices, while the interrupt interface, dual serial ports, and general purpose digital I/O provide communication with a multitude of peripherals.

This application report describes how to use the TMS320C30s interfaces to connect to various external devices. Specific discussions include implementation of parallel interface to devices with and without wait states, use of general purpose I/O, and system control functions. All interfaces shown in this report have been built and tested to verify proper operation.

Major topics discussed in this report are as follows:

- System Configuration Options Overview
- Primary Bus Interface
  - Zero Wait Interface to RAMs
  - Ready Generation
  - Bank Switching Techniques
- Expansion Bus Interface
  - A/D Converter Interface
  - D/A Converter Interface
- System Control Functions
  - Clock Oscillator Circuitry
  - Reset Signal Generator
- Serial Port Interface
- XDS1000 Target Design Considerations

# System Configuration Options Overview

The various TMS320C30 interfaces allow connections to a wide variety of different device types. Each of these interfaces is tailored to a particular family of devices.

# Categories of Interfaces on the TMS320C30

The interface types on the TMS320C30 fall into several different categories depending on the devices to which they were intended to be connected. Each interface comprises one or more signal lines that transfer information and control its operation. Shown in Figure 1 are the signal line groupings for each of these various interfaces.




Figure 1. External Interfaces on the TMS320C30

All of the interfaces are independent of one another and different operations may be performed simultaneously on each interface.

The Primary and Expansion buses implement the memory mapped interface to the device. The external DMA interface allows external devices to cause the processor to relinquish the Primary bus and allow direct memory access.

### **Typical System Block Diagram**

The devices that can be interfaced to the TMS320C30 include memory, DMA devices, and numerous parallel and serial peripherals and I/O devices. Figure 2 illustrates a typical configuration of a TMS320C30 system showing different types of external devices and the interfaces to which they are connected.




Figure 2. Possible System Configurations

This block diagram constitutes essentially a fully expanded system. In an actual design, any subset of the illustrated configuration may be used.

### **Primary Bus Interface**

The primary bus is used by the TMS320C30 to access the majority of its memory mapped locations. Therefore, typically when a large amount of external memory is required in a system, it is interfaced to the primary bus. The expansion bus (discussed in the next section) actually comprises two mutually exclusive interfaces, controlled by the MSTRB and IOSTRB signals respectively. Cycles on the expansion bus controlled by the MSTRB signal are essentially equivalent to cycles on the primary bus, with the exception that bank switching is not implemented on the expansion bus. Accordingly, the discussion of primary bus cycles in this section applies equally to MSTRB cycles on the expansion bus.

Although both the primary bus and the expansion bus may be used to interface to a wide variety of devices, the devices most commonly interfaced to these buses are memories. Therefore, detailed examples of memory interface will be presented in this section.

### Zero Wait State Interface To Static RAMs

For full speed, zero-wait state interface to any device, the TMS320C30 requires a read access time of 30 ns from address stable to data valid. Because, for most memories, access time from chip select is the same as access time from address, it is theoretically possible to use 30 ns memories at full speed with the TMS320C30. This, however, dictates that there be no delays present between the processor and the memories. This is usually not the case in practice, due to interconnection de-


lays and the fact that typically some gating is required for chip select generation. Therefore, slightly faster memories are generally required in most systems. If one level of reasonably high-speed (below 10 ns in propagation delay) gating is used to generate chip select for the memories, 20 ns devices may be used.

Among currently available RAMs, there are two distinct categories of devices with different interface characteristics. These two categories are RAMs without output enable control lines ( $\overline{OE}$ ), which include the 1-bit wide organized RAMs and most of the 4-bit wide RAMs, and those with  $\overline{OE}$  controls, which include the byte wide and a few of the 4-bit wide RAMs. Many of the fastest RAMs do not provide  $\overline{OE}$  control, and use chip select ( $\overline{CS}$ ) controlled write cycles to insure that data outputs do not turn on for write operations. In  $\overline{CS}$  controlled write cycles, the write control line ( $\overline{WE}$ ) goes low prior to  $\overline{CS}$  going low, and internal logic holds the outputs disabled until the cycle is completed. Using  $\overline{CS}$  controlled write cycles is an efficient way to interface fast RAMs without  $\overline{OE}$  controls to the TMS320C30 at full speed.

In the case of RAMs with  $\overline{OE}$  controls, the use of this signal can provide added flexibility in many systems. Additionally, many of these devices can be interfaced using  $\overline{CS}$  controlled write cycles with  $\overline{OE}$  tied low, in the same manner as with RAMs without  $\overline{OE}$  controls. There are, however, two requirements for interfacing to  $\overline{OE}$  RAMs in this fashion. First, the RAMs  $\overline{OE}$  input must be gated with chip select and  $\overline{WE}$  internally so that the device's outputs do not turn on unless a read is being performed. Second, the RAM must allow its address inputs to change while  $\overline{WE}$  is low, which some RAMs specifically prohibit.


The circuit shown in Figure 3 shows an interface to Cypress Semiconductor's CY7C186 25 ns  $8K \times 8$ -bit CMOS static RAMs with the  $\overline{OE}$  control input tied low and using a  $\overline{CS}$  controlled write cycle.

Figure 3. TMS320C30 Interface to Cypress Semiconductor CY7C186 CMOS SRAM




In this circuit, the two chip selects on the RAM are driven by  $\overline{STRB}$  and  $\overline{A23}$ , which are ANDed together internally. The use of  $\overline{A23}$  locates the RAM at addresses 00000h through 03FFFh in external memory and  $\overline{STRB}$  establishes the  $\overline{CS}$  controlled write cycle. The  $\overline{WE}$  control input is then driven by the TMS320C30 R/W signal, and the  $\overline{OE}$  input is not used, and is therefore connected to ground.

The timing of read operations, shown in Figure 4, is very straightforward since the two chip select inputs are driven directly. The read access time of the circuit is therefore the inverter propagation delay added to the RAMs chip select access time or  $t_1 + t_2 = 5 + 25 = 30$  ns. This access time therefore meets the TMS320C30s specified 30 ns requirement.



During write operations, as shown in Figure 5, the RAMs outputs do not turn on at all, due to the use of the chip select controlled write cycles. The chip select controlled write cycles are generated by the fact that  $R/\overline{W}$  goes active (low) before the  $\overline{STRB}$  term of the chip select input. Because the RAMs output drivers are disabled whenever the  $\overline{WE}$  input is low (regardless of the state of the  $\overline{OE}$  input) bus conflicts with the TMS320C30 are automatically avoided with this interface. The circuit's data setup and hold times (t₁ and t₂ in the timing diagram) of approximately 50 and 20 ns, respectively, also easily meet the RAMs timing requirements of 10 and 0 ns.



If more complex chip select decode is required than can be accomplished in time to meet zero-wait state timing, wait states or bank switching techniques (discussed in a later section) should be used.

It should be noted that the CY7C186's  $\overline{OE}$  control is gated internally with  $\overline{CS}$ , therefore the RAMs outputs are not enabled unless the device is selected. This is critical if there are any other devices connected to the same bus; if there are no other devices connected to the bus, then  $\overline{OE}$  need not be gated internally with chip select.

RAMs without  $\overline{OE}$  controls can also be easily interfaced to the TMS320C30 using a similar approach to that used with RAMs with  $\overline{OE}$  controls. If there is only one bank of memory implemented, and no other devices are present on the bus, the memories'  $\overline{CS}$  input may often be connected to  $\overline{STRB}$  directly. If several devices must be selected, however, a gate is generally required to AND the device select and  $\overline{STRB}$  to drive the  $\overline{CS}$  input to generate the chip select controlled write cycles. In either case, the  $\overline{WE}$  input is driven by the TMS320C30 R/W signal. Provided sufficiently fast gating is used, 25 ns RAMs may still be used.

As with the case of RAMs with  $\overline{OE}$  control lines, this approach works well if only a few banks of memory are implemented where the chip select decode can be accomplished with only one level of gating. If many banks are required to implement very large memory spaces, bank switching can be used to provide for multiple bank select generation while still maintaining full speed accesses within each bank. Bank switching is discussed in detail in a later section.

### **Ready Generation**

The use of wait states can greatly increase system flexibility and reduce hardware requirements over systems without wait state capability. The TMS320C30 has the capability of generating wait states on either the primary bus or the expansion bus and both buses have independent sets of ready control logic. Ready generation is discussed in this subsection from the perspective of the primary bus interface, however, wait state operation on the expansion bus is similar to that of the primary bus, therefore these discussions pertain equally well to expansion bus operation. Thus, ready generation will not be included in the specific discussions of the expansion bus interface.

Wait states are generated on the basis of the internal wait state generator, the external ready input ( $\overline{RDY}$ ), or the logical AND or OR of the two. When enabled, internally generated wait states effect all external cycles, regardless of the address accessed. If different numbers of wait states are required for various external devices, the external  $\overline{RDY}$  input may be used to tailor wait state generation to specific system requirements.

If the logical OR (or electrical AND since the signals are true low) of the external and wait count ready signals is selected, the earlier of either of the two signals will generate a ready condition and allow the cycle to be completed. It is not required that both signals be present.

The OR of the two ready signals can be used to implement wait states for devices that require a greater number of wait states than are implemented with external logic (up to seven). This feature is useful, for example, if a system contains some fast and some slow devices. In this case, fast devices can generate a ready signal externally with a minimum of logic, and slow devices can use the internal wait counter for larger numbers of wait states. Thus, when fast devices are accessed, the external hardware responds promptly with a ready signal that terminates the cycle. When slow devices are accessed, the external hardware does not respond, and the cycle is appropriately terminated after the internal wait count.

The OR of the two ready signals may also be used if conditions occur that require termination of bus cycles prior to the number of wait states implemented with external logic. In this case, a

shorter wait count is specified internally than the number of wait states implemented with the external ready logic, and the bus cycle is terminated after the wait count. This feature may also be used as a safeguard against inadvertent accesses to nonexistent memory that would never respond with ready and therefore lock up the TMS320C30.

If the OR of the two ready signals is used, however, and the internal wait state count is less than the number of wait states implemented externally, the external ready generation logic must have the ability to reset its sequencing to allow a new cycle to begin immediately following the end of the internal wait count. This requires that, under these conditions, consecutive cycles must be from independently decoded areas of memory and that the external ready generation logic be capable of restarting its sequence as soon as a new cycle begins. Otherwise, the external ready generation logic may lose synchronization with bus cycles and therefore generate improperly timed wait states.

If the logical AND (electrical OR) of the wait count and external ready signals is selected, the later of the two signals will control the internal ready signal, and both signals must occur. Accordingly, external ready control must be implemented for each wait state device in addition to the wait count ready signal being enabled.

This feature is useful if there are devices in a system that are equipped to provide a ready signal but cannot respond quickly enough to meet the TMS320C30s timing requirements. In particular, if these devices normally indicate a ready condition and, when accessed, respond with a wait until they become ready, the logical AND of the two ready signals can be used to save hardware in the system. In this case, the internal wait counter can be used to provide wait states initially, and become ready after the external device has had time to send a not ready indication. The internal wait counter then remains ready until the external device also becomes ready, which terminates the cycle.

Additionally, the AND of the two ready signals may be used for extending the number of wait states for devices that already have external ready logic implemented but require additional wait states under certain unique circumstances.

In the implementation of external ready generation hardware, the particular technique employed depends heavily on the specific characteristics of the system. The optimum approach to ready generation varies depending on the relative number of wait state and non-wait state devices in the system and the maximum number of wait states required for any one device. The approaches discussed here are intended to be general enough for most applications, and are easily modifiable to comprehend many different system configurations.

In general, ready generation involves the following three functions:

- 1) Segmentation of the address space in some fashion to distinguish fast and slow devices.
- 2) Generating properly timed ready indications.
- 3) Logically ORing all of the separate ready timing signals together to connect to the physical ready input.

Segmentation of the address space is required so that a unique indication of each of the particular areas within the address space that require wait states can be obtained. This segmentation is commonly implemented in a system in the form of chip select generation. Chip select signals may be used to initiate wait states in many cases, however, occasionally chip select decoding considerations may provide signals that will not allow ready input timing requirements to be met. In this case, coarse address space segmentation may be made on the basis of a small number of address lines, where simpler gating allows signals to be generated more quickly. In either case, the signal indicating that a particular area of memory is being addressed is normally used to initiate a ready or wait state indication.

Once the region of address space being accessed has been established, a timing circuit of some sort is normally used to provide a ready indication to the processor at the appropriate point in the cycle to satisfy each device's unique requirements.


Finally, since indications of ready status from multiple devices are typically present, the signals are logically ORed using a single gate to drive the RDY input.

One of two basic approaches may be taken in the implementation of ready control logic depending upon the state in which the ready input is to be between accesses. If  $\overline{RDY}$  is low between accesses, the processor is always ready unless a wait state is required; if  $\overline{RDY}$  is high between accesses, the processor will always enter a wait state unless a ready indication is generated.

If  $\overline{RDY}$  is low between accesses, control of full speed devices is straightforward; no action is necessary since ready is always active unless otherwise required. Devices requiring wait states, however, must drive ready high fast enough to meet the input timing requirements. Then, after an appropriate delay, a ready indication must be generated. This can be quite difficult in many circumstances since wait state devices are inherently slow and often require complex select decoding.

If  $\overline{\text{RDY}}$  is high between accesses, zero wait state devices, which tend to be inherently fast, can usually respond immediately with a ready indication. Wait state devices may simply delay their select signals appropriately to generate a ready. Typically, this approach results in the most efficient implementation of ready control logic. Figure 6 shows a circuit of this type which can be used to generate 0, 1, or 2 wait states for multiple devices in a system.

Figure 6. Circuit For Generation of 0, 1, or 2 Wait States for Multiple Devices



In this circuit, full speed devices drive ready directly through the '74AS21, and the two flipflops delay wait state devices' select signals one or two H1 cycles to provide 1 or 2 wait states.

Considering the TMS320C30's ready delay time of 8 ns following address, zero wait state devices must use ungated address lines directly to drive the input of the '74AS21, since this gate contributes a maximum propagation delay of 6 ns to the  $\overline{\text{RDY}}$  signal. Thus, zero wait state devices should be grouped together within a coarse segmentation of address space if other devices in the system require wait states.

With this circuit, devices requiring wait states may take up to 36 ns from a valid address on the TMS320C30 to provide inputs to the '74AS20s inputs. Typically, this allows sufficient time for any decoding required in generating select signals for slower devices in the system. For exam-

ple, the 74ALS138 driven by address and STRB, can generate select decodes in 22 ns, which easily meets the TMS320C30s timing requirements.

With this circuit, unused inputs to either the 74AS20s or the 74AS21 should be tied to a logic high level to prevent noise from generating spurious wait states.

If more than 2 wait states are required by devices within a system, other approaches may be employed for ready generation. If between three and seven wait states are required, additional flipflops may be included, in the same manner as shown in Figure 6, or internally generated wait states may be used in conjunction with external hardware. If greater than seven wait states are required, an external circuit using a counter may be used to supplement the internal wait–state generator's capabilities.

# **Bank Switching Techniques**


The TMS320C30's programmable bank switching feature can greatly ease system design when large amounts of memory are required. This feature is used to provide a period of time during which all device selects are disabled that would not normally be present otherwise. During this interval, slow devices are allowed time to turn off before other devices have the opportunity to drive the data bus, thus avoiding bus contention.

When bank switching is enabled, any time a portion of the high order address lines change, as defined by the contents of the BNKCMPR register,  $\overline{\text{STRB}}$  goes high for one full H1 cycle. Provided  $\overline{\text{STRB}}$  is included in chip select decodes, this causes all devices to be disabled during this period. The next bank of devices is not enabled until  $\overline{\text{STRB}}$  goes low again.

Bank switching is not required during writes since these cycles always exhibit an inherent one-half H1 cycle setup of address information before STRB goes low. Thus, when using bank switching for read/write devices, a minimum of half of one H1 cycle of address setup is provided for all accesses. Therefore, large amounts of memory can be implemented without wait states or extra hardware required for isolation between banks. Also, note that access time for cycles during bank switching is the same as that of cycles without bank switching, and accordingly, full speed accesses may still be accomplished within each bank.

When using bank switching to implement large multiple-bank memory systems, an important consideration is address line fanout. Besides parametric specifications for which account must be made, AC characteristics are also crucial in memory system design. With large memory arrays which commonly require large numbers of address line inputs to be driven in parallel, capacitive loading of address outputs is often quite large. Because all TMS320C30 timing specifications are guaranteed up to a capacitive load of 80 pF, driving greater loads will invalidate guaranteed AC characteristics. Therefore it is often necessary to provide buffering for address lines when driving large memory arrays. AC timings for buffer performance may then be derated according to manufacturer specifications to accomodate a wide variety of memory array sizes.

The circuit shown in Figure 7 illustrates the use of bank switching with Cypress Semiconductor's 'CY7C185 25 ns  $8K \times 8$  CMOS static RAM. This circuit implements 32K 32-bit words of memory with one wait-state accesses within each bank.




### Figure 7. Bank Switching For Cypress Semiconductors CY7C185

A wait state is required with this implementation of bank memory because of the added propagation delay presented by the address bus buffers used in the circuit. The wait state is not a function of the fact that the memory is organized as multiple banks or the use of bank switching. When bank switching is used, memory access speeds are the same as without bank switching once bank boundaries are crossed. Therefore, no speed penalty is paid when using bank switching except for the occasional extra cycle inserted when bank boundaries are crossed. It should be noted, however, that if the extra cycle inserted when crossing bank boundaries does impact software performance significantly, code can often be restructured to minimize bank boundary crossings, thereby reducing the effect of these boundary crossings on software performance.

The wait state for this bank memory is generated using the wait state generator circuit presented in the previous section. Because A23 is the signal which enables the entire bank memory system, the inverted version of this signal is ANDed with  $\overline{\text{STRB}}$  to derive a one wait state device select. This signal is then connected in the circuit along with the other one wait state device selects. Thus, any time a bank memory access is made, one wait state is generated.

Each of the four banks in this circuit is selected using a decode of A15-A13 generated by the 74AS138 (see Figure 8). With the BNKCMPR register set to 0Bh, the banks will be selected on even 8K-word boundaries starting at location 080A000h in external memory space.

### Figure 8. Bank Memory Control Logic



The 74ALS2541 buffers used on the address lines are necessary in this design since the total capacitive load presented to each address line is a maximum of  $20 \times 5$  pF or 100 pF (bank memory plus zero wait-state static RAM), which exceeds the TMS320C30 rated capacitive loading of 80 pF. Using the manufacturers derating curves for these devices at a load of 80 pF (the load presented by the bank memory) predicts propagation delays at the output of the buffers of a maximum of 16 ns. The access time of a read cycle within a bank of the memory is therefore the sum of the memory access time and the maximum buffer propagation delay or 25 + 16 = 41 ns, which, since it falls between 30 and 90 ns, requires one wait state on the TMS320C30.

The 74ALS2541 buffers offer one additional system performance enhancement in that they include 25-ohm resistors in series with each individual buffer output. These resistors greatly improve the transient response characteristics of the buffers especially when driving CMOS loads such as the memories used here. The effect of these resistors is to reduce overshoot and ringing which is common when driving predominantly capacitive loads such as CMOS. The result of this is reduced noise and increased immunity to latchup in the circuit, which in turn results in a more reliable memory system. Having these resistors included in the buffers eliminates the need to put discrete resistors in the system which is often required in high speed memory systems.

This circuit could not have been implemented without bank switching, since data output's turn-on and turn-off delays would have caused bus conflicts. Here, the propagation delay of the 74AS138 is only involved during bank switches, where there is sufficient time between cycles to allow new chip selects to be decoded.

The timing of this circuit for read operations using bank switching is shown in Figure 9. With the BNKCMPR register set to 0Bh, when a bank switch occurs, the bank address on address lines A23-A13, is updated during the extra H1 cycle while STRB is high. Then, after chip select decodes have stabilized, and the previously selected bank has disabled its outputs, STRB goes low for the next read cycle. Further accesses occur at normal bus timings with one wait state as long as another bank switch is not necessary. Write cycles do not require bank switching due to the inherent address setup provided in their timings.




Figure 9. Timing For Read Operations Using Bank Switching

The timing for this interface is summarized in the Table 1.

	8	8
Time Interval Event		Time Period
t ₁	H1 falling to address/STRB valid	14 ns
t ₂	Add to select delay	10 ns
t ₃	Memory disable from STRB	10 ns
t ₄	H1 falling to STRB	10 ns
t ₆	Memory output enable delay	3 ns

 Table 1. Bank Switching Interface Timing

# **Expansion Bus Interface**

The TMS320C30s expansion bus interface provides a second complete parallel bus which can be used to implement data transfers concurrently with and independent of operations on the primary bus. The expansion bus comprises two mutually exclusive interfaces controlled by the MSTRB and IOSTRB signals, respectively. This section discusses interface to the expansion bus using IOSTRB cycles; MSTRB cycles are essentially equivalent in timing to primary bus cycles, and are discussed in the previous section.

Unlike the primary bus, both read and write cycles on the I/O portion of the expansion bus are two H1 cycles in duration and exhibit the same timing. The XR/W signal is high for reads and low for writes. Since I/O accesses take two cycles, many peripherals that require wait states if interfaced either to the primary bus or using  $\overline{\text{MSTRB}}$  may be used in a system without the need for wait states. Specifically, in cases where there is only one device on the expansion bus, devices with access times greater than the 30 ns required by the primary bus, but not more than 59 ns can be interfaced to the I/O bus without wait states.

### A/D Converter Interface

A/D and D/A converters are components that are commonly required in DSP systems and interface efficiently to the I/O expansion bus. These devices are available in many speed ranges and with a variety of features, and while some may be used at full speed on the I/O bus, others may require one or more wait states.

Figure 10 shows an interface to an Analog Devices AD1678 analog to digital converter. The AD1678 is a 12-bit, 5 µs converter allowing sample rates up to 200 kHz and with an input voltage range of 10 volts bipolar or unipolar. The converter is connected according to manufacturers specifications to provide 0 to +10 volt operation. This interface illustrates a common approach to connecting devices such as this to the TMS320C30. Note that the interface requires only a minimum amount of control logic.




Figure 10. Interface to AD1678 A/D Converter

The AD1678 is a very flexible converter and is configurable in a number of different operating modes. These operating modes include byte or word data format, continuous or non-continuous conversions, enabled or disabled chip select function, and programmable end of conversion indication. This interface utilizes 12-bit word data format, rather than byte format to be compatible with the TMS320C30. Non-continuous conversions are selected, so that variable sample rates may be used, since continuous conversions occur only at a rate of 200 kHz. With non-continuous conversions, the host processor determines the conversion rate by initiating conversions through write operations to the converter. The chip select function is enabled, so the chip select input is required to be active when accessing the device. Enabling the chip select function is necessary to allow a mechanism for the AD1678 to be isolated from other peripheral devices connected to the expansion bus. To establish the desired operating modes, the SYNC and  $12/\overline{8}$  inputs to the converter are pulled high and  $\overline{\text{EO}}$ - $\overline{\text{CEN}}$  is grounded, as specified in the AD1678 data sheet.

In this application, the converter's chip select is driven by XA12, which maps this device at 804000h in I/O address space. Conversions are initiated by writing any data value to the device, and the conversion results are obtained by reading from the device after the conversion is completed. To generate the devices Start Conversion (SC) and Output Enable ( $\overline{OE}$ ) inputs,  $\overline{IOSTRB}$  is ANDed with XR/W. Therefore, the converter is selected whenever XA12 is low, and  $\overline{OE}$  is driven when reads are performed, while SC is driven when writes are performed.


As with many A/D converters, at the end of a read cycle the AD1678 data output lines enter a high impedance state. This occurs after the Output Enable ( $\overline{OE}$ ) or read control line goes inactive. Also common with these types of devices, is that the data output buffers often require a substantial amount of time to actually attain a full high-impedance state. When used with the TMS320C30, devices must have their outputs fully disabled no later than 65 ns following the rising edge of  $\overline{IOSTRB}$ , since the TMS320C30 will begin driving the data bus at this point if the next cycle is a write. If this timing is not met, bus conflicts between the TMS320C30 and the AD1678 may occur, potentially causing degraded system performance and even failure due to damaged data bus drivers. The actual disable time for the AD1678 can be as long as 80 ns, therefore buffers are required to isolate the converter outputs from the TMS320C30. The buffers used here are 74LS244s that are enabled when the AD1678 is read, and turned off 30.8 ns following IOSTRB going high. Therefore, the TMS320C30 requirement of 65 ns is met.

When data is read following a conversion, the AD1678 takes 100 ns after its  $\overline{OE}$  control line is asserted to provide valid data at its outputs. Thus, including the propagation delay of the 74LS244 buffers, the total access time for reading the converter is 118 ns. This requires two wait states on the TMS320C30 expansion I/O bus.

The two wait states required in this case are implemented using software wait states, however, depending on the overall system configuration it may be necessary to implement a separate wait state generator for the expansion bus (refer to section on ready generation). This would be the case if there were multiple devices that required different numbers of wait states connected to the expansion bus.

Figure 11 shows the timing for read operations between the TMS320C30 and the AD1678. At the beginning of the cycle, the address and XR/W lines become valid  $t_1 = 10$  ns following the falling edge of H₁. Then, after  $t_2 = 10$  ns from the next rising edge of H₁, IOSTRB goes low, beginning the active portion of the read cycle. After  $t_3 = 5.8$  ns, the control logic propagation delay, the IOR signal goes low, asserting the OE input to the AD1678. The '74LS244 buffers take  $t_4 = 30$  ns to enable their outputs, and then, following the converters access delay and the buffer propagation delay ( $t_5 = 100 + 18 = 118$  ns) data is provided to the TMS320C30. This provides approximately 46 ns of data setup before the rising edge of IOSTRB. Therefore, this design easily satisfies the TMS320C30s requirement of 15 ns of data setup time for reads.





Unlike the primary bus, read and write cycles on the I/O expansion bus are timed the same with the exception that  $XR/\overline{W}$  is high for reads and low for writes and that the data bus is driven by the TMS320C30 during writes. When writing to the AD1678, the '74LS244 buffers do not turn on and no data is transferred. The purpose of writing to the converter is only to generate a pulse on the converter's  $\overline{SC}$  input, which initiates a conversion cycle. When a conversion cycle is completed, the AD1678's EOC output is used to generate an interrupt on the TMS320C30 to indicate that the converted data may be read.

It should be noted that for different applications, use of TLC1225 or TLC1550 A/D converters from Texas Instruments may be beneficial. The TLC1225 is a self-calibrating 12-bit-plus-sign bipolar or unipolar converter which features 10 µs conversion times. The TLC1550 is a 10-bit, 6 µs converter with a high speed DSP interface. Both converters are parallel-interface devices.

## **D/A Converter Interface**


In many DSP systems, the requirement for generating an analog output signal is a natural consequence of sampling an analog waveform with an A/D converter and then processing the signal digitally internally. Interfacing D/A converters to the the TMS320C30 on the expansion I/O bus is also quite straightforward.


As with A/D converters, D/A converters are also available in a number of varieties. One of the major distinctions between various types of D/A converters is whether or not the converter includes latches to store the digital value to be converted to an analog quantity, and the interface to control those latches. With latches and control logic included with the converter, interface design is often simplified, however, internal latches are often included only in slower D/A converters.

Because slower converters limit signal bandwidths, the converter chosen for this design was selected to allow a reasonably wide range of signal frequencies to be processed, in addition to illustrating the technique of interfacing to a converter using external data latches.

Figure 12 shows an interface to an Analog Devices AD565A digital to analog converter. This device is a 12-bit, 250 ns current output DAC with an on-board 10 volt reference. Using an off-board current-to-voltage conversion circuit connected according to manufacturers specifications,

the converter exhibits output signal ranges 0 to +10 volts, which is compatible with the conversion range of the A/D converter discussed in the previous section.





Because this DAC essentially performs continuous conversions based on the digital value provided at its inputs, periodic sampling is maintained by periodically updating the value stored in the external latches. Therefore, between sample updates, the digital value is stored and maintained at the latch outputs that provide the input to the DAC. This results in the analog output remaining stable until the next sample update is performed.

The external data latches used in this interface are '74LS377 devices that have both clock and enable inputs. These latches serve as a convenient interface with the TMS320C30; the enable inputs provide a device select function, and the clock inputs latch the data. Therefore, with the enable input driven by inverted XA12 and the clock input driven by IOW, which is the AND of IOSTRB and XR/W, data will be stored in the latches when a write is performed to I/O address 805000h. Reading this address has no effect on the circuit.

Figure 13 shows a timing diagram of a write operation to the D/A converter latches.




Figure 13. Write Operation to the D/A Converter Timing Diagram

Because the write is actually being performed to the latches, the key timings for this operation are the timing requirements for these devices. For proper operation, these latches require simply a minimal setup and hold time of data and control signals with respect to the rising edge of the clock input. Specifically, the latches require a data setup time of 20 ns, enable setup of 25 ns, disable setup of 10 ns and data and enable hold times of 5 ns. This design provides approximately 60 ns of enable setup, 30 ns of data setup, and 7.2 ns of data hold time. Therefore, the setup and hold times provided by this design are well in excess of those required by the latches. The key timing parameters for this interface are summarized in Table 2.

Time Interval	Event	Time Period
t ₁	H1 falling to address valid	10 ns
t ₂	XA12 to XA12 delay	5 ns
t ₃	H1 rising to IOSTRB falling	10 ns
t ₄	IOSTRB to IOW delay	5.8 ns
t ₅	Data setup to IOW	30 ns
ta	Data hold from IOW	7.2 ns

Table 2. Key Timing Parameter for D/A Converter Write Operation

# **System Control Functions**

There are several aspects of TMS320C30 system hardware design that are critical to overall system operation. These include such functions as clock and reset signal generation and interrupt control.

#### **Clock Oscillator Circuitry**

An input clock may be provided to the TMS320C30 either from an external clock input or by using the on-board oscillator. Unless special clock requirements exist, using the on-board oscillator is generally a convenient method of clock generation. This method requires few external components and can provide stable, reliable clock generation for the device.

Figure 14 shows a clock generator circuit using the internal oscillator. This circuit is designed to operate at 33.33 MHz and since crystals with fundamental oscillation frequencies of 30 MHz and above are not readily available, a parallel-resonant third-overtone circuit is used.




Figure 14. Crystal Oscillator Circuit

In a third-overtone oscillator, the crystal fundamental frequency must be attenuated so that oscillation is at the third harmonic. This is achieved with an LC circuit that filters out the fundamental, thus allowing oscillation at the third harmonic. The impedance of the LC circuit must be inductive at the crystal fundamental and capacitive at the third harmonic. The impedance of the LC circuit is given by:

$$z(\omega) = \frac{L/C}{j[\omega_{L} - 1/\omega C]}$$
(1)

Therefore, the LC circuit has a pole at:

$$\omega_{\rm p} = \frac{1}{\sqrt{\rm LC}} \tag{2}$$

At frequencies significantly lower than  $\omega_p$ , the 1/( $\omega$ C) term in (1) becomes the dominating term, while  $\omega_L$  can be neglected. This gives:

$$z(\omega) = j\omega L$$
 for  $\omega < \omega_p$ 

In (3), the LC circuit appears inductive at frequencies lower than  $\omega_p$ . On the other hand, at frequencies much higher than  $\omega_p$ , the  $\omega L$  term is the dominant term in (1), and 1/( $\omega C$ ) can be neglected. This gives:

(2)

$$z(\omega) = \frac{1}{j\omega C}$$
 for  $\omega > \omega_p$ 

The LC circuit in (4) appears increasingly capacitive as frequency increases above  $\omega_p$ . This is shown in Figure 15, which is a plot of the magnitude of the impedance of the LC circuit of Figure 14 versus frequency.




Figure 15. Magnitude of the Impedance of the Oscillator LC Network

Based on the discussion above, the design of the LC circuit proceeds as follows:


- 1) Choose the pole frequency  $\omega_p$  approximately halfway between the crystal fundamental and the third harmonic.
- 2) The circuit now appears inductive at the fundamental frequency and capacitive at the third harmonic.

In the oscillator of Figure 13, choose  $\omega_p = 22.2$  MHz, which is approximately halfway between the fundamental and the third harmonic. Choose C = 20 pF. Then, using (2), L = 2.6  $\mu$ H.


#### **Reset Signal Generation**

The reset input controls initialization of internal TMS320C30 logic and also causes execution of the system initialization software. For proper system initialization, the reset signal must be applied at least ten H1 cycles, i.e., 600 ns for a TMS320C30 operating at 33.33 MHz. Upon powerup, however, it can take 20 ms or more before the system oscillator reaches a stable operating state. Therefore, the powerup reset circuit should generate a low pulse on the reset line for 100 to 200 ms. Once a proper reset pulse has been applied, the processor fetches the reset vector from location zero which contains the address of the system initialization routine. Figure 16 shows a circuit that will generate an appropiate powerup reset circuit.

(4)



The voltage on the reset pin ( $\overline{\text{RESET}}$ ) is controlled by the  $R_1C_1$  network. After a reset, this voltage rises exponentially according to the time constant  $R_1C_1$ , as shown in Figure 17.



The duration of the low pulse on the reset pin is approximately  $t_1$ , which is the time it takes for the capacitor  $C_1$  to be charged to 1.5 V. This is approximately the voltage at which the reset input switches from a logic 0 to a logic 1. The capacitor voltage is given by:

$$V = V_{cc} \left[ 1 - e^{-\frac{t}{r}} \right]$$
⁽⁵⁾

TMS320C30 Hardware Applications

102

where  $\tau = R_1C_1$  is the reset circuit time constant. Solving (5) for t gives:

$$t = -R_1 C_1 \ln \left[1 - \frac{V}{V_{cc}}\right]$$
 (6)

Setting the following:

 $\begin{array}{rcl} R_1 &=& 100 \ k\Omega \\ C_1 &=& 4.7 \ \mu F \\ V_{CC} &=& 5 \ V \\ V &=& V_1 = 1.5 \ V \end{array}$ 

gives t = 167 ms. Therefore, the reset circuit of Figure 16 provides a low pulse of long enough duration to ensure the stabilization of the system oscillator.


Note that if synchronization of multiple TMS320C30s is required, all processors should be provided with the same input clocck and the same reset signal. After powerup, when the clock has stabilized, all processors may then be synchronized by generating a falling edge on the common reset signal. Because it is in the falling edge of reset that establishes synchronization, reset must be high for a period of time (at least ten H1 cycles) initially. Following the falling edge, reset should remain low for at least ten H1 cycles and then be driven high. This sequencing of reset may be accomplished using additional circuitry, based on either RC time delays or counters.

## **Serial Port Interface to AIC**

For applications such as modems, speech, control, instrumentation, and analog interface for DSPs, a complete analog-to-digital (A/D) and digital-to-analog (D/A) input/output system on a single chip may be desired. The TLC32044 analog interface circuit (AIC) integrates on a single monlithic/CMOS chip a bandpass, switched-capacitor, antialiasing-input filter, 14-bit resolution A/D and D/A converters, and a lowpass, switched-capacitor, output-reconstruction filter. The TLC32044 offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital processor control.

Four serial port modes on the TLC32044 allow direct interface to TMS320C30 processors. When the transmit and receive sections of the AIC are operating synchronously, it can interface to two SN54299 or SN74299 serial-to-parallel shift registers. These shift registers can then interface in parallel to the TMS320C30, other TMS320 digital processors, or to external FIFO circuitry. Output data pulses are emitted to inform the processor that data transmission is complete or to allow the DSP to differentiate between two transmitted bytes. A flexible control scheme is provided so that the functions of the AIC can be selected and adjusted coincidentally with signal processing via software control. Refer to the TLC32044 data sheet for detailed information.

When interfacing the AIC to the TMS320C30 via one of the serial ports, no additional logic is required. This interface is shown in Figure 18. The serial data, control and clock signals connect directly between the two devices and the AIC's master clock input is driven from TCLK0, one of the TMS320C30s internal timer outputs. The AIC's WORD/BYTE input is pulled high selecting 16-bit serial port transfers to optimize serial port data transfer rate. The TMS320C30s XF0, configured as an output, is connected to the AIC's reset (RST) input to allow the AIC to be reset by the TMS320C30 under program control. This allows the TMS320C30 timer and serial port to be initialized before beginning conversions on the AIC.



To provide the master clock input for the AIC, the TCLK0 timer is configured to generate a clock signal with a 50% duty cycle at a frequency of H1/4 or 4.167 MHz. To accomplish this, the timer 0 global control register is set to the value 3C1h, which establishes the desired operating modes. The timer 0 period register is set to 1 which sets the required division ratio for the H1 clock.

To properly communicate with the AIC the TMS320C30 serial port must be configured appropriately. To configure the serial port, several TMS320C30 registers and memory locations must be initialized. First the serial port should be reset by setting the serial port global control register to 2170300h. (The AIC should also be reset at this time. See description below of resetting the AIC using XF0). This resets the serial port logic and configures the serial port operating modes including data transfer lengths and enables the serial port interrupts. This also configures another important aspect of serial port operation: polarity of serial port signals. Because active polarity of all serial port signals is programmable, it is critical that the bits in the serial port global control register that control this be set appropriately. In this application all polarities are set to positive except FSX and FSR which are driven by the AIC and are true low.

The serial port transmit and receive control registers must also be initialized for proper serial port operation. In this application, both of these registers are set to 111h, which configures all of the serial port pins in the serial port mode, rather than the general purpose digital I/O mode.

With the operations described above completed, interrupts are enabled, and provided the serial port interrupt vector(s) are properly loaded, serial port transfers may begin after the serial port is taken out of reset. This is accomplished by loading E170300h into the global control register.

To begin conversion operations on the AIC and subsequent transfers of data on the serial port, the AIC is first reset by setting XF0 to zero at the beginning of the TMS320C30 initialization rou-


tine. Setting XF0 to zero is accomplished by setting the TMS320C30 IOF register to 2. This sets the AIC to a default configuration and halts serial port transfers and conversion operations until reset is set high. Once the TMS320C30 serial port and timer have been initialized as described above, XF0 is set high by setting the IOF register to 6. This allows the AIC to begin operating in its default configuration, which in this application is the desired mode. In this mode all internal filtering is enabled, sample rate is set at approximately 6.4 kHz, and the transmit and receive sections of the device are configured to operate synchronously. Conveniently, this mode of operation is appropriate for a variety of applications, and if a 5.184 MHz master clock input is used, the default configuration results in an 8 kHz sample rate which makes this device ideal for speech and telecommunications applications.

In addition to the benefit of a convenient default operating configuration, the AIC can also be programmed for a wide variety of other operating configurations. Sample rates and filter characteristics may be varied, in addition to which, numerous connections in the device may be configured to establish different internal architectures, by enabling or disabling various functional blocks.

To configure the AIC in a fashion different from the default state, the device must first be sent a serial data word with the two LSBs set to one. The two LSBs of a transmitted data word are not part of the transferred data information and are not set to one during normal operation. This condition indicates that the next serial transmission will contain secondary control information, not data. This information is then used to load various internal registers and specify internal configuration options. There are four different types of secondary control words distinguished by the state of the two LSBs of the control information transferred. Note that each secondary control word transferred must be preceded by a data word with the two LSBs set to one.


The TMS320C30 can communicate with the AIC either synchronously or asynchronously depending on the information in the control register. The operating sequence for synchronous communication with the TMS320C30 shown in Figure 19, is as follows:

- 1) The  $\overline{FSX}$  or  $\overline{FSR}$  pin is brought low.
- 2) One 16-bit word is transmitted or one 16-bit word is received.
- 3) The  $\overline{FSX}$  or  $\overline{FSR}$  pin is brought high.
- 4) The  $\overline{\text{EODX}}$  or  $\overline{\text{OEDR}}$  pin emits a low-going pulse.



## Figure 19. Synchronous Timing of TLC32044 to TMS320C30

For asynchronous communication, the operating sequence is similar, but  $\overline{FSX}$  and  $\overline{FSR}$  do not occur at the same time (see Figure 20). After each receive and transmit operation, the TMS320C30 asserts an internal receive (RINT) and transmit (XINT) interrupt, which may be used to control program execution.



# **XDS1000 Target Design Considerations**

The TMS320C30 Emulator is an eXtended Development System (XDS1000) which has all the features necessary for full-speed emulation. The TMS320C30 uses a revolutionary technology to allow complete emulation via a serial scan path. If users provide a 12-pin header on their target system, realtime emulation can be performed using the TMS320C30 in their target system.

To use the emulation connector of the XDS1000, the signals shown in Figure 21. should be provided to a 12 pin header (two rows of six pins) with pin 8 cut out to provide keying. Table 3 describes the pins and signals present on the header.




Figure 21. 12 Pin Header Signals

Signal Name	Description
EMU0	Emulation pin 0.
EMU1	Emulation pin 1.
EMU2	Emulation pin 2.
EMU3	Emulation pin 3.
H3	TMS320C30 H3.
GND	Ground.
PD	Presence detect . It indicates that the cable is connected and target system is powered up. It should be tied to $+5$ volts in the target system.

#### TMS320C30 Hardware Applications

In addition to the signals required at the emulation connector, the EMU4 through EMU6 signals on the TMS320C30 must also be appropriately connected to ensure proper emulation operation. The EMU4 signal must be tied to +5 volts and EMU5 and EMU6 must be left unconnected. Also, the RSV0 through RSV10 signals must be tied to +5 volts as described in the *Third-Generation TMS320 User's Guide* (literature number SPRU031).

## **Summary**

The TMS320C30 is a high-performance 32-bit floating-point digital signal processor. Its dual parallel-interface busses and serial ports, along with a wide variety of additional support interfaces make the device an extremely flexible system-level DSP microprocessor. Using the techniques described in this report, the TMS320C30 can be used to implement sophisticated signal processing applications with the high precision and dynamic range provided by 32-bit floating-point arithmetic.

This application report has described the use of external interfaces on the TMS320C30 to connect it to memories, A/D and D/A converters, and numerous other peripheral devices, as well as the generation of wait states and other system functions.

The interfaces described in this report have all been built and tested to verify proper operation, and the techniques described can be extended to encompass design of more complex systems.

TMS320C30 Hardware Applications

# TMS320C30-IEEE Floating-Point Format Converter

Randy Restle, Regional Technology Center, Waltham, MA Adam Cron, Digital Signal Processor Products—Semiconductor Group Texas Instruments

# Introduction

Certain applications require the exceptionally high arithmetic throughput inherent in the TMS320C30 Digital Signal Processor but must use the IEEE floating-point number format, which differs from the TMS320C30's number format. The TMS320C30 uses a 2's complement format for the mantissa and exponent. Besides making the device more compatible with analog to digital converters, it is computationally more efficient in both speed and die size than the IEEE format. Applications requiring the IEEE format can benefit from the use of a custom chip for this conversion. For this reason, a chip has been designed, built, and tested. This report describes that chip.

The TMS320C30-IEEE Floating-Point Number Format Converter is a peripheral that performs floating-point number conversions between the native format of the TMS320C30 and the Single-Precision IEEE Standard 754-1985. This conversion is performed in hardware and can convert an incoming (IEEE-formatted) or outgoing (TMS320C30-formatted) floating-point number in less than one TMS320C30 instruction cycle. Normally, the part is placed between memory and the TMS320C30.

This peripheral has two operating modes.

- Mode 1 does not pipeline any data through the chip. Instead, one wait state is automatically generated to compensate for the converter's propagation delays. This mode is equivalent in performance to equipping the TMS320C30 with a single-cycle convert instruction. In those applications where speed is of utmost importance, the pipeline mode is provided.
- Mode 2 enables the converter's built-in pipeline.

Because propagation delays through the chip reduce the access time required for TMS320C30 external memory, the pipeline mode allows conversions to take place on one data value while a previously converted value is being read, or written, by the TMS320C30. Depending on the TMS320C30 instruction cycle time and the access time of memories being used, the pipeline mode can eliminate degradation in TMS320C30 throughput entirely. However, it should be noted that values fed through the pipeline appear at the output in the next cycle. Therefore, an extra read or write (i.e., the same operation that was being performed) must be performed to flush the pipeline. Consequently, when pipeline mode is used, data values and their addresses are skewed from one another. This mode is intended for high-speed block transfer/conversion, and the address skew should be acceptable.

All control signals to and from the converter are compatible with TMS320C30 signals so that no extra circuitry is required to use this chip. In fact, it has been designed to appear as much as possible like a simple bus transceiver (e.g., SN74LS245). Consequently, it has two data buses. Data bus A (pins DA31 through DA0) should be connected directly to one of the TMS320C30's data buses and the other to memory. Its direction pin (DIR) should be tied to the read/write pin (R/W), and its output enable pin ( $\overline{OE}$ ) can be tied to either STRB or MSTRB of the TMS320C30, depending on where in the TMS320C30 memory map IEEE numbers are stored.

## **Key Features**

This device is designed to fit into systems equipped with TMS320C30 external memory into which IEEE formatted numbers are stored. Below is a list of some specific features of the TMS320C30-IEEE Floating-Point Converter:

- Automatic wait-state generation during conversions
- Automatic interrupt generation when IEEE NaNs are encountered
- Automatic pipeline mode for single-cycle conversions
- Built-in SCOPE (i.e., JTAG) testability logic

## **Report Overview**

- External Interfaces Describes the external interfaces of this chip, the pinout, and pins.
- Architectural Overview Describes the functions of the converter. Gives an overview of the TMS320C30 and IEEE Standard 754-1985 number formats and the scope of numbers that can be converted.
- Converter Operating Modes Describes the converter's operating modes.
- Interrupts Describes the Not a Number interrupt generated by the converter.
- Software Application Examples Contains software application examples.
- Hardware Application Examples Contains hardware application examples.
- JTAG/IEEE-1149.1 Scan Interface Contains the JTAG/IEEE scan interface description.

## **Typographical Conventions**

In this report, buses are signified with the bus name in capital letters, followed by the range of signals (bits) enclosed in parentheses and separated by a colon. For example, TI(31:0) is bus "TI", bits 31 through 0 (31 is the most significant bit, 0, the least). Table 1 shows the symbols and their corresponding meaning that are used in sections of the report concerning control logic, algorithm overview, and bit-specific conversion algorithms.

Symbol	Name	Meaning
+   & ! ^	plus pipe ampersand exclamation point minus caret	arithmetic summation logical OR logical AND one's complement two's complement EXCLUSIVE OR

#### Table 1. Symbols and Meanings


# **External Interfaces**

# Packaging

The TMS320C30 device is housed in an 84-pin package. This pinout was chosen for efficient flow through connection to the buses. The TMS320C30-IEEE Converter's pin assignments are shown in Table 2, and the pin locations are shown in Figure 1.

Pin	Name	Pin	Name	Pin	Name
1	GND	29	DA3	57	DA29
2 3	DB15	30	DA4	58	DA30
3	DB14	31	DA5	59	DA31
4	DB13	32	DA6	60	TDI
5	DB12	33	DA7	61	TMS
6	DB11	34	DA8	62	TCK
7	DB10	35	DA9	63	VCC
8	DB9	36	DA10	64	GND
9	DB8	37	DA11	65	TDO
10	DB7	38	DA12	66	TIP
11	DB6	39	DA13	67	RST
12	DB5	40	DA14	68	DB31
13	DB4	41	DA15	69	DB30
14	DB3	42	VCC	70	DB29
15	DB2	43	GND	71	DB28
16	DB1	44	DA16	72	DB27
17	DB0	45	DA17	73	DB26
18	WAIT	46	DA18	74	DB25
19	PIPE	47	DA19	75	DB24
20	CLK	48	DA20	76	DB23
21	VCC	49	DA21	77	DB22
22	GND	50	DA22	78	DB21
23	NAN	51	DA23	79	DB20
24	DIR	52	DA24	80	DB19
25	OE	53	DA25	81	DB18
26	DA0	54	DA26	82	<b>DB</b> 17
27	DA1	55	DA27	83	DB16
28	DA2	56	DA28	84	VCC

#### Figure 1. Pin Locations



## **Pinout Description**

Table 3 describes the pin functions.

Table .	3. C	onver	ter	Signals
---------	------	-------	-----	---------

Signal	Pins	Туре	Description
DIR	1	Input	Direction – This pin determines what type of conversion should take place. When it is high, data on bus B is converted from IEEE to TMS320C30 format and output on bus A. When it is low, data on bus A is converted from TMS320C30 to IEEE format and output on bus B. This pin is normally tied directly to the TMS320C30 read/write pin.
ŌĒ	1	Input	Output Enable (active low) – In combination with the DIR pin, this pin disables the currently driven bus (i.e., bus A or B).

Signal	Pins	Туре	Description		
WAIT	1	Output	This pin is driven high in nonpipelined operations to signal the TMS320C30 to extend its external memory access to allow the conversion to complete. It can be tied directly to the TMS320C30 ready line. It is appropriately driven for both read and write operations, but is always low in pipelined mode of operation.		
PIPE	1	Input	Pipeline Enable – When this is high, the converter is confi- gured in pipeline mode. It must be tied low for nonpipeline mode.		
CLK	1	Input	Clock – This clock is the wait-state generator and the pipeline clock. It should be connected directly to the TMS320C30 H1 clock pin.		
NAN	1	Output	Not-a-Number Interrupt – This pin is driven low for 1.5 CLK cycles and signals an attempted conversion of the IEEE for- mat: Not-a-Number. This pin can be tied directly to one of the TMS320C30 interrupt pins and can signal command or mes- sage passing in multi-processor, shared-memory-type de- signs.		
DA(31:0)	32	Input/Output	Data Bus A – This 32-bit bus should be tied to either one of the two TMS320C30 data buses (i.e., the primary or expansion buses).		
DB(31:0)	32	Input/Output	Data Bus B – This 32-bit bus is normally connected to a memory array containing IEEE-formatted data.		
TCK	1	Input	Test Clock.		
TMS	1	Input	Test Mode Select.		
RST	1	Input	Reset (active low) – This pin resets all logic on the device.		
TDI	1	Input	Test Data In.		
TDO	1	Output	Test Data Out.		
TIP	1	Output	Test Instruction Register Parity – During instruction register scan, when paused, this output reflects instruction register even parity.		

Table 3. Converter Signals (Concluded)

## **Architectural Overview**

Figure 2 shows the block diagram of the converter.




Figure 2. Converter Block Diagram

#### Introduction

The TMS320C30 attains a peak performance of 33 MFLOPS, largely due to the floating-point format that it uses. In this format, both exponent and mantissa are represented in 2's-complement form.

In the IEEE format, the mantissa is represented in signed-magnitude form, and the exponent includes a bias (i.e., an offset). Additionally, values of numbers are not determined by the same formula. Instead, the exponent is used to flag numbers that are encoded differently. For example, if the exponent is 255, the value is considered not a number (NaN). Another exception is signaled when the exponent is zero. In this case, the mantissa is defined to be denormalized.

The TMS320C30's floating-point format is considerably simpler; most numbers can be converted to it without any loss of precision. However, some denormalized IEEE numbers are smaller than can be represented in TMS320C30 format. When these numbers are converted, they are translated to the closest TMS320C30 values. The error is less than  $\pm 2^{-127}$ .

#### IEEE Floating-Point Format Overview

IEEE Standard 754-1985 defines formats for single-, single-extended-, double- and double-extended-precision floating-point numbers. The single-precision format fits entirely with-

in 32 bits, which is the bus width of the TMS320C30, and is the only format supported by the converter.

The format of the single-precision IEEE Standard 754-1985 is shown below:

## Figure 3. Single-Precision IEEE Standard 754-1985 Format

	31 3	80		23	22		0	)← BIT #
1	S		EXPONENT			FRACTION		
		MSB	L	_SB	MSB		LSB	

In this format,

**S** is the sign bit of the mantissa (0 = positive, 1 = negative).

**EXPONENT** is an unsigned 8-bit field that determines the location of the binary point of the number being encoded.

**FRACTION** is a 23-bit field containing the fractional part of the mantissa.

**LSB** is the least significant bit of a field

MSB is the most significant bit of a field

The decimal value (v) of some number X is defined by one of five separate cases shown below:

Case 1: If **EXPONENT** = 255 and **FRACTION**  $\neq$  0, then v is NaN.

Case 2: If **EXPONENT** = 255 and **FRACTION** = 0, then  $v = \pm$  infinity.

Case 3: If 0 < EXPONENT < 255, then  $v = (-1)^{s} 2^{exp-127} (1.FRAC)$ 

where:

**s** is either 0 or 1

FRAC is the decimal equivalent of FRACTION

**EXP** is the decimal equivalent of **EXPONENT** 

Note that an implied 1 exists to the left of the binary point as shown above. This means the mantissa of an IEEE-encoded value has 24 bits of precision.

Case 4: If EXPONENT = 0 and FRACTION  $\neq$  0, then v is a denormalized number and v =  $(-1)^{s} 2^{-126}$  (0.FRAC)

where **s** is either 0 or 1

FRAC is the decimal equivalent of FRACTION

Note that an implied 0 exists to the left of the binary point as shown above. This means the mantissa of an IEEE-encoded value has 24 bits of precision.

#### Case 5: If **EXPONENT** = 0 and **FRACTION** = 0, then $v = \pm zero$ .

#### TMS320C30 Floating-Point Format Overview

TMS320C30 single-precision floating-point format uses a 2's-complement exponent and mantissa and is shown in Figure 4.

#### Figure 4. TMS320C30 Single-Precision Floating-Point Format

31		24	23	22		1	0 🗲 BIT #
	EXPONENT	r [	S		FRACTION		
M	SB	LSB		MSB		LSB	

The decimal value (v) of some number X is determined as follows: v = {(-2)^s + (.FRAC)} 2^{exp}

where **S** is either 0 or 1

FRAC is the decimal equivalent of FRACTION

EXP is the decimal equivalent of EXPONENT

An alternate way of describing the TMS320C30 mantissa is as follows:

## ss.fraction

Note that the bit to the left of the binary point is implied and is the complement of the sign bit. This gives the TMS320C30's mantissa 24 bits of precision and not 23 bits as might be expected. For example:

The most positive TMS320C30 mantissa is

01.1111 1111 1111 1111 1111 1111 =  $2 - 2^{-23}$ 

The least positive TMS320C30 mantissa is

 $01.0000\ 0000\ 0000\ 0000\ 0000\ = 1$ 

The most negative TMS320C30 mantissa is

 $10.0000\ 0000\ 0000\ 0000\ 0000\ = -2$ 

The least negative TMS320C30 mantissa is

10.1111 1111 1111 1111 1111 1111 =  $-1 - 2^{-23}$ 

Note that zero is uniquely identified when the TMS320C30 exponent is -128.

#### **IEEE Number Conversion**

This section describes the classifications of IEEE numbers, how they are decoded, and the algorithms necessary to translate them to TMS320C30 format.

## IEEE Dynamic Range

Table 4 shows the dynamic range of IEEE numbers. This chart can be used to quickly determine the case classification of an IEEE number.

Sign	Exponent	Mantissa	Value	Туре	Case
0	FF	0	not applicable	NaN	1
0	FF	0.000000	+ infinity	+ Infinity	2A
0	FE	1.111111	$(2-2^{-23})x2^{127}$	+ Normalized Number	3A
0	FE	1.111110	$(2-2^{-22})x2^{127}$	+ Normalized Number	3A
0	FE	1.111101	$(2-2^{-21}+2^{-23})x2^{127}$	+ Normalized Number	3A
0	FE	1.111100	$\begin{array}{l} \text{infinity} \\ (2-2^{-23})x2^{127} \\ (2-2^{-22})x2^{127} \\ (2-2^{-21}+2^{-23})x2^{127} \\ (2-2^{-21})x2^{127} \end{array}$	+ Normalized Number	3A
			107		
0	FE	1.000000	2 ¹²⁷	+ Normalized Number	3A
0	FD	1.111111	$(2-2^{-23})x^{2126}$	+ Normalized Number	3A
0	FD	1.111110	$(2-2^{-22})x2^{126}$	+ Normalized Number	3A
0	FD	1.111101	$(2-2^{-21}+2^{-23})x2^{126}$	+ Normalized Number	3A
0	FD	1.111100	$\begin{array}{c} 2^{-2-2} (2-2^{-23}) \times 2^{126} \\ (2-2^{-22}) \times 2^{126} \\ (2-2^{-21}+2^{-23}) \times 2^{126} \\ (2-2^{-21}) \times 2^{126} \end{array}$	+ Normalized Number	3A
			101		
0	01	1.000000	2-126	+ Normalized Number	3A
0	00	0.111111	$(1-2^{-23})x2^{-126}$	+ Denormalized Number	4A
0	00	0.111110	$(1-2^{-22})x2^{-126}$	+ Denormalized Number	4A
0	00	0.111101	$(1-2^{-21}+2^{-23})x2^{-126}$	+ Denormalized Number	4A
0	00	0.111100	$\begin{array}{c} 2 & 120 \\ (1-2^{-23})x2^{-126} \\ (1-2^{-22})x2^{-126} \\ (1-2^{-21}+2^{-23})x2^{-126} \\ (1-2^{-21})x2^{-126} \end{array}$	+ Denormalized Number	4A
					ļ
	•		107		
0	00	0.100000	2-127	+ Denormalized Number	4A
0	00	0.011111	$(1-2^{-22})x2^{-127}$	- Denormalized Number	4B
0	00	0.011110	$(1-2^{-21})x2^{-127}$	- Denormalized Number	4B
0	00	0.011101	$ \begin{array}{c} 2 \\ (1-2^{-22})x2^{-127} \\ (1-2^{-21})x2^{-127} \\ (1-2^{-20}+2^{-22})x2^{-127} \end{array} $	– Denormalized Number	4B
			1		
0	00	0.000011	$(1+2^{-1})x^{2}-148$ $2^{-148}$	- Denormalized Number	4B
0	00	0.000010	$2^{-148}$	– Denormalized Number	4B
0	00	0.000001	$2^{-149}$	- Denormalized Number	4B
0	00	0.000000	+ 0.0	+ Zero	5
1	00	0.000000	-0.0	– Zero	5
1	00	0.000001	$-(2^{-149})$	– Denormalized Number	4D
1	00	0.000010	$-(2^{-148})$	- Denormalized Number	4D
1	00	0.000011	$-(1+2^{-1})x2^{-148}$	- Denormalized Number	4D
			• • • • • • • • • • • • • • • • • • •		
		.			
	•	•			

Table 4. IEEE Range of Numbers

Sign	Exponent	Mantissa	Value	Туре	Case
1	00	0.011111	$-(1-2^{-22})x2^{-127}$ $-(2^{-127})$ $-(1+2^{-22})x2^{-127}$	- Denormalized Number	4D
1	00	0.100000	$-(2^{-127})$	– Denormalized Number	4D
1	00	0.100001	$\left  -(1+2^{-22})x2^{-127} \right $	– Denormalized Number	4C
1	00	0.100010	-(1+2-21)x2-127 $-(1+2^{-21}+2^{-22})x2^{-127}$	– Denormalized Number	4C
1	00	0.100011	$-(1+2^{-21}+2^{-22})x2^{-127}$	- Denormalized Number	4C
	•				
1	00	0.111111	$-(1-2^{-23})x2^{-126}$	– Denormalized Number	4C
1	01	1.000000	$\begin{array}{c} -(2^{-126}) \\ -(1+2-^{23})x2^{-126} \\ -(1+2^{-22})x2^{-126} \\ -(1+2^{-22}+2^{-23})x2^{-126} \end{array}$	– Normalized Number	3C
1	01	1.000001	$-(1+2-23)x^{2}-126$	- Normalized Number	3B
1	01	1.000010	$-(1+2^{-22})x2^{-126}$	- Normalized Number	3B
1	01	1.000011	$-(1+2^{-22}+2^{-23})x2^{-126}$	- Normalized Number	3B
			22 126		
1	01	1.111111	$\left  -(2-2^{-23})x^{2}\right ^{-126}$	– Normalized Number	3B
1	02	1.000000	$\left  -(2^{-125}) \right _{2}$	– Normalized Number	3C
1	02	1.000001	$-(2+2^{-23})x2^{-123}$	– Normalized Number	3B
1	02 /	1.000010	$\left  -(2+2^{-22})x^{2} \right ^{-125}$	– Normalized Number	3B
1	02	1.000011	$\begin{array}{c} -(2-2^{-23})x2^{-126} \\ -(2^{-125}) \\ -(2+2^{-23})x2^{-125} \\ -(2+2^{-22})x2^{-125} \\ -(1+2^{-22}+2^{-23})x2^{-125} \end{array}$	– Normalized Number	3B
	•	•			
	•				
1	FE	1.111100	$(2 \ 2^{-21}) \times 2^{127}$	– Normalized Number	3B
1	FE	1.111100	$(2-2-21+2-23)\times 2^{127}$	– Normalized Number	3B 3B
1	FE	1.111101	$(2-2-22)x^{2}127$	- Normalized Number	3B 3B
1	FE	1.111110	$\begin{array}{c} -(2-2^{-21})x2^{127} \\ -(2-2^{-21}+2^{-23})x2^{127} \\ -(2-2^{-22})x2^{127} \\ -(2-2^{-23})x2^{127} \end{array}$	- Normalized Number	3B 3B
I	L L L	1.111111			50
1	FF	= 0	– infinity	– Infinity	2B

 Table 4. IEEE Range of Numbers (Concluded)

## IEEE-to-TMS320C30 Control Logic

The control logic that classifies incoming IEEE data in order to perform correct translation to TMS320C30 format is shown below. The form of the expressions was chosen to minimize propagation delay through the device.

The logic is simplified if the following three factors are used (refer to typographical definitions for symbols used):

EXPFF =	IEEE(30) IEEE(26)	& IEEE(29) & IEEE(25)	& IEEE(28) & IEEE(24)	& IEEE(27) & IEEE(23)	&
EXP00 =	!( IEEE(30) IEEE(26)	IEEE(29)   IEEE(25)	IEEE(28)   IEEE(24)	IEEE(27)   IEEE(23)	 )
MANT0 =	!( IEEE(21) IEEE(17)	IEEE(20)   IEEE(16)	IEEE(19)   IEEE(15)	IEEE(18)   IEEE(14)	

IEEE(13)	IEEE(12)	IEEE(11)	IEEE(10)
IEEE(9)	IEEE(8)	IEEE(7)	IEEE(6)
IEEE(5)	IEEE(4)	IEEE(3)	IEEE(2)
IEEE(1)	IEEE(0) )		

Then

Case 1: NaN

= EXPFF & ( IEEE(22) | !MANT0 )

Case 2A: positive infinity

= !IEEE(31) & EXPFF & !( IEEE(22) | !MANT0 )

Case 2B: negative infinity

= IEEE(31) & EXPFF & !( IEEE(22) | !MANT0 )

se 3A: positive normalized numbers

= !IEEE(31) & !EXP00 & !EXPFF

 $\Rightarrow$  3B: negative normalized numbers with fraction  $\neq$  0

= IEEE(31) & !EXP00 & !EXPFF & ( !MANT0 | IEEE(22) )

ase 3C: negative normalized numbers with fraction = 0

= IEEE(31) & !EXP00 & !EXPFF & !( !MANT0 | IEEE(22) )

Case 4A: positive denormalized numbers  $\ge 2^{-127}$ 

= !IEEE(31) & EXP00 & IEEE(22)

Case 4B: positive denormalized numbers  $< 2^{-127}$ 

= !IEEE(31) & EXP00 & !IEEE(22) & !MANT0

Case 4C: negative denormalized numbers  $\leq (-1 - 2^{-23}) \ge 2^{-127}$ 

= IEEE(31) & EXP00 & IEEE(22) & !MANT0

Case 4D: negative denormalized numbers >  $(-1 - 2^{-23}) \times 2^{-127}$ 

= IEEE(31) & EXP00 & (IEEE(22) ^ !MANT0 )

Case 5: positive and negative zero

= EXP00 & !IEEE(22) & MANT0

#### IEEE-to-TMS320C30 Conversion Algorithm Overview

Table 5 shows the conversion algorithms used on the sign, exponent, and mantissa fields of IEEE numbers to produce the corresponding TMS320C30 fields. These fields are broken down into bit-specific algorithms in the following section.

TMS320C30					
Case	Exponent	Sign	Fraction		
1. 2A. 2B. 3A. 3B. 3C. 4A. 4B. 4C. 4D. 5.	$e_{iEEE}$ 7Fh 7Fh $e_{iEEE} + 81h$ $e_{iEEE} + 81h$ $e_{iEEE} ^ 80h$ 81h 80h 81h 80h 81h	$s_{IEEE}$ $0$ $0$			

Table 5. Conversion Algorithms from IEEE to TMS320C30 Format

Note: Fraction, above, has only 23-bits


#### IEEE-to-TMS320C30 Bit-Specific Conversion Algorithms


These circuits were designed by examining Table 5 and finding all possible choic bit. The different choices were fed into data selectors, whose addresses were derived case-identifying logic described in the preceding section on control logic.

For maximum performance, all data selectors were designed from NAND gates. permitted minimization by eliminating all NAND gates that had an input of 0 and by reduc. number of NAND inputs where a bit was always 1. However, for clarity, no minimization is there. Instead, that detail can be seen in the following figures.

The following bit algorithms are shown in bit descending order, starting with IEEE bit


#### Figure 5. IEEE Bit 31 to TMS320C30 Bit 23






b = CASE1 | CASE2A | CASE2B | CASE3C B = !b A = CASE2A | CASE2B | CASE3A | CASE3B a = !A

Figure 7. IEEE Bit n to TMS320C30 Bit n+1, Where  $29 \ge n \ge 24$ 



B = !b a = CASE2A | CASE2B | CASE1 | CASE3C A = !a









Figure 9. IEEE Bit n to TMS320C30 Bit n, Where  $22 \ge n \ge 1$ 







#### TMS320C30 Number Conversion

This section describes the classifications of TMS320C30 numbers, how they are decoded, and the algorithms necessary to translate them to IEEE format.

#### TMS320C30 Dynamic Range

Shown in Table 6 is the dynamic range of TMS320C30 numbers. As with Table 4, this table can be used to quickly determine case classification of a TMS320C30 number.

# Table 6. TMS320C30 Range of Numbers

Exponent	Sign	Mantissa	Value	Туре	Case
7F	0	1.111111	$\begin{array}{c} (2-2^{-23})x2^{127} \\ (2-2^{-22})x2^{127} \\ (2-2^{-21}+2^{-23})x2^{127} \\ (2-2^{-21})x2^{127} \end{array}$	Positive Number	6
7F	0	1.111110	$(2-2^{-22})x2^{127}$	Positive Number	6
7F	0	1.111101	$(2-2^{-21}+2^{-23})x^{2127}$	Positive Number	6
7F	0	1.111100	$(2-2^{-21})x^{2127}$	Positive Number	6
	Ť				
		•			
7F	0	1.000000	2127	Positive Number	6
	0	1.111111	$\begin{bmatrix} 2 \\ (2-2^{-23})x^{2126} \\ (2-2^{-22})x^{2126} \\ (2-2^{-21}+2^{-23})x^{2126} \end{bmatrix}$	Positive Number	6
7E			$(2 - 2^{-2}) \times 2^{-2}$	Positive Number	
7E	0	1.111110	$(2-2) \times 2^{-23} \times 2^{-23}$		6
7E	0	1.111101	$(2-2^{-21}+2^{-23})x2^{120}$	Positive Number	6
•					
00	0	1.000000	1	Positive Number	6
FF	0	1.111111	$1_{-2}^{-24}$	Positive Number	6
FF	0	1.111110	1 2-23	Positive Number	6
	0		$ \begin{array}{c} 1 \\ 1-2^{-24} \\ 1-2^{-23} \\ 1-2^{-22}+2^{-24} \end{array} $	Positive Number	6
FF	U	1.111101	1-2+2	Positive Number	0
		•			
•		1.			
FF	0	1.000000	2-1	Positive Number	6
FE	0	1.111111	$(2-2^{-23})x2^{-2}$	Positive Number	6
FE	0	1.111110	$(2-2^{-22})x2^{-2}$	Positive Number	6
FE	0	1.111101	$\begin{bmatrix} 2 \\ (2-2^{-23})x2^{-2} \\ (2-2^{-22})x2^{-2} \\ (2-2^{-21}+2^{-23})x2^{-2} \end{bmatrix}$	Positive Number	6
			<b>`</b>		
•		•			
82	0	1.000000	2-126	Positive Number	6
-			(2, 2-23), $(2-127)$	Positive Number	7 (note 1)
81	0	1.111111	$(2-2)x^{2}$	Positive Number	7 (note 1) 7 (note 1)
81	0	1.111110	$(2-2) \times 2^{-127}$		
81	0	1.111101	$\begin{array}{c} 2\\ (2-2^{-23})x2^{-127}\\ (2-2^{-22})x2^{-127}\\ (2-2^{-21}+2^{-23})x2^{-127}\\ (2-2^{-21})x2^{-127}\end{array}$	Positive Number	7 (note 1)
81	0	1.111100	$(2-2^{-21})x2^{-127}$	Positive Number	7 (note 1)
81	0	1.000010	$(1+2^{-22})x2^{-127}$	Positive Number	7 (note 1)
81	0	1.000001	$(1+2^{-23})x2^{-127}$	Positive Number	7 (note 1)
81	0	1.000000	$(1+2^{-22})x2^{-127} (1+2^{-23})x2^{-127} 2^{-127}$	Positive Number	7 (note 1)
80	0	0.111111	(note 2)	Implied Zero	8
80	0	0.111110	(note 2)	Implied Zero	8
80	0	0.111101	(note 2)	Implied Zero	8
80	0	. 0.000001	(note 2)	Implied Zero	8
00	V	0.000001	(		

# Table 6. TMS320C30 Range of Numbers (Concluded)

Exponent	Sign	Mantissa	Value	Туре	Case
80	0	0.000000	0.0	Zero	8
80	1	10.111111	(note 2)	Implied Zero	(note 3)
80	1	10.111110	(note 2)	Implied Zero	(note 3)
80	1	10.111101	(note 2)	Implied Zero	(note 3)
	1				(11010-5)
80	1	10.000011	(note 2)	Implied Zero	(note 3)
80	1	10.000010	(note 2)	Implied Zero	(note 3)
80	1	10.000001	(note 2)	Implied Zero	(note 3)
80	1	10.000000	(note 2)	Implied Zero	8
01	1		( 1 2-23)-2-127	N time N	0 (
81	1	10.111111	$ \begin{array}{c} (-1-2^{-23})x2^{-127} \\ (-1-2^{-22})x2^{-127} \\ (-1-2^{-21}+2^{-23})x2^{-127} \end{array} $	Negative Number	9 (note 1)
81	1	10.111110	$(-1-2)^{22} \times 2^{-127}$	Negative Number	9 (note 1)
81	1	10.111101	$(-1-2^{-2-1}+2^{-2-3})x2^{-1-2/7}$	Negative Number	9 (note 1)
•		·   .			
			22 127		
81	1	10.000010	$(-2+2^{-22})x2^{-127}$	Negative Number	9 (note 1)
81	1	10.000001	$(-2+2^{-22})x2^{-127}$ $(-2+2^{-23})x2^{-127}$	Negative Number	9 (note 1)
81	1	10.000000	$ \begin{array}{c} -(2^{-126}) \\ (-1-2^{-23})x2^{-126} \\ (-1-2^{-22})x2^{-126} \\ (-1-2^{-21}+2^{-23})x2^{-126} \end{array} $	Negative Number	10
82	ĩ	10.111111	$(-1-2-23)x^{2}-126$	Negative Number	11
82	1	10.111110	$(-1-2-22)x^{2}-126$	Negative Number	11
82	1	10.111101	$(-1-2)_{+2}$	Negative Number	11
02	1	10.111101		riegative riumber	111
FF	1	10.000001	-1+2 ⁻²⁴	Negative Number	11
FF	1	10.000001	-1	Negative Number	10
00	1	10.111111	$\begin{bmatrix} -1 \\ 1 & 2-23 \end{bmatrix}$	Negative Number	10
00	1	10.111110	$ \begin{array}{c} (-1-2^{-23})x2^{-1} \\ (-1-2^{-22})x2^{-1} \\ (-1-2^{-21}+2^{-23})x2^{-1} \end{array} $	Negative Number	11
	1		$(-1-2)^{-1} \times 2^{-1}$		
00	1	10.111101	$(-1-2)^{-1}+2^{-2})x2^{-1}$	Negative Number	11
•		•			
•		•			
00	1	10.000001	$-2+2^{-23}$	Negative Number	11
00	1	10.000001	-2	Negative Number	10
01	1	10.111111	$-2-2^{-22}$	Negative Number	10
01	1	10.111110	2 2-21	Negative Number	11
01	1	10.111101	$-2-2^{-20}+2^{-22}$	Negative Number	11
01	T	10.111101			
		.  .			
			22, 127		
7F	1	10.000001	$(-2+2^{-23})x2^{127}$ - $(2^{128})$	Negative Number	11
7F	1	10.000000	$ -(2^{128})$	Negative Number	12

Notes: 1) Numbers converted to IEEE denormalized values lose one least significant bit of accuracy.

- 2) The TMS320C30 does not produce these numbers under normal arithmetic operations. Because the exponent of these numbers is -128, the TMS320C30 considers them zero. TMS320C30 Boolean operations are capable of producing numbers of these forms. Because of this, proper conversion to IEEE format is unclear and should be avoided. See note 3.
- 3) Case 8 & Case 9 are activated simultaneously. This is the only instance where the cases are not mutually exclusive. The TMS320C30 does not produce these numbers under normal arithmetic operations. Because the exponent of these numbers is -128, the TMS320C30 considers them zero. TMS320C30 Boolean operations are capable of producing numbers of these forms. Because of this, proper conversion to IEEE format is unclear. This dilemma can be resolved with minor modification to the case qualifier logic. See note 2.

#### TMS320C30-to-IEEE Control Logic

Conversion from TMS320C30 format to IEEE format is qualified with a different set of Boolean equations. To eliminate confusion between IEEE and TMS320C30 cases, different case numbers are used.

The logic is simplified if the following three factors are used:

EXP80_81 =	!C30(31) C30(27)	C30(30)   C30(26)	C30(29)   C30(25)	C30(28)
EXP7F =	!C30(31)	& C30(30)	& C30(29)	& C30(28) &
	C30(27)	& C30(26)	& C30(25)	& C30(24)
MANT0 =	C30(22)	C30(21)	C30(20)	C30(19)
	C30(18)	C30(21)	C30(16)	C30(15)
	C30(14)	C30(13)	C30(12)	C30(11)
	C30(10)	C30(9)	C30(8)	C30(7)
	C30(6)	C30(5)	C30(4)	C30(3)
	C30(2)	C30(1)	C30(0)	

Then,

Case 6: positive numbers  $\ge 2^{-126}$ 

= !EXP80 81 & !C30(23)

Case 7: positive numbers N such that

$$(2-2^{-23}) \times 2^{-127} \ge N \ge 2-127$$

= EXP80 81 & C30(24) & !C30(23)

Case 8: zero

= EXP80_81 & C30(24)

Case 9: negative numbers N such that

 $(-1-2^{-23})x2^{-127} \ge N \ge (-2+2^{-23})x2^{-127}$ 

= EXP80 81 & C30(23) & !MANT0

Case 10: negative numbers N such that

 $-(2^{-126}) \ge N \ge -(2^{127})$  and whose fraction is 0

= !( EXP80_81 & !C30(24) ) & !EXP7F & C30(23) & MANT0

Case 11: negative numbers N such that

 $-(2^{-126}) > N > -(2^{128})$  and whose fraction  $\neq 0$ 

= !EXP80_81 & C30(23) & !MANT0

Case 12: negative 2¹²⁸

= EXP7F & C30(23) & MANT0

#### TMS320C30-to-IEEE Conversion Algorithm Overview

Table 7 shows the conversion algorithms used on the sign, exponent, and mantissa fields of TMS320C30 numbers to produce the corresponding IEEE fields. These fields are broken down into bit-specific algorithms in the next section.


	IEEE					
Case	Sign	Exponent	Fraction			
6 7 8 9 10 11 12	\$C30 \$C30 0 \$C30 \$C30 \$C30 \$C30 \$C30 \$C3	$e_{C30}+7Fh$ 00 00 $e_{C30}+80h$ $e_{C30}+7Fh$ FFh	$\begin{array}{c} f_{C30} \\ (f_{C30}/2) + 400000h \\ 00 \ 0000h \\ (\bar{f}_{C30}+1)/2 + 400000h \\ 00 \ 0000h \\ \bar{f}_{C30}+1 \\ 00 \ 0000h \end{array}$			


Table 7. Conversion Algorithms from TMS320C30 to IEEE Format

#### TMS320C30-to-IEEE Bit-Specific Conversion Algorithms


These circuits were designed by examining Table 7 and finding all possible choices for each bit. The different choices were fed into data selectors whose addresses were derived from the case-identifying logic described in the preceding section on TMS320C30 to IEEE control logic.


Just as in the IEEE case-identifying logic, all data selectors were designed from NAND gates for maximum performance. This also permitted minimization by eliminating all NAND gates having an input of 0 and by reducing the number of NAND inputs where a bit was always 1. However, for clarity, no minimization is shown here. Instead, that detail can be seen in the following figures. The following bit algorithms are shown in bit-descending order, starting with TMS320C30 bit 31.















B = CASE7 | CASE9 | CASE11 b = !B a = CASE6 | CASE7 | CASE9 A = !a

Figure 15. TMS320C30 Bit n to IEEE Bit n, Where  $21 \ge n \ge 1$ 



C = CASE6 | CASE9 c = !C b = CASE6 | CASE7 | CASE11 B = !b A = CASE11 a = !A

TMS320C30(0) abTMS320C30(1) aB"0" AbTMS320C30NEG(1) ABB = CASE7 | CASE9

Figure 16. TMS320C30 Bit 0 to IEEE Bit 0:

Scope of Conversion

b = !B

A = !a

a = CASE6 | CASE7 | CASE11

This section describes the actions taken by the converter when it converts to and from the IEEE format. When there is not a match between formats, the converter forces the translated number to the closest approximation.

#### IEEE-to-TMS320C30 Exceptions

The match is not exact in translating from four sets of IEEE numbers to TMS320C30 numbers. They are: NaN,  $\pm$  infinity,  $\pm$  zero and denormalized numbers too small to represent.

#### NaN (Not a Number)

The NaN format is especially useful in passing commands to another process. So that commands can be passed through the converter, NaNs are not converted. However, the bit positions of the sign and exponent bits are altered. That is, the sign bit of the IEEE number is transferred to the sign bit of the TMS320C30 format. Likewise, the exponent field is transferred. In this way, the sign of the NaN is preserved which may aid in quick detection of the code. In other words, the TMS320C30 Branch on Positive instruction (BP) or Branch on Negative instruction (BN) are effective. So that the command can be acted on quickly, a NaN interrupt is generated.

#### ± Infinity

When positive or negative infinity is passed through the converter, the most positive or negative TMS320C30 number is produced.

# Denormalized numbers whose magnitude $< 2^{-126}$

Half of the denormalized IEEE numbers are out of range of TMS320C30 numbers. These denormalized numbers have very small magnitudes and are therefore forced to zero when converted.

#### ± Zero

The IEEE format includes representations for positive and negative zero, but the TMS320C30 format does not. The converter forces each of these numbers to the singular TMS320C30 zero format.

#### TMS320C30-to-IEEE Exceptions

There are two sets of TMS320C30 numbers that do not perfectly match IEEE numbers. One set consists of a single value  $(-2^{127})$ . The other consists of numbers converted to IEEE denormalized numbers.

#### $-2^{127}$

The single value,  $-2^{127}$ , is a very large negative number. When this number is translated, negative infinity is produced.

#### Numbers Translated to Denormalized Values

When the exponent is -127, denormalized IEEE numbers are produced, and one least significant bit of accuracy is lost. This occurs because the TMS320C30 mantissa must be right-shifted one bit in order that the exponent be increased to -126, which is the most negative exponent the IEEE format can use.

## **Converter Operating Modes**

The converter is controlled by the TMS320C30. Conversions occur when the converter's output enable pin  $(\overline{OE})$  is active (i.e., low) and the TMS320C30 performs a read or write over its primary (STRB active) or expansion (MSTRB active) buses. This requires the converter to be placed directly between the TMS320C30 and external memory. That memory is where IEEE data will be stored. If direct (i.e., no conversion wanted) access to that memory is desired, transceivers like the SN74LS245 should be added in parallel with the converter. However, doing so requires that only one data path be enabled at a time. If unused, one of the XF pins of the TMS320C30 can be dedicated to perform this selection.

During a read, data is converted from IEEE format to TMS320C30 format. During a write, data is converted from TMS320C30 format to IEEE format. This will happen if the TMS320C30 R/W or XR/W pin is tied to the converter's direction (DIR) pin. Table 8 shows how to put the converter into its two operating modes and briefly describes each mode.

Mode	Pin	Description
Memory	PIPE=0	Flow-Through Conversion Enabled – In this mode, the converter essentially behaves like a simple bus transceiver, such as an SN74LS245, except with an integrated floating-point format converter. When this mode is used, conversions take two cycles. Because of this, the converter automatically generates a wait state, which will halt the TMS320C30 for one cycle until the conversion is complete.
Pipeline	PIPE=1	Converter's Pipeline Registers Enabled Internally – This mode permits single-cycle conversion. As one data value is being converted, a previously converted value is output.


#### **Table 8. Converter Operating Modes**


## **Memory Mode Operation**

In this mode, one wait cycle is automatically generated during conversions from

- IEEE format to TMS320C30 format (reads)
- TMS320C30 format to IEEE format (writes)

The converter will not generate wait cycles of any other length and requires that the TMS320C30 H1 clock pin be tied to the converter's CLK pin. Figure 17 shows the timing diagram for this mode of operation.






## **Pipelined Operation**

Pipeline mode permits consecutive conversions every instruction cycle without wait cycles. However, because the pipeline has two internal stages, it takes two consecutive occurrences of the same operation (i.e., two reads or two writes) before it is filled. Therefore, the first read after a transition from a write will not provide properly converted data, and vice versa.

There is an address skew of one address when consecutive data values are converted. This should not be a major problem when blocks of memory are converted. The only added task will be to perform one extra transfer (read or write) to convert the last value remaining in the pipeline. With this exception, operation is identical to the Memory mode. Figure 18 shows a timing diagram for this mode of operation.

Figure 18. Pipeline Mode Timing Diagram



## Interrupts

The converter automatically generates an interrupt whenever the conversion of an IEEE number classified as Not a Number (NaN) is attempted. The interrupt pulse is 1.5 H1 cycles wide. This is compatible with the TMS320C30 edge-triggered interrupt types. Table 9 shows this interrupt and its trigger. Note that the converter does not change the value of the NaN, but it does alter its bit positions. This assures that the sign bit of the IEEE number remains a sign bit in the TMS320C30 format. The same is true of the exponent field. The fractional field is left unchanged. If NaN is used to pass a code or command to the TMS320C30, interpretation of the code requires only the alteration of the comparison mask in software. For more information, refer to the previous subsection NaN (Not a Number).

 Table 9. NaN Interrupt

Name	Function	Sources
NAN	Not a Number	IEEE CASE1: NaN

## **Software Application Examples**

## **Simple Nonpipelined Conversion**

If an external device (i.e., RAM, ROM, dual bus RAM, latch, etc.) contains a single-precision IEEE floating-point number and the corresponding TMS320C30 number is needed, the following TMS320C30 code will perform the required conversion:

EXTD *	.word	0800000h	;	put address of external device here
	LDI LDF			load AR0 w/address of external device R0=C30 formatted number

The following example performs TMS320C30-to-IEEE format conversion:

EXTD *	.word	0800000h	; put address of external device here
*	LDI STF	@EXTD,AR0 R0,*AR0	; load AR0 w/address of external device ; location pointed to by AR0=IEEE formatted ; number

#### Simple Pipelined Conversion

This example illustrates the overhead when the converter's pipeline mode is used. Since a single value will be converted, it is necessary to read the converter one extra time to flush the pipeline. Once again, assume that an external device (i.e., RAM, ROM, dual bus RAM, latch, etc.) contains a single-precision IEEE floating-point number, and the corresponding TMS320C30 number is needed.

EXTD *	.word	0800000h	; put address of external device here
	LDI LDF		; load ARO w/address of external device ; ignore loaded value, 1st load queues
*	LDF	*AR0,R0	; pipeline ; R0=C30 formatted number, address is
*			; immaterial

The following example performs TMS320C30 to IEEE format conversion:

EXTD *	.word	080000h	;	put address of external device here
*	LDI STF STF	@EXTD,AR0 R0,*AR0 R0,*AR0	;	<pre>load AR0 w/address of external device value stored not correct until 2nd store location pointed to by AR0=IEEE formatted number</pre>

#### **Pipelined Block Conversions**

In the previous subsection, the pipeline was used, but not efficiently. This example shows a more typical application of pipeline mode. Again, external memory contains IEEE formatted data.

N	.set	03FFh	; $N = #$ of values to convert - 1
EXTD	.word	0800000h	; put external address here
DADR	.word	0809800h	; put destination address here

TMS320C30 IEEE Floating-Point Format Converter

	LDI	@EXTD,ARO	; load AR0 w/address of external device
	LDI	@DADR, AR1	; load AR1 w/destination address
	LDF	*AR0++,R0	; prime (preload) the converter's pipeline
	LDI	N, RC	; block will be repeated N (0400h) times
	RPTB	RCR	; specify end address of block repeat
	LDF	*AR0++,R0	; read converted values into R0
RCR:	STF	R0,*AR1++	; store converted values into on-chip
* •			; memory

This is more efficient:

N EXTD DADR *	.set .word .word	03FEh 0800000h 0809800h	; N = # of values to convert — 2 ; put external address here ; put destination address here
	LDI	@EXTD,AR0	; load AR0 w/address of external device
	LDI	@DADR, AR1	; load AR1 w/destination address
	LDF	*AR0++,R0	; prime (preload) the converter's pipeline
	LDF	*AR0++,R0	; read 1st converted value for 1st STF
	RPTS	N	; repeat next instruction N-1 (03FFh)
*			; times, extra loop is to store last
*			; value converted
	LDF	*AR0++,R0	; read converted values into R0
 *	STF	R0,*AR1++	; store converted values into on-chip ; memory, 1st store will save junk

The following example performs TMS320C30 to IEEE format conversion:

N EXTD SADR *	.set .word .word	0800000h	; N equals number of values to convert ; put external address here ; put source data address here
*	LDI LDI LDI	@SADR, AR1	; load AR0 w/address of external device ; load AR1 w/source data address ; block will be repeated N+1 (0401h) times, ; extra loop is to store last value
* AC: *	RPTB LDF STF		; converted ; specify end address of block repeat ; read TMS320C30 format numbers into R0 ; store converted values into external ; device

This is more efficient:

N EXTD SADR *	.set .word .word	03FFh 0800000h 0809800h	; N equals number of values to convert — 1 ; put external address here ; put source data address here
	LDI LDI LDF RPTS	@EXTD,AR0 @SADR,AR1 *AR0++,R0 N	<pre>; load AR0 w/address of external device ; load AR1 w/source data address ; read 1st converted value for 1st STF ; repeat next instruction N (0400h) times,</pre>
* *			; extra loop is to store last value ; converted
	LDF	*AR1++,R0	; read converted values into R0
 *	STF	R0,*AR0++	; store converted values into external ; device
	STF	R0,*AR0++	; store last value

## Using TMS320C30 External Flag 0 (XF0)

As mentioned in the section on converter operating modes, one of the TMS320C30's XF pins can be tied to the converter's output enable (OE) pin to enable the data path through the converter

or to bypass it, as the case may be. The following TMS320C30 code uses the TMS320C30 XF0 pin to do this (see Hardware Applications Examples section later in this report for the hardware configuration). Nonpipelined mode is assumed.

N EXTD SADR *	.set .word .word	03FFh 0800000h 0809800h	; N equals number of values to convert — 1 ; put external address here ; put source data address here
	LDI LDI LDF RPTS LDF STF	<pre>@EXTD,AR0 @SADR,AR1 2,IOF *AR0++,R0 N *AR1++,R0 R0,*AR1++</pre>	<pre>; load AR0 w/address of external device ; load AR1 w/source data address ; XF0=output=0, select the converter ; read 1st converted value for 1st STF ; repeat next instruction N+1 (0400h) times ; read converted values into R0 ; store converted values into on-chip</pre>
*	LDI	6,IOF	; memory, 1st store will save junk ; XF0=output=1, deselect the converter

## Using the TMS320C30 DMA Capability

The built-in TMS320C30 DMA controller can be used to read converted IEEE values. The TMS320C30 assembly code to set up the DMA is shown below. Non-pipelined mode is assumed.


DMA GLBL N EXTD DADR *	.word .word .set .word .word	0808000h 0C53h 0400h 0800000h 0809800h	;;;	base address of DMA registers DMA global register init value N equals number of values to convert put external address here put destination data address here
*	DMA controller	setup		
	LDI LDI LDI LDI STI STI STI STI	<pre>@DMA,AR0 @EXTD,R0 @DADR,R1 N,R2 @GLBL,R3 R0,*+AR0(4) R1,*+AR0(6) R2,*+AR0(8) R3,*AR0</pre>	, ; ; ; ; ; ; ; ;	AR0 -> DMA control registers R0 = address of IEEE data R1 = converted data destination address R2 = DMA transfer count R3 = DMA Global register initial value DMA will transfer from external device DMA will transfer to RAM block 0 DMA will transfer N values start the DMA

## **Hardware Application Examples**

## IEEE Data Stored in TMS320C30 External MSTRB Memory

Below is shown an example of interfacing the converter to TMS320C30 external memory containing only IEEE formatted data. In this configuration, it is likely that the memory would be dual bus RAM to enable a second processor to share data with the TMS320C30 through this memory. Figure 19 shows an interface to a static RAM (SRAM) bank.






#### **Bypassing the Converter**

A previous subsection (Using TMS320C30 External Flag 0) showed TMS320C30 assembly code that used the TMS320C30 XF0 pin either to steer data through the converter or to bypass the converter for direct, or unconverted, access to that memory. Figure 20 shows a circuit that can be used with that code.






## JTAG/IEEE-1149.1 Scan Interface

Integrated circuit and board-level testing is increasingly important. JTAG or IEEE-1149.1 is a standard test methodology. It is based on a 4-wire connection to a device and provides access to all I/O buffers (boundary scan) of a device. This permits stimulation and observation of internal logic. By allowing stimulation of output pins and observation of input pins, external circuitry can also be tested. If implemented completely, this can eliminate "bed of nails" test rigs.

The TMS320C30-IEEE Floating-Point Format Converter is equipped with a JTAG/ IEEE-1149.1 compatible scan interface. The internal architecture is based on Texas Instruments' SCOPEtm design specifications. This provides for boundary-scanning of the device and inclusion of an eight-bit instruction register.

Figure 21 shows the internal scan architecture and gives the naming conventions used to describe the device blocks:





#### I/O Pin Description

#### ТСК

The TCK input clock signal is the scan clock. It typically will be generated off-board by a test controller. All tests of the device are controlled by an external controller and proceed at the scan clock (TCK) speed.

## TMS

The TMS input signal is clocked in by TCK. TMS controls the test mode of the device. Using TMS and TCK, a test controller can scan registers through the device, perform tests, or place the device in a normal functional mode.

## TDI

The TDI input signal is used to input serial data through the registers in the device. All data is clocked in by TCK and shifts according to the state of the test logic set up by an external test controller using TMS and TCK.

## TDO

The TDO output signal is used to scan serial test data out of the device under the control of the test host. While shifting data, TDO is active-shifting data out on the falling edge of TCK. When through shifting data, TDO is tri-stated.

## TIP

TIP is an output indicating good or bad parity in the instruction register. The indication defaults to good if the external controller does not check for parity. To check parity, the test controller places the device in the instruction register pause state. While in this state, the device will output the actual (i.e., hardware-determined) parity of the device's instruction register. A high logic level indicates good parity, while a low logic level indicates bad parity.

## **Architectural Elements**

## TITAP

The Texas Instruments' Test Access Port (TITAP) is a 16-state state-machine designed according to the JTAG and IEEE-1149.1 specifications. The TITAP controls the test logic and is controlled by the TMS and TCK inputs to the device from an external test host controller.

## Instruction Register

The Instruction Register is eight bits in length. Table 10 lists the instructions available for this device.

msb -> lsb	Instruction	
0000000	Boundary Scan	
10000001	ID Register Scan	
10000010	Sample Boundary Scan	
00000011	Boundary Scan	
00000110	Control Boundary HI-Z	
10000111	Control Boundary 1/0	
00001010	Read Boundary-Normal	
10001011	Read Boundary-Test	
00001100	Boundary Selftest	
11111111	Bypass Scan	
All Others	Bypass Scan	

## **Table 10. Test Instructions**

The Instruction Register is preloaded with 00000001 (msb–lsb) in the instruction register capture state of the TITAP. This is not per the JTAG/IEEE–1148.1 standards.

#### **Boundary Scan Instruction**

This instruction places the device in test mode: all function inputs and outputs are controlled by the test logic. Function inputs and outputs are sampled in the data register capture state of the TITAP, and the boundary data register is selected in the data register scan path during data register scans.

#### ID Register Scan Instruction

This instruction places the device in normal mode: all function inputs and outputs operate in their normal modes. The bypass data register is selected in the data register scan path during data register scans.

#### Sample Boundary Scan Instruction

This instruction places the device in normal mode: all function inputs and outputs operate in their normal modes. Function inputs and outputs are sampled in the data register capture state of the TITAP, and the boundary data register is selected in the data register scan path during data register scans.

#### Control Boundary HI-Z Instruction

This instruction places the device in test mode: all function outputs are tri-stated (if possible), while all function inputs operate in their normal mode. The bypass data register is selected in the data register scan path during data register scans.

#### Control Boundary 1/0 Instruction

This instruction places the device in test mode: all function inputs and outputs are controlled by the test logic. The bypass data register is selected in the data register scan path during data register scans.

#### Read Boundary – Normal Instruction

This instruction places the device in normal mode: all function inputs and outputs operate in their normal modes. The boundary data register retains its current state in the data register capture state of the TITAP, and the boundary data register is selected in the data register scan path during data register scans.

#### Read Boundary – Test Instruction

This instruction places the device in test mode: all function inputs and outputs are controlled by the test logic. The boundary data register retains its current state in the data register capture state of the TITAP, and the boundary data register is selected in the data register scan path during data register scans.

#### **Boundary Self-Test Instruction**

This instruction places the device in normal mode: all function inputs and outputs operate in their normal modes. The boundary data register contents are toggled, and the data register captures the state of the TITAP. Also, the boundary data register is selected in the data register scan path during data register scans.

#### **Bypass Scan Instruction**

This instruction places the device in normal mode: all function inputs and outputs operate in their normal modes. The bypass data register is selected in the data register scan path during data register scans.

#### Boundary Data Register

The boundary data register contains 70 bits and is ordered according to Figure 22.

 Figure 22. Scan Path Bit Order

 TDI --> DIR --> PIPE --> CLK --> OEZ --> NAN --> WAIT -->

 DA31 --> DA30 --> ... --> DA1 --> DA0 -->

 DB31 --> DB30 --> ... --> DB1 --> DB0 -----> TD0

#### Bypass Data Register

The Bypass Data Register is one bit in length and is operated in accordance with the JTAG/ IEEE-1149.1 specifications.

### **Scan References**

Refer to the following documents for further descriptions of the test logic of this device:

- 1) A Test Access Port and Boundary Scan Architecture; Technical Sub-Committee of the Joint Test Action Group (JTAG).
- 2) IEEE Standard 1149.1 IEEE Standard Test Access Port and Boundary-Scan Architecture.

TMS320C30 IEEE Floating-Point Format Converter

## Part IV. Telecommunications

11. Implementation of a CELP Speech Coder for the TMS320C30 Using SPOX (Mark D. Grosen)

# Implementation of a CELP Speech Coder for the TMS320C30 Using SPOX

Mark D. Grosen

Spectron Microsystems, Inc.

## Introduction

Speech coders are critical to many speech transmission and store-and-forward systems. With the emergence of universal standards, it is possible to develop systems that are interoperable. Quality and bit rate for speech coders vary from toll quality at 32 kilobits/second (kbps) (CCITT ADPCM) to intelligible quality at 2.4 kbps (DOD LPC-10). Recently, a new standard for 4.8 kbps with near toll-quality has been proposed and is based on code-excited linear prediction (CELP) techniques [1,2]. Unfortunately, products based on new coding algorithms are often slow to appear because of the considerable time and effort required to develop real-time implementations.

The purpose of this article is to demonstrate how a CELP coder based on this new standard can be quickly developed using SPOX. Utilizing the power of the TMS320C30 DSP plus the ease of use provided by C and the SPOX DSP library, an efficient and portable coder can be written in a much shorter period of time than that required by conventional assembly language methods. Because of the portability of SPOX and C, the coder can also be compiled and executed on a variety of hardware platforms.

## A 4.8-kbps CELP Coder

CELP coders were first introduced by Atal and Schroeder in 1984 [3]. These coders offer high quality at low bit rates, but at a high computational cost. Implementing the original systems directly required several hundred million instructions per second (MIPS). Much of the research on CELP techniques has concentrated on reducing this computational load to facilitate real-time implementations.

The proposed U. S. Federal Standard 4.8-kbps CELP coder (USFS CELP), Version 2.3, uses several techniques to reduce the complexity to a level where a one- or two-processor implementation is possible. These are the main characteristics of the coder:

- 240-sample frame size at 8-kHz sampling rate
- Tenth-order short-term predictor
  - Calculated once per frame, open loop
  - Autocorrelation with Hamming window
  - LSP quantization
- Four subframes (60 samples)
  - One tap pitch predictor
    - 1) Closed loop analysis
    - 2) Even/odd subframe delta search method
  - 1024-element codebook
    - 1) Overlapped by 2 (see Pitch and Codebook Search)
    - 2) 75% of elements are zero

Block diagrams of the decoder and encoder are shown in Figure 1.




Figure 1. USFS CELP Decoder and Encoder Structures

ENCODER

Bit allocations are given in Table 1 [2,4].

Table 1. 4.8-kbps C	ELP Parameters
---------------------	----------------

	Spectrum	Pitch	Codebook
Update	30 ms (240 samples)	7.5 ms (60)	7.5 ms (60)
Parameters	10 LSP	1 delay, 1 gain	1 of 1024 index, 1 gain
Bps	1133.3	1466.7	2000

The standard also specifies an error protection scheme utilizing forward error-correcting Hamming code and parameter smoothing.

The major computational parts of the algorithm are the pitch search and the codebook search, both of which are performed four times per frame. An important technique to reduce the computations is the end-correction convolution technique (see Pitch and Codebook Search). This is a recursive convolution method that reduces the number of multiply-adds by an order of magnitude.

In addition, the codebook is designed to have approximately 75% of the samples equal to zero. This allows many of the convolution updates in the codebook search to be reduced to a simple shift of a vector of samples. On DSP processors with circular addressing, this shift can be replaced by using circular buffers.

To further reduce complexity, the pitch search is limited in range for every other subframe. During even-numbered subframes, the optimal pitch value is performed over the range 20 to 147 (128 values). On the odd subframes, the search is only over the range 16 from the previous pitch value. This also decreases the bit rate with a negligible effect on speech quality.

If adequate processing power is not available, you can implement an interoperable coder by using a subset of the full codebook. For example, if only the first 128 vectors from the codebook could be used, the sub-optimal coder would work with an optimal coder if the same frame structure and bit rate were used.

These techniques produce complexity estimates for the USFS CELP coder ranging from 5.3 MIPS to 16.0 MIPS for a 128-vector and 1024-vector codebook, respectively[4].

## **Using SPOX in Development**

The computational complexity of CELP coders, even with use of the various techniques to reduce it, has made real-time implementations impractical on first- and second-generation DSPs. The recent introduction of the third-generation TMS320C30[5], however, makes it feasible to implement the USFS CELP coder with one or two processors. Furthermore, because of the general-purpose capabilities of the TMS320C30 and the availability of a C compiler and SPOX, development of a real-time coder can be significantly expedited.

In particular, SPOX provides the following functions to facilitate software development.

- C standard I/O functions
  - printf(), scanf()
  - fopen(), fread(), fwrite()
- Stream I/O to move data efficiently
- Standard set of DSP math functions
  - Filters
  - Vector operations
  - Windows
  - Levinson-Durbin algorithm
- Processor independence

Both FORTRAN and C versions of the Version 2.3 USFS CELP coder were available as starting points for the real-time implementation. The initial development was done on a Sun worksta-

tion equipped with SPOX/SUN [6] and the usual UNIX programming tools, such as the symbolic debugger dbx. SPOX/SUN is a library of SPOX DSP math functions that can be used for developing SPOX applications on Sun workstations. The new version of the coder utilizing SPOX was checked against the existing implementation for correctness. After the new version was debugged on the workstation, the source code was recompiled employing the Texas Instruments TMS320C30 C compiler and linked with the SPOX/XDS library for the XDS1000 development system.

The same facilities for testing the code on the workstation were available on the XDS1000. A SPOX stream function (see Input/Output section) read digitized speech from a disk file. Status information was printed to the console screen. Command line arguments were used to vary the encoder's parameters such as the codebook size.

The software development process for the USFS CELP coder followed three evolutionary steps:

- C program using standard I/O
- C program using SPOX functions for faster math and I/O
- C program using SPOX and assembly language optimizations

The first step was taken because an existing C implementation was available. The C standard I/O provided by SPOX made it possible to run the application code written in C directly on the XDS1000. For example, functions (**fscanf**()) that read control information from a disk file on the Sun also worked on the XDS1000 using the PC's hard disk.

In general, it would have been easier to start with the SPOX library functions to implement some of the common operations contained in the coder. Many of the functions needed (filtering, correlation, dot-product) are in the SPOX DSP library. In this case, the C implementations of these standard vector and filter functions in the existing program were replaced with the corresponding SPOX functions. The SPOX functions, written in optimized assembly language, execute several times faster than the corresponding C functions.

The last step was needed to meet real-time constraints. XDS1000 timing capabilities allowed the identification of two time-critical sections of the code which were then rewritten in TMS320C30 assembly code. Since the interface to the SPOX math functions is open, new math functions can be written that work with SPOX data structures such as vectors and filters.

## Implementation

Several major parts of the USFS CELP encoder are implemented with a mixture of C, SPOX, and TMS320C30 assembly language functions. The decoder can be easily constructed from the material presented here. An adaptive postfilter for the decoder is not described here.

The framework of the resulting encoder is shown in Figure 2. A description of the major functions performed can be found in the following sections. Appendix A provides a short summary of the SPOX functions employed in the next four sections (Input/Output, Spectrum Analysis, Filters, and Pitch and Codebook Search).

```
encoder(instream, outstream)
    SS Stream instream;
    SS Stream
                   outstream;
{
    while ( SS get(instream, SV array(speech)) ) {
    /* Apply a high pass filter to the input speech */
         SF apply(hpfilter, speech, speech);
    /* Find the coefficients of the short-term prediction filter */
         calculateLP(speech, invcoeffs);
    /*
      * Convert the direct form coefficients to line spectrum pairs.
      * Then quantize the LSP's and convert back to direct form.
     */
         SV a2lsp(invcoeffs, lsps);
         quantizeLSP(lsps, gntzlsps);
         SV lsp2a(qntzlsps, invcoeffs);
    /*
     * For each of the 4 subframes, determine the pitch prediction
     * parameters and codebook (excitation) parameters
      */
         for (i = 0; i < 4; i++) {
             genShortResidual(s[i], res[i]);/* generate short term residual */
pitchSearch(s[i], res[i]); /* find optimum pitch predictor */
             genFullResidual(s[i], res[i]); /* generate residual */
codeSearch(res[i], reshat); /* find best codebook vector */
             updateFilters(reshat);
                                                 /* update filter states */
         }
         packParams();
                          /* pack parameters into output array */
         SS put(outstream, params);
    }
}
```

## Input/Output

Input speech samples are obtained by employing a function (**SS_get(**)), which reads data from a named stream (**instream**). The creation of instream during program initialization determines the source of the data. During development, the easiest source is a disk file with digitized speech. When real-time testing is needed, a codec connected to a TMS320C30 serial port could be utilized. For example, instream could be created to read from standard input with the following code segment.

```
#define FRAMESIZE 240 * sizeof(Float)
```

```
instream = SS_create(DF_FILE, DF_STDIN, FRAMESIZE, NULL);
```

The output stream (**outstream**) consists of the packed frame parameters. It could also go to a disk file or a serial port by using **SS_put(**).

## **Spectrum Analysis**

After preconditioning the signal with a highpass filter (see the Filters section), the coefficients of the short term prediction filter can be found by using the function **calculateLP()** shown below.

The vector window is initialized to contain the desired window; in this case, a Hamming window is used. The autocorrelation terms are stored in the vector **cor** that has the same length as the order of the short term filter. **SV_autorc()** uses a Levinson-Durbin type algorithm to compute the inverse filter coefficients. As a side effect, the reflection coefficients are also stored in **rc**. Finally, a 15-Hz bandwidth expansion is produced by the multiplication of the inverse filter coefficient vector by a vector (**gammavec**) consisting of the terms

 $g[i] = 0.994^{i}$  for i = 0, 1, ..., m-1

Efficient quantization is obtained by:

- Transforming the prediction coefficients into line spectrum pairs (LSPs)
- Then quantizing the LSPs

The conversions between prediction coefficients and LSPs are not currently in the SPOX library. The existing C implementation evaluates cosine values directly, which is too expensive computationally. A more efficient routine (SV_a2lsp()), that employs table-lookup of cosine values, has been written utilizing the algorithm outlined in [7]. The quantized LSPs are transformed back to direct-form coefficients for use in the short-term predictor.

### Filters

Three filters in the encoder can be realized by use of SPOX filter objects. The inverse filter A(z) and the short term predictor 1/A(z) share the same filter coefficients. The former is an FIR filter and the latter an all-pole filter. The final filter is the all-pole weighting filter W(z) with coefficients given by  $1/A(\lambda z)$ , with  $\lambda = 0.8$ .

During the initialization of the encoder, the filters are created with the code fragment shown below.

```
#define FILTERSIZE 11 * sizeof(Float)
SF_Filter invfilter, predfilter, wgtfilter;
SV_Vector invcoeffs, wgtcoeffs;
SA_Array array;
array = SA_create(SG_CHIP, FILTERSIZE, NULL);
invfilter = SF_create(array, NULL, NULL);
SF_bind(invfilter, invcoeffs, NULL);
array = SA_create(SG_CHIP, FILTERSIZE, NULL);
predfilter = SF_create(NULL, array, NULL);
SF bind(predfilter, NULL, invcoeffs);
```

```
array = SA_create(SG_CHIP, FILTERSIZE, NULL);
wgtfilter = SF_create(NULL, array, NULL);
SF_bind(invfilter, NULL, wgtcoeffs);
```

Note that the inverse and prediction filters are both bound to the same coefficient vector. For each new frame of speech, this vector is updated when it is passed to **calculateLP()**.

An important consideration is that the filters are used more than once during a frame. A different signal is filtered each time, but the state (history) of the filter must be the same. This is accomplished before each filter operation by using the

- **SF_getstate()** function to recover a vector with the state of the filter at the end of the previous frame
- SF_setstate() function to restore the filter's state


The following code segment shows how the short term prediction residual is generated for the pitch search.

SF_setstate(predfilter, NULL, predstate); SV_fill(residual, 0.0); SF_apply(predfilter, residual, residual); /* zero input of filter */ SV_sub3(residual, speech, residual); /* speech - history */ SF_setstate(invfilter, invstate, NULL); SF_apply(invfilter, residual, residual); /* filter with inverse */ SF_setstate(wgtfilter, NULL, wgtstate); SF_apply(wgtfilter, residual, residual); /* filter with weighting */

## Pitch and Codebook Search

After the program finds the short-term predictor and generates the corresponding residual, the pitch predictor and code book parameters are found for each of the four subframes. The pitch and codebook search functions are similar: both search over a set of values to minimize an error term. In this section, only the codebook search is illustrated (see Figure 3). Many of the functions, however, can be applied to the pitch predictor calculations.





The search in Figure 3 minimizes the distance between the input vector and one of many generated vectors. The quantity being minimized is the Euclidean norm:

$$e = || r - \hat{r} ||^2$$
  
= r' r - 2 r'  $\hat{r} + \hat{r}' \hat{r}$ 

(1)


where

r = the original residual  $\hat{r}$  = the synthesized residual

It can be seen from the vector definition that only two terms need to be computed – the correlation of r and  $\hat{r}$  and the energy of  $\hat{r}$ ; this is because the energy of the original residual is invariant over all the generated residuals. It appears that there would be N convolutions and 2N dot products to perform for each sub-frame. Implemented directly, the codebook search would thus require 66 MIPS if N = 256 and a sub-frame length of 60 are specified.

Instead, the USFS CELP coder uses a specially structured codebook that greatly reduces the computational load. The biggest savings comes from the elimination of all but one of the convolutions for each subframe. The codebook is overlapped, as shown in Figure 4.

Figure 4. Structure of Overlapped Codebook



This structure permits a recursive convolution computation. The first codebook vector is convolved normally with the weighting filter. Subsequent convolutions, however, make use of the following relationships.

$$V_{i+1}(z) = z^{-1} \hat{R}_i(z) + x_{i+1}[1] H(z)$$

$$\hat{R}_i + 1(z) = z^{-1} V_{i+1}(z) + x_{i+1}[0] H(z)$$
(2)

where  $\hat{R}_i(z)$  is the Z-transform of the generated residual. Given the convolution of the previous codebook vector with the weighting filter, the convolution employing the next vector can be found with only 120 (2 × 60) multiplies and adds.

This number can be further reduced by another property of the codebook. The vectors are generated by center-clipping a gaussian noise source, which causes approximately 75% of the elements to be zero. Thus, 75% of the updates to the convolutions require no multiplications or additions; however, the convolution elements must still be shifted. The following function **update()** implements the recursive update operation. Note that it must be called twice per codebook vector, once for each new term.

```
update(x, res, wgtimpulse)
    Float
                 x:
    SV Vector
                res, wqtimpulse;
{
    Float
                 *rptr, *rptrm1, *wptr;
    Int
                 len;
    len = SV getlength(res);
    rptr = (Float *) SV loc(res, len - 1);
    rptrm1 = rptr - 1;
    if ( x == 0.0 ) {
                                                    /* no input, so just shift */
        for (; len > 1; len--) {
             *rptr-- = *rptrm1--;
        *rptr = 0.0:
    }
    else {
                                                    /* update using new input */
        wptr = (Float *) SV loc(wgtimpulse, len -1);
        for (; len > 1; len -) {
    *rptr - = *rptrml - + x * *wptr -;
        *rptr = x * *wptr;
    }
}
```

Once the convolution has been determined, the corresponding error and gain can be found.

The following function calculates the error and gain terms.

```
Float error(res, reshat, gain)
    SV_Vector res, reshat;
    Float *gain;
{
    Float cor, energy;
    SV_dotp(reshat, reshat, &energy);
    SV_dotp(reshat, res, &cor);
    *gain = cor / energy;
    return( *gain * cor );
}
```

The codebook search function with **update()** and **error()** functions is shown below. The first convolution must be calculated directly, so it is done outside of the main **for** loop. The error for each entry is compared against the current maximum; if it is greater than the maximum, this entry becomes the new best vector. The process is repeated for each of the *N* vectors.

```
SV_Vector codebook, wgtimpulse;
codeSearch(res, reshat)
    SV_Vector res, reshat;
{
    Float errmax, gain, err;
    Float *cbptr;
    Int i, best;
    findImpulse(wgtimpulse);
    SV_setbase(codebook, FIRSTVEC);
    convolve(codebook, wgtimpulse, reshat);
    errmax = error(res, reshat, &gain);
```

```
best = 0;
cbptr = (Float *) SV_loc(codebook, 0) - 1;
for (i = 1; i < N; i++) {
    update(*cbptr--, reshat, wgtimpulse);
    update(*cbptr--, reshat, wgtimpulse);
    if ( (err = error(res, reshat, &gain)) > errmax ) {
        errmax = err;
        best = i;
    }
}
```

After the search is completed, the gain of the best vector is recomputed and quantized. The corresponding gain index and index of the codebook element can then be readied for transmission.

### **Assembly Language Enhancements**

}

The codebook and pitch searches require the largest share of the computation cycles in the encoder. One way to increase performance is to recode critical parts of these functions in assembly language. One such function is the **update()** function described above for the recursive convolution computation.

An assembly language version of **update()** was written to take advantage of the parallel instructions and repeat block capabilities of the TMS320C30. The assembly language function utilizes the same calling structure as the C version. The function was written using the assembly language macros provided with SPOX to work with the vector, matrix, and filter objects in the DSP library[8]. The new version of **update()** is listed in Figure 5.

```
*
  Synopsis:
*
        Void update(x, res, wgtimpulse)
*
             Float
                         x;
             SV Vector res, wgtimpulse;
#include <sv30.h>
FP
         .set
                 ar3
         .global update
         .text
_update:
                 FP
         push
                 sp, FP
        ldi
*
*
        Set the following registers by using vector object macros
             ar0 - SV_loc(wgtimpulse, 0)
ar1 - SV_loc(res, 0)
*
*
*
             rc - the length of the vectors
*
             r2 - x
*
        ldi
                 *-FP(2), ar2
        SV get1 ar2, SV LOC0, ar0
        ldī
                 *-FP(3), ar2
        SV_get2 ar2, SV_LEN SV_LOC0, rc, ar1
*
                 *-FP(4), r1
        ldf
                                                    ; x
        bzd
                 shift
                                                    ; x is 0 so just shift
        subi
                 1, rc
        addi
                 rc, arl
                                                    ; ar1 \rightarrow res[1 - 1]
        ldi
                 arl, ar2
                                                    ; ar2 -> res[i - 1]
*
   General case when x != 0.0
        addi
                 rc, ar0
                                                   ; ar0 \rightarrow wgt[1 - 1]
        subi
                 2, rc
                                                   ; set loop count
        mpyf
                 r1, *ar0--, r2
                                                   ; x * wgt[i]
        addf
                 r2, *--ar2, r0
               1p20
      rptb
                r1, *ar0--, r2
r2, *--ar2, r0
        mpyf
                                                    ; x * wgt[i]
1p20:
        addf
11
                 r0, *ar1--
        stf
         bud
                   end
         stf
                   r0, *ar1--
                   r1, *ar0, r0
         mpyf
                                                          ; res[0] = x*wqt[0]
                   r0, *ar1
         stf
*
   Case for x == 0.0
shift:
                                                         ; loop 1 - 1 times
         subi
                   2, rc
         ldf
                   *--ar2, r0
                                                          ; prime the pipe
        rptb
                 slp
                *--ar2, r0
slp:
        ldf
11
        stf
                 r0, *ar1--
        stf
                 r0, *ar1--
                                                   ; final store
        ldf
                 0.0, r0
                                                   ; first term = 0.0
        stf
                 r0, *ar1
end:
        pop
                 FP
        rets
```

A complete CELP encoder was implemented as described above. Two versions were tested:

- One encompassing C and standard SPOX functions
- One having C, SPOX, and two custom TMS320C30 assembly language functions

Table 2 shows the execution times for different combinations of codebook size, processor, and implementation. To achieve near real-time performance for a codebook with 128 vectors, the codebook and pitch search functions were completely rewritten in assembly language. Each function required approximately 130 lines of assembly code.

## Table 2. Timing of Various Implementations of the CELP Encoderfor One Frame of Speech

Codebook Size	Sun (C/SPOX)	C30 (C/SPOX)	C30 (C/SPOX/ASM)
128	16,000 ms	88.2 ms	39.0 ms
256	24,000 ms	114.6 ms	54.3 ms

Memory requirements for the program on the TMS320C30 were approximately 14,000 words for instructions and approximately 6,000 words for data. The application code required approximately 4500 words of instructions. The SPOX operating system and DSP math functions consumed the remaining 9500 words of memory. This figure reflects many functions that are essential for easing development but unnecessary for a real-time implementation.

Once a real-time implementation has been achieved, the SPOX memory requirements can be greatly reduced by porting (or customizing) SPOX to a custom hardware implementation. In this case, the SPOX memory requirements can be reduced to approximately 4000 words, making a 12K-word implementation feasible (both data and instruction memory requirements).

These timings show that a real-time CELP coder can be implemented on a single TMS320C30. They also illustrate the power of the TMS320C30 compared to a standard microprocessor. Note that a TMS320C30 implementation has approximately 500,000 instruction cycles available in a 30-ms frame.

Version 3.0 of the USFS CELP coder has significant improvements in computational complexity, including:

- Ternary codebook to eliminate multiplications
- Shorter codebook
- Faster LSP conversion and quantization

Work to bring the SPOX implementation up to Version 3.0 is continuing. An investigation of a two-processor implementation is also being performed.

## **Summary**

A 4.8-kbps CELP coder based on a Department of Defense-proposed standard has been implemented on a TMS320C30. Several of the functions used in the encoder were illustrated. A suboptimal implementation of the encoder using a 128-vector codebook is possible on only one TMS320C30. Work is continuing on both the algorithm and the software implementation to improve the coder's real-time performance.

With SPOX, the encoder was developed in less than one month. The resulting source (with the exception of two TMS320C30 assembly language functions) can be compiled and run on a Sun workstation, a PC, or a TMS320C30 system such as the Texas Instruments XDS1000. This represents a considerable improvement in development time and effort over previous implementation methods.

## References

- 1) Kemp, D.P., Sueda, R. A., and Tremain, T. E., "An Evaluation of 4800 bps Voice Coders," *Proceedings of ICASSP '89*, IEEE, May 1989.
- 2) Campbell, J. P., Welch, V. C., and Tremain, T. E., "An Expandable Error-Protected 4800 bps CELP Coder," *Proceedings of ICASSP '89*, IEEE, May 1989.
- 3) Atal, B. S., and Schroeder, M. R., "Stochastic Coding of Speech at Very Low Bit Rates," *Proceedings of ICC '84*, pages 1610–1613, 1984.
- 4) Tremain, T. E., Campbell, J. P., and Welch, V. C., "A 4.8 kbps Code Excited Linear Predictive Coder," *Proceedings of Mobile Satellite Conference*, pages 491-496, May 1988.
- 5) Texas Instruments, Inc., Third-Generation TMS320 User's Guide, 1988.
- 6) Spectron MicroSystems, Inc., SPOX/SUN User's Guide, April 1989.
- 7) Soong, F. K., and Juang, B. H., "Line Spectrum Pair (LSP) and Speech Data Compression," *Proceedings of ICASSP '84*, pages 1.10.1-1.10.4, IEEE, 1984.
- 8) Spectron MicroSystems, Inc., Adding Math Functions to SPOX, March 1989.

## Appendix A

The SPOX functions used in the code examples are briefly described below. Complete descriptions can be found in *Getting Started With SPOX* and the *SPOX Programming Reference Manual*. These manuals are supplied with the XDS1000. They are also available from Spectron Micro-Systems, Inc.

Stream Functions

SS get - get data from a stream into an array Int SS get(stream, array) SS_Stream stream; SA_Array array; SS put - put data from an array to a stream Int SS_put(stream, array) SS Stream stream; SA Array array; Vector Functions SV autorc - perform inverse filter calculations Void SV autorc(cor, inv, rc, alpha) SV Vector cor; SV Vector inv; SV Vector rc; SV Vector alpha; SV corr - calculate correlation of two vectors SV Vector SV corr(src1, src2, dst) SV_Vector src1; SV_Vector src2; SV Vector dst; SV_dotp - calculate the dot product of two vectors SV Vector SV corr(src1, src2, result) SV_Vector src1; SV_Vector src2; Float *result; SV fill - fill a vector with a value SV_Vector SV_fill(vector, value) SV Vector vector; Float value; SV_getlength - return the length of a vector Int SV getlength(vector) SV Vector vector;

SV_loc - return the address of a vector element

Ptr SV loc(vector, num) SV Vector vector: Int num; SV mul2 - multiply elements of two vectors SV_Vector SV_mul2(src, dst) SV Vector src: SV Vector dst; SV setbase - set the base of a vector Void SV_setbase(vector, base) SV Vector vector: Int base: SV sub3 - subtract elements of two vectors and store results in a third vector SV Vector SV sub3(src1, src2, dst) SV_Vector SV_Vector SV_Vector src1: src2; dst: SV window - apply a symmetric window to a vector SV Vector SV window(src, wnd, dst) SV Vector src; SV Vector wnd; SV Vector dst; Filter Functions SF apply - apply a filter to a vector SV_Vector SF_apply(filter, input, output) SF Filter filter: SV Vector input; SV Vector output; SF bind - bind coefficient vectors to a filter Void SF_bind(filter, num, den) SF_Filter filter; SV_Vector num; SV Vector den; SF_getstate - copy filter state arrays into vectors Void SF getstate(filter, hisinv, hisoutv) SF Filter filter; SV Vector hisinv; SV Vector hisoutv; SF_setstate - copy vectors into filter state arrays Void SF_setstate(filter, hisinv, hisoutv) SF_Filter SV_Vector filter; hisinv; SV_Vector hisoutv;

## Part V. Computers

12. A DSP-Based Three-Dimensional Graphics System (Nat Seshan)



# A DSP-Based Three-Dimensional Graphics System

Nat Seshan

Digital Signal Processor Products—Semiconductor Group Texas Instruments

A DSP-Based Three-Dimensional Graphics System

This application report is based on the author's bachelor's thesis at the Massachusetts Institute of Technology.

The placement of a high-performance computational engine, such as an advanced digital signal processor, between the host processor and the video controller in a graphics system can improve performance tremendously. Several factors make the Texas Instruments TMS320C30 Digital Signal Processor well-suited to this task:

- 32-bit floating point arithmetic provides both high-resolution and large dynamic range in calculation.
- Single-cycle, 60-ns instruction execution and parallel bus access greatly improve system throughput.
- A hardware single-cycle multiplier facilitates the matrix arithmetic, which is frequently required in 3D graphics.
- The ease of programmability allows the design of flexible and expandable systems.
- Software tools, such as simulators[1], assembler/linkers[2], and high-level language debuggers/compilers[3], decrease product development time.
- In-circuit scan-path emulators[4], decrease hardware prototyping and debugging time.
- The use of a standard device lowers the overall system cost.

With the use of the TMS320C30, the host processor can request higher-level commands of the rest of the system. Instead of issuing requests for line-draws or screen clears, it can, for example, request that a 3D object be rotated 90 degrees and then be redrawn. In addition, a rendering element (usually a video controller or graphics system processor) can devote its resources solely to screen management rather than doing some portion of the computationally intensive processing. The following pages provide a description of how a 3D graphics system used the TMS320C30 to compute object transformations.

The digital signal processor resides on the TMS320C30 Application Board (C30AB) designed for the IBM PC/AT or compatible. The PC's 80x86 acts as the host processor and communicates to the C30AB through an 8-bit bus slot. Also resident on the bus is a Texas Instruments TMS34010 Software Development Board (SDB)[5,6]. The SDB contains a TMS34010 Graphics System Processor (GSP) [7], which manages the screen memory and drives the video display. Overall, this system is meant to serve as an instructional model of how a graphics system can be designed using an advanced digital signal processor.

# **The Potential for Graphics Pipelines**

A mechanical engineer for an automobile manufacturer wants to design a robot arm for plant automation. Before building a prototype machine, he wishes to compare the ways in which various designs can pick up and assemble components. To do this, the engineer needs a CAD system capable of creating, storing, and adjusting representations of 3D objects and then rendering the images on a video display. The CAD system has four basic aspects:

- 1) A user interface for command entry.
- 2) A data management system to store objects and their screen representations.
- 3) One or more computational engines to perform high-speed calculations for applications such as transformations, clipping, lighting/shading, and fractal graphics.

4) A rendering engine to control the video memory and to drive the video display.

These four tasks are common to many graphics systems, whether they be intended for CAD/ CAM, fractal graphics, heads-up displays in fighter aircraft, or Postscript printer control. If one or more processors are assigned to each function, the resulting pipeline will achieve greatly improved system throughput.

In a single-processor system, the CPU is directly responsible for all computations. It must write to video memory, perform all necessary computations, interface to the user, and manage all data storage and recovery. Although additions to the system, such as a video-memory controller or a floating-point coprocessor, may speed up the system, the CPU remains overly burdened as the only intelligent component of the system.


#### **Independent Screen Management**

A two-processor system can use a GSP to drive the CRT and to control the video memory. To control the display, the GSP either must interface to an analog monitor through a color palette or must directly drive a digital monitor. If the video memory is volatile, the processor needs a refresh controller that runs in parallel with other processor actions. Special hardware can be developed for screen clears and polygon fills. For flexibility of data representation, the processor should to be able to access pixels of varying bit-widths. At the instruction level, specialized operations could be created to speed pixel processing. Libraries of subroutines for windowing, drawing, and text management enable the rendering engine to execute higher-level commands. Overall, these features allow the CPU to send more powerful directives to the GSP.

#### **A Multiprocessor Pipeline**

Adding more links in the graphics pipeline can further relieve the CPU of burdensome tasks. Performance improvements result from each stage being optimized for a particular function. In addition, throughput increases with the number of stages. The pipeline may also contain multiple processors running in parallel at a particular stage to further improve the latency of that stage. Figure 1 shows a full-scale implementation of a graphics pipeline for 3D graphics.

Figure 1. A Full Scale Graphics Pipeline



In a large-scale graphics pipeline, the host processor runs the applications program. The user may be trying to use a CAD program, model the formation of galaxies, animate 3D objects, etc. The host runs these programs at the top level, provides the user interface, and communicates to all I/O devices, including mass storage systems. For numerically intensive applications it may be appropriate to have a digital signal processor as this host. For example, modeling the formation of galaxies requires numerical solutions to systems of differential equations. But even in such a case, it would be reasonable to have a more general-purpose CPU act as a user front end to the digital signal processor.

The purpose of the object manager is to communicate with the host by receiving data and transferring it to other processors in the system. It manages the global representation of all screen parameters and objects. A Reduced Instruction Set Computer (RISC) processor would be well-suited as either the host or the object manager because of its high-performance general-purpose architecture.

Because a DSP has a highly parallel architecture, a fast execution cycle time, an instruction set optimized for numerical processing, and several development tools, it would perform well as any of the computational stages in a graphics pipeline. For example, a DSP could act as a transform manager that calculates the new universal coordinates of globally stored objects according to rotation, translation, and scaling commands from the object manager. Also, the DSP could act as a lighting manager that accepts parameters of environmental lighting settings from the object manager and applies them to the transformed objects. For example, the user may set ambient intensities as well as other sources of varying geometries, intensities, and colors. The lighting manager then applies these light sources to the surfaces of the objects, which may have varying degrees of specular or diffuse reflection, to compute the necessary shading.


Although the perspective and clipping stage of the system is represented in Figure 1 by a single processing unit, the task may be further partitioned to several DSPs working in series. The perspective calculation takes viewing parameters from the object manager, such as direction of view, location of viewer, and zoom, and produces a two-dimensional projection for the screen. Objects that are too high, too low, or too far right or left can be clipped automatically because the resulting two-dimensional coordinates are off screen. However, clipping objects fully or partially obscured by other objects may require additional stages. Also, objects behind the viewer and those too far away for the user to recognize should be clipped appropriately.

Although digital signal processors are well-suited to be the computational stages of a graphics pipeline, a processor optimized to be a rendering engine might serve better to drive the video display and manage the video memory. Such a processor could also help with the clipping tasks described above. A z-buffer could hold the transformed z-coordinate of each pixel that is projected on to the x-y plane of the screen to facilitate hidden surface removal. A device such the Texas Instruments TMS34010 or the recently introduced TMS34020 could serve as the rendering engine in a full scale system. Both these processors have 32-bit general-purpose architectures with instruction sets and external memory interfaces optimized for graphics.

## An Overview of This Implementation

The system shown in Figure 2 is not intended to be a marketable product. Rather, it is targeted toward those who have the intention of designing products in the graphics market. Firms having experience in graphics will be able to resolve the tougher issues of graphics system design without presentation of the described system. The system shown in this report illustrates an attractive option for designing a fast, reliable, portable graphics system with quick turn-around time.





One strength of this system is its complete use of standard, commercially available parts. In general, use of standard parts allows for faster design and manufacturing, as well as a more reliable, easier-to-support product. Even the three hardware subsystems can be found on the market:

- 1) The IBM PC compatible host
- 2) The TMS320C30 Application Board object manager and transform engine subsystem
- 3) The TMS34010 Software Development Board rendering subsystem

Another strength of this system is the complete use of portable software. Use of portable software often speeds design times because system software can be mostly debugged before the actual target hardware is available. All software for this system was written in Kernigan and Ritchie C. The command and rendering routine was first debugged on the PC and GSP with the intermediary stage removed. Once debugged, the computationally intensive portion of the software was ported to the DSP, which then assumed control of the GSP. The software on the TMS34010 SDB used many of the graphics routines in the TMS34010 Graphics/Math Library. These routines have been used in many other graphics systems using the TMS34010.

# System Hardware

The IBM PC was chosen as the host because of its extensive support by TI development tools. In addition, a large amount of documentation is available concerning interfacing to the PC bus. The system described in this report is designed to run best on an 80386-based IBM PC compatible with an AT power supply and an 80387 floating-point coprocessor. However, either Intel 8086 or 80286 general-purpose microprocessors can also act as the host to the computational engine. The host computer sends commands to

- Load and delete objects
- Target an object for adjustment
- Adjust a particular object
- Recalculate the perspective or
- Redraw the screen.

The 80X87 floating-point coprocessor is not absolutely necessary but greatly improves the time to generate floating-point parameters for the next stage.

This graphics demonstration was the first application developed using the TMS320C30 Application Board (C30AB). Since that time, the C30AB has been included as a part of the XDS1000 emulation system for the TMS320C30 Digital Signal Processor. The TMS320C30's features include

- 60-ns single-cycle execution time (more than 33 MFLOPS)
- 2K x 32-bit dual-access RAM
- 4K x 32-bit dual-access ROM
- 64 x 32-bit instruction cache
- Two 32-bit external memory expansion buses
- Single-cycle floating-point multiply/accumulate
- Two external 32-bit memory ports

- On-chip DMA controller
- Zero-overhead loops and single-cycle branches
- Two on-chip timers and two serial ports
- Floating-point/integer and logical 32/40-bit ALU
- 16M-word memory space
- Register-based CPU
- Development tools, including a simulator, assembler/linker, optimizing C compiler, C-source debugger, and an in-circuit emulator/debugger
- On-chip scan-path emulation logic
- Low-power CMOS technology

The TMS320C30 executes commands from the 80X86 to transform objects, load objects into or delete objects from the system, and compute the projection of 3D objects on the 2D screen. When given a directive to draw the screen, it sends a command to the rendering engine to clear the current screen. Then, the TMS320C30 transfers lists of lines, points, and polygons for the next stage to render.

The TMS34010 Software Development Board (SDB) has been used in TMS34010 development support since 1987. It is configurable for a variety of monitors. The board supports the TMS34010 Graphics/Math Function Library [8] (a library of high-level routines callable from any C program). This board was slightly modified to receive commands from the C30AB as well as from the PC host. Program loaders, C compilers [9], assemblers, and C language standard I/O library support have been developed for this board, as well as for the C30AB. Both cards interface to an IBM PC through an 8-bit slot on the AT bus. The TMS34010 GSP on the SDB is an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. Its key features include:

- 160-ns instruction cycle time
- Fully programmable 32-bit general-purpose processor with a 128M-byte address range
- Pixel processing, X-Y addressing, and window clip/pick built into the instruction set
- Programmable pixel size with 16 boolean and 6 arithmetic pixel processing options (Raster-Ops)
- 31 general purpose 32-bit registers
- 256-byte LRU on-chip instruction cache
- Direct interfacing to both conventional DRAM and multiport video RAM
- Dedicated 8/16-bit host processor interface and HOLD/HLD interface
- Programmable CRT control (HSYNC, VSYNC, BLANK)
- Full line of hardware and software development tools, including a C compiler

The TMS34010 GSP receives commands from the TMS320C30, along with arrays of points, lines, and filled polygons to be drawn. It then uses library routines to render these images on the video display.

## System Limitations

The system described here is an instructional system built in a limited development time. Aspects of the system could be optimized for speed and for memory usage. A high-speed 3D graphics system has many features that were not implemented.

This design is non-optimal in several ways. The C routines could be hand-coded to execute faster. A 32-bit host bus interface would allow word-at-a-time data transfers to the TMS320C30. The GSP could be interfaced to faster video memory. At the time of this writing, the TMS34020 second-generation graphics system processor is available. The entire TMS320C30 program could be configured to run from internal memory. Many of these optimizations were not realized because of the limited time available for developing the system.

Many operations that an advanced digital signal processor could easily perform were not designed into this system. These tasks include curved and textured surface generation, lighting, shading, and front and back clipping. For demonstrative purposes, only the endpoint transformation and perspective calculations were implemented.

Similarly, the capabilities of the GSP are clearly underutilized in this pipeline. The GSP is adept at managing multiple windows for display. It can also display text in various fonts. The presented system simply requires that the GSP manage a single graphics-only (no text) window.

# **Representation of Graphics Elements**

Any graphics system must have a method of representing the image to be portrayed on the screen. This method requires a system that is able to store and display primitive elements. These elements could range in complexity from three coordinates describing a point to a set of parametric equations representing an irregular three-dimensional surface. However, simply defining a set of primitive drawing structures does not result in an adequate graphics data representation. The engineer designing the robot does not think of the system as several sheet-metal polygons welded together. He more likely conceives of the arm as a clamp attached to a hand, which, in turn, is attached to an arm, etc. A powerful graphics system must not only describe the primitives to be rendered on the CRT, but also how the primitives are organized or related.

Frames of reference play the central role in the organization of graphics primitives. Any set of graphics primitives rigid with respect to each other can be said to exist in the same, constant frame. When the primitives move, they move as a single unit and remain in the same orientation with respect to each other. In this system, any such set of primitives is called an object. The transformational state of any object is determined by three sets of three parameters each. These sets of the object correspond to the

- Translation
- Scale
- Rotation

Translation of an object within its frame simply amounts to moving all locations in that frame a specified distance along the x-, y-, and z-axes. Thus, each object must hold a set of translation factors, denoted in this system's software by dx, dy, and dz (See Listing 1 in the Appendix). Simi-

larly, sx, sy, and sz determine the scale of an object. These factors determine how many units of the untransformed object's coordinates are represented by one unit of the transformed object's coordinates. The three parameters shown in Appendix Listing 1 that represent all possible orientations of an object (theta, phi, and omega) are described in Table 1.

Angle	Axis Rotation is Around	Direction of Positive Rotation	Zero Value
θ	Z	x to y	Positive x-axis
ω	х	y to z	Positive y-axis
φ	у	z to x	Positive z-axis

Table 1. Angles of Rotation

### The Object Data Structure

Every object contains one or more sets of locations, which are referenced by the drawing primitives within the object. The **locnum** field of the object structure (see Listing 1) represents the number of locations available to be referenced by primitives within the object. This and other array sizes are kept for end points in For/Next-type loops and to allocate the appropriate space for the array contained within an object. Every **location** (see Appendix Listing 2) contains three floating-point numbers representing a coordinate in 3D space: **x**, **y**, and **z**. Their integer **x**-**y** locations on screen are also saved: **a**, **b**. To reference a location, a primitive needs only to know the index in the locs array. This allows many primitives to reference the same location.

Three different primitives were implemented to be rendered on the screen:


- Points
- Line segments
- Filled polygons

Points are rendered as single pixels on the screen. The **point** structure shown in Listing 3 of the Appendix contains the **color** to draw the point and the index to the location (**locn**) that is referenced by that point. The line structure in Listing 4 of the Appendix contains a **color** and two indices (**startlocn** and **endlocn**) to two end-points of the segment. Finally, the filled polygon shown in Listing 5 of the Appendix contains, in addition to the **color**, the number of vertices (**vertnum**) for the polygon, and a pointer (***vertlocn**) to an array of vertex location indices listed in the order in which they are connected). The last location in the vertex array is connected back to the first, closing the polygon.

### Hierarchy

The final array contained within an object (the *parent object*) is a list of pointers to *child objects* defined with respect to the transformed frame of the parent. The number of potential internal objects, **MAXOB**, sets the static size of the array of pointers to child objects. (In this implementation, **MAXOB** = 10.) In addition, the parameter **obnum** keeps track of how many of these potential child objects are utilized. The final bookkeeping parameter is **subnum**. If **subnum** equals *n*, then the object was the *n*th object pointed to in its parent object's child-object array.

Figure 3. Hierarchical Representation of the Solar System



The solar system (Figure 3) represents a classical example of a hierarchical structure. The sun slowly revolves around the galaxy. Wherever the sun travels, the planets follow in the same frame. In turn, each planet may have satellites that revolve around them. The planet is defined with a certain offset (radius of orbit) from the sun, and the satellite is defined similarly with an offset from the planet. To describe the movement of the earth over a period of time, you need only to adjust for its revolution around the sun and the revolution of the moon around the earth. You do not need to describe the rotation of the moon around the sun because when a planet is moved, its satellites automatically move with it.

Transformation parameters are referenced to the frame of the object's parent. Thus, to fully describe a planet orbiting the sun, one must define an empty frame revolving about the sun at some offset, and then define a planet within that frame rotating about some axis. The levels of abstraction within this hierarchy give this data representation its power.

The flexibility of the **object** structure permits the system to model the viewer. The viewer is considered to be at the absolute origin of the system. At system initialization, the first object loaded is the universal object ***universe**. An appropriate choice for such an object would be a set of axes. The view is then adjusted by modifications to the parameters of the ***universe**:

dx, dy, dz	- Object translation (viewing position)
sx, sy, sz	- Object scale (zoom)
theta, phi, omega	- Object orientation (pan)

A DSP-Based Three-Dimensional Graphics System

These three sets of parameters respectively represent the position of the origin of the universe with respect to the viewer (viewing position), how much the view is magnified to the user (zoom), and where the origin is with respect to the user (pan).

# Transformations

Transformations of locations in 3D space can be reduced to four-dimensional matrix arithmetic[10]. A location in space can be represented by a four-dimensional row vector (xyz1). When this vector left-multiplies any 4-by-4 transformation matrix, the resulting row vector represents the transformed point. Tables 2, 3, and 4 illustrate the 4-by-4 transformation matrices for rotation around each axis.

	Table 2. Z-Axis	<b>Rotation Matrix</b>		
cos	sine	0	0	·
-sin	cos	0	0	1
0	0	1	0	
0	0	0	1	
	Table 3. Y-Axis	<b>Rotation Matrix</b>		
cos	0	-sin	0	
0	1	0	0	
sin	0	cos	0	
0	0	0	1	
	Table 4. X-Axis	<b>Rotation Matrix</b>		
1	0	0	0	
0	cos	sin	0	
0	-sin	cos	0	
0	0	0	1	

It can be shown that these matrices can be used to account for a rotation about any arbitrary axis passing through the origin. The transformation matrix shown in Table 5 corresponds to scaling a location by (sx, sy, and sz) and then moving it by (dx, dy, and dz).

434

#### Table 5. Translation and Scaling Matrix

sx	0	0	0
o sx 0	sy	0	0
0	0	SZ	0
dx	dy	dz	1

The arbitrary transformation of a frame can be defined by a matrix resulting from a multiplication of a subset of the above transformation matrices. However, this multiplication is in general, not commutative. That is, rotating around the x-axis and then translating is not the same as translating and then rotating about the x-axis. By sending values for the nine parameters, the host can request the adjustment of an object. However, *this* system defines these operation as always taking place in the order below:

- 1) Scale object by (sx, sy, and sz)
- 2) Translate object by (**dx**, **dy**, and **dz**)
- 3) Rotate object around z-axis by **theta**.
- 4) Rotate object around x-axis by omega.
- 5) Rotate object around y-axis by **phi**.

When the matrices shown in Tables 2 through 5 are multiplied, the resulting matrix always contains  $(0\ 0\ 0\ 1)$ T as its final column. Thus, to denote an arbitrary transformation, you need only remember the first three columns of the composite matrix. If you were to apply the transformations in the order stated previously, the resulting equations in Table 6 would determine the element of the transformation matrix R.

$r_{12} = s_y \sin\theta$	(2.2)
$r_{13} = s_z \sin \Omega$	(2.3)
$r_{14} = \cos\Omega (d_x \cos\theta - d_y \sin\theta) + d_z \sin\Omega$	(2.4)
$r_{21} = s_x(\sin\theta \ \cos\phi \ +\cos\theta \ \sin\Omega \ \sin\phi \ )$	(2.5)
$r_{22} = s_y(\cos\theta \ \cos\phi \ -\sin\theta \ \sin\Omega \ \sin\phi \ )$	(2.6)
$r_{23} = -s_z \cos\Omega \sin\phi$	(2.7)
$r_{24} = \sin\phi (\sin\Omega (d_x \cos\theta - d_y \sin\theta) - d_z \cos\Omega) + \cos\phi (d_x \sin\theta + dy \cos\theta)$	(2.8)
$r_{31} = s_x(\sin\theta \sin\phi - \cos\theta \sin\Omega \cos\phi)$	(2.9)
$r_{32} = s_y(\cos\theta \ \cos\phi \ +\sin\theta \ \sin\Omega \ \cos\phi \ )$	(2.10)
$r_{33} = s_z \cos \Omega \cos \phi$	(2.11)
$r_{34} = \cos\phi \ (\sin\Omega \ (-d_x \cos\theta \ +d_y \sin\theta \ +d_z \cos\Omega \ ) + \sin\phi \ (d_x \sin\theta \ +d_y \cos\theta \ )$	(2.12)

### Table 6. Transformation Equations

Note that there also exists a matrix p[3][4] (see Listing 1 in the Appendix) that represents the product of all the ancestral transform matrices of an object and that object's R matrix. This matrix represents the object's transformation from the absolute origin of the system.

## The Host Processor's Access to Objects

The 80X86 host can exert its control over objects in the following ways:

- 1) Target Objects The host can set the target object for adjustment, deletion, or insertion of a child object by either targeting the parent object or a particular child object of the currently targeted object.
- 2) Load and Delete Objects The host has the ability to add objects to the system with initial transform parameters. In addition, it can remove objects from the system (including all objects within the deleted objects). When the targeted object is deleted, the new target object defaults to being the object's parent.
- 3) Adjust Objects By specifying the nine transform parameters, the host can adjust an object in its parent's frame.
- 4) Change Perspective To change the viewing perspective, the host must request that the ***universe** be adjusted.
- 5) Update Screen Representation The host can request that the targeted object and its child objects have their location array's screen representations updated.
- 6) Redraw View Once all adjustments and updates of screen coordinates are re-specified, the host can request that the view be updated.

Overall, the **object** structure serves well as a data representation for 3D graphics. A single set of locations is available to be referenced by the points, line segments, and filled polygons to be rendered on the screen. Each **object** contains parameters and matrices that specify the transformed state of the object. Thus, at any time these matrices could be applied to the original co-ordinates

loaded into the system to calculate the transformed location of the point. Therefore, as the transformation and the projection on to two-dimensional co-ordinates are done in one step, the original 3D coordinates can be retained and only the final modified two-dimensional screen representation need be updated. The point of view can simply be modified by adjusting the ***universe** as one would adjust any other object. Overall, the hierarchical **object** structure provides a powerful and flexible way to manage graphical data.

# **DSP** Command Execution

The digital signal processor assumes the role of the object manager and keeps track of the representations. Before examining the precise manner in which the TMS320C30 processes the commands from the host, one needs to understand the underlying hardware of this subsystem. A description of the TMS320C30 Application Board can be found in the application report *TMS320C30Application Board Functional Description*, located in this book. The report describes the avenues of communication between the C30AB and the PC over the PC's bus. An examination of how the TMS320C30 receives and processes data and commands from the 80X86/7 follows.

## Initialization

As its first initialization task, the PC maps the dual-port SRAM of the C30AB into its address space by writing the 8 MSBs of address to the mapping register. It then brings the C30AB out of reset by writing a 1 to the **SWRESET** in the C30AB's control register. The PC then loads the TMS320C30 application program into the dual-port SRAM. Loader support software on the C30AB EEPROM moves the code to the proper location in the TMS320C30's address space. Finally, the PC switches the TMS320C30's memory map into run mode to start program execution. The first part of the **main** routine initializes the system (see Listing 8 in the Appendix).

For the system software to run properly, the DSP software must initialize several different items.

- 1) It enables the on-chip instruction cache.
- 2) It sets the external flag bit on the C30AB target connector to transfer control of the rendering system from the PC to the C30AB (This assumes that the PC loaded the rendering software before it started up the C30AB).
- 3) It configures both the primary and the expansion bus with zero software wait-states. Thus, all wait states are generated by the address-decoding PALs on the C30AB.

In addition, the linker configures

- 1) Primary bus SRAM as program storage
- 2) Expansion bus SRAM as heap memory allocation
- 3) Zeroth page of internal RAM as space for system constants
- 4) First page of internal RAM as the system stack. This configuration maximizes the potential for parallel data and instruction accesses

The initialization procedure then appropriates several local variables for system use, includ-

ing

- 1) Two registered looping variables, i and j
- 2) The constant 2 PI
- 3) Registered pointers to the communication registers of the rendering subsystem, *hstdata and *hstcntl

The TMS320C30 initially sets the contents of these GSP registers to indicate that the computational stage does not have any requests of the rendering stage.

The TMS320C30 system software contains the global variables shown in Listing 7 of the Appendix. The dual-port SRAM pointer **dual_port** is initialized to point to the lowest location on the I/O expansion bus. This pointer points to an integer array that contains all data and command from the PC. Another pointer to the currently targeted object (***to**) is set to reference the **universe**. The ***universe** is set as its own parent with an obnum of 0, indicating no internal objects are loaded.

During the final part of initialization, the C30AB software waits for the PC to load the static ***universe** object. To understand how the PC loads objects into the system, you must comprehend the general communications protocol between the TMS320C30 and the 80X86.

## Host to DSP Communication

A two-way polling scheme arbitrates access of the dual-port SRAM. The software allocates the first two words of the SRAM as **COMMAND** and **ACKNOWLEDGE** signals, respectively (see Listing 6 in the Appendix). Remember that the TMS320C30 must mask off the 24 MSBs of dual-port data to receive the proper 8-bit value. The processors poll and write to these two words in order to send requests and acknowledgments. During initialization, the TMS320C30 clears both the **COMMAND** and **ACKNOWLEDGE** locations of the dual-port SRAM. The PC graphics application software must run after this point to ensure that this phase of the initialization does not clear a command from the PC. Once the system software starts executing on both the PC and the TMS320C30, the following sequence enables the PC to send a command to the C30AB:

- 1) The PC waits for the dual-port SRAM to become free by polling the ACKNOWL-EDGE word for a zero.
- 2) The PC loads all command parameters into the dual-port SRAM.
- 3) The PC then loads the appropriate command byte into COMMAND.
- 4) Once the TMS320C30 returns to its command detection loop, it acknowledges a received command by writing the same byte into the ACKNOWLEDGE word.
- The PC sees that the TMS320C30 has acknowledged the command and writes 00h into COMMAND to withdraw its command. The PC thereby relinquishes control of the dual-port SRAM.
- 6) The TMS320C30 reads all necessary parameters into its main memory.
- 7) The TMS320C30, by writing a zero to the ACKNOWLEDGE word, indicates that the PC can request another command. This returns the sequence to step (1).

The TMS320C30 treats all of its data types as 32-bit values, but it can read only one byte of valid data from the dual-port SRAM. Thus, the TMS320C30 must mask and concatenate the bytes that the PC maps into contiguous locations to form multibyte words. In addition, since Intel and

the TMS320C30 have different standards, floating-point values from the PC must be converted before the TMS320C30 can use them.

The TMS320C30 can receive either unsigned 8-bit **chars** or unsigned 16-bit short integers from the PC. The macros shown in Listing 6 of the Appendix are used to access these data types from the dual-port SRAM. The **DPLONG** macro takes a certain location in the dual-port, finds the short integer located there, and concatenates it into a 32-bit value for the TMS320C30. The word **LONG** in the macro indicates all integers whether **chars**, **short**s, or **long**s are represented as 32-bit values by the TMS320C30.

Standard	Exponent	Exponent	Sign	Mantissa	Mantissa
	Field Bits	Format	Bit	Field	Format
TMS320C30	31-24	Two's Complement	23	22-0	Two's Complement
Intel	30-23	Offset Binary	31	22-0	Magnitude

Table 7. Comparison of Intel and TMS320C30 32-Bit Floating-Point Formats

Table 7 illustrates the differences between the TMS320C30 and the Intel single-precision floating-point formats. For every floating-point value that the TMS320C30 receives, it must extract the appropriate fields, convert the fields to the appropriate numerical representation, and then reassemble the fields in TMS320C30 floating-point format. The **dpfloat** routine shown in Listing 9 of the Appendix uses the union structure **fllong** shown in Listing 6 of the Appendix to allow manipulations normally available only for integers on the floating-point value. The program first concatenates the four-byte value in the dual-port SRAM into a single 32-bit integer and then converts this word to TMS320C30 format.

## **Computational Subsystem Software**

Using the communication techniques described in the last section, the TMS320C30 processes the graphics command from the PC. After performing C30AB initialization, the program **main** enters a command detection/execution loop. For each valid value of the **COMMAND** byte, a C **case** statement executes the appropriate code. Since these routines are, in general, too long to be discussed in exhaustive detail, the rest of this section merely summarizes how they work.

When the PC wants to load an object, it first loads the initial nine floating-point transformation parameters into the dual-port SRAM. It then loads the number of

- 1) Locations
- 2) Drawn points
- 3) Lines
- 4) Filled polygons

These values are limited to 16 bits, thereby allowing for only 65,535 primitives of each type. The size of the dual-port SRAM further limits the array sizes in this implementation. Then the PC loads three floating-point parameters, (*x*,*y*, and *z*), for each location. The size of the dual port limits the number of locations to 377. Once these parameters are loaded into the memory, the host places the command byte for an object load into **COMMAND**. Upon reception of these parameters, the TMS320C30 allocates space for the object as a child of the current target object and also allocates

space for the location, point, and line arrays. Because the size of each polygon varies, space is allocated as each polygon is read.

After allocating global space for the new object and loading the locations, the TMS320C30 requests more data from the PC. It first requests the points, then the lines, then each polygon. The dual-port SRAM limits the primitive arrays to 2047 points and 1364 lines. In addition, each polygon is limited to 4092 vertices. The TMS320C30 makes a data request by replacing the current **COMMAND** byte that it wrote in **ACKNOWLEDGE** with 127, the flag for the PC to load more data. Although the roles of **ACKNOWLEDGE** and **COMMAND** are reversed in this case, the TMS320C30 requests data in much the same way the PC requests commands. Once the TMS320C30 completes loading the object, it selects the object as the new target object. Finally, using the equations in Table 6, the TMS320C30 calculates the initial value of the object's transformation matrix.

The target object is the object in the hierarchy selected for adjustment, deletion, or calculation of screen coordinates. The PC can either target an object's parent or one of the object's child objects. The command to target a child requires the PC to specify either the child object's sibling number or **subnum**. Thus, when selecting objects for adjustment, the PC must remember where it loaded objects into the hierarchy.

To adjust the transformation parameters of a given object, the PC simply loads the new parameters into the dual-port SRAM. The TMS320C30 adds the values of the new angles of rotation and translation factors to the previous ones. In addition, the TMS320C30 multiplies the old scaling factors by the new ones. Then, the TMS320C30 calculates the transformation matrix of the object by using the equations in Table 6. It does not recalculate screen locations, however, until this is specifically requested by the PC. The TMS320C30 can thus avoid calculating screen coordinates until all adjustments have been made.

Once the PC requests all the changes for a frame on the display, it requests recalculation of screen coordinates at each node it changed. The PC can request recalculation for a particular object and thus update its internal objects as well. This allows the TMS320C30 to avoid recalculating screen coordinates of unchanged locations. For maximum efficiency, the PC must request recalculation in the highest node that it adjusted along any particular path. Thus, in the planetary example given earlier, if, in a period of time, only Pluto and its moon Charon were moved (the other bodies miraculously standing still), only Pluto would need to be targeted for recalculation.

To calculate transformations, the TMS320C30 multiplies the object's transformation matrix by *its parent's* parent transformation matrix to obtain *its own* parent transformation matrix, p[3][4]. The TMS320C30 right-multiplies all locations within that object by this matrix to achieve the transformation from the absolute origin of the system. The computational engine calculates perspective by dividing the transformed x- and y-coordinate by the transformed z-coordinate so that locations farther away appear closer together. The plane z=0 is defined to be the plane of the screen. This also has the feature that objects behind the viewer appear upside-down in front of the viewer because the objects' z-coordinates are negative. Thus, the program running on the PC must maintain all objects in front of the viewer. Then, the TMS320C30 recursively executes this procedure for each object within the targeted object.

Unlike the recalculation of screen coordinates, the redrawing of objects is done for all objects within the system. Thus, the **draw_object** routine is called with the ***universe** as the argument. The

precise manner in which the TMS320C30 uses this program to redraw the screen is described in the TMS320C30 Drawing Routine Section found later in this report.

## **Summary of DSP Command Execution**

The dual-port SRAM on the C30AB provides all means of communication between the PC and the TMS320C30. A two-way polling scheme arbitrates the TMS320C30's and the PC's access to this SRAM. Using this protocol, the PC can request object loading, deletion, or adjustment, but can request only modification of the object currently targeted for these changes. Also, at the host's request, the computational engine may recalculate the screen representation of all locations within the targeted object. Once all updates for a particular view are made, the PC may request a redrawing of the display. The description of the rendering subsystem, presented next, facilitates a better understanding of how the TMS320C30 requests rendering commands of the GSP.

## The Rendering Subsystem

A modified version of the TMS34010 Software Development Board serves as the rendering stage of this graphics pipeline. A complete overview of this PC-based card can be found in the *TMS34010 Software Development Board User's Guide* [2]. Because only minor modifications were made to the commercially available SDB, the hardware aspects of the rendering subsystem are discussed in less detail than the computational stage. The same holds true for many software routines taken from the *TMS34010 Math/Graphics Function Library*.[8] After presenting overviews of the TMS34010 and the SDB, this section focuses on the C30AB/SDB interface and the communications protocol used for command and data transfer between the TMS320C30 and the GSP.

### The TMS34010 Graphics System Processor

The TMS34010 combines the best features of general-purpose processors and graphics controllers in one powerful and flexible Graphics System Processor. Key features of the TMS34010 are its speed, high degree of programmability, and efficient manipulation of hardware-supported data types, such as pixels and two-dimensional pixel arrays.

The TMS34010's unique memory interface reduces the time needed to perform tasks such as bit alignment and masking. The 32-bit architecture supplies the large blocks of continuously-addressable memory that are necessary in graphics applications. TMS34010 system designs can take advantage of video RAM technology to facilitate applications such as high-bandwidth frame buffers; this circumvents the bottleneck often encountered when using conventional DRAMs are used in graphics systems.


The TMS34010's instruction set includes a full complement of general-purpose instructions, as well as graphics functions from which you can construct efficient high-level functions. The instructions support arithmetic and Boolean operations, data moves, conditional jumps, plus subroutine calls and returns.

The TMS34010 architecture supports a variety of pixel sizes, frame buffer sizes, and screen sizes. On-chip functions have been carefully selected so that no functions tie the TMS34010 to a particular display resolution. This enhances the portability of graphics software and allows the TMS34010 to adapt to graphics standards such as MIT's X, CGI/CGM, GKS, NAPLPS, PHIGS, and other evolving industry and display management standards.

### **TMS34010 Software Development Board**

Figure 4 shows the block diagram of the modified TMS34010 SDB. The graphics SDB is a single card designed around the IBM PC/XT Expansion Bus and serves as a software development tool for programmers writing application software for the TMS34010 Graphics System Processor. The development of a high-performance bit-mapped graphics display in this application report demonstrates the simplicity of hardware design using the TMS34010 SDB.

#### Figure 4. Modified TMS34010 Software Development Board Block Diagram



This board comes with interactive debug software. Its features include software breakpoints, software single-step and run with count. At the same time, current machine status is displayed on the top half of the host monitor.

The SDB contains 512K bytes of program RAM for the TMS34010 to execute drawing functions, application programs, and displays. Both the program RAM and the frame buffer are accessible to the host through the TMS34010's memory-mapped host port. The frame buffer consists of eight SIP memory modules organized into four color planes. This allows 16 colors per frame from the digital monitor. The TMS34070 color palette incorporates a 12-bit color lookup table to give you a choice of 16 colors in a frame from a 4096-color palette. Furthermore, the palette incorporates a variety of unique line load features to allow the color lookup table to be reloaded on every line; this means that 16 of 4096 colors can be displayed per line.

### The TMS34010 Host Interface

The GSP has two 16-bit buses: one interfaces with the video and program memory, and a second interfaces to a host processor. The host can access the GSP by writing and reading four internal memory-mapped GSP 16-bit registers:

- HSTADRL and HSTADRH together form a 32-bit pointer to a location in the GSP's address space.
- HSTCNTL contains several programmable fields that control host interface functions.
- **HSTDATA** buffers data that is transferred through the host interface between the GSP's local memory and the host processor.

Several signals are available for communications between the host and the GSP.

- HD15 through HD0 are the actual data lines.
- HCS is the interface select signal strobe from the host.
- HSF1 and HSF0 select which host register is being addressed.
- HREAD and HWRITE are, respectively, the read and write strobes from the host.

Table 8 shows how the above signals address the four host registers.

- HLDS and HUDS signals, respectively, select the low byte or the high byte of the host interface registers.
- HRDY informs the host when the GSP is ready to complete a transaction.
- **HINT** is the interrupt signal from the host to the GSP.

	Host Interface Control Signals				
HCS	HSF1 & HSF0	HREAD	HWRITE	Operation	
1	XX	X	X	No Operation	
0	00	0	1	HSTADRL read	
0	00	1	0	HSTADRL write	
0	01	0	1	HSTADRH read	
0	01	1	0	HSTADRH write	
0	10	0	1	HSTDATA read	
0	10	1	0	HSTDATA write	
0	11	0	1	HSTCNTL read	
0	11	1	0	HSTCNTL write	

Table 8. TMS34010 Signals Controlling Host Port Interface

The fields in **HSTCNTL** control host interrupt processing, auto-incrementing of the host address register, and protocol in byte-at-a-time accesses to the 16-bit host port (whether the lower or the higher byte comes first). **HSTCNTL** also contains the status of interrupts from the host to the GSP and from the GSP to the host and a three-bit message word in either direction. These control bits are shown in Table 9.

Field	Name	Purpose	Write Access
0 – 2	MSGIN	Input Message Buffer	Host Only
3	INTIN	Input Interrupt Bit	Host Only
4 – 6	MSGOUT	Output Message Buffer	GSP Only
8	INTOUT	Output Interrupt Bit	GSP Only
8	NMI	Nonmaskable Interrupt	Host Only
9	NMIN	Nonmaskable Interrupt	GSP and Host
10	Unused	Unused	Neither
11	INCW	Increment Pointer Address on Write	GSP and Host
12	INCR	Increment Pointer address on Read	GSP and Host
13	LBL	Lower Byte Last	GSP and Host
14	CF	Cache Flush	GSP and Host
15	HLT	Halt TMS34010 Processing	GSP and Host

Table 9. TMS34010 Host Control Register Fields

# TMS320C30 Application Board Interface

In its unmodified form, the SDB communicates to the PC host through a single transceiver. A PAL decodes the PC address into the appropriate register selection signals. The registers are mapped redundantly into blocks of PC memory address space, as shown in Table 10. The board was modified by the addition of a connector to a cable from the C30AB's target connector. The TMS320C30 sends to the modified SDB the following:

- The TMS320C30s expansion bus address
- The TMS320C30s data signals
- I/O address space access strobe
- Expansion bus read and write strobes

These signals map the GSP's host interface registers in the TMS320C30's address space (also shown in Table 10). The TMS320C30 mapping is actually replicated in four-word blocks until location 8057FFh.

Register	PC Mapping	TMS320C30 Mapping
HSTDATA0	C7000h - C7CFFh	805002h
HSTCNTL	C7D00h - C7DFFh	805003h
HSTADRL	C7E00h - C7EFFh	805000h
HSTADRH	C7F00h - C7FFFh	805001h

#### Table 10. Mapping of TMS34010 Host Control Registers

The modified SDB board must be able to select either the PC or the C30AB as its host. The C30AB target connector makes the two external flag bits **XF0** and **XF1** available to the SDB. The TMS320C30 can configure these flags as either input or output pins. Upon leaving reset, these pins default to inputs and remain in the high-impedance state. **XF0** is pulled low on the SDB to appear off when the TMS320C30 is in reset. After the PC loads the rendering software into the GSP, it activates the C30AB and loads the TMS320C30's software. As discussed earlier, the TMS320C30, during initialization, configures **XF0** as an output and loads it with a one. The address-decoding PALs on the SDB use this signal to select the C30AB as the SDB's host. When the TMS320C30 controls the SDB, it communicates through a full 16-bit interface to the GSP. Thus, before the integer screen coordinates are sent in two's-complement form to the GSP, they must be clipped to a range of -32,768 to 32,767. Fortunately, this range is still two orders of magnitude greater than the resolution of most monitors.

In general, the above interface is fairly straightforward. The only complication is that the designers of the GSP expected a relatively slow microcoded general-purpose processor as a host. This allows the GSP to actually assert its **HRDY** line 80 ns before it is actually ready to process a transaction. When interfacing to the TMS320C30, PALs become necessary as state machines to create the appropriate number of wait-states on host reads and writes and thus ensure proper interprocessor communication.

## **DSP to GSP Communication**

The TMS320C30 loads all commands and data into a command buffer contained within a space not usually mapped by the SDB's C compiler configuration. This portion of GSP address space, the Shadow RAM, is normally reserved for optional PROMs. However, by writing a 1 to an RS latch in the GSP's memory space, this area becomes occupied by the topmost portion of program/data DRAM. Before the TMS320C30 starts writing to **HSTDATA** to access this memory, it configures the host address to autoincrement. Once the GSP finishes processing data in the shadow RAM, it resets the value of the address registers to point to the beginning of the shadow RAM in order to allow the TMS320C30 to properly load its next command and data.

The communication protocol between the TMS320C30 and the GSP closely resembles the protocol between the PC and the TMS320C30. The **MSGIN** and **MSGOUT** fields, respectively, replace the **COMMAND** and **ACKNOWLEDGE** words. However, rather than these fields con-

taining a particular value for a command, the value of 3 (binary 011) in either of these fields indicates that a command or an acknowledge exists. Upon reception of a command request, the GSP refers to the first location of the shadow RAM for a command word from the TMS320C30. Thus, the overall command scheme proceeds as follows:

- 1) The TMS320C30 waits until it sees that the MSGOUT field contains a 0.
- 2) The TMS320C30 stores all command and data into the shadow RAM.
- 3) The TMS320C30 writes a 3 to the MSGIN field and waits for acknowledgment.
- 4) The GSP acknowledges the reception of a command by writing a 3 to the **MSGOUT** field.
- 5) The TMS320C30 withdraws its request by writing a 0 to MSGIN.
- 6) The GSP reads the first word of the shadow RAM for the command and jumps to the appropriate case to process it.
- 7) Once the GSP is finished with all data in the shadow RAM, it resets the values of the host address registers and then writes a 0 to the **MSGOUT** bit, indicating that the TMS320C30 is free to request another command.

# The TMS320C30 Drawing Routine

When the TMS320C30 receives a redraw-screen request from the PC, it sends a command to the GSP to clear the screen after the monitor has drawn the bottom line; this ensures that the last view was drawn in its entirety. The TMS320C30 then calls its **draw_object** routine with ***universe** as an argument. For each array of primitives within the **object**, the TMS320C30 sends the size of the array and the array of screen representations of the primitives themselves to the TMS34010. Thus, the TMS320C30 can request the GSP to draw arrays of points, lines, or filled polygons. Once all arrays are drawn, **draw_object** recursively executes for all child objects within the universe. In this manner, all objects defined within the system are drawn.

# **GSP** System Initialization

Several initialization routines are provided in the *TMS34010 Math/Graphics Function Library User's Guide* [8]. The GSP executes these programs to properly configure the system before it begins its command detection loop:

- The call to **init_video** configures the graphics buffer for an NEC Multisync Monitor displaying 640 x 480 resolution.
- The **init_graphics** function initializes the graphics environment by setting up the data structures for the graphics functions and assigning default values to system parameters.
- The **init_screen** command initializes the screen. The entire frame buffer is cleared, and a color lookup table is loaded with the default color palette.
- The **init_vuport** function initializes the viewport data structures and opens viewport 0, the system, or root window.
- The set_origin command sets the origin of the system to the center of the screen.

# **Drawing Routines**

Several drawing routines are also provided in the TMS34010 Math/Graphics Function Library User's Guide [8]:

- For each primitive in an array sent from the TMS320C30, the GSP sets the proper drawing color with the set_color command.
- The TMS320C30 commands the GSP to execute to the **clear_screen** before it starts to request drawing of primitives for the next view.
- The TMS320C30 requests a **wait_scan** execution from the GSP to ensure that the GSP has fully displayed the last view before drawing the current view.
- The GSP uses the **draw** point(x,y) function to render a point on the display.
- Similarly, it uses the draw_line(x1,y1,x2,y2) command to draw a line. The arguments are the screen coordinates of the two end-points of the segment.
- The fill_polygon(n, linelist, ptlist) function takes as arguments of the number of vertices, an array of the line segments forming the sides of the polygon, and a list of screen coordinates referenced by the linelist.

## Summary

The TMS34010 Software Development board provides a good rendering module for this graphics system. The support hardware has been debugged and used in industry since 1987 and thus makes a reliable rendering subsystem. The target connector to the C30AB provides access to the TMS320C30 as an alternate host. Three PALs and two transceivers allow the TMS320C30 to assume control of the GSP, once both have started running their software. The **draw_object** program on the TMS320C30 can command the GSP to draw graphics primitives. Functions in the *TMS34010 Math/Graphics Function Library User's Guide* [8] allow the GSP to initialize the monitor interface, clear the screen, ensure that an entire screen has been drawn, and draw the graphics primitives. Overall, the TMS34010 development tools provide an easy means to develop a rendering subsystem for this graphics pipeline.

# **Possible Improvements**

Several changes may be incorporated into the system to improve performance. Some simple enhancements involve modifications of the computational subsystem's software to allow faster and more transparent command execution. Restructuring the method in which the data and command pass through the pipeline, a more complex modification, can greatly increase throughput. Additional features such as more complex primitives, lighting, windowing, and text display would require major software modifications to the system. However, any such modifications would not need to change the communication protocols or the command detection loops significantly. Finally, although the TMS320C30 represents the state-of-the-art in digital signal processing, the host processor and the rendering engine may be improved.

### **Computational Subsystem Software**

The drawing routine currently sends the primitive arrays of an object one at a time to the GSP. Instead, it should send all primitive arrays for all objects to be redrawn in a single pass. The GSP should then process the contents of this stack of commands and data.

Currently, as soon as the PC finishes requesting objects adjustments, it must request recalculations of the screen coordinates of location arrays. The screen_object routine must operate on all objects that have been adjusted directly or indirectly by having their ancestors adjusted. Instead, this routine should be called once with the ***universe** as the argument. The **object** structure should contain a flag that is set when an object is adjusted and reset when it is drawn. Thus, the new **screen_object** procedure would recursively search down the hierarchy of objects until it encounters an object that has been adjusted and then should recalculate all the screen coordinates for it and those of its internal objects. Upon completion, it should search the rest of the hierarchy for adjusted objects. Thus, the host would have to request only adjustment, targeting, and draw commands. Screen representations would be automatically recalculated whenever a draw command is executed.

# **Rendering Subsystem Software**

Rendering subsystem drawing routines could be improved by designing functions coded to handle the primitive arrays rather than individual programming elements. These functions may be able to fit in the GSP's instruction cache and improve execution time.

## **Improved Data Flow**

One problem consistent at all stages of the system is the method of buffering. A single buffer usually contains all data and commands to be transferred from one stage to the next. Thus, during command execution one processor may wait for the other to relinquish control of the command buffer.

The first of two methods to improve the dual-port SRAM connecting the PC and the DSP is to divide the SRAM into two buffers. The PC writes the current command to one buffer, while the TMS320C30 processes commands and data stored in the other. This prevents contention for the dual-port SRAM. The particular buffer which each processor controls is swapped on each command request. Second, adding three more 4K x 8 dual-port SRAMS in parallel would allow the PC to communicate to the TMS320C30 with full 32-bit wide words. Thus, the masking and concatenation necessary to receive larger data types would become unnecessary. On the original design the potential addition of these RAMs consumed a prohibitive amount of board space. Full word size is possible only if space constraints are eased.

The splitting of the command buffer between the TMS320C30 and the GSP allows the GSP to draw the current screen while the TMS320C30 sends the primitive arrays for the next. Similarly, two display buffers allow one buffer to be displayed on the monitor while the GSP draws the next view to the other.

## **Computational Features**

The DSP is suited to perform many other types of computational features. Because these functions are more complex, they were not implemented in the limited design time available. This system truncates objects that are too high, too low, too far right, or too far left by using the GSP's drawing routines that automatically clip coordinates outside the screen boundaries. However, the system cannot determine whether one object is in front of another and draw the objects appropriately. Functions to do this hidden-surface removal require complex algorithms to determine whether

one 3D surface obscures another. Simpler routines could be made to clip objects that are too far away to see or objects that are behind the viewer.

A lighting feature would allow appropriate factors of light intensity and reflection to determine the shading of surfaces. Lighting may be ambient (equal everywhere) or come from several possible source geometries. Reflections could either be diffuse and scatter light equally in all directions, or be specular like those off any shiny surface. With these parameters, the TMS320C30 can compute the appropriate shading of a given pixel. In this scenario, the GSP is reduced to drawing single points with a given color. Thus, any lighting function would slow rendering time.

More complex primitives can be produced by using the TMS320C30 to generate arrays of pixels representing solutions to equations. The PC could dispatch a command to draw a primitive based on a particular type of equation (such as the parametric equations representing a sphere) and then load the appropriate parameters for that equation. The DSP would generate the appropriate set of pixels for that object and send it to the GSP as arrays of points.

#### **Rendering Features**

The *TMS34010 Math/Graphics Function Library* [8] permits the user to create and select various windows for display. Once a window is selected the DSP can run the existing system software within that window. Thus, the host would also need to be able to direct the DSP to tell the GSP how to manipulate its windows. The Library also enables the GSP to print text on the screen. This feature also would not be very difficult to implement.

#### **A More Advanced Host**

A more advanced host could be a high-speed RISC processor such as SPARC. This unit could communicate with the DSP at faster rates, so command transfers would consume less time. In addition, SPARC is a 32-bit machine, which could allow word transfers between host and DSP in a single instruction.

#### A More Advanced Rendering Engine

The TMS34010's performance as a rendering engine could be improved. If the GSP could be ready to complete a transaction when the **HRDY** line is asserted and not some period of time later, the C30AB to SDB interface would be more straightforward and not require as many wait states. This problem is corrected in the second-generation GSP TMS34020, which was not available at the time of the design of this system. In addition, the TMS34020 also allows the host to transparently access the GSP's bus while the GSP continues processor functions.

#### Conclusion

Despite its shortcomings, this system still demonstrates the dataflow in a graphics pipeline using a digital signal processor as a computational element. One main benefit of the digital signal

processor is the availability of development tools such as C compilers, assembler/linkers, software development boards, and in-circuit emulators that accelerate design time. The TMS320C30 also provides speeds comparable to many bit-slice processors that require programmers to develop extensive microcode routines. The hardware multiplier, floating-point capability, RISC architecture, and parallel bus access facilitate fast, precise graphics calculations. Overall, a digital signal processor provides an attractive option to the graphics system designer interested in making high-performance systems with quick turnaround time.

### References

- 1) *TMS320C30 Simulator User's Guide* (literature number SPRU017), Texas Instruments, 1989.
- 2) *Third-Generation TMS320 User's Guide* (literature number SPRU031), Texas Instruments, 1988.
- 3) TMS320C30 C Compiler User's Guide (literature number SPRU034), Texas Instruments, 1988.
- 4) TMS320C30 Assembly Language Tools User's Guide (literature number SPRU035), Texas Instruments, 1989.
- 5) *TMS34010 Software Development Board Schematics* (literature number SPVU003), Texas Instruments, 1986.
- 6) *TMS34010 Software Development Board User's Guide* (literature number SPVU002A), Texas Instruments, 1987.
- 7) TMS34010 User's Guide (literature number SPVU001A), Texas Instruments, 1988.
- 8) TMS34010 Math/Graphics Function Library User's Guide (literature number SPVU006), Texas Instruments, 1987.
- 9) TMS34010 C Compiler Reference Guide (literature number SPVU005A), Texas Instruments, 1986.
- 10) Foley, J.D. and Van Dam, A., *Fundamentals of Interactive Computer Graphics*, Addison Wesley, 1984.

A DSP-Based Three-Dimensional Graphics System

# Appendix A

### **Graphics Programs**

# Listing Name

- 1 TMS320C30 C Structure Representing an Object
- 2 TMS320C30 C Structure Representing a Location
- 3 TMS320C30 C Structure Representing a Point
- 4 TMS320C30 C Structure Representing a Line
- 5 TMS320C30 C Structure Representing a Filled Polygon
- 6 TMS320C30 Communications Macros
- 7 TMS320C30 Global Variables
- 8 TMS320C30 Main Command Execution Loop
- 9 TMS320C30 Floating-Point Conversion Routine
- 10 TMS320C30 Object Loading Routine
- 11 TMS320C30 Screen Coordinate Calculation Routine
- 12 TMS320C30 Transformation Matrix Evaluation Routine
- 13 TMS320C30 Object Deletion Routine
- 14 TMS320C30 Request for Additional Data in Object Load
- 15 TMS320C30 Object Drawing Routine
- 16 TMS34010 Point Structure
- 17 TMS34010 Line Structure
- 18 TMS34010 Color Array
- 19TMS34010 Color Palette
- 20 TMS34010 Main Command Execution Routine
- 21 PC Object Loading Data Structure
- 22 PC Communications Macros
- 23 PC Global Variables
- 24 PC Targeted Object Adjustment Routine
- 25 PC Routine to Set Parameters for an Object Load
- 26 PC Routine to Target Parent of Current Target Object
- 27 PC Routine to Target a Child of Current Target Object
- 28 PC Routine to Redraw Screen
- 29 PC Routine to Load the Primitives of a Wireframe Cube
- 30 PC Main Routine to Draw a "Planetary System of" Cubes

#### 

-->Listing 1: TMS320C30 C Structure Representing an Object

#### struct object

{

struct object *parent;/* object within who's frame the object is defined	¥/
long subnum; /* sibling number of object	¥/
long locnum; /# number of locations	*/
long ptnum; /* number of points	¥/
long innum; /* number of lines	*/
long panum; /* number of polygons	¥/
long obnum: /# number of daughter objects	¥/
float sx; float sy; float sz; /* scale factors	¥/
float dx; float dy; float dz; /* offsets	*/
float theta: /* angle of rotation around z-axis (x to y)	¥/
float phi: /* angle of rotation around x-axis (y to z)	<b>*</b> /
float omega: /* angle of rotation around y-axis (z to x)	¥/
float r[3][4]: /* matrix formed by scale, the offset, then rotate	*/
float p[3][4]: /* ascending product of all ancestral r matrices	¥/
loc *locs: /* pointer to location array	¥/
point *points; /* pointer to point array	¥/
line *lines: /* pointer to line array	*/
polygon *polygons: /* pointer to polygon array	¥/
struct object *objects[MAXOB]; /* pointer to array of	*/
/*pointer to allay of	*/
supprinters to child objects	-/

};

--->Listing 2: TMS320C30 C Structure Representing a Location

typedef struct

1

float x; long a;	float y; long b;	float z;		coordinates */ coordinates */
} loc;				

#### -->Listing 3: TMS320C30 C Structure Representing a Point typedef struct long color; long locn; /* number of location in location array */ > point; -->Listing 4: TMS320C30 C Structure Representing a Line typedef struct long color; long startlocn; /* start loc number */ long endlocn; /* end loc number */ } line; -->Listing 5: TMS320C30 C Structure Representing a Filled Polygon typedef struct long color: long vertnum; /* number of vertices ¥/ long *vertlocn; /* array of vertices loc numbers */ } polygon;

-->Listing 6: TMS320C30 Communications Macros

	COMMUNICATIONS MACROS TO GSP
define CTLFREE	
#define CTLREQ	0x0803
#define CTLACK	0x0833
∎define CTLWITH	0x0830
	(#hstcnt] & 0x00FFF)
/*	MAXIMUM NUMBER OF INTERNAL OBJECTS
define MAXOB	10
/+	PC CONHUNICATION LOCATIONS
	(#dual_port & OxOFF)
Mefine ACKNOMLED	GE dual_port[1]
/+	data recovery from the dual port
	dual_port[a] .
#define DP1(a)	dual_port[a + 1]
	dual_port[a + 2]
Mdefine DP3(a)	dual_port[a + 3]
define DPLONG(a)	((long) ((DP1(a) & 0x00FF) << 8 ; (DP0(a) & 0x00FF)))

#### 

#### 

-->Listing 7: TMS320C30 Global Variables

long k,l:		/#	temporary and looping variables	¥/
struct object	*universe, *to, *no;	/ŧ	universe, target object, next object	<b>#/</b>
unsigned long	*dual_port;	/*	dual port SRAM	ŧ/
union		/+	variable to construct a c30 format	¥/
(		/*	float from intel format allowing	ŧ/
float	f;	/ <b>*</b>	bit manipulation on a float	ŧ/
unsigned long	i;			
} fllong:				

#### 

-->Listing 8: TMS320C30 Main Command Execution Loop

void main()

{

register float twopi = 6.283185308; register long i, j; register long #hstdata = (long #) 0x805002; /# 340 host data register #/ register long #hstcnt1 = (long #) 0x805003; /# 340 host control register#/ dual_port = (unsigned long *) 0x804000; 0800h,ST");/* enable cache asm(" ne. ¥/ 02h, IOF"): /* set XFO and assume control of 340SDB */ asm(" LDI /# set for zero internal wait states on both buses ŧ/ *((unsigned long *) 0x808060) = 0; *((unsigned long *) 0x808064) = 0x1000; *hstcnt1 = CTLFREE;/* turn off any request to TMS34010 */ /* turn off any request from the PC ¥/ #dual_port = 0; /* turn off any acknowlegement to the PC *****/ ACKNOWLEDGE = 0; /# allocate space for the internal object ŧ/ universe = (struct object *) malloc (sizeof(struct object)); = universe: /* target universe ŧ/ t٥ /* set universe sibling number to O */ to->subnum = 0; ŧ/ to->parent = to; /* universal object is its own parent while(COMMAND != 1); /* first command must be a load object ¥/ ACKNOWLEDGE = 1; /* acknowledge that c30 is ready ŧ/ while(COMMAND != 0); /* wait for pc to withdraw request **#**/ /# load universe ŧ/ load_object(); ACKNOWLEDGE = 0; /* show that dual port is free *****/ /* calculate transformation matrix ŧ/ matrix(); /* infinite loop for PC command detection*/ for(;;) - { while(COMMAND == 0); /* wait for PC to request service */ j = COMMAND: ¥/ /* save command ACKNOWLEDGE = j; /* acknowledge request ¥/ while(COMMAND != 0); /* wait for PC to withdraw request ¥/ switch (j) /# execute requested command number ¥/ { /* LOAD A DAUGHTER OBJECT ¥/ case 1: if (to->obnum == MAXOB) break; /* abort if > maximum objects #/ /* increase number of daughter objects j = ++to->obnum; - #/ /* allocate space for new object ŧ/ to->objects[j] = (struct object *) malloc (sizeof(struct object)); no = to->objects[j]; /* next object is daughter object ŧ/ /# set sibling number of next object ¥/ no->subnum = j; no->parent = to; /* assign current object as no's paret +/ to = no: /* target daughter object */ ŧ/ load_object(); /* load daughter object ACKNONLEDGE = 0; /* show that dual port is free */ matrix(); /# calculate transform matrix +/ break; /* TARGET A DAUGHTER OBJECT ¥/ case 2:

j = DPLONG(2);

/* get daughter object number to target */

ACXNOMLEDGE = 0; /# show that dual port is free if (j > to->obnum) break; /# can only target existing object to = to->objects[j]; /# target daughter object break;	*/ */ */
case 3: /* TARGET PARENT OBJECT	*/
ACKNOWLEDGE = 0 : /* show that dual port is free	¥/
to = to->parent; /* set targeted object to parent break;	ŧ/
case 4: /* DELETE TARGETED OBJECT	ŧ/
ACKNOWLEDGE = 0; /* show that request dual port is free	¥/
if (to == universe) break; /* don't allow deletion of universe	e#/
j = to->subnum + 1; /# get number of next sibling	<b>*</b> /
no = to->parent; /# set next object to parent	¥/
delete_object(to); /* delete current object	¥/
to = no: /# target parent object	<b>*/</b>
l = to->obnum; /# find total number of siblings	ŧ/
/# decrement sibling number on all younger siblings for(i = j; i (= l; ++i)to->objects[i]->subnum; to->obnum; /# decrement total number of daughter objects break;	*/ */
case 5: /* ADJUST TARGETED OBJECT	¥/
to->sx #= dpfloat(2); /# adjust scales	+/
to-)sy #= dpfloat(6);	
to->sz #= dpfloat(10):	
to-)dx += dpfloat(14); /# adjust offsets	<b>#</b> /
to->dy += dpfloat(18);	
to->dz += dpfloat(22);	
to->theta += dpfloat(26); /# adjust angles	ŧ/
to->phi += dofloat(30);	
to->omega += dpfloat(34);	
ACKNOWLEDGE = 0; /* show that dual port is free	<b>+</b> /-
/* keep angles in the (0,2pi) range)	*/
to->theta = fmod(to->theta, twopi);	
to->phi = fmod(to->phi, twopi);	
to->omega = fmod(to->omega, twopi);	
matrix(to); /# recalculate transform matrix	ŧ/
break;	
•	
case 6: /* DRAW UNIVERSE	<b>*</b> /
ACKNOWLEDGE = 0; /* show that dual port is free	¥/
while(HOSTCNTL != CTLFREE); /# wait for 340 to be free	*/
#hstdata = 4; /# enter command for a screen clear	¥/
<pre>#hstcnt1 = CTLREQ; /# request service from 340</pre>	¥/
while(HOSTCNTL != CTLACK); /* wait for acknowledgement	*/
#hstcnt1 = CTLWITH; /# withdraw request	<b>*</b> /
draw_object(universe); /# draw universe	•/

while(HOSTCNTL != CTLFREE); /* wait for 340 to be free ¥/ *hstdata = 6; /* enter command for a scanline ¥/ #hstcnt1 = CTLREQ; /* request service from 340 *****/ while(HOSTCNTL != CTLACK); /* wait from acknowledgement +/ #hstcnt1 = CTLWITH; /# withdraw request */ break; case 7: /* CALCULATE SCREEN COORDINATES ¥/ /* +++WARNING+++ the PC user must execute a screen command to */ /# screen all objects that have been adusted since the last ¥/ /* draw before the next draw. However, if an object is ¥/ /# screened all daughter objects are as well. ¥/ ACKNOWLEDGE = 0; /* show that dual port is free ¥/ screen_object(to); /# calcuclate screen coordinates **#**/ break; default: ACKNOWLEDGE = 0: /* show that dual port is free */ break; 3 } -->Listing 9: TMS320C30 Floating-Point Conversion Routine float dpfloat (a) register unsigned long as /* offset from start of dual port SRAM */ register unsigned long sign; unsigned long mant, ex: a = (DP3(a) << 24 /* concatenate 4-byte value *****/ ; (DP2(a) & 0x00FF) << 16 ; (DP1(a) & 0x00FF) << 8 (DPO(a) & 0x00FF)); sign = (a & 0x80000000) >> 8; /* extract and reposition sign bit ŧ/ ex = ((a & 0x7F800000) /* extract exponent ¥/ - 0x3f800000) << 1; /* converts to 2's complement */ if (sign) { mant = (- a) & 0x007FFFFF; /* takes 2's complement of mantissa **#/** if (mant == 0) ex -= 0x01000000; /* checks for input mantissa of -2 */ else mant = a & 0x007FFFFF; /* otherwise leave mantissa alone ¥/ /* reconstruct floating-point fields a = sign + mant + ex; */ fllong.i = a; return fllong.f: /* return reconstructed float **#/** 

}

}

3

456

-->Listing 10: TMS320C30 Object Loading Routine

void load_object() 1 /* temporary and looping variables */ register long i,j; /* pointer to target object register struct object #o; ¥/ register loc *temploc: /# temporary location pointer ¥/ /* temporary line pointer *****/ register line *templa: polygon *temppg; /# temporary polygon pointer */ /# temporary point pointer point #temppt; ŧ/ long 1c = DPLONG(2): /# number of coordinate locations #/ long pt = DPLONG(4): /* number of points */ long in = DPLONG(6): /* number of lines ¥/ long pg = DPLONG(8); /* number of polygons ¥/ o = to: /# set target object as object for loading / /* initialize primitive numbers and transform parameters */ o->locnum = lc: o->ptnum = pt; o->lnnum = ln: o-)panum = pa: o->obnum = -1; 0->5X = dpfloat(10); o->sy = dpfloat(14); o->sz = dpfloat(18); o->dy = dpfloat(26): o->dz = dofloat(22): = dpfloat(30); o->dx o->theta = dpfloat(34); o->phi = dpfloat(38); o->omega = dpfloat(42); /* ALLOCATE SPACE FOR OBJECT PRIMITIVES ¥/ o->locs = (loc #) malloc (sizeof (loc) # lc): o->points = (point #) malloc (sizeof (point ) * pt): o->lines = (line #) malloc (sizeof (line ) * ln); o->polygons = (polygon #) malloc (sizeof (polygon) # pg); /* LOAD UPTO 377 LOCATIONS PER OBJECT */ for (i = 0, j=46; i < 1c; ++i, j += 12) 1 /* save temporary location */ temploc = &(o->locs[i]); temploc-x = dpfloat(j);/* load world coordinates */ temploc->y = dpfloat(j + 4); temploc->z = dpfloat(j + 8);} /* LOAD UPT 2047 POINTS PER OBJECT #/ if (pt) 1 more_data(); for (i = 0, j=2; i < pt; ++i, j += 4) ŧ = &(o->points[i]); /# set temporary point location #/ tempt temppt->color = DPLONG(j); /# get point color ±/

temppt->locn = DPLONG(j + 2); /# get point location

}

}

>

3

+/

```
/# LOAD UPTO 1364 LINES
                                                                    ŧ/
  if ()n)
  {
     more_data();
     for (i = 0, j=2; i < 1n; ++i, j += 6)
     {
                         = &(o-)lines[i]):
                                             /# set temporary line
         tempin
                                                                   #/
                                              /# get color
                                                                    ŧ/
         templn->color
                         = DPLONG(j);
                                             /# get starting location #/
         templn->startlocn = DPLONG(j + 2);
         tempin->endlocn = DPLONG(j + 4):
                                              /* get ending location */
     }
 /* LOAD ONE POLYGON AT A TIME
                                                                    */
  if (pg)
  {
     for (i = 0; i < pg; ++i)
     - 6
         more_data():
                         = &(o->polygons[i]); /* set temporary polygon */
         temppg
         temppg->color
                        = DPLONG(2);
                                             /* get color
                                                                    #/
                         = DPLONG(4):
                                            /* get number of verteces */
         temppg->vertnum = 1;
                                            /* set number of verteces */
         /# allocate space for vertex location list
                                                                    ¥/
         temppa->vertlocn = (long +) malloc (sizeof (long) + 1);
         for (k = 0, j = 6; k < 1; ++k, j += 2)
                                                     /# load verteces #/
         ŧ
             temppg->vertlocn[k] = DPLONG(j);
                                               /* set vertex location */
         3
     3
```

457

)

```
-->Listing 11: TMS320C30 Screen Coordinate Calculation Routine
                                     /* temporary and looping variables
                                                                           ¥/
                                     /# temporary location pointer
                                                                            ¥/
  register struct object #tempob;
                                     /# temporary object pointer
                                                                            ¥/
                                     /* co-ordinate floating point values */
                                     /# and perspective constant
                                                                            41
                                 /* set temporary object to parent object */
 /* COMPUTE PARENT MATRIX
                                                                            ŧ/
 /# if object is universe set parent matrix to transform matrix r
                                                                            ŧ/
      for(i = 0: i < 3: ++i) for(j = 0: j < 4: ++j) o->p[i][j] = o->r[i][j];
 /# otherwise p matrix is product of r matrix and parent's p matrix
                                                                           ¥/
  else for(i = 0; i < 3; ++i)
     o->p[i][0] = o->r[0][0] * tempob->p[i][0] + o->r[1][0] * tempob->p[i][1]
                  + o->r[2][0] # tempob->p[i][2];
     o->p[i][1] = o->r[0][1] * tempob->p[i][0] + o->r[i][1] * tempob->p[i][1]
                  + o->r[2][1] * tempob->p[i][2];
     o->p[i][2] = o->r[0][2] * tempob->p[i][0] + o->r[1][2] * tempob->p[i][1]
                  + o->r[2][2] * tempob->p[i][2];
     o->p[i][3] = o->r[0][3] # tempob->p[i][0] + o->r[1][3] # tempob->p[i][1]
                  + o->r[2][3] * tempob->p[i][2] + tempob->p[i][3];
 /* COMPUTE SCREEN COORDINATES
                                                /* get number of locations */
  for (i = 0; i < j; ++i)
```

( t	emploc = &(o->locs[i]);		/# set	temporary	location	*/
	<pre>save global coordinates = temploc-&gt;x;</pre>	y = temploc->y;		z =	temploc-)	ŧ/ z:

/# calculate z value, add offset of 5, and invert for perspective #/
d = 1/(x # o->p[2][0] + y # o->p[2][1] + z # o->p[2][2] + o->p[2][3] + 10);

/# clip to a 16 bit integer

```
if
             (k > 32000) k = 32000; else if (k < -32000) k = -32000;
            (1 > 32000) 1 = 32000; else if (1 < -32000) 1 = -32000;
     if
     /* set screen coordinates
                                                                  ŧ/
     temploc->a = k;
                                 temploc->b = 1;
   3
 /# screen all internal objects
                                                                  #/
  j = o->obnum;
  for (i = 0; i <= j; ++i) screen_object(o->objects[i]);
-->Listing 12: TMS320C30 Transformation Matrix Evaluation Routine
matrix()
1
  register float
                       cost, sint;
                                           /* transform temporary
                                                                  ¥/
  float
                       coso, sino, cosp, sinp:/* variables
                                                                   #/
  register struct object #0;
  o = to;
  cost = cos(o->theta):
  sint = sin(o-)theta):
  coso = cos(o->omega);
  sino = sin(o->omega);
  cosp = cos(o->phi):
  sinp = sin(o->phi):
  o->r[0][0] = o->sx * cost * coso;
  o->r[0][1] = - o->sv # sint # coso:
  o->r[0][2] = o->sz * sino:
  o->r[0][3] = (o->dx * cost - o->dy * sint) * coso + o->dz * sino;
  o->r[1][0] = o->sx * (sint * cosp + cost * sino * sinp);
  o->r[1][1] = o->sy * (cost * cosp - sint * sino * sinp);
  o->r[1][2] = - o->sz * coso * sinp:
  o->r[1][3] = ((o->dx * cost - o->dy * sint) * sino - o->dz * coso) * sinp
              + (o->dx * sint + o->dv * cost) * cosp:
  o->r[2][0] = o->sx * (sint * sinp - cost * sino * cosp);
  o->r[2][1] = o->sy * (cost * sinp + sint * sino * cosp);
```

}

o->r[2][2] = o->sz * coso * cosp;

* C05D

o->r[2][3] = ((- o->dx * cost + o->dy * sint) * sino + o->dz * coso)

+ (o->dx * sint + o->dv * cost) * sinp:

¥/

-->Listing 13: TMS320C30 Object Deletion Routine

```
void delete_object (o)
register struct object *o;
£
                                           /* temporary, looping variables */
   register long i, j;
                                           /* delete location array
   free (o->locs);
                                           /* delete point array
   free (o->points):
                                           /∗ delete line array
   free (o->lines);
   j = o->pgnum;
                                           /* get number of polygons
   for (i = 0; i (= j; ++i) free (o->polygons[i].vertlocn); /# delete
   for (i = 0; i <= j; ++i) free (o->polygons);
                                                           /* polygons
   j = o->obnum:
                                          /* get number of daughter objects */
   for (i = 0; i <= j;++i) delete_object(o->objects[i]); /* delete objects */
   free (o):
                                                        /* delete object */
```

¥/

¥/

¥/

¥/

¥/

¥/

#### 

#### 

-->Listing 14: TMS320C30 Request for Additional Data in Object Load

void more_data()

ACKNOWLEDGE = 127;	/* request more data	*/
while(COMMAND != 127);	/* wait for more data	ŧ,
ACKNOWLEDGE = 1;	/* restore old acknowledge	*/
while(CDMMAND != 0);	/* wait for PC to resume old comman	d ¥,

-->Listing 15: TMS320C30 Object Drawing Routine void draw_object (o) register struct object *o; register long /* temporary, looping variable */ i; register loc /* temporary location pointer */ *temploc: point *temppt: /* temporary point pointer ¥/ /* temporary line pointer **+**/ register line *tempin; polygon *temppg; /* temporary point pointer */ register long *hstdata = (long *) 0x805002; /* 340 host data register ¥/ register long *hstcht1 = (long *) 0x805003; /* 340 host control register */ register j = o->]nnum; /*-temporary, looping variable */ /* DRAW ANY LINES ¥/ if (j) { while (HOSTCNTL != CTLFREE); /* wait till 340 is free ¥/ *hstdata = 123: /* send command to draw object */ #hstcnt1 = CTLREQ; /* request service from 340 ¥/ *hstdata = j; /* send number of lines ¥/ for(i=0: i < i: ++i) /* send lines ¥/ { templn = &(o->lines[i]); /* save line pointer */ #hstdata = templo->color: /* send color ¥/ *hstdata = o->locs[templn->startlocn].a; /* send start ¥/ *hstdata = o->locs[templn->startlocn].b; /∗ coordinates +/ #hstdata = o->locs[templn->endlocn].a; /* send end */ *hstdata = o->locs[templn->endlocn].b: /* coordinates ¥/ /* wait for 340 to acknolwedge request */ while(HOSTCNTL != CTLACK); *hstcntl = CTLWITH; /* withdraw request ŧ/ 3 /* DRAW ANY POINTS ¥/ /* get number of points ŧ/ j = o->ptnum; if (j) 1 while (HOSTCNTL != CTLFREE): /# wait till 340 is free #/ *hstdata = 1: /* send command to draw object */ *hstcnt1 = CTLREQ; /# request service from 340 */ /* send number of points +/ *hstdata = j; for(i=0; i < j; ++i) /* send points *****/ ¥/ temppt = &(o->points[i]); /* save point pointer *hstdata = temppt->color; /* send color ŧ/ *hstdata = o->locs[temppt->locn].a; /# send screen coordinates #/ #hstdata = o->locs[temppt->locn].b; 3 while(HOSTCNTL != CTLACK): /# wait for 340 to acknolwedge request #/ #hstcntl = CTLWITH: /* withdraw request ŧ/ - }

1 = o->pgnum;	YGONS		
if (1)			
{			
for(i = 0;	i < 1; ++i)	/* draw polygons	*/
\ +		/* wait till 340 is free	*/
	mppg->vertnum;	/* wall till 340 is thee /* send command to draw object	*/
		/* request service from 340	*/
	ita = 5:	/* send number of points	¥/
		/* send points	*/
	ta = temppg->color;		+/
	ita = j;	/* send number of verteces	*/
/¥ send	Looint connect list (0	,1 , 1,2 , 2,3 j-2,j-1 , j-1,0	¥/
	ita = 0;	,- , -,- , 2,0 , 2,, 1 , 1 ,0	-,
	= 1; k ( j; ++k)		
{			
#h	stdata = k;	<b>#</b> hstdata = k;	
}			
*hstda	ta = 0;		
/* send	vertex location list		<b>*</b> /
	= 0; k ( j; ++k)		
(			
te	mploc = &(o->locs[temp	pg->vertlocn[k]]); /# save point	*/
*h	stdata = temploc->a;	<pre>*hstdata = temploc-&gt;b;</pre>	
}			
		∗ wait for 340 to acknolwedge reques	
	t) = CTLWITH: /*	withdraw request	<b>*</b> /
*hstcn			
*hstcn }	· · · · · ,		
*hstcn }	,		
*hstcn } }	,		×/
*hston } } * DRAW ANY DAUG	,	/ð gat daughtar skjörte	*/ */
*hstcn } * DRAW ANY DAUGi j = o->obnum;	HTER OBJECTS	/¥ get daughter objects n=>ohjects[1].	
*hstcn } * DRAW ANY DAUG j = o->obnum;	,		
*hston } } * DRAH ANY DAUGi j = o->obnum;	HTER OBJECTS		
<pre>#hston }  # DRAW ANY DAUG j = o-&gt;obnum; for (i = 0; i &lt;</pre>	HTER OBJECTS = j; ++i) draw_object(		*/
<pre>#hston } /* DRAW ANY DAUG j = o-&gt;obnum; for (i = 0; i </pre>	HTER OBJECTS = j; ++i) draw_object(	o->objects[i]);	*/
<pre>#hstcn }  # DRAW ANY DAUG j = o-&gt;obnum; for (i = 0; i &lt; ***********************************</pre>	HTER OBJECTS = j; ++i) draw_object(	o->objects[i]);	*/
*hstcn ) /* DRAW AMY DAUG j = 0->obnum; for (i = 0; i < 	HTER OBJECTS = j; ++i) draw_object(	o->objects[i]);	*/
*hstcn ) )* DRAW ANY DAUG j = o->obnum; for (i = 0; i <	HTER OBJECTS = j; ++i) draw_object( 	o->objects[i]);	*/
*hston ) /* DRAW ANY DAUG j = o->obnum; for (i = 0; i < 	HTER OBJECTS = j; ++i) draw_object( 	o->objects[i]);	*/ ***** ****
+hston ) /* DRAW ANY DAUG j = o->obnum; for (i = 0; i < 	HTER OBJECTS = j; ++i) draw_object( ************************************	o->objects[i]);	*/ **** **** **** * */ */
<pre>#hston ) /* DRAW ANY DAUG j = o-&gt;obnum; for (i = 0; i &lt;</pre>	HTER OBJECTS = j; ++i) draw_object( 	o->objects[i]);	*/

-->Listing 17: TMS34010 Line Structure

typedef struct {	/* LINE */
short color; /* line color	<b>*</b> /
short x1; /* x co-ordinate of starting point	¥/
short y1; /* y co-ordinate of starting point	*/
short x2; /# x co-ordinate of end point	¥/
short y2; /* y co-ordinate of end point	<b>*</b> /
} line;	

-->Listing 18: TMS34010 Color Array

long color[16] = (
 CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12,
 CC13, CC14, CC15);

*-->Listing 19: TMS34010 Color Palette

short mypalet[16] = {
 0x0000, 0xF000, 0x00F0, 0xF0F0, 0x0F00, 0x0FF0, 0x0FF0,
 0x0AF0, 0x0900, 0xFA70, 0xF440, 0x17B0, 0x6660, 0x9990, 0xBBB0 );

-->Listing 20: TMS34010 Main Command Execution Routine

main()

(				
regist	er line *templn;	/* temporary line po	inter	¥/
regist	er point *temppt;	/* temporary point p	ointer	ŧ/
regist	er short tempint;	/# temporary integer		¥/
regist	er short i;	/* looping variable		¥/
line	*lines;	/* pointer to line a	rray	*/
	*points;	/* pointer to point		¥/
short	*hstadrh, *hstadrl, * hstc	tll, *number, *pgnum, *	pointer, adrl, a	drh;
*((she	ort *) 0x04000000) = 0x0001	; /* turn on shadow ra	B	ŧ/
*((sho	rt *) 0xC00000B0) &= 0x7FF	F; /# enable cache		<b>*</b> /
hstctl	1 = (short *) 0xC00000F0;	/* host control regi		¥/
hstadr	h = (short *) 0xC00000E0;	∕¥ host address regi		*/
hstadr	1 = (short *) 0xC0000D0;	/* host address regi	ster low word	¥/
pointe	er = (short *) 0xFFF00000;	/¥ pointer to beginn	ing of shadow rai	n #/
lines	= (line *) (0xFFF00020);	/* starting point of	line array	¥/
points	= (point *) (0xFFF00020);	/* starting point of	point array	*/
DGNUM	= (short *) (0xFFF00020);	/*location of number o	f polygon vertec	es#/
number	= (short *) (0xFFF00010);	/# number of primiti	ves to draw	¥/
adrl =	(short) (((long) pointer)	& 0x0000FFFF);		
adrh =	(short) ((((long) pointer	) >> 16) & 0x0000FFFF)		
init_v	/ideo(1); /* configure f	or a NEC MULTISYNC, non	-interlaced, 60H	z +/
init_g	rafix();	/* initialize graphi	cs environment	¥/
init_s	creen();	/* initialize screen		ŧ/
init_v	<pre>/uport();</pre>	/¥ initialize viewin	g window	<b>*</b> /
set_or	igin(320,240);	/* place origin at c	enter of screen	ŧ/
*hsta	irh = adrh;	/∗ reset start data	address	<b>*</b> /
*hstad	iri = adri;			
*hstcl	11 = 0;	/* turn off any comm	and to the 340	<b>*</b> /
for (	;)			
(				
wi	ile (*hstctll != 0x0003);	/* wait for request	from the C30	¥/
*	stct11 = 0x0030;	/* acknowledge reque	st	¥/
iu)	ile (*hstctll != 0x0030);	/#wait for c30 to lo	ad data & withdra	1⊎¥/
54	witch (*pointer)	/* decode co <b>nn</b> and		*/
{	,			
	case 123:		/* DRAW LINES	¥/
	tempint = #number;		/* get number	ŧ/
	for $(i = 0; i < temp$	int: ++i)	/* of lines	¥/
	(			
	templn = &(lines	(i));	/*set line poin	nt*/
	set_color1(color	[tempin->color]);	/* set color	¥/
	draw_line( temp)		/* draw line	<b>*</b> /
		n->y1,		
		n->x2,		
		n->y2);		
	)	• •		
	*hstadrh = adrh;	/# reset start data	address	<b>*</b> /
	<pre>*hstadrl = adrl;</pre>			
	*hstctll = 0;	/# turn off any comm	and to the 340	<b>*</b> /

#### break:

break;		
case 1:	/* DRAW POINTS	¥/
tempint = #number;	/* get number (	of#/
for (i=0; i < tempint;	++i) /* points	¥/
{		
temppt = &(points[	i]); /* save point	<b>*</b> /
set_color1(color[t		¥/
draw_point( temppt		<b>*</b> /
temppt	->y);	
}		
*hstadrh = adrh;	/* reset start data address	<b>*</b> /
<pre>*hstadr1 = adr1;</pre>		
*hstct11 = 0;	/* turn off any command to the 340	¥/
break;	· · · · · · · · · · · · · · · · · · ·	
case 3:	/* Set screen background	1 ¥/
		¥/
	er],mypalet); /* clear screen	
<pre>#hstadrh = adrh;</pre>	/* reset start data address	*/
<pre>*hstadr1 = adr1;</pre>		
<pre>*hstctll = 0;</pre>	/* turn off any command to the 340	*/
break;		
case 4:	/* SET BACKGROUND BLACK	<b>*</b> /
*hstadrh = adrh:	/* reset start data address	¥/
<pre>#hstadr1 = adr1;</pre>	/= feste start data address	-,
	(* how off one opened to the 200	
<pre>#hstctll = 0;</pre>	/* turn off any command to the 340	*/
new_screen(0,mypalet);	/* clear screen	ŧ/
break;		
case 5:	/* DRAW A FILLED POLYGON	<b>*</b> /
case 5: set_color1(color[*numb		*/ •/
set_color1(color[#numb	er]); /* set polygon color	•
<pre>set_color1(color[#numb tempint = *pgnum;</pre>	er]); /* set polygon color /* get number of verteces	ŧ/
set_color1(color[≢numb tempint = ≭pgnum; fill_polygon(tempint,	er]); /* set polygon color /# get number of verteces /* fill polygon	*/ */
set_color1(color[≉numb tempint = *pgnum; fill_polygon(tempint, (short *)	er]); /* set polygon color /* get number of verteces /* fill polygon (pointer + 3),	*/ */
set_color1(color[*numb tempint = *pgnum; fill_polygon(tempint, (short *) (short *)	<pre>er]); /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1)));</pre>	*/ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	er]); /* set polygon color /* get number of verteces /* fill polygon (pointer + 3),	*/ */
<pre>set_color1(color[*numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address</pre>	₹/ ₹/ ₹/
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]); /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1)));</pre>	*/ */ */
<pre>set_color1(color[*numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address</pre>	₹/ ₹/ ₹/
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,    (short *)    (short *)    *hstadrh = adrh;    *hstadrh = adrh;    *hstcl11 = 0;</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address</pre>	₹/ ₹/ ₹/
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* WAIT FOR COMPLETE SCREEN RESCAN</pre>	*/ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340</pre>	*/ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fil]_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* HAIT FOR COMPLETE SCREEN RESCAN /* reset start data address</pre>	±/ ±/ ±/ ±/ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* WAIT FOR COMPLETE SCREEN RESCAN /* reset start data address /* turn off any command to the 340</pre>	*/ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fil]_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* WAIT FOR COMPLETE SCREEN RESCAN /* reset start data address /* turn off any command to the 340</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);</pre>	*/ */ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* WAIT FOR COMPLETE SCREEN RESCAN /* reset start data address /* turn off any command to the 340 /#wait till scan reaches top of screen ait till scan reaches bottom (line 475 /* reset start data address</pre>	*/ */ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* WAIT FOR COMPLETE SCREEN RESCAN /* reset start data address /* turn off any command to the 340 /#wait till scan reaches top of screen ait till scan reaches bottom (line 475 /* reset start data address</pre>	*/ */ */ */ */ */ */ */
<pre>set_color1(color[#numb tempint = *pgnum; fill_polygon(tempint,</pre>	<pre>er]);  /* set polygon color /* get number of verteces /* fill polygon (pointer + 3), (pointer + 3 + (tempint &lt;&lt; 1))); /* reset start data address /* turn off any command to the 340 /* WAIT FOR COMPLETE SCREEN RESCAN /* reset start data address /* turn off any command to the 340 /#wait till scan reaches top of screen ait till scan reaches bottom (line 475 /* reset start data address</pre>	*/ */ */ */ */ */ */ */

}

-->Listing 21: PC Object Loading Data Structure -->Listing 24: PC Targeted Object Adjustment Routine typedef struct void adjust_object(sx, sy, sz, dx, dy, dz, theta, phi, omega) double sx, sy, sz, dx, dy, dz, theta, phi, omega; /* number of points (location) ¥/ short ptnum; short dtnum; /* number of drawn dots ¥/ while(ACKNOWLEDGE != 0); short innum: /* number of lines */ DATAFLOAT(2) = sx; DATAFLOAT(6) = sy; DATAFLOAT(10) = sz; /* number of filled polygons ¥/ short pgnum; DATAFLOAT(14) = dx; float sx: float sy; float sz; /* scale factors ¥/ float dx: float dy; float dz; /* offset factors ¥/ COMMAND = 5; float theta; float phi; float omega; /# angles of rotation ¥/ while(ACKNOWLEDGE != 5); ) trans; COMMAND = 0; } -->Listing 22: PC Communications Macros #define DATASHORT(a) *((unsigned short *) (dual_port + a)) #define DATAFLOAT(a) *((float *) (dual_port + a)) #define COMMAND *dual_port #define ACKNOWLEDGE *((unsigned char *) 0xE0008001) 1 while (ACKNOWLEDGE != 0); data->sx = sx; data->sy = sy; data->dx = dx: data->dy = dy; -->Listing 23: PC Global Variables char. *dual_port; /* dual port sram connecting to C30 SWDS*/ trans *data: void target_parent() while(ACKNOWLEDGE != 0); COMMAND = 3; while(ACKNOWLEDGE != 3): COMMAND = 0: 3

DATAFLOAT(18) = dy; DATAFLOAT(22) = dz; DATAFLOAT(26) = theta; DATAFLOAT(30) = phi; DATAFLOAT(34) = omega; -->Listing 25: PC Routine to Set Parameters for an Object Load void set_parameters(sx, sy, sz, dx, dy, dz, theta, phi, omega)

¥/

¥/

¥/

¥/

double sx, sy, sz, dx, dy, dz, theta, phi, omega; /* wait for C30 to be free

data->sz = 5Z; data->dz = dz; data->theta = theta; data->phi = phi; data->omega = omega;

-->Listing 26: PC Routine to Target Parent of Current Target Object

/* wait for C30 to be free /* command to target parent object /* wait for C30 to acknowlege request*/ /* withdraw request

A DSP-Based Three-Dimensional Graphics System

-->Listing 27: PC Routine to Target a Child of Current Target Object

```
void target_child(x)
int x;
{
       while(ACKNOWLEDGE != 0);
                                      /* wait for C30 to be free
                                                                         */
       DATASHORT(2) = x_{3}
                                      /* target 1st daughter object
                                                                         */
       COMMAND = 2;
                                      /* command to target daughter object */
       while(ACKNOWLEDGE != 2);
                                      /* wait for C30 to acknowlege request#/
       COMMAND = 0;
                                      /* withdraw request
                                                                          ¥/
}
```

#### ***************

-->Listing 28: PC Routine to Redraw Screen

void draw_object()

{

}

while(ACKNOWLEDGE	!= 0);	/* wait for C30 to be free	ŧ/
Command = 7;		/# command to compute screen co-ords	ŧ/
while(ACKNOWLEDGE	!= 7);	/* wait for C30 to acknowlege request	€/
COMMAND = 0;		/* withdraw request	ŧ/
while(ACKNOWLEDGE	!= 0);	/# wait for C30 to be free	<b>*</b> /
command = 6;		/# command to draw screen	ŧ/
while(ACKNOWLEDGE	!= 6);	/* wait for C30 to acknowlege request	¥/
Command = 0:		/* withdraw request	ŧ/

-->Listing 29: PC Routine to Load the Primitives of a Wireframe Cube

void cube(c)	
long c;	
(	
data->ptnum = 8; /* number of points (cube verteces)	¥/
data->dtnum = 0; /* no dots	ŧ/
data->1nnum = 12; /# twelve lines (cube edges)	¥/
data->pgnum ≈ 0; /# no filled polygons	<b>*</b> /
/*X COORDINATEY COORDINATE	*/
DATAFLOAT(46) = 1; DATAFLOAT(50) = 1; DATAFLOAT(54) = 1;	
DATAFLOAT(58) = 1; DATAFLOAT(62) = -1; DATAFLOAT(66) = 1;	
DATAFLOAT(70) = 1; DATAFLOAT(74) = $-1$ ; DATAFLOAT(78) = $-1$ ;	
DATAFLOAT(82) = 1; DATAFLOAT(86) = 1; DATAFLOAT(90) = -1;	
DATAFLOAT(94) = $-1$ ; DATAFLOAT(98) = 1; DATAFLOAT(102) = 1;	
DATAFLOAT(106) = $-1$ ; DATAFLOAT(110) = $-1$ ; DATAFLOAT(114) = 1;	
DATAFLOAT(118) = -1; DATAFLOAT(122) = -1; DATAFLOAT(126) = -1;	
DATAFLOAT(130) = -1; DATAFLOAT(134) = 1; DATAFLOAT(138) = -1;	
COMMAND = 1; /* command to load object	<b>*</b> /
while (ACKNOWLEDGE != 1); /# wait for C30 to acknowledge reque	st#/
COMMAND = 0; /# withdraw request	+/
while (ACKNOWLEDGE != 127); /# wait for C30 request lines	<b>#/</b>
COMMAND = 127; /# command to load lines	ŧ/
/* LINE COLOR START POINT ENDPOINT	ŧ/
DATASHORT(2) = c; DATASHORT(4) = 0; DATASHORT(6) = 1;	
DATASHORT(8) = c; DATASHORT(10) = 1; DATASHORT(12) = 2;	
DATASHORT(14) = c; DATASHORT(16) = 2; DATASHORT(18) = 3;	
DATASHORT(20) = c; DATASHORT(22) = 3; DATASHORT(24) = 0;	
DATASHORT(26) = c; DATASHORT(28) = 4; DATASHORT(30) = 5;	
DATASHORT(32) = c; DATASHORT(34) = 5; DATASHORT(36) = 6;	
DATASHORT(38) = c; DATASHORT(40) = 6; DATASHORT(42) = 7;	
DATASHORT(44) = c; DATASHORT(46) = 7; DATASHORT(48) = 4;	
DATASHORT(50) = c; DATASHORT(52) = 0; DATASHORT(54) = 4;	
DATASHORT(56) = c; DATASHORT(58) = 1; DATASHORT(60) = 5;	
DATASHORT(62) = c; DATASHORT(64) = 2; DATASHORT(66) = 6;	
DATASHORT(68) = c; DATASHORT(70) = 3; DATASHORT(72) = 7;	
while (ACKNOWLEDGE != 1); /# wait for C30 to resume loading	ŧ/
COMMAND = 0; /# show no requests	<b>*</b> /
}	

464

#### 

**#/** 

+/

-->Listing 30: PC Main Routine to Draw a "Planetary System of" Cubes

#### main()

register int x; dual_port = (char #) 0xE0008000; /# location of dual port sram = (trans #) 0xE0008002; /# location of object data data CONTINUE = 0; set_parameters(.0001,.0001,.0001,0.,0.,0.,0.,0.,0.); cube(3); set_parameters(.4,.4,.4,0.,0.,8.,0.,0.,0.); cube(2): set_parameters(.2,.2,.2,0.,5.,0.,0.,0.,0.); cube(6); target_parent(); set_parameters(.2,.2,.2,0.,-5.,0.,0.,0.,0.); cube(4): target_parent(); target_parent(); set_parameters(.3,.3,.3,0.,0.,6.,0.,0.,0.); cube(5); target_parent(); set_parameters(.3,.3,.3,0.,6.,0.,0.,0.,0.); cube(1); target_parent(); set_parameters(.3,.3,.3,0.,0.,-6.,0.,0.,0.); cube(5); target_parent(); set_parameters(.3,.3,.3,0.,-6.,0.,0.,0.,0.); cube(1): target_parent(); for(x = 0; x < 1000; ++x) ŧ adjust_object(1.00926,1.00926,1.00926,0.,0.,0.,0.,0.,.2); target_child(1): adjust_object(1.,1.,1.,0.,0.,0.,0.,.2,0.); target_parent(); target_child(2); adjust_object(1.,1.,1.,0.,0.,0.,0.,.2,0.); target_parent(); target_child(3); adjust_object(1.,1.,1.,0.,0.,0.,0.,.2,0.); target_parent(); target_child(4); adjust_object(1.,1.,1.,0.,0.,0.,0.,.2,0.); target_parent(): target_child(0); adjust_object(1.,1.,1.,0.,0.,0.,0.,0.,-.4); target_child(0); adjust_object(1.,1.,1.,0.,0.,0.,.4,0.,0.); target_parent(): target_child(1);

adjust_object(1.,1.,1.,0.,0.,0.,.4,0.,0.); target_parent(): target_parent(); screen_object(); draw_screen(); 3 for(x =0; x < 1100; ++x) ł adjust_object(1.,1.,1.,0.,0.,0.,0.,.005,.2); target_child(1); adjust_object(1.,1.,1.,0.,0.,0.,0.,.25,0.); target_parent(); target_child(2); adjust_object(1.,1.,1.,0.,0.,0.,0.,.25,0.); target_parent(); target_child(3); adjust_object(1.,1.,1.,0.,0.,0.,0.,.25,0.); target_parent(); target_child(4); adjust_object(1.,1.,1.,0.,0.,0.,0.,.25,0.); target_parent(); target_child(0); adjust_object(1.,1.,1.,0.,0.,0.,0.,0.,-.4); target_child(0); adjust_object(1.,1.,1.,0.,0.,0.,.3,0.,0.); target_parent(); target_child(1); adjust_object(1.,1.,1.,0.,0.,0.,.3,0.,0.); target_parent(); target_parent(); screen_object(); draw_screen();

}


# Part VI. Tools

13. The TMS320C30 Applications Board Functional Description (Tony Coomes and Nat Seshan)



# The TMS320C30 Applications Board Functional Description

Tony Coomes—Software Development Systems Nat Seshan—Digital Signal Processor Products Semiconductor Group Texas Instruments



# Introduction

This report describes the architecture of the TMS320C30 Applications Board (APPB), which is part of the TMS320C30 XDS1000 Development System. The XDS1000 is an in-circuit emulation tool for TMS320C30 hardware/software system development. The APPB was designed with two goals: to provide a basic platform for software development and to provide a variety of interfaces to the TMS32C30. There are four key interfaces used on the APPB:

- 1) SRAM
- 2) EPROM
- 3) Dual-port SRAM
- 4) DRAM

The SRAM and EPROM interfaces on the APPB are quite simple; thus, this report focuses on the dual-port SRAM and the DRAM interfaces. Figure 1 shows a basic block diagram of the APPB.




Figure 1. TMS320C30 Applications Board (APPB) Block Diagram

The APPB features include the following:

- TMS320C30/host communications via a designated, relocatable 4K-byte dual-bus SRAM memory block.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 primary bus (STRB).
- 2K-words of one wait-state EPROM for interrupt and reset vectors on the TMS320C30 primary bus.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 expansion bus (MSTRB). The SRAM can be selected in either one of two 8K-word banks.

- I/O expansion bus.
- 512K-words of DRAM on the TMS320C30 primary bus.
- Emulation port.
- IBM PC, PC/XT, PC/AT support.

The remainder of this document describes each interface in more detail.


# Host/TMS320C30 Interface

The host/TMS320C30 interface is composed of two basic blocks, the dual-port SRAM and the control logic. The control logic consists of address decoding, a read/write control register, and a write-only mapping register. The control registers are mapped into the host I/O space as shown in Table 1. Figure 2 is a block diagram of the host interface.

Table 1. Host I/O Memory Locations for Control Registers

Host I/O Memory Locations	Contents
0330 - 0337	Semaphores (LSB is the only valid bit)
0338	Dual-port SRAM mapping register Q
0339	Control register R

Figure 2. Host Interface Block Diagram



One of the major problems in developing an application for a PC is finding a block of memory that does not conflict with other memory-mapped cards. To ease this problem, the dual port SRAM interface has been designed to be relocatable on 4K-byte boundries throughout the lower 1M-bytes of host memory space. A software example of how to map the dual-port SRAM into this space is given later in this report.

Writing a value to a hardware mapping register on the APPB relocates the dual-port SRAM. When a host memory access is generated, the value in the mapping register is compared to host address bits A12–A19. If they match, a dual-port SRAM access is allowed. To ensure PC and PC/XT compatibility, the dual-port SRAM can be located only in the lower 1M-bytes of host memory.

The APPB contains one general-purpose control register. This register is broken into two four-bit nibbles. The lower nibble can be read from and written to by the host and read by the TMS320C30. The upper nibble can be read from and written to by the TMS320C30 and read by the host. The lower nibble of the control register is cleared by any reset to or from the host PC. The upper nibble of the control register is cleared by any reset to the TMS320C30. The names of the APPB control register bits and host/TMS320C30 access capabilities are given in Table 2. Table 3 gives the control register bit definitions.

Bit	Bit Name		C30 Access
0	CINT	Write/Read	Read only
1	XINTCLR	Write/Read	Read only
2	DPSEL	Write/Read	Read only
3	SWRESET	Write/Read	Read only
4	XINT	Read only	Write/Read
5	CINTCLR	Read only	Write/Read
6	MBANK	Read only	Write/Read
7	MSWAP	Read only	Write/Read

Table 2. APPB General-Purpose Control Register Bits

#### Table 3. APPB General-Purpose Control Register Bit Definitions

Bit	Name	Function
0	CINT	Clears and disables interrupts from the TMS320C30 to the host (XINT). XINTCLR must be set to 1 before the TMS320C30 can generate an interrupt to the host. The host clears and reenables XINT by writing 0, then 1 to XINTCLR. On reset, XINTCLR is read as a 0.
1	XINTCLR	Interrupt (INT0) to the TMS320C30. The host may interrupt the TMS320C30 by setting this bit to 1. The TMS320C30 clears and re-enables the CINT by writing 0, then 1 to CINTCLR. The host cannot generate an interrupt to the TMS320C30 while CINTCLR = 0. On reset, CINT is read as a 0.
2	DPSEL	Dual-port SRAM select. When this bit is set to 1, the dual-port SRAM is memory-mapped in the 4K-byte space of the host PC specified by the 8-bit value in register Q. When DPSEL = 0, the dual-port SRAM will not be mapped in the host PC's address space. On reset, DPSEL is read as a 0.
3	SWRESET	TMS320C30 SWDS soft reset. SWRESET = 0 resets the TMS320C30 SWDS. SWRESET must be set to 1 to take the SWDS out of the reset state. On reset (power on), SWRESET is read as a 0.
4	XINT	Interrupt to the host PC. The TMS320C30 may interrupt the host by setting this bit to 1. The host clears and re-enables XINT by writing 0, then 1 to XINTCLR. The TMS320C30 cannot generate an interrupt to the host while XINTCLR = 0. On reset, XINT is read as a 0.
5	CINTCLR	Clears and disables interrupts from the the host to the TMS320C30 (CINT). CINTCLR must be set to 1 before the host can generate an interrupt to the TMS320C30. The TMS320C30 clears and re-enables CINT by writing 0, then 1 to CINTCLR. On reset, CINTCLR is read as a 0.
6	MBANK	Memory bank select. The 16K-word bank of memory on the TMS320C30 parallel I/O Bus (SRAM space 1) is mapped as two over- lapping banks of 8K-words each. MBANK = 0 selects the lower 8K-words, MBANK = 1 selects the upper 8K-words. On reset, MBANK is read as a 0.
7	MSWAP	Memory Swap. The MSWAP bit is used to swap the address map for EPROM and SRAM space 0. MSWAP = 0 maps the EPROM at 000000h-003FFFh and SRAM space 0 at F00000h-F03FFFh. MSWAP = 1 maps the EPROM at F00000h-F03FFFh and SRAM space 0 at 00000h-003FFFh. On reset, MSWAP is read as a 0.

The last portion of the control section contains the dual-port SRAM semaphore registers. Semaphore registers are used to coordinate communications between the host and the TMS320C30. Note that these semaphores do not provide hardware protection of the memory array. Instead, they provide a basic means (via software control) to ensure that data can be accessed from both sides of the dual-port SRAM without being corrupted. A software example that uses the sema-phores is presented later in this report.

#### SRAM and EPROM Interfaces

There are two SRAM interfaces on the APPB: one on the primary bus and one on the expansion bus. Both are implemented with eight 16K-bit × 4, 25-ns SRAMs that provide zero wait-state TMS320C30 operation at 32 MHz. The interfaces are quite simple and consist of a set of address buffers, termination resisters, and a PAL for address decode on the primary bus. Note that the TMS320C30 address lines are routed to various components scattered around the board and then to the primary bus expansion. To prevent line reflections on the SRAM addresses, buffers have been used to isolate the SRAM.

There are two special features on the APPB that apply to the SRAM:

- 1) You can swap the memory address ranges of the EPROM and the SRAM on the primary bus by setting or clearing the MSWAP bit previously described in Table 3.
- 2) There are two 8K-word pages of memory on the expansion bus.

By swapping the EPROM and SRAM, you can load in your own interrupt and reset vectors. Otherwise, you would have to remove the EPROMs and reprogram them with your own defined interrupt/reset vectors. The following code segment sets/clears the MSWAP bit.

```
#define EPROM
                         0
                                        /* select EPROM */
                                        /* select SRAM */
#define SRAM
                         1
sel mswap(mem type)
int mem type;
{
  char *cntlreg = (char *)0x00805FF7; /* pointer to control reg */
 if (mem_type)
                  *cntlreg |= 0x80;
                                        /* set MSWAP to 1 select SRAM */
                                       /* set MSWAP to 0 select EPROM */
                   *cntlreg &= 0x7F;
     else
ł
```

There are 16K-words of SRAM on the expansion bus; however, the TMS320C30 can directly access only 8K-words. Instead of wasting the unaddressable 8K-words, you can use a bank addressing bit (MBANK) in the APPB control register to select between the lower and upper 8K-word segments.

The following code segment selects the current bank of memory.

```
#define BANKO
                      0
                                    /* select lower 8K */
#define BANK1
                                    /* select upper8K */
                      1
sel mbank(bank)
int bank;
{
  char *cntlreg = (char *)0x00805FF7; /* pointer to control reg */
  if (bank)
               *cntlreg &= 0xBF;
                                 /* select bank 0 */
    else
}
```

The APPB supports 2K-words of one wait-state EPROM on the primary bus for a boot loader and operating system support. As stated earlier, this EPROM is remappable.

### DRAM Interface

The APPB provides a DRAM expansion module that is connected to the TMS320C30 primary bus. Historically, DRAM interfaces to DSP devices have not been popular because of interface

difficulty and limited processor address space. The TMS320C30 supplies solutions to both of those issues with its memory interface and 16M-words address space. Two areas of the TMS320C30 memory interface are most useful for DRAM design:

- Use of bank mode
- The ability to do continous reads while in a bank without deasserting the STRB signal

When you use these two features, it is quite simple to design a medium-speed interface to page-mode DRAMs.

The TMS320C30 DRAM module consists of four banks of memory, each bank 256K  $\times$  32 bits, that provide 1M-word (4M-bytes) of medium speed storage for the TMS320C30 (see Figure 3). The bank-switch function on the TMS320C30 provides fast page-mode access on back-to-back read cycles within a DRAM page. All address and control lines to the memory array are buffered and series-terminated for good signal quality. The memory array uses CAS-before-RAS refresh to reduce component count. There is no onboard refresh timer; instead, SDACK0 from the host PC provides a refresh request every 12–16  $\mu$ s. The DRAM access/cycle times are summarized in Table 4.




Figure 3. TMS320C30 Bank Addressing

In Table 4, these definitions are assumed:

Access Time - Number of clocks from  $\overline{\text{STRB}}$  active to data clocked into the TMS320C30.

Cycle time – Number of clocks between two back-to-back cycles (includes DRAM RAS precharge on non-page-mode cycles).

Mode	Access Time (clks)	Cycle Time (clks)
Read	3	5
Read (page mode)	3/2†	2
Write	3	4

 Table 4. TMS320C30 DRAM Access and Cycle Times

[†] First page-mode access takes 3 clocks; the following accesses take 2 clocks each.

The four banks of DRAM are mapped into the TMS320C30 memory space at the address locations shown in Table 5.

Table 5. DRAM Bank Memory Locations in the TMS320C30 Memory Space

DRAM Memory Bank No.	TMS320C30 Memory Location
0 ( <u>RAS</u> 0, <u>CAS</u> 0)	400000H–43FFFFH
1 ( <u>RAS</u> 1, <u>CAS</u> 1)	440000H–47FFFFH
2 ( <u>RAS</u> 2, <u>CAS</u> 2)	480000H–4BFFFFH
3 (RAS3,CAS3)	4C0000H–4FFFFFFH

Memory decode for the DRAM module is performed in two steps:

- 1) The APPB main card provides a memory select to decode the board range of 400000H-4FFFFFh.
- 2) Bank decode is then provided on the DRAM module through TMS320C30 address bits A18 and A19.

The DRAM controller consists of a pair of registered PALs, several SSI gates, and a delay line (used to time DRAM row/column address multiplexing). DRAM timing is generated from PAL UE5 (see schematics in Appendix C), while address decoding and special refresh control are provided by PAL UD5. Both PALs are clocked off of a delayed H1 clock. The DRAM controller looks for every opportunity to generate page-mode cycles to the DRAM. The TMS320C30 leaves STRB low for back-to-back reads; the DRAM controller looks for this condition and cycles CAS while holding RAS low (i.e., DRAM page-mode access). When STRB goes high, the DRAM controller will take both RAS and CAS high to prepare for a new access. For proper operation, the TMS320C30 primary bus control register (refer to the Primary Bus Control Register subsection in the *Third-Generation TMS320 User's Guide*) must be set to operate off of the external ready signal and use a maximum bank size of 512 words (refer to the the Programmable Bank Switching subsection of the *Third-Generation TMS320 User's Guide*).

Figures 4 through 6 show the timing for the various DRAM cycles.







Figure 4. Page-Mode Read-Cycle Timing Diagram





### **Expansion Interface**

The APPB's two expansion connectors contain the signals from the TMS320C30 expansion port, serial ports, flag pins, etc. Each 50-pin connector (P3 and P4 of Figure 7) is composed of a dual row of 25 pins located on 0.1-inch centers. These expansion connectors provide easy connection to other hardware via standard 50-wire flat ribbon cable. Figure 6 shows the orientation of the connectors. See schematic sheet 7 of Appendix C for pinout details.



#### Figure 7. TMS320C30 Applications Board

#### Dual-Port SRAM Interface

All communications between the TMS320C30 and the host occur through the dual-port SRAM. which is 4K-bytes deep, with 8 dedicated semaphore registers. On the host side, the dual-port memory array is memory-mapped, while the semaphores are I/O-mapped. On the TMS320C30 side, the dual-port SRAM is located on the expansion bus with the memory array mapped from 0x00804000-0x00804FFF and the semaphores mapped from 0x00805FF8–0x00805FFF. The host can directly access the dual-port SRAM without having to compensate for byte-wide access limitations. However, as the TMS320C30 can do only 32-bit accesses, the upper 24 bits of a data word are undefined. The TMS320C30 must therefore format data written to and read from the dual-port SRAM. A software example is given later in this report.

While dual-port SRAMs provide an excellent means for multiprocessor communications, a certain amount of software overhead is required to coordinate data flow. As might be expected, there are numerous methods for coordinating data flow. This application report presents a set of primitives that have been developed to form a basic communications protocol. The primitives are written entirely in C and have been tested on the XDS1000 with the simple test routine provided. Remember that there are numerous ways to do a communications protocol. The method shown in this report is not the best for all applications; it is simply a method that makes good use of the capability of the dual-port SRAM.

The following are basic ideas of the communications protocol developed for this applications report.

 The dual-port memory is broken into eight equal segments. The first segment is used only for control structures and command passing. The remaining seven segments are used entirely for data passing. Segment size is set to 512 bytes. The number and size of segments can be changed at compile time if desired.

- 2) Each of the seven data segments is totally independent from any other data segment. However, only one processor can own a particular segment at any given time. The TMS320C30 and host can simultanously access the dual-port SRAM as long as both are not trying to access the same segment.
- 3) The host is the master; the TMS320C30 is the slave. The TMS320C20 polls the dual-port control segment to determine if the host has deposited a command. If a command is present, the TMS320C30 executes the command and then returns to polling.
- 4) Only the first semaphore register is used in the dual-port. Each processor uses this semaphore to gain access to the control segment. Access to the seven data memory segments are coordinated via the control structures, not the semaphores.
- 5) There are seven control structures in the control segment, one for each data segment. Each control structure consists of 22 bytes and are defined as follows:

Byte	Name	Definition
0	pflag	Buffer present (i.e., being used)
1	command	Command to execute
2	buf_stat	Status of the data buffer
3	nc	Reserved
47	count	Number of 32-bit words to transfer
8–11	addr	TMS320C30 to read/write data
12–21	message	Ten bytes reserved for message passing

Appendix A contains routines for the communication primitives used by the host and the TMS320C30. Appendix A1 contains routines for the PC side, Appendix A2 routines for the TMS320C30 side. Note that the routines on both sides have the same names and perform essentially the same function. Appendix A3 contains a memory map and description (TMS320C30 view). After the code has been compiled, use the following sequence to execute the test program:

1) Reset the XDS/1000:

xreset	[RETURN]
c30reset	[RETURN]

2) Get into the emulator and load the TMS320C30 dual-port code.

emu30 xr lo xd [esc] q 'yes'	'file name'	load emulator reset the c30 load the object file execute disconnect escape to main menu guit emulator
q 'yes'		quit emulator

At this point, your dual bus code should be executing and waiting for a host input.

3) Execute host dual-port code.

'file name'

The host code will then print the numbers 0 through 25 to the screen.

# Conclusion

This report has provided basic functional details of the TMS320C30 APPB. Because of their complexity, the DRAM and dual-port SRAM interfaces have been discussed. The features of the TMS320C30 allow it to encompass a wide range of interfaces. The TMS320C30 bank-switch mode and continuous strobe signal on back-to-back read cycles overcome traditional DSP/DRAM problems of interface difficulty and limited processor address space. A set of communications primitives routines to use with dual-port SRAM have been provided in Appendix A. These routines are written in C for ease of understanding and modification to meet individual needs.

# Appendix A

TMS320C30 Application Board Routines, Memory Map and Description

- A1 TMS320C30 Application Board Routines PC Side
- A2 TMS320C30 Application Board Routines TMS320C30 Side
- A3 Memory Map and Description (TMS320C30 View)

***	*****************	***********	**/	#define	DPRAM_SIZE	0×1000
/¥			¥/	#define	DPRAM_BLKS	7
<b>*</b>	APPENDIX A1		*/	#define	DPRAM_BLK_SIZ	512
*			¥/	#define	NUM_SEMS	8
/ <b>*</b>	TMS320C30 APPLICATION BOARD	ROUTINES - PC SIDE	*/	#define	MAX_SEM_TIME	10000
*			<b>*</b> /			
/¥	Texas Instruments Inc.		*/	#define	BUF_EMPTY	0
*	10/25/89		¥/	#define	BUF_FULL	1
*			*/			
¥	Functions:		¥/	#define	NOP	0x00
ŧ			<b>*</b> /	#define	HOST_MEM_WR	0x80
/ <b>#</b>	int APPB_reset()	Reset APPB	¥/	#define	HOST_MEM_RD	0x81
*	int APPB_dpinit()	Intialize APPB.	*/			
ł.	int APPB_getsem()	Get access to semaphore bit N	¥/	typedef	unsigned char	
*	int APPB_relsem()	Release access to semaphore bit N	<b>*</b> /	typedef	unsigned short	
<b>/</b> ¥	int APPB_getct1b1k()	Get a control block in DPRAM	ŧ/	typedef	unsigned long	ULUNG;
(*	int APPB_relctlblk()	Release control block in DPRAM	*/	A		
*	int APPB_getmemblk()	Get a block of memory from DPRAM	¥/	typedef	struct {	
۲	int APPB_putmemblk()	Put a block of memory to DPRAM	*/		•	0
*			¥/			flag;
<b>*</b>		Microsoft C compiler version 5.1 using the	*/			o <b>n</b> mand; uf_stat:
/*	large model. If small model	is used, then pointers used to access the	¥/			07_5141; C:
*	dual port SRAM would have t	o be declared and used as 'far' pointers	¥/			c; ount:
ł	(1.e. 32-bit pointer). Unde	r the large model, all pointers are	¥/			ddr:
*	defaulted to 32 bits.		*/			essage[10]
*			ŧ/		DPCNTL:	essagerioi
(x x x	*************************					

/*						
/*	Constant	definitions	for	the	THS320C30	Applicatio
/ <b>*</b>						
/**	********	**********	****	****	*********	********
	fine	outport		out	β	
#de	fine	inport		inp		
#de	fine	SEM_BASE		0×0	330	
#de	fine	MAP_REG		0x0	338	
#de	fine	CTL_REG		0×0	339	
#de	fine	CINT		Ûx0	1	
#de	fine	XINTCLR_		0x0	2	
#de	fine	DPSEL		0x0	4	
#de	fine	SWRESET_		0x0	в	
#de	fine	XINT		0x1	0	
#de	fine	CINTCLR_		0x2	0	
#de	fine	MBANK		0x4	0	
#de	fine	MSWAP		0x8	0	
#de	fine	DPRAMLCTL		0xC	9000000	
#de	fine	DPRAM_SEG		0xC	9	
#de	fine	DPRAM_MEMB	ASE	0xC	9000200	

/*			ŧ/
/*	Tes	st program.	*/
/*			*/
/*	Sec	luence:	*/
/¥			¥/
/¥	1)	Write a block of memory to the dual port.	*/
/¥	2)	Read back the block of data from the dual port.	*/
/*			*/

main()

UINT semnum(DPRAM_BLKS); int i; ULONG memarray(251,mem2array(251;

APPB_dpint();

for(i=0:i(25:i++) (memarray[i] = (ULONG)i; mem2array[i] = OUL;)

if(APPB_putmemblk(25UL,memarray,0x00809900))
 printf("failed memory write\n");

if(AFFB_getmemb)k(25UL,0x00809900,mem2array))
printf("failed memory read\n");

for(i=0;i(25;i++) printf("value read %d\n",mem2array[i]);

exit(0);

)

/* ¥/ /* APPB_reset(),PC side ¥/ /* ŧ/ /**±** Reset APPB. × /* /¥ Sequence: /¥ /+ 1) Clear control register. /* 2) Set SWRESET_ to 1. *, /¥ ¥/ int APPB_reset() { outport(CTL_REG,0); outport(CTL_REG,SWRESET_); return(0); } /# ¥/ APPB_dpint(), PC side /* ¥/ /***** ¥/ /# Sequence: ¥/ /¥ 1) Set DPRAM semaphores to 1 (free). /* /* 2) Set DPRAM mapping register. ŧ, 3) Set DPRAM global enable bit to 1. /* ¥/ ¥/ /+ int APPB_dpint() { int i: UINT semaddr = SEM_BASE: UCHAR #dpram = (UCHAR *)DPRAM_CTL;

> for(i=0;i(8;i++) ____outport(semaddr++,1); outport(MAP_REG,DPRAM_SEG); outport(CTL_REG,DPSEL : SWRESET_); return(0);

***/	/*************************************
*	/*
*	APPB.getsem(), PC side */
*	/+
*	Attempts to gain access of semaphore 'semnum'.
*	Return a 0 if successful, a -1 if failed.
*	/*
*	/* Sequence +/
*	/*
*	1) Write 0 to semaphore.
*	2) Decrement timoute, check for timeout = 0, or semaphore = 0. $*/$
*	3) Return pass/fail. +/
*/	/*
Ŧ.	/ <u></u>

int APPB_getsem(semnum) UINT semnum;

~

UINT semaddr = SEM_BASE + semnum; UINT timeout = MAX_SEM_TINE;

outport(semaddr,0); while( --timeout && (inport(semaddr) & 1));

if(timeout) return(0); ēlse return(-1);

¥ 7 * * * * * * * ¥ > * APPB.relsee(), PC side
APPB.relsee(), PC side
Release semanbure at 'seminar'.
Return a 0 if successful, a -1 if failed.
Requence
Sequence
1) Mrite 1 to semaphore.
2) Becrement timeout, check for timeout = 0, or semaphore = 1.
3) Return pass/fail.

int APPB_relsem(semnum) UINT semnum;

.

UINT semaddr = SEM_BASE + semnum; UINT timeout = MAX_SEM_TIME;

outport(semaddr,1); while( --timeout && !(inport(semaddr) & 1));

if(timeout) return(0);
else return(-1);

/**	****	{ <del>****</del> ********************************	**********
/¥			*/
/*	APF	PB_getct1b1k(), PC side	¥/
/*		-	¥/
/ <b>*</b>	Fir	nd unused block of memory in the dual port.	*/
/*	Ret	turn a O if successful, a -1 if failed.	¥/
/ŧ			*/
/*	Sec	quence	¥/
/¥			*/
/ <b>+</b>	Ĩ)	Search control structures for free block of memory.	¥/
/¥	2)	If block free, set semnum to block index, return O.	¥/
/¥	3)	Else, return -1 (failed to find block).	*/
/*			*/
/**	****	***************************************	***********

int APPB_getct1b1k(semnum)

UINT *semnum;

{,
 int i;

DPCNTL *doct1 = (DPCNTL *)DPRAM_CTL;

if(APPB_getsem(0)) return(-1);

for(1=0;iCDPRAM_BLKS;1++)
if(!dpctl(1),pflag)
{
 dpctl(1),pflag = 1;
 dpctl(1).comeand = NOP;
 dpctl(1).touf_stat = BUF_EMPTY;
 *sennum = 1;
 if(APPB_relsen(0)) return(-1);
 else return(0);

APPB_relsem(0); return(-1);

3

2

/**	***************************************	********/
/¥		¥/
/*	APPB_relctlblk(), PC side	*/
/ŧ		¥/
/∗	Release block of memory in the dual port.	¥/
/*	Return a O if successful, a -1 if failed.	ŧ/
/¥		*/
/¥	Sequence	¥/
/¥		¥/
/¥	<ol> <li>Null out the control structure.</li> </ol>	¥/
/*	2) Return.	*/
/* [`]		¥/
/**	***************************************	*******/
int	APPB_relctlblk(semnum)	
	UINT semnum;	
	{	
	int 1;	

DPCNTL *dpct1 = (DPCNTL *)DPRAM_CTL;

if(APPE_getsem(0)) return(-1); dpctlisemnuml.pflag = 0; dpctlisemnuml.command = NOP; dpctlisemnuml.command = NOP; dpctlisemnuml.comstart = BUF_EMPTY; if(APPB_relsem(0)) return(-1); else return(0);

/***	**************************************	<b>**</b> /				
/*		¥/				
/+	APPB_putmemblk(), PC side	¥/				
/¥		ŧ/				
/*	Write block of memory to the dual port.					
/#	Return a 0 if successful, a -1 if failed.	¥/				
/*	,	¥/				
/*	Sequence	¥/				
/¥		<b>*</b> /				
/*	<ol> <li>Find free block of dual port to write memory.</li> </ol>	ŧ/				
/ <b>*</b>	<ol><li>Write the memory.</li></ol>	<b>*</b> /				
/*	<ol><li>Write memory parameters to control block.</li></ol>	¥/				
/¥		<b>*</b> /				
/***	***************************************	**/				
int	APPB_putmemblk(cnt,src,dst)					
	ULONG cnt:					
	ULONG *src:					
	ULONG dst:					
	{					
	DPCNTL *doct1 = (DPCNTL *)DPRAM_CTL;					
	ULONG *dpram:					
	UINT applk:					
	int i:					
	if(APPB_getctlblk(&dpblk)) return(-1):					
	J . ,					
	dpram = (ULONG*)(DPRAM_MEMBASE + (dpb)k * DPRAM_BLK_SIZE));					
	· · · · ·					
	for(i=0;i(cnt;1++)					
	*dpram++ = *src++:					
	· ,					
	if(APPB_getsem(0)) return(-1);					
	- ,					
	dpctlEdpblkl.command = HOST_MEM_HR;					
	dpctl[dpblk].buf_stat = BUF_FULL;					
	dpctl[dpb1k].count = cnt;					
	dpctl[dpb]k].addr = dst;					
	if(APPB_reisem(0)) return(-1);					
1	· ·					

/***	***************************************	***/
/+		¥/
/∗	APPB_getmemblk(), PC side	*/
/*		¥/
/*	Read block of memory to the dual port.	*/
/ŧ	Return a O if successful, a -1 if failed.	¥/
/ŧ		¥/
/+	Sequence	ŧ/
/*		ŧ/
/ŧ	<ol> <li>Find free block of dual port for memory.</li> </ol>	¥/
/ŧ	<ol><li>Write memory parameters to control block.</li></ol>	¥/
/*	<ol> <li>Wait for TMS320C30 to put requested memory into the dual port.</li> </ol>	¥/
/ <b>ŧ</b>	<ol><li>Read data from the dual port.</li></ol>	*/
/*	<ol><li>Release block of dual port memory.</li></ol>	¥/
/*		*/
	***************************************	***/
int	APPB_getmemblk(cnt,src,dst)	
	ULONG cnt;	
	ULONG src;	
	ULONG *dst;	
	{	
	DPCNTL *doct1 = (DPCNTL *)DPRAM_CTL:	
	ULONG *dpram:	
	UINT dpb1k:	
	int i:	
	UINT timeout = MAX_SEM_TIME;	
	ont camedat - imaloulline;	
	if(APPB_getct1b1k(&dpb1k)) return(-1);	
	dpram = (ULONG*)(DPRAM_MEMBASE + (dpb)k * DPRAM_BLK_SIZE));	
	if(APPB_getsem(O)) return(-1);	
	dpcti[dpb1k].command = HOST_MEM_RD;	
	dpctl[dpblk].buf_stat = BUF_ENPTY;	
	dpctl[dpb]k].count = cnt;	
	dpctl[dpb]k].addr = src;	
	while(timeout)	
	{	
	if(!APPB_getsem(0) && (dpctl[dpb]k].buf_stat == BUF_FULL)) brea	k;
	if(APPB_relsem(0)) return(-1);	
	)	
	if(APPB_relsem(0) :: !timeout) return(-1);	
	for(i=0:i <cnt:1++)< td=""><td></td></cnt:1++)<>	
	*dst++ = *dpram++:	
	if(APPB_relctlblk(dpblk)) return(-1);	

}

	************************	***************************************		#define	NOP	0x00
/+			ŧ/	#define	HOST_MEM_MR	0x80
	APPENDIX A2		<b>*</b> /	#define	HOST_NEM_RD	0×81
/+			<b>*</b> /			
	TMS320C30 APPLICATION BOAR	10 ROUTINES - THS320C30 SIDE	*/	typedef	unsigned char	
/#			*/	typedef	unsigned shor	
	Texas Instruments Inc.		¥/	typedef	unsigned long	), ULONG
	10/20/89		*/ */	A		
/*			*/ */	typedef	struct {	
	Functions:				LICHAR	- 11
/#		T. 14-11 4000	*/ */		UCHAR	pflag;
/*	int APPB_dpinit()	Intialize APPB.	*/ */		UCHAR	command;
/*	int APPB_getsem()	Get access to semaphore bit N	-		UCHAR	buf_stat
/#:	int APPB_relsem()	Release access to semaphore bit N	*/		UCHAR	<pre>AC; count[4]</pre>
/*	int APPB_getctlblk()	Get a control block in DPRAM	*/		UCHAR	
/+	int APPB_relctibik()	Release control block in DPRAM	¥/		UCHAR	addr[4];
/*	int APPB_getmemblk()	Get a block of memory from DPRAM	¥/			messagel
/*	int APPB_putmemblk()	Put a block of memory to DPRAM	<b>*</b> /		) DPONTL;	
/*	int APPB_getlong()	Read a long int from the DPRAM	*/·	A		
/+	int APPB_getcommand()	<ul> <li>Read a command and parameters from DPRAM</li> </ul>		typedef	struct	
/*			¥/		{	
		TMS320C30 C compiler version 2.1, using th			UCHAR	mbik;
	small model.		€/		UCHAR	acad;
/¥			¥/		ULONG	scat;
					ULONG	maddr:
		***************************************			) MPARMS;	
/#### /* /* /*	Constant definitions for	the TMS320C30 Applications Board.	****/ */ */			,
/#### /* /* /* /*	Constant definitions for	the TMS320C30 Applications Board.	****/ */ */			,
/#### /# /# /# /#### #defi	Constant definitions for	• the TMS320C30 Applications Board.	****/ */ */			
/#### /* /* /* /*	Constant definitions for	the TMS320C30 Applications Board.	****/ */ */			,
/#### /# /# /#### #defi #defi	Constant definitions for ne SEM_BASE ne CTL_REG	the TMS320C30 Applications Board. 0x00605FF8 0x00805FF7	****/ */ */			,
/#### /# /# /# #defi #defi #defi	Constant definitions for 	the TMS320C30 Applications Board. 0x00805FF8 0x00805FF7 0x01	****/ */ */			
/**** /* /* /* /* #defi #defi #defi	Constant definitions for ne SEMLBAGE ne CTL_REG ne CINT ne XINTCLR_	the TMS320C30 Applications Board. 0x00605FF8 0x00605FF7 0x01 0x02	****/ */ */			
/**** /* /* /* /* *defi *defi *defi #defi	Constant definitions for SECONSTRUCTIONS FOR NE SEMLEASE NE CTL_REG NE CINT NE LINTCLR_ NE UPSEL	the TMS320C30 Applications Board. 0x00605FF8 0x00605FF7 0x01 0x02 0x04	****/ */ */			
/**** /* /* /* /* *defi #defi #defi #defi #defi	Constant definitions for reservent definit definitions for reservent definitions for reservent defi	the TMS320C30 Applications Board. 0x00605FF8 0x00605FF7 0x01 0x02 0x04 0x04 0x04	****/ */ */			
/**** /* /* /* /* *defi #defi #defi #defi #defi #defi	Constant definitions for ne SEMLBAGE ne CTL_REG ne CINT ne INTCLR_ ne DPSEL ne SWEESET_ ne XINT	the TNS320C30 Applications Board. 0x000005FF8 0x00005FF7 0x01 0x02 0x04 0x08 0x00 0x04 0x08 0x10	****/ */ */			
/**** /* /* /* *defi *defi *defi *defi #defi #defi #defi	Constant definitions for sessessessessessessessessessessessesses	the TMS320C30 Applications Board. 0x00005FF8 0x00005FF7 0x01 0x02 0x04 0x08 0x04 0x08 0x10 0x20	****/ */ */ */			
/#### /# /# /# /## ## # # # # # # # # #	Constant definitions for reservent definitions for reservent definitions for reservent definitions for reservent definitions reservent definitations reservent definitions reservent definitions reser	the TMS320C30 Applications Board. 0x00605FF8 0x00605FF7 0x01 0x02 0x04 0x04 0x10 0x10 0x40	****/ */ */ */			
/**** /* /* /* *defi *defi *defi *defi #defi #defi #defi	Constant definitions for reservent definitions for reservent definitions for reservent definitions for reservent definitions reservent definitations reservent definitions reservent definitions reser	the TMS320C30 Applications Board. 0x00005FF8 0x00005FF7 0x01 0x02 0x04 0x08 0x04 0x08 0x10 0x20	****/ */ */ */			
/**** /* /* /* #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for reservent setting ne SEM_BASE ne CTL_REG ne CINT ne SINTCLR. ne DPSEL ne SINESET. ne SINES ne CINTCLR. ne MBAMK ne MBAMK ne MBAMP ne DPRAMLCTL	the TMS320C30 Applications Board. 0x00605FF8 0x00605FF7 0x01 0x02 0x04 0x10 0x10 0x10 0x40 0x40 0x40 0x80 0x006004000	****/ */ */ */			
/**** /* /* /* *defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for reservent setting ne SEM_BASE ne CTL_REG ne CINT ne SINTCLR. ne DPSEL ne SINESET. ne SINES ne CINTCLR. ne MBAMK ne MBAMK ne MBAMP ne DPRAMLCTL	the TMS320C30 Applications Board. 0x00005FF8 0x00005FF7 0x01 0x01 0x04 0x04 0x08 0x10 0x20 0x20 0x40 0x20 0x40 0x80	****/ */ */ */			
/#### /# /# /# #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for Example of the set	the TMS320C30 Applications Board.	****/ */ */ */			
/#### /# /# /# #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for Example of the set	• the TMS320C30 Applications Board. • the TMS320C30 Applications Board. • x00805FF8 • x00805FF7 • x01 • x02 • x04 • x08 • x08 • x04 • x08 • x08 • x04 • x08 • x08 • x04 • x08 • x08 • x008 • x008	****/ */ */ */			
/#### /# /# /# #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for THE SEM_BASE ne SEM_BASE ne CTL_REG ne CINT ne SINTCLR. ne DPSEL. ne SINESET. ne SINESET. ne MEANK ne MEANK ne MEANK ne DPRAM_CTL ne DPRAM_SIZE ne DPRAM_SIZE	the THS320C30 Applications Board.	****/ */ */ */			
/#### /# /# /# /# #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for sessessessessessessessessessessessesses	the THS320C30 Applications Board.	****/ */ */ */			
/**** /* /* /* /* *defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for RESEALBASE Ne SEM_BASE Ne CIL_NEG Ne CINT NE XINTCLR. NE SWRESEL NE XINT NE NEAWK NE NEAWK NE DPRAM_NEXE NE DPRAM_SIZE NE DPRAM_BLK_SIZE NE DPRAM_BLK_SIZE NE NEAWL SOLO	* the TMS320C30 Applications Board. ************************************	****/ */ */ */			
/**** /* /* /* /* *defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for e SELBASE ne SELBASE ne CTL_REG ne CINT ne LINTOLR_ ne DPSEL ne SWRESET_ ne SWRESET_ ne KINTO ne NEAWA ne DPRAM_DELSASE ne DPRAM_SIZE ne DPRAM_SIZE ne MAK_SEM_TIME	the TMS320C30 Applications Board.	****/ */ */ */			
/***** /* /* /* /* *defi #defi #defi #defi #defi #defi #defi #defi #defi #defi #defi	Constant definitions for reservent definitions	• the TMS320C30 Applications Board. • the TMS320C30 Applications Board. • cooleevSFF8 • cooleevSFF7 • cool • cool	****/ */ */ */			

Appendix A2. Routines-TMS320C30 Side TMS320C30 Applications Board

/+ +/ /# Test program, TMS320C30 side. ¥/ /# +/ ŧ/ /# Sequence: /+ ¥/ /ŧ 1) Initialize the the dual port SRAM. */ /# 2) Poll dual port for commands. +/ */ /# 3) Execute commands as encountered. /+ ŧ/ main() ť

int 1: MPARMS aparas;

APPB_dpint();

for(;;)

(

) ) }

APPB_getcommand(&mparms); switch(mparms.mcmd) ŧ

case NOP: break;

case HOST_MENLinR: APPB_getmemblk(moarms.mcnt.mparms.maddr.mparms.mblk); break;

case HOST_NEM_RD: APPB_putmemblk(mparms.mcnt,mparms.maddr,mparms.mblk);

break;

default: break;

/+ ŧ/ /+ APPB_dpint(), TMS320C30 side. **#**/ /# ¥/ /* Sequence: */ /+ ŧ/ /* 1) Set DRAM semaphores to 1 (free). */ /# 2) Clear entire dual port RAM. +/ /# #/ 

#### int APP8_dpint()

int i; UCHAR #semaddr = (UCHAR #)SEN_BASE; UCHAR #dpram = (UCHAR #)DPRAN_CTL;

for(i=0;i(8;i++) #semaddr++ = 1; for(i=0;i(DPRAM_SIZE;i++) +dpram++ = 0;

return(0);

{

/##	***************************************	***********
/¥		ŧ/
/*	APPB_getsem(), TMS320C30 side	*/
/+		¥/
/*	Attempts to gain access of semaphore 'semnum'	¥/
/#		¥/
/*	Sequence	*/
/ŧ		+/
/ŧ	1) Write O to semaphore.	¥/
/ <b>*</b>	<ol><li>Wait till read a 0.</li></ol>	¥/
/##	***************************************	**********

int APPB_getsem(semnum)

UINT semnum;

{

UCHAR *semaddr = (UCHAR *)(SEM_BASE + semnum);

#semaddr = 0; while(*semaddr & 1UL); return(0);

3

#### 

/+		¥/
/*	APPB_relsem(), TMS320C30 side	*/
/ <b>*</b>		*/
/*	Release semaphore at 'semnum'	*/
/ <b>*</b>		<b>*</b> /
/*	Sequence	*/
/¥		¥/
/*	1) Write 1 to semaphore.	*/
/*	<ol><li>Wait till read 1.</li></ol>	¥/
/**	***************************************	*********/

int APPB_relsem(semnum)

UINT semnum;

UCHAR *semaddr = (UCHAR *)(SEM_BASE + semnum);

*semaddr = 1; while(!(*semaddr & 10L)); return(0);

}

{

/**	***************************************	**********/						
/ <b>*</b>	<b>*</b>							
/¥	APPB_getct1b1k(), TMS320C30 side.							
/*	e							
/*								
/* Return a 0 if successful, a -1 if failed.								
/*	¥/							
/+	Sequence */							
/*		*/						
/*	<ol> <li>Search control structures for free block of memory.</li> </ol>	¥/						
/*	<ol><li>If block free, set semnum to block index, return 0.</li></ol>	*/						
/*	<ol> <li>Else, return -1 (failed to find block).</li> </ol>	¥/						
/*		*/						
	***************************************	*********/						
int	nt APPB_getctlblk(semnum)							
	UINT ★semnum;							
	(							
	int i;							
	DPCNTL *dpct1 = (DPCNTL *)DPRAM_CTL;							
APPB_getsem(0); forli=0;i(DPRAM_BLKS;i++)								
						if(!(dpct)[i].pf]ag & 1UL))		
	dpctl[i].pflag = 1;							
	dpctl[i].command = NOP;							
	dpct1[i].buf_stat = BUF_EMPTY:							

```
*semnum = i;
 APFB_relsem(0); return(0);
3
```

APPB_relsem(0); return(-1);

}

```
/*
                                            ŧ/
/*
  APPB_relct1b1k(), TMS320C30 side.
                                            ¥/
/*
                                            ŧ/
/#
  Release block of memory in the dual port.
                                            ¥/
  Return a 0 if successful, a -1 if failed.
/*
                                            ŧ/
                                            */
/¥
/*
   Sequence
                                            ŧ/
                                            */
/*
  1) Null out the control structure.
/*
                                            */
/*
                                            ¥/
  Return.
/¥
                                            */
```

int APPB_relct(b)k(semnum)

UINT semnum;

#### int i;

{

}

DPCNTL *dpct1 = (DPCNTL *)DPRAM_CTL;

APPB_getsem(0);

dpctl[semnuml.pflag = 0; dpctl[semnum].command = NOP; dpct1[semnum].buf_stat = BUF_EMPTY; APPB_relsem(0); return(0);

/##	***************************************	****************
/ <b>*</b>		*/
/*	APPB_putmemblk(), TMS320C30 side.	<b>*</b> /
/*		¥/
/ <b>*</b>	Move block of data to dual port.	¥/
/#		*/
/ <b>*</b>	Sequence	¥/
/ŧ		¥/
/*	<ol> <li>Move data to the dual port.</li> </ol>	*/
/*	<ol><li>Set dual port buffer status to BUF_FULL.</li></ol>	*/
/*		¥/
/**	***************************************	**************
int	APPB_putmemblk(cnt,src,dpblk)	
	ULONG cnt;	
	ULONG *src;	
	UINT dpb1k;	
	(	
	DOCHTI X4-241 - /DOCHTI X1DODAM CTI .	

DPCNTL *dpctl = (DPCNTL *)DPRAMLCTL; UCHAR *dpram; ULONG temp; int i,j;

dpram = (UCHAR *)(DPRAM_MEMBASE + (dpb1k * DPRAM_BLK_SIZE));

for(i=0;i<cnt;i++) { temp = *5rc++; for(j=0;j<32;j+=8) *dpram++ = temp >> j; }

APPB_getsem(0); dpctl[dpb1k].buf_stat = BUF_FULL; APPB_reisem(0); return(0);

}

/***	***************************************	****/
/ <b>e</b>		¥/
/ <b>#</b>	APPB_getmemblk(), TMS320C30 side.	¥/
/ <b>*</b>	• •	•/
/*	Move block of data from dual port.	*/
/*		+/
/*	Sequence	¥/
/*		· +/
/*	<ol> <li>Move data from the dual port.</li> </ol>	¥/
/+	2) Release block of dual port memory.	ŧ/
/ŧ		*/
/***	***************************************	****/
int	APPB_getmemblk(cnt,dst,dpblk)	
	ULONG cnt;	
	ULONG *dst;	
	UINT dpb1k;	
	(	
	DPCNTL *dpct1 = (DPCNTL *)DPRAM_CTL;	
	UCHAR *dpram;	
~	ULONG temp;	
	int i,j;	
	dpram = (UCHAR *)(DPRAM_MEMBASE + (dpb1k * DPRAM_BLK_SIZE));	
	for(i=0;i <cnt;i++)< td=""><td></td></cnt;i++)<>	
	(	
	temp = OUL;	
	for(j=0;j<32;j+=8)	
	<pre>#dst++ = temp;</pre>	
	}	
	APPB_relct1b1k(dpb1k); return(0);	
)	}	

/**************************************	*********/
/*	¥/
/* APPB_getlong(), TMS320C30 side.	<b>*</b> /
/*	ŧ/
/∗ Get a long word of data from the dual port.	¥/
/**************************************	*********/
int APPB_getlong(src,dst)	
ULONG #src:	
ULONG *dst;	
(	
int j;	
*dst = OUL;	

for(j=0;j<32;j+=8) *dst := ((*src++) & 0x000000ff) << j;</pre>

return(0);

}

```
/*
/*
   Sequence
/#
    1) Get access to dual port semaphore 0.
/*
/*
   2) If at end of control structures, reset current_blk.
/¥
   3) Search control structures for a command.
/* 4) If found, format parameters, return.
    5) Else, search to the end of list, return.
/*
/#
int APPB_detcommand(mparms)
      MPARMS *mparms;
   {
      DPCNTL *dpct1 = (DPCNTL *)DPRAM_CTL;
      static int current_blk = -1;
      APPB_getsem(0);
      if(current_blk >= DPRAM_BLKS) current_blk = -1;
      while(current_blk++ < DPRAM_BLKS)
      1
         if(dpct1[current_b]k].pflag & 1UL)
         {
             mparms->mcmd = dpctlicurrent_blkl.command & 0x000000ff;
             mparms->mblk = current_blk:
             APPB_getlong(&dpct)[current_b]kl.addr,&mparms->maddr);
```

/#

/*

/+

/#

¥/

*/

¥/

*/

¥/

¥/ ¥/

*/

¥/ *****/

¥/

*/

+/

```
APPB_getlong(&dpctl[current_blk].count,&mparms->mcnt);
```

APPB_relsem(0); return(0);

> 3

}

APPB_getcommand(), TMS320C30 side.

Search the dual port control structures for commands.

APPB_relsem(0); mparms->mcmd = NOP; return(0);

# APPENDIX A3. Memory Map and Description (TMS320C30 View)

Listed below is a summary of the APPB memory map.

000000 -	003FFF	EPROM (Boot EPROM/remappable)
004000 -	<b>3FFFFF</b>	Unused
400000	4FFFFF	DRAM space
400000 -	43FFFF	256K-word DRAM minimum configuration
440000	47FFFF	256K-word DRAM minimum configuration
480000	4BFFFF	256K-word DRAM option bank 2
4C0000	4FFFFF	256K-word DRAM option bank 3
500000 -	7FFFFF	Unused
800000	801FFF	SRAM space 1 (16K-byte zero wait-state SRAM)
802000 -	805FFF	Reserved by TI
804000	805FFF	I/O Devices
804000	804FFF	4K-byte dual-port SRAM
805000	805FF6	I/O Expansion Bus
805FF7		Control Register R
805FF8	805FFF	dual-port RAM Semaphores (D0 only)
806000	807FFF	Reserved by TI
808000	8097FF	Memory mapped Peripherals
809800 -	809BFF	RAM Block 0
809C00 -	809FFF	RAM Block 1
80A000 -	EFFFFF	Unused
F00000 –	F03FFF	SRAM space 0 (16K-byte zero wait-state SRAM,
		remappable)
F00800	FFFFFF	Unused

TMS320C30 Applications Board Functional Description

# Appendix B

Modules	
Appendix	Name
B1	Module U5 – TMS320C30 Software Development Board
B2	Module U6 – TMS320C30 Software Development Board
<b>B</b> 3	Module RAMDEC – TMS320C30 Software Development Board
B4	Module RDYEN – TMS320C30 Software Development Board
B5	Module RAMCONTROL - TMS320C30 SWDS DRAM Module
B6	Module RAMDEC – TMS320C30 SWDS DRAM Module

Module U5 title' DWG NAME DWG # COMPANY ENGR DATE	2554377	TMS320C30 SOFTWARE DEVELOPMENT BOARD NSTRUMENTS INCORPORATED HAN
XSUC8 devi	ce 'P2018';	
SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 NSMEMW GND NSMEMW GND NSMEMR NSIOW NSGBA NPQ XAEN NRG NQG NDPSEML NDPCEL SGAB NSIOR VCC	Pin 1; Pin 2; Pin 3; Pin 4; Pin 5; Pin 6; Pin 7; Pin 8; Pin 9; Pin 10; Pin 11; Pin 12; Pin 13; Pin 14; Pin 15; Pin 16; Pin 16; Pin 17; Pin 18; Pin 19; Pin 20; Pin 21; Pin 22; Pin 23; Pin 24;	"PC XT ADDRESS LINES – INPUTS "PC XT MEMORY WRITE STROBE "PC XT MEMORY READ STROBE – INPUT "PC XT IO WRITE STROBE – INPUT "PC XT IO WRITE STROBE – INPUT "SDB READ STROBE – OUTPUT "DUAL-PORT ADDRESS RANGE STROBE – INPUT "PC XT BUS TRANSACTION DISABLE – INPUT "SDB CONTROL REGISTER R ENABLE – OUTPUT "SDB DUAL-PORT ADDRESS LATCH ENABLE – OUTPUT "DUAL-PORT SRAM CHIP ENABLE – OUTPUT "HOST DATA BUS INPUT ENABLE – OUTPUT
SA = [SA9, S	SA8, SA7, S	A6, SA5, SA4, SA3, SA2, SA1 ,SA0];

X = .X.;

equations

!NQG	=	$!XAEN \& (SA == ^h338);$
!NRG	=	!XAEN & (SA == ^h339);
INDPSEML	=	!XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3
		& INSIOW
		# !XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3
		& !NSIOR;

TMS320C30 Applications Board Functional Description

= !XAEN & !NPQ;
= !NSIOW & !XAEN
# !NSMEMW & !XAEN ;
= !XAEN & !NSIOR & (SA == ^h339)
# !XAEN & !NSIOR & SA9 & SA8 & !SA7 & !SA6 & SA5
& SA4 & !SA3
# !XAEN & !NSMEMR & !NPQ;

end U5

## Appendix B2. Module U6

Module U6 title' DWG NAME DWG # COMPANY ENGR DATE	TMS320C30 SOFTWARE DEVELOPMENT BOARD 2554377 TEXAS INSTRUMENTS INCORPORATED NAT SESHAN 10/01/88'
XSUF10	Device 'P20L8';
CIOA0 CIOA1 CIOA2 CIOA3 CIOA4 CIOA5 CIOA6 CIOA7 CIOA8 CIOA9 CIOA10 GND CIOA11 CIOA12 TIOW NSRANGE CIORNW NFR NFG NDPMEMGR NDPSEMGR TIOR NCIOSTRB VCC	Pin 1;         Pin 2;         Pin 3;         Pin 4;         Pin 5;         Pin 6;         Pin 7;         Pin 8;         Pin 9;         Pin 10;         Pin 11;         Pin 12;         Pin 13;         Pin 14;         Pin 15;         Pin 16;         Pin 17;         Pin 18;         Pin 19;         Pin 20;         Pin 21;         Pin 22;         Pin 23;         Pin 24; $X = .X.;$
	C = .C.; CIOA = [CIOA12,CIOA11,CIOA10,CIOA9,CIOA8, CIOA7,CIOA6,CIOA5,CIOA4,CIOA3,CIOA2,CIOA1,CIOA0];
equations	
	<pre>!NSRANGE = !NCIOSTRB &amp; !CIOA12 # !NCIOSTRB &amp; (CIOA &gt;= ^h1FF7); !NDPMEMGR = !NCIOSTRB &amp; !CIOA12; !NDPSEMGR = !NCIOSTRB &amp; (CIOA &gt;= ^h1FF8);</pre>

TMS320C30 Applications Board Functional Description

!NFG	= !NCIOSTRB & !CIORNW & (CIOA == ^h1FF7);
!NFR	= !NCIOSTRB & CIORNW & (CIOA == ^h1FF7);
!TIOR	= NCIOSTRB
	# (CIOA >= ^h1FF7)
	# !CIOA12
	# !CIORNW;
!TIOW	= NCIOSTRB
	# (CIOA >= ^h1FF7)
	# !CIOA12
	# CIORNW;

test_vectors

([CIOA, NCIOSTRB, CIORNW] -> [TIOR, TIOW, NSRANGE, NFG, NFR, NDPMEMGR, NDPSEMGR]);

#### READ OR WRITE TO A SEMAPHORE

 $[^{h}1FF8, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FF9, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFA, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFB, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFC, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFD, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFE, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0]; \\ [^{h}1FFF, 0, X] \rightarrow [0, 0, 0]; \\ [^{h}1FFFF,$ 

WRITE TO F REGISTER

[^h1FF7, 0, 0] -> [0, 0, 0, 0, 1, 1, 1];

READ FROM F REGISTER

[^h1FF7, 0, 1] -> [0, 0, 0, 1, 0, 1, 1];

NCIOSTRB DISABLED

 $[X, 1, X] \rightarrow [0, 0, 1, 1, 1, 1, 1];$ 

EXTERNAL READS

```
 [^{b}100000001010, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{b}1000000001011, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{b}1000000001100, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{b}1000000001101, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{b}1000000001110, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{b}1000000001111, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{h}1FF0, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{h}1FF1, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{h}1FF2, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{h}1FF3, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1]; \\ [^{h}1FF4, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF5, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1, 1]; \\ [^{h}1FF6, 0, 1] \rightarrow [1, 0, 1, 1]; \\ [^{h}1F6, 0, 1] \rightarrow [1, 0, 1]; \\ [^{h}1F6, 0] \rightarrow [1, 0, 1] + [1, 0]; \\ [^{h}1F6, 0] = [1, 0]; \\ [^{h}1F6, 0]; \\ [^{h}1F6, 0] = [1, 0]; \\ [^{h}1F6, 0]; \\ [^{
```

#### EXTERNAL IO WRITES

```
[^b10000000000, 0, 0] -> [0, 1, 1, 1, 1, 1];
[^{b100000000001}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^b100000000010, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{b}100000000011, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b1000000000100}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b100000000101}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b100000000110}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b100000000111}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b100000001000, 0, 0}] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b100000001001}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^{b100000001010}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^b100000001011, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{b100000001100}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^b100000001101, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^b100000001110, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{b100000001111}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^h1FF0, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{h}1FF1, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^h1FF2, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{h1FF3}, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
[^h1FF4, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^h1FF5, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{h}1FF6, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1];
test vectors
```

([CIOA12, NCIOSTRB, CIORNW] -> [TIOR, TIOW, NSRANGE, NFG, NFR, NDPSEMGR, NDPMEMGR]); DUAL-PORT SRAM READ OR WRITE

 $[0, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0];$ 

end U6

TMS320C30 Applications Board Functional Description

## Appendix B3. Module RAMDEC

module RAM title' DWG NAME DWG # COMPANY ENGR DATE	2554377	TMS320C30 SOFTWARE DEVELOPMENT BOARD NSTRUMENTS INCORPORATED DOMES
XSUB4	device	'P16L8';
a12 a13 a14 a15 a16 a17 a18 a19 a20 a21 a22 a23 m_swap vss	Pin 1; Pin 2; Pin 3; Pin 4; Pin 5; Pin 6; Pin 7; Pin 8; Pin 9; Pin 11; Pin 13; Pin 14; Pin 15; Pin 10;	"c30 address inputs "sram/eprom swap bit
memen sram eprom busen vcc	Pin 18; Pin 17; Pin 16; Pin 12; Pin 20;	"dram expansion select " sram select "eprom select "eprom/dram data buffer select

madd = [a23,a22,a21,a20,a19,a18,a17,a16,a15,a14,a13,a12];

equations

"On reset the eprom and sram maps are swapped			
"		$m_swap = 0$	$m_{swap} = 1$
"sram		F00000-F03FFF	000000-003FFF
"eprom		000000-003FFF	F00000-F03FFF
sram	=		& (madd <= ^h003) & m_swap) & (madd <= ^hF03) & !m_swap));
eprom			& (madd <= ^h003) & !m_swap) (madd <= ^hF03) & m_swap));
memen	=	!((madd >= ^h400) d	& (madd <= ^h4FF));
busen	=	!(!eprom # !memen)	• •

TMS320C30 Applications Board Functional Description

test vectors ([madd, m_swap] -> [sram, eprom, memen, busen]) [^h000, 1 ] -> [ 0, 1, 1, 1]; [^h000, 0 ] -> [ 1, 0, 1, 0]; [^h004, 1 ] -> [ 1, 1, 1, 1]; [^hF00, 1 ]-> [1, 0, 1, 0];  $[^{h}F00, 0] \rightarrow [0, ]$ 1, 1, 1]; [^hFF0, 1 ]->[1, 1, 1, 1]; [^hF00, 1 ] -> [ 1, 0]; 0, 1, [^h400, 0 ] -> [ 1, 1, 0, 0 ]; [^h4CF, 1 ] -> [ 1, 1, 0, 0 ]; [^h800, 1 ] -> [ 1, 1, 1, 1];

end RAMDEC

## Appendix B4. Module RDYEN

module RDYEN title'			
	DWG NAME		TMS320C30 SOFTWARE DEVELOPMENT BOARD
	DWG #	2554377	
	COMPANY	TEXAS IN	STRUMENTS INCORPORATED
	ENGR	TONY CO	OMES
	DATE	10/01/88'	
	XSUC3	device	'P16R4';
	cik	Pin 1;	
	busen	Pin 2;	"eprom/dram data bus enable
	eprom	Pin 3;	"eprom select
	strb	Pin 4;	"c30 strobe
	rd_wr	Pin 5;	"c30 read/write
	bhiz	Pin 7;	"dram expansion bus hold
	oe	Pin 11;	
	VSS	Pin 10;	
	dat_rd	Pin 19;	"data read enable
	dat_wr	Pin 18;	"data write enable
	prdy	Pin 17;	"eprom ready
	epromes	Pin 12;	"eprom chip select
	vcc	Pin 20;	

c = .C.;

equations

"note: bhiz is active for 1 TMS320C30 clock cycle at the end of a dram access. This provides the necessary turn off time between "dram/eprom accesses.

dat_rd	=	!(!busen & !strb & rd_wr & bhiz);
dat_wr	=	(!busen & !strb & !rd_wr & bhiz);
epromes	Ŧ	!(!busen & rd_wr & !strb & !eprom & bhiz);
prdy	:=	!(!busen & !strb & rd_wr & prdy & !eprom & bhiz);

test vectors

([clk, strb, busen, rd wr, eprom, oe, bhiz ] -> prdy) [c, 1, 1, 1, 1,  $0, 1 ] \rightarrow 1;$  $0, 0, 0 ] \rightarrow 1;$ [c, 0, 0, 1, [c, 0, 0, 1, 0, 0, 1 ] -> 0; $0, 0, 1 ] \rightarrow 1;$ [c, 0, 0, 1, 0, 1, 0, 0,  $1 \rightarrow 0;$ [c, 0,  $0, 0, 1 ] \rightarrow 1;$ [c, 1, 0, 1, [c, 1, 0, 1,  $0, 0, 1 ] \rightarrow 1;$ test vectors ([strb, busen, rd wr, eprom, bhiz ] -> [dat_rd, dat_wr, epromcs]) 1 ]-> [ 1, 1]; [1, 1. 1. 1. 0, [0, 1 ] -> [ 0,1]; 1, 1, 0, 0, [0, 0. 0. 1. 1 ]-> [ 1, 1, 1 ]; 1. 1 ]-> [ 1, 1]; [0, 1, 1. 0, 1]; 1. 1 ] -> [ 1,0, [1, 0, 1. check eprom [1, 0, 1, 0, 1 ] -> [ 1, ]0, 1]; 0 ]; [0, 0, 1, 0, 1 ] -> [ 0,0, 1]; [0, 0, 1, 0, 0 ] -> [ 1, ]0, 1, 1 ]-> [ 1, 1]; [0, 0, 0, 0, 1 ]; [0, 1, 1, 0, 1 ]-> [ 1, 0, 1]; [1, 0, 1, 1, 1 ]-> [ 1, 0,

end RDYEN

## **Appendix B5. Module RAMCONTROL**

Module RAM title'	ICONTROL	· .	
DWG NAME	E 320C30 255439	) SWDS DRAM MODULE 7	
COMPANY		S INSTRUMENTS INCORPORATED	
ENGR	TONY	COOMES	
DATE	10/01/8	8'	
XDUE5	device	'P16R8';	
clk	Pin 1;		
refreq_	Pin 2;	"refresh request	
strb	Pin 3;	"c30 strobe	
rd	Pin 4;	"c30 read/write	
memen_	Pin 5;	"memory board chip select	
oe_	Pin 11;	"pal output enable	
VSS	Pin 10;		
s0	Pin 19;	"state variable	
refclr	Pin 18;	"refresh clear	
casen	Pin 17;	"column address strobe	
ren	Pin 16;	"write strobe	
rasen	Pin 15;	"row address strobe	
mrdy	Pin 14;	"dram ready strobe	
busact	Pin 13;	"dram bus active	
s1	Pin 12;	"state variable	
vcc	Pin 20;		
"define machine states			
"[refclr,rasen,	casen,mrdy,	busact,s0,s1];	
idle =	^b1111111	?	
ras0 =	^b1011111	;	
cas0 =	^b1000111	·	
cas1 =	^Ъ1011101	-	
whld =	^b1111110	· ·	

memen = !memen_; oe = !oe_;

=

=

=

=

=

=

^b1111001;

^b0001111; ^b0011111;

^b1111101;

!strb_;

!refreq_; "convert to positive logic

= ^b0101111;

```
c = .C.;
```

trp

ref1

ref2

ref3

ref4

strb

refreq

c = .C.;				
output = [refclr,rasen,casen,mrdy,busact,s0,s1];				
equations				
ren state_d	:= !(!rd & !strb_); agram output	high on read, low on writes		
state id	e:			
	case (refreq & strb (refreq & strb (refreq & !strb (refreq & !strb (!refreq & strb (!refreq & strb (!refreq & !strb (!refreq & !strb	& !memen) :ref1; & memen) :ref1; & !memen) :ref1; & memen) :ras0; & !memen) :idle; & memen) :idle;		
	endcase;			
state	ras0: goto cas0;			
state	cas0: case rd !rd	"cycle cas on page mode reads :cas1; :whld;		
	endcase;			
state	cas1: case strb & !refreq	"cycle cas on page mode reads :cas0;		
	strb & refreq !strb & !refreq !strb & refreq	:trp; :trp; :trp;		
	endcase;	.up,		
state	whld: case strb & !refreq strb & refreq !strb & !refreq !strb & refreq endcase;	"wait for refreq or !strb :whld; :ref1; ;idle; :ref1;		
state	trp: case refreq !refreq	"cas,ras high :ref1; :idle;		
	endcase;			
state	ref1: goto ref2;	"cas,refclr low		
state	ref2:	"ras low		

TMS320C30 Applications Board Functional Description

goto ref3;

state ref3: goto ref4;

state

ref4: goto idle;

### "ras high

test_vectors "page mode read, ref, page mode read ([clk,refreq,strb,rd,memen, oe]->[output,ren])

[ c,	0,	0,	1,	0,	1 ]->[idle , 1 ];
[ c,	0,	1,	1,	1,	1 ]->[ras0, 1];
[ c,	0,	1,	1,	1,	1 ]->[cas0, 1];
[ c,	0,	1,	1,	1,	1 ]->[cas1, 1];
[ c,	0,	1,	1,	1,	1 ] -> [cas0, 1];
Гс,	1,	1,	1,	1,	1 ] -> [cas1, 1];
ΓĊ,	1,	1,	1,	1,	1 ]->[trp , 1];
[ c,	1,	1,	1,	1,	1 ]->[ref1, 1];
[ c,	1,	1,	1,	1,	1 ]->[ref2, 1];
[ c,	1,	1,	1,	1,	1 ] -> [ref3, 1];
[ c,	0,	1,	1,	1,	1 ] -> [ref4, 1];
[ c,	0,	1,	1,	1,	1 ] -> [idle, 1];
[ c,	0,	1,	1,	1,	1 ]->[ras0, 1];
[ c,	0,	1,	1,	1,	1 ]->[cas0, 1];
[ c,	0,	1,	1,	1,	1 ] -> [cas1, 1];
[ c,	0,	1,	1,	1,	1 ]->[cas0, 1];
ΓĊ,	0,	1,	1,	1,	1 ] -> [cas1, 1];
[c,	0,	0,	1,	1,	1 ]->[trp , 1 ];
[ c,	0,	0,	1,	0,	1 ]->[idle, 1];

test_vectors "write cycle

### ([clk,refreq,strb,rd,memen,oe]->[output,ren])

(L	.,	7,~	,	,	
[ c,	0,	0,	0,	0,	1 ]->[idle , 1 ];
[ c,	0,	1,	0,	1,	1 ]->[ras0, 0];
[ c,	0,	1,	0,	1,	1 ]->[cas0, 0];
[ c,	0,	1,	0,	1,	1 ]->[whld , 0];
[ C,	0,	1,	0,	1,	1 ]->[whld , 0 ];
[ c,	0,	1,	0,	1,	1 ]->[whld , 0 ];
[ C,	0,	0,	0,	1,	1 ]->[idle , 1 ];
[ c,	0,	0,	1,	0,	1 ]->[idle , 1 ];
"wr	ite cy	cle /	ref		
[ c,	0,	0,	0,	0,	1 ]->[idle , 1 ];
[ c,	0,	1,	0,	1,	1 ]->[ras0, 0];
[ c,	1,	1,	0,	1,	1 ]->[cas0, 0];
[ C,	1,	1,	0,	1,	1 ]->[whld, 0];
[ c,	1,	1,	0,	1,	1 ]->[ref1, 0];
[ c,	1,	1,	0,	1,	1 ]->[ref2, 0];
[ c,	1,	0,	0,	0,	1 ]->[ref3, 1];
[ c,	.0,	0,	1,	0,	1 ]->[ref4, 1];
[ c,	0,	0,	1,	0,	1 ]->[idle , 1 ];

end RAMCONTROL

### **Appendix B6. Module RAMDEC**

module RAM title'	DEC	
DWG NAME		320C30 SWDS DRAM MODULE
DWG #	2554397	
COMPANY	TEXAS IN	ISTRUMENTS INCORPORATED
ENGR	TONY CO	OMES
DATE	10/01/88'	
XDUD5	device	'P16R4';
clk	Pin 1;	
refclr	Pin 2;	"clear refresh stat
a18	Pin 3;	"c30 address 18
a19	Pin 4;	"c30 address 19
memen	Pin 5;	"dram board memory enable
strb	Pin 6;	"c30 strobe
mux	Pin 7;	"address mux
oe	Pin 11;	"pal output enable
VSS	Pin 10;	
ras0	Pin 17;	"ras select 0
ras1	Pin 16;	"ras select 1
ras2	Pin 15;	"ras select 2
ras3	Pin 14;	"ras select 3
rowsel	Pin 13;	"row address select
vcc	Pin 20;	

c = .C.;

equations

```
ras0 := !(!refclr # (!a19 & !a18 & !memen & !strb));
ras1 := !(!refclr # (!a19 & a18 & !memen & !strb));
ras2 := !(!refclr # ( a19 & !a18 & !memen & !strb));
ras3 := !(!refclr # ( a19 & a18 & !memen & !strb));
```

```
rowsel = mux;
```

test_vectors "page mode read, ref, page mode read ([clk,refclr, memen, strb, a19, a18, oe]->[ras0, ras1, ras2, ras3])

[ c,	1,	1,	1,	0,	0, 0]->[1,	1,	1,	1];
[ c,	1,	0,	0,	0,	0, 0]->[0,	1,	1,	1];
[ c,	1,	0,	0,	0,	1, 0]->[1,	0,	1,	1];
[ c,	1,	0,	0,	1,	0, 0]->[1,	1,	0,	1];
[ c,	1,	0,	0,	1,	1, 0]->[1,	1,	1,	0];
[ c,	1,	1,	0,	1,	1, 0]->[1,	1,	1,	1];
[ c,	1,	0,	1,	1,	1, 0]->[1,	1,	1,	1];
[ c,	0,	0,	1,	1,	1, 0]->[0,	0,	0,	0];
[ c,	1,	0,	1,	1,	1, 0]->[1,	1,	1,	1];
[ c,	0,	0,	0,	1,	1, 0]->[0,	0,	0,	0];
[ c,	1,	0,	0,	1,	1, 0]->[1,	1,	1,	0];

test_vectors "rowsel

 $(mux \rightarrow rowsel)$ 

. 1 → 1;

0 -> 0;

end RAMDEC


# Appendix C

## TMS320C30 Application Board Schematics


Appendix	Title
C1	TMS320C30 Software Development Schematics
C2	TMS320C30 SWDS DRAM Module Schematics


Appendix C1. TMS320C30 Software Development Schematics

8	7	6		5	4		3		2		1
NOTES UNTER	S OTHERWISE SPECIFIED							REVISI	ONS		
	ALS, LS DEVICES ARE		H AN SN74			REV	DESCRIPTI	M.	DA	TE	APPROVED
PIN 14 16-PIN 3 Ground PIN 7 ( 10'5.1 4 Device	APPLIED TO PIN S OF OF ALL 14-PIN IC'S. I IC'S. PIN 20 OF ALL IS APPLIED TO PIN 4 OF ALL 14-PIN IC'S. P PIN 10 OF ALL 20-PIN TYPE. PIN NUMBERS. A ATOR OF GATES ARE SHO	PIN 16 OF ALL 20-PIN IC'S, I OF ALL 8-PIN IN 8 OF ALL 11 IC'S, ETC. ND REFERENCE	ETC. IC's, 6-PIN								
1. U@6	AND 84 = DEVICE TY 2. AND 3 = PIN NUMBE 3. AND U07 = REFERENCE ANCE VALUES ARE IN OH	RS Designators	_								
6. RESIST	ORS ARE 1/4 HATT, 5%. TANCE VALUES ARE IN M										
PAGE 1 2 3 4 5	Contents Title Page PC XT Connec Dual Port Sr Expansion Bu Ths320C30 Bu	am and expan SS 16K × 32	SION BUSS	Ansceivers Control Circuity	¥						
6 7 8 9 10 11 12	TMS320C30 TI Address Buss Data Buss Tr	AND CONTROL INSCEIVES CONNECTORS, S MEMORY EXP S CONTROL CI	, signal B Menory E Ansion	XPANSION BOARD CO							
7 8 9 10 11	TMS320C30 TH Address Buss Data Buss Tr Target Board Parallel Bus Parallel Bus	AND CONTROL ANSCEIVES CONNECTORS, S HIBHORY EXP S CONTROL CI APACITORS	, signal B Memory E Ansion Rcuitry A	uffers Xpansion Board CC ND Eprons	NNECTORS COMPUT	TER GENER	rated dram	and the state of the		se hai	
7 8 9 10 11	TMS320C30 TH Address Buss Data Buss Tr Target Board Parallel Bus Parallel Bus	AND CONTROL INSCEIVES CONNECTORS, S MEMORY EXP S CONTROL CI	, signal B Memory E Ansion Rcuitry A	uffers Xpansion Board CC	NNECTORS COMPUT	IST	NOMENCLATUR	ING ; DO E or descrif		se mai	
7 8 9 10 11	TMS320C30 TH Address Buss Data Buss Tr Target Board Parallel Bus Parallel Bus	AND CONTROL ANSCEIVES CONNECTORS, S MEMORY EXP S CONTROL CI APACITORS	, signal B Memory E Ansion Rcuitry A	uffers Xpansion Board CC ND Eprons	NNECTORS COMPUT		NONENCLATUR	and the state of the		NSTRUM	ENTS
7 8 9 10 11 11 12 REUISION ST	THIS 328C30 TI ADDRESS BUSS DATA BUSS TR TARGET BOARD PARAILEL BUS PARAILEL BUS DECOUPLING C	AND CONTROL NISCEIVES CONNECTURS, S MEMORY EXP S CONTROL CI APACITORS	, signal B Memory E Ansion Rcuitry A	uffers Xpansion Board CC ND Eprons	NNECTORS COMPUT	IST Duny N. Seshan	NOHENCLATUR DATE 06-15-88 DATE 06-15-88 DATE 06-15-88 DATE	e or descrip	TION TEXAS I	NSTRUM stems G	NOTI ENTS roup
7 8 9 10 11 12 REUISION ST EU M N M M 11 2 3 EU M M 11 2 3 EU M M 11 2 3 EU M M 12 2 3 EU M 12 2 3 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4	THIS 328C30 TI ADDRESS BUSS DATA BUSS TR TARGET BOARD PARAILEL BUS PARAILEL BUS DECOUPLING C	AND CONTROL ANSCEIVES CONNECTORS, S MEMORY EXP S CONTROL CI APACITORS 	, signal B Memory E Ansion Rcuitry A	uffers Xpansion Board CC ND Eprons	NNECTORS COMPUT	I S T BHR Seshan CHR ENGR N. Seshan ABUD ENGR Tony Coop BA APUD H#G	NOHENCLATUR DATE 06-15-88 DATE 06-15-88 DATE DATE DATE DATE	E OR DESCRIF	TEXAS I Data Sy BO SOFTHARE ROARD	NSTRUM stems G	ENTS FOUP
7 8 9 10 11 11 12 <u>REUISION ST</u> <u>EU N N N N</u> 34 1 2 3 <u>EU N N N N N</u> 34 11 12 13 1 EU	THS320C30 TI ADDRESS BUSS DATA BUSS TR TARGET BOARD PARALLEL BUS PARALLEL BUS DECOUPLING CO DECOUPLING CO	AND CONTROL NISCEIVES CONNECTURS, S HEHORY EXP S CONTROL CI APACI TORS	SIGNAL B MEMORY E ANSION RCUITRY A PAR PAR 7119 USED ON	uffers Xpansion Board CC ND Eprons	NNECTORS COMPUT	I S T DHN N. Seshan CHR ENGR N. Seshan Tony Coom	NONENCLATUR DATE 06-15-88 DATE 06-15-88 SATE 06-15-88 SATE DATE DATE DATE DATE	e or descrip	TION TEXAS I Data Sy:	NSTRUM stems G	ENTS FOUR OPMENT




TMS320C30 Applications Board Functional Description







TMS320C30 Applications Board Functional Description




The TMS320C30 Applications Board Functional Description




The TMS320C30 Applications Board Functional Description




The TMS320C30 Applications Board Functional Description




The TMS320C30 Applications Board Functional Description



The TMS320C30 Applications Board Functional Description





TheTMS320C30 Applications Board Functional Description




TheTMS320C30 Applications Board Functional Description












The TMS320C30 Applications Board Functional Description



The TMS320C30 Applications Board Functional Description




The TMS320C30 Applications Board Functional Description





The TMS320C30 Applications Board Functional Description











532

The TMS320C30 Applications Board Functional Description

### TMS320 Bibliography

Since the TMS32010 was disclosed in 1982, the TMS320 family has received an ever-increasing amount of recognition. The number of outside parties contributing to the extensive development support offered by Texas Instruments is rapidly growing. Many technical articles are being written about TMS320 applications in the field of digital signal processing.

The following articles and papers have been published since 1982 regarding the Texas Instruments TMS320 Digital Signal Processors. Readers who are interested in gaining further information about these processors and their applications may obtain copies of these articles/papers from their local or university library.

The articles are broken down into 12 different application categories. Articles in each category are in reverse chronological order (most recent first). Articles having the same publication date are shown in alphabetical order by authors name.

The application categories are:

- 1) General Purpose DSP
- 2) Graphics/Imaging
- 3) Instrumentation
- 4) Voice/Speech
- 5) Control
- 6) Military
- 7) Telecommunications
- 8) Automotive
- 9) Consumer
- 10) Industrial
- 11) Medical
- 12) Development Support

#### **General Purpose DSP**

- R. Chassaing, "A Senior Project Course in Digital Signal Processing with the TMS320," *IEEE Transactions on Education*, USA, Volume 32, Number 2, pages 139–145, May 1989.
- 2) P.E. Papamichalis, C.S. Burrus, "Conversion of Digit-Reversed to Bit-Reversed Order in FFT Algorithms," *Proceedings of ICASSP 89*, USA, pages 984–987, May 1989.
- 3) P.E. Papamichalis, "Application, Progress and Trends in Digital Signal Processing," Proceedings of Mikroelktronik Conference, Baden-Baden, March 1989.
- 4) R. Chassaing, "Adaptive Filtering with the TMS320C25 Digital Signal Processor," *Proceedings of 1989 ASEE Conference*, USA, pages 215–217, 1989.
- 5) P.E. Papamichalis, R. Simar, Jr., "The TMS320C30 Floating-Point Digital Signal Processor," *IEEE Micro Magazine*, USA, pages 13–29, December 1988.
- 6) K. Rogers, "The Real-Time Thing (Digital Signal Controller)," *Electronic Engineering Times*, USA, Number 506, page 85, October 1988.
- 7) P.E. Papamichalis, "Impact of DSP Devices on Fast Algorithms," *Proceedings of the* 1988 IEEE DSP Workshop, USA, September 1989.

- G. Umamaheswari, C. Eswaran, A. Jhunjhunwala, "Signal Processing with a Dual-Bank Memory," *Microprocessor Microsystems*, Great Britain, Volume 12, Number 4, pages 206–210, May 1988.
- G. Castellini, P. Luigi, E. Liani, L. Pierucci, F. Pirri, S. Rocchi, "A Multiprocessor Structure Based on Commercial DSP," Proceedings of ICASSP 88, USA, Volume V, page 2096, April 1988.
- 10) M.R. Civanlar, R.A. Nobakht, "Optimal Pulse Shape Design Using Projections onto Convex Sets," *Proceedings of ICASSP 88*, USA, Volume D, p. 1874, April 1988.
- L.J. Eriksson, M.C. Allie, C.D. Bremigan, R.A. Greiner, "Active Noise Control Using Adaptive Digital Signal Processing," *Proceedings of ICASSP* 88, USA, Volume A, page 2594, April 1988.
- G. Mirchandani, D.D. Ogden, "Experiments in Partitioning and Scheduling Signal Processing Algorithms for Parallel Processing," *Proceedings of ICASSP 88*, USA, Volume D, page 1690, April 1988.
- P. Papamichalis, "FFT Implementation on the TMS320C30," *Proceedings of ICASSP* 88, USA, Volume D, page 1399, April 1988.
- 14) A.C. Rotger-Mora, "An N-Dimensional SIMD Ring Architecture for Implementing Very Large Order Adaptive Digital Filters," *Proceedings of ICASSP 88*, USA, Volume V, page 2140, April 1988.
- 15) J. Santos, J. Parera, M. Veiga, "A Hypercube Multiprocessor for Digital Signal Processing Algorithm Research," *Proceedings of ICASSP 88*, USA, Volume D, page 1698, April 1988.
- 16) R. Simar, A. Davis, "The Application of High-Level Languages to Single-Chip Digital Signal Processors," *Proceedings of ICASSP 88*, USA, Volume D, page 1678, April 1988.
- 17) K. Bala, "Running on Embedded Power. (Dedicated 32-Bit Microprocessors Used in New Microcontrollers)(Technology Trends: Microprocessors and Peripherals)," *Electronic Engineering Times*, USA, Number 478, page 34, March 1988.
- 18) J. Cooper, "DSP Chip Speeds VME Transfer," *ESD: Electronic Systems Design*, USA, Volume 18, Number 3, pages 47,48,50,51, March 1988.
- L. Vieira de Sa, F. Perdigao, "A Microprocessing System for the TMS32020," *Microprocessing Microprogramming*, Netherlands, Volume 23, Number 1–5, pages 221–225, March 1988.
- G. Wade, "Offset FFT and Its Implementation on the TMS320C25 Processor," *Micro-processing Microsystems*, Great Britain, Volume 12, Number 2, pages 76–82, March 1988.
- 21) R. Chassaing, "Digital Broadband Noise Synthesis by Multirate Filtering Using the TMS320C25," *Proceedings of 1988 ASEE Conference*, USA, pages 394–397, 1988.
- 22) R. Chassaing, "A Senior Project Course on Applications in Digital Signal Processing with the TMS320," *Proceedings of 1988 ASEE Conference*, USA, pages 354–359, 1988.
- 23) L.N. Bohs, R.C. Barr, "Real-Time Adaptive Sampling with the Fan Method," Proceedings of the Ninth Annual Conference of the IEEE Engineering in Medicine and Biology Society, USA, Volume 4, pages 1850–1851, November 1987.
- 24) T. Kimura, Y. Inabe, T. Hayashi, K. Uchimura, K. Hamazato, "Dual-Chip SLIC Using VLSI Technology," *Conference Record of GLOBECOM Tokyo* '87, Volume 3, pages 1766–1770, November 1987.

- 25) W.S. Gass, R.T. Tarrant, T. Richard, B.I. Pawate, M. Gammel, P.K. Rajasekaran, R.H. Wiggins, C.D. Covington, "Multiple Digital Signal Processor Environment for Intelligent Signal Processing," *Proceedings of the IEEE*, USA, Volume 75, Number 9, pages 1246–1259, September 1987.
- 26) L. Johnson, R. Simar, Jr., "A High Speed Floating Point DSP," Conference Record of MIDCON/87, USA, pages 396–399, September 1987.
- 27) K.S. Lin, G.A. Frantz, R. Simar, Jr., "The TMS320 Family of Digital Signal Processors," *Proceedings of the IEEE*, USA, Volume 75, Number 9, pages 1143–1159, September 1987.
- 28) S.L. Martin, "Wave of Advances Carry DSPs To New Horizons. (Digital Signal Processing)," *Computer Design*, USA, Volume 26, Number 17, pages 69–82, September 1987.
- 29) C. Murphy, A. Coats, J. Conway, P. Colditz, P. Rolfe, "Doppler Ultrasound Signal Analysis Based on the TMS320 Signal Processor," 27th Annual Scientific Meeting of the Biological Engineering Society, Great Britain, Volume 10, Number 2, pages 127–129, September 1987.
- 30) G.S. Kang, L.J. Fransen, "Experimentation With An Adaptive Noise-Cancellation Filter," *IEEE Transactions on Circuits and Systems*, USA, Volume CAS-34, Number 7, pages 753–758, July 1987.
- 31) R. Chassaing, "Applications in Digital Signal Processing with the TMS320 Digital Signal Processor in an Undergraduate Laboratory," *Proceedings of the 1987 ASEE Annual Conference*, USA, Volume 3, pages 1320–1324, June 1987.
- 32) D.W. Horning, "An Undergraduate Digital Signal Processing Laboratory," *Proceedings* of the 1987 ASEE Annual Conference, USA, Volume 3, pages 1015–1020, June 1987.
- 33) D. Locke, "Digitising In The Gigahertz Range," IEE Colloguium on Advanced A/D Conversion Techniques, Great Britain, Digest Number 48, 10/1–4, April 1987.
- 34) S. Orui, M. Ara, Y. Orino, E. Sazuki, H. Makino, "Realization of IIR Filter using the TMS320," *Resident Reports of Kogakuin University*, Japan, Number 62, pages 195–204, April 1987.
- 35) R. Simar, T. Leigh, P. Koeppen, J. Leach, J. Potts, D. Blalock, "A 40 MFLOPS Digital Signal Processor: The First Supercomputer on a Chip," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396–0, Volume 1, pages 535–538, April 1987.
- R. Simar, "TMS320: Texas Instruments Family of Digital Signal Processors," Proceedings of SPEECH TECH 87, USA, pages 42–47, April 1987.
- 37) G.Y. Tang, B.K. Lien, "A Multiple Microprocessor System For General DSP Operation," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396–0, Volume 2, pages 1047–1050, April 1987.
- L. Vieira de Sa, "Second MicroProcessor Enhances TMS32020 System," *EDN: Electronic Design News*, USA, Volume 32, Number 9, pages 230–232, April 1987.
- 39) T.J. Moir, T.G. Vishwanath, D.R. Campbell, "Real-Time Self-Tuning Deconvolution Filter and Smoother," *International Journal of Control*, Great Britain, Volume 45, Number 3, pages 969–985, March 1987
- 40) R. Simar, M. Hames, "CMOS DSP Packs Punch of a Supercomputer," *EDN: Electronic Design News*, USA, Volume 35, Number 7, pages 103–106, March 1987.

- 41) S. Sridharan, "On Improving the Performance of Digital Filters Designed Using the TMS32010 Signal Processor," *Journal of Electrical and Electronic Engineers of Australia, Australia, Volume 7, Number 1, pages 80–82, March 1987.*
- R. McCammon, "Software Routine Probes TMS32010 Code," *EDN: Electronic Design* News, USA, Volume 32, Number 4, pages 200,202, February 1987.
- J. Prado, R. Alcantara, "A Fast Square-Rooting Algorithm Using A Digital Signal Processor," *Proceedings of IEEE*, USA, Volume 75, Number 2, pages 262–264, February 1987.
- 44) T.G. Vishwanath, D.R. Camppbell, T.J. Moir, "Real-Time Implementation Using a TMS32010 Microprocessor," *IEEE Transactions on Industrial Electronics*, USA, Volume 1E-34, Number 1, pages 115–118, February 1987.
- 45) R Chassaing, "Applications in Digital Signal Processing with the TMS320 Digital Signal Processor in an Undergraduate Laboratory," *Proceedings of 1987ASEE Conference*, USA, pages 1320–1324, 1987.
- 46) R.M. Sovacool, "EPROM Enhances TMS32020 Mu C's Memory," EDN: Electronic Design News, USA, Volume 32, Number 1, page 231, 1987.
- 47) F. Kocsis, F. Marx, "Fast DFT Modules For The TMS32010 Digital Signal Processor," *Meres and Automation, Hungary*, Volume 35, Number 1, pages 6–11, 1987.
- 48) Y.V.V.S. Murty, W.J. Smolinski, "Digital Filters for Power System Relaying," International Journal of Energy Systems, USA, Volume 7, Number 3, pages 125–129, 1987.
- 49) S. Wang, "The TMS32010 High Speed Processor and Its Applications," *Mini-Micro Systems*, China, Volume 8, Number 3, pages 24–32, 1987.
- 50) G.A. Frantz, K.S. Lin, J.B. Reimer, J. Bradley, "The Texas Instruments TMS320C25 Digital Signal Microcomputer," *IEEE Microelectronics*, USA, Volume 6, Number 6, pages 10–28, December 1986.
- 51) P. Renard, "A/D Converters: The Advantage of a Mixture of Techniques," *Mesures, France*, Volume 51, Number 16, pages 80–81, December 1986.
- 52) M. Ara, E. Suzuki, "Design of Real Time Filter Using DSP," Resident Reports of Kogakuin University, Japan, Number 61, pages 115–127 October 1986.
- 53) J. Reidy, "Connection of a 12-Bit A/D Converter to Fast DSPs," *Electronik, Germany*, Volume 35, Number 22, pages 132–134, October 1986.
- 54) G.R. Steber, "Implementation of Adaptive Filters on the TMS32010 DSP Microcomputer," *Proceedings of IECON 86*, Catalog Number 86CH2334–1, Volume 2, pages 653–656, September/October 1986.
- 55) D. Collins, M.A. Rahman, "Digital Filter Design Using The TMS320 Digital Signal Processor," *Proceedings of EUSIPCO-86*, Volume 1pages 163–166, September 1986.
- 56) R. Simar, Jr., J.B. Reimer, "The TMS320C25: A 100 ns CMOS VLSI Digital Signal Processor," 1986 Workshop on Applications of Signal Processing to Audio and Acoustics, September 1986.
- 57) J. Dudas, A. Stipkovits, E. Simonyi, "On The recursive Momentary Discrete Fourier Transform," *Proceedings of EUSIPCO-86*, Volume 1, pages 303–306, September 1986.
- 58) E. Feder, "Digital Signal Processor General Purpose or Dedicated?," Electronics Industry, France, Number 111, pages 74–82, September 1986.
- 59) K. Herberger, "The Use of Signal Processors For Simulating Data Circuits," *Proceedings of EUSIPCO-86*, Volume 2, pages 1109–1112, September 1986.

- 60) K. Kassapoglou, P. Hulliger, "Implementation of Recursive Least Squares Identification Algorithm on The TMS320," *Proceedings of EUSIPCO-86*, Volume 2, pages 1263–1266, September 1986.
- 61) G. Lucioni, "General Processor Application; CAD Tool For Filter Design," *Proceedings* of EUSIPCO-86, Volume 2, pages 1335–1338, September 1986.
- 62) R. Schapery, "A 10-MIP Digital Signal Processor From Texas Instruments," Conference Record of Midcon 86, USA, 1/2/1–11, September 1986.
- 63) "DSP Microprocessors," Inf. Elettronica, Italy, Volume 14, Number 7-8, pages 21-28,
- 64) R.L. Barnes, S.H. Ardalan, "Multiprocessor Architecture For Implementing Adaptive Digital Filters," *Conference Record of ICC-86*, Catalog Number 86CH2314–3, Volume 1, pages 180–185, June 1986.
- 65) A.D.E. Brown, "EPROMS Simplify TMS32010 Memory System," *EDN: Electronic Design News*, USA, Volume 31, Number 13, page 230, June 1986.
- 66) T. Kolehamainen, T. Saramaki, M. Renfors, Y. Neuvo, "Signal Processor Implementation of Computationally Efficient FIR Filter Structures – Theory and Practice," 2ndNordic Symposium on VLSI in Computers and Communications, 10 pages, June 1986.
- 67) T.G. Marshall Jr., "Transform Methods For Developing Parallel Algorithms For Cyclic-Block Signal Processing," *Conference Record of ICC-86*, Catalog Number 86CH2314–3, Volume 1, pages 288–294, June 1986.
- 68) S. Abiko, M. Hashizume, Y. Matsushita, K. Shinozaki, T. Takamizawa, C. Erskine, S. Magar, "Architecture and Applications of a 100-ns CMOS VLSI Digital Signal Processor," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243–4, Volume 1, pages 393–396., April 1986.
- 69) T.P. Barnwell, "Algorithm Development and Multiprocessing Issues for DSP Chips," *Proceedings of Speech Technology 86*, April 1986.
- 70) W. Gass, "TMS32020 The Quick and Easy Solution to DSP Problems," *Proceedings* of Speech Technology 86, April 1986.
- 71) M. Hashizume, S. Abiko, Y. Matsushita, K. Shinozaki, T. Takamizawa, S. Magar, J. Reimer, "A 100-ns CMOS VLSI Digital Signal Processor Using Double Level Metal Structure," *Semiconductor Group 1986 Technical Meeting*, April 1986.
- 72) R.E. Morley, A.M. Engebretson, and J.G. Trotta, "A Multiprocessor Digital Signal Processing System for Real-Time Audio Applications," *IEEE Transactions on Acoustics, Speech and Signal Processing*, USA, Volume ASSP-34, Number 2, April 1986.
- 73) S.G. Smith, A. Fitzgerald, P.B. Denyer, D. Renshaw, N.P. Wooten, R. Creasey, "A Comparison of Micro-DSP And Silicon Compiler Implementations of a Polyphase-Network Filter Bank," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243–4, Volume 3, pages 2207–2210, April 1986.
- 74) J. Reimer, M. Hames, "Next Generation CMOS Chip Stakes High-Performance Claim on 10-MIPS DSP Operations," *Electronic Design*, USA, Volume 34, Number 8, pages 141–146, April 1986.
- 75) W.W. Smith, "Playing to Win: Product Development with the TMS320 Chip," Speech Technology Magazine, March/April 1986.
- 76) D. Essig, C. Erskine, E. Caudel, and S. Magar, "A Second-Generation Digital Signal Processor," *IEEE Journal of Solid-State Circuits*, USA, Volume SC-21, Number 1, pages 86–91, February 1986.

- 77) W.K. Anakwa, T.L. Stewart, "TMS320 Microprocessor-Based System For Signal Processing," *Proceedings of the ISMM International Symposium*, pages 64–65, February 1986.
- 78) M. Omenzetter, "Universal Signal Processors Offers High Data Throughput," *Electronik*, Germany, Volume 35, Number 4, pages 71–77, February 1986.
- 79) P.F. Regamey, "Matched Filtering Using a Signal Microprocessor TMS320," *Mitt. AGEN*, Switzerland, Number 42, pages 31–35, February 1986.
- 80) "TI Set To Show 2nd-Generation DSP," *Electronics*, USA, pages 23–24, February 3, 1986.
- 81) "TI Preps CMOS Versions of Signal-Processor Chips," *Electronics Engineering Times*, USA, page 6, February 3, 1986.
- 82) D. Wilson, "Digital Signal Processing Moves on Chip," *Digital Design*, USA, Volume 16, Number 2, pages 33–34, February 1986.
- 83) "TI Chip Heads for Fast Lane of Digital Signal Processing," *Electronics*, USA, page 9, January 27, 1986.
- 84) R.D. Campbell and S.R. McGeoch, "The TMS32010 Digital Signal Processor An Educational Viewpoint," *International Journal for Electrical Engineering Education*, Great Britain, Volume 23, Number 1, pages 21–31, January 1986.
- 85) P. Eckelman, "The Cascadable Signal Processor For Digital Signal Processing," *Electronics Industry*, Germany, Volume 17, Number 10, pages 26–27, 1986.
- R. Cook, "Digital Signal Processors," *High Technology*, USA, Volume 5, Number 10, pages 25–30, October 1985.
- C.F. Howard, "A High-Level Approach to Digital Processing Design," Proceedings of MILCOMP/85, USA, October 1985.
- 88) H.E. Lee, "Versatile Data-Acquisition System Based on the Commodore C-64/C-128 Microcomputer," *Proceedings of the Symposium of Northeastern Accelerator Person*nel, USA, Volume 57, Number 5, pages 983–985, October 1985.
- 89) N.K. Riedel, D.A. McAninch, C. Fisher, and N.B. Goldstein, "A Signal Processing Implementation for an IBM PC-Based Workstation," *IEEE Micro*, USA, Volume 5, Number 5, pages 52–67, October 1985.
- 90) K.E. Marrin, "VLSI and Software Move DSP Into Mainstream," *Computer Design*, USA, Volume 24, Number 9, pages 69–72, September 1985.
- 91) "Signal Processor ICs: Highly Integrated ICs Making DSP More Attractive," *Electronics Engineering Times*, USA, pages 37–38, September 2, 1985.
- 92) K.E. Marrin, "VLSI and Software Move DSP Techniques into Mainstream," Computer Design, USA, September 1985.
- 93) "High-Speed Four-Channel Input Board," *Electronics Weekly*, USA, Number 1277, p. 31, July 24, 1985.
- 94) "4-Channel Analog-Input Board Puts Signal-Processing on VMF Bus," *EDN: Electronic Design News*, USA, Volume 30, Number 17, page 74, July 1985.
- 95) R.H. Cushman, "Third-Generation DSPs Put Advanced Functions On-Chip," *EDN: Electronic Design News*, USA, July 1985.
- 96) W.W. Smith, Jr., "Agile Development System, Running on PCs, Builds TMS320-Based FIR Filter," *Electronic Design*, USA, Volume 33, Number 13, pages 129–138, June 6, 1985.

- 97) S. Magar, S.J. Robertson, and W. Gass, "Interface Arrangement Suits Digital Processor to Multiprocessing," *Electronic Design*, USA, Volume 33, Number 5, pages 189–198, March 7, 1985.
- 98) G. Kropp, "Signal Processor Offers Multiprocessor Capability," *Elektronik*, Germany, Volume 34, Number 6, pages 53–58, March 1985.
- 99) S. Magar, D. Essig, E. Caudel, S. Marshall and R. Peters, "An NMOS Digital Signal Processor with Multiprocessing Capability," *Digest of IEEE International Solid-State Circuits Conference*, USA, February 1985.
- 100) "TI 'Shiva' Chip Outlined," *Electronics Engineering Times*, USA, page 15, February 18, 1985.
- 101) S. Magar, E. Caudel, D. Essig, and C. Erskine, "Digital Signal Processor Borrows from P to Step up Performance, *Electronic Design*, USA, Volume 33, Number 4, pages 175–184, February 21, 1985.
- 102) C. Erskine, S. Magar, E. Caudel, D. Essig, and A. Levinspuhl, "A Second-Generation Digital Signal Processor TMS32020: Architecture and Applications," *Traitement de Signal*, France, Volume 2, Number 1, pages 79–83, January–March 1985.
- 103) S. Baker, "TI 'Shiva' Chip Outlined," *Electronic Engineering Times*, USA, Number 317, page 15, February 1985.
- 104) S. Baker, "Silicon Bits," *Electronic Engineering Times*, USA, Number 316, page 42, February 1985.
- 105) H. Bryce, "Board Arrives For Digital Signal Processing on the VMEbus," *Electronic Design*, USA, Volume 33, Number 2, page 266, 1985.
- 106) K. Marrin, "VME-Compatible DSP System Incorporates TMS320 Chip," EDN: Electronic Design News, USA, Volume 30, Number 2, page 122, January 1985.
- 107) C. Erskine and S. Magar, "Architecture and Applications of A Second-Generation Digital Signal Processor," *Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing*, USA, 1985.
- 108) D.P. Morgan and H.F. Silverman, "An Investigation into the Efficiency of a Parallel TMS320 Architecture: DFT and Speech Filterbank Applications," *Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing*, USA, Volume 4, pages 1601–1604, 1985.
- 109) P. Harold, "VME Bus Meeting Sparks Change in Standard, New Products," *EDN: Electronic Design News*, USA, Volume 29, Number 26, page 18, December 1984.
- 110) W. Loges, "A Code Generator Sets up the Automatic Controller Program for the TMS320," *Elektronik*, Germany, Volume 33, Number 22, pages 154–158, November 1984.
- 111) H. Volkers, "Fast Fourier Transforms with the TMS320 as Coprocessor," *Elektronik*, Germany, Volume 33, Number 23, pages 109–112, November 1984.
- 112) Keun-Ho Ryoo, "On the Recent Digital Signal Processors," *Journal of South Korean Institute of Electrical Engineering*, South Korea, Volume 33, Number 9, pages 540–549, September 1984.
- 113) D. Wilson, "Editor's Comment," *Digital Design*, USA, Volume 14, Number 9, page 14, September 1984.
- 114) "Signal Processors Will Squeeze Into One Chip, Says TI's French," *Electronics*, USA, Volume 57, Number 9, pages 14,20, May 1984.

- 115) S. Mehrgardt, "32-Bit Processor Produces Analog Signals," *Elektronik*, Germany, Volume 33, Number 7, pages 77–82, April 1984.
- 116) S. Magar, "Signal Processing Chips Invite Design Comparisons," Computer Design, USA, Volume 23, Number 4, pages 179–186, April 1984.
- 117) S. Mehrgardt, "General-Purpose Processor System for Digital Signal Processing," *Elektronik*, Germany, Volume 33, Number 3, pages 49–53, February 1984.
- 118) T. Durham, "Chips: Familiarity Breeds Approval," *Computing*, Great Britain, page 26, January 1984.
- 119) J. Bradley and P. Ehlig, "Applications of the TMS32010 Digital Signal Porcessor and Their Tradeoffs," *Midcon/84 Electronic Show and Convention*, USA, 1984.
- 120) J. Bradley and P. Ehlig, "Tradeoffs in the Use of the TMS32010 as a Digital Signal Processing Element," *Wescon/84 Conference Record*, USA, 1984.
- 121) E. Fernandez, "Comparison and Evaluation of 32-Bit Microprocessors," *Mini/Micro Southeast Computer Conference and Exhibition*, USA, 1984.
- 122) D. Garcia, "Multiprocessing with the TMS32010," Wescon/84 Conference Record, USA, 1984.
- 123) S. Magar, "Architecture and Applications of a Programmable Monolithic Digital Signal Processor – A Tutorial Review," *Proceedings of IEEE International Symposium on Circuits and Systems*, USA, 1984.
- 124) D. Quarmby (Editor), "Signal Processor Chips," Granada, England 1984.
- 125) R. Steves, "A Signal Processor with Distributed Control and Multidimensional Scalability," Proceedings of IEEE National Aerospace and Electronics Conference, USA, 1984.
- 126) V. Vagarshakyan and L. Gustin, "On A Single Class of Continuous Systems A Solution to the Problem on the Diagnosis of Output Signal Characteristics Recognition Procedures," *IZV. AKAD. NAUK ARM. SSR, SER. TEKH. NAUK, USSR*, Volume 37, Number 3, pages 22–27, 1984.
- 127) J. So, "TMS320 A Step Forward in Digital Signal Processing," *Microprocessors and Microsystems*, Great Britain, Volume 7, Number 10, pages 451–460, December 1983.
- 128) J. Elder and S. Magar, "Single-Chip Approach to Digital Signal Processing," Wescon/83 Electronic Show and Convention, USA, November 1983.
- 129) M. Malcangi, "VLSI Technology for Signal Processing. III," *Elettronica Oggi*, Italy, Number 11, pages 129–138, November 1983.
- 130) P. Strzelcki, "Digital Filtering," Systems International, Great Britain, Volume 11, Number 11, pages 116–117, November 1983.
- 131) W. Loges, "Digital Controls Using Signal Processors," *Elektronik, Germany*, Volume 32, Number 19, pages 51–54, September 1983.
- 132) "TI's Voice Chip Makes Debut," *Computerworld*, USA, Volume 17, Number 15, page 91, April 1983.
- 133) L. Adams, "TMS320 Family 16/32-Bit Digital Signal Processor, An Architecture for Breaking Performance Barriers," *Mini/Micro West 1983 Computer Conference and Exhibition*, USA, 1983.
- 134) R. Blasco, "Floating-Point Digital Signal Processing Using a Fixed-Point Processor," Southcon/83 Electronics Show and Convention, USA, 1983.

- 135) R. Dratch, "A Practical Approach to Digital Signal Processing Using an Innovative Digital Microcomputer in Advanced Applications," *Electro '83 Electronics Show and Convention*, USA, 1983.
- 136) C. Erskine, "New VLSI Co-Processors Increase System Throughput," Mini/Micro Midwest Conference Record, USA, 1983.
- 137) L. Kaplan, "Flexible Single Chip Solution Paves Way for Low Cost DSP," Northcon/83 Electronics Show and Convention, USA, 1983.
- 138) L. Kaplan, "The TMS32010: A New Approach to Digital Signal Processing," *Electro* '83 Electronics Show and Convention, USA, 1983.
- 139) S. Mehrgardt, "Signal Processing with a Fast Microcomputer System," *Proceedings* of EUSIPCO-83 Second European Signal Processing Conference, Netherlands, 1983.
- 140) L. Morris, "A Tale of Two Architectures: TI TMS 320 SPC VS. DEC Micro/J-11," Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing, USA, 1983.
- 141) L. Pagnucco and D. Garcia, "A 16/32 Bit Architecture for Signal Processing," Mini/ Micro West 1983 Computer Conference and Exhibition, USA, 1983.
- 142) J. Potts, "A Versatile High Performance Digital Signal Processor," *Ohmcon/83 Conference Record*, USA, 1983.
- 143) J. Potts, "New 16/32-Bit Microcomputer Offers 200-ns Performance," Northcon/83 Electronics Show and Convention, USA, 1983.
- 144) R. Simar, "Performance of Harvard Architecture in TMS320," *Mini/Micro West 1983 Computer Conference and Exhibition*, USA, 1983.
- 145) K. McDonough, E. Caudel, S. Magar, and A. Leigh, "Microcomputer with 32-Bit Arithmetic Does High-Precision Number Crunching," *Electronics*, USA, Volume 55, Number 4, pages 105–110, February 1982.
- 146) K. McDonough and S. Magar, "A Single Chip Microcomputer Architecture Optimized for Signal Processing," *Electro/82 Conference Record*, USA, 1982.
- 147) L. Kaplan, "Signal Processing with the TMS320 Family," *Midcon/82 Conference Record*, USA, 1982.
- 148) S. Magar, "Trends in Digital Signal Processing Architectures," *Wescon/82 Conference Record*, USA, 1982.

#### Graphics/Imaging

- 1) J.A. Lindberg, "Color Cell Compression Shrinks NTSC Images," *ESD: Electronic Systems Design Magazine*, USA, Volume 17, Number 10, pages 91–96, October 1987
- S. Ganesan, "A Digitial Signal Processing Microprocessor Based Workstation For Myoelectric Signals," *Fifth International Conference on System Engineering*, USA, Catalog Number 87CH2480–2, pages 427–438, September 1987.
- JU. Pokovny, O. Skoloud, "Digitisation of a Video Signal From a Television For a Microcomputer," *Sdelovaci Tech.*, Czechoslovakia, Volume 35, Number 6, pages 207–211, June 1987.
- M.E. Bukaty, "A Vehicle Identification System For Surveillance Applications," *Topical Meeting on Machine Vision*. Technical Digest Series, USA, Volume 12, pages 106–109, March 1987.

- 5) K.N. Ngan, A.A. Kassim, H.S. Singh, "Parallel Image-Processing System Based on THe TMS32010 Digital Signal Processor," *IEE Proceedings in Electronics*, Great Britain, Volume 134, Number 2, pages 119–124, (March 1987.
- K.N. Ngan, A.A. Kassim, H. Singh, "A TMS32010-Based Fast Parallel Vison Processor," Proceedings of the International Workshop on Industrial Applications of Machine Vision and Machine Intelligence, Catalog Number 87TH0166–9, pages 156–161, February 1987.
- 7) P. Bellamah, "Hardware-Software Increases Video Storage Capacity," *PC Week*, USA, Volume 4, Number 4, page 15, January 27 1987.
- J.M. Younse, "Motion Detection Using the Statistical Properties of a Video Image," Proceedings of SPIE International Society of Optical Engineering, USA, Volume 697, pages 233–243, August 1986.
- 9) T. Gehrels, B.G. Marsden, R.S. McMillan, J.V. Scotti, "Astrometry With a Scanning CCD," *Astronomy Journal*, USA, Volume 91, Number 5, pages 1242–1248, May 1986.
- S. Srinivasan, A.K. Jain, T.M. Chin, "Cosine Transform Block Codec For Images Using TMS32010," *IEEE International Symposium on Circuits and Systems*, USA, Catalog Number 86CH2255-8, Volume 1, pages 299-302, May 1986.
- D.M. Holburn and I.D. Sommerville, "A High-Speed Image Processing System Using the TMS32010," Software and Microsystems, Great Britain, Volume 4, Number 5-6, pages 102–108, October–December 1985.
- 12) C. D. Crowell and R. Simar, "Digital Signal Processor Boosts Speed of Graphics Display Systems," *Electronic Design*, USA, Volume 33, Number 7, pages 205–209, March 1985.
- 13) J. Reimer and A. Lovrich, "Graphics with the TMS32020," WESCON/85 Conference Record, USA, 1985.
- 14) H. Megal and A. Heiman, "Image Coding System A Single Processor Implementation," *MILCOM/85 IEEE Military Communications Conference Record*, USA, 1985.
- 15) G. Gaillat, "The CAPITAN Parallel Processor: 600 MIPS for Use in Real Time Imagery," *Traitement de Signal*, France, Volume 1, Number 1, pages 19–30, October–December 1984.

#### Instrumentation

- G.R. Halsall, D.R. Burton, M.J. Lalor, C.A. Hobson, "A Novel Real-Time Opto-Electronic Profilometer Using FFT Processing," *Proceedings of ICASSP 89*, USA, pages 1634–1637, May 1989.
- A.J. Pratt, R.E. Gander, B.R. Brandell, "Real-Time Median Frequency Estimator," Proceedings of the Ninth Annual Conference of the IEEE Engineering in Medicine and Biology Society, USA, Volume 4, pages 1840–1841, November 1987.
- D.Y. Cheng, A. Gersho, "A Fast Codebook Search Algorithm For Nearest-Neighbor Pattern Matching," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243–4, Vol 1, pages 265–268, April 1986.
- Y. Chikada, M. Ishiguro, H. Hirabayashi, M. Morimoto, K. Morita, T. Kanazawa, H. Iwashita, K. Nakazima, S. Ishikawa, T. Takahashi, K. Handa, T.Kazuga, S. Okumura, T. Miyazawa, K. Miura, S. Nagasawa, "A Very Fast FFT Spectrum Analyzer For Radio

Astronomy," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243–4, Volume 4, pages 2907–2910, April 1986.

- 5) R.C. Wittenberg, "Four Microprocessors Power Multifunction Analyzer," *Electronic Engineering Times*, USA, Number 306, page 30, November 1984.
- 6) D. Lee, T. Moran, and R. Crane, "Practical Considerations for Estimating Flaw Sizes from Ultrasonic Data," *Materials Evaluation*, Volume 42, Number 9, pages 1150–1158, August 1984.
- S. Magar, R. Hester, and R. Simpson, "Signal-Processing c Builds FFT-Based Spectrum Analyzer," *Electronic Design*, USA, Volume 30, Number 17, pages 149–154, August 1982.

#### Voice/Speech

- A. Aktas, H. Hoge, "Multi-DSP and VQ-ASIC Based Acoustic Front-End for Real-Time Speech Processing Tasks," *Proceedings of EUROSPEECH 89*, pages 586–589, September 1989.
- 2) D. Bergmann, D. Boillon, F. Bonifacio, R. Breitschadel, "Experimental Speech Input/ Output System," *Proceedings of ICASSP 89*, USA, pages 1138–1141, May 1989.
- J. DellaMorte, P.E. Papamichalis, "Full-Duplex Real-Time Implementation of the FED-STD-1015 LPC-10e Standard V.52 on the TMS320C25," *Proceedings of* SPEECH TECH 89, pages 218–221, May 1989.
- B.I. Pawate, G.R. Doddington, "Implementation of a Hidden Markov Model-Based Layered Grammar Recognizer," *Proceedings of ICASSP 89*, USA, pages 801–804, May 1989.
- 5) P.E. Papamichalis, "High Quality Speech Coding: Some Recent Algorithms," *Proceedings of SPEECH TECH 89*, pages 329–333, May 1989.
- 6) J.C. Ventura, "Digital Audio Gain Control for Hearing Aids," *Proceedings of ICASSP* 89, USA, pages 2049–2052, May 1989.
- 7) N. Matsui, H. Ohasi, "DSP-Based Adaptive Control of a Brushless Motor," *IEEE Industry Application Society Annual Meeting*, USA, October 1988.
- A. Albarello, R. Breitschaedel, A. Ciaramella, E. Lenormand, "Implementation of an Acoustic Front-End For Speech Recognition," *CSELT Technical Report*, Italy, Volume 16, Number 5, pages 455–459, August 1988.
- 9) D. Curl, "Voice Over Data Means More For Your Money," *Communications*, Great Britain, Volume 5, Number 8, pages 27–29, August 1988.
- H. Hanselman, H. Henrichfreise, H. Hostmann, A. Schwarte, "Hardware/Software Environment for DSP-Based Multivariable Control," *12th. IMACS World Congress*, July 1988.
- J.B. Attili, M. Savic, J.P. Campbell, Jr., "A TMS32020-Based Real Time Text-Independent, Automatic Speaker Verification System," *Proceedings of ICASSP 88*, USA, Volume S, page 599, April 1988.
- 12) D. Chase, A. Gersho, "Real-Time VQ Codebook Generation Hardware For Speech Processing," *Proceedings of ICASSP 88*, USA, April 1988.
- T. Kohonen, K. Torkkola, M. Shozaki, J. Kangas, O. Venta, "Phonetic Typewriter for Finnish and Japanese," *Proceedings of ICASSP 88*, USA, Volume S, page 607, April 1988.

- 14) I. Lecomte, M. Lever, L. Lelievre, M. Delprat, A. Tassy, "Medium Band Radio Communications," Proceedings of ICASSP 88, USA, April 1988.
- J.B. Reimer, K.S. Lin, "TMS320 Digital Signal Processors in Speech Applications," Proceedings of SPEECH TECH '88, April 1988.
- 16) M. Smmendorfer, D. Kopp, H. Hackbarth, "A High-Performance Multiprocessor System for Speech Processing Applications," *Proceedings of ICASSP 88*, USA, Volume V, page 2108, April 1988.
- 17) P. Vary, K. Hellwig, R. Hoffmann, R.J. Sluyter, C. Garland, M. Russo, "Speech Codec for the European Mobile Radio System," *Proceedings of ICASSP 88*, USA, Volume S, page 227, April 1988.
- A. Hunt, "A Speaker-Independent Telephone Speech Recognition System: The VCS TeleRec," Speech Technology, USA, Volume 4, Number 2, pages 80–82, March-April 1988.
- 19) R.A. Sukkar, J.L. LoCicero, J.W. Picone, "Design and Implementation of a Robust Pitch Detector Based on a Parallel Processing Technique," *IEEE Journal of Selected Areas* of Communications, USA, Volume 6, Number 2, pages 441–451, February 1988.
- 20) A.Z. Baraniecki, "Digital Coding of Speech Algorithms and Architecture," *Proceedings* of *IECON* '87, November 1987.
- 21) G.R. Steber, "Audio Frequency DSP Laboratory on a Chip-TMS32010," *Proceedings* of *IECON* '87, Volume 2, pages 1047–1051, November 1987.
- 22) S.H. Kim, K.R. Hong, H.B. Han, W.H. Hong, "Implementation of Real Time Adaptive Lattice Predictor on Digital Signal Processor," *Proceedings of TENCON 87*, South Korea, Volume 3, pages 1131–1135, August 1987.
- 23) J.B. Reimer, M.L. McMahan, W.W. Anderson, "Speech Recognition For a Low Cost System Using a DSP," Digest of Technical Papers for 1987 International Conference on Consumer Electronics, June 1987.
- 24) A. Ciaramella, G. Venuti, "Vector Quantization Firmware For an Acoustical Front-End Using the TMS32020," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 4, pages 1895–1898, April 1987.
- G.A. Frantz, K.S. Lin, "A Low Cost Speech System Using the TMS320C17," Proceedings of SPEECH TECH '87, pages 25–29, April 1987.
- 26) Z. Gorzynski, "Realtime Multitasking Speech Application on the TMS320," *Microprocessors and Microsystems*, Great Britain, Volume 11, Number 3, pages 149–156, April 1987.
- 27) P. Papamichalis, D. Lively, "Implementation of the DOD Standard LPC-10/52E on the TMS320C25," *Proceedings of SPEECH TECH* '87, pages 201–204, April 1987.
- 28) B.I. Pawate, M.L. McMahan, R.H. Wiggins, G.R. Doddington, P.K. Rajasekaran, "Connected Word Processor on a Multiprocessor System," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 2, pages 1151–1154, April 1987.
- 29) S. Roucos, A. Wilgus, W. Russell, "A Segment Vocoder Algorithm For Real-Time Implementation," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 4, pages 1949–1952, April 1987.
- 30) H. Yeh, "Adaptive Noise Cancellation For Speech With a TMS32020," Proceedings of ICASSP 87, USA, Catalog Number 87CH2396-0, Volume 2, pages 1171–1174, April 1987.

- R. Conover, D. Gustafson, "VLSI Architecture For Cepstrum Calculations," 1987 IEEE Region 5 Conference, USA, Catalog Number 87CH2383-8, pages 63–64, March 1987.
- 32) K. Field, A. Derr, L. Cosell, C. Henry, M. Kasner, J. Tiao, "A Single Board Multrate APC Speech Coding Terminal," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 2, pages 960–963, April 1987.
- 33) H. Brehm, W. Stammler, "Description and Generation of Sperically Invariant Speech-Model Signals," *Signal Processing, Netherlands*, Volume 12, Number 2, pages 119–141, March 1987.
- 34) A.Z. Baraniecki, "Digital Coding of Speech Algorithms and Architectures," *Proceedings of IECON* '87, Volume 2, pages 977–984, 1987.
- 35) B. Flocon, P. Lockwood, J. Sap, L. Sauter, "MARIPA: Speaker Independent Recognition of Speech on IBM-PC," *Eighth International Conference on Pattern Recognition*, Catalog Number 86CH2342-4, pages 893–895, October 1986.
- 36) M.T. Reilly, "A Hybridized Linear Prediction Code Speech Synthesizer," Conference Records for MILCOM 86, USA, Catalog Number 86CH2323-4, Volume 2, 32.5/1–5, October 1986.
- 37) K. Torkkola, H. Riittinen, T. Kohonen, "Microprocessor-Based Word Recognizer For a Large Vocabulary," *Eighth International Conference on Speech Recognition Proceed*ings, Catalog Number 86CH2342-4, pages 814–816, October 1986.
- 38) C.H. Lee, D.Y. Cheng, D.A. Russo et al, "An Integrated Voice-Controlled Voice Messaging System," *Proceedings of Speech Technology 86*, April 1986.
- 39) Kun-Shan Lin and G.A. Frantz, "A Survey of Available Speech Hardware for Computer Systems," *Proceedings of Speech Technology 86*, April 1986.
- 40) L.R. Morris, "Software Engineering for an IBM PC/TI-SPEECH Realtime Digital Speech Spectrogram Production System," *Proceedings of Speech Technology 86*, April 1986.
- K. Torkkola, H. Riittinen, "A Microprocessor-Based Recognition System For Large Vocabularies," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243-4, Volume 1, pages 333–337, April 1986.1)
- 42) Z. Gorzynski, "Real Time Software Engineering on the TMS320: Application in a Pitch Detector Implementation," *International Conference on Speech Input/Output; Techniques and Applications*, Conference Publication Number 258, pages 270–275, March 1986.
- 43) S. Ganesan, M.O. Ahmad, "A Real Time Speech Signal Processor," *Proceedings of the ISMM Internal Symposium*, pages 46–49, February 1986.
- 44) L. Gutcho, "DECtalk-a Year Later," *Speech Technology*, Volume 3, Number 1, pages 98–102, August–September 1985.
- B. Bryden, H.R. Hassanein, "Implementation of a Hybrid Pitch-Excited/Multipulse Vocoder for Cost-Effective Mobile Communications," *Proceedings of Speech Technology* 85, April 1985.
- 46) M. McMahan, "A Complete Speech Application Development Environment," *Proceed*ings of SPEECH TECH 85, pages 293–295, April 1985.
- 47) H. Hassanein and B. Bryden, "Implementation of the Gold-Rabiner Pitch Detector in a Real Time Environment Using an Improved Voicing Detector," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, 1985.

- 48) K. Lin and G. Frantz, "Speech Applications with a General Purpose Digital Signal Processor," *IEEE Region 5 Conference Record*, USA, March 1985.
- 49) K. Lin and G. Frantz, "Speech Applications Created by a Microcomputer," *IEEE Potentials*, USA, December 1985.
- 50) M. Malcangi, "Programmable VLSI's for Vocal Signals," *Electronica Oggi*, Italy, Number 10, pages 103–113, October 1984.
- 51) V. Kroneck, "Conversing with the Computer," *Elektrotechnik*, Germany, Volume 66, Number 20, pages 16–18, October 1984.
- 52) P.K. Rajasekaran and G.R. Doddington, "Real-Time Factoring of the Linear Prediction Polynomial of Speech Signals," *Digital Signal Processing – 1984: Proceedings of the International Conference*, pages 405–410, September 1984.
- 53) M. Hutchins and L. Dusek, "Advanced ICs Spawn Practical Speech Recognition," *Computer Design*, USA, Volume 23, Number 5, pages 133–139, May 1984.
- 54) E. Catier, "Listening Cards or Speech Recognition," *Electronique Industrielle*, France, Number 67, pages 72–76, March 1984.
- 55) O. Ericsson, "Special Processor Did Not Meet Requirements Built Own Synthesizer," *Elteknik Aktuell Elektronik*, Sweden, Number 3, pages 32–36, February 1984.
- 56) H. Strube, "Synthesis Part of a 'Log Area Ratio' Vocoder Implemented on a Signal-Processing Microcomputer," *IEEE Transactions on Acoustics, Speech and Signal Processing*, USA, Volume ASSP-32, Number 1, pages 183–185, February 1984.
- 57) B. Bryden and H. Hassanein, "Implementation of Full Duplex 2.4 Kbps LPC Vocoder on a Single TMS320 Microprocessor Chip," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, 1984.
- 58) M. Dankberg, R. Iltis, D. Saxton, and P. Wilson, "Implementation of the RELP Vocoder Using the TMS320," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, 1984.
- 59) A. Holck and W. Anderson, "A Single-Processor LPC Vocoder," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, 1984.
- 60) N. Morgan, "Talking Chips," McGraw-Hill, 1984.
- 61) A. Kumarkanchan, "Microprocessors Provide Speech to Instruments," *Journal of Institute of Electronic and Telecommunication Engineers*, India, Volume 29, Number 12, December 1983.
- 62) L. Dusek, T. Schalk, and M. McMahan, "Voice Recognition Joins Speech on Programmable Board," *Electronics*, USA, Volume 56, Number 8, pages 128–132, April 1983.
- 63) J.R. Lineback, "Voice Recognition Listens For Its Cue," *Electronics*, USA, Volume 56, Number 1, page 110, January 1983.
- 64) D. Daly and L. Bergeron, "A Programmable Voice Digitizer Using the TI TMS320 Microcomputer," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, 1983.
- 65) W. Gass, "The TMS32010 Provides Speech I/O for the Personal Computer," *Mini/Micro* Northeast Electronics Show and Convention, USA, 1983.
- 66) A. Holck, "Low-Cost Speech Processing with TMS32010," *Midcon/83 Conference Record*, USA, 1983.

- 67) H. Strube, R. Wilhelms, and P. Meyer, "Towards Quasiarticulatory Speech Synthesis in Real Time," *Proceedings of EUSIPCO-83 Second European Signal Processing Conference*, Netherlands, 1983.
- 68) T. Schalk and M. McMahan, "Firmware-Programmable μc Aid Speech Recognition," *Electronic Design*, Volume 30, Number 15, pages 143–147, July 1982.

#### Control

- 1) I. Ahmed, "16-Bit DSP Microcontroller Fits Motion Control System Application," *PCIM*, October 1988.
- 2) D. Bursky, "Merged Resources Solve Control Headaches," *Electronic Design*, USA, pp 157–159, October 1988.
- 3) I. Ahmed, "Implementation of Self Tuning Regulators with TMS320 Family of Digital Signal Processors," *MOTORCON* '88, pages 248–262, September 1988.
- 4) D. Dunnion, M. Stropoli, "Design a Hard-Disk Controller with DSP Techniques," *Electronic Design*, USA, pages 117–121, September 1988.
- 5) R. van der Kruk, J. Scannell, "Motion Controller Employs DSP Technology," *PCIM*, September 1988.
- 6) S.W. Yates, R.D. Williams, "A Fault Tolerant Multiprocessor Controller For Magnetic Bearings," *IEEE Micro*, USA, Volume 8, Number 4, page 6, August 1988.
- I. Garate, R.A. Carrasco, A.L. Bowden, "An Integrated Digital Controller For Brushless AC Motors Using a DSP Microprocessor," *Third International Conference on Power Electronics and Variable-Speed Drive*, Conference Publication Number 291, Conference Publication Number 291, pages 249–252, July 1988.
- 8) J.M. Corliss, R. Neubert, "DSP Keeps Keep Disk Drive on Track," *Computer Design*, USA, pages 60–65, June 1988.
- 9) Y.V.V.S. Murty, W.J. Smolinski, S. Sivakumar, "Design of a Digital Protection Scheme For Power Transformers Using Optimal State Observers," *IEE Proc. C, Generation Transmission, Distribution*, Great Britain, Volume 135, Number 3, pages 224–230, May 1988.
- R.D. Jackson, D.S. Wijesundera, "Direct Digital Control of Induction Motor Currents," IEE Colloquim on 'Microcomputer Instrumentation and Control Systems in Power Electronics, Great Britain, Digest Number 61, 1/1-3, April 1988.
- 11) A. Lovrich, G. Troullinos, R. Chirayil, "An All Digital Automatic Gain Control," *Proceedings of ICASSP 88*, USA, Volume D, page 1734, April 1988.
- 12) K. Bala, "Running on Imbedded Power," *Electronics Engineering Times*, USA, March 1988.
- 13) I. Ahmed, S. Meshkat, "Using DSPs in Control," Control Engineering, February 1988.
- 14) M. Babb (Editor), "Solving Control Problems With Specialized Processors," Control Engineering, February 1988.
- 15) S. Meshkat, "High-Level Motion Control Programming Using DSPs," Control Engineering, February 1988.
- 16) S. Meshkat, I. Ahmed, "Using DSPs in AC Induction Motor Drives," *Control Engineering*, February 1988.

- 17) J. Tan, N. Kyriakopoulos, "Implemmention of a Tracking Kalman Filter on a Digital Signal Processor," *IEEE Transactions of Industrial Electronics*, USA, Volume 35, Number 1, pages 126–134, February 1988.
- H. Hanselman, "LQG-Control of a Highly Resonant Disc Drive Head Positioning Actuator," *IEEE Transactions on Industrial Electronics*, USA, Volume 35, Number 1, pages 100–104, February 1988.
- 19) I. Ahmed, "DSP Architectures for Digital Control Systems," SATECH 1988, 1988.
- S. Meskat, "Advanced Motion Control Systems," *Intertec Communications* Ventura, CA., 1988.
- I. Ahmed, S. Lundquist, "DSPs Tame Adaptive Control," *Machine Design*, USA, Volume 59, Number 28, pages 125–129, November 1987.
- 22) B.K. Bose, P.M. Szczesny, "A Microcomputer-Based Control and Simulation of an Advanced IPM Synchronous Machine Drive System For Electric Vehicle Propulsion," *Proceedings of IECON* '87, Volume 1, pages 454–463, November 1987.
- 23) Y. Dote, M. Shinojima, R.G. Hoft, "Digital Signal Processor (DSP)-Based Novel Variable Structure Control For Robotic Manipulator," *Proceedings of IECON* '87, Volume 1, pages 175–179, November 1987.
- 24) J.P. Pratt, S. Gruber, "A Real-Time Digital Simulation of Synchronous Machines: Stability Consiferations and Implementation," *IEEE Transactions on Industrial Electronics*, USA, Volume 1E-34, Number 4, pages 483–493, November 1987.
- I. Ahmed, "Deadbeat Controllers and Observers with the TMS320," MOTORCON '87, pages 22–33, September 1987.
- 26) I. Ahmed, S. Lindquist, "Digital Signal Processors: Simplifying High-Performance Control," *Machine Design*, September 1987.
- 27) R.D. Ciskowski, C.H. Liu, H.H. Ottesen, S.U. Rahman, "System Identification: An Experimental Verification," *IBM Journal of Research Developments*, Volume 31, Number 5, pages 571–584, September 1987.
- 28) J.A. Taufiq, R.J. Chance, C.J. Goodman, "On-Line Implementation of Optimised PWM Schemes For Traction Inverter Drives," *International Conference of 'Electric Railway Systems For a New Century*, Conference Publication Number 279, September 1987.
- Y. Dote, M. Shinojima, H. Yoshimura, "Microprocessor-Based Novel Variable Structure Control For Robot Manipulator," *Proceedings of the 10th. IFAC World Congress*, July 1987.
- 30) H. Hanselmann, A. Schwarte, "Generation of Fast Target Processor Code From High Level Controller Descriptions," Presented at 10th. IFAC World Congress, July 1987.
- 31) E. Debourse, "Emergence of DSPs in Machine-Tool Axes Control Systems: Application of Distributed Interpolation Concepts," *Proceedings of the International Workshop on Industrial Automation*, February 1987.
- 32) C. Chen, "The Mathematical Model and Computer Simulation of an LCI Drive," *Electrical Machinery Power Systems*, USA, Volume 13, Number 3, pages 195–206, 1987.
- R.D. Ciskowski, C.H. Liu, H.H. Ottesen, S.U. Rahman, "System Identification: An Experimental Verification," *IBM Journal Research Development*, USA, September 1987.
- H. Hanselmann, "Implementation of Digital Controllers A Survey," Automatica, Volume 23, Number 1, pages 7–32, 1987.

- 35) H. Henrichfreise, W. Moritz, H. Siemensmeyer, "Control of a Light, Elastic Manipulation Device," *Conference on Applied Motion Control*, 1987.
- 36) M.C. Stich, "Digital Servo Algorithm For Disk Actuator Control," Conference on Applied Motion Control, pages 35–41, 1987.
- 37) T. Takeshita, K. Kameda, H. Ohashi, N. Matsui, "Digital Signal Processor Based High Speed Current Control of Brushless Motor," *Electronic Engineering*, Japan, USA, Volume 106, Number 6, pages 42–49, November–December 1986.
- 38) R. Lessmeier, W. Schumacher, W. Leonard, "Microprocessor-Controlled AC-Servo Drives With Synchronous or Induction Motors: Which is Preferable?," *IEEE Transactions On Industry Applications*, USA, September/October 1986.
- 39) R. Alcantara, J. Prado, C Guegen, "Fixed-Point Implementation of the Fast Kalman Algorithm: Using the TMS32010 Microprocessor," *Proceedings of EUSIPCO-86*, Volume 2, pages 1335–1338, September 1986.
- 40) B. Nowrouzian, M.H. Hamza, "DC Motor Control Using a Switched-Capacitor Circuit," *Proceedings of the IASTED International Symposium on High Technology in the Power Industry*, pages 352–356, August 1986.
- 41) N. Matsui, T. Takeshita, "Digital Signal Processor-Based Controllers For Motors," *SICE*, July 1986.
- 42) H. Hanselmann, "Using Digital Signal Processors For Control," *Proceedings of EICON*, 1986.
- 43) H. Hanselman, W. Moritz, "High Banwidth Control of the Head Positioning Mechanism in a Winchester Disc Drive," *Proceedings of IECON*, pages 864–869, 1986.
- 44) R. Cushman, "Easy-to-Use DSP Converter ICs Simplify Industrial-Control Tasks," *Electronic Design*, USA, Volume 29, Number 17, pages 218–228, August 1984.
- 45) W. Loges, "Signal Processor as High-Speed Digital Controller," *Elektronik Industrie*, Germany, Volume 15, Number 5, pages 30–32, 1984.
- 46) W. Loges, "Higher-Order Control Systems with Signal Processor TMS320," *Elektronik*, Germany, Volume 32, Number 25, pages 53–55, December 1983.

#### Military

- V. Lazzari, Quacchia, M. Sereno, E. Turco, "Implementation of a 16 Kbit/s Split Band-Adaptive Predictive Codec For Digital Mobile Radio Systems," *CSELT Technical Reports*, Italy, Volume 16, Number 5, pages 443–447, August 1988.
- 2) P. Papamichalis, J. Reimer, "Implementation of the Data Encryption Standard Using the TMS32010," *Digital Signal Processing Applications*, 1986.

#### **Telecommunications**

- S. Casale, R. Russo, G.C. Bellina, "Optimal Architectural Solution Using DSP Processors for the Implementation of an ADPCM Transcoder," *Proceedings of GLOBECOM* '89, pages 1267–1273, November 1989.
- 2) A. Lovrich and J.B. Reimer, "A Multi-Rate Transcoder," *Transactions on Consumer Electronics*, USA, November 1989.
- J.L. Dixon, V.K. Varma, N.R. Sollenberger, D.W. Lin, "Single DSP Implementation of a 16 Kbps Sub-Band Speech Coder for Portable Communications," *Proceedings of ICASSP 89*, USA, pages 184–187, May 1989.

Digital Signal Processing Applications with the TMS320 Family, Vol. 3

- J.L. So, "Implementation of an NIC (Nearly Instantaneous Companding) 32 Kbps Transcoder Using the TMS320C25 Digital Signal Processor," *Proceedings of GLOBE-COM 88*, Section 43.4, November 28 – December 1, 1988.
- 5) V. Lazzari, Quacchia, M. Sereno, E. Turco, "Implementation of a 16 Kbit/s Split Band-Adaptive Predictive Codec For Digital Mobile Radio Systems," *CSELT Technical Reports*, Italy, August 1988.
- 6) V. Del Bello, "Signal Processor For Telephone Functions," *Elettronica Oggi*, Italy, Number 63, pages 155–157, June 1988.
- N. Tamaki, "Studies on Subscriber Line Equalizer Using Decision Feedback Equalizing Circuit," *Transactions of the Institue of Information Communication English B.*, Japan, Volume J71B, Number 5, pages 616–625, May 1988.
- 8) A. Charbonnier, J-P. Petit, "Sub-Band ADPCM Coding for High Quality Audio Signals," *Proceedings of ICASSP 88*, USA, Volume A, page 2540, April 1988.
- 9) D. Chase, A. Gersho, "Real-Time VQ Codebook Generation Hardware for Speech Processing," *Proceedings of ICASSP 88*, USA, Volume 3, pages 1730–1733, April 1988.
- V.K. Jain, S.S. Skrzypkowiak, R.B. Heathcock, "TMS320C25 Based Enhanced ADPCM Transcoder," *Proceedings of ICASSP 88*, USA, Volume S, page 635, April 1988.
- T.C. Jedrey, N.E. Lay, W. Rafferty, "An All Digital 8-DPSK TCM Modem for Land Mobile Satellite Communications," *Proceedings of ICASSP 88*, USA, Volume D, page 1722, April 1988.
- 12) A, Lovrich, G. Troullinos, R. Chirayil, "An All Digital Automatic Gain Control," *Proceedings of ICASSP 88*, USA, Volume D, page 1734, April 1988.
- P. Voros, "High-Quality Sound Coding Within 2x64 Kbit/s Using Instantaneous Dynamic Bit-Allocation," *Proceedings of ICASSP 88*, USA, Volume A, page 2536, April 1988.
- 14) H.P. Widmer, R. Keung, "HF Data Communication For Extremely Low SNR and High Interference Level," *Fourth International Conference on HF Radio Systems and Techniques*, Conference Publication Number 284, pages 33–37, April 1988.
- 15) W.B. Michael, P.D. Hill, "Performance Evaluation of a Real-Time TMS32010-Based Adaptive Noise Canceller (ANC)," *IEEE Transactions on Acousticical Speech Signal Processing*, USA, Catalog Number 86CH2255-8, Volume 3, pages 892–895, March 1988.
- 16) H. Ando, M. Nakaya, H. Hona, I. Iizuka, Y. Horiba, "A DSP Line Equalizer VLSI for TCM Digital Subscriber-Line Transmission," *IEEE Journal of Solid-State Electronics*, USA, Volume 23, Number 1, pages 118–123, February 1988.
- 17) N. Tamaki, "Studies on an Adaptive Line Equalizer For Subscriber Loops," Transactions of the Institute of Electronic Information Communication English B., Japan, Volume J71B, Number 2, pages 172–180, February 1988.
- 18) A. Ayerbe Garcia, J.M. Guell Rabasso, A.L. Villen, J.A. Martinez Ayuso, "ADPCM-32 Kbit/S Coder/Decoder For Telephone Channels," *Mundo Electron.*, Spain, Number 178, pages 103–109, November 1987.
- 19) M. Ishikawa, Y. Tanaka, T Kimura, "An Adaptive Line Equalizer VLSI Using Digital Signal Processing," *IEEE Journal Solid-State Circuits*, USA, Volume 23, Number 3, pages 830–835, November 1987.

- 20) O. Matsubara, K. Yabuta, E. Sato, H. Takatori, "A Switched Capacitor Line Equalizer For Digital Subscriber Loop Transmission," *Conference Record of GLOBECOM Tokyo* '87, Japan, Volume 3, pages 1746–1751, November 1987.
- 21) Mills, J.D., V.P. Telang, C.E. Rohrs, "A Data and Voice System For The General Service Telephone Network," *Proceedings of IECON '87*, Volume 2, pages 1143–1148, November 1987.
- 22) C. Nuthalapati, "A FET Processor Based Phase Noise Measurement System For Radar ATE," *Proceedings of AUTOTESTCON* '87, Catalog Number 87CH2510-6, pages 47–51, November 1987.
- 23) N. Tamaki, S. Sugimoto, F. Mano, "A Line Terminating Circuit Using the DSP Technique," Conference Records of GLOBECOM Tokyo '87, Japan, Volume 3, pages 1731–1735, November 1987.
- 24) G.J. Saulnier, W.A. Haskins, P. Das, "Tone Jammer Suppression in a Direct Sequence Spread Sprectrum Receiver Using Adaptive Lattice and Transversal Filters," *Conference Records of MILCOM 87*, USA, Volume 1, pages 123–127, October 1987.
- 25) R.N. Bera, K.S. Rattan, "Real-Time Simulation of the Unmanned Research Vehicle Using Multi-Rate Sampling," *Fifth International Conference on System Engineering*, USA, Catalog Number 87CH2480-2, pages 573–578, September 1987.
- 26) D. Shear, "Design and Build a Transponder Using DSP Tools. (A Related Article on the Functional Capability of the Acoustic Transponder)," *EDN: Electronic Design News*, USA, Volume 32, Number 18, pages 137–148, September 1987.
- 27) S.H. Kim, K.R. Hong, H.B. Han, W.H. Hong, "Implementation of Real Time Adaptive Lattice Predictor on Digital Signal Processor," *Proceedings of TENCON 87*, South Korea, Volume 3, pages 1131–1135, August 1987.
- 28) W. Mattern, "Multifrequency Communications Channel Decoder With The Type TMS32010 Signal Processor Circuit," *Electronics Industry*, France, Number 127, Supplement Number 13, pages 29–33, June 1987.
- 29) A. Ciaramella, G. Venuti, "Vector Quantization Firmware For an Acoustical Front-End Using the TMS32020," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 4, pages 1895–1898, April 1987.
- 30) M.J. Pettitt, D. Remedios, A.W. Davis, A. Hadjifotiou, S. Wright, "A Coherent Transmission System Using DFB Lasers and Phase Diversity Reception," *IEE Colloqium on 'High Capacity Fibre Optic Systems'*, Great Britain, Digest Number 23, 9/1–5, February 1987.
- 31) G.J. Saulnier, K. Yum, P. Das, "The Suppression of Tone-Jammers Using Adaptive Lattice Filtering," *IEEE International Conference on Communications* '87, USA, Volume 2, pages 869–873, June 1987.
- 32) H.H. Lu, D. Hedberg, B. Fraenkel, "Implementation of High-Speed Voiceband Data Modems Using The TMS320C25," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 4, pages 1915–1918, April 1987.
- 33) S. Ono, N. Kondoh, M. Kobayashi, M. Hata, "A New Automatic Equalizer For Digital Subscriber Loops," *Electronics and Communications in Japan*, Part 1, Japan, Volume 70, Number 4, pages 93–102, April 1987.

- 34) J.M. Perl, M. Aharoni, "TMS32010 Implementation of an Improved Kineplex Type HF Modem," *Proceedings of MELECON*, Catalog Number 87CH2425–7, pages 135–140, March 1987.
- 35) R. Schwarze, W. Tobergte, "Digital Signal Processors in Data Transmission," *Electronik*, Germany, Volume 36, Number 3, pages 73–78, February 1987.
- 36) J.I. Statman, E.R. Rodenmich, "Parameter Estimation Based on Doppler Frequency Shifts," *IEEE Transactions on Aerospace and Electronic Systems*, USA, Volume AES-23, Number 1, pages 31–39, January 1987.
- 37) R. Komiya, K. Yoshida, N. Tamaki, "The Loop Coverage Between TCM and Echo Canceller Under Various Noise Considerations," *IEEE Transactions on Communications*, USA, Volume COM-34, Number 11, pages 1058–1067, November 1986.
- I. Ahmed, A. Lovrich, "Adaptive Line Enhancer Using the TMS320C25," Conference Records of Northcon/86, USA, 14/3/1–10, September/October 1986.
- 39) H. Brehm, W. Stammler, M. Warner, "Design of a Highly Flexible Digital Simulator For Narrowband Fading Channels," *Proceedings of EUSIPCO-86*, Volume 2, pages 1113–1116, September 1986.
- 40) J.M. Perl, A. Bar, J. Cohen, "TMS-320 Implementation of a x2400 BPS V.26 Modem," *Proceedings of EUSIPCO-86*, Volume 2, pages 1121–1124, September 1986.
- 41) C.R. Spitzer, "All-Digital Jets Are Taking Off," *IEEE Spectrum*, USA, Volume 23, Number 9, pages 51–56, September 1986.
- 42) D. Boudreau, "2400 BPS TMS32010 Modem Implementation For Mobile Satellite Applications," *Proceedings of the Thirteenth Biennial Symposium on Communications*, Canada, Volume B-3, pages 1–4, June 1986.
- 43) R. Chirayil, A. Lovrich, G. Troullinos, "2400 BPS Modem Implementation Using a General Purpose DSP," *Digest of Technical Papers for 1986 International Conference on Consumer Electronics*, pages 110–111, June 1986.
- 44) D. Hanke, K. Wilhelm, H. Meyer, "Development and Application of In-Flight Simulator For Flying Qualities Research at DFVLR," *Proceedings of NAECON 1986*, USA, Catalog Number 86CH2307-7, Volume 2, pages 490–498, May 1986.
- 45) P.D. Hill, W.B. Mikhael, "Performance Evaluation of a Real-Time TMS32010-Based Adaptive Noise Filter," *Proceedings of 1986 IEEE International Symposium on Circuits and Systems*, USA, Volume 36, Number 3, pages 411–412, May 1986.
- 46) S.M. Kuo, M.A. Rodriquez, "Implementation of an Adaptive Frequency Sampling Line Enhancer," *Proceedings of 1986 IEEE International Symposium on Circuits and Systems*, USA, Catalog Number 86CH2255-8, Volume 3, pages 896–899, May 1986.
- 47) G. Troullinos, J. Bradley, "Split-Band Modem Implementation Using The TMS32010 Digital Signal Processor," Conference Records of Electro/86 and Mini/Micro Northeast, USA, 14/1/1–21, May 1986.
- 48) R. Vemula, E. Lee, "A Microprocessor-Based Noise Cancellor For The Cockpit," Proceedings of NAECON 1986, USA, Catalog Number 86CH2307-7, Volume 4, pages 1323–1327, May 1986.
- 49) C.R. Cole, A. Haoui, P.L. Winship, "A High-Performance Digital Voice Echo Canceller on a SINGLE TMS32020," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243-4, Volume 1, pages 429–432, April 1986.

- 50) F.L. Kitson, K.A. Zeger, "A Real-Time ADPCM Encoder Using Variable Order Prediction (Speech)," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243-4, Volume 2, pages 825–828, April 1986.
- 51) G. Mirchandani, R.C. Gaus, Jr., L.K. Bechtel, "Performance Characteristics of a Hardware Implementation of The Cross-Talk Resistant Adaptive Noise Canceller," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243-4, Volume 1, pages 93–96, April 1986.
- 52) G.S. Muller, C.K. Pauw, "Acoustic Noise Cancellation," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243-4, Volume 2, pages 913–916, April 1986.
- 53) J. Rothweiler, "Performance of a Real Time Low rate Voice Codec," Proceedings of ICASSP 86, USA, Catalog Number 86CH2243-4, Volume 4, pages 3039–3042, April 1986.
- 54) P.J. Wilson, J.M. Puetz, A.V. McCree, D.T. Wang, "An Integrated Voice Codec and Echo Canceller Implemented in a Single DSP Processor," *Proceedings of ICASSP 86*, USA, Catalog Number 86CH2243-4, Volume 2, pages 1333–1336, April 1986.
- 55) G. Albertengo, S. Benedetto, E. Biglieri, "A DSP Application: An Adaptive Echo Canceller," *Proceedings of the IASTED International Symposium: Modelling, Identification, and Control, MIC '86*, pages 69–72, February 1986.
- 56) A.W. Davis, S. Wright, M.J. Pettitt, J.P. King, K. Richards, "Coherent Optical Receiver For 680 Mbit/S Using Phase Diversity," *Electron. Lett.*, Great Britain, Volume 22, Number 1, pages 9–11, January 1986.
- 57) C.R. Cole, A. Haoui, P.L. Winship, "A High-Performance Digital Voice Echo Canceller on a Single TMS32020," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, 1986.
- 58) H. Hanselman, W. Moritz, "High Bandwidth Control of the Head Positioning Mechanism in a Winchester Disc Drive," *Proceedings of IECON*, 1986.
- Sleeper Product "A Combo Voice/Data I/O Card Awakens Interest," *Electronic Engineering Times*, USA, pages 80–81, November 11, 1985.
- 60) R. Chjirayil, P. Ehlig, J. Bradley, G. Troullinos, "Modem Implementation Using The TMS32010," *Proceedings of the National Communications Forum*, 1985, Volume 39, pages 711–715, September 1985.
- 61) P. Ehlig, "DSP Chip Adds Multitasking Telecomm Capability to Engineering Workstation," *Electronic Design*, USA, Volume 33, Number 10, pages 173–184, May 2, 1985.
- 62) W.J. Christmas, "A Microprocessor-Based Digital Audio Coder and Decoder," International Conference on Digital Processing of Signals in Communications, Number 62, pages 22–26, April 1985.
- 63) J. Reimer, M. McMahan and M. Arjmand, "ADPCM on a TMS320 DSP Chip," *Proceedings of SPEECH TECH 85*, pages 246–249, April 1985.
- 64) P. Mock, "Add DTMF Generation and Decoding to DSP- P Designs," *Electronic Design*, USA, Volume 30, Number 6, pages 205-213, March 1985.
- 65) V. Milutinovic, "4800 Bit/s Microprocessor-Based CCITT Compatible Data Modem," *Microprocessing and Microprogramming*, Volume 15, Number 2, pages 57–74, February 1985.1)
- 66) G. Corsini and P. Terreni, "A Radar Echo Simulator Based on P TMS320," *Proceedings* of MELECON/85 IEEE Mediterranean Electrotechnical Conference (Sponsors: Mayor

of Madrid, Ministers of Industry and Energy, Spanish National Telephone Co.), USA, Volume 2, pages 327–330, 1985.

- 67) T. Fjallbrant, "A TMS320 Implementation of a Short Primary Block ATC-System with Pitch Analysis," *International Conference on Digital Processing of Signals in Communications*, Number 62, pages 93–96, 1985.
- 68) D.P. Kelly and J.L. Melsa, "Syllabic Companding and 32 Kb/s ADPCM Performance," *IEEE International Conference on Communications*, USA, Volume 1, pages 414–417, 1985.
- 69) A. Vaghar, and V. Milutinovic, "An Analysis of Algorithms for Microprocessor Implementation of High-Speed Data Modems," *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, USA, Volume 4, pages 1656–1659, 1985.
- 70) J. Perl, "Channel Coding in a Self-Optimizing HF Modem," International Zurich Seminar on Digital Communications; Applications of Source Coding, Channel Coding and Secrecy Coding: Proceedings, pages 101–106, 1984.
- 71) R. Chirayil, P. Ehlig, "Integrating Low to Medium and High Speed Modems," *Mini-Micro Southwest-84 Computer Conference and Exhibition*, September 1984,

#### Automotive

- 1) Kun-Shan Lin, "Trends of Digital Signal Processing in Automotive," International Congress on Transportation Electronic (CONVERGENCE '88), October 1988.
- 2) K.E. Beck, M.M. Hahn, "A Real-Time Combustion Analysis Instrument," *SAE Technical Paper Series*, USA, February–March 1988.
- 3) M. Payne, "Do Not Disturb: Lotus in Action. (Lotus Racing Cars Use of an Active Suspension System)," *Electronics Weekly*, USA, i20 1394, page 12, January 1988.
- D.A. Williams, S. Oxley, "Application of the Digital Signal Processor to an Automotive Control System," 6th. International Conference on Automotive Electronics, October 1987.
- 5) C.M. Anastasia, G.W. Pestana, "A Cylinder Pressure Sensor for Closed Loop Engine Control," *SAE Technical Paper Series*, February 1987.

#### Consumer

- 1) A. Lovrich and J.B. Reimer, "A Multi-Rate Transcoder," *Digest of Technical Papers for* 1989 International Conference on Consumer Electronics, June 7–9 1989.
- 2) G.A. Frantz, J.B. Reimer, and R.A. Wotiz, "Julie, The Application of DSP to a Product," *Speech Tech Magazine*, USA, September 1988.
- 3) J.B. Reimer and G.A. Frantz, "Customization of a DSP Integrated Circuit for a Customer Product," *Transactions on Consumer Electronics*, USA, August 1988.
- 4) J.B. Reimer, P.E. Nixon, E.B. Boles, and G.A. Frantz, "Audio Customization of a DSP IC," *Digest of Technical Papers for 1988 International Conference on Consumer Electronics*, June 8–10 1988.
- 5) H. Mitschke, "Video Recorder: Picture From A Store," *Funschau*, West Germany, Number 9, pages 56–58, April 1988.
- 6) J.B. Reimer, P.E. Nixon, E.B. Boles, G.A. Frantz, "Audio Customization of a DSP IC," Digest of Technical Papers for 1987 International Conference on Consumer Electronics, June 1987.

7) G.R. Steber, "Audio Frequency DSP Laboratory on a Chip-TMS32010," *Proceedings* of *IECON* '87, Volume 2, pages 1047–1051, November 1987.

#### Industrial

- 1) R.C. Chance, T.A. Taufiq, "A TMS32010 Based Near Optimized Pulse Width Modulated Waveform Generator," *Third International Conference on Power Electronics & Variable Speed Drives*, Conference Publication Number 291, July 1988.
- G. Anwar, R. Horowitz, M. Tomizuka, "Implementation of a MRAC for a Two Axis Direct Drive Robot Manipulator Using a Digital Signal Processor," *American Control Conference*, pages 658–660, June 1988.
- 3) D.E. Luttrell, T.A. Dow, "Control of Precise Positioning System with Cascaded Colinear Actuators," *American Control Conference*, pages 121–126, June 1988.
- 4) Y.V.V.S. Murty, W.J. Smolinski, S. Sivakumar, "Design of a Digital Protection Scheme For Power Transformers Using Optimal State Observers," *IEE Proc. C, Generation Transmission, Distribution,* Great Britain, Volume 135, Number 3, pages 224–230, May 1988.
- 5) M. Ruscio, M. Santoro, M. Adorni, A. Chiaravalloti, "Digital Control System For The Coordinated Boiler/Turbine Control in the ENEL Piombino Power Station," *Elettrotencia*, Italy, Volume 75, Number 3, pages 253–258, March 1988.
- 6) J.A. Taufiq, R.J. Chance, C.J. Goodman, "On-Line Implementation of Optimised PWM Schemes For Traction Inverter Drives," *International Conference of 'Electric Railway Systems For a New Century*', Great Britain, Conference Publication Number 279, pages 63–67, September 1987.
- Y. Dote, M. Shinojima, H. Hoshimura, "Microprocessor-Based Novel Variable Structure Control for Robot Manipulator," *Proceedings of the 10th. IFAC World Congress*, July 1987.
- 8) H. Henrichfriese, W. Moritz, H. Siemensmeyer, "Control of a Light, Elastic Manipulation Device," *Conference on Applied Motion Control*, pages 57–66, 1987.
- 9) Y. Wang, M. Andrews, S. Butner, G. Beni, "Robot-Controller System," 15th Annual Symposium on Incremental Motion Control Systems & Devices, pages 17–26, June 1986.
- 10) R. Cushman, "Easy-to-Use DSP Converter ICs Simplify Industrial-Control Tasks," *Electronic Design*, USA, Volume 29, Number 17, pages 218–228, August 1984.
- P. Rojek and W. Wetzel, "Multiprocessor Concept for Industrial Robots: Multivariable Control with Signal Processors," *Elektronik*, Germany, Volume 33, Number 16, pages 109–113, August 1984.
- 12) G. Farber, "Microelectronics-Developmental Trends and Effects on Automation Techniques," *Regelungstechnik Praxis*, Germany, Volume 24, Number 10, pages 326–336, October 1982.

#### Medical

- F.S. Schlindwein, D.H. Evans, "A Real-Time Autoregressive Spectrum Analyzer for Doppler Ultrasound Signals," *Ultrasound in Medicine and Biology*, Volume 15, Number 3, pages 263–272, 1989
- 2) N. Dillier, "Programmable Master Hearing Aid With Adaptive Noise Reduction Using A TMS32020," *Proceedings of ICASSP 88*, USA, Volume A, page 2508, April 1988.

- P.B. Knapp, H.S. Lusted, "A Real-Time Digital Signal Processing System for Bioelectric Control of Music," *Proceedings of ICASSP 88*, USA, Volume A, page 2556, April 1988.
- 4) R.B. Knapp, B. Townshend, "A Real-Time Digital Signal Processing System for an Auditory Prosthesis," *Proceedings of ICASSP 88*, USA, Volume A, page 2493, April 1988.
- 5) L.R. Morris, P.B. Barszczewski, "Design and Evolution of a Pocket-Sized DSP Speech Processing System for a Cochlear Implant and Other Hearing Prosthesis Applications," *Proceedings of ICASSP 88*, USA, Volume A, page 2516, April 1988.
- 6) T.J. Sullivan, S.M. Natarajan, "VLSI Based Design of a Battery-Operated Digital Hearing Aid," *Proceedings of ICASSP 88*, USA, Volume A, page 2512, April 1988.
- 7) A.J. Pratt, R.E. Gander, B.R. Brandell, "Real-Time Median Frequency Estimator," *Proceedings of the Ninth Annual Conference of the IEEE Engineering in Medicine and Biology Society*, USA, November 1987.
- H. Xu, Y.H. Liang, L.G. Zhou, "The Real-Time Realization of Fetal ECG Heart Rate Monitor by Adaptive System," *Proceedings of the Ninth Annual Conference of the IEEE Engineering in Medicine and Biology Society*, USA, (Catalog Number 87CH2513-0), Volume 3, pages 1662–1663, November 1987.
- 9) L.R. Morris, page Braszczewski, J. Bosloy, "Algorithm Selection and Software Time/ Space Optimisation for a DSP Micro-Based Speech Processor For a Multi-Electrode Cochlear Implant," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 2, pages 972–975, April 1987.
- K.C. McGill, K.L. McMillan, "A Smart Trigger For Real-Time Spike Classification," Proceedings of the Eighth Annual Conference of the IEEE Engineering in Medicine and Biology Society, USA, Catalog Number 86CH2368-9, Volume 1, pages 275–278, No-vember 1986.
- 11) C. Murphy, page Rolfe, "Application of the TMS320 Signal Processor For The Real-Time Processing of The Doppler Ultasound Spectra," *Proceedings of the Eighth Annual Conference of the IEEE/Engineering in Medicine and Biology*, USA, Catalog Number 86CH2368-9, Volume 2, pages 1175–1178, November 1986.
- 12) "Innovations: Digital Hearing Aid," IEEE Spectrum, USA, 22 December 1985.
- 13) A. Casini, G. Castellini, P.L. Emiliani, and S. Rocchi, "An Auxiliary Processor for Biomedical Signals Based on a Signal Processing Chip," *Digital Signal Processing – 1984: Proceedings of the International Conference*, pages 228–232, September 1984.
- 14) T.R. Myers, "A Portable Digital Speech Processor for an Auditory Prosthesis," Wescon/84 Conference Record, USA, 1984.

#### **Development Support**

- 1) M. Karjalainen, "A LISP-Based High-Level Programming Environment for the TMS320C30," *Proceedings of ICASSP 89*, USA, pages 1150–1153, May 1989.
- B.C. Mather, "Digital Filter Design Package (DFP2), Version 2.12," *IEEE Spectrum*, USA, Volume 25, Number 7, page 16, July 1988.
- 3) R. Weiss, "PC Package Ends DSP Drugery. (Monarch Software Package, Digital Signal Processing)," *Electronic Engineering Times*, USA, Number 494, p. 57, July 1988.
- 4) A. Kohl, "PC Development Environment For Signal Processors," *Elektron. Prax.*, West Germany, Volume 23, Number 4, April 1988.

- R. Simar, Jr., A. Davis, "The Application of High-Level Languages to Single-Chip digital Signal Processors," *Proceedings of ICASSP 88*, USA, Volume 3, pages 1678–1681, April 1988.
- 6) A. Bindra, "New chips, Tools For Signal Processing on Tap: DSP Seminar Attracts Third-Party Developers," *Electronic Engineering Times*, USA, Number 470, page 6, January 1988.
- R.J. Chance, "Simulation of Multiple Digital Signal Processor Systems," *Journal of Microcomputer Applications*, Great Britain, Volume 11, Number 1, pages 1–19, January 1988.
- 8) A. Kohl, "Pascal and C-Compilers for the Type TMS320C25 Signal Processor," *Elektron. Ind.*, West Germany, Volume 19, Number 4, pages 58,60,62, 1988.
- R.J. Chance, B.S. Jones, "A Combined Software/Hardware Development Tool For The TMS32020 Digital Signal Processor," *Journal of Microcomputer Applications*, Great Britain, Volume 10, Number 3, pages 179–197, July 1987.
- M.A. Zissman, G.C. O'Leary, D.H. Johnson, "A Block Diagram For a Digital Signal Processing MIMD Computer," *Proceedings of ICASSP 87*, USA, Catalog Number 87CH2396-0, Volume 4, pages 1867–1870, April 1987.
- 11) M.J. Tracy, "Forth as a Language For Digital Signal Processing," 1987 Rochester Forth Conference on Comparative Computer Architectures, USA, Volume 5, Number 1, pages 221–224, 1987.
- 12) A. Gharahgozlou, M. Banaouas, E. Babani, "Software Development For a Microprocessor on a 'Host' Computer," *Electronic Industry*, France, Number 115, pages 61–64, November 1986.
- D.R. Campbell, C. Canning, K. Miller, "Crossassembler For The TMS32010 Digital Signal Processor," *Microprocessors and Microsystems*, Great Britain, Volume 10, Number 8, pages 434–441, October 1986.
- 14) J. Chance, "Simulation Experiences in the Development of Software For Digital Signal Processors," *Microprocessors and Microsystems*, Great Britain, Volume 10, Number 8, pages 419–426, October 1986.
- 15) A.C.P. van Meer, "TMS32010 Evaluation Module Controller," *Einhoven University of Technology, Report Number EUT-86,E–162,* 42 pages, October 1986.
- 16) S.E. Reyer, "A Demonstration Unit For Digital Signal Processing Development and Experimentation," *Proceedings of IECON '86*, Catalog Number 86CH2334-1, Volume 2, pages 641–646, September/October 1986
- 17) J.R. Parker, "A Subset FORTRAN Compiler For a Modified Harvard Architecture," *SIGPLAN Not*, USA, Volume 21, Number 9, pages 57–62, September 1986.
- 18) H. Harrison, "A High-Level Language Programming Environment for Speech and Signal Processing," *Proceedings of Speech Technology 86*, April 1986.
- 19) S. Suehiro, K. Sugimoto, "Forth Machine With Hardware Interpreter Designed to Increase Execution Speed," *Nekkei Electron.*, Japan, Number 396, pages 213–245, 1986.
- 20) G. Frantz and K. Lin, "The TMS320 Family Design Tools," *Proceedings of SPEECH TECH 85*, pages 238–240, April 1985.
- R. Schafer, R. Merseraeau, and T. Barnwell, "Software Package Brings Filter Design to PCs," *Computer Design*, USA, Volume 23, Number 13, pages 119–125, November 1984.

Digital Signal Processing Applications with the TMS320 Family, Vol. 3

- 22) G. Pawle and T. Faherty, "DSP/Development Board Offers Host Independence," *Computer Design*, USA, Volume 23, Number 12, pages 109–116, October 15, 1984.
- 23) R. Mersereau, R. Schafer, T. Barnwell, and D. Smith, "A Digital Filter Design Package for PCs and TMS320," *MIDCON/84 Electronic Show and Convention*, USA, 1984.
- 24) R. Cushman, "Sophisticated Development Tool Simplifies DSP-Chip Programming," *Electronic Design*, USA, Volume 28, Number 20, pages 165–178, September 1983.
- 25) W. Gass and M. McMahan, "Software Development Techniques for the TMS320," SOUTHCON/83 Electronics Show and Convention, USA, 1983.
- 26) R. Wyckoff, "A Forth Simulator for the TMS320 IC," *Rochester Forth Applications Conference*, USA, pages 141–150, June 1983.

#### Index

## A

a/d converter 351 adaptive filter implementation 191 adaptive predictor 196 addressing modes 39 applications 26, 43 benchmarks 29, 47 biquad implementation 45 DCT transforms 53 digital filtering 26 FFT transforms 53 graphics 423 graphics/image processing 29, 47 hardware 333 instrumentation 29 numeric processing 29 telecommunications 27, 47, 401 applications board ('C30) 467 architecture 15 buses 37 CPU 37 dedicated hardware multiplier 16 external interfaces 24 Harvard architecture 15 instruction cycle 16 peripherals 37 pipelining 15, 24 TMS320C30 34 arctangent functions 283 auxiliary registers 37

### B

bank switching 345 bibliography 533 bit reversal 287 buses 37 expansion 350 primary 337

### C

C callable functions 151 C compiler, libraries 232 C compiler 74 CELP speech coder 403 clock oscillator 356 complex array bit reversal 287 complex conjugate array multiples 286 contents (of this applications book) 8 CPU auxiliary registers 37 organization 36

## D

d/a converter 353 DCT transforms 169 DCT transforms 53 development systems 8 divide functions 284 DMA 24 documents 8 doublelength math 144, 146, 147 DSP architecture 15, 34

characteristics 13



echo canceller 197 error analysis 148 expansion bus 350 exponential functions 282

external interfaces ('C30) 24



family of processors (320) 5, 11 features first generation TMS320 17 second generation TMS320 19 third generation TMS320 22, 33 TMS320C14/E14 6 TMS320C2x 6 TMS320C50 7 FFT transforms 53, 287 finite impulse response filter (see FIR) FIR filter 13, 26, 44 floating point conversions 287 doublelength arithmetic 137 format converter (IEEE) 365 formats 38, 139 floating point coverter (IEEE) 365 function approximation 279



Gas Light Software 290 graphic application 423



hardware applications 333 hardware development systems 8, 26 hardware multiplier 16 hartley transforms 67, 70 Harvard architecture 15



integer arithmetic 285 integer formats 38 interface categories ('C30) 335 inverse functions 280



linear algebra routines 288 LMS algorithm 199



memory, organization 35 multiply functions 284

N

natural log functions 283 noise canceller 198 non-linear equation approximation 280



overview of book 3



peripherals 37 peripherals ('C30) 24 pipelining 15, 24, 40 polynomial approximation 279 primary bus 337



read cycle timing 476, 478 ready generation 341 real-time processing 13 references 8 reset signal 357 roundoff noise model 225

# S

serial port 359 sine/cosine functions 282 singlelength math 142, 145 software floating-point formats 38 integer formats 38 TMS320C25 21 software development systems 8, 26, 41 speech coder 403 SPOX 403, 407 square root functions 280 SRAM, dual port 470 stock market example 14



telecommunications 401 three-D graphics system 423 TMS320C30 applications board 467 TMS34010 graphics processor 441



vector primitive 287 vector utilities 286



wait states 337 write cycle timing 476



XDS1000 system 362





- -