

TMS320C5x



Digital Signal Processing Products



•

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Texas Instruments products are not intended for use in life-support appliances, devices, or systems. Use of a TI product in such applications without the written consent of the appropriate TI officer is prohibited.

Copyright © 1990, Texas Instruments Incorporated

1	Introduction
2	Pinouts and Signal Descriptions
3	Architecture
4	Assembly Language Instructions
5	Peripherals
6	Memory
7	Software Applications
Α	Electrical Specifications
В	External Interface Timings
С	TMS320C5x System Migration
D	TMS320C5x Development Tools
E	XDS510 Design Considerations
F	Memories, Analog Converters, Sockets, and Crystals
G	ROM Codes
H	Device and Development Support Tool Nomenclature

. .

•

Appendix A Electrical Specifications

Provides design documentation for the TMS320C50 and TMS320C51 devices. This data is based upon design goals and modeling information.

Appendix B External Interface Timing

Provides functional timing of operation on the external interface bus.

Appendix C TMS320C5x System Migration

Provides information for upgrading a TMS320C25 system to a TMS320C5x system. Includes package dimensions and pinouts, timing similarities and differences, source-code compatibility, memory maps, on-chip peripheral interfacing, and development tool enhancements.

Appendix D TMS320C5x Development Tools Lists and briefly describes the hardware and software development tools that support the TMS320C5x.

Appendix E XDS510 Design Considerations Provides information to meet the design requirements of the XDS510 emulator and to support XDS510 Cable #2563988–001 Rev. B.

Appendix F Memories, Analog Converters, Sockets, and Crystals

Provides product information regarding memories, analog converters, and sockets that are manufactured by Texas Instruments and are compatible with the TMS320C5x. Information is also given regarding crystal frequencies, specifications, and vendors.

Appendix G ROM Codes

Provides information regarding the procedural flow for TMS320 masked parts.

Appendix H Device and Development Support Tool Nomenclature Provides a description of the nomenclature used to designate the stages in the product development cycle.

Related Documentation

A wide variety of related documentation is available on digital signal processing. These references fall into one of the following application categories:

- digital control systems
- digital signal processing
- image processing
- speech processing

Within those areas, the references appear in alphabetical order according to author. The documents contain beneficial information regarding designs, operations, and applications for general and/or specific signal-processing systems as well as circuits; all of the documents provide additional references. There-

- Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.
- 12) Oppenheim, Alan V., and R.W. Schafer, *Digital Signal Processing*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
- Oppenheim, A.V., A.N. Willsky, and I.T. Young, *Signals and Systems*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.
- 14) Parks, T.W., and C.S. Burrus, *Digital Filter Design*, New York, NY: John Wiley and Sons, Inc., 1987.
- 15) Rabiner, Lawrence R., and Bernard Gold, *Theory and Application of Digital Signal Processing*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
- Texas Instruments (Engineers), Digital Signal Processing Applications with the TMS320 Family, 1986; Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
- 17) Treichler, J.R., C.R. Johnson, Jr., and M.G. Larimore, *A Practical Guide* to Adaptive Filter Design, New York, NY: John Wiley and Sons, Inc., 1987.

Image Processing:

- 1) Andrews, H.C., and B.R. Hunt, *Digital Image Restoration*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.
- 2) Gonzales, Rafeal C., and Paul Wintz, *Digital Image Processing*, Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.
- 3) Pratt, Willaim K., *Digital Image Processing*, New York, NY: John Wiley and Sons, 1978.

Speech Processing:

- 1) Gray, A.H., and J.D. Markel, *Linear Prediction of Speech*, New York, NY: Springer-Verlag, 1976.
- 2) Jayant, N.S., and Peter Noll, *Digital Coding of Waveforms*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.
- Papamichalis, Panos, Practical Approaches to Speech Coding, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
- 4) Rabiner, L.R., and R.W. Schafer, *Digital Processing of Speech Signals*, Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

{ * | *+ | *- }

This provides three choices: *, *+, or *-.

Unless the list is enclosed in square brackets, you must choose one item from the list.

Some directives can have a varying number of parameters. For example, the .byte directive can have up to 100 parameters. The syntax for this directive is:

.byte value₁ [, ... , value_n]

This syntax shows that .byte must have at least one value parameter, but you have the option of supplying additional value parameters, separated by commas.

Information About Cautions and Warnings

This book may contain cautions and warnings.

A caution describes a situation that could potentially damage your software or equipment.



A warning describes a situation that could potentially cause harm to you.

ть	ie i	e 14	whe	at a v	vərni		ookel	iko					
		3 4	V I I C	n a v	vaim	ing i	OOKS I	inc.	Vijiji				
	2000	- 436					la constanta Maria Cast Sectores A						
					3976) 39763 94993	1000	101393.C.S					- S	
		8											
			mĺ				Angel.	- 100 - 201 - 201					
				(dialace	da	haran da	alla an a		i inin il	i, i. i	 Sec. de como		

The information in a caution or a warning is provided for your protection. Please read each caution and warning carefully.

Read This First

Read This First

 3.6.2 Pipeline Operation	 . 3-34 . 3-38 . 3-42 . 3-51 . 3-52 . 3-54 . 3-54 . 3-55 . 3-58 . 3-60
3.6.3 Status and Control Registers 3.6.4 Repeat Counter 3.6.5 Block Repeats 3.6.6 Power-Down Mode 3.7 Parallel Logic Unit (PLU) 3.8 Interrupts 3.8.1 Reset 3.8.2 Interrupt Operation 3.8.3 Interrupt Context Save 3.8.4 Nonmaskable Interrupt	 . 3-38 . 3-42 . 3-51 . 3-52 . 3-54 . 3-54 . 3-55 . 3-58 . 3-60
3.6.4 Repeat Counter 3.6.5 Block Repeats 3.6.6 Power-Down Mode 3.7 Parallel Logic Unit (PLU) 3.8 Interrupts 3.8.1 Reset 3.8.2 Interrupt Operation 3.8.3 Interrupt Context Save 3.8.4 Nonmaskable Interrupt	. 3-42 . 3-51 . 3-52 . 3-54 . 3-54 . 3-55 . 3-58 . 3-60
3.6.5Block Repeats3.6.6Power-Down Mode3.7Parallel Logic Unit (PLU)3.8Interrupts3.8.1Reset3.8.2Interrupt Operation3.8.3Interrupt Context Save3.8.4Nonmaskable Interrupt	. 3-47 . 3-51 . 3-52 . 3-54 . 3-54 . 3-55 . 3-58 . 3-60
3.6.6 Power-Down Mode 3.7 Parallel Logic Unit (PLU) 3.8 Interrupts 3.8.1 Reset 3.8.2 Interrupt Operation 3.8.3 Interrupt Context Save 3.8.4 Nonmaskable Interrupt	. 3-51 . 3-52 . 3-54 . 3-54 . 3-55 . 3-58 . 3-60
 3.7 Parallel Logic Unit (PLU) 3.8 Interrupts 3.8.1 Reset 3.8.2 Interrupt Operation 3.8.3 Interrupt Context Save 3.8.4 Nonmaskable Interrupt 	. 3-52 . 3-54 . 3-54 . 3-55 . 3-58 . 3-60
3.8 Interrupts 3.8.1 Reset 3.8.2 Interrupt Operation 3.8.3 Interrupt Context Save 3.8.4 Nonmaskable Interrupt	. 3-54 . 3-54 . 3-55 . 3-58 . 3-60
 3.8.1 Reset	. 3-54 . 3-55 . 3-58 . 3-60
3.8.2Interrupt Operation3.8.3Interrupt Context Save3.8.4Nonmaskable Interrupt	. 3-55 . 3-58 . 3-60
3.8.3Interrupt Context Save3.8.4Nonmaskable Interrupt	. 3-58 . 3-60
3.8.4 Nonmaskable Interrupt	. 3-60
4 Assembly Language Instructions	4-1
4.1 Memory Addressing Modes	4-2
4.1.1 Direct Addressing Mode	4-2
4.1.2 Indirect Addressing Mode	4-4
4.1.3 Immediate Addressing Mode	4-9
4.1.4 Dedicated Register Addressing	. 4-10
4.1.5 Memory-Mapped Register Addressing	. 4-10
4.1.6 Circular Addressing	. 4-11
4.2 Instruction Set	. 4-14
4.2.1 Symbols and Abbreviations	. 4-14
4.2.2 Instruction Set Summary	. 4-16
4.3 Individual Instruction Descriptions	. 4-24
4.4 TMS320C2x-to-TMS320C5x Instruction Set Mapping	4-203
4.5 Instruction Set Opcode Table	4-208
5 Peripherals	5-1
5.1 Peripheral Control	5-2
5.1.1 Memory-Mapped Registers and I/O Ports	5-2
5.1.2 Interrupts	5-4
5.1.3 Peripheral Reset	5-7
5.2 Parallel Input/Output Ports	5-9
5.3 Software-Programmable Wait-State Generators	. 5-10
5.4 General-Purpose I/O Pins	. 5-14
5.5 Serial Port	. 5-15
5.5.1 Transmit and Receive Operations	. 5-18
5.6 TDM Serial Port	. 5-23
5.6.1 Time-Division Multiplexing	. 5-23
5.6.2 TDM Port Operation	. 5-24
5.6.3 Example of TDM Port Operation	. 5-27
5.7 Timer	. 5-28
5.8 Divide-by-One Clock	. 5-31

	7.11	7.10.4 Fast Fo	Dynamic Programming	. 7-42 . 7-45
^	Elect	rical Sn	acifications	٨_1
~		Pinout	and Signal Descriptions	Δ.2
	A.2	Electric	all Characteristics and Operating Conditions	
	A.3	Clock (Characteristics and Timing	. A-10
		A.3.1	Internal Divide-by-Two Clock Option With External Crystal	. A-10
		A.3.2	External Divide-by-Two Clock Option	. A-11
		A.3.3	External Divide-by-One Clock Option	. A-12
		A.3.4	Memory and Parallel I/O Interface Read Timing	. A-13
		A.3.5	Memory and Parallel I/O Interface Write Timing	. A-13
		A.3.6	Ready Timing for Externally Generated Wait States	. A-15
		A.3.7	Reset, Interrupt, and BIO Timings	. A-17
		A.3.8	Instruction Acquisition (IAQ), Interrupt Acknowledge (IACK), and External Flag (XF) Timings	. A-18
		A.3.9	External DMA Timing	. A-19
		A.3.10	Serial Port Receive Timing	. A-21
		A.3.11	Serial Port Transmit Timing With External Clocks and Frames	. A-22
		A.3.12	Serial Port Transmit Timing With Internal Clocks and Frames	. A-23
		A.3.13	Serial Port Receive Timing in TDM Mode	. A-24
		A.3.14	Serial Port Transmit Timing in TDM Mode	. A-25
		A.3.15	Timer Output	. A-26
	A.4	Mecha	nical Data	. A-27
в	Exter	nal Inte	rface Timings	B-1
С	TMS3	20C5x	System Migration	C-1
Ŭ	C.1	Packad	ne and Pin I avout	C-2
	C.2	Timina	,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,	C-8
		C.2.1	Device Clock Speed	C-8
		C.2.2		C-8
		C.2.3	External Memory Interfacing	C-8
		C.2.4	Execution Cycle Times	C-9
	C.3	Instruc	tion Set	. C-10
	C.4	On-Ch	p Peripheral Interfacing	. C-12
	C.5	Develo	pment Tools	. C-13
D	TMS3	20C5x	Development Tools	D-1
	D.1	Softwa	re Development Tools	D-3
		D.1.1	TMS320 Fixed-Point DSP Macro Assembler/Linker	D-3
		D 1 2	TMS320C2x/C5x Ontimizing C Compiler	2
		D.1.2		·· D-3
		D.1.2 D.1.3	TMS320C5x Software Simulator	D-3
		D.1.2 D.1.3 D.1.4	TMS320C5x Software Simulator	D-3 D-5

Figures

1–1	Evolution of the TMS320 Family 1-2
2–1	Signal Assignments for TMS320C5x 132-Pin QFP
3—1	Block Diagram of TMS320C5x Internal Hardware
3–2	Direct Addressing Mode 3-12
3–3	Memory-Mapped Addressing Mode 3-12
3–4	Indirect Addressing Mode
3–5	Short Immediate Mode 3-13
3–6	Long Immediate Mode
3–7	Register Access Mode
3–8	Long Immediate Addressing Mode 3-15
3–9	Registered Block Memory Addressing Mode
3–10	Indirect Auxiliary Register Addressing Example
3–11	Auxiliary Register File
3–12	Central Arithmetic Logic Unit
3–13	Examples of Carry Bit Operations
3–14	Four-Level Pipeline Operation
315	Status and Control Register Organization
3–16	Parallel Logic Unit Block Diagram
3–17	Interrupt Vector Address Generation
4—1	Direct Addressing Block Diagram 4-3
4–2	Indirect Addressing Block Diagram 4-4
4–3	Memory-Mapped Register Addressing Block Diagram 4-11
5—1	External Interrupt Logic Diagram 5-7
52	I/O Port Interface Circuitry 5-9
5–3	Software Wait-State Generator Block Diagram 5-13
5–4	BIO Timing Diagram
5–5	External Flag Timing Diagram
56	Serial Port Control Register (SPC) 5-16
5–7	Receiver Signal MUXes
58	Serial Port Block Diagram
59	Serial Port Transmit Timing Diagram (FSM=1, first byte = 62h)

A8	Ready Timing for Externally Generated Wait States During an External Read Cycle A-15
A9	Ready Timing for Externally Generated Wait States During an External Write Cycle A-16
A–10	Reset, Interrupt, and BIO Timings
A11	IAQ, IACK, and XF Timings Example With Two External Wait States A-18
A–12	External DMA Timing A-20
A–13	Serial Port Receive Timing A-21
A-14	Serial Port Transmit Timing With External Clocks and Frames A-22
A–15	Serial Port Transmit Timing With Internal Clocks and Frames A-23
A–16	Serial Port Timing in TDM Mode A-24
A17	Serial Port Timing in TDM Mode A-25
A–18	Timer Output A-26
A–19	132-Pin Quad Flat Pack Plastic Package A-27
B1	Memory Interface Operation for Read-Read-Write (0 Wait state) B-2
B-2	Memory Interface Operation for Write-Write-Read (0 Wait states) B-3
B–3	Memory Interface Operation for Read-Write (1 Wait State) B-4
C–1	TMS320C25 68-Pin Ceramic Pin Grid Array C-3
C2	TMS320C25 68-Pin Plastic Leaded Chip Carrier
С–3	TMS320C25-to-TMS320C5x Pin/Signal Relationship C-5
C–4	TMS320C25 and TMS320C5x Clocking SchemesC-6
C–5	TMS320C25 IACK Versus TMS320C5x IACK
D–1	TMS320C5x Development Environment D-2
E–1	14-pin Header Signals and Header Dimensions E-2
E2	Emulator Pod Interface E-5
E3	Emulator Pod Timings E-6
E4	Target-System Generated Test Clock E-7
E–5	Multiprocessor Connections E-8
E–6	Unbuffered Signals E-9
E–7	Buffered Signals E-9
G–1	TMS320 ROM Code Flowchart
H–1	TMS320 Device Nomenclature
H–2	TMS320 Development Tool Nomenclature

Tables

6–4	TMS320C50 Local Data Memory Configuration Control
65	TMS320C51 Local Data Memory Configuration Control
66	Data Page 0 Address Map 6-15
67	Global Data Memory Configurations 6-31
7—1	Bit-Reversal Algorithm for an 8-Point Radix-2 DIT FFT
A–1	TMS320C50/C51 Pin Assignments A-3
A2	Absolute Maximum Ratings Over Specified Temperature Range (Unless Otherwise Noted)
A3	Recommended Operating Conditions A-7
A4	Electrical Characteristics Over Specified Free-Air Temperature Range (Unless Otherwise Noted)
A–5	Recommended Operating Conditions A-10
A6	Switching Characteristics Over Recommended Operating Conditions (H = $0.5 t_{c(CO)}$) . A-11
A7	Timing Requirements Over Recommended Operating Conditions (H = $0.5 t_{c(CO)}$) A-11
A8	Switching Characteristics Over Recommended Operating Conditions (H = $0.5 t_{c(CO)}$) . A-12
A9	Timing Requirements Over Recommended Operating Conditions (H = $0.5 t_{c(CO)}$) A-12
A–10	Switching Characteristics Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$) A-13
A–11	Timing Requirements Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$) A-13
A–12	Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$. A-13
A-13	Timing Requirements Over Recommended Operating Conditions A-15
A–14	Timing Requirements Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$) A-17
A–15	Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c(CO)})$. A-18
A–16	Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{C(CO)})$. A-19
A–17	Timing Requirements Over Recommended Operating Conditions A-19
A–18	Timing Requirements Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$) A-21
A–19	Switching Characteristics Over Recommended Operating Conditions (S = $0.5t_{c(SCK)}$). A-22
A20	Timing Requirements Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$) A-22
A-21	Switching Characteristics Over Recommended Operating Conditions $(H = 0.5t_{c}(c_{O}), S = 0.5t_{c}(c_{O}))$
A-22	Timing Beguirements Over Becommended Operating Conditions ($H = 0.5t_{0}(c_{0})$) A-24
A-23	Switching Characteristics Over Recommended Operating Conditions
	(S = 0.5t _{c(SCK)}) A-25
A-24	Timing Requirements Over Recommended Operating Conditions (H = $0.5t_{c(CO)}$) A-25
A–25	Switching Characteristics Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$). A-26
E–1	14-Pin Header Signal Description E-2
E2	Emulator Pod Timing Parameters E-6
F–1	Commonly Used Crystal Frequencies F-4

721	Adaptive FIR Filter Using RPT and RPTB	7-39
7–22	Using RPT and MACD	7-41
7–23	Using LTD and MPYA	7-42
7–24	Backtracking Algorithm Using Circular Addressing	7-44
7–25	Macros for 16-Point DIT FFT	7-48
7–26	Initialization Routine	7-52
7–27	16-Point Radix-2 Complex FFT	7-53

Introduction





1.2 General Description

The TMS320C5x generation consists of the TMS320C50 and TMS320C51 devices. These digital signal processors are fabricated in accordance with static CMOS integrated-circuit technology. Their architectural design is based upon that of the TMS320C25. The combination of an advanced Harvard architecture (separate buses for program memory and data memory), additional on-chip peripherals, more on-chip memory, and a highly specialized instruction set is the basis of the operational flexibility and speed of these DSP devices. TMS320C5x devices are designed to execute more than 28 MIPS (million instructions per second). Spin-off devices with the core CPU and customized on-chip memory and peripheral configurations can be developed for specialized areas of the electronics market.

The TMS320C5x generation offers these advantages:

- enhanced TMS320 architectural design for increased performance and versatility
- a modular architectural design for rapidly developing spin-off devices
- advanced IC processing technology for increased performance
- source-code compatibility with TMS320C1x and TMS320C2x DSPs for maintaining a roadmap between fixed-point processors and for protecting the TMS320 design investments
- enhanced TMS320 instruction set for faster algorithms and for optimized high-level language operation
- new static design techniques for minimizing power consumption and maximizing radiation hardness

Table 1–1 provides an overview of the TMS320C5x generation of digital signal processors. It shows the capacity of on-chip RAM and ROM memories, number of serial and parallel I/O ports, execution time of one machine cycle, and type of package with total pin count. The chart should help you choose the best processor for an application.

The following subsections summarize features of the TMS320C5x processors. The description of the CPU applies to all TMS320C5x-generation members (current and future). At this time, however, descriptions of the remaining features pertain only to the TMS320C50 and/or the TMS320C51. Detailed information on their CPU, memory, and on-chip peripherals is given in Chapters 3, 6, and 5, respectively.

1.3 Key Features

At this time, the TMS320C5x generation consists of the TMS320C50 and the TMS320C51 digital signal processors. Key features of these DSPs are listed below. Where a feature is exclusive to a particular member, the member's name is enclosed within a set of parentheses and noted after that feature.

- 35–50-ns single-cycle fixed-point instruction execution time (28.6 – 20 MIPS)
- Upward source-code compatible with all TMS320C1x and TMS320C2x devices
- RAM-based memory operation (TMS320C50)
- ROM-based memory operation (TMS320C51)
- □ 9K × 16-bit single-cycle on-chip program/data RAM (TMS320C50)
- □ 1K × 16-bit single-cycle on-chip program/data RAM (TMS320C51)
- □ 2K × 16-bit single-cycle on-chip boot ROM (TMS320C50)
- 8K × 16-bit single-cycle on-chip program ROM (TMS320C51)
- 1056 × 16-bit dual-access on-chip data RAM
- 224K × 16-bit maximum addressable external memory space (64K program, 64K data, 64K I/O, and 32K global)
- 32-bit arithmetic logic unit (ALU), 32-bit accumulator (ACC), and 32-bit accumulator buffer (ACCB)
- 16-bit parallel logic unit (PLU)
- 16 × 16-bit parallel multiplier with a 32-bit product capability
- Single-cycle multiply/accumulate instructions
- Eight auxiliary registers with a dedicated arithmetic unit for indirect addressing
- Eleven context-switch registers (shadow registers) for storing strategic CPU-controlled registers during an interrupt service routine
- Eight-level hardware stack
- O- to 16-bit left and right data barrel-shifters and a 64-bit incremental data shifter
- Two indirectly addressed circular buffers for circular addressing

Introduction

memory-mapped core-CPU registers and 16 memory-mapped I/O ports. See Chapter 3 for more details.

1.3.2 On-Chip ROM

The TMS320C50 features a 2K x 16-bit on-chip, maskable, programmable ROM. This memory is used for booting from slower external ROM or EPROM of program to fast on-chip or external SRAM. ROM can be selected during reset by driving the MP/MC pin low. Once your program has been booted into the RAM, this boot ROM can be operationally removed from the program memory space via the MP/MC bit in the PMST status register. If the ROM is not selected, the TMS320C50 starts its execution via an off-chip memory.

The TMS320C51 features an 8K x 16-bit on-chip maskable ROM. You can use this memory for your specified program. Once the development of the program has stabilized, submit a ROM code to Texas Instruments for implementation into your device. See Chapter 6 for more details.

1.3.3 On-Chip Data RAM

Both TMS320C5x devices carry a 1056×16 -bit on-chip data RAM. This RAM can be accessed twice per machine cycle (dual-access RAM) as long as both accesses are not write operations. This block of memory is primarily intended to store data values but, when needed, can be used to store programs as well as data. It can be configured in one of two ways: either all 1056×16 bits as data memory or 544×16 bits as data memory with 512×16 bits as program memory. You can select the configuration with the CNF bit in status register ST1. See Chapter 6 for more details.

1.3.4 On-Chip Program/Data RAM

The TMS320C50 has a 9K \times 16-bit on-chip RAM. The TMS320C51 has a 1K \times 16-bit on-chip RAM. This memory is software configurable as program and/or data memory space. Code can be booted from an off-chip nonvolatile memory and then executed at full speed, once it is loaded into this RAM. See Chapter 6 for more details.

1.3.5 On-Chip Memory Security

The TMS320C5x generation has a maskable option to protect the contents of on-chip memories. When the related bit is set, no externally originating instruction can access the on-chip memory spaces. See Chapter 6 for more details.

1.3.6 Address-Mapped Software Wait-State Generators

Software wait-state logic is incorporated without any external hardware into TMS320C5x for interfacing with slower off-chip memory and I/O devices. This

Introduction

ing devices. Also, it can be used to test pin-to-pin continuity as well as to perform operational tests on those peripheral devices that surround the TMS320C5x. It is interfaced to another internal scanning logic circuitry, which has access to all of the on-chip resources. Thus, the TMS320C5x can perform on-board emulation by means of the JTAG serial scan pins and the emulationdedicated pins. See IEEE Standard P1149.1 for more details.

1.3.12 TMS320C5x Package

TMS320C5x devices are packaged in a 132-pin Quad Flat Pack package (QFP). With consideration for the pin layout of a TMS320C25 package, the TMS320C5x package is designed to minimize printed circuit board modifications when a TMS320C2x processing system is upgraded to a TMS320C5x processing system. Signal call-outs for the TMS320C5x appear on the same side and in the same order as those for the TMS320C25. See Chapter 2 for details.

Introduction

2.1 Pin Layout

Both the *TMS320C50* and the *TMS320C51* devices are packaged in a 132-pin Quad Flat Pack package (QFP) and have the same pin-to-signal relationship. Figure 2–1 shows the pin/signal call-outs for this package.







Pinouts and Signal Descriptions

Signal	Pin	State	Description
		Memo	ory Control Signals
DS PS IS	89 91 90	0/Z	Data, Program, and I/O space select signals. Always high unless low level asserted for communicating to a particular external space. Placed into a high-impedance state in hold mode. These signals also go into high-impedance when OFF is active low.
READY	128	I	Data ready input. Indicates that an external device is pre- pared for the bus transaction to be completed. If the device is not ready (READY is low), the processor waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a BR (bus request) signal.
R/W	92	I/O/Z	Read/Write signal. Indicates transfer direction during com- munication to an external device. Normally in read mode (high), unless low level asserted for performing a write opera- tion. Placed in high-impedance state in hold mode. This sig- nal also goes into high impedance when OFF is active low, and it is used in external DMA access of the 9K RAM cell. While HOLDA and IAQ are active low, this signal is used to indicate the direction of the data bus for DMA reads (high) and writes (low).
STRB	93	I/O/Z	Strobe signal. Always high unless asserted low to indicate an external bus cycle. Placed in high-impedance state in the hold mode. This signal also goes into high impedance when OFF is active low, and it is used in external DMA access of the 9K RAM cell or the 1K RAM cell on C51. While HOLDA and IAQ are active low, this signal is used to select the memory access.
RD	82	O/Z	Read select indicates an active, external read cycle and may connect directly to the output enable (\overline{OE}) of external devices. This signal is active on all external program, data, and I/O reads. Placed into high-impedance state in hold mode. This signal also goes into high impedance when \overline{OFF} is active low.
WE	83	O/Z	Write enable. The falling edge of this signal indicates that the device is driving the external data bus (D15–D0). Data may be latched by an external device on the rising edge of \overline{WE} . This signal is active on all external program, data, and I/O writes. Placed into high-impedance state in hold mode. This signal also goes into high impedance when \overline{OFF} is active low.

 Table 2–1.
 TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description						
	Initialization, Interrupt, and Reset Operations								
INT4 INT3 INT2 INT1	41 40 39 38		External us register an register.	ser interrupt in id interrupt mo	puts. Prioritized and maskable by the interrupt mask ode bit. Can be polled and reset via the interrupt flag				
NMI	42	i	Nonmaska or the IMR tor location	able interrupt. I . When NMI is n.	External interrupt that cannot be masked via the INTM activated, the processor traps to the appropriate vec-				
RS	127	I	Reset inpu counter to tion zero o	t. Causes the zero. When R f program me	device to terminate execution and forces the program \overline{S} is brought to a high level, execution begins at locamory. \overline{RS} affects various registers and status bits.				
MP/MC	5	1	Microprocessor/Microcomputer mode select pin. If active low at reset (micro- computer mode), the pin causes the internal program ROM to be mapped into program memory space. In the microprocessor mode, all program memory is mapped externally. This pin is sampled only during reset, and the mode that is set at reset can be overridden via the software control bit MP/MC in the PMST register.						
	Oscillator/Timer Signals								
CLKOUT1	110	O/Z	Master clock output signal (CLKIN/2 or CLKIN2 frequency). This signal cycles at the machine-cycle rate of the CPU. The internal machine cycle is bounded by the rising edges of this signal. This signal also goes into high impedance when OFF is active low.						
			CLKMD1	CLKMD2	Clock Mode				
CLKMD1 CLKMD2	71 103	1	0	0	External clock with divide-by-two option. Input clock provided to X2/CLKIN1 pin. Internal oscilla- tor and PLL disabled.				
			0	1	Reserved for test purposes.				
			1	0	External divide-by-one option. Input clock pro- vided to CLKIN2. Internal oscillator disabled. Internal PLL enabled.				
			1	1	Internal or external divide-by-two option. Input clock provided to X2/CLKIN1 pin. Internal oscilla- tor enabled. Internal PLL disabled.				
X2/CLKIN1	96	I	Input pin to ing used, a cycle is ha	o internal oscill a clock may be If this clock ra	lator from the crystal. If the internal oscillator is not be- e input to the device on this pin. The internal machine ate.				
X1	97	0	Output pin not used, t impedance	from the inter his pin should e when OFF is	nal oscillator for the crystal. If the internal oscillator is be left unconnected. This signal does not go into high s active low.				

Table 2–1. TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description					
	Supply Pins (Concluded)							
V _{SS14}	102	S	Ground for inputs and internal logic.					
V _{SS15}	120	S	Ground for inputs and internal logic.					
V _{SS16}	121	S	Ground for inputs and internal logic.					
		Sei	rial Port Signals					
CLKR TCLKR	46 126		Receive clock inputs. External clock signal for clocking data from the DR/TDR (data receive) pins into the RSR (serial port receive shift register). Must be present during serial port transfers. If the serial port is not being used, these pins can be sampled as an input via the IN0 bit of the SPC/TSPC reg- isters.					
CLKX TCLKX	124 123	1/0/Z 1/0/Z	Transmit clock. Clock signal for clocking data from the DR/ TDR (data receive register) to the DX/TDX (data transmit pin). The CLKX can be an input if the MCM bit in the serial port control register is set to 0. It may also be driven by the device at 1/4 the CLKOUT1 frequency when the MCM bit is set to 1. If the serial port is not being used, this pin can be sampled as an input via the IN1 bit of the SPC/TSPC register. This signal goes into high impedance when OFF is active low.					
DR TDR	43 44	l I	Serial data receive inputs. Serial data is received in the RSR (serial port receive shift register) via the DR/TDR pin.					
DX TDX	106 107	O/Z	Serial port transmit outputs. Serial data transmitted from the XSR (serial port transmit shift register) via the DX/TDX pin. Placed in high-impedance state when not transmitting and also when OFF is active low.					
FSR TFSR/TADD	45 125	l I/O/Z	Frame synchronization pulse for receive input. The falling edge of the FSR/TFSR pulse initiates the data receive pro- cess, beginning the clocking of the RSR. TFSR becomes an input/output (TADD) pin when the serial port is operating in TDM mode (TDM bit = 1). In TDM mode, this pin is used to output/input the address of the port. This signal goes into high impedance when OFF is active low.					

Table 2–1. TMS320C5x Signal Descriptions (Continued)

Signal	Pin	State	Description					
Test Signals (Concluded)								
EMU1/OFF	119	I/O/Z	Emulator pin 1/disable all outputs. When TRST is driven low or not connected, this pin is configured as OFF. The EMU1/ OFF signal, when active low, puts all output drivers into the high-impedance state. Note that OFF is used exclusively for testing and emulation purposes (not for multiprocessing applications). When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output via JTAG scan.					
RESERVED	16 17 18 19 22 37 49 50 51 52 78 79 84 85 88 111 115 116 117	N/C	Reserved pin. These pins are reserved for future TMS320C5x devices. These pins should be left uncon- nected.					

	Table 2–1.	TMS320C5x Signal	Descriptions	(Concluded))
--	------------	------------------	---------------------	-------------	---

Architecture

3.1 Architectural Overview

The TMS320C5x high-performance digital signal processors are designed, like the TMS320C25, with an advanced Harvard-type architecture that maximizes the processing power by maintaining two separate memory bus structures, program and data, for full-speed execution. Instructions support data transfers between the two spaces.

The TMS320C5x performs twos-complement arithmetic, using the 32-bit ALU and accumulator. The ALU is a general-purpose arithmetic unit that operates by using 16-bit words taken from data memory or derived from immediate instructions, or by using the 32-bit result from the multiplier. In addition to arithmetic operations, the ALU can perform Boolean operations. The accumulator stores the output from the ALU and is also the second input to the ALU. The accumulator is 32 bits in length and is divided into a high-order word (bits 31 through 16) and a low-order word (bits 15 through 0). Instructions are provided for storing those high- and low-order accumulator words in memory. For fast, temporary storage of the accumulator, there is a 32-bit accumulator buffer.

In addition to the main ALU, there is a parallel logic unit (PLU) that executes logic operations on data without affecting the contents of the accumulator. The PLU provides the bit-manipulation ability required of a high-speed controller and simplifies the bit setting, clearing, and testing required with control and status register operations.

The multiplier performs 16 x 16-bit twos-complement multiplication with a 32-bit result in a single-instruction cycle. The multiplier consists of three elements: multiplier array, PREG (product register), and TREG0 (temporary register). The 16-bit TREG0 temporarily stores the multiplicand; the PREG stores the 32-bit product. The multiplier's values come from data memory, come from program memory when the MAC/MACD/MADS/MADD instructions are used, or are derived immediately from the multiply immediate instructions (MPY #). The fast on-chip multiplier allows the device to efficiently perform fundamental DSP operations such as convolution, correlation, and filtering.

The TMS320C5x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction or defined in the shift count register (TREG1). The LSBs of the output are filled with zeros, while the MSBs may be either zero-filled or sign-extended, depending upon the state of the sign-extension mode bit (SXM) of status register ST1. Additional shift capabilities enable the processor to perform numerical-scaling, bit-extraction, extended-arithmetic, and overflow-prevention operations.

Eight levels of hardware stack are provided for saving the contents of the program counter during interrupts and subroutine calls. On interrupts, the strategic registers (ACC, ACCB, ARCR, INDX, PMST, PREG, ST0, ST1, TREGs) are pushed onto a one-deep stack and popped upon interrupt return, thus providing a zero-overhead interrupt context switch.



Figure 3–1. Block Diagram of TMS320C5x Internal Hardware

Unit	Symbol	Function
Block Repeat Address Start Register	PASR(16)	A 16-bit memory-mapped register containing the start address of the seg- ment of code being repeated. See subsection 3.6.5 for more details.
Block Repeat Counter Register	BRCR(16)	A 16-bit memory-mapped counter register used to limit the number of times the block is to be repeated. See subsection 3.6.5 for more details.
Bus Interface Module	BIM	A buffered interface used to pass data between the internal data and pro- gram buses.
Bus Request	BR	This signal indicates that a data access is mapped to global memory space as defined by the GREG register. See Section 6.3 for more details.
Carry	С	This bit stores the carry output of the ALU. This bit resides in ST1. See sub- section 3.5.2 for more information.
Central Arithmetic Logic Unit	CALU	The grouping of the ALU, multiplier, accumulator, and scaling shifters. See Section 3.5 for more information.
Circular Buffer Control Register	CBCR(8)	An 8-bit register used to enable/disable the circular buffers and define which auxiliary registers are mapped to the circular buffers. See subsection 3.4.3 for more information.
Circular Buffer End Address	CBER(16) CBER1(16) CBER2(16)	Two 16-bit registers indicating circular buffer end addresses. CBER1 and CBER2 are associated with circular buffers one and two, respectively. See subsection 3.4.3 for more information.
Circular Buffer Start Address	CBSR(16) CBSR1(16) CBSR2(16)	Two 16-bit registers indicating circular buffer start addresses. CBSR1 and CBSR2 are associated with circular buffers one and two, respectively. See subsection 3.4.3 for more information.
Compare of Program Address	COMPARE	This circuit compares the current value in the PC to the value in PAER if BRAF is active. If the compare shows equal, then the PASR is loaded into the PC. See subsection 3.4.3 for more information.
Configure Ram	CNF	This bit indicates whether on-chip dual-access RAM blocks are mapped to program or data space. The CNF bit resides in ST1. See subsection 3.6.3 for more information.
Data Bus	DATA	A 16-bit bus used to route data.
Data Memory	DATA MEMORY	This block refers to data memory used with the core and defined in specific device descriptions. It refers to both on- and off-chip memory blocks in data memory space.
Data Memory Address Bus	DATA ADDRESS	A 16-bit bus that carries the address for data memory accesses.
Data Memory Address Immediate Register	DMA(7)	A 7-bit register containing the immediate relative address within a 128-word data page. See subsection 3.4.2 for more information.
Data Memory Page Pointer	DP(9)	A 9-bit register containing the address of the current page. Data pages are 128 words each, resulting in 512 pages of addressable data memory space (some locations are reserved). See subsection 3.4.2 for more information.
Data RAM Map Bit	RAM(1)	This bit indicates if the single-access RAM is mapped into data space. See subsection 3.6.3 for more information.

Table 3–1. TMS320C5x Internal Hardware (Continued)

Table 3–1. TMS320C5x Internal Hardware (Continued)

Unit	Symbol	Function
Multiplexer	MUX	A bus multiplexer used to select the source of operands for a bus or execu- tion unit, depending on the nature of the current instruction.
Multiplier	MULTIPLIER	A 16 \times 16-bit parallel multiplier. See subsection 3.5.3 for more information.
Overflow Flag	OV(1)	This bit resides in ST0 and indicates an overflow in an arithmetic operation in the ALU. See subsection 3.6.3 for more information.
Overflow Mode	OVM(1)	This bit resides in ST0 and determines whether an overflow in the ALU will wrap around or saturate. See subsection 3.6.3 for more information.
Overlay to Data Space	OVLY(1)	This bit resides in the PMST register and determines whether the on-chip single-access memory will be addressable in data address space. See subsection 3.6.3 for more information.
Parallel Logic Unit	PLU	A 16-bit logic unit that executes logic operations from either long immediate operands or the contents of the DBMR directly upon data locations without interfering with the contents of the CALU registers. See Section 3.7 for more information.
Prefetch Counter	PFC (15–0)	A 16-bit counter used to prefetch program instructions. The PFC contains the address of the instruction currently being prefetched. It is updated when a new prefetch is initiated. The PFC can also address program memory when the block move (BLPD), multiply-accumulate (MAC/MACD), and table read/write (TBLR/TBLW) instructions are used and can address data memory when the block move (BLDD) instruction is used.
Prescaler Count Register	COUNT(4)	A four-bit register that contains the value for the prescaling operation. When the register contents are used as prescaling data, this register is loaded from the dynamic shift count or from the instruction. In conjunction with the BIT and BITT instructions, this register is loaded from the dynamic bit pointer or the instruction word.
Product Register	PREG(32)	A 32-bit product register used to hold the multiplier's product. The high and low words of the PREG can be accessed individually. See subsection 3.5.3 for more information.
Program Bus	PROG DATA	A 16-bit bus used to route instructions (and data for the MAC and MACD instructions).
Program Counter	PC(16)	A 16-bit program counter used to address program memory sequentially. The PC always contains the address of the next instruction to be fetched. The PC contents are updated following each instruction decode operation.
Program Memory	PROGRAM MEMORY	This block refers to program memory used with the core and defined in spe- cific device descriptions. It refers to both on- and off-chip memory blocks accessed in program memory space.
Program Memory Address Bus	PROG ADDRESS	A 16-bit bus that carries the program memory address.
Prescaling Shifter	PRESCALER	A 0- to 16-bit left barrel shifter used to prescale data coming into the ALU. Also used to align data for multiprecision operations. This shifter is also used as a 0- to 16-bit right barrel shifter of the ACC. See subsection 3.5.2 for more information.
Postscaling Shifter	POST- SCALER	A 0- to 7-bit left barrel shifter used to postscale data coming out of the CALU. See subsection 3.5.2 for more information.

3.4 Internal Memory Organization

This section describes the memory use of the TMS320C5x core and the addressing modes supported by the core.

3.4.1 Memory-Mapped Registers

Twenty-eight core processor registers are mapped into the data memory space. These are listed in Table 3–2. An additional 64 memory-mapped registers are reserved in page 0 of data space. These data memory locations are reserved for peripheral control registers, which are described in Chapter 5.

Table 3–2. Memory-Mapped Registers

Name	Add	ress	Description
	C5x Dec	C5x Hex	
_	0-3	0-3	Reserved
IMR	4	4	Interrupt mask register
GREG	5	5	Global memory allocation register
IFR	6	6	Interrupt flag register
PMST	7	7	Processor mode status register
RPTC	8	8	Repeat counter register
BRCR	9	9	Block repeat counter register
PASR	10	Α	Block repeat program address start register
PAER	11	В	Block repeat program address end register
TREG0	12	С	Temporary register for multiplicand
TREG1	13	D	Temporary register for dynamic shift count
TREG2	14	E	Temporary register used as bit pointer
			in dynamic bit test
DBMR	15	F	Dynamic bit manipulation register
AR0	16	10	Auxiliary register zero
AR1	17	11	Auxiliary register one
AR2	18	12	Auxiliary register two
AR3	19	13	Auxiliary register three
AR4	20	14	Auxiliary register four
AR5	21	15	Auxiliary register five
AR6	22	16	Auxiliary register six
AR7	23	17	Auxiliary register seven
INDX	24	18	Index register
ARCR	25	19	Auxiliary register compare register
CBSR1	26	1A .	Circular buffer 1 start address register
CBER1	27	1B	Circular buffer 1 end address register
CBSR2	28	1C	Circular buffer 2 start address register
CBER2	29	1D	Circular buffer 2 end address register
CBCR	30	1E	Circular buffer control register
BMAR	31	1F	Block move address register

Figure 3–2. Direct Addressing Mode



† SHFT represents a 4-bit shift value.

Memory-mapped addressing mode operates much like direct addressing mode except that the most significant 9 bits of the address are forced to zero instead of being loaded with the contents of the DP. This allows the user to directly address the memory-mapped registers of data page zero without the overhead of changing the DP or auxiliary register. Figure 3–3 illustrates memory-mapped addressing mode.

Figure 3–3. Memory-Mapped Addressing Mode

LAMM PMST



In the case of the long immediate operand, the operand immediately follows the opcode in the program sequence. The long immediate operand is 16 bits long. Figure 3–6 shows an example of long immediate mode. In this example, the second word of the two-word instruction is added to the ACC by the CALU.

Figure 3–6. Long Immediate Mode

#01234h

ADD	#01234h																	
	Machine Code		1	0 1	1	1	1	1	1	1	0	0	1	S	Н	F	Т	
			0	0 0	1	0	0	1	0	0	0	1	1	0	1	0	0	
	Operand	=	0	0 0	1	0	0	1	0	0	0	1	1	0	1	0	0	•
Opera	nd = Data(s	econd	word	d(15 ·	- 0))													

The operand may come from a CPU register. This type of operand is used in special cases. The CALU uses this in multiplying with TREGO, in shifting with TREG1 and PM, and in bit manipulation with TREG2. The ARAU uses this with INDX and ARCR. The PLU uses this with DBMR. Figure 3-7 illustrates the use of the DBMR register as an AND mask in the APL instruction.

Figure 3–7. Register Access Mode

APL 010h



In the long immediate addressing mode, an operand is addressed by the second word of a two-word instruction. In this case, the program address/data bus (PAB) is used for the operand fetch. The PC is stored in a temporary register, and the long immediate value is loaded into the PC. Then, the PAB is used for the operand fetch or write. At the completion of the instruction, the PC is restored from the temporary register, and execution continues. This technique is used when two memory addresses are required for the execution of the in-

Figure 3–9. Registered Block Memory Addressing Mode BLDD BMAR, 012h



3.4.3 Auxiliary Registers

The TMS320C5x provides a register file containing eight auxiliary registers (AR0–AR7). The auxiliary registers may be used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 3–10) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP may be loaded from data memory, the accumulator, the product register, or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory or used as inputs to the CALU. These registers appear in the memory map as described in Table 3–2.
Figure 3–11. Auxiliary Register File



The index register (INDX) can be added to or subtracted from AR(ARP) on any AR update cycle. This 16-bit register is one of the memory-mapped registers and is used to increment or decrement the address in steps larger than one, which is useful for operations such as addressing down a column of a matrix. The auxiliary register compare register (ARCR) is used as a limit to blocks of data and, in conjunction with the CMPR instruction, supports logical comparisons between AR(ARP) and ARCR. The TMS320C25 uses AR0 for these two functions. After reset, a LAR load of AR0 also loads INDX and ARCR to maintain compatibility with the TMS320C25. The splitting of functions to the three registers is enabled by setting the NDX bit of PMST to one.

Because the auxiliary registers are memory-mapped, they can be acted upon directly by the CALU to provide for more advanced indirect addressing techniques. For example, the multiplier can be used to calculate the addresses of three-dimensional matrices. After a CALU load of the auxiliary register, there is, however, a two-instruction-cycle delay before auxiliary registers can be used for address generation. The INDX and ARCR registers are accessible via the CALU, regardless of the condition of the NDX bit (i.e., SAMM ARCR writes only to the ARCR).

In addition to its use for address manipulation in parallel with other operations, the ARAU may also serve as an additional general-purpose arithmetic unit because the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit twos-complement arithmetic. The BANZ and BANZD instructions permit the auxiliary registers to be used as loop counters, also.

The 3-bit auxiliary register pointer buffer (ARB), shown in Figure 3-11, provides storage for the ARP on subroutine calls when the automatic context switch compatibles of the device are not used.

Two circular buffers can operate at a given time and are controlled via the circular buffer control register (CBCR). The CBCR is defined as follows:

Bit	Name	Function
0-2	CAR1	Identifies which auxiliary register is mapped to circular buffer 1.
3	CENB1	Circular buffer 1 enable=1/disable=0. Set to 0 upon reset.
4-6	CAR2	Identifies which auxiliary register is mapped to circular buffer 2.
7	CENB2	Circular buffer 2 enable=1/disable=0. Set to 0 upon reset.

Upon reset (RS rising edge), both circular buffers are disabled. To define a circular buffer, load the CBSR1/2 with the start address of the buffer and CBER1/2 with the end address, and load the auxiliary register to be used with the buffer with an address between the start and end addresses. Finally, load CBCR with the appropriate auxiliary register number and set the enable bit. Note that the same auxiliary register can not be enabled for both circular buffers, or unexpected results will occur. As the address is stepping through the circular buffer, the auxiliary register value is compared against the value con-

3.5 Central Arithmetic Logic Unit (CALU)

The TMS320C5x central arithmetic logic unit (CALU) contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier, a 32-bit arithmetic logic unit (ALU), a 32-bit accumulator (ACC), a 32-bit accumulator buffer (ACCB), and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CALU components and their functions. Figure 3–12 is a block diagram showing the components of the CALU. The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from the RAM on the data bus,
- Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided by the accumulator. The other input may be transferred from the product register (PREG) of the multiplier, the accumulator buffer (ACCB), or the scaling shifter that is loaded from data memory or the accumulator (ACC).

3.5.1 Prescaling Shifter

The TMS320C5x provides a scaling shifter that has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU; see Figure 3–12. The scaling shifter produces a left shift of 0 to 16 bits on the input data. The shift count is specified by a constant embedded in the instruction word or by the value in TREG1. The LSBs of the output are filled with zeros; the MSBs may be either filled with zeroes or sign-extended, depending upon the value of the SXM bit (sign-extension mode) of status register ST1.

The TMS320C5x also contains several other shifters that allow it to perform numerical scaling, bit extraction, extended-precision arithmetic, and overflow prevention. These shifters are connected to the output of the product register and the accumulator.

3.5.2 ALU and Accumulator

The TMS320C5x 32-bit ALU and accumulator implement a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. Once an operation is performed in the ALU, the result is transferred to the accumulator where additional operations, such as shifting, may occur. Data that is input to the ALU may be scaled by the prescaling shifter.

The ALU is a general-purpose arithmetic/logic unit that operates on 16-bit words taken from data RAM or derived from immediate instructions. In addition to the usual arithmetic instructions, the ALU can perform Boolean operations, facilitating the bit manipulation ability required of a high-speed controller. One input to the ALU is always supplied by the accumulator, and the other input may be furnished from the product register (PREG) of the multiplier, the accumulator buffer (ACCB), or the output of the scaling shifter (that has been read from data RAM or from the ACC). After the ALU has performed the arithmetic or logical operation, the result is stored in the accumulator. For the following example, assume ACC = 0, PREG = 000222200h, PM = 00, and ACCB = 000333300h:

LACC #01111h,8	;ACC = 00111100. Load ACC from pre-
	;scaling shifter.
APAC	;ACC = 00333300. Add to ACC the
	;product register.
ADDB	;ACC = 00666600 . Add to ACC the
	;accumulator buffer.

The 32-bit accumulator (ACC) can be split into two 16-bit segments for storage in data memory; see Figure 3–12. Shifters at the output of the accumulator provide a left shift of 0 to 7 places. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the postscaling shifter is used on the high word of the accumulator (bits 16–31), the MSBs are lost and the LSBs are filled with bits shifted in from the low word (bits 0 – 15). When the postscaling shifter is used on the

more efficient computation of extended-precision products and additions or subtractions. It is quite useful in overflow management. The carry bit is affected by most arithmetic instructions as well as the single-bit shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such non-arithmetic or control instructions. Examples of carry bit operations are shown in Figure 3–13.

<i>Figure 3–13.</i>	Examples of Carr	y Bit Operations
---------------------	------------------	------------------

c x	MSB FFF _+	FF	LSB FFFACC 1	c x	MSB 00	0	0	0	0	LSE 0 0 1	B ACC
1	0 0 0	0 0	0 0 0	0	FF	F	F	F	F	FF	
c	MSB		LSB	С	MSB					LSE	3
х	7 F F	FΕ	FFFACC	Х	8 0	0	0	0	0	0 1	ACC
			1 (0174-0)							2	(0)M-0)
			$1 (0 \forall M = 0)$	_	_						
0	800	0 0	0 0 0	1	- 7 F	F	F	F	F	FF	<u>107M-01</u>
0 C	* 0 0 MSB	0 0	0 0 0 LSB	1 C	7 F MSB	F	F	F	F	F F LSI	<u>3</u>
0 C 1	* 0 0 MSB 0 0 0	00	LSB 0 0 0 ACC	1 C 0	7 F MSB F F	F	F	F	F	F F LSI F F	3 ACC
0 C 1	+ 800 MSB 000 +	00	LSB 0 0 0 0 ACC 0 (ADDC)	1 C 0	7 F MSB F F	F	F	F F	F	FF LSE FF 1	ACC

Shown in the examples of Figure 3–13, the value added to or subtracted from the accumulator may come from the input scaling shifter, ACCB, or PREG. The carry bit is set if the result of an addition or accumulation process generates a carry; it is reset to zero if the result of a subtraction generates a borrow. Otherwise, it is cleared after an addition or set after a subtraction.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions use the previous value of carry in their addition/ subtraction operation. The ADCB (add ACCB to accumulator with carry) and the SBBB (subtract ACCB from accumulator with borrow) also use the previous value of carry.

The one exception to operation of a carry bit, as shown in Figure 3–13, is in the use of ADD with a shift count of 16 (add to high accumulator) and SUB with a shift count of 16 (subtract from high accumulator). This case of the ADD instruction can set the carry bit only if a carry is generated, and this case of the SUB instruction can reset the carry bit only if a borrow is generated; otherwise, neither instruction affects it.

Two conditional operands, C and NC, are provided for branching, calling, returning, and conditionally executing according to the status of the carry bit. The CLRC, LST #1, and SETC instructions can also be used to load the carry bit. The carry bit is set to one on a hardware reset.

The SFL and SFR (in-place one-bit shift to the left/right) instructions and the ROL and ROR (rotate to the left/right) instructions shift or rotate the contents

fractional arithmetic, or justifying fractional products. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 3–3.

Table 3–3. Product Shift Modes

PM	Resulting Shift
00	No shift
01	Left shift of 1 bit
10	Left shift of 4 bits
11	Right shift of 6 bits

The product is shifted one bit to compensate for the extra sign bit gained in multiplying two 16-bit twos-complement numbers (MPY). The four-bit shift is used in conjunction with the MPY instruction with a short immediate value (13 bits or less) to eliminate the four extra sign bits gained in multiplying a16-bit number times a 13-bit number. The output of PREG can, instead, be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without the possibility of overflow. Note that, when the right shift is specified, the product is always sign-extended, regardless of the value of SXM.

The LT (load TREG0) instruction normally loads TREG0 to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). A multiplication can also be performed with a short or long immediate operand by using the MPY instruction with an immediate operand. A product can be obtained every two cycles except when a long immediate operand is used.

Four multiply/accumulate instructions (MAC, MACD, MADD, and MADS) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. The data for these operations can be transferred to the multiplier each cycle via the program and data buses. This facilitates single-cycle multiply/accumulates when used with repeat (RPT and RPTZ) instructions. In these instructions, the coefficient addresses are generated by the PC, while the data addresses are generated by the ARAU. This allows the repeated instruction to sequentially access the values from the coefficient table and step through the data in any of the indirect addressing modes. The RPTZ instruction also clears the accumulator and the product register to initialize the multiply/accumulate operation. As an example, consider multiplying the row of one matrix times the column of a second matrix. For this example, consider 10 x 10 matrices, MTRX1 points to the beginning of the first matrix, INDX = 10, and AR(ARP) points to the beginning of the second matrix:

RPTZ #9 ;For i = 0, i < 10, i+=. MAC MTRX1,*0+ ;PREG = DATA(MTRX1 + i) x DATA[MTRX2 + (i x INDX)]. ;ACC += PREG. APAC ;ACC += PREG.

The MAC and MACD instructions obtain their coefficient pointer from a long immediate address and are, therefore, two-word instructions. The MADS and

3.6 System Control

System control on the TMS320C5x is provided by the program counter, hardware stack, PC-related hardware, external reset signal, interrupts (see Section 3.8), status registers, and repeat counters. The following subsections describe the function of each of these components in system control and pipeline operation.

3.6.1 Program Address Generation and Control

The TMS320C5x has a 16-bit program counter (PC) and an eight-deep hardware stack for PC storage. The program counter addresses internal and external program memory in fetching instructions. The stack is used during interrupts and subroutines.

The program counter addresses program memory, either on-chip or off-chip, via the program address bus (PAB). Through the PAB, an instruction is addressed in program memory and loaded into the instruction register (IREG). When the IREG is loaded, the PC is ready to start the next instruction fetch cycle.

The PC can be loaded in a number of ways. When code is sequentially executed, the PC is loaded with PC + 1. When a branch is executed, the PC is loaded with the long immediate value directly following the branch instruction. In the case of a subroutine call, the PC+2 is pushed onto the stack and then loaded with the long immediate value directly following the call instruction. The return instructions pop the stack back into the PC to return to the calling or interrupting sequence of code. In the case of a software trap or interrupt trap, the PC is loaded with the address of the appropriate trap vector. The contents of the accumulator may be loaded into the PC in order to implement computed GOTO operations. This can be accomplished with the BACC (branch to address in accumulator) or CALA (call subroutine at location specified by ACC) instructions.

The PAB bus can also address data stored in either program or data space. This makes it possible, in repeated instructions, to fetch a second operand in parallel with the data bus for two-operand operations. When repeated, the array addressed by the PAB is sequentially accessed via the incrementing of the PC. The block transfer instructions (BLDD, BLDP, and BLPD) use both buses so that, when repeated, the pipeline structure can be reading the next operand while writing the current one. The BLPD instruction loads the PC with either the long immediate address following the BLPD or with the contents of the block move address register (BMAR). The PAB bus is then used to fetch the source data from program space in this block move operation. The BLDP executes much the same except that the PAB bus is used for the destination operation. The BLDD instruction uses the PAB bus to address data space.

The TBLR and TBLW instructions operate much like the BLPD and BLDP instructions, respectively, except that the PC is loaded with the low 16 bits of the the PC is loaded with the second word and the core CPU starts refilling the pipeline with instructions at the branch address. Because the pipeline has been flushed, the branch instruction has an effective execution time of four cycles if the branch is taken. If, however, any of the conditions are not met, the pipeline controller allows the next instruction (already fetched) to be decoded. This means that if the branch is not taken, the effective execution time of the branch is two cycles.

The subroutine call can also be executed conditionally. The CC instruction operates like the BCND except that the PC pointing to the instruction following the CC is pushed onto the PC stack. This sets up the return (by RET) to pop the stack to return to the calling sequence. A subroutine or function can have multiple return paths based upon the data being processed. Using conditional returns (RETC) avoids the need for conditionally branching around the return. For example,

CC OVER_FLOW, OV	;If overflow,then execute the ;overflow-handling routine.
•	
OVER_FLOW	;Overflow-handling routine.
•	
RETC GEO	; If ACC >= 0, then return.
•	
•	
RET	;Return.

In the example, an overflow-handling subroutine is called if the main algorithm causes an overflow condition. During the subroutine, the ACC is checked and, if it is positive, the subroutine returns to the calling sequence. If not, additional processing is necessary before the return. Note that RETC, like RET, is a single-word instruction. However, because of the potential PC discontinuity, it still operates with the same effective execution time as BCND and CC.

To avoid flushing the pipeline and causing extra cycles, the TMS320C5x has a full set of delayed branches, calls, and returns. In the delayed operation of branches, calls, or returns, the two-instruction words following the delayed instruction are executed while the instructions at and following the branch address are being fetched—therefore, giving an effective two-cycle branch instead of flushing the pipeline. If the instruction following the delayed branch is a two-word instruction, then only it will be executed. For example,

OPL #030h,PMST BCND NEW ADRS,EQ

or

BCNDD NEW_ADRS,EQ OPL #030h,PMST.

Architecture

to the XC and after the ADD so that the SPLK will not execute. In the second code segment, TEMP2 is not set to EEEE. The NEQ status, caused by the ADD instruction, is established one full cycle before the XC execution phase because the long immediate value (#01234h) used in the ADD caused it to be a two-cycle instruction. Since the condition is not met, a NOP is forced over both words of the two-word SPLK instruction, and, therefore, TEMP2 is not affected. Note that interrupts will have no effect on this instruction sequence.

The TMS320C5x also has a feature that allows the execution of a single instruction N + 1 times where N is the value loaded in a 16-bit repeat counter (RPTC). If the repeat feature is used, the instruction is executed and the RPTC is decremented until the RPTC goes to zero. This feature is useful with many instructions, such as NORM (normalize contents of accumulator), MACD (multiply and accumulate with data move), and SUBC (conditional subtract). As instructions repeat, the program address and data buses are freed to fetch a second operand in parallel with the data address and data buses. This allows instructions such as MACD and BLPD to effectively execute in a single cycle when they repeat. See Section 7.6, *Single Instruction Repeat Loops*, for details on these instructions.

The stack is 16 bits wide and eight levels deep. The PC stack is accessible through the use of the PUSH and POP instructions. Whenever the contents of the PC are pushed onto the top of the stack, the previous contents of each level are pushed down, and the bottom (eighth) location of the stack is lost. Therefore, data will be lost if more than eight successive pushes occur before a pop. The reverse happens on pop operations. Any pop after seven sequential pops yields the value at the bottom stack level, and all of the stack levels then contain the same value. Two additional instructions, PSHD and POPD, push a data memory value onto the stack or pop a value from the stack to data memory. These instructions allow a stack to be built in data memory for the nesting of subroutines/interrupts beyond eight levels. See Section 7.3, *Software Stack*, for details on software stack.

3.6.2 **Pipeline Operation**

Instruction pipelining consists of the sequence of bus operations that occur during instruction execution. In the operation of the pipeline, the instruction fetch, decode, operand fetch, and execute operations are independent, which allows overall instruction executions to overlap. Thus, during any given cycle, one to four different instructions can be active, each at a different stage of completion, resulting in a four-deep pipeline. Figure 3–14 shows the operation of the four-level pipeline for single-word single-cycle instructions executing with no wait states. The pipeline is essentially invisible to the user except in some cases, such as auxiliary register updates, memory-mapped accesses of the CPU registers, the NORM instruction, and memory configuration commands.

Architecture

LAR	AR2,#067h	;AR2 = 67 .
LACC	#064h	; ACC = 00000064 .
SAMM	AR2	; AR2 = 64.
NOP		; Pipeline protection.
NOP		; Pipeline protection.
LACC	*-	;AR2 = 63 .
ADD	*_	; $AR2 = 62$.
	LAR LACC SAMM NOP NOP LACC ADD	LAR AR2,#067h LACC #064h SAMM AR2 NOP NOP LACC *- ADD *-

In EXAM1, the decode phase of the ADD instruction is on the same cycle as the execute (write) phase of the SAMM instruction. Both of these instructions are trying to load AR2. The ADD *- update does load AR2, while the SAMM execution is voided. In EXAM2, a NOP is strategically placed to avoid the conflict between the ADD *- update of the AR2 and the SAMM write to AR2. In this code's sequence,

 $AR2 = 67 \rightarrow 66 \rightarrow 64 \rightarrow 63$

Note that the LACC address is based on the value in AR2 before the SAMM write to AR2. In EXAM3, the SAMM write to AR2 is completed before either the LACC or the ADD have updated AR2. Any two instruction words that do not update AR2 can be used in place of the two NOP instructions. This could be two one-word instructions or one two-word instruction. The results obtained by EXAM1 and EXAM2 code examples may be different if the code is interruptible. The user should avoid writing code similar to EXAM1 and EXAM2.

The pipeline effect described above requires writes to memory-mapped registers to allow for a latency between the write and an access of that register. These registers can be accessed by TMS320C5x instructions in the decode and operand fetch phases of the pipeline. Table 3–4 outlines the latency required between an instruction that writes the register and the access of that register.

or

3.6.3 Status and Control Registers

There are four key status and control registers for the TMS320C5x core. ST0 and ST1 contain the status of various conditions and modes compatible with the TMS320C25, while PMST and CBCR contain extra status and control information for control of the enhanced features of the TMS320C5x core. These registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for subroutines. ST0, ST1, and PMST each have an associated one-deep stack for automatic context-saving when an interrupt trap is taken. The stack is automatically popped upon a return from interrupt. Note that the XF bit in ST1 is not saved on the one-deep stack or restored from that stack on an automatic context save. This feature allows the XF pin to be toggled in an interrupt service routine while still allowing automatic context saves.

The PMST and CBCR registers reside in the memory-mapped register space in page zero of data memory space. Therefore, they can be acted upon directly by the CALU and the PLU. They can be saved in the same way as any other data memory location. Note that the CALU and the PLU operations change the bits of these status registers during the execute phase of the pipeline. The next two instruction words, following an update of these status registers, may not be affected by the reconfiguration caused by the status update.

The LST instruction writes to ST0 and ST1, and the SST instruction reads from them, except that the INTM bit is not affected by the LST instruction. Unlike the PMST and CBCR registers, the ST0 and ST1 registers do not reside in the memory map and, therefore, cannot be handled by using the PLU instructions. The individual bits of these registers can be set or cleared with the SETC and CLRC instructions. For example, the sign-extension mode is set with SETC SXM or cleared with CLRC SXM.

Figure 3–15 shows the organization of the four status registers, indicating all status bits contained in each. Several bits in the status registers are reserved and read as logic ones. Table 3–5 defines all the status/control bits.

Table 3–5. Status Register Field Definitions (Continued)

Field	Function
C	Carry Bit. This bit is set to 1 if the result of an addition generates a carry, or is reset to 0 if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or is set after a subtraction, unless the instruction is ADD or SUB with a 16-bit shift. In these cases, the ADD can only set and the SUB only reset the carry bit, but they cannot affect it otherwise. The single-bit shift and rotate instructions, as well as the SETC, CLRC, and LST #1 instructions also affect this bit. C is set to 1 on a reset.
CAR1	Circular Buffer 1 Auxiliary Register. These three bits identify which auxiliary register is assigned to circu- lar buffer 1.
CAR2	Circular Buffer 2 Auxiliary Register. These three bits identify which auxiliary register is assigned to circu- lar buffer 2.
CENB1	Circular Buffer 1 Enable. This bit, when set to 1, enables circular buffer 1. When CENB1 is set to 0, circu- lar buffer 1 is disabled. CENB1 is set to zero upon reset.
CENB2	Circular Buffer 2 Enable. This bit, when set to 1, enables circular buffer 2. When CENB2 is set to 0, circu- lar buffer 2 is disabled. CENB2 is set to zero upon reset.
CNF	On-chip RAM Configuration Control Bit. If this bit is set to 0, the reconfigurable-data dual-access RAM blocks are mapped to data space; otherwise, they are mapped to program space. The CNF may be modified by the SETC CNF, CLRC CNF, and LST #1 instructions. RS sets the CNF to 0.
DP	Data Memory Page Pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP may be modified by the LST and LDP instructions.
НМ	Hold Mode Bit. When HM = 1, the processor halts internal execution when acknowledging an active $HOLD$. When HM = 0, the processor may continue execution out of internal program memory but puts its external interface in a high-impedance state. This bit is set to 1 by reset.
INTM	Interrupt Mode Bit. When this bit is set to 0, all unmasked interrupts are enabled. When it is set to 1, all maskable interrupts are disabled. INTM is set and is reset by the SETC INTM and CLRC INTM instructions. RS and IACK also set INTM. INTM has no effect on the unmaskable RS and NMI interrupts. Note that INTM is unaffected by the LST instruction. This bit is set to 1 by reset. It is also set to 1 when a maskable interrupt trap is taken. It is reset to 0 when a RETE (return from interrupt with interrupt enable) is executed.
IPTR	Interrupt Vector Pointer. These five bits point to the 2K page where the interrupt vectors reside. This allows the user to remap the interrupt vectors to RAM for boot-loaded operations. At reset, these bits are all set to zero. Therefore, the reset vector always resides at zero in the program memory space.
MP/MC	Microprocessor/Microcomputer Bit. When this bit is set to zero, the on-chip ROM is enabled. When it is set to one, the on-chip ROM is not addressable. This bit is set to the value corresponding to the logic level on the MP/MC pin at reset. The level on the MP/MC pin is sampled at device reset only and can have no effect until the next reset.
NDX	Enable Extra Index Register. This bit configures indexed indirect addressing and auxiliary address register compare to operate either in a TMS320C2x-compatible mode (NDX = 0) or in a TMS320C5x-enhanced mode (NDX = 1). When NDX = 0, the LAR AR0 instruction loads the INDX and ARCR registers in addition to AR0. This is because the TMS320C2x devices use AR0 for indexing and AR compare operations. When NDX = 1, INDX and ARCR are not affected by the LAR instruction. NDX = 0 at reset.
OV	Overflow Flag Bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the ALU. Once an overflow occurs, the OV remains set until a reset, BCND(D) on OV/NOV, or LST instruction clears OV.

Table 3–6. On-Chip RAM[†] Configuration Control

			· · · · ·
Device	OVLY	RAM	Configuration
TMS320C50	0	0	On-chip 9K RAM is disabled
TMS320C50	0	1	On-chip 9K RAM is mapped into program space
TMS320C50	1	0	On-chip 9K RAM is mapped into data space
TMS320C50	1	1	On-chip 9K RAM is in both program and data spaces
TMS320C51	0	0	On-chip 1K RAM is disabled
TMS320C51	0	1	On-chip 1K RAM is mapped into program space
TMS320C51	1	0	On-chip 1K RAM is mapped into data space
TMS320C51	1	1	On-chip 1K RAM is in both program and data spaces

† Excluding on-chip dual-access RAM blocks.

3.6.4 Repeat Counter

RPTC is a 16-bit repeat counter, which, when loaded with a number N, causes the next single instruction to be executed N + 1 times. The RPTC register is loaded by either the RPT or the RPTZ instruction. This results in a maximum of 65,536 executions of a given instruction. RPTC is cleared by reset. The RPTZ instruction clears both ACC and PREG before the next instruction starts repeating. Once a repeat instruction (RPT or RPTZ) is decoded, all interrupts (except reset) are masked until the completion of the repeat loop. The RPTC register resides in the CPU's memory-mapped register space; however, you should avoid writing to this register.

The repeat function can be used with instructions such as multiply/accumulates (MAC and MACD), block moves (BLDD and BLPD), I/O transfers (IN/ OUT), and table read/writes (TBLR/TBLW). These instructions, although normally multicycle, are pipelined when the repeat feature is used, and they effectively become single-cycle instructions. For example, the table read instruction may take three or more cycles to execute, but when the instruction is repeated, a table location can be read every cycle. Note that not all instructions can be repeated. Table 3–7 lists all of the TMS320C5x instructions, segregated according to their repeatability.

Repeatable Instructions		Description
PUSH		;Push low ACC to the PC stack
ROL		;Rotate ACC left once
ROLB		Rotate combined ACC and ACCB left once
ROR		;Rotate ACC right once
RORB		Rotate combined ACC and ACCB right once
SACH		;Store high ACC with shift
SACL		;Store low ACC with shift
SAMM		;Store low ACC direct/indirect to data page 0
SAR	AR,*	;Store AR indirect addressed
SATH		;Shift ACC right 0 or 16 bits as specified by TREG1(4)
SATL		;Shift ACC right 0 to 15 bits as specified by TREG1(0-3)
SBB		;Subtract ACCB from ACC
SBBB		;Subtract ACCB from ACC with borrow
SFL		;Shift ACC left once
SFLB		;Shift combined ACC and ACCB left once
SFR		;Shift ACC right once
SFRB		;Shift combined ACC and ACCB right once
SMMR		;Store memory-mapped register
SPAC		;Subtract PREG from ACC
SPH		;Store high PREG to direct/indirect addressed
SPL		;Store low PREG to direct/indirect addressed
SQRA		;Add PREG to ACC and square direct/indirect addressed
SQRS		;Subtract PREG from ACC and square direct/indirect addressed
SST	· · · · · · · · · · · · · · · · · · ·	;Store status registers
SUB	dma,shft	;Subtract from ACC direct addressed with shift
SUB	*,shft	;Subtract from ACC indirect addressed with shift
SUBB		;Subtract from ACC direct/indirect with borrow
SUBC	<u> </u>	;Conditional subtract from ACC direct/indirect
SUBS		;Subtract from low ACC direct/indirect with sign suppressed
SUBT		;Subtract from ACC direct/indirect with shift specified by TREG1
TBLR		;Read from program space to data space
TBLW		;Write from data space to program space
XPL	<u> </u>	;XOR DBMR to direct/indirect addressed

Table 3–7a. Repeatable Instructions (Concluded)

Instructions Not Meaningful to Repeat	Description
SPM	;Set PREG shift mode
XOR	;XOR to low ACC direct/indirect
XORB	;XOR ACCB to ACC
ZALR	;Zero low ACC, load high ACC with rounding
ZAP	;Zero ACC and PREG
ZPR	;Zero PREG

Table 3–7b. Instructions Not Meaningful to Repeat (Concluded)

Table 3–7c. Nonrepeatable Instructions

Nonrepeatable Instructions	Description
ADD #k	;Add to ACC short immediate
ADD #lk,shift	;Add to ACC long immediate with shift
ADRK	;Add to AR short immediate
AND #lk,shft	;AND to ACC long immediate with shift
APL #lk	;AND long immediate to direct/indirect addressed
B[D]	;Branch [delayed] unconditionally
BACC[D]	;Branch [delayed] to address specified in low ACC
BANZ[D]	;Branch [delayed] on AR(ARP) not zero
BCND[D]	;Branch [delayed] conditionally
CALA[D]	;Call [delayed] to address specified in low ACC
CALL[D]	;Call [delayed] subroutine
CC[D]	;Call [delayed] subroutine conditionally
CPL #lk	;Compare long immediate to direct/indirect addressed
IDLE	;Idle CPU
IDLE2	;Idle until interrupt — low power mode
INTR	;Soft interrupt
LACC #lk,shft	;Load ACC long immediate
LACL #k	;Load ACC short immediate
LAR #lk	;Load AR with long immediate
LDP #k	;Load DP short immediate
NMI	;Non-maskable interrupt
OPL #lk	;OR long immediate to direct/indirect addressed
OR #lk,shft	;OR to ACC long immediate with shift
RCND[D]	;Return [delayed] from subroutine conditionally
RET	;Return from subroutine
RETE	;Return from interrupt service routine with automatic global enable

	SPLK RPTB	#010h,BRCR	;Set loop count to 16. :For $I = BRCR$: $I > =0$: I .
*			,
	ZAP		; ACC = PREG = 0 .
	SQRA	*,AR2	; PREG = X^2 .
	SPL	SQRX	;Save X ² .
	MPY	*	; PREG = $b \times X$.
	LTA	SQRX	; ACC = bX. TREG = X^2 .
	MPY	*	; PREG = aX^2 .
	APAC		;ACC = aX^2 + bX .
	ADD	*,0,AR3	$;ACC = aX^2 + bX + c = Y.$
	SACL	*,0,AR1	;Save Y.
	CRGT		;Save MAX.
ENF	T.OOP		

The example implements 16 executions of $Y = aX^2 + bX + c$ and saves the maximum value in ACCB. Note that the initialization of the auxiliary registers is not shown in the coded example. PAER is loaded with the address of the last word in the code segment. The label END_LOOP is placed after the last instruction, and the RPTB instruction long immediate is defined as END_LOOP-1 in case the last word in the loop is a two-word instruction.

There is only one set of block repeat registers, so multiple block repeats cannot be nested without saving the context of the outside block or using BANZD. The simplest method of executing nested loops is to use the RPTB for only the innermost loop and using BANZD for all the outer loops. This is still a valuable cycle-saving operation because the innermost loop is repeated significantly more times than the outer loops. Block repeats can be nested by storing the context of the outer loop before initiating the inner loop, then restoring the outer loop's context after completing the inner loop. The context save and restore are shown in the following example:

SMMR	BRCR, TEMP1	;Save block repeat counter.
SMMR	PASR, TEMP2	;Save block start address.
SMMR	PAER, TEMP3	;Save block end address.
SPLK	<pre>#NUM_LOOP, BRCR</pre>	;Set inner loop count.
RPTB	END_INNER	;For I = 0; I<=BRCR; I++.
•		

END_INNER

OPL	#1,PMST	;Set BRAF to continue outer loop.
LMMR	BRCR, TEMP1	;Restore block repeat counter.
LMMR	PASR, TEMP2	;Restore block start address.
LMMR	PAER, TEMP3	;Restore block end address.

In this example, the context save and restore operations take 14 cycles. Note that repeated single and BANZ/BANZD loops can also be inside a block repeat. The repeated code can include subroutine calls. Upon returning, the block repeat resumes. Repeated blocks can be interrupted. When an enabled interrupt occurs during a repeated block of code, the CALU traps to the interrupt and, when the ISR returns, the block repeat resumes.

Architecture

of the last word of the table. Notice that the label marking the end of the loop is placed after the last instruction, then the PAER is loaded with that label, minus 1. It is possible to place the label before the CALA instruction, then load the PAER with the label address because this is a one-word instruction. However, if the last instruction in this loop had been a two-word instruction, the second word of the instruction would not be read, and the long immediate operand would be substituted with the first instruction in the loop.

Inside the loop, the pointer to the task table is incremented and saved. Then, the task address is read from the table and loaded into the accumulator. Next, the task is called by the CALA instruction. Notice that, when the task returns to the task handler, it returns to the top of the loop. This is because the PC has already been loaded with the PASR before the CALA executes the PC discontinuity. Therefore, when the CALA is executed, the address of the top of the loop is pushed onto the PC stack.

The last two words of a repeat-block loop are not interruptible. In other words, the interrupt path will not be taken while the last two instruction words of a repeat block are being fetched.

Example 3–1. Interrupt Operation With a Single-Word Instruction at the End of an RPTB

	RPTB	END_LOOP-1	
	SAR	ARO,*	← interrupt path taken here if not the last loop iteration
	•		
	•		
	•		
	LACC	*+	
	SACL	*	← interrupt occurs here
ENDLOOP:			•
	MAR	*,AR1	 Interrupt path taken here if interrupt occurs during last two instruction words of the last loop iteration



	RPTB	END_LOOP-1	
	SAR	AR0,*	 interrupt path taken here if not the last loop iteration
	•		
	•		
	LACC	*+	
	SPLK	#1234h,*	← interrupt occurs here
ENDLOOP:			
	MAR	*,AR1	 Interrupt path taken here if interrupt occurs during last two instruction words of the last loop iteration

Note that any incoming interrupt will be latched by the TMS320C5x as soon as it meets the interrupt timing requirement. However, the PC will not branch

3.7 Parallel Logic Unit (PLU)

The parallel logic unit (PLU) can directly set, clear, test, or toggle multiple bits in a control/status register or any data memory location. The PLU, shown in the block diagram in Figure 3–16, provides a direct logic operation path to data memory values without affecting the contents of the accumulator or product register. It can be used to set or clear multiple bits in a control register or to test multiple bits in a flag register.





The PLU executes a read-modify-write operation on data stored in data space. The PLU operation begins with the fetching of one operand from data memory space and the fetching of the second from either long immediate on the program bus or the dynamic bit manipulation register (DBMR). Then, the PLU executes a logical operation defined by the instruction on the two operands. The result is written to the same data memory location from which the first operand was fetched.

The PLU allows the direct manipulation of bits in any location in data memory space. This direct bit manipulation is done by ANDing, ORing, XORing, or loading a 16-bit long immediate value to a data location. For example, to use AR1 for circular buffer 1 and AR2 for circular buffer 2 but not enable the circular buffer ers, initialize the circular buffer control register (CBCR) by executing this:

SPLK #021h,CBCR ;Store peripheral long immediate.; (DP = 0).

To later enable circular buffers 1 and 2, execute

Architecture

3.8 Interrupts

The TMS320C5x core CPU supports sixteen user-maskable interrupts (INT16–INT1). However, each TMS320C5x DSP does not necessarily use all 16. For example, the TMS320C50 and TMS320C51 use only nine of these interrupts (the others are tied high inside the device). Interrupts can be generated by the serial ports (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. The reset (RS) interrupt has the highest priority, and the INT16 interrupt has the lowest priority.

3.8.1 Reset

Reset (\overline{RS}) is a nonmaskable external interrupt that can be used at any time to put the TMS320C5x into a known state. Reset is typically applied after power-up when the machine is in an unknown state.

Driving the RS signal low causes the TMS320C5x to terminate execution and forces the program counter to zero. RS affects various registers and status bits. At power-up, the state of the processor is undefined. For correct system operation after power-up, a reset signal must be asserted low for one full clock cycle. The device will latch the reset pulse and generate an internal reset pulse of five cycles, long enough to guarantee a reset of the device. Processor execution begins at location 0, which normally contains a branch instruction to the system initialization routine.

When the RS signal is received, the following actions occur:

- 1) A logic 0 is loaded into the CNF (configuration control) bit in status register ST1, mapping dual-access RAM block 0 into data address space.
- 2) The program counter (PC) is set to 0. The address bus (lines A15 A0) is unknown while RS is low, unless the HOLD input of the device is low. In this case, the address lines are placed into a high-impedance state until HOLD is brought back high.
- All interrupts are disabled by setting the INTM bit (interrupt mode) to 1; note that RS is nonmaskable. The interrupt flag register (IFR) is cleared.
- 4) Status bits are set as follows:

Note that the remaining status bits remain undefined and should be initialized appropriately.

5) The global memory allocation register (GREG) is cleared to make all memory local.

Table 3–8. Interrupt Locations and Priorities

Name †	Loca	tion	Priority	Function
	Dec	Hex		
RS	0	0	1 (highest)	reset signal
INT1	2	2	3	user interrupt #1
INT2	4	4	4	user interrupt #2
ĪNT3	6	6	5	user interrupt #3
ĪNT4	· 8	8	6	user interrupt #4
ĪNT5	10	A	7	user interrupt #5
INT6	12	c	8	user interrupt #6
INT7	14	E	9	user interrupt #7
ĪNT8	16	10	10	user interrupt #8
ĪNT9	18	12	11	user interrupt #9
INT10	20	14	12	user interrupt #10
INT11	22	16	13	user interrupt #11
INT12	24	18	· 14	user interrupt #12
INT13	26	1A	15	user interrupt #13
INT14	28	1C	16	user interrupt #14
INT15	30	1E	17	user interrupt #15
ÎNT16	32	20	18	user interrupt #16
TRAP	34	22	N/A	TRAP instruction vector
NMI	36	24	2	nonmaskable interrupt

[†] The interrupt numbers here do not correspond to any specific TMS320C5x device. The definitions of the interrupts, specific to particular TMS320C5x devices, are covered in Chapter 5.

Figure 3–17. Interrupt Vector Address Generation



Upon reset, the IPTR bits are all set to zero, thus mapping the vectors to page zero in program memory space. This means the reset vector always resides at zero. The interrupt vectors can be moved to another location by loading a nonzero value into the IPTR bits. For example, the interrupt vectors can be moved to start at location 0800h by loading the IPTR with 1.

When an interrupt occurs, a flag is activated in the 16-bit interrupt flag register (IFR). Each interrupt is stored in the IFR until it is recognized by the CPU. Any of the following four events will clear the interrupt flag:

ecuting the soft vector. The following example, Example 3–3, illustrates the minimum latency from the time an interrupt occurs externally to the interrupt acknowledge (IACK). The minimum interrupt acknowledge time is defined as 8 cycles:

- 1) 3 cycles to externally synchronize the interrupt
- 2) 1 cycle to for the interrupt to be recognized by the CPU
- 3) 4 cycles to execute the INTR instruction and flush the pipeline

On the ninth cycle, the interrupt vector is fetched and the IACK is generated.

Example 3–3. Minimum Interrupt Latency

Interrupt occurs prior to the fetch of this instruction				Interrupt to IFR ↓	terrupt written IFR \downarrow This instruction will be refetched after return from interrupt									
Fetch Decode Read Execute	Main1	Main2 Main1	Main3 Main2 Main1	Main4 Main3 Main2 Main1	Main5 Main4 Main3 Main2	Main6 Main5 Main4 Main3	Dummy INTR Main5 Main4	Dummy Dummy INTR Main5	Dummy Dummy Dummy INTR	Vec1 Dummy Dummy Dummy	Vec2 VEC1 Dummy Dummy	Dummy VEC2 Vec1 Dummy	Dummy DUMMY Vec2 Vec1	ISR1 DUMMY Dummy Vec2
				↑ Interrupt to the CF	latched ext	ernal	↑ INTR jan into the p	nmed bipeline		↑ IACK ger here	nerated			

The maximum latency is a function of what is in the pipeline. Multicycle instructions add additional cycles to empty the pipeline. This applies to instructions that are extended via wait-state insertion on memory accesses. The wait states required for interrupt vector accesses also affect the latency. The repeat next instruction N times (RPT and RPTZ) also lock out interrupts, and the repeated instruction completes all executions before allowing the interrupt to execute. This is to protect the context of the repeated instructions because when repeated, the instructions run more parallel operations in the pipeline, and the context of these additional parallel operations cannot be saved in an ISR. The HOLD function takes precedence over interrupts and also can delay the interrupt trap. If an interrupt happens during an active-HOLD state, the interrupt is taken at the completion of the HOLD state.

Interrupts cannot be processed between CLRC INTM and the next instruction in a program sequence. For example, if an interrupt occurs during an CLRC INTM instruction execution, the device always completes CLRC INTM as well as the following instruction before the pending interrupt is processed. This ensures that a return (RET) can be executed before the next interrupt is processed—thus protecting against PC stack overflow. If the ISR is exited via a RETE (return from ISR with enable), the CLRC INTM is unnecessary.

3.8.3 Interrupt Context Save

When an interrupt trap is executed, certain strategic registers are saved automatically. When the return from interrupt instruction (RETE or RETI) is exIn the example, the address of the reentry point within the ISR is pushed onto the PC stack. The RETI instruction pops all the stacks, including the PC stack, and resumes execution. At the end of the ISR, a standard return is executed because the stack is already popped.

Not all of the 16 core CPU interrupts are necessarily used on any given TMS320C5x device. The vectors for the interrupts not tied to specific external pins or internal peripherals can be used as software interrupts. To use the corresponding interrupt vectors as software traps with full context save and restore, execute the INTR instruction with the appropriate interrupt number as an operand. These traps are protected from other interrupts in the same way the ISR is protected; all interrupts are globally masked via the INTM bit. To execute the context restore, these trap routines must be exited via the RETI or RETE instruction. For example,

INTR 15 ;Software trap to address 01Eh.

In this example, the processor will trap to the vector relatively located at 01Eh.

3.8.4 Nonmaskable Interrupt

The core of the TMS320C5x has two nonmaskable interrupts, reset and NMI. Reset is discussed in subsection 3.8.1 NMI is used as a soft reset. It is different from a standard interrupt because it is not maskable, and it does not invoke the automatic context save. The context save is not invoked, because it is possible to take the NMI even during an interrupt service routine. In addition, interrupts are globally disabled during an NMI instruction. The NMI is different from reset in that it does not affect any of the modes of the device. Note that some TMS320C5x devices may not make the NMI available externally. The NMI is also delayed by multicycle instructions and HOLD, as described in subsection 3.8.2. The NMI trap can also be initiated via software using the NMI instruction. This instruction forces the PC to the NMI trap location.

Assembly Language Instructions

4.1 Memory Addressing Modes

The TMS320C5x instruction set provides six basic memory addressing modes:

- Direct addressing mode
- Indirect addressing mode
- Immediate addressing mode
- Dedicated register addressing mode
- Memory-mapped register addressing mode
- Circular addressing mode

Both direct and indirect addressing can be used to access data memory. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through one of eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s). Two types of immediate addressing modes are available: short and long. In short immediate addressing, an 8-/9-/13-bit operand is included in the instruction word. Long immediate addressing mode uses as its operand a 16-bit word following the instruction. Dedicated register addressing refers to the block move instructions in which the BMAR register addresses program or data memory and the parallel logic unit (PLU) instructions in which operands are obtained from the DBMR register. Memory-mapped register addressing mode is used to load and store memory-mapped registers. Circular addressing is an additional mode of indirect addressing that automatically wraps to the beginning of a block of data when the end of the block is reached. The following subsections describe each addressing mode and give the opcode formats and some examples for each mode.

4.1.1 Direct Addressing Mode

In the direct memory addressing mode, the instruction contains the lower seven bits of the data memory address (dma). This field is concatenated with the nine bits of the data memory page pointer (DP) register to form the full 16-bit data memory address. Thus, the DP register points to one of 512 possible 128-word data memory pages, and the 7-bit address in the instruction points to the specific location within that data memory page. The DP register is loaded by using the LDP (load data memory page pointer) or the LST #0 (load status register ST0) instructions.

The opcode of the ADD 9h,5 instruction is 25h and appears in bits 15 through 8. The shift count of 5 appears in bits 11 through 8 of the opcode. The data memory address 09h appears in bits 6 through 0.

4.1.2 Indirect Addressing Mode

Eight auxiliary registers (AR0–AR7) provide flexible and powerful indirect addressing on the TMS320C5x. To select a specific auxiliary register, load the auxiliary register pointer (ARP) with a value from 0 through 7, designating AR0 through AR7, respectively (see Figure 4–2).

Figure 4–2. Indirect Addressing Block Diagram



¹⁶⁻Bit Data Address

The contents of the auxiliary registers may be operated upon by the auxiliary register arithmetic unit (ARAU), which implements unsigned16-bit arithmetic. The ARAU performs auxiliary register arithmetic operations in the decode phase of the pipeline. This allows the address to be generated before the decode phase of the next instruction. The AR is incremented or decremented after it is used in the current instruction.

In indirect addressing, any location in the 64K data memory space can be accessed via a 16-bit address contained in an auxiliary register. The LAR instruction loads the address into the register. The auxiliary registers on the TMS320C5x may be modified by ADRK (add to auxiliary register short immedi-

Assembly Language Instructions

forms the specified mathematical operation on the indicated auxiliary register. Additionally, the ARP may be loaded with a new value. All indexing operations are performed on the current auxiliary register in the same cycle as the original instruction decode phase of the pipeline.

Indirect auxiliary register addressing allows for post-access adjustments of the auxiliary register pointed to by the ARP. The adjustment may be an increment or decrement by one or may be based upon the contents of the INDX register. To maintain compatibility with the TMS320C2x devices, set the NDX bit in the PMST register to 0. In the TMS320C2x architecture, the current auxiliary register can be incremented or decremented by the value in the AR0 register. When the NDX bit is set to 0, every AR0 modification or LAR write also writes the ARCR and INDX registers with the same value. Subsequent modifications of the current auxiliary registers using indexed addressing will use the INDX register, therefore maintaining compatibility with existing TMS320C2x code. The NDX bit is set to 0 at reset.

Bit-reversed addressing modes on the TMS320C5x allow efficient I/O to be performed by the resequencing of data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when this mode is selected, and INDX is added to/subtracted from the current auxiliary register. Typical use of this addressing mode requires that INDX first be set to a value corresponding to one-half of the array's size, and that AR(ARP) be set to the base address of the data (the first data point).

Indirect addressing can be used with all instructions except immediate operand instructions and instructions with no operands. The indirect addressing format is as follows:

15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
opcode	1	IDV	INC	DEC	NAR		Y	

Bits 15 through 8 contain the opcode, and bit 7 = 1 defines the addressing mode as indirect. Bits 6 through 0 contain the indirect addressing control bits.

Bit 6 contains the increment/decrement value (IDV). The IDV bit determines whether the INDX register will be used to increment or decrement the current auxiliary register. If bit 6 = 0, an increment or decrement (if any) by one occurs to the current auxiliary register. If bit 6 = 1, the INDX register is added to or sub-tracted from the current auxiliary register as defined by bits 5 and 4.

Bits 5 and 4 control the arithmetic operation to be performed with AR(ARP) and the INDX register. When set, bit 5 indicates that an increment is to be performed. If bit 4 is set, a decrement is to be performed. Table 4–1 shows the correspondence of bit pattern and arithmetic operation.

The CMPR (compare auxiliary register with ARCR) and TC/NTC conditions facilitate conditional branches, calls, returns, or conditional executes according to comparisons between the contents of ARCR and the contents of AR(ARP). To maintain compatibility with the TMS320C2x devices, set the NDX bit in the PMST register to 0. In the TMS320C2x architecture, the auxiliary register compare function is performed by comparing AR0 with the current auxiliary register. When the NDX bit is set to 0, every load to AR0 loads the ARCR register with the same value. Subsequent compares of the current auxiliary register will use the ARCR register, therefore maintaining compatibility with existing TMS320C2x code. The NDX bit is set to 0 at reset. The auxiliary registers may also be used for temporary storage via the load and store auxiliary register instructions, LAR and SAR, respectively, or via any instruction that can load and store the memory-mapped auxiliary registers.

The following examples illustrate the indirect addressing format:

Example 1 ADD *+,8

Add to the accumulator the contents of the data memory address defined by the contents of the current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is autoincremented by one. The instruction word is 028A0h.

Example 2 ADD *,8

As in Example 1, but with no autoincrement; the instruction word is 02880h.

Example 3 ADD *-,8

As in Example 1, except that the current auxiliary register is decremented by one; the instruction word is 02890h.

Example 4 ADD *0+,8

As in Example 1, except that the contents of register INDX are added to the current auxiliary register; the instruction word is 028E0h.

Example 5 ADD *0–,8

As in Example 1, except that the contents of register INDX are subtracted from the current auxiliary register; the instruction word is 028D0h.

Example 6 ADD *+,8,AR3

As in Example 1, except that the auxiliary register pointer (ARP) is loaded with the value **3** for subsequent instructions; the instruction word is 028ABh.

Example 7 ADD *BR0-,8

The contents of register INDX are subtracted from the current auxiliary register, with reverse carry propagation; the instruction word is 028C0h. RPT #

The following is an example code and the instruction word format for the RPT instruction with long immediate addressing:

							16	-bit co	onsta	int						_
	1	0	1.	1	1	1	1	0	1	1	0	0	0	1	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OFFFh	;Exe	cute	the	inst	ruct	ion	foll	owing	the	RPT	ins	truc	tion	1000)h ti	mes.

4.1.4 Dedicated Register Addressing

Nine instructions in the TMS320C5x instruction set can use one of two special-purpose memory-mapped registers in the core CPU. These two registers are the block move address register (BMAR) and the dynamic bit manipulation register (DBMR). The APL, OPL, CPL, and XPL parallel logic unit (PLU) instructions use the contents of the DBMR register when an immediate value is not specified as one of the operands. The BLDD, BLDP, and BLPD instructions can use the BMAR register to point at the source or destination space of a block move. The MADD and MADS also use the BMAR register to address an operand in program memory for a multiply-accumulate operation.

The syntax for dedicated register addressing can be stated in one of two ways:

1) specifying BMAR by its predefined symbol as shown below:

BLDD BMAR, DAT100 ; DP = 0. BMAR contains the value 200h.

The contents of data memory location 200h are copied to data memory location 100 on the current data page. The opcode for this instruction is 0AC64h.

 excluding the immediate value from parallel logic unit instructions as shown below. The BMAR register is implied by the MADD and MADS instruction mnemonics.

OPL DAT10 ;DP = 6. DBMR contains the value **OFFF0**h. ;Address **O30A**h contains the value **01**h

The contents of data memory location 030Ah are ORed with the contents of DBMR. The resulting 0FFF1h is stored back to memory location 030Ah. The opcode for this instruction is 590Ah.

4.1.5 Memory-Mapped Register Addressing

Memory-mapped register addressing is used for modifying the memory-mapped registers without affecting the current data page pointer value. In addition, any scratch pad RAM location or data page 0 can be modified by using this addressing mode. Figure 4–3 illustrates how this is done by forc-

implement a sliding window, which contains the most recent data to be processed. The TMS320C5x supports two concurrent circular buffers operating via the auxiliary registers. The following five memory-mapped registers control the circular buffer operation:

- CBSR1 Circular Buffer One Start Register
- CBSR2 Circular Buffer Two Start Register
- GER1 Circular Buffer One End Register
- GER2 Circular Buffer Two End Register
- GBCR Circular Buffer Control Register

The 8-bit circular buffer control register enables and disables the circular buffer operation. The CBCR is defined as follows:

Bit	Name	Function
0–2	CAR1	Identifies which auxiliary register is mapped to circular buffer 1.
3	CENB1	Circular buffer 1, enable=1/disable=0. Set to 0 upon reset.
4–6	CAR2	Identifies which auxiliary register is mapped to circular buffer 2.
7	CENB2	Circular buffer 2, enable=1/disable=0. Set to 0 upon reset.

In order to define circular buffers, the start and end addresses should first be loaded into the corresponding buffer registers; next, a value between the start and end registers for the circular buffer is loaded into an auxiliary register. The proper auxiliary register value is loaded, and the corresponding circular buffer enable bit is set in the control register. Note that the same auxiliary register can not be enabled for both circular buffers, or unexpected results will occur. The algorithm for circular buffer addressing is as follows (note that the test of the auxiliary register value is performed before any modifications):

If (ARn = CBER) and (any AR modification),

Then: ARn = CBSR.

Else: ARn = ARn + step.

In addition, note that if ARn=CBER and no AR modification occurs, the current AR is not modified and is still equal to CBER.Note that when the current auxiliary register = CBER, any AR modification (increment or decrement) will set the current AR = CBSR. The following examples illustrate the operation:

splk	#200h,CBSR1	<pre>; Circular buffer start register</pre>
splk	#203h,CBER1	; Circular buffer end register
splk	#0eh,CBCR	; Enable AR6 pointing to buffer 1
lar	ar6,#200h	; Case 1
lacc	*	; AR6 = 200h
lar	ar6,#203h	; Case 2
lacc	*	; AR6 = 203h
lar	ar6 , #200h	; Case 3
lacc	*+	; AR6 = 201h
lar	ar6,#203h	; Case 4
lacc	*+	; AR6 = 200h

4.2 Instruction Set

The TMS320C5x assembly language instruction set supports both DSP-specific and general-purpose applications. This section lists and groups the TMS320C5x instruction set according to the following functional headings:

- Accumulator Memory Reference Instructions
- Auxiliary Registers and Data Page Pointer Instructions
- Parallel Logic Unit Instructions
- T Register, P Register, and Multiply Instructions
- Branch Instructions
- I/O and Data Memory Operations
- **Control Instructions**

Section 4.1 covers the addressing modes associated with the instruction set, and Section 4.3 describes individual instructions in more detail.

4.2.1 Symbols and Abbreviations

Table 4–3 lists symbols and abbreviations used in the instruction set summary (Table 4–4) and the individual instruction descriptions (Section 4.3).

4.2.2 Instruction Set Summary

Table 4–4 is a summary of the instruction set for the TMS320C5x digital signal processors. This instruction set is a superset of the TMS320C1x and TMS320C2x instruction sets.

The instruction set summary is arranged according to function and is alphabetized within each functional grouping. The number of words that an instruction occupies in program memory is specified in column four of the table. Several instructions specify two values, separated by a slash mark "/" for the number of words. Different forms of the instruction occupy a different number of words. For example, the ADD instruction occupies one word when the operand is a short immediate value or two words if the operand is a long immediate value. The number of cycles that an instruction requires to execute is in column four of the table. All instructions are assumed to be executed from internal program memory (RAM) and internal data dual-access memory. The cycle timings are for single-instruction execution, not for repeat mode. Additional information is presented in the Individual Instruction Descriptions in Section 4.3. The symbol # indicates those instructions that are new for the TMS320C5x instruction set.

A read or write access to any peripheral memory-mapped register in data memory locations 20h–5Fh will add one cycle to the cycle- time shown. This is due to the fact that all peripherals perform these accesses over the TI Bus.

Section 4.4 includes a table that maps TMS320C2x instructions to TMS320C5x instructions. Note that the Texas Instruments TMS320C5x assembler will accept TMS320C2x instructions as well as TMS320C5x instructions.

Accumulator Memory Reference Instructions (Concluded)							
Mnemo	nic	Description	Words	Cycles			
SACB	#	Store ACC in ACCB	1	1			
SACH		Store high ACC with shift	1	1			
SACL		Store low ACC with shift	1	1			
SAMM	#	Store ACC to memory-mapped register	. 1	1 (processor memory-mapped register) 2 (peripheral memory-mapped registers)			
SATH	#	Barrel-shift ACC right 0 or 16 bits as specified by TREG1	1	1			
SATL	#	Barrel-shift ACC right 0 to 15 bits as specified by TREG1	1	1			
SBB	#	Subtract ACCB from ACC	1	1			
SBBB	#	Subtract ACCB from ACC with borrow	1	1			
SFL		Shift ACC left	1	1			
SFLB	#	Shift ACCB and ACC left	1	1			
SFR		Shift ACC right	1	1			
SFRB	#	Shift ACCB and ACC right	1	1			
SUB		Subtract from ACC	1/2	1 2 (long immediate value specified)			
SUBB		Subtract from ACC with borrow	1	1			
SUBC		Conditional subtract	1	1			
SUBS	•	Subtract from low ACC with sign-extension sup- pressed	1	1			
SUBT		Subtract from ACC with shift specified by TREG1	1	1			
XOR		Exclusive-OR with ACC	1/2	1 2 (long immediate value specified)			
XORB	#	Exclusive-OR ACCB with ACC	1	1			
ZALR		Zero low ACC and load high ACC with rounding	1	1			
ZAP		Zero ACC and PREG	1	1			

Table 4-4. Instruction Set Summary (Continued)

T Register, P Register, and Multiply Instructions						
Mnemonic		Description	Words	Cycles		
APAC		Add PREG to ACC	1	1		
LPH		Load high PREG	1	1		
LT		Load TREG0	1	1		
LTA		Load TREG0 & accumulate previous product	1	1		
LTD		Load TREG0, accumulate previous product, and move data	1	. 1		
LTP		Load TREG0 & store PREG in accumulator	1	1		
LTS		Load TREG0 and subtract previous product	1	1		
MAC		Multiply and accumulate	2	3		
MACD		Multiply and accumulate with data move	2	3		
MADD #		Multiply and accumulate with source pointed at by BMAR	1	3		
MADS #		Multiply and accumulate both with source pointed at by BMAR and with data move	1	3		
MPY		Multiply	1/2	1 2 (long immediate value specified)		
MPYA		Multiply and accumulate previous product	1	1		
MPYS		Multiply and subtract previous product	1	1		
MPYU		Multiply unsigned	1	1		
PAC		Load ACC with PREG	1	1		
SPAC		Subtract PREG from ACC	1	1		
SPH		Store high PREG	1	1		
SPL		Store low PREG	1	1		
SPM		Set PREG output shift mode	1	1		
SQRA		Square and accumulate previous product	1	1		
SQRS		Square and subtract previous product	1 1	1		
ZPR #		Zero product register	1	1		

Table 4-4. Instruction Set Summary (Continued)

I/O and Data Memory Operations						
Mnemoni	ic	Description	Words	Cycles		
BLDD		Block move from data memory to data memory	1/2	2 (operand specified by BMAR) 3 (operand specified by long im- mediate)		
BLDP	#	Block move from data memory to program memory	1	2		
BLPD		Block move from program memory to data memory	1/2	2 (operand specified by BMAR) 3 (operand specified by long im- mediate)		
DMOV		Data move in data memory	1	1		
IN		Input data from port	2	2		
LMMR	#	Load memory-mapped register	2	2 (processor memory-mapped register) 3 (peripheral memory-mapped register)		
OUT		Output data to port	2	3		
SMMR	#	Store memory-mapped register	2	2 (processor memory-mapped register) 3 (peripheral memory-mapped register)		
TBLR		Table read	1	3		
TBLW		Table write	1	3		

Table 4-4. Instruction Set Summary (Continued)

4.3 Individual Instruction Descriptions

This section furnishes detailed information on the instruction set for the TMS320C5x family; see Table 4–4, *Instruction Set Summary*, for a complete list of available instructions. Each instruction presents the following information:

- assembler syntax
- operands
- opcode
- execution
- description
- words
- **Cycles**
- examples

The **EXAMPLE** instruction is provided to familiarize the user with the instruction format and explain the contents of the instruction manual pages. data RAM. The cycle timings are for single-instruction execution, not for repeat mode. Note that writing or reading any of the memory-mapped peripheral registers over the peripheral bus will add one additional cycle to the execution of that instruction.

Example

Example code is included for each instruction. The effect of the code on memory and/or registers is summarized.
Syntax	[label]	ADCB	l															
Operands	None																	
Opcode																		
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	0	1	1	1	1	1	0	0	0	0	1	0	0	0	1
Execution	(PC) + (ACC)	1 → F + (ACC	PC CB) +	(C)	\rightarrow	ACC												-
	Affecte	d by O	VM; a	affec	ts O	V an	d C											
Description	The cor to the a from th	ntents o Iccumu Ie MSB	of the llator. posi	accu The tion (umul carr of the	ator l y bit i e acc	ouffe is set cumu	r (AC t to or ilator	CB) a ne if t	and t he re	he va esult	alue of th	of the e ado	e carı ditior	ry bit 1 gen	(C) a erate	re ac es a c	lded arry
Words	1																	
Cycles	1																	
Example	ADCB																	
		ACC	1	В	efore	Instr	uctior 1234	ו ר	A	сс	0 C		fter Ir	nstruc 12	tion 237h			
		ACCB	Ŭ				21	j	AC	СВ					2h			

 $(PC) + 2 \rightarrow PC$ (ACC) + lk x 2^{shift2} \rightarrow ACC Affected by SXM and OVM; affects C and OV.

Description The contents of the addressed data memory location or an immediate constant are leftshifted and added to the accumulator. During shifting, low-order bits are zero-filled. High-order bits are sign-extended if SXM = 1 and zero-filled if SXM = 0. The result is stored in the accumulator. When short immediate addressing is used, the addition is unaffected by SXM and is not repeatable. Note that when the ARP is updated during indirect addressing, a shift operand must be specified. If no shift is desired, a 0 may be entered for this operand.

When adding with a shift of 16, the carry bit is set if the results of the addition generates a carry; otherwise, the carry bit is unaffected. This allows the accumulation to generate the proper single carry when adding a 32-bit number to the accumulator.

Words

(Direct, indirect, or short immediate addressing)

(Direct, indirect, or short immediate addressing)

2 (Long immediate addressing)

Cycles

1

2

(Long immediate addressing)



- Syntax
 Direct:
 [label]
 ADDC
 dma

 Indirect:
 [label]
 ADDC
 {ind}
 [,next ARP]
- $\begin{array}{ll} \textit{Operands} & 0 \leq dma \leq 127 \\ 0 \leq next \ ARP \leq 7 \end{array}$

Opcode

_	15	14	_13_	12	11	_10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	1	0	0	0	0	0	0		Dat	a Me	mory	Addı	ress	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indirect:	0	1	1	0	0	0	0	0	1		Se	e Sul	osect	ion 4.	1.2	

Execution (PC) + 1 \rightarrow PC (ACC) + (dma) + (C) \rightarrow ACC

Affected by OVM; affects OV and C. Not affected by SXM.

The contents of the addressed data memory location and the value of the carry bit are added to the accumulator with sign extension suppressed. The carry bit is then affected in the normal manner.

The ADDC instruction can be used in performing multiple-precision arithmetic.

Words	1			
Cycles	1			
Example 1	ADDC DATO ;(D)	P = 6)		
		Before Instruction		After Instruction
	Data Memory 300h	04h	Data Memory 300h	04h
	ACC 1	13h	ACC 0	18h
Example 2	ADDC *-, AR4 ; (O	VM = 0)	-	
	• • •	,		
	•	Before Instruction		After Instruction
	ARP	Before Instruction	ARP	After Instruction
	ARP AR0	Before Instruction 0 300h	ARP AR0	After Instruction 4 299h
	ARP AR0 Data Memory 300h	Before Instruction 0 300h 0 0h	ARP AR0 Data Memory 300h	After Instruction 4 299h 0
	ARP AR0 Data Memory 300h ACC 1 C	Before Instruction 0 300h 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ARP AR0 Data Memory 300h ACC 1 C	After Instruction 4 299h 0 0 h 0 h
	ARP AR0 Data Memory 300h ACC 1 C X	Before Instruction 0 300h 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ARP AR0 Data Memory 300h ACC 1 C	After Instruction 4 299h 0h 0h

Syntax Direct: [label] ADDT dma Indirect: [label] ADDT {ind} [,next ARP] Operands $0 \leq dma \leq 127$ $0 \le \text{next ARP} \le 7$ Opcode 15 14 13 12 11 10 9 8 7 6 5 4 з 2 0 Direct: 0 1 1 0 0 0 1 1 0 Data Memory Address 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 Indirect: 0 1 1 0 0 0 1 1 1 See Subsection 4.1.2 Execution $(PC) + 1 \rightarrow PC$ $(ACC) + [(dma) \times 2^{TREG1(3-0)}] \rightarrow (ACC)$ If SXM = 1: Then (dma) is sign-extended. If SXM = 0: Then (dma) is not sign-extended. Affected by SXM and OVM; affects OV and C. Description The data memory value is left-shifted and added to the accumulator, with the result replacing the accumulator contents. The left-shift is defined by the four LSBs of the TREG1, resulting in shift options from 0 to 15 bits. Sign extension on the data memory value is controlled by SXM. The carry bit is set when a carry is generated out of the MSB of the accumulator. Software compatibility with the TMS320C25 can be maintained by setting the TRM bit of the PMST status register to zero. This causes any TMS320C25 instruction that loads TREG0 to write to all three TREGs. Subsequent calls to the ADDT instruction will shift the value by the TREG1 value (which is the same as TREG0), maintaining object-code compatibility. Words 1 Cycles 1 Example 1 ADDT DAT127; (DP = 4. SXM = 0) **Before Instruction** After Instruction Data Memory Data Memory 027Fh 09h 09h 027Fh TREG1 0FF94h TREG1 0FF94h ACC ACC X 0F715h 0 0F7A5h

С

Syntax	[label]	ADRK	#k															
Operands	0 ≤ k ≤	255																
Opcode																		
		-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Short: 0 1 1 1 1 0 0 0 8-Bit Constant																	
Execution	(PC) + AR(ARI	1 → F P) + 8-	⊃C bit po	ositiv	ve co	nsta	nt –	→ AR	(AR	P)								
Description	The 8-b ter (as s tents. T positive	The 8-bit immediate value is added, right-justified, to the currently selected auxiliary regiser (as specified by the current ARP) with the result replacing the auxiliary register con- ents. The addition takes place in the ARAU, with the immediate value treated as an 8-bit positive integer. Note that all arithmetic operations on the auxiliary registers are unsigned.																
Words	1																	
Cycles	1																	
Example	ADRK	#80h																
		ARP AR5		В [efore	Instru	uction 4321	n 5 h	A	RP R5			fter li	nstruc 4:	5 3A1h			

Example 1	AND	DAT16 ;(D	P = 4)		
			Before Instruction		After Instruction
		Data Memory	OOFEN	Data Memory	00EEb
		021011	00111	021011	001111
		ACC	12345678h	ACC	00000078h
Example 2	AND	*			
			Before Instruction		After Instruction
		ARP	0	ARP	0
		AR0	0301h	AR0	0301h
		Data Memory 0301h	0FF00h	Data Memory 0301h	0FF00h
		ACC	12345678h	ACC	00005600h
Example 3	AND	#00FFh,4			
ł		· · · · · · · · · · · · · · · · · · ·	Before Instruction		After Instruction
		ACC	12345678h	ACC	00000670h

Syntax Operands Opcode	[<i>label</i>] APAC None
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
Execution	$(PC) + 1 \rightarrow PC$ $(ACC) + (shifted P register) \rightarrow ACC$
	Affected by PM and OVM; affects OV and C. Not affected by SXM .
Description	The contents of the P register are shifted as defined by the PM status bits and added to the contents of the accumulator. The result is placed in the accumulator. APAC is not affected by the SXM bit of the status register; the P register is always sign-extended. The APAC instruction is a subset of the LTA, LTD, MAC, MACD, MADS, MADD, MPYA, and SQRA instructions.
Words	1
Cycles	1
Example	APAC; (PM = 01)After InstructionP40hP40hACCX20hACC0CCC

Example 2	APL	DAT96	i ; (DI	P = 0)				
				Before Instructio	n			After Instruction
		DBMR		0FF00	h D	BMR		0FF00h
,		Data Memo 60h	ry X TC	1111	Data h	Memory 60h	0 TC	1100h
Example 3	APL	#0100	h,*,A	R6				
				Before Instructio	n			After Instruction
		ARP	X		5	ARP	0	6
			тс				TC	
		AR5		300	h i	AR5		300h
		Data Memo 300h	ory	OFFF	Data h :	Memory 300h	,	0100h
Example 4	APL	*,AR7	,					
				Before Instructio	n			After Instruction
		ARP	X TC		6	ARP	0 TC	7
		AR6		310)h	AR6		310h
		DBMR		0303	sh D	BMR		0303h
		Data Memo 310h	iry	0EFF	Data h :	Memory 310h	/	0203h

Syntax	[label] BAC	C[<i>D</i>]															
Operands	None																
Opcode	BACC																
		15	- 4	10	10	44	10	٥	٥	7	6	5	٨	2	2	4	0
		1	0	1	1	1	1	1	0	0	0	<u> </u>	0	0	0	0	0
	BACCD																
			14	13	12	11	10	9	8	7	6	5	_4	3	2	1	
		1	0	1	1	1	1	1	0	0	0	1	0	0	0	0	1
Execution	ACC(15-0)	→ PC	>														
Description	Control is pa one two-word fetched from a delayed bra	Control is passed to the 16-bit address residing in the lower half of the accumulator. The one two-word instruction or two one-word instructions following the branch instruction are etched from program memory and executed before the branch is taken, if the branch is a delayed branch (specified by the "D" suffix).															
Words	1																
Cycles	4 2 (lf del	layed)															
Example 1	BACC ; (AC	C cor	ntai	ns t	he t	valu	e 19	1)									
	191 is loaded location.	d into	the p	orogi	ram o	coun	ter, a	nd tl	ne pr	ogra	m co	ontini	Jes e	execi	uting	from	that
Example 2	BACCD MAR *+,A LDP #5	;(.R1	ACC	con	tair	is tì	ne va	alue	191	.)						,	

After the current AR, ARP, and DP are modified as specified, program execution continues from location 191.

The program counter (PC) is incremented by 2, and execution continues from that location.

Example 2	BANZD LACC	PGM0 #01h			
	LDP	#5	Before Instruction		After Instruction
		ARP	0	ARP	0
		AR0	5h	AR0	4h
		DP	4	DP	5
		ACC	00h	ACC	01h

After the current DP and ACC are modified as specified, program execution continues from location 0.

Example 3

LAR AR1,#3 LAR AR0,#60h PGM191 ADD *+,AR1 BANZ PGM191,AR0

MAR *, ARO

The contents of data memory locations 60h–63h are added to the accumulator.

Example 1 BCND PGM191, LEQ, C

If the accumulator contents are less than or equal to zero and the carry bit is set, program address 191 is loaded into the program counter, and the program continues executing from that location. If these conditions do not hold, execution continues from location PC + 2.

Example 2 BCNDD PGM191,OV MAR *,AR1

LDP #5

After the current AR, ARP, and DP are modified as specified, program execution continues at location 191 if the overflow flag (OV) in status register ST0 is set. If the flag is not set, execution continues at the instruction following the LDP instruction.

Example 1 BIT Oh,15 ; (DP = 6).Test LSB at 300h

		Before Instruction								
	Data Memory 300h	4DC8h	Data Memory 300h	4DC8h						
¥	TC	0	тс	0						
Example 2	BIT *,0,AR1	;Test MSB at 310h								
		Before Instruction		After Instruction						
	ARP	0	ARP	1						
	AR0	310h	AR0	310h						
	Data Memory 310h	8000h	Data Memory 310h	8000h						
	тс	0	тс	1						

Words	1			
Cycles	1			
Example 1	BITT 00h ;(DP = 6). Test bit	14 of data at	300h
		Before Instruction		After Instruction
	Data Memory 300h	4DC8h	Data Memory 300h	4DC8h
	TREG2	1h	TREG2	1h
	тс	0	тс	1
Example 2	BITT * ;Test	bit 1 of data at	310h	
		Before Instruction		After Instruction
	ARP	1	ARP	1
	AR1	310h	AR1	310h
	AR1 Data Memory 310h	310h	AR1 Data Memory 310h	310h
	AR1 Data Memory 310h TREG2	310h 8000h 0Eh	AR1 Data Memory 310h TREG2	310h 8000h 0Eh

Block move data to data with DEST in BMAR 9 2 15 14 13 12 11 10 8 7 6 5 4 3 0 1 Direct: 0 0 0 1 0 **Data Memory Address** 1 1 1 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 1 See Subsection 4.1.2 Indirect: 0 1 0 1 1 0 Execution $(PFC) \rightarrow MCS$ If long immediate: $(PC) + 2 \rightarrow PC$ $\# k \rightarrow PFC$ Else: $(PC) + 1 \rightarrow PC$ $(BMAR) \rightarrow PFC$ While (repeat counter) \neq 0: (src, addressed by PFC) \rightarrow dst or src \rightarrow (dst, addressed by PFC) Modify AR(ARP) and ARP as specified, $(PFC) + 1 \rightarrow PFC$ (repeat counter) $-1 \rightarrow$ repeat counter. (src, addressed by PFC) \rightarrow dst or src \rightarrow (dst, addressed by PFC) Modify AR(ARP) and ARP as specified. $(MCS) \rightarrow PFC$ Description The word in data memory pointed at by src is copied to a data memory space pointed at

escription The word in data memory pointed at by *src* is copied to a data memory space pointed at by *dst*. The word of the source and/or destination space can be pointed at with a long immediate value, with the contents of the BMAR register, or by a data memory address. Note that not all src/dst combinations of pointer types are valid.

RPT can be used with the BLDD instruction in indirect addressing mode to move consecutive words in data memory. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. The source or destination address for the BLDD instruction specified by the long immediate address or BMAR register contents are automatically incremented in repeat mode. If a direct memory address is specified, its address is not automatically incremented in repeat mode. Note that the source and destination blocks do not have to be entirely on-chip or off-chip. Interrupts are inhibited during a *BLDD* operation used with the RPT instruction. When used with RPT, BLDD becomes a single-cycle instruction once the RPT pipeline is started.

> Neither the long immediate nor the BMAR can be used as the address to the on-chip memory-mapped registers. The direct or indirect addressing mode can be used to address the on-chip memory-mapped core processor and peripheral registers.

схатрів э	RPTK	2			
	BLDD	#300h,*+			
			Before Instruction		After Instruction
		ARP	0	ARP	0
		AR0	320h	AR0	323h
		300h	7F98h	300h	7F98h
		301h	0FFE6h	301h	0FFE6h
		302h	9522h	302h	9522h
		320h	8DEEh	320h	7F98h
		321h	9315h	321h	0FFE6h
		322h	2531h	322h	9522h

Example 2	BLDP	* , AR0				
			Before Instructi	ion		After Instruction
		ARP		7	ARP	0
		AR7	31	10h	AR7	310h
	Da	ta Memory 310h	OFOF	-0h	Data Memory 310h	0F0F0h
		BMAR	280	00h	BMAR	2800h
	Proç	gram Memory 2800h	123	34h	Program Memory 2800h	0F0F0h

or the contents of the BMAR register. The data memory destination space is always pointed at by a data memory address or auxiliary register pointer. Note that not all src/dst combinations of pointer types are valid.

RPT can be used with the BLPD instruction if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter, RPTC, at the beginning of the instruction. The source address specified by the long immediate or BMAR value is automatically incemented in repeat mode. Note that the source and destination blocks do **not** have to be entirely on-chip or off-chip. Interrupts are inhibited during a repeated BLPD instruction. When used with RPT, BLPD becomes a single-cycle instruction once the RPT pipeline is started.

Words	1	(Source is specified by the BMAR register)
	2	(Source is specified by a long immediate)

Cycles 2 (Source is specified by the BMAR register) 3 (Source is specified by a long immediate)

Example 1 BLPD #800h,00h ; (DP=6)

			Before Instructi	on		After Instruction
	Prog	ram Memory 800h	0	Fh	Program Memory 800h	0Fh
	Da	ta Memory 300h		0h	Data Memory 300h	0Fh
Example 2	BLPD	#800h,*,A	R7			
			Before Instructi	on		After Instruction
		ARP		0	ARP	7
		AR0	31	0h	AR0	310h
	Prog	ram Memory 800h	111	1h	Program Memory 800h	1111h
	Dat	ta Memory 310h	010	Oh	Data Memory 310h	1111h
Example 3	BLPD	BMAR,00h	;(DP=6)			
·			Before Instructi	on		After Instruction
		BMAR	80	0h	BMAR	800h
	Prog	ram Memory 800h	0	Fh	Program Memory 800h	0Fh
	Da	ta Memory 300h		0h	Data Memory 300h	0Fh

В	SA	\R	Barrel	Shift

Syntax	[label] BSAR shift
Operands	$1 \le \text{shift} \le 16$
Opcode	
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u> 1 0 1 1 1 1 1 1 1 1 0 SHFT [†]
	† See Section 4.5.
Execution	$(PC) + 1 \rightarrow PC$ $(ACC) / 2^{shift} \rightarrow ACC$
	Affected by SXM.
Description	The BSAR instruction executes a 1- to 16-bit right-barrel arithmetic shift of the accumula- tor in a single cycle. The sign extension is determined by the sign-extension mode bit in status register 1 (ST1).
Words	1
Cycles	1
Example 1	BSAR 16 ; (SXM=0)
	Before InstructionAfter InstructionACC00010000hACC00000001h
Example 2	BSAR 4 ; (SXM=1)
	Before Instruction After Instruction ACC 0FFF10000h ACC 0FFFF1000h

Syntax [label] CALL[D] pma [,{ind} [,next ARP]]

 Operands
 0 ≤ pma ≤ 65535

 0≤ next ARP ≤ 7

Opcode

CALL

_	15	14	13	12	11	10	9	8	7	6	5	_4	3	2	1	0			
ſ	0	1	1	1	1	0	1	0	1		See Subsection 4.1.2								
	16-Bit Constant																		

CALLD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	1	1	1	1	1	1	0	1	See Subsection 4.1.2								
	16-Bit Constant																

Execution Non-delayed: $PC + 2 \rightarrow TOS$ Delayed: $PC + 4 \rightarrow TOS$ pma $\rightarrow PC$ Modify AR(ARP) and ARP as specified.

Description The current program counter (PC) is incremented and pushed onto the top of the stack (TOS). Then, the contents of the program memory address (pma), either a symbolic or numeric address, are loaded into the PC. Execution continues at this address. The current auxiliary register and ARP are modified as specified. If the call is a delayed call (specified by the "D" suffix), the one two-word instruction or two one-word instructions following the call instruction are fetched from program memory and executed before the call is executed.

Words 2

Cycles 4 2 (If delayed)

Example 1 CALL PRG191, *+, AR0

	Before Instruction		After Instruction						
ARP	1	ARP	0						
AR1	05h	AR1	06h						
PC	30h	PC	0BFh						
TOS	100h	TOS	32h						

0BFh is loaded into the program counter, and the program continues executing from that location.

Syntax [label] CC[D] pma [cond1] [,cond2] [,...

 $0 \le pma \le 65535$

Operands

Conditions:	ACC=0	EQ
	ACC≠0	NEQ
	ACC<0	LT
	ACC≤0	LEQ
	ACC>0	GT
	ACC≥0	GEQ
	C=0	NC
	C=1	С
	OV=0	NOV
	OV=1	OV
	TC=0	NTC
	TC=1	TC
	BIO low	BIO
	Inconditionally	LINC

Opcode

CC

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
1	1	1	0	1	0	TF	> †		ZL\	/C†		ZLVC †					
	16-Bit Constant																

CCD

	14	13	12	11	10_	9	8	7	6	5	4	3	2	1	0	
1	1	1_	1	1	0	ΤF	• †		ZL\	/C†		ZLVC †				
	16-Bit Constant															

† See Section 4.5.

Execution

If(condition(s)) Then

> Nondelayed: $PC + 2 \rightarrow TOS$ Delayed: $PC + 4 \rightarrow TOS$ pma $\rightarrow PC$ Else $PC + 2 \rightarrow PC$

Description Control is passed to the program memory address pma if the specified conditions are met. Note that not all combinations of conditions are meaningful. In addition, the NTC, TC, and BIO conditions are mutually exclusive. If the call is a delayed call (specified by the "D" suffix), the two one-word instructions or the one two-word instruction following the call are fetched from program memory and executed before the call is executed. The CC instruction operates like the CALL instruction if all conditions are true.

Words

2

Syntax [label] CLRC control bit

Operands Control bit: ST0, ST1 bit (from the following set):

{C, CNF, HM, INTM, OVM, TC, SXM, XF}

Opcode

Reset overflow mode (OVM)

			14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	0	0	1	0
	Reset sign ext	tensio	n mo	de (S	SXM)												
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	0	1	1	0
	Reset hold mo	ode (ŀ	IM)														
			14	13	12	11	10_	9	8	7	6	5	4	3	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	1	0	0	0
	Reset TC bit																
			14	13	12	11	10_	9	8	7	6	5	4	3_	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	1	0	1	0
	Reset carry (C))															
		15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	1	1	1	0
	Reset CNF bit	l															
		15	14	13	12	11	10_	9	8	7	6	5	4	3	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	0	1	0	0
	Reset INTM b	it															
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	1	1	1	1	1	0	0	. 1	0	0	0	0	0	0
	Reset XF pin																
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	1	1	1	1	1	0	0	1	0	0	1	1	0	0
Execution	$\begin{array}{l} (PC) + 1 \rightarrow \\ 0 \rightarrow \text{ control } I \end{array}$	PC bit															
Description	The specified used to load S	l cont ST0 a	rol b ind S	it is s T1. s	set to See s	a lo subs	gic zo ectio	ero. n 3.6	Note 5.3, <i>S</i>	that Status	the s <i>anc</i>	LST I Cor	instr Introl	uctio <i>Regi</i>	n ma sters	iy als , for i	so be more

information on each of these control bits.

Words 1

Cycles 1

Syntax Operands	[<i>label</i>] None	CMPL	-															
Opcode																		
Ň			15 1	14 0	<u>13</u> 1	12 1	11 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 0	4 0	3 0	2 0	<u>1</u> 0	0
Execution	(PC) + (ACC)	$1 \rightarrow AC$	PC C															
Description	The co ment).	ntents The ca	of th arry b	e ac it is ι	cum unaff	ulato ecte	or are d.	e repl	aced	l with	n its l	logic	al inv	versi	on (d	ones	com	nple-
Words	1								•									
Cycles	1																	
Example	CMPL																	
		ACC	X c	В	efore	Instr 0F79	uction 98251	n 3	A	CC	X c		iter In 08	struc 67DA	tion ECh			

- SyntaxDirect:[label] CPL [,#lk] dmaIndirect:[label] CPL [,#lk] {ind} [,next ARP]
- Operands
 0 ≤ dma ≤ 127

 lk: 16-bit constant
 0 ≤ next ARP ≤ 7

Opcode Compare DBMR to data value

	15	14	13	12	-11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	1	0	1	1	0		Dat	ia Me	mory	Add	ress	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indirect:	0	1	0	1	1	0	1	1	1	T	Se	e Sul	bsect	ion 4	.1.2	

Compare data with long immediate

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	1	0	1	1	1	1	1	0		Dat	a Me	mory	Addr	ess	
Direct.							16	-Bit C	onst	ant						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indiract	0	1	0	1	1	1	1	1	1		Se	e Sut	osecti	on 4.	1.2	
indirect.							16	-Bit C	onst	ant						

Execution

lk unspecified:

 $(PC) + 1 \rightarrow PC$

Compare DBMR contents to (dma).

If (DBMR) = (dma),

TC = 1; Else.

TC = 0.

lk specified: $(PC) + 2 \rightarrow PC$

Compare lk to (dma). If lk = (dma), TC = 1; Else

TC = 0.

Affects TC. Not affected by SXM.

- **Description** If the two quantities involved in the comparison are equal, the TC bit is set to one. TC is set to zero otherwise.
- *Words* 1 (If long immediate value is not specified)
 - 2 (If long immediate value is specified)

Syntax [label] CRGT

Operands None

Opcode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	1	1	1	0	0	0	0	1	1	0	1	1

Execution (PC) + 1 \rightarrow PC If (ACC) > (ACCB) Then (ACC) \rightarrow ACCB; 1 \rightarrow C If (ACC) < (ACCB) Then (ACCB) \rightarrow ACC; 0 \rightarrow C If (ACC) = (ACCB) Then 1 \rightarrow C

Affects C.

Description The contents of the accumulator (ACC) are compared to the contents of the accumulator buffer (ACCB). The larger value (signed) is loaded into both registers. If the contents of the accumulator are greater than or equal to the contents of the accumulator buffer, the carry bit is set to 1. Otherwise, it is set to 0.

Words

Cycles 1

Example 1 CRGT

1

	Before Instruction		After Instruction
ACCB	4h	ACCB	5h
ACC	5h	ACC	5h
С	0	С	1

Example 2 CRGT

	Before Instruction		After Instruction
ACCB	5h	ACCB	5h
ACC	5h	ACC	5h
С	0	C	1

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	DMO\ DMO\	l dma l {ind]	1 } [,ne	ext AF	7 <i>P</i>]				,					
Operands	$0 \le dma \le 1$ $0 \le next AR$	27 P ≤7														
Opcode																
	Direct	15 : 0	<u>14 13</u> 1 1	3 <u>12</u> 1	11 0	10 1	9 1	<u>8</u> 1	7	6	5 Data	4 Mem	3 Iory /	2 Addres	s	0
	Indirec	. <u>15</u> :: 0	<u>14 1:</u> 1 1	3 <u>12</u> 1	<u>11</u> 0	10 1	9 1	8 1	7	6	5 See	4 Subs	3 sectio	2 on 4.1.	2	0
Execution	$(PC) + 1 \rightarrow (dma) \rightarrow c$	• PC lma + 1														
	Affected by	CNF a	nd OVL	.Y.												
Description	The content higher addr configurable move functi used on exte or memory- form no ope	s of the ess. DM e RAM on is co ernal da mapped erations	specific MOV we block if ntinuou ata mer d regist	ed data orks o that b us acro nory o ers, Di	a mei nly w lock oss b r mer MOV	mory vithin is cor lock l nory- ' will r	addr on-c nfigu boun map ead t	ess hip red dari ped the s	are c data as d es. 1 regi spec	copie RAN ata n The d sters ified n	d into 1 bloc nemor ata m . If uso memo	the co ks. It y. In ove fi ed on ory loo	onte wor addi unct exte catio	nts of t ks wit ition, t ion ca ernal n on but v	he i hin he c nno nen will	next any data t be nory per-
	When data i of the addre	s copie essed lo	d from ocation	the ad remai	dress n una	sed lo altere	ocatio d.	onto	the	next	highe	r loca	ation	, the c	onte	ents
	The data monal-process tions (see the tions)	ove fund ing. Th ne LTD,	ction is e DMC , MACE	useful V fund), and	in im ction MAE	iplem is inc DD in:	entir clude struc	ng th ed in tion	ne z- the s for	¹ dela LTD, more	ay end MAC e infor	count D, ar matic	erec nd M on).	d in dig IADD	ital inst	sig- ruc-
Words	1															
Cycles	1															
Example 1	DMOV DAT Data Me 308 Data Me 309	'8;(mory ח mory	DP = 6 Befo	i) re Instr	uctio 43	n h] h]	Data I 3 Data I 3	Mem 08h Mem 09h	ory ory		After In	struct	43h			
Example 2	DMOV *,A	.R1	Dofe		untio		-				ftor In		lon			
	ARF AR1 Data Me 30A Data Me 30B	mory n mory n			30A 40 41		A Data I 30 Data I 31	NRP NR1 Mem DAh Mem 0Bh	ory ory			30	1 0Ah 40h			

Syntax	[label] IDLE																
Operands	None																
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	1	1	1	1	1	0	0	0	1	0	0	0	1	0
Execution	(PC) + 1 →	PC															
	Affected by I	NTM.															

Description The IDLE instruction forces the program being executed to wait until an unmasked interrupt (external or internal) or reset occurs. The PC is incremented only once, and the device remains in an idle state until interrupted.

The idle state is exited by an unmasked interrupt even if INTM is 1. In the case of INTM being 1, the program will continue executing at the instruction following the IDLE. If INTM is 0, then the program will branch to the corresponding interrupt service routine. Execution of the IDLE instruction causes the TMS320C5x to enter the power-down mode. During the idle mode, the timer and serial port peripherals are still active. Therefore, timer and peripheral interrupts, as well as reset or external interrupts, will remove the processor from the idle mode.

Words	1
-------	---

Cycles --

IDLE

Example

;The processor idles until a reset or unmasked interrupt ;occurs.

Syntax	Direct:	[<i>label</i>]	IN	dma , PA
	Indirect:	[<i>label</i>]	IN	{ind} ,PA [,next ARP
Operands	0 < dma <	127		

0 ≤ next ARP ≤7 0 ≤ **PA** ≤ 65535

Opcode

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	1	0	1	0	1	1	1	1	0		Dat	a Me	mory	Addr	ress	
Direct.							16	-Bit C	onst	ant						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indiroct	1	0	1	0	1	1	1	1	1		Se	e Sub	secti	on 4.	1.2	
munect.							16	-Bit C	onst	ant						

Execution (PC) + 2 \rightarrow PC

While (repeat counter) $\neq 0$ Port address \rightarrow address bus A15–A0 Data bus D15–D0 \rightarrow dma Port address + 1 \rightarrow Port address (repeat counter - 1) \rightarrow repeat counter

Description The IN instruction reads a 16-bit value from an external I/O port into the specified data memory location. The IS line goes low to indicate an I/O access, and the STRB, RD, and READY timings are the same as for an external data memory read. Note that port addresses es 50h–5Fh are memory-mapped (see subsection 5.1.1), but the other port addresses are not.

RPT can be used with the IN instruction to read in consecutive words from I/O space to data space. In the repeat mode, the port address (PA) is incremented after each access.

 Words
 2

 Cycles
 2
 (Each access cycle time increases by i, the number of I/O memory wait states. This is the number of cycles the device must wait for external I/O memory accesses.)

 Example 1
 IN
 DAT7, PA5
 ; Read in word from peripheral ; on port address 5. Store in ; data memory location 307h (DP=6).

Example 2 IN *, PA0 ;Read in word from peripheral on ;port address 0. Store in data memory ;location specified by the current ;auxiliary register.

k	Interrupt	Location	k	Interrupt	Location		
0	RS	0h	16	Reserved	20h		
1	ÎNTÎ	2h	17	TRAP	22h		
2	INT2	4h	18	18 NMI			
3	INT3	6h	19	19 Reserved			
4	TINT	8h	20	20 user-defined			
5	RINT	Ah	21	user-defined	2Ah		
6	XINT	Ch	22	user-defined	2Ch		
7	TRNT	Eh	23	user-defined	2Eh		
8	TXNT	10h	24	user-defined	30h		
9	INT4	12h	25	user-defined	32h		
10	Reserved	14h	26	user-defined	34h		
11	Reserved	16h	27	user-defined	36h		
12	Reserved	18h	28	user-defined	38h		
13	Reserved	1Ah	29	user-defined	3Ah		
14	Reserved	1Ch	30	user-defined	3Ch		
15	Reserved	1Eh	31	user-defined	3Eh		

- Words
- Cycles 4
- Example

INTR

1

3

;Control is passed to program memory location 6h ;PC + 1 is pushed onto the stack.

Syntax	Direct: Indirec Immed	t: liate:	[/a [/a [/a	bel] bel] bel]	LAC LAC LAC	C c C { C #	lma ind} tk [,s	[,shii [,shii shift2	[t1] [t1 [,	next.	ARP]]						
Operands	$0 \le dm$ $0 \le nex$ $0 \le shi$ -32768 $0 \le shi$	$0 \le dma \le 127$ $0 \le next ARP \le 7$ $0 \le shift1 \le 16$ (defaults to 0) -32768 \le lk \le 32767 $0 \le shift2 \le 15$ (defaults to 0)																
Opcode																		,
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	[Direct:	0	0	0	1		SHF	T†		0		Data	Mer	mory	Addro	ess	
		-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	In	direct:	0	0	0	1	SHFTt 1						See	Sub	secti	on 4.	1.2	
		-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Lona:	1	0	1	1	1	_1	1	1	1	0	0	0		SHF	<u></u>	
										16-Bi	t Con	stant						
	Load A	Load ACC with shift of 16																
		r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	Direct:	0	1	1	0	1	0	1	0	0		Data	l Mer	mory	Addr	ess	
	In	direct: [15	14	13	12	11	10	9	8	7	6	5	4 Sub	3 secti	2	1	0
	t Soo	Section	4.5	•	1				<u> </u>		'		000	500	5601	011 -4.	1.2	
Execution	Diroct	or Indir	4.J.	ddro	ccin	.												
LACCUION	Direct		eci A	uure	SSII	.												
	(PC) + (dma) :	$1 \rightarrow F$ × 2 ^{shift⁻}	⊃C 1 →	ACC	>													
	Long Iı (PC) + Ik × 2	mmedia $2 \rightarrow F$ shift2 _	ate A °C → A(ddre: CC	ssing	j :									x			
	Affecte	ed by SX	XM.															
Description	The co and loa bits are	The contents of the specified data memory address or a 16-bit constant are left-shifted and loaded into the accumulator. During shifting, low-order bits are zero-filled. High-order bits are sign-extended if $SXM = 1$ and zeroed if $SXM = 0$.																
Words	1 (l 2 (l	Direct o Long im	r ind Imed	irect liate a	addr addr	essi essir	ng) ng)											
Cycles	1 (I 2 (I	1 (Direct or indirect addressing) 2 (Long immediate addressing)																

Syntax	Direct: Indirect: Immediate:	[/a [/a [/a	ibel] ibel] ibel]	LAC LAC LAC)L dı)L {i)L #	na ind} [, k	nexi	t ARI	7							
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 3 0 ≤ k ≤ 255	7														
Opcode																
		5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	0	1	0	0	1	0		Dat	a me	mory	Addr	ess	
		5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	1	1	0	1	0	0	1	1	See Subsection 4.1.2						
	_1	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SI	nort Immediate: 1	0	1	1	1	0	0	1			8-	Bit Co	onsta	nt		
Execution	$(PC) + 1 \rightarrow PC$															
	Direct or Indirec	Addre	essin	g:												
	$0 \rightarrow ACC(31-1)$ (dma) $\rightarrow ACC(3)$	6) 15–0)														
	Short Immediate	Addre	əssin	g:												
	$\begin{array}{rcl} 0 & \rightarrow & \text{ACC(31-4)} \\ k & \rightarrow & \text{ACC(7-0)} \end{array}$	3)														
	Not affected by	SXM.														
Description	The contents of	the ad	dres	sed o	data	mem	ory	locat	ion o	or a z	ero-e	exter	nded	8-bi	t con	stant

- are loaded into the 16 low-order bits of the accumulator. The upper half of the accumulator is zeroed. The data is treated as an unsigned 16-bit number rather than a twos-complement number. There is no sign-extension of the operand with this instruction, regardless of the state of SXM.
- Words

1

1

Cycles

Syntax Direct: [label] LACT dma Indirect: [label] LACT {ind} [,next ARP]

 $\begin{array}{ll} \textit{Operands} & 0 \leq dma \leq 127 \\ 0 \leq next ARP \leq 7 \end{array}$

Opcode

	15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
Direct:	0	1	1	0	1	0	1	1	0		Dat	a Me	mory	Add	'ess	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indirect:	0	1	1	0	1	0	1	1	1		Se	e Sul	osect	ion 4	.1.2	

Execution (PC) + 1 \rightarrow PC (dma) X 2^{TREG1(3-0)} \rightarrow ACC

If SXM = 1:

Then (dma) is sign-extended.

If SXM = 0:

Then (dma) is not sign-extended.

Affected by SXM.

Description The LACT instruction loads the accumulator with a data memory value that has been left-shifted. The left-shift is specified by the four LSBs of TREG1, resulting in shift options from 0 to 15 bits. Using TREG1's contents as a shift code provides a dynamic shift mechanism. During shifting, the high-order bits are sign-extended if SXM = 1 and zeroed if SXM = 0.

LACT may be used to denormalize a floating-point number if the actual exponent is placed in the four LSBs of the T register and the mantissa is referenced by the data memory address. Note that this method of denormalization can be used only when the magnitude of the exponent is four bits or less.

Software compatibility with the TMS320C25 can be maintained by setting the TRM bit of the PMST status register to zero. This causes any TMS320C25 instruction that loads TREG0 to write to all three TREGs. Subsequent calls to LACT will contain the correct shift value in TREG1, maintaining object-code compatibility.

Words

1

1

Cycles

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	LAMN Lamn	l dma l {ind	} [, <i>ne.</i>	xt Al	7 <i>P</i>]									
Operands	$0 \le dma \le 10^{-1}$ $0 \le next AF$	127 RP ≤ 7														
Opcode																
	Direc	15 t: 0	14 1 0 (3 <u>12</u> 0 0	<u>11</u> 1	10 0	9 0	8 0	7 0	6	5 Data	4 a Me	3 mory	2 Addr	1 ress	0
	Indirec	15 xt: 0	14 1 0 (3 <u>12</u> 1 0	<u>11</u> 1	10 0	9 0	8 0	7	6	5 See	4 Sub	3 osecti	2 ion 4.	<u>1</u> .1.2	0
Execution	$(PC) + 1 - (dma) \rightarrow A$	→ PC ACC														
Description	The low w memory-m gardless of any locatio DP field in	vord of apped r the curr n on da status r	the a register rent val ta page egister	ccumu . The 9 ue of [e zero ST0.	ilator 9 MSI 0P or to be	is I Bs of the u load	oade f the c ipper led in	d w data 9 bi ito th	vith t men ts of <i>i</i> ne ac	he c nory AR(A cumi	onter addro RP). ulator	nts ess This r wit	of ti are s s ins hout	he a set to tructi moc	ddre > zero ion a lifyin	ssed o, re- llows g the
Words	1															
Cycles	1 (For p 2 (For p	orocess peripher	or men al men	nory-m nory-m	appe lappe	d reg d reg	gister gister	s) s)								
Example 1	LAMM BMAR	. ;(DP =	5)												
			Befo	ore Inst	ruction	ו -				A	fter In	stru	ction	1		
	AC	C		222	21376		A					5	555h			
	BIVIA Data Ma				55551		Data I	MAR Mom	onv.	L			5550			
	31F	⁻ h			1000	h	3.	1Fh	<i></i>			1	000h			
Example 2	LAMM *															
	. –	_	Befo	ore Inst	ruction	ן ב				A	fter In	stru	ction	,		
	AR	P				1	A	RP					1	ļ		
	AR	1			325	h]	A	R1					325h]		
	AC	C		222	21376	hj	A	00					0Fh]		
	PR	D	L		0Fl	<u>n</u>]	_ P	RD		L			0Fh	J		
	Data Mo 325	emory 5h		<u></u>	1000	h	Data I 3	Memo 25h	ory	Γ		1	000h	1		

Note that the value in data memory location 325h is not loaded into the accumulator. The value at data memory location 25h is loaded.

storage register, especially for swapping values between data memory locations without affecting the contents of the accumulator.

Words	1 2	(Direct, indirect) (Long immedia	Direct, indirect, or short immediate addressing) Long immediate addressing)								
Cycles	2										
Example 1	LAR	AR0,DAT16	; (DP = 6)								
			Before Instruction		After Instruction						
		Data Memory 310h	18h	Data Memory 310h	18h						
		AR0	6h	AR0	18h						
Example 2	LAR	AR4,*-									
			Before Instruction		After Instruction						
		ARP	4	ARP	4						
		Data Memory		Data Memory	2051						
		3000	<u>32n</u>	3000	320						
		AH4		AH4	32h						
		Note:	· · · · · · · · · · · · · · · · · · ·								
		LAR in ti specifie	ne indirect addressin d by the instruction is	ng mode ignores is the same as that	any AR modifications if the AR t pointed to by the ARP. There-						
		fore, in	Example 2, AR4 is r	not decremented	after the LAR instruction.						
Example 3	LAR	AR4,#01h									
•		•	Before Instruction		After Instruction						
		AR4	0FF09h	AR4	01h						
Example 4	LAR	AR4,#3FFFh									
			Before Instruction		After Instruction						

AR4

0h

AR4

After Instruction 3FFFh

Example 2	LDP	#Oh			
			Before Instruction		After Instruction
		DP	1FFh	DP	Oh
Example 3	LDP	*,AR5			
			Before Instruction		After Instruction
		ARP	4	ARP	5
		AR4	300h	AR4	300h
		Data Memory		Data Memory	
		300h	06h	300h	06h
		DP	1FFh	DP	06h

Example 2 LMMR *,#300h,AR4 ; CBCR = 1Eh**Before Instruction** After Instruction ARP 0 ARO 4h 31Eh 31Eh AR0 AR0 **Data Memory** Data Memory 20h 20h 300h 300h 20h CBCR Oh CBCR

LST #0

SyntaxDirect:[label] LST #n, dma
Indirect:[label] LST #n, $\{ind\}$ [,next ARP]Operands $0 \le dma \le 127$
n = 0,1
 $0 \le next ARP \le 7$

Opcode

З Direct: Data Memory Address See Subsection 4.1.2 Indirect: LST #1 Direct: **Data Memory Address** See Subsection 4.1.2 Indirect:

Execution (PC) + 1 \rightarrow PC

(dma) \rightarrow status register STn dma (bits 13–15) \rightarrow ARP (regardless of n)

Affects ARB, ARP, OV, OVM, DP, CNF, TC, SXM, C, HM, XF, and PM. Does not affect INTM.

Description Status register STn is loaded with the addressed data memory value. Note that the INTM bit is unaffected by LST #0. In addition, the LST #0 instruction does not affect the ARB field in the ST1 register even though a new ARP is loaded. If a next ARP value is specified via the indirect addressing mode, the specified value is ignored. Instead, ARP is loaded with the value contained within the addressed data memory word.

Note:

When ST1 is loaded, the value loaded into ARB is also loaded into ARP.

The LST instruction can be used for restoring the status registers after subroutine calls and interrupts.

Words	1																
Cycles	2																
Example 1																	
	MAR LST	*,AR0 #0,*,AR1	;The data memory word addressed by the contents of ;auxiliary register ARO is loaded into status register STO , ;except for the INTM bit. Note that even though a next ;ARP value is specified, that value is ignored, and the old ;ARP is not loaded into the ARB.														
Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	LT LT	dma {ind	ι {[, <i>n</i> ε	ext A	RP]										
-------------	--	--	---	--	---	---	---	---	---	--	---	--	--	--	--	---	---
Operands	$0 \le dma \le 1$ $0 \le next AF$	l27 RP ≤ 7															
Opcode																	
	Direct	15 1: 0	14 1	13 1	12 1	11 0	10 0	9 1	8 1	7	6	5 Dat	4 a Me	3 mory	2 Addr	1 ress	0
	Indirec	15 t: 0	14 1	13 1	12 1	11 0	10 0	9 1	8 1	7	6	5 Se	4 e Sul	3 osect	2 ion 4.	1 1.2	0
Execution	(PC) + 1 (dma) → 7	→ PC FREG0															
	If TRM = 0: (dma) (dma)	→ TRI → TRI	EG1 EG2														
	Affected by	TRM.															
Description	TREG0 is lo instruction r LTP, LTS, M is 0, then TMS320C2 with any in TREG2 is c	baded w may be IPY, MF TREG 5. The structio poly 4 b	vith 1 usec YA, 1 an TRE on th its.	he co I to lo MPY Id TF EGs a at ac	onter ad T S,ar REG are n cess	nts o REG nd MI 2 are nemo ses o	f the i0 in p PYU e alsory-m data	spec orepa instru- so lo nappo mem	cified aratic uctio adec ed re iory.	data on for ns. If d to egiste Note	mer mult the T mair ers a that	nory iplica rRM ntain nd m t TR	add ation bit o con nay b EG1	ress a. See f the npati be rea is o	(dma e the PMS bility ad ai nly 5	a). Th LTA, T reg with nd w 5 bite	ne LT LTD, gister the ritten and
Words	1																
Cycles	1																
Example 1	LT DAT	C24 ;	(DP	= 8.	TRM	[=]	1).										
	Data Me 418 TREC	emory h 30		Before	Instr	uctio 62 3	n h h	Data 4 TF	Memo 118h REG0	ory		fter li	nstru	62h 62h]]		,
Example 2	LT *,7	AR3 ;	(TRM	= 0)												
	ARI	5	E	Before	Instr	uctio	n তা					fter l	nstru	ction	ı		
	AR	2	Г			418	h	,	4R2		Ē			418h]		
	Data Me 418	emory h				62	h	Data 4	Memo 18h	ory				62h]		
	TRE	~~		_		~					_	_			•		
	TOP	30	Ľ			3	n] ភ	TF TT	REGO					62h] 1		

*,

Example 2 LTA

5;	(TRM	= 0)
----	------	------

	Before Instruction		After Instruction
ARP	4	ARP	5
AR4	324h	AR4	324h
Data Memory 324h	62h	Data Memory 324h	62h
TREG0	3h	TREG0	62h
TREG1	4h	TREG1	62h
TREG2	5h	TREG2	62h
Р	OFh	Р	0Fh
ACC X	5h	ACC 0	14h
C		C	

Example 2 LTD

	Before Instruction		After Instruction
ARP	1	ARP	3
AR1	3FEh	AR1	3FEh
Data Memory 3FEh	62h	Data Memory 3FEh	62h
Data Memory 3FFh	Oh	Data Memory 3FFh	62h
TREG0	3h	TREG0	62h
TREG1	4h	TREG1	62h
TREG2	5h	TREG2	62h
P	0Fh	Р	0Fh
ACC X	5h	ACC 0	14h
С		С	

Example 2 LTP

ample 2	LTP	*,AR5	;(P	M = 0,	TRM	= 0)				
				Before	e Instru	ction			After Instruct	tion
		ARP				2	ARP			5
		AR2				324h	AR2		3	24h
		Data Memor 324h	у			62h	Data Memo 324h	ry		62h
		TREG0				3h	TREG0			62h
		TREG1				4h	TREG1			62h
		TREG2				5h	TREG2			62h
		Р				0Fh	Р			0Fh
		ACC	X			5h	ACC	X		0Fh
			С					С		

SyntaxDirect:[label]MACpma, dmaIndirect:[label]MACpma, $\{ind\}$ [, next ARP]Operands $0 \le pma \le 65535$ $0 \le dma \le 127$ $0 \le next$ ARP ≤ 7

Opcode

		15	14	13	12	_ 11	10	9	8	7	6	5	4	3	_2	1	0
	Direct	1	0	1	0	0	0	1	0	Ö		Dat	a Me	mory	Addr	ess	
	Direct.							16	Bit C	Consta	ant						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirect:	1	0	1	0	0	0	1	0	1		See	e Sub	secti	on 4.	1.2	
								16	Bit C	Const	ant						
Execution	Production $(PC) + 2 \rightarrow PC$ $(PFC) \rightarrow MCS$ $(pma) \rightarrow PFC$ If (repeat counter) ≠ 0: Then (ACC) + (shifted P register) \rightarrow ACC, $(dma) \rightarrow TREG0$																
	(dma Modii (PFC (repe Else (ACC (dma	fy AF fy AF fy + 1 eat co C) +) → ⁻	oma, (AR → F ounte (shift ΓRE(addr P) ar PFC r) – ted F G0	resse nd Ał 1 → ι ² regi	ed by RP a repe (ster)	PFC is spe at co	¢) → ecifie unte ACC	P re d r.	giste	er,						
	(dma Modii (MCS) → PFe) x (p fy AF C	oma, R(AR	addı P) aı	resse nd Al	ed by RP a	v PFC Is spe	C) → ecifie	P re d	giste	er,		·				
	Affected by O	N/N/L.	ا ام مر م	-				\sim									

Affected by OVM and PM; affects C and OV.

Description The MAC instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator.

The data and program memory locations on the TMS320C5x may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. When the MAC instruction is used in the direct addressing mode, the dma cannot be modified during repetition of the instruction.

When the MAC instruction is repeated, the program memory address contained in the PFC is incremented by one during its operation. This makes it possible to access a series of operands in memory. MAC is useful for long sum-of-products operations because it becomes a single-cycle instruction, once the RPT pipeline is started.



Then (ACC) + (shifted P register) \rightarrow ACC, $(dma) \rightarrow TREG0$ (dma) x (pma, addressed by PFC) \rightarrow P register Modify AR(ARP) and ARP as specified, $(PFC) + 1 \rightarrow PFC$ $(dma) \rightarrow (dma) + 1$ (repeat counter) $-1 \rightarrow$ repeat counter. Else (ACC) + (shifted P register) \rightarrow ACC, $(dma) \rightarrow TREG0$ (dma) x (pma, addressed by PFC) \rightarrow P register $(dma) \rightarrow (dma) + 1$ Modify AR(ARP) and ARP as specified, $(MCS) \rightarrow PFC$

Affected by OVM and PM; affects C and OV.

Description The MACD instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits to the accumulator. The data and program memory locations on the TMS320C5x may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. When MACD is used in the direct addressing mode, the dma cannot be modified during repetition of the instruction. If MACD addresses one of the memory-mapped registers or external memory as a data memory location, the effect of the instruction will be that of a MAC instruction (see the DMOV instruction description).

0

0

1

3 2 1

3 2 Syntax Direct: [label] MADD dma Indirect: [label] MADD {ind} [,next ARP]

Operands $0 \leq dma \leq 127$ $0 \le \text{next ARP} \le 7$

Opcode

		15	14	13	12	11	10	9	8	7	6	5	4	З	2	1	0
	Direct:	1	0	1	0	1	0	1	1	0		Dat	a Me	mory	Addr	ess	
	Indirect:	15	_ <u>14</u> 0	<u>13</u> 1	12 0	11 1	<u>10</u> 0	9	8 1	7	6	5 Se	4 e Sul	3 osect	2 Ion 4.	1	0
Execution	$(PC) + 2 \rightarrow P$ $(PFC) \rightarrow MC$ $(BMAR) \rightarrow P$	°C XS YFC		<u></u>							L						
	If (repeat cour Then (AC (dma) (dma) Modif (PFC) (dma) (repeat Else (ACC (dma) (dma) (dma) (dma) (dma) (dma) (dma) (dma)	ter) C) + \rightarrow T \rightarrow X (p y AR \rightarrow (\rightarrow ())))))))))))))))))))))))))))))))))))	\neq 0: (shift (REC) (AR) \rightarrow P dma (shift (shift (REC) (ma, dma (AR)	ted I 30 addr P) ar FC) + 1 r) FC addr 30 addr) + 1 P) ar	P reg nd Af I → I regi resse	ister d by RP a repe ster) ed by RP a	$r \rightarrow PFC$ s spe at co $r \rightarrow r$ r PFC s spe	AC($) \rightarrow ecifie$ unte ACC $) \rightarrow ecifie$	C, Pre d, r. , Pre	giste	r, r						
	Affected by O	VM a	and F	PM; a	affec	ts C	and	OV.									

Description The MADD instruction multiplies a data memory value (specified by the dma) by a program memory value. The program memory address is contained in the BMAR register; it is not specified by a long immediate constant. This facilitates dynamic addressing of coefficient tables. In addition, the previous product, shifted as defined by the PM status bits, is added to the accumulator. The data and program memory locations on the TMS320C5x may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. When MADD instruction is used in the direct addressing mode, the dma cannot be modified during repetition of the instruction. If MADD addresses one of the memory-mapped registers or external memory as a data memory location, the effect of the instruction will be that of a MADS instruction (see the DMOV instruction description).

> MADD functions in the same manner as MADS, with the addition of *data move* for on-chip RAM blocks. Otherwise, the effects are the same as for MADS. This feature makes MADD useful for applications such as convolution and transversal filtering.

Syntax	Direct: Indirect:	[<i>label</i> [<i>label</i>	MA MA	DS a DS	dma {ind}	[, <i>ne</i> :	xt AF	? <i>P</i>]								
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤	≤7														
Opcode																
	Direct:	<u>15 14</u> 1 0	13 1	12 0	11 1	10 0	9 1	8 0	7 0	6	5 Dat	4 a Me	3 mory	2 Addr	1 ress	
	Indirect:	<u>15 14</u>	13	12	11	10	9	8	7	6	5	4 9 Sul		2	1	(
Execution	$(PC) + 1 \rightarrow P$ $(PFC) \rightarrow MC$ $(BMAR) \rightarrow P$	'C S FC														
	If (repeat coun Then (ACC (dma) (dma) Modify (PFC) (repea Else (ACC (dma) (dma) Modify	ter) \neq 0 \rightarrow TRE x (pma AR(AF + 1 \rightarrow t counto) + (shi \rightarrow TRE x (pma AR(AF	ifted G0 , add PFC er) – fted F G0 , add	P reo resse nd A 1 → P reg resse nd A	giste ed by RP a repe ister ed by RP a	r) \rightarrow $PF(0)$ IS Spectrum (IS Spectrum) \rightarrow $PF(0)$ IS Spectrum (IS Spectrum) \rightarrow $PF(0)$ IS Spectrum (IS Spectrum) \rightarrow	AC $() \rightarrow = cifie$ $() \rightarrow = cifie$ $() \rightarrow = cifie$	C, Pre ed, r. , Pre	giste	ər, ər,						

(MCS) \rightarrow PFC

Affected by OVM and PM; affects C and OV.

Description The MADS instruction multiplies a data memory value (specified by dma) by a program memory value (specified by pma). It also adds the previous product, shifted as defined by the PM status bits, to the accumulator. The pma is specified by the contents of the BMAR register, rather than by a long immediate constant. This allows for dynamic addressing of coefficient tables.

The data and program memory locations on the TMS320C5x may be any nonreserved, on-chip or off-chip memory locations. If the program memory is block B0 of on-chip RAM, then the CNF bit must be set to one. When MADS is used in the direct addressing mode, the dma cannot be modified during repetition of the instruction.

When the MADS instruction is repeated, the program memory address contained in the PFC is incremented by one during its operation. This makes it possible to access a series of operands in memory. MADS is useful for long sum-of-products operations because this instruction becomes a single-cycle instruction, once the RPT pipeline is started.

Syntax	Direct:	[label]	MAR	dma
	Indirect:	[label]	MAR	{ind} [,next ARP

Operands $0 \le next ARP \le 7$

Opcode

	15	14	13	12	11	10	9	8	7	6	5	.4	3	2	1	0
Direct:	1	0	0	0	1	0	1	1	0		Dat	a Me	mory	Addr	ess	
	15	14	13	12	11	10	9	8	7	6	5	4	з	2	1	0
Indirect:	1	0	0	0	1	0	1	1	1		Se	e Sul	osect	ion 4.	1.2	

Execution (PC) + 1 \rightarrow PC

ARB

Modifies ARP, AR(ARP) as specified by the indirect addressing field. Acts as a NOP in direct addressing mode.

Description In the indirect addressing mode, the auxiliary registers and the ARP are modified; however, no use is made of the memory being referenced. MAR is used to modify the auxiliary registers or the ARP. The old ARP is copied to the ARB field of the status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP can also be loaded by an LST instruction. The instruction LARP from the TMS320C25 instruction set is a subset of MAR (i.e., MAR *,4 performs the same function as LARP 4).

Words	1							
Cycles	1							
Example 1	MAR	*,AR1	;Load	d the ARP	with 1.			
				Before Instru	uction			After Instruction
		ARP	Ε		0	ARP		1
		ARB	Γ		7	ARB		0
Example 2	MAR	*+ , AR5	;Inci ;(ARI	rement cu 1) and lo	rrent au ad ARP w	xiliary : with 5.	regis	ter
				Before Instru	uction			After Instruction
		AR1	[34h	AR1		35h
		ARP	Г		1	ARP		5

0

ARP

1

Cycles	1 2	(Direct, indir (Long imme	ect, or short immediat diate addressing)	e addressing)	
Example 1	MPY	DAT13 ;	(DP = 8)		
			Before Instruction		After Instruction
		Data Memory 40Dh	7h	Data Memory 40Dh	7h
		TREG0	6h	TREG0	6h
		P	36h	Р	2Ah
Example 2	MPY	*,AR2			
			Before Instruction		After Instruction
		ARP	1	ARP	2
		AR1	40Dh	AR1	40Dh
	·	Data Memory 40Dh	7h	Data Memory 40Dh	7h
		TREG0	6h	TREG0	6h
		Р	36h	P	2Ah
Example 3	MPY	#031h			
			Before Instruction		After Instruction
		TREG0	2h	TREG0	2h
		P	36h	Р	62h
Example 4	MPY	#01234h			
			Before Instruction		After Instruction
		TREG0	2h	TREG0	2h
		Р	36h	Р	2468h

Syntax	Direct: Indirect:	[label] [label]	MPYS MPYS	dma {ind}	[, <i>ne</i> .	xt AF	? <i>P</i>]									
Operands	$0 \le dma \le 12$ $0 \le next ARI$	27 P ≤ 7														
Opcode																
		15	14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct:	0	1 0	1	0	0	0	1	0		Data	a Me	mory	Add	ess	
	Indirect:	15 0	14 1: 1 0	3 <u>12</u> 1	11 0	10 0	9 0	8 1	7	6	5 See	4 Sub	3 osecti	2 ion 4.	1 1.2	0
Execution	(PC) + 1 → (ACC) – (shi (TREG0) x	PC fted P (dma)	$\stackrel{\text{registe}}{\to} P$	r) → registe	ACC er	;										
	Affected by	OVM a	nd PM	; affec	ts C	and (OV.									
Description	The contents tion. The res PM status bi cumulator.	s of TR ult is p ts, is al	EG0 ar laced ir so sub	e multi n the P tracted	plied regis d fron	by th ster. n the	ie con The p accui	itent revia mula	s of tl ous p ator, a	he ac produ and t	ldres Ict, s he re	sed hifte sult	data d as is pla	i mer defir aced	nory l ied by in the	oca- y the e ac-
Words	1															
Cycles	1															
Example 1	MPYS DAT	L3 ;(DP = 6	5, PM	= 0))										
			Befo	re Insti	ructio	n				A	fter In	stru	ction			
	Data Men 30Dh	nory	····-		7	ก	Data M	/lemo	ory	r <u>i</u>			7h			
	TREG	0			6	ก	TR	EG0					6h			
	Р				36	h		P					2Ah			
	ACC	x c			54	h	A	cc	1 C				1Eh			
Example 2	MPYS *,A	۶5 ; (PM = ()) ro Incti	un tin					•	Hor Ir	otru	otion			
	ABP		Beit			4	A	RP		Ē		Istru	5			
	AR4				30D	h	A	R4					30Dh			
	Data Mer	nory				-	Data N	/lemc	ory	_						
	30Dh	•			7	h ត	30)Dh					7h			
	IKEG	U	L		6	<u>ח</u>	IR	EGU D					6n			
					50		Δ.	г СС	F				156			
	700	لما c	L			<u> </u>	A	00	С С					I		

Syntax	[<i>label</i>] N	EG				•												
Operands	None																	
Opcode																		
		Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		L	1	0	1	1	1	1	1	0	0	0	0	0	0	0	1	0
Execution	(PC) + 1 (ACC) ×	→ F -1 -	°C → A	сс														
	Affected b	oy O\	/M; a	affec	ts O	V an	d C.											
Description	The conte plement). tor conter bit C on tl accumula	ents o The Its are he TM Itor, a	of the OV b e rep //S32 ind is	acc it is s lace 20C5 s set	umu set w d wit 5x is to o	lator hen h7F rese	are i takin FFFI t to z the i	repla g the FFFh zero t accui	ced v NEC . If O by thi mula	vith i G of 8 VM = is ins tor e	ts ari 0000 = 0, th struct quals	thm)000 ne re tion s ze	etic c h. lf (sult i for a ro.	comp OVM s 800 II nor	oleme = 1,1 00000 nzero	ent (t the a 00h. 9 valu	wos Iccur The Jes c	com- nula- carry of the
Words	1																	
Cycles	1																	
Example 1	NEG ;	(OVM	= X	:)														
	A	сс	c c x ov	B	efore (Instr)FFFF	F228	n h	A	cc	0 c X 0		After I	nstru Ol	ction DD8h			
Example 2	NEG ;	(ovm	= 0 C X OV) 	efore	Instr 08000	uctio	n h	A	CC			After I	nstru 80000	ction 0000h			
Example 3	NEG ;	(OVM CC	= 1 X C X OV) B 	efore	08000	uctio	n h	A	cc		,] []	After I	nstru FFFF	ction FFFh			

Syntax Operands Opcode	[<i>label</i>] NOP None	I															
		_15	14	<u>1</u> 3	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0
Execution	(PC) + 1 →	PC		λ.													
Description	No operation	on is j is use	perfo eful t	orme o cro	ed. T eate	he N pipe	NOP eline	inst anc	ructi 1 exe	on a ecuti	iffection d	ts or elay	nly tł s.	he P	PC. 7	he l	NOP
Words	1																
Cycles	1																
Example	NOP ;No	oper	atio	n is	pei	for	med.										

Example 1 NORM *+ Before Instruction After Instruction ARP 2 ARP AR2 00h AR2 01h 0FFFE002h ACC 0FFFFF001h ACC 0 TC Example 2 31-Bit Normalization: MAR *, AR1 ;Use AR1 to store the exponent. LAR AR1,#Oh ;Clear out exponent counter. LOOP NORM *+ ;One bit is normalized. LOOP, NTC BCND ; If TC = 0, magnitude not found yet. Example 3 15-Bit Normalization: MAR *, AR1 ;Use AR1 to store the exponent. LAR AR1,#0Fh ;Initialize exponent counter. RPT #14 ;15-bit normalization is specified (yielding ;a 4-bit exponent and 16-bit mantissa). NORM *-;NORM automatically stops shifting when ; the first significant magnitude bit is found, ;performing NOPs for the remainder of the ;repeat loops. The method in Example 2 is used to normalize a 32-bit number and yields a 5-bit exponent

I ne method in Example 2 is used to normalize a 32-bit number and yields a 5-bit exponent magnitude. The method in Example 3 is used to normalize a 16-bit number and yields a 4-bit magnitude. If the number requires only a small amount of normalization, the Example 2 method may be preferable to the Example 3 method. This is because the loop in Example 2 runs only until normalization is complete. Example 3 always executes all 15 cycles of the repeat loop. Specifically, Example 2 is more efficient if the number requires three or less shifts. If the number requires six or more shifts, Example 3 is more efficient.

Note:

The NORM instruction may be used without a specified operand. In that case, any comments on the same line as the instruction will be interpreted as the operand. If the first character is an asterisk *, then the instruction will be assembled as NORM * with no auxiliary register modification taking place upon execution. Therefore, TI recommends that you replace the NORM instructions with NORM *+ when you want the default increment modification.

Example 1	OPL	DAT10 ;	(DP=6)		
			Before Instruction		After Instruction
		DBMR	0FFF0h	DBMR	0FFF0h
		Data Memory 30Ah	0001h	Data Memory 30Ah	0FFF1h
Example 2	OPL	#OFFFh,DAT	10 ;(DP=6)		
			Before Instruction		After Instruction
		Data Memory		Data Memory	
		30Ah	0001h	30Ah	OFFFh
Example 3	OPL	*,AR6			
-			Before Instruction		After Instruction
		ARP	3	ARP	6
		AR3	300h	AR3	300h
		DBMR	0F0h	DBMR	0F0h
		Data Memory		Data Memory	·
		300h	0Fh	300h	0FFh
Example 4	OPL	#1111h,*,2	AR3		
			Before Instruction		After Instruction
		ARP	6	ARP	3
		AR6	306h	AR6	306h
		Data Memory	055	Data Memory	444Eb
		30011		3060	1 <u></u>

2 (Long immediate add	Direct or indirect addressing) Long immediate addressing)								
Cycles 1 (Direct or indirect add 2 (Long immediate add	rect or indirect addressing) ng immediate addressing)								
Example 1 OR DAT8 ; (DP = 8									
Befo	re Instruction After Instruction								
Data Memory 408h	Data Memory 0F000h 408h 0F000h								
ACC X C	100002h ACC X 10F002h C								
Example 2 OR *, AR0									
Befo	re Instruction After Instruction								
ARP	1 ARP0								
AR1	300h AR1 300h								
Data Memory	Data Memory								
300h	<u>1111h</u> <u>1111h</u>								
	222h ACC X 1333h								
ACC X									
ACC X	C								
ACC XCCC	 C								
ACC XC C Example 3 OR #08111h,8 Before	re Instruction After Instruction								

Syntax	Direct:	[label]	OUT	dma , PA
	Indirect:	[label]	OUT	{ind}, PA [, next ARP]

Operands $0 \le dma \le 127$ $0 \le next ARP \le 7$ $0 \le PA \le 65535$

Opcode

•																	
		15	14	13	12	11	10_	9	8	7	6	5	_4	3	2	1	0
	Direct:	0	0	0	0	1	1	0	0	0		Dat	a Me	mory	Addr	ess	
	Direct.							16	-Bit C	Const	ant						
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indiract	0	0	0	0	1	1	0	0	1		See	e Sub	secti	on 4.	1.2	
	nuneci.							16	-Bit C	Const	ant						
Execution	(PC) + 2 →	$^{2}C) + 2 \rightarrow PC$															
	While (repeat	While (repeat counter) $\neq 0$ Port address \rightarrow address bus A15–A0 (dma) \rightarrow Data bus D15–D0 Port address + 1 \rightarrow Port address (repeat counter 1) \rightarrow (repeat counter)															
	Port addr																
	(dma) →																
	Port addr																
,	(repeat c	ounter – 1) \rightarrow (repeat counter)															
Description	The OUT inst	ructi	on w	rites	a 16	S-bit	value	fror	nac	lata	mem	ory l	ocati	on to	the	spec	cified
	I/O port. The IS line goes low to indicate an I/O access, and the STRB, R/W, and READ timings are the same as for an external data memory write. Note that part addresses														ADY		
	50h–5Fh are	mem	ine iorv-i	as ic mani	n an bed (See	subs	uala ectio	n 5.1	1 1)•	wite the o	ther	nort	addr	esse	s are	anot.
			.019	nap	000 (000	0000	0000		•••),			pon	adai	0000	oure	
	RPT can be u	Ised N	with t	the C)UT i	nstru	uctior	to w	vrite		ecuti	vew	ords	from	ı data	a mei	mory
	to i/O space.	mule	reh	al II	loue	, the	ponta	auun	935 (FAJI	SINC	eme	nieu	ane	reac	nace	.655.
Words	2																
Cycles	3 (Each output will increase by i, I/O memory wait states. This is the number of cycles the device must wait for external I/O devices to access																

 data.)

 Example 1
 OUT
 DAT0,PA7
 ; (DP = 4) Output data word stored in data memory ; location 200h to peripheral on port address 7.

 Example 2
 OUT
 *,PA15
 ;Output data word referenced by current auxiliary ; register to peripheral on port address 15.

Syntax	[<i>label</i>]	POP																
Operands	None																	
Opcode																		
			15 1	14 0	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 1	8 0	7 0	6 0	5 1	4 1	3 0	2 0	1	0
Execution	$\begin{array}{l} (PC) + \\ (TOS) \\ 0 \rightarrow A \\ Pop states \end{array}$	$\begin{array}{rrr} 1 & \rightarrow \\ & \rightarrow & AC \\ ACC(3) \\ ack on \end{array}$	PC CC(15 I—16) e leve	50) əl														
Description	The co is popp roes.	ntents bed afte	of the er the	cont	of the tents	estac are o	ck (T(copie	OS) a ed. Th	ire co ne up	pied per l	l to th nalf o	e lov f the	acc	umu	lator lator	r, and is se	t to a	stack II ze-
	The ha stack v the sta stack v or RET same v	ardware value is ck. Afte value is r instru value. I	e stac copie er a po copi copi ction No pr	k is l ed to op, th ed, if s) oc ovisi	last-i the i ne bo f mor ccur on e	n, firs next ttom re tha befor xists	st-ou highe two s an se re ar to cl	t with er sta stack even s even s ny pu neck	n eigh Ick lo Word Stack Shes Stack	nt loc catic Is wil pop occ occ	atior on, ar II hav os (P(ur, al derflo	ns. A nd th e the DP, F I lev w.	ny ti e top e san POP els c	me a o valu ne va D, R of the	i pop Je is alue. ETC e sta	occi remo Beca ; RE ck co	urs, e oved ause TE, F ontai	from each ETI, n the
Words	1																	
Cycles	1																	
Example	POP																	
		ACC	x c		efore	Instr	uctio 82	n hl	A	cc	x c		fter li	nstru	ction 45h]		
		Stack					45 16 7 33 42 56 37 61		SI	ack					16h 7h 33h 42h 56h 37h 61h 61h]]]]]		

Example 2 POPD *+,AR1

ARP AR0

Data Memory 300h Stack

Before Instruction						
0						
300h						
55h						
92h						
72h						
8h						
44h						
81h						
75h						
32h						
0AAh						

	After Instruction
ARP	1
AR0	
Data Memory	·
300h	92h
Stack	72h
	8h
	44h
	81h
	75h
	32h
	0AAh

_	1
	301h
	92h
	72h
	8h
	44h
	81h

75h 32h 0AAh 0AAh

Example 2 PSHD *,AR1

ł	٩RP
/	AR0

Data Memory 1FFh

Stack

Before Instruction				
0				
1FFh				
12h				
2h				
33h				
78h				
99h				
42h				
50h				
0h				
0h				

	A
ARP	
AR0	
Data Memory 1FFh	
Stack	

fter Inst	ruction
	1
	1FFh

12h
12h
2h
33h
78h
99h
42h
50h
0h

Syntax Operands	[<i>label</i>] RETC Conditions:	[<i>D</i>]	[<i>cor</i> AC0 AC0 AC0 AC0 AC0 C=1 OV= OV= BIO TC= TC= Uno	nd 1] [C=0 C < 0 C < 0 C < 0 C > 0 C > 0 C > 0 C > 0 C > 0 C = 0 C	, cor tiona	nd2] 	·,	EC NE LT GE NC C NC OV BIO NT TC UN								
Opcode																
	REIC.	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	0
		1	1	1	0	1	1	TP	†		ZLV	C†			ZLVC †	
	RETCD:															
		<u>15</u>	<u>14</u> 1	<u>13</u> 1	<u>12</u> 1	<u>11</u> 1	<u>10</u> 1	9 TP	8 †	7	6 ZLV	5 C †	4	3	2 1 ZLVC †	0
Execution	If (condition(s (TOS) → Pop stack Else, continue	s)) th PC cone	ien ; e leve	el.						. <u></u>				I <u></u>		
Description	A standard re combinations two-word inst of the return, it is specified, th the conditions	turn, of ructi f the ne tw s bei	, RE1 cond on fo delay /o ins ng te	Γ, is e litions llowin yed v struct sted.	exect s are ng th ersio ion v	uted e me e RE on is s vords	if the eaning TC a speci s follo	spea gful. tre fe fied v wing	cified The etche with t g the	d cor e two ed an the "[RE]	ditio o on d ex D" su CD	ns ai e-wo ecute ffix. l instru	re mo ord in ed be f the uctio	et. N hstru efore dela n hav	ote that r ctions or the exec yed instru ve no effe	ot all one ution iction ict on
Words	1															
Cycles	2 (Return 4 (Return	not exec	exect cuted	uted) I)		2 2	(lf i (lf i	nstru nstru	ictioi ictioi	n del n del	ayeo ayeo	1) 1) .				
Example 1 Example 2	RETC GEQ, NO	V ;; 7]	A ret posit	urn, ive	RET and	, is the (exec OV bi	uted t is	if a z	the ero.	accu	mulat	cor d	conte	ents are	
	RETCD C MAR *,4 LAR AR3,#1h	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	A ret instr execu	urn, ucti uted	RET ons befo	, is foll(re t)	exec owing he re	uted the turn	if ret is	the urn take	carr inst n.	y bit ruct:	: is ion w	set. vill	. The two be	
4-140											As	sem	bly La	angu	age Instruc	ctions

Examp	ole 2	RETD
-------	-------	------

LACC #1h

> PC ARP

*,4

ACC S

St	ac	k
	uu	

Before Instruc	ction
	96h
	0
	0h
	37h
	45h
·	75h
	21h
	3Fh
	45h
	6Eh
	6Eh

PC ARP ACC

Stack

After Inst	ruction
	<u>37</u> h
	4
	01h
	45h
	75h
	21h
	3Fh
	45h
	6Eh
	6Eh
	6Eh

Operands None

Opcode

<u>15 14 13 12 11 10 9</u>	987	<u>76</u>	<u>54</u>	32	<u>1 0</u>
1 0 1 1 1 1 1	1 0 (00	1 1 '	1 0	0 0

PC

Stack

Execution (TOS) \rightarrow PC Pop stack one level.

Description The contents of the top stack register are copied into the program counter. The RETI instruction also pops the values in the shadow registers (stored when an interrupt was taken) back into their corresponding strategic registers. The following registers are shadowed: ACC, ACCB, PREG, ST0, ST1, PMST, ARCR, INDX, TREG0, TREG1, and TREG2. The XF bit in status register ST1 is not saved or restored to/from the shadow registers during interrupt service routines.

- Words
- Cycles
- Example RETI

1

4

PC Stack

Before Inst	ruction
	96h
	37h
	45h
	75h
	21h
	3Fh
	45h
	6Eh
	6Eh

 After Instruction

 37h

 45h

 75h

 21h

 3Fh

 45h

 6Eh

 6Eh

 6Eh

ACCB

Syntax Operands Opcode	[<i>label</i>] ROLB None
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u> 1 0 1 1 1 1 1 0 0 0 0 1 0 1 0 0
Execution	$\begin{array}{l} (PC) + 1 \rightarrow PC \\ C \rightarrow ACCB(0) \\ (ACCB(30-0)) \rightarrow ACCB(31-1) \\ (ACCB(31)) \rightarrow ACC(0) \\ (ACC(30-0)) \rightarrow ACC(31-1) \\ (ACC(31)) \rightarrow C \end{array}$
	Affects C. Not affected by SXM.
Description	The ROLB instruction causes a 65-bit rotation. The contents of both the accumulator (ACC) and accumulator buffer (ACCB) are rotated to the left by one bit. The MSB of the original contents in the accumulator shifts into the carry position. The original value of the carry bit (C) shifts into the LSB position of the accumulator buffer, and the MSB of the original contents of the accumulator buffer shifts into the LSB position of the accumulator.
Words	1
Cycles	1
Example	ROLB
	Before Instruction After Instruction ACC 1 08080808h ACC 0 10101011h C C C C

OFFFFFFFEh

ACCB

OFFFFFFDh

a .			_															
Syntax	[<i>label</i>] F	RORE	3															
Operands	None																	
Opcode																		
•			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	0	1	1	1	1	1	0	0	0	0	1	0	1	0	1
Execution	$\begin{array}{r} (PC) + \\ C \rightarrow A \\ (ACC(3) \\ (ACC(0) \\ (ACCB(3) \\ $	1 → CC(3 1–1)))) → 31–1) 0)) –	PC 1) → A ACCI)) → → C	CC(B(31 ACC	30–())B(3)) 0–0)												
	Affects (Not affe	C. cted b	oy SX	M.														
Description	The RO (ACC) a original o of the ca nal cont	RB ir nd ac conte irry bit ents o	nstruct cumu nts in t (C) sl of the	tion latoi the a hifts accu	caus bufi accu into umul	ses a fer (A mula the N ator	a 65- ACCI Itor b ASB shift	bit ro 3) are uffer positi s into	tatio rota shifts on of the	n. Th ited t s into the s MSE	he co to the o the accu 3 pos	onter e righ carry mula ition	nts of nt by pos ator, a of th	f both one h ition. and th ie ac	h the bit. T The ne LS cum	e acc he L origi SB of ulato	umu SB o inal v the c r buf	lator f the alue origi- fer.
Words	1																	
Cycles	1																	
Example	RORB																	
		ACC	1	B	efore	Instr 0808	uctio 30808	n h	A	сс	0		fter Ir 08	nstruc 840404	tion 404h			
		ACCB	Ŭ		0	FFFF	FFFE	h	AC	СВ	0		71	FFFF	FFh			

2

RPT is especially useful for block moves, multiply-accumulates, normalization, and other functions. The repeat instruction itself is not repeatable.

. . .

.

. .

Words	1	(Direct, indirect, or short immediate addressing)
	2	(Long immediate addressing)

_ . .

Cycles

Example 1 RPT DAT127; (DP = 31)

		Before Instruction		After Instruction
	Data Memory 0FFFh	0Ch	Data Memory 0FFFh	0Ch
	RPTC	0h	RPTC	0Ch
Example 2	RPT *,AR1			
		Before Instruction		After Instruction
	ARP	0	ARP	1
	AR0	300h	AR0	300h
	Data Memory		Data Memory	
	300h	0FFFh	300h	0FFFh
	RPTC	0h	RPTC	0FFFh
Example 3	RPT #1 ;Repea	at next instructio	on 2 times.	
		Before Instruction		After Instruction
	RPTC	Oh	RPTC	1h
Example 4	RPT #1111h;F	epeat next instru	ction 4370	times.
		Before Instruction		After Instruction
	RPTC	0h	RPTC	1111h

Syntax	Long	Immediate:	label	RPTZ	#lk
-					

Operands $0 \le |k \le 65535$

Opcode

			15	14	13	12	11	10	9	8	7	6	5	4	3_	2	1	0
			1	0	1	1	1	1	1	0	1	1	0	0	0	1	0	1
										16-Bi	it Cor	nstan	t					
Execution	$\begin{array}{c} 0 \rightarrow \\ 0 \rightarrow \\ (PC) + \\ lk \rightarrow \end{array}$	ACC PREG 1 → RPTC	PC															
Description	The RF tion fol structio	PTZ ins lowing on sequ	tructi the F Jence	on cl RPT2 e:	ears Z <i>n</i> ti	the a mes,	whe	mulat ere <i>n</i>	ora = <i>Ik</i> -	nd pr∉ ≁1. R	oduc PTZ	treg is ea	ister quiva	and i ilent	epea to th	ats th e foi	ie ins Iowir	struc- 1g in-
	MPY #(PAC RPT #<) <1k>																
Words	2																	
Cycles	2																	
Example	RPTZ MACD	#7FF pma,	h *+	;Ze ;Re	ro p peat	rodu MAC	1Ct CD 2	regi: 048 1	ster cime	and s.	l aco	cumu	lato	r.				

Syntax	Direct: [/ab Indirect: [/ab	bel] SACH bel] SACH	dma [,sh {ind} [,sh	ft] ift[,next ARP]]				
Operands	$0 \le dma \le 127$ $0 \le next ARP \le 0 \le shift \le 7$ (c	7 defaults to	0)						
Opcode									
		<u>15 14 13</u>	12 11	10 9 8	7	6 5	4 3	2 1	0
	Direct:	1 0 0	1 1	SHF [†]	0	Data	Memory	Address	
		<u>15 14 13</u>	12 11	10 9 8	7	6 5	4 3	2 1	0
	Indirect:	1 0 0	1 1	SHF [†]	1	See	Subsecti	on 4.1.2	
	† See Section 4	.5.							
Execution	$(PC) + 1 \rightarrow PC$ [(ACC) x 2 ^{shift}]	C → dma							
	Not affected by	SXM							
Description	The SACH instr entire 32-bit nui into data memo	ruction cop mber from ory. The acc	ies the ent 0 to 7 bits. cumulator	ire accumula It then copie tself remains	tor into s the up s unaffe	a shifter, pper 16 b cted.	where it its of the	t left-shift shifted v	s the /alue
Words	1								
Cycles	1								
Example 1	SACH DAT10,	1' ;(DP =	: 4)						
		Befo	re Instructio	n		After In	struction		
	ACC	\mathbf{X}	4208001	h ACC	X	4	1208001h		
	Data Memory 20Ah	′	0	Data Men 20Ah	nory		0841h		
Example 2	SACH *+,0,A	R2							
		Befo	re Instructio	n		After In	struction		
	ARP			1 ARP			2		
	AR1		300	비 AR1 티 ACC			301h		
	AUU	с С	4208001		لکا C	L	+2000010		
	Data Memory 300h	′ 🖂	0	Data Men h 300h	nory	Ĺ	0420h		

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	SAI SAI	MM MM	dma {ind}	1 } [, <i>n</i>	ext A	RP]									
Operands	$0 \le dma \le 0 \le next AF$	l27 RP ≤ 7															
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direc	:: <u> </u>	0	0	0	1	0	. 0	0	0		Data	Men	nory	Addre	ess	
	Indirec	15 t: 1	14 0	<u>13</u> 0	12 0	11 1	10 0	9 0	8 0	7 1	6	5 See	4 Sub	3 sectio	2 on 4. ⁻	1 1.2	0
Execution	(PC) + 1 – (ACC) →	→ PC dma(0-	-7)														
Description	The low wo The upper s or the upper memory loo	ord of th bits of 9 bits c ation o	the contract the contract of AR	cum lata (AR ta pa	ulato addr P). T age (or is o ess a his ir) with	copie are se nstruc nout i	d to at to z ction modif	the a zero, allov fying	addre rega vs the the	esseo ardle: e acc DP fi	d mei ss of f umul ield ir	mory the c ator n stat	-maj urrei to be tus r	oped nt va stor egist	regi lue c ed to er S	ister. If DP any T0.
Words	1																
Cycles	1 (For p 2 (For p	rocess	or me al me	emo emo	ry-m ry-m	appe appe	ed reg ed reg	gister gister	rs) rs)								
Example 1	SAMM PRI);((DP =	= 6)													
			B	efore	Instr	uctio	n បា					fter In	struc	tion			
	PR	, כ				05	n h	P	RD	AC				80h			
	Data Me	mory						Data l	Memo	ory	<u>ل</u> ــــ						
	325	h	L			0F	h	3	25h		L			0Fh			
Example 2	SAMM *,	AR2 ;	(BMAF	< =	1Fh)												
	. –		B	efore	e instr	uctio	n					fter In	struc	tion			
		7				015	<u>7</u>] ជា	A	RP					2			
	AC	,				080	h	م 4			F			080h			
	BMA	R				000	h	B	MAR		Ē		C	080h		. •	
	Data Me 31 F	emory h				11	h	Data I 3	Memo 1Fh	ory				11h			

Syntax	SATH																
Operands	None																
Opcode																	
		Ľ	15 1	1 <u>4 13</u> 0 1	12 1	11 1	10 1	9 1	8 0	7 0	6 1	5 0	<u>4</u> 1	<u>3</u> 1	2 0	1	0
Execution	(PC) + 16 x (T (ACC)	1 → 1 REG1(4 right-sl	PC 4)) – hifted	→ cour by cou	it nt →	AC	С										•
	Affecte	ed by S≻	KM.														
Description	The ac is a ze ACC(3 structio	cumulatero, the 1) are s	tor is b accu hifted 's a 2-	oarrel-s mulato i in if S2 cycle 0	hifteo r is u XM=1)- to 3	l right Inaffe . The 1-bit	t by 1 ected e SA ⁻ right	6 bits . Zer ſH ins : shift	if bit oes struc . The	4 of T are s tion i e carr	'RE(shifte n co 'y bi	G1 is ed in njun t is u	a on if S ctior naffe	e. If I SXM with ected	oit 4 d =0. (n the d.	of TR Copie SAT	EG1 es of L in-
Words	1																
Cycles	1																
Example 1	SATH	;(SXM	= 0)														
		ACC	X c	Befor	e Instr OFFFI	uction F00001	n h	A	cc	X c		iter In 00	otruc 000FF	FFh			
		TREG1				xx1xl	ו	TRE	EG1				x	x1xh			
Example 2	SATH	;(SXM	(= 1)														
		ACC	X c	Befor	e Instr 0FFFI	uction F0000	ו h	A	cc	X c		iter In OFF	FFFF	FFh			
		TREG1				xx1x	h	TRE	EG1				x	x1xh			

Syntax	[label] SB	в												
Operands	None													
Opcode							1							
		15 1	14 13 0 1	12 1	1 <u>1 10</u> 1 1	9 1	8 7 0 0	6 0	5 0	<u>.4</u> 1	<u>3</u> 1	2 0	1 0	0
Execution	(PC) + 1 - (ACC) – (A	→ PC ACCB) -	→ ACC											
Description	The conter accumulate fected. The	nts of the or. The r e carry b	e accum esult is s pit is rese	ulator l stored in et to ze	ouffer (the ac ro if the	ACCB) cumul e result	are su ator, an t of the	ibtrac id the subtr	ted f accu actio	rom Imula n ge	the c ator b nera	onte ouffe tes a	nts o r is na 1 bori	of the ot af- row.
Words	1													
Cycles	1						,							
Example	SBB													
	AC	с X с св	Befor	e Instruc 20000 10000	000h		св		After I	nstruc 10000 10000	ction 000h			

Syntax	[label]	SBRK	#k															
Operands	0 ≤ k ≤	≤ 255																
Opcode																		
		×	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Short:	0	1	1	1	1	1	0	0			8-1	Bit C	onsta	Int		
Execution	(PC) + AR(AF	- 1 -→ I RP) – 8-	PC bit po	ositiv	e co	onsta	ant	→ AF	(ARI	P)								
Description	The 8- ry regi place	bit imm ster witl in the A	ediate h the RAU,	e val resu with	ue is It rej n the	subi placi imm	tracte ng th nedia	ed, rig ne au: ate va	ght-ju xiliar Ilue t	ustifie y reg reate	ed, fro lister ed as	om th cont a 8-	e cu ents bit p	rren . The ositi	tly se e suł ve in	electe otrac tege	ed au tion t r.	xilia- akes
Words	1																	
Cycles	1																	
Example	SBRK	#0FFh																
				В	efore	Instr	uctio	n				A	iter ir	nstru	ction	, I		
		ARP		L				7	A	RP			_		7			
		AR7					0	h	A	\R7				0F	F01h			

Example	SETC	TC	;TC is	bit 11	of ST1		
				Before In	nstruction		After Instruction
		ST1			x1xxh	ST1	x9xxh

Syntax	[label] SFLB
Operands Opcode	None
	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u> 1 0 1 1 1 1 1 0 0 0 0 1 0 1 1 0
Execution	$(PC) + 1 \rightarrow PC$ $0 \rightarrow ACCB(0)$ $(ACCB(30-0)) \rightarrow ACCB(31-1)$ $(ACCB(31)) \rightarrow ACC(0)$ $(ACC(30-0)) \rightarrow ACC(31-1)$ $(ACC(31) \rightarrow C$
	Affects C. Not affected by SXM bit.
Description	The SFLB instruction shifts the concatenation of the accumulator (ACC) and accumulator buffer (ACCB) left by one bit position. The least significant bit of the accumulator buffer is filled with a zero, and the most significant bit of the accumulator buffer is shifted into the least significant bit of the accumulator. The most significant bit of the accumulator is shifted into the accumulator buffer by the accumulator. The most significant bit of the accumulator is shifted into the carry bit (C). The SFLB instruction is unaffected by SXM.
Words	1
Cycles	1
Example	SFLB
	Before Instruction After Instruction ACC X 0B0001234h ACC 1 60002469h C C C C
	ACCB 0B0001234h ACCB 60002468h

Syntax Operands Opcode	[<i>label</i>] : None	SFRB	15 1	4 13	12	11	10	٩	8	7	6	5	4	3	2	4	0
		E	1	0 1	1	1	1	1	0	0	0	0	1	0	1	1	1
Execution	(PC) +	$1 \rightarrow P$	°C														
	If SXM= The If SXM= The	=0: en 0 → =1: en (ACC	ACC C(31))	;(31) → A	CC(3	1)											
	(ACC(3 (ACC(0 (ACCB((ACCB	1–1)) -)) → A (31–1)) (0)) →	→ AC \CCB → A C	C(30– (31) CCB(3	0) 800)												
ı	Affects Affected	C. d by SX	(M.														
Description	The SF buffer (/	RB insti ACCB)	ruction right l	n shifts by one	the c bit po	onca sitio	itenat n. Th	tion c e LS	of the B of t	accu the A	mul CCE	ator (3 is s	(ACC hifte	c) and d inte	d acc o the	carr	llator y bit.
	If SXM=1, the instruction produces an arithmetic right shift. The sign bit (MSB) of the accu- mulator is unchanged and is also copied into bit 30. Bit 0 of the accumulator buffer is shifted into the carry bit (C).									iccu- ier is							
	If SXM= tor buffe is shifte zero.	If SXM=0, the instruction produces a logic right shift. All of the accumulator and accumula- tor buffer bits are shifted right by one bit. The least significant bit of the accumulator buffer is shifted into the carry bit, and the most significant bit of the accumulator is filled with a zero.															
Words	1																
Cycles	1																
Example 1	SFRB	;(SXM	= 0)														
		ACC	X	Before	e Instr 0B000	uctio)1235	n h	A	CC			fter Ir 5	nstruc 80009	etion 101Ah	-		
		ACCB	Ū		0B000)1234	h	A	ССВ	Ū		0D	8000	91Ah			
Example 2	SFRB	;(SXM	= 1)	Befor	Inetr	uctio	n				۵	ftor li	netru	rtion			
		ACC	X c		0B000)1234	h	A	cc	o c			8000	91Ah			
		ACCB			0B000)1234	h	A	ССВ		С	05	8000	91Ah			

Examp	le 2	SMMR
-------	------	------

MR	*,#307h,A	.R6 ;	(CBCR =	= 1Eh)
----	-----------	-------	---------	--------

	Before Instruction		After Instruction														
ARP	6	ARP	6														
AR6	0F01Eh	AR6	0F01Eh														
Data Memory		Data Memory															
307h	1376h	307h	5555h														
CBCR	5555h	CBCR	5555h														
Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	SPH SPH	l dn l {in	na nd} [,	next	ARF]									
-------------	---	--	----------------------------------	---------------------------------	-------------------------------	-------------------------------------	--------------------------------------	-------------------------------------	-------------------------------	-------------------------------------	----------------------------------	--------------------------	------------------------	-----------------------	-------------------------	----------------------------	------------------------
Operands	$0 \le dma \le 1$ $0 \le next AF$	27 RP ≤ 7										•					
Opcode																	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	: 1	0	0	0	1	1	0	1	0		Data	l Mei	mory	Addr	ess	
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Indirec	t: 1	0	0	0	1	1	0	1	1		See	Sub	secti	on 4.	1.2	
Execution	(PC) + 1 — (P register :	→ PC shifter of the shifter of t	outpu	t (31	-16)) -	→ dn	າa									
	Affected by	PM.															
Description	The high-or memory. Ne der bits are taken from	der bits either th sign-e> the low	of the Pre- ctende Pre-	e P r egist ed w giste	egis er no hen er wh	ter, s or the the i ien le	shifte e acci right- eft sh	d as s umul shift- iifts a	spec ator by-6 are s	ified I is affe mod electe	by th ected le is s ed.	e PM I by tl selec	bits his ir ted.	, are Istru Low	store ction -orde	ed in . Higl er bits	data n-or- s are
Words	1																
Cycles	1																
Example 1	SPH DAT	13 ; (DP =	4,	РМ	= 0)).										
			Be	efore	Instr	uctio	n				A	fter In	struc	tion			
	Р			0	FE07	79844	h		Ρ			<u>0</u> F	E079	844h			
	203	h				4567	'n	2	03h		L		0FI	<u>=07h</u>			
Example 2	SPH *, P	AR7 ;(PM =	2)													
			Be	efore	Instr	uctio	n				<u>A</u>	fter In	struc	tion			
,	ARI	2					6	A	RP					7			
	AR	6				203	h	ŀ	R6					203h			
· .	Р			0	FE07	79844	h		Ρ			0F	E079	844h			
	Data Me 203	emory h				4567	'n	Data 2	Memo 03h	ory			0E	079h			

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	SPL SPL	K K	#Ik,di #Ik, {	ma ind}	[,nex	t ARF	기								
Operands	0 ≤ dma ≤ 1 0 ≤ next AF lk: 16-bit co	27 P ≤ 7 Instant															
Opcode																	
			14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direc	t: 1	0	1	0	1	1	1	0	0		Data	a Mer	nory	Addr	ess	
,								16-	Bit C	onsta	Int						•
			14	13	12	11	10	9	8	7	6	_5	4	3	2	1	0
	Indirec	t: 1	0	1	0	1	1	1	0	1		See	Sub	secti	on 4.	1.2	
								16-	Bit C	onsta	int						
Execution	$(PC) + 2 - \frac{1}{2}$ $lk \rightarrow dma$	> PC															
Description	The SPLK i The paralle that the AC	nstruct I logic ι C is un	ion al Init (F affect	low PLU red.	s a fu) sup	ull 16 port:	i-bit s this	patter s bit m	n to nanip	be w oulat	ritte ion ii	n into ndep	o any ende	r mei ently	mory of the	loca e AL	tion. U so
Words	2										÷.						
Cycles	2																
Example 1	SPLK #7E	FFh,DA	AT3	; (DP =	6)											
			Be	fore	e Instr	uctio	n [′]				A	fter Ir	struc	tion			
	Data Me 303	mory h			0	FE07	h	Data N 30	Vemo 03h	ory		-	7,F	FFh			
Example 2	SPLK #11	11h,*-	⊦,AR4										x				
	ARI ARi	⊃ 4	Be	fore	e Instr	uctio 300	n O h	A	RP R4			fter Ir	nstruc (tion 4 301h			
	Data Me 300	mory h				07	h	Data N 30	vlemc D0h	ory			1	111h			

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	SQRA SQRA	dma {ind}	[, <i>ne</i> .	xt AR	' <i>P</i>]									
Operands	$0 \le dma \le 1$ $0 \le next AF$	l27 RP ≤ 7														
Opcode																
	Direct	15 t: 0	<u>14 13</u> 1 0	12 1	11 0	10 0	9 1	37 000	6	6 ([5 Data	4 Mer	3 nory	2 Addr	1 ess	0
	Indirec	15 t: 0	14 13 1 0	<u>12</u> 1	11 0	<u>10</u> 0	9 1	<u> </u>	6	3	5 See	4 Sub	3 sect	2 ion 4.	1 1.2	0
Execution	(PC) + 1 - (ACC) + (st) $(dma) \rightarrow 1$ $(dma) \times (dm)$ Affects OV	→ PC hifted P IREG0 na) → and C.	register P regis	r) → ter	ACC	;										
	Affected by	PM an	d OVM.													
Description	The conten accumulato stored in th	ts of the or. The a e P reg	e P regis ddresse ister.	ster, s ed dat	hifteo a me	i as d mory	lefined value	l by th is thei	ne P n loa	M sta aded	atus into	s bits TRI	s, ar EG0	e ado , squ	ded t ared	o the , and
Words	1															
Cycles	1															
Example 1	SQRA DAT	c30 ;(DP = 6	, РМ	= 0)	•										
	I.		Befor	e Instr	uctio	n				Afte	er In	struc	tion			
	Data Me	emory	·		05	ត	Data M	emory		r		;				
	31E	∩ ⊃o				០ ភ	318	:n C0					OFh			
	INE	3 0			120	ព្	160	GU								
	ACC	c X	[120 1F4	h	AC	с [0 C				320h			
Example 2	SQRA *,	AR4 ;(PM = 0).												
-			Befor	re Instr	ructio	n				Aft	er In	struc	ction			
	ARI	P				3	AR	Р					4			
	AR	3	L		31E	h	AF	3		L			31Eh			
	Data Me 31E	emory h	[0F	ก	Data M 31I	emory Eh					0Fh	ł .		
	TRE	GO			3	ที	TRE	G0					0Fh	ĺ		
	P				12C	h	P					(DE1h	j		
	AC	c X c			1F4	h	AC	C,	0 C				320h]		

Assembly Language Instructions

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	SS ⁻ SS ⁻	Γ #n Γ #n	n, drr n, {in	na d} [,r	next A	\ <i>RP</i>]									
Operands	$0 \le dma \le 1$ n = 0,1 $0 \le next AR$	27 P ≤ 7															
Opcode																	
	Store Status	Registe	ər O	SS	T#0												
	Direct	15 : 1	14 0	13 0	12 0	<u>11</u> 1	10 1	9 1	8 0	7 0	6	5 Data	4 a Mer	3 nory	2 Addr	1 ess	0
	Indirect	15 : 1	14 0	13 0	12 0	11 1	10 1	9 1	8 0	7	6	5 See	4 9 Sub	3 isecti	2 on 4.	1 1.2	0
	Store Status	Registe	ər 1	SS	T#1												
		_ 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	: [1	0	0	0	1	1	1	1	0		Data	a Mer	nory	Addr	ess	
	Indirect	15 : 1	14 0	13 0	12 0	11 1	<u>10</u> 1	9 1	8 1	7	6	5 See	4 e Sub	3 secti	2 on 4.	1 1.2	0
Execution	(PC) + 1 → (status regis	PC Ster ST	n) –	→ dr	na												
Description	Status regis ter STn is al- sor automat defined in th storage of th mode withou address is o information)	ter STr ways si ically fo ie instru ne DP r ut havir ibtaineo . In the	n is st torec orce: uctio egist ng to d froi indir	tored in p s the n. No ter in char m the rect a	in d age pag te the the nge t aux ddre	ata r 0, re ge to nat th data he D kiliar essin	nemo gardl be 0 ne DP mer P. In t y regi g moo	ory. In ess of regionary he ir ster de, a	n the of the ster on in idire selee ny pa	direct e value spect is no terrue ct add cted (age in	ct add ue of t cified t phy pts, e dress (see t see t	dress the D loca sicall etc., i sing r the L a mer	ing r P reg tion ly mo n the node ST in nory	node giste withi odifie dire e, the nstru may	, sta r. Th n tha d. Th ct ac data ction be a	tus ro e pro at pa nis al dres a mei for i icces	egis- oces- ge is lows ssing mory more ssed.
	Status regis <i>ters</i> .	ters ST	70 ar	nd ST	「1 ar	e de	fined	in sı	Ibse	ction	3.6.3	3, Sta	atus a	and (Conti	rol R	egis-
Words	1																
Cycles	1																
Example 1	SST #0,	DAT96	; (D	P =	6)									,			
	ST0 Data Mei 60h	mory	B	efore	instr (ructio 0A408 0A	n h	Data	STO Memo SOh	ory		fter Ir	OA 0A	tion 408h 408h			

Syntax	Direct: Indirect: Short Immedi Long Immedia	ate: ate:	[/a [/a [/a [/a	bel] bel] bel] bel]	SUE SUE SUE SUE	8 dr. 8 {ir. 8 #k 8 #li	na [,s nd} [,s c k [,sh	hift1 hift1 ift2]	'] [, <i>ne</i>	xt Al	7 <i>P</i>]]					
Operands	$0 \le dma \le 12$ $0 \le shift1 \le 16$ $0 \le next ARP$ $0 \le k \le 255$ $-32768 \le lk \le$ $0 \le shift2 \le 15$	7 S (c ≤ 7 327(S (c	lefau 67 lefau	ults to ults to	o 0) o 0)											
Opcode								•								
	Subtract from a	ICCUIT	nulato	or wit	h shif	t										
	Diment	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	Direct:	0	0	1	1		SHF	. 1 1		0		Dat	a me	mory	Addi	ress
	.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	Indirect:	0	0	1	1	<u> </u>	SHF	·I T		1		Se	e Sut	osect	ion 4.	.1.2
	Subtract from	accur	nulat	or wi	th shi	ft of	16									
	Directo	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	Direct:	0			0	U	1	0		0		Dat	aine	mory	Addi	ess
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	Indirect:	0	1	1	0	0	1	.0	1	1		Se	e Su	oseci	10n 4	.1.2
	Subtract from	ACC	short	imm	ediat	e										
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	Snort:	1		1	1	1	0	1	<u> </u>	L		8-	BITU	onst		
	Subtract from	ACC	long	imme	ediate	e with	n shift									
		15	14	13	12	11	10	9	8	7	6	5	4	3	_2	
	Long:	1	0	1	1	1	1	1	1	1	0	1	0		SH	FTT
								16	Bit C	onst	ant					
	† See Section	4.5.														
Execution	Direct or Indir	ect A	\ddre	essin	g:											
	(PC) + 1 → (ACC) – [(dm Affects C and Affected by S	PC a) x 2 OV. XM a	2shifi and (^{:1}] - OVM	→ A	сс										
	Short Immedi	ate A	\ddre	essin	g:											

 $(PC) + 1 \rightarrow PC$ $(ACC) - k \rightarrow ACC$ 0

0

0

0

0

<u>10</u> †



Syntax Direct: [label] SUBC dma Indirect: [label] SUBC {ind} [,next ARP]

Operands $0 \le \text{dma} \le 127$ $0 \le \text{next ARP} \le 7$

 $(PC) + 1 \rightarrow PC$

Opcode

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	0	0	0	1	0	1	0	0		Dat	a Me	mory	Add	ess	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indirect:	0	0	0	0	1	0	1	0	1		Se	e Sut	osect	ion 4.	1.2	

Execution

 $(ACC) - [(dma) \times 2^{15}] \rightarrow ALU$ output

If ALU output \geq 0: Then (ALU output) x 2 + 1 \rightarrow ACC; Else (ACC) x 2 \rightarrow ACC.

Affects OV and C. Affected by SXM. Not affected by OVM (no saturation).

Description The SUBC instruction performs conditional subtraction, which may be used for division. The 16-bit dividend is placed in the low accumulator, and the high accumulator is zeroed. The divisor is in data memory. SUBC is executed **16** times for 16-bit division. After completion of the last SUBC, the quotient of the division is in the lower-order 16-bit field of the accumulator, and the remainder is in the higher-order 16-bits of the accumulator. SUBC assumes that the divisor and the dividend are both positive. The SXM bit will affect this operation. If SXM=1, then the divisor must have a **0** value in the MSB. If SXM=0, then any 16-bit divisor value will produce the expected results. The dividend, which is in the accumulator, must initially be positive (i.e., bit 31 must be **0**) and must remain positive following the accumulator shift, which occurs in the first portion of the SUBC execution.

> If the 16-bit dividend contains fewer than 16 significant bits, the dividend may be placed in the accumulator and left-shifted by the number of leading nonsignificant zeroes. The number of executions of SUBC is reduced from 16 by that number. One leading zero is always significant.

> Note that SUBC affects OV but is not affected by OVM, and therefore the accumulator does not saturate upon positive or negative overflows when executing this instruction. The carry bit is affected in the normal manner during this instruction.

Words

1

Cycles 1

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	SUBS SUBS	dma {ind}	[, <i>nex</i>	t AR	<i>P</i>]									
Operands	0 ≤ dma ≤ 0 ≤ next Al	127 RP ≤ 7														
Opcode																
	Direc	15 t: 0	<u>14 1:</u> 1 1	<u>3 12</u> 0	11 0	<u>10</u> 1	9 1	8	7	6	5 Data	4 Men	3 nory	2 Addre	1 əss	
	Indired	15 ct: 0	<u>14 13</u> 1 1	3 <u>12</u> 0	11 0	10 1	9 1	8 0	7	6	5 See	4 Subs	3 sectio	2 on 4. ⁻	1 1.2	0
Execution	(PC) + 1 - (ACC) – (d	→ PC ima) →	ACC													
	Affects OV Not affecte	and C; d by S	affecte (M.	d by C	OVM.											
Description	The conter with sign ex less of SXI results as a	nts of the xtension M. The a SUB i	e specif n suppre accumu nstructi	ied da essed. lator b on wit	ta me The c behav h SXN	emory data i res as VI = 0	v loca s trea s a sig and	tion ited a gnec a sh	are s as a d nur hift co	subtr 16-b nber punt	acteo it uns . SUE of 0.	l fron igne 3S pi	n the d nu rodu	e acc imbe ices t	umu r, reg the s	lator Jard- ame
Words	1															
Cycles	1															
Example 1	SUBS DA	T2 ;	(DP = 1 Befo	.6, SZ reinst	KM = ructior	1). 1				A	iter In	struc	tion			
	Data M 802 AC	emory 2h C X C			0F0031 0F1051	ן ק	Data M 80 AC	lemo 2h CC	ry 1 C			0F0 1	03h 02h			
Example 2	SUBS *	;(SXM	= 1)							-						
	AR AR	1P 10			310h	י <u>ה</u>	AF AF	7P 70				struc 3	0 0			
	Data M 31(emory Dh	,		0F0031		Data M 31	lemo Oh	ry 			0F0	03h			
	AC	c IX C	J L	0FF	FF105	<u>n</u>	AC	C			0F	-FF01	02h			



Example 2	TBLR	*,AR7					
			Before Instruction	on		After	Instruction
		ARP		0	ARP		7
		AR0	300	0h	AR0		300h
		ACC	24	4h	ACC		24h
	Prog	ram Memory 24h	307	7h	Program Memory 24h		<u>307h</u>
	Da	ata Memory 300h	7!	5h	Data Memory 300h		307h

Example 2	TBLW	*
-----------	------	---

	Before Instruction		After Instruction
ARP	6	ARP	6
AR6	1006h	AR6	1006h
ACC	258h	ACC	258h
Data Memory 1006h	4340h	Data Memory 1006h	4340h
Program Memory 258h	307h	Program Memory 258h	4340h

Syntax	[label] XC k [,cond1] [,cond2] [,
Operands	k = 1 or 2
· .	Conditions:ACC=0EQ $ACC\neq0$ NEQ $ACC<0$ LT $ACC\leq0$ LEQ $ACC>0$ GT $ACC\geq0$ GEQ $C=0$ NC $C=1$ C $OV=0$ NOV $OV=1$ OV BIO lowBIO $TC=0$ NTC $TC=1$ TC
Oncode	Unconditional Unco
epecae	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	† See Section 4.5.
Execution	If (condition(s)) Then next k instructions executed Else execute NOP's for next k instructions
Description	If $k = 2$ and conditions are met, the one two-word instruction or two one-word instructions following the XC instruction execute. If $k = 1$ and conditions are met, the one-word instruc- tion following the XC instruction executes. If the conditions are not met, one or two NOPs are executed. Note that not all combinations of conditions are meaningful. The XC instruc- tion and two-instruction words following the XC are uninterruptible. Conditions tested are sampled one full cycle before the XC is ex- ecuted. Therefore, if the instruction before the XC is a single-cycle in- struction, its execution will not affect the condition of the XC. If the instruction prior to the XC does affect the condition being tested, in- terrupt operation with the XC can cause undesired results.
	terrupt operation with the xo can cause undesired results.
Words	1
Cycles Exemple	
cxampie	XC I, LEQ, C MAR *+
	ADD DAT100

If the accumulator contents are less than or equal to zero and the carry bit is set, the ARP is modified prior to the execution of the ADD instruction.



Syntax Direct: [label] XPL [#lk,] dma [label] XPL [#lk,] {ind} [,next ARP] Indirect:

Operands $0 \leq dma \leq 127$ lk: 16-bit constant $0 \le \text{next ARP} \le 7$

Opcode

XOR DBMR with data value

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct:	0	1	0	1	1	0	0	0	0		Dat	a Me	mory	Add	ess	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indirect:	0	1	0	1	1	0	0	0	1		Se	e Sul	osect	ion 4	1.2	

XOR long immediate with data value

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	0 1 0 1 1 1 0 0 0 Data Memory Address														
Direct.							16	-Bit C	onsta	ant		4 3 2 1 ta Memory Address 4 3 2 1 4 3 2 1 ee Subsection 4.1.2				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Indiract	0	1	0	1	1	1	0	0	1		Se	e Sub	osecti	ion 4.	1.2	
monect.							16	-Bit C	onst	ant				3 2 1 pry Address 3 2 1 ection 4.1.2		

Execution

Ik unspecified:

 $(PC) + 1 \rightarrow PC$ (dma) **XOR** (DBMR) \rightarrow dma

Ik specified:

 $(PC) + 2 \rightarrow PC$ (dma) **XOR** lk \rightarrow dma Affects TC.

Description If a long immediate constant is specified, it is XORed with the addressed data memory value. If it is not specified, the addressed data memory value is XORed with the contents of the dynamic bit manipulation register (DBMR). In either case, the result is written back into the specified data memory location, and the accumulator contents are not disturbed. If the result of the XOR operation is 0, then the TC bit is set to 1. Otherwise, the TC bit is set to 0.

Words

1

(Long immediate value not specified) 2 (Long immediate value specified)

- Cycles 1 (Long immediate value not specified)
 - 2 (Long immediate value specified)

Syntax	Direct: Indirect:	[<i>label</i>] [<i>label</i>]	ZALF ZALF	R dma R {ind}	[,nex	t AR	<i>P</i>]									
Operands	$0 \le dma \le 10^{-1}$ $0 \le next AF$	27 P ≤ 7														
Opcode																
	Direc	15 :: 0	<u>14 1</u>	<u>3 12</u> 1 0	11 1	10 0	9 0	8 0	7 0	6	5 Data	4 Mer	3 nory	2 Addr	1 ess	0
	Indirec	15 t: 0	<u>14 1</u>	<u>3 12</u> 1 0	11 1	10 0	9 0	8 0	7 1	6	5 See	4 Sub	3 secti	2 on 4.	1	0
Execution	$\begin{array}{l} (PC) + 1 & - \\ 8000h & \rightarrow \\ (dma) & \rightarrow \end{array}$	→ PC ACC(1 ACC(31	5–0) I–16)													
Description	In order to le instruction accumulate	oad a d ounds or are s	ata me the va et to ze	mory v lue by ero, an	alue i addin d bit	nto th g 1/2 15 of	ne hig 2 LSB the a	h-or ; tha iccu	der h at is, mula	half o the 1 tor is	f the a 5 low s set 1	accu v bits to or	mula s (bit ne.	ator, 1 s 0— ⁻	the Z 14) c	ALR of the
Words	1															
Cycles	1															
Example 1	ZALR DAT	3;	(DP =	32)												
	Data Me 1003 ACC	mory Bh C X C	Bef	ore Inst	3F011	n hl hl	Data Ñ 10 At	/lemo 03h CC	ry X C		fter In 31	struc 3F -0180	tion -01h 000h			
Example 2	ZALR *- ARI ARI Data Me OFFC AC	AR4 7 0mory 0h C X C	Bef	ore Inst	0FF00		Al A Data M OFf Al	RP R7 Memo 700h CC	ory X		fter In	struc OFE 0EC	EOh			

Syntax Operands	[<i>label</i>] ZPR None															
Opcode																
		<u>15</u> 1	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0 1	1	1	1	1	0.	0	1	0	1	1	0	0	0
Execution	$\begin{array}{l} (\text{PC}) + 1 \rightarrow \\ 0 \rightarrow \text{PREG} \end{array}$	PC														
Description	The product	register	r is set	to ze	ro.											
Words	1															
Cycles	1															
Example	ZPR															
			Befor	e Insti	ructio	'n				<u>A</u>	fter Ir	nstruc	tion			
	PREG			3F0	11111	h	PREG 0000000h									

Table 4–5.Mapping Summary (Continued)

Accumulator Memory I (Conc	Reference Instructions luded)
TMS320C2x Mnemonic	TMS320C5x Mnemonic
SUBC	SUBC
SUBH	SUB
SUBK	SUB
SUBS	SUBS
SUBT	SUBT
XOR	XOR
XORK	XOR
ZAC	LACL
ZALH	LACC
ZALR	ZALR
ZALS	LACL
Auxiliary Registers and Dat	a Page Pointer Instructions
TMS320C2x Mnemonic	TMS320C5x Mnemonic
ADRK	ADRK
CMPR	CMPR
LAR	LAR
LARK	LAR
LARP	MAR
LDP	LDP
LDPK	LDP
LRLK	LAR
MAR	MAR
SAR	SAR
SBRK	SBRK

.

Table 4–5.Mapping Summary (Continued)

Branch/Call Instruc	ctions (Concluded)
TMS320C2x Mnemonic	TMS320C5x Mnemonic
BGZ	BCND
BIOZ	BCND
BLEZ	BCND
BLZ	BCND
BNC	BCND
BNV	BCND
BNZ	BCND
BV	BCND
BZ	BCND
CALA	CALA
CALL	CALL
RET	RET
TRAP	TRAP
I/O and Data Mer	nory Operations
TMS320C2x Mnemonic	TMS320C5x Mnemonic
TMS320C2x Mnemonic BLKD	TMS320C5x Mnemonic BLDD
TMS320C2x Mnemonic BLKD BLKP	TMS320C5x Mnemonic BLDD BLPD
TMS320C2x Mnemonic BLKD BLKP DMOV	TMS320C5x Mnemonic BLDD BLPD DMOV
TMS320C2x Mnemonic BLKD BLKP DMOV FORT†	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM†	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM† RTXM†	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL APL APL
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM† RTXM† RXF	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL APL APL CLRC
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM† RTXM† RXF SFSM†	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL APL CLRC OPL
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM† RTXM† RXF SFSM† SFSM†	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL APL APL CLRC OPL OPL
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM† RTXM† RXF SFSM† STXM SXF	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL APL CLRC OPL OPL SETC
TMS320C2x Mnemonic BLKD BLKP DMOV FORT† IN OUT RFSM† RTXM† RXF SFSM† SFSM† STXM SXF TBLR	TMS320C5x Mnemonic BLDD BLPD DMOV OPL APL IN OUT APL APL CLRC OPL OPL SETC TBLR

† The suggested mapping requires that the data page pointer be set to **0**.

4.5 Instruction Set Opcode Table

This section contains a table that summarizes the opcodes of the instruction set for the TMS320C5x digital signal processors. This instruction set is a superset of the TMS320C1x and TMS320C2x instruction sets. The instructions are arranged according to function and are alphabetized within each category.

Symbol Meaning Α Data memory address bit. ARX Three-bit field containing the auxiliary register value (0 - 7). BITX Four-bit field specifies which bit to test for the BIT instruction. CM See CMPR instruction. 1 Addressing mode bit. 0 = direct addressing mode 1 = indirect addressing mode Short Immediate value. INTR# Interrupt vector number. PM Constant copied into PM bits in status register ST1. See SPM instruction. SHF Three-bit shift value. SHFT Four-bit shift value. Ν Field for the XC instruction indicating the number of instructions (one or two) to conditionally execute. ΤP Two bits used by the conditional execution instructions to represent the conditions TC, NTC, and BIO. ZLVC Four-bit field representing the following conditions: Z: ACC = 0L: ACC < 0V: Overflow C: Carry A conditional instruction contains two of these four-bit fields. The four-LSB field of the instruction is a four-bit mask field. A one in the corresponding mask bit indicates that condition is being tested. The second four-bit field (bits 4 - 7) indicates the state of the conditions designated by the mask bits as being tested. For example, to test for ACC \ge 0, the Z and L fields will be set, while the V and C fields are not set. The next four-bit field contains the state of the conditions to test. The Z field will be appropriately set to indicate to test the condition ACC = 0, and the L field will be reset to indicate to test the condition ACC greater than 0. The conditions that can be formed from these 8 bits are shown in the BCND, CC, and XC instruction set pages. In order to determine if the conditions are met, the four LSB bit mask is ANDed with the conditions. If any bits are set, the conditions are met. + 1 word Indicates the instruction is a two-word instruction. The second word is a 16-bit long immediate value or a 16-bit program memory address for immediate addressing.

The following symbols are used in the opcode table:

Table 4–6. Opcode Summary (Continued)

Accumulator Memory Ref	erence Instruc	tions (Concluded)									
Instruction	Mnemonic	Opcode									
Subtract from accumulator with shift Subtract from accumulator with shift of 16 Subtract from ACC short immediate Subtract from ACC long immediate with shift Subtract from accumulator with borrow Conditional subtract Subtract from ACC, shift specified by TREG1 XOR accumulator with data value XOR with ACC long immediate with shift XOR with ACC long immediate with shift XOR with ACC long immediate with shift SOR ACCB with accumulator Zero ACC, load high ACC with rounding Zero accumulator and product register	SUB SUB SUB SUBB SUBC SUBS SUBT XOR XOR XOR XOR XOR XOR ZALR ZAP	0011 SHFT IAAA AAAA 0110 0101 IAAA AAAA 1011 1010 IIII IIII 1011 1010 IIII IIII 1011 1010 IIII IIII 1011 1111 1010 SHFT + 1 word 0110 0100 IAAA AAAA 0000 1010 IAAA AAAA 0110 0110 IAAA AAAA 0110 0110 IAAA AAAA 0110 0110 IAAA AAAA 0110 0110 IAAA AAAA 0110 1100 IAAA AAAA 1011 1111 1101 SHFT + 1 word 1011 1110 1000 0011 + 1 word 1011 1110 0001 1010 0110 0110 1000 IAAA AAAA 1011 1110									
Auxiliary Registers and Data Page Pointer Instructions											
Instruction	Mnemonic	Opcode									
Add to AR short immediate Compare AR with CMPR Load AR from addressed data Load AR short immediate Load AR long immediate Load data page pointer with addressed data Load data page immediate Modify auxiliary register Store AR to addressed data Subtract from AR short immediate	ADRK CMPR LAR LAR LDP LDP MAR SAR SBRK	0111 1000 1011 1111 0100 01CM 0000 0ARX IAAA AAAA 1011 0ARX 1011 1111 0000 1ARX + 1 word 0000 1101 IAAA AAAA 1011 1101 1000 1011 IAAA AAAA 1000 0ARX IAAA AAAA 0111 1100									
Parallel Log	ic Unit Instruct	lons									
Instruction	Mnemonic	Opcode									
AND DBMR with data value AND long immediate with data value Compare DBMR to data value Compare data with long immediate OR DBMR to data value OR long immediate with data value Store long immediate to data XOR DBMR to data value XOR long immediate with data value	APL APL CPL OPL OPL SPLK XPL XPL	0101 1010 IAAA AAAA 0101 1110 IAAA AAAA + 1 word 0101 1011 IAAA AAAA + 1 word 0101 1011 IAAA AAAA + 1 word 0101 1111 IAAA AAAA + 1 word 0101 1001 IAAA AAAA + 1 word 0101 1101 IAAA AAAA + 1 word 1010 1110 IAAA AAAA + 1 word 0101 1000 IAAA AAAA + 1 word 0101 1100 IAAA AAAA + 1 word									

Table 4–6. Opcode Summary (Continued)

Branch Instructions												
Instruction	Mnemonic	Opcode										
Branch unconditional with AR update Branch unconditional with AR update delayed Branch addressed by ACC Branch addressed by ACC delayed Branch AR = 0 with AR update Branch AR = 0 with AR update delayed Branch conditional Branch conditional delayed Call subroutine addressed by ACC Call subroutine addressed by ACC delayed Call unconditional with AR update Call unconditional with AR update Call unconditional with AR update Call conditional delayed Call conditional delayed Software interrupt Nonmaskable interrupt Return Return Return conditional Return conditional Return from interrupt with enable Return from interrupt Tran	B BD BACC BACCD BANZ BANZD BCND BCNDD CALA CALAD CALA CALLD CC CCD INTR NMI RET RETC RETC RETCD RETD RETE RETI TEAP	0111 1001 1AAA AAAA + 1 word 0111 1101 1AAA AAAA + 1 word 1011 1110 0010 0000 1011 1110 0010 0001 0111 1011 1AAA AAAA + 1 word 1011 1011 1AAA AAAA + 1 word 0111 1011 1AAA AAAA + 1 word 0111 1011 1AAA AAAA + 1 word 1110 00TP ZLVC ZLVC + 1 word 1011 1110 0011 0000 1011 1011 1010 1AAA AAAA + 1 word 1110 10TP ZLVC ZLVC + 1 word 1111 10TP ZLVC ZLVC										
Execute next one or two INST on condition	XC	111N 01TP ZLVC ZLVC										
I/O and Data	Memory Opera	tions										
Instruction	Mnemonic	Opcode										
Block move from data to data memory Block move data to data DEST long immediate Block move data to data with source in BMAR Block move data to data with DEST in BMAR Block move data to PROG with DEST in BMAR Block move from program to data memory Block move Prog to data with source in BMAR Data move in data memory Input external access Load memory mapped register Out external access Store memory mapped register Table read Table write	BLDD BLDD BLDD BLDP BLPD DMOV IN LMMR OUT SMMR TBLR TBLR TBLW	1010 1000 IAAA AAAA + 1 word 1010 1001 IAAA AAAA + 1 word 1010 1100 IAAA AAAA + 1 word 1010 1101 IAAA AAAA + 1 word 1010 1101 IAAA AAAA + 1 word 1010 0101 IAAA AAAA + 1 word 1010 0101 IAAA AAAA + 1 word 1010 0101 IAAA AAAA + 1 word 1010 1111 IAAA AAAA + 1 word 1010 1101 IAAA AAAA + 1 word 1010 1010 IAAA AAAA + 1 word 1000 1001 IAAA AAAA + 1 word 0000 1001 IAAA AAAA + 1 word 0000 1001 IAAA AAAA + 1 word 0000 1001 IAAA AAAA + 1 word 1010 0111 IAAA AAAA + 1 word 1010 0111 IAAA										

.



Peripherals

5

5.1 Peripheral Control

Peripheral circuits are operated and controlled through access of memorymapped control and data registers. The operation of the serial ports and timer is synchronized to the processor via interrupts or through interrupt polling. Setting and clearing bits can enable, disable, initialize, and dynamically reconfigure the peripherals. Data is transferred to and from the peripherals through memory-mapped data registers. When a peripheral is not in use, the internal clocks are shut off from that peripheral, allowing for lower power consumption when the device is in normal run mode or idle mode.

5.1.1 Memory-Mapped Registers and I/O Ports

Twenty-eight core processor registers are mapped into the data memory space. These are listed in subsection 3.4.1 of this user's guide. In addition to these core registers, 15 peripheral registers and 16 I/O ports are mapped into the data memory space. Table 5–1 lists the memory-mapped registers and I/O ports of the TMS320C5x. Note that all writes to memory-mapped peripheral registers require one additional machine cycle.

Table 5-1. Memory-Mapped Registers and I/O Ports

	Men	nory-Mapped	Core Processor Registers
Name	Add	ress	Description
	Dec	Hex	
	0–3	0–3	Reserved
IMR	4	4	Interrupt Mask Register
GREG	5	5	Global Memory Allocation Register
IFR	6	6	Interrupt Flag Register
PMST	7	7	Processor Mode Status Register
RPTC	8	8	Repeat Counter Register
BRCR	9	9	Block Repeat Counter Register
PASR	10	A	Block Repeat Program Address Start Register
PAER	11	В	Block Repeat Program Address End Register
TREG0	12	С	Temporary Register Used for Multiplicand
TREG1	13	D	Temporary Register Used for Dynamic Shift Count (5 bits only)
TREG2	14	E	Temporary Register Used as Bit Pointer in Dy- namic Bit Test (4 bits only)
DBMR	15	F	Dynamic Bit Manipulation Register
AR0	16	10	Auxiliary Register Zero
AR1	17	11	Auxiliary Register One
AR2	18	12	Auxiliary Register Two

Name	Add	ress	Description
	Dec	Hex	
		Memory	Mapped I/O Ports
_	54-79	36-4F	Reserved
PA0	80	50	I/O Port 50h
PA1	81	51	I/O Port 51h
PA2	82	52	I/O Port 52h
PA3	83	53	I/O Port 53h
PA4	84	54	I/O Port 54h
PA5	85	55	I/O Port 55h
PA6	86	56	I/O Port 56h
PA7	87	57	I/O Port 57h
PA8	88	58	I/O Port 58h
PA9	89	59	I/O Port 59h
PA10	90	5A	I/O Port 5Ah
PA11	91	5B	I/O Port 5Bh
PA12	92	5C	I/O Port 5Ch
PA13	93	5D	I/O Port 5Dh
PA14	94	5E	I/O Port 5Eh
PA15	95	5F	I/O Port 5Fh

Table 5–1. Memory-Mapped Registers and I/O Ports (Concluded)

5.1.2 Interrupts

The TMS320C5x devices have four external, maskable user interrupts ($\overline{INT4}-\overline{INT1}$) that external devices can use to interrupt the processor; there is one nonmaskable interrupt (\overline{NMI}). Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), by the TDM port (TRNT and TXNT), and by the software interrupt instructions (TRAP, NMI, and INTR). Interrupt priorities are set so that reset (\overline{RS}) has the highest priority and the TDM port transmit interrupt (TXNT) has the lowest priority. The \overline{NMI} effectively has the same priority as \overline{RS} .

This subsection explains interrupt organization and management. Vector relative locations and priorities for all internal and external interrupts are shown in Table 5–2. No priority is set for the TRAP instruction (used for software interrupts), but it is included here because it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations.

The interrupt vectors reside at locations determined by the five-bit IPTR field of the PMST and the address values shown in Table 5–2. The IPTR field is set

Peripherals

15–9	8	7	6	5	4	3	2	1	0
RESERVED	INT4	TXNT	TRNT	XINT	RINT	TINT	INT3	INT2	ĪNT1

Note that the TMS320C50 and TMS320C51 make use of only ten of the sixteen generic interrupt lines to the core CPU shown in Section 3.8.

A one in a specific bit, when read, indicates an active interrupt. For example, if the IFR is read to be 0005h, then INT3 and INT1 are active. A one can be written to a specific bit to clear the corresponding interrupt. In the example, if a one is written to bit zero (0001h to IFR), then the INT1 interrupt would be cleared. In the above example, the value 0005h could be written back into the IFR to clear both pending interrupts.

A corresponding interrupt flag is automatically cleared when the interrupt trap is taken. When the CPU accepts the interrupt and fetches the instruction at the interrupt vector location, it generates an interrupt acknowledge (\overline{IACK}) signal that clears the appropriate interrupt flag bit. A hardware reset (\overline{RS} active low) clears all pending interrupt flags.

The TMS320C5x devices have a memory-mapped interrupt mask register (IMR) for masking external and internal interrupts. The layout of the register is as follows:

159	8	7	6	5	4	3	2	1	0
RESERVED	INT4	TXNT	TRNT	XINT	RINT	TINT	ĪNT3	ĪNT2	INT1

A 1 in bit positions 8 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations. Note that \overline{RS} and \overline{NMI} are not included in the IMR; the IMR has no effect on reset or a nonmaskable interrupt.

Interrupts may be asynchronously triggered. In the functional logic organization for INT4–INT1, shown in Figure 5–1, the external interrupt INTn is synchronized to the core via a five flip-flop synchronizer. The actual implementation of the interrupt circuits is similar to this logic implementation. A one is loaded into the IFR if a 1-1-0-0-0 sequence on five consecutive CLKOUT1 cycles is detected.

The TMS320C5x devices sample the external interrupt pins multiple times to avoid noise-generated interrupts. To detect an active interrupt, these devices must sample the signal low on at least three consecutive machine cycles. Once an interrupt is detected, the devices must sample the signal high on at least two consecutive machine cycles to be able to detect another interrupt. The external interrupt pins are sampled on the rising edge of CLKOUT1. If the external interrupts are running asynchronously, the pulses should be stretched to guarantee three consecutive low samples.

Peripherals

- 1) The two software wait-state registers are set to 0FFFFh, causing all external accesses to occur with 7 wait states. The CWSR is loaded with 0Fh.
- 2) The FO bits of the SPC and TSPC registers are set to zero, selecting a word length of 16 bits for each serial port.
- 3) The FSM bits of the SPC and TSPC registers are set to zero. FSM must be set to one for operation with frame sync pulses.
- 4) The TXM bits of the SPC and TSPC are set to zero, configuring the FSX and TFSX pins as inputs.
- 5) The SPC and TSPC registers are loaded with 0y00h, where the 2 MSBs of y are 10 (binary) and the 2 LSBs of y reflect the current levels on the transmit and receive clock pins of the respective port.
- 6) The TIM and PRD registers are loaded with 0FFFFh. The TDDR field of the TCR is set to zero. The timer is started.

5.3 Software-Programmable Wait-State Generators

Software-programmable wait-state generators can be used to extend external bus cycles by up to 7 machine cycles. This provides a convenient means for interfacing external devices that do not satisfy the full-speed access-time requirements of the TMS320C5x. Devices requiring more than 7 wait states can be interfaced with the hardware READY line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state generator are shut off, allowing the device to run in a lower power mode of operation.

The software-programmable wait-state generators are controlled by two 16-bit wait-state registers (PDWSR and IOWSR) and a 5-bit control register (CWSR). Each of the three external spaces (program, data, and I/O spaces) has an assigned field in a software wait-state register. Wait states for the program and data spaces are specified in the lower and upper halves of PDWSR, respectively. Wait states for I/O space are specified in IOWSR. The bits of CWSR control the mapping between wait-state register contents and the number of wait states.

The program and data spaces each consist of 64K addresses. Each 64K space can be viewed as being composed of four 16K-word blocks. Each 16K address segment in program and data space is associated with 2 bits in PDWSR, as shown in Table 5–3. The value of a 2-bit field in PDWSR specifies the number of wait states to be inserted for each access in the given space and address range.

Table 5–4. Table 5–5 shows the layout of the CWSR register in PDWSR and IOWSR registers. You should always program the CWSR register prior to configuring the PDWSR and IOWSR registers to avoid configuring memory with too few wait states during the set-up of wait-state registers.

Table 5-4. Mapping Between Wait-State Field Values and # of Wait States as a Function of CWSR Bit n

Wait-State Field of PDWSR or IOWSR (Binary Value)	No. of Wait States (CWSR Bit n = 0)	No. of Wait States (CWSR Bit n = 1)
00	0	0
01	1	1
10	2	3
11	3	7

Table 5–5. Space Controlled by CSWR Bit n

n (Bit Position in CWSR)	Space
0 ·	Program
1	Data
2	I/O (lower-half: PORT0-PORT7 if BIG=0, 0000h-7FFFh if BIG=1)
3	I/O (upper-half: PORT8–PORTF if BIG=0, 8000h–0FFFFh if BIG=1)
4	BIG mode bit

Figure 5–3 shows a block diagram of the wait-state generator logic for external program space. When an external program access is decoded, the appropriate field of the PDWSR wait-state register is loaded into the counter. If the field is not 000, a not-ready signal is sent to the CPU. The not-ready condition is maintained until the counter decrements to zero and the external READY line is high. The external READY and the wait state register READY are OR'd together to generate the CPU WAIT signal.

Upon reset, all the software wait-state control register fields are set to 7. CWSR is set to 0Fh. Device reset also sets the BIG bit of the CWSR register to zero.

5.4 General-Purpose I/O Pins

The TMS320C5x devices have two general-purpose pins that are software controlled. The $\overline{\text{BIO}}$ pin is a branch control input pin, and the XF pin is an external flag output pin.

The \overline{BIO} pin is useful for monitoring peripheral device status—especially as an alternative to an interrupt when time-critical loops must not be disturbed. A branch can be conditionally executed when the \overline{BIO} input is active (low). The timing diagram, shown in Figure 5–4, is an example of the \overline{BIO} operation. This timing diagram is for a sequence of single-cycle, signal-word instructions located in external memory. The \overline{BIO} condition is sampled during the decode phase of the pipeline for the XC instruction. All other instructions sample the \overline{BIO} pin during the execute phase of the pipeline.

Figure 5–4. BIO Timing Diagram



XF (external flag) is useful for signalling to external devices via software. The XF output pin is set to a high level by the SETC XF (set external flag) instruction and reset to a low level by the CLRC XF (reset external flag) instruction. XF is set high upon device reset. The relationship between the time SETC/CLRC instruction is fetched and the time the XF pin is set or reset is shown in Figure 5–5. As with BIO, the timing shown for XF is for a sequence of single-cycle, single-word instructions located in external memory. Actual timing may vary with different instruction sequences.





Name	Description	
	Registers	
DXR	Data Transmit Register	
DRR	Data Receive Register	
XSR	Transmit Shift Register	
RSR	Receive Shift Register	
SPC	Serial Port Control Register	

Table 5–6. Serial Port Bits, Pins, and Registers (Continued)

The serial port uses two memory-mapped registers: the data transmit register (DXR) that holds the data to be transmitted by the serial port, and the data receive register (DRR) that holds the received data. Both registers operate in either the 8-bit byte mode or the 16-bit word mode and may be accessed in the same manner as any other memory-mapped data memory location. Each register has an external clock, a framing synchronization signal, and an associated shift registers can be used to read from or write to the DXR and DRR. The DXR and DRR registers are mapped into data address space. The XSR and RSR registers are not directly accessible through software.

If the serial port is not being used, the DXR and DRR registers can be used as general-purpose registers. In this case, FSR should be connected to a logic low to prevent a possible receive operation from being initiated.

The control bits (DLB, FO, TXM, FSM, MCM, XRST, RRST) for the serial port reside in the serial control register (SPC). Figure 5–6 shows the serial control register bit positions. These bits can be set, cleared, toggled, or loaded via the PLU instructions.

<u>15–14</u>	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	RSRFULL	XSREMPTY	XRDY	RRDY	IN1	INO	RRST	XRST	тхм	МСМ	FSM	FO	DLB	RES
R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Note:	R = Read W = Write													

Figure 5–6.	Serial F	Port Control	Register	(SPC)
U				/

|--|

Bit	Name	Function
0	Reserved	Always read as zero.
1	DLB	The Digital Loopback Mode Bit can be used to put the serial port in digital loopback mode. When DLB=1, DR and FSR are connected to DX and FSX, respectively, through multiplexers, as shown in Figure 5–7(a) and Figure 5–7(b). Additionally, CLKR is driven by CLKX if MCM=1. If DLB=1 and MCM=0, CLKR is taken from the CLKR pin of the device. This configuration allows CLKX and CLKR to be tied together externally and supplied by a common external clock source. The logic diagram for CLKR is shown in Figure 5–7(c). If DLB=0, DR, FSR, and CLKR are taken from the respective device pins. Note that TXM must be set to one for proper operation in DLB mode. Note also that the FSX and DX signals appear on the device pins when DLB=1, but FSR and DR do not.

Figure 5–7. Receiver Signal MUXes



The value of the SPC, upon device reset, is 0y00h where the 2 MSBs of y are 10 (binary) and the two LSBs of y reflect the current levels on the CLKX and CLKR pins.

5.5.1 Transmit and Receive Operations

The transmit and receive sections of the serial port are implemented separately to allow independent transmit and receive operations. Externally, the serial port interface is implemented via the six serial port pins. Figure 5–8 shows the registers and pins used in transmit and receive operations.



Figure 5–10. Serial Port Receive Timing Diagram (FSM=1, first byte=62h)



If DXR is reloaded before the old DXR contents have been transferred to XSR, the old DXR contents will be overwritten. The DXR is copied to the XSR only if the XSR is empty and the DXR has been loaded since the last DXR-to-XSR transfer. The DXR should be written only when XRDY=1. This condition is guaranteed if the DXR write is made in response to a transmit interrupt.

If TXM=1 and FSM=1, FSX pulses are generated internally and the FSX pin is configured as an output. To sustain a continuous bit stream on the DX transmitter output, DXR must be loaded every 8 or 16 bits, depending on the value of FO. Furthermore, the next word to be transmitted must be loaded in DXR at least 2 CLKX cycles prior to completion of transmission of the current word. If this condition is not satisfied, the transmitter will send the previous data from the register.

If TXM=0, the FSX pin is configured as an input. The transmitter behaves in the same way as when TXM=1, except that FSX pulses are supplied externally. A consequence of this is that the timing requirement on loading DXR for continuous-mode transmission is relaxed, because the processor does not impose a latency between DXR write and FSX active in this case.

The transmitter's operation with frame synchronization pulses has been described above. Both continuous operation and burst-mode operation (operation with periods of transmitter inactivity) are possible when FSM=1. When FSM=0, only continuous-mode transmission is possible. Timing diagrams for transmit and receive operations in this mode are shown in Figure 5–11 and Figure 5–12. contents of DXR when FSX goes high. If TXM=1 and DXR are written more than once during transmission of a given word, only the last word written to DXR will be transmitted; any previous values will be overwritten. Therefore, too many writes to the DXR during a given interval will not disturb the XSR contents, but an external FSX pulse will.

The receive operation is similar to the transmit operation. The receive timing diagram with FSM=1 is shown in Figure 5–10. Reception is initiated by a frame synchronization pulse on the FSR pin. After FSR goes low, data on the DR pin is clocked into the RSR register on every negative-going edge of CLKR. The first data bit is considered the MSB, and RSR is filled accordingly. After all the bits have been received (as specified by FO), an internal receive interrupt (RINT) is generated on the falling edge of CLKR, while the contents of RSR are transferred to DRR. If, during a receive operation, a new FSR pulse comes in, the bit counter is reset and the RSR starts over. The bits already received are lost.

5.6.2 TDM Port Operation

Figure 5–14(a) shows the TMS320C5x TDM port architecture. Up to eight devices can be placed on the four-wire serial bus. The four-wire bus consists of a conventional three-wire bus (TDAT, TFRM, and TCLK) and an additional line (TADD) to carry device-addressing information. Data is transmitted and received on the bidirectional TDAT line. Note that the device TDX and TDR pins are tied together externally to form the TDAT line. A framing pulse is supplied by one of the devices on the bus on the TFRM line.

Figure 5–14. TDM Four-Wire Bus



This device is identified by setting the TXM bit of its TSPC register to one. Only one device should have TXM=1 at any given time. Typically, this processor is the same one that supplies the TDM port clock signal on TCLK. The TCLKX and TCLKR pins are tied together externally to form the TCLK line. TCLKR is always an input. TCLKX is an input if MCM=0 and an output if MCM=1. In the latter case, one device (the one whose MCM bit=1) can supply the clock (frequency=one-fourth of CLKOUT1 frequency) for all devices on the bus. The clock can be supplied by an external source if MCM=0 for all devices. No more than one device should have MCM=1 at any given time. The specification of which processor is to supply clock and framing signals is typically made only once, during system initialization. The TADD line carries the transmit address byte sent by the transmitting device. Figure 5–14(b) shows how the four-wire bus is formed from the six serial port pins.

The TDM received address (TRAD) register holds the last value received from the TADD line. This register can be used to verify the integrity of the serial interface and/or to extract partial or complete information as to which device in the system transmitted the last data word. For example, if there is a unique transmit address for each channel, the transmitter can be uniquely identified. Bits 0–7 hold the received transmit address. Bits 10–8 hold the last time slot number (i.e., channel ID number). Bits 13–11 hold the current time slot number. This number is simply the last slot number plus one, modulo 8.

Figure 5–16 shows the timing for TDM port transfers. Near the end of a frame (8 time slots), the single device having TXM=1 outputs a pulse one TCLK cycle wide on the TFRM line. TFRM pulses occur only once every 128 TCLK cycles. TFRM is driven low during the remainder of the frame.

Figure 5–16. Serial Port Timing in TDM Mode



After the LSB of a given data word is transmitted, the TDAT line goes into the high-impedance state. TDAT comes out of high impedance shortly after the next falling edge of TCLK. The next 15 data bits are transmitted on rising edges of TCLK. In Figure 5–16, the data bits are shown with subscripts that indicate the channel (i.e., time slot) number.

The timing for TADD signal for channel 0 is shown in Figure 5–16. After the LSB of the channel 7 data is transmitted, the TADD line goes into the high-impedance state. TDAT comes out of high impedance shortly after the next falling edge of TCLK. The 8 address bits associated with channel 0 are then transmitted on TADD. After these have been transmitted, TADD goes high and remains high until the channel 1 transfer begins. For channels 1–7, TADD carries the address during the first 8 clocks and is high during the remaining 8 clocks. Note that the short interval between completion of transmission of the channel 7 LSB and initiation of transmission of the channel 0 MSB is the only time during which TADD is in the high-impedance state. Note that the address line TADD must be pulled down to V_{SS} if there are any channels available with no processor transmitting data. This is due to the fact that the address line could float high. This indicates that when no one is transmitting, all devices will receive

Peripherals
5.7 Timer

The timer is an on-chip down counter that can be used to periodically generate CPU interrupts. The timer is decremented by one at every CLKOUT1 cycle. A timer interrupt (TINT) is generated each time the counter decrements to zero. The timer thus provides a convenient means of performing periodic I/O or other functions. Figure 5–17 shows a logical block diagram of the timer. When the timer is stopped, (TSS = 1), the internal clocks to the timer are shut off, allowing the device to run in a lower power mode of operation.

Figure 5–17. Timer Block Diagram



The timer interrupt rate is given by

TINT rate = $\frac{1}{t_{c(C)} \times u \times v} = \frac{1}{t_{c(C)} \times (< TDDR > + 1) \times (< PRD > + 1)}$

where $t_{c(C)}$ is the period of CLKOUT1, u is the sum of the TDDR contents (see Table 5–10) plus 1, and v is the sum of the PRD contents (see Figure 5–17) plus 1.

Thus, the timer interrupt rate is equal to the CLKOUT1 frequency divided by two independent factors. Referring to Figure 5–17, each of the two divisors is implemented with a down counter and period register. The counter and period registers for the first stage are the PSC and TDDR fields of the TCR, respectively, and each is 4 bits wide. The counter and period registers for the second stage are the memory-mapped, 16-bit wide TIM and PRD registers. Each time

Peripherals

4

being made, it may be more accurate to stop the timer to read these two values. The timer can be stopped by setting the TSS bit to one and restarted by resetting this bit to zero.

The timer provides a convenient and efficient way to generate a sample clock for an analog interface. Consider the following example of using the timer to generate a sample rate of 50 kHz. The initialization for this example is as follows:

* Clkin frequency = 20 MHz; timer is running at 10 MHz.

LDP #0 SPLK #199,PRD ;Load timer period for 20 usec period. OPL #8,IMR ;Set timer interrupt mask bit SPLK #20h, TCR ;reload and start timer. OPL #1000h, IFR ; Clear any pending timer interrupts. CLRC INTM ;global interrupt enable.

Consider an A/D that is operating at this sample rate. A typical interrupt service routine (ISR) would be as follows:

* 50 kHz sample rate A/D interrupt service routine * TIMER_ISR MAR *, AR3;Use auxiliary register reserved for Timer ISR. IN *, 14 ;Read A/D. RETE ;Re-enable interrupts and return.

Peripherals

						Men	nory	
the second s			 	 	 			

machine cycle to perform a read or a write. The dual-access RAM can be read from and written to in the same cycle. The 1056 words of dual-access RAM are configured in three blocks: block 0 (B0) is 512 words at address 0100h-02FFh in local data memory or 0FE00h-0FFFFh in program space; block 1 (B1) is 512 words at address 0300h–04FFh in local data memory; and block 2 (B2) is 32 words at address 060h in local data memory.

The TMS320C51 removes the 2K boot ROM from the device's program memory space along with 8K words of single-access program/data RAM. Instead, the device replaces the 8K words of RAM with an 8K-word block of maskable ROM. The ROM is located in the address range 0h-1FFFh in program space. The additional 1K words of single-access RAM are mapped to data space (800h–0BFFh), program space (2000h–23FFh), or both spaces. The dual-access blocks of RAM on the TMS320C51 are mapped at the same addresses as the TMS320C50. The TMS320C50 and TMS320C51 memory maps are shown in Figures 6-1(a) and 6-1(b).

The major topics in this section are listed below:

S	e	cti	o	n	

OCCL		aye
6.1	Program Memory	6-5
6.2	Local Data Memory	6-13
6.3	Global Data Memory	6-31
6.4	Input/Output Space	6-34
6.5	Direct Memory Access (DMA)	6-36
6.6	Memory Management	6-40

Dago

Figure 6–1. TMS320C51 and TMS320C50 Memory Maps (Concluded)

	Program		Program
0000h	Interrupts and	0000h	Interrupts and
00206	(External)	00295	(On-Chip)
0029h	–	0030h	On-Chip
07FFh	External	07FFh	ROM
0800h		0800h	
	On-Chip RAM		On-Chip RAM
	(RAM=1) External		(RAM=1) External
	(RAM=0)		(RAM=0)
2BFFh		2BFFh	
2C00h		2C00h	
		x	
	External		External
FDFFh FE00h	On-Chip RAM B0	FDFFh FE00h	On-Chip RAM B0
	(CNF=1)		(CNF=1)
FFFFh	External (CNF=0)	FFFFh	External (CNF=0)
I	MP/MC = 1 (Microprocessor Mode))	$\frac{MP}{MC} = 0$ (Microcomputer Mode)
		(b) TMS:	320C50 Memory Map

	Data
0000h	Memory-Mapped
005Fh	Registers
000011	On-Chip BAM B2
007Fh 0080h	
0.0555	Reserved
0100h	On-Chip RAM B0
	Reserved
02FFh	(CNF=1)
0300h	On-Chip
04FFh	
0500h	Reserved
07FFh	
00000	On-Chip RAM
	External (OVLY=1)
02BFFh	
02000h	External
FFFFh	Entorita

Memory

OPL	#010h,PMST	;Map	TMS	320	C50	9K	RAM	or	TMS320C51	1K	RAM
		;in p	roc	gran	n spa	.ce.					
SETC	CNF	;Map	в0	to	prog	ran	ı spa	ce.			

Table 6–1 shows the possible program memory configurations available on the TMS320C50 device. Table 6–2 shows the possible program memory configurations for the TMS320C51 device. Note that all addresses are specified in hexadecimal.

Table 6–1. TMS320C50 Program Memory Configuration Control

CNF	RAM	MP/MC	ROM	RAM	B0	Off-Chip
0	0	0	0000–07FF			0800-FFFF
0	0	1				0000-FFFF
0	1	0	0000-07FF	0800-2BFF		2C00-FFFF
0	1	1		0800–2BFF		0000–07FF
						2C00-FFFF
1	0	0	0000-07FF		FE00-FFFF	0800-FDFF
1	0	1			FE00-FFFF	0000-FDFF
1	1	0	0000-07FF	0800-2BFF	FE00-FFFF	2C00-FDFF
1	1	1		0800-2BFF	FE00-FFFF	0000-07FF
						2C00-FDFF

Table 6–2. TMS320C51 Program Memory Configuration Control

CNF	RAM	MP/MC	ROM	RAM	B0	Off-chip
0	0	0	0000-1FFF			2000-FFFF
0	0	1				0000-FFFF
0	1	0	0000–1FFF	2000–23FF		2400-FFFF
0	1	1		2000–23FF		0000–1FFF
						2400-FFFF
1	0	0	0000–1FFF		FE00-FFFF	2000–FDFF
1	0	1			FE00-FFFF	0000-FDFF
1	1	0	0000–1FFF	2000–23FF	FE00-FFFF	2400–FDFF
1	1	1	· · · · · · · · · · · · · · · · · · ·	2000–23FF	FE00-FFFF	0000–1FFF
						2400-FDFF

6.1.2 Program Memory Address Map

The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft—meaning that the processor, when taking the trap, will load the PC with the trap address and execute code at the vector location. Two words are reserved at each vector location for a branch instruction to the appro-

Memory

The reset vector can not be remapped, because reset loads the IPTR with 0. Therefore, the reset vector will always be fetched at location 0 in program memory. In addition, for the TMS320C51, 100 words are reserved in the on-chip ROM for device-testing purposes. Application code written to be implemented in on-chip ROM must reserve these 100 words at the top of the ROM addresses.

6.1.3 Program Memory Addressing

The program memory space contains the code for applications. It can also hold table information and immediate operands. The program memory is accessed only by the PAB. The address for this bus is generated by the program counter (PC) when instructions and long immediate operands are addressed. It can also be loaded with a long immediate, low accumulator, or registered addresses es for block transfers, multiply/accumulates, and table read/writes.

The TMS320C5x devices address code by putting the PC out on the PAB bus and reading the appropriate location in memory. While the read is executing, the PC is incremented for the next fetch. If there is a program address discontinuity (for example, branch, call, return, interrupt, or block repeat), the appropriate address is loaded into the PC. The PC is also loaded when operands are fetched from program memory. Operands are fetched from program memory when the device reads or writes to tables (TBLR and TBLW), when it transfers data to/from data space (BLPD and BLDP), or when it uses the program bus to fetch a second multiplicand (MAC, MACD, MADS, and MADD). The PC is loaded with a value other than PC + 1 in the following ways:

- Long immediate address with branch or call instructions.
- Long immediate address with MAC, MACD, BLDP or BLPD instructions.
- Low accumulator with BACC or CALA instructions.
- Low accumulator with TBLR or TBLW instruction.
- BMAR with MADS, MADD, BLDP or BLPD instructions.
- CALU with an interrupt vector address (INTR, TRAP, or NMI) instruction.
- CALU with PASR when at the end of a block repeat loop.
- Pop top of stack with a return instruction.

The address flow of a program can be traced externally through the address visibility feature. This feature can debug during program development; it is enabled after reset and disabled/re-enabled by setting/clearing the AVIS bit in the PMST register. The address visibility mode puts the program address out to the address pins of the device even when on-chip program memory is addressed. Note that the memory control signals (PS, RD, etc.) are not active in address visibility mode. Instruction addresses can be externally clocked with the falling edge of the instruction acquisition (IAQ) pin. Instruction addresses include both words of a two-word instruction but do not include block transfers,

- **WE** Write Enable
- □ IACK Interrupt Acknowledge
- READY Memory Ready to Complete Cycle
- HOLD Request for Control of Memory Interface
- HOLDA Acknowledge HOLD Request
- BR Bus Request
- Acknowledge Bus Request (when HOLDA is low)

An example of a minimal external program memory interface is shown in Figure 6–2. In this figure, the TMS320C5x device interfaces to an 8K x 8 EPROM. This is a useful interface when boot-loading code. The boot loader can concatenate the bytes to form the 16-bit word instructions. The use of 8-bit-wide memories saves power, board space, and cost over 16-bit wide memory banks. The 16-bit wide memory banks can be used with the same basic interface as the 8-bit wide memories.

low and a half cycle after $\overline{\text{WE}}$ goes high; this prevents buffer conflicts on the external buses. Additional write cycles can be obtained by modifying the software wait-state generator registers. Subsection 6.2.4 includes an example of interfacing to external RAM.

CNF	OVLY	B0	B1	B2	Single-Port RAM	Off-Chip
0	0	100h	300h	60h		800h-FFFFh
0	1	100h	300h	60h	800h-2BFFh	2C00h-FFFFh
1	0		300h	60h		800h-FFFFh
1	1		300h	60h	800h-2BFFh	2C00h-FFFFh

Table 6-4. TMS320C50 Local Data Memory Configuration Control

Table 6–5. TMS320C51 Local Data Memory Configuration Control

CNF	OVLY	B0	B1	B2	Single-Port RAM	Off-Chip
0	0	100h	300h	60h		800h-FFFFh
0	1	100h	300h	60h	800h-BFFh	C00h-FFFFh
1	0		300h	60h		800h-FFFFh
1	1		300h	60h	800h-BFFh	C00h-FFFF

6.2.2 Local Data Memory Address Map

The 64K words of local data memory space include the memory-mapped registers for the device. The memory-mapped registers reside in data page 0. Data page 0 has five sections of register banks: core CPU registers, peripheral registers, test/emulation reserved area, I/O space port hole, and scratch-pad RAM.

- There are 28 core CPU registers. These registers can be accessed with zero wait states. Some of these registers can be accessed through paths other than the data bus (i.e., auxiliary registers can be loaded by the ARAU).
- The peripheral registers are the control and data registers used in the peripheral circuits. These registers reside on a dedicated peripheral bus structure called the TIBUS. They require one wait state when accessed.
- The test/emulation reserved area is used by the test and emulation systems for special information transfers. Writing to this area can cause the device to change its operational mode and, therefore, affect the operation of the application.
- The I/O space port hole provides addressability to 16 words of I/O space within the data address space. This allows access to I/O space (other than IN and OUT instructions) via the more extensive addressing modes available within the data space. For example, the SACL instruction can write to an I/O memory-mapped port like an OUT instruction does. The external interface looks like an OUT instruction occurs (IS active). Port addresses reside off-chip and are subject to external wait states.
- The scratch-pad RAM block (B2) includes 32 words of dual-access RAM for variable storage without fragmenting the larger RAM blocks, both on

Name	Add	ress	Description			
	Dec	Hex				
ТІМ	36	24	Timer Register			
PRD	37	25	Period Register			
TCR	38	26	Timer Control Register			
	39	27	Reserved			
PDWSR	40	28	Program/Data S/W Wait-State Register			
IOWSR	41	29	I/O Port S/W Wait-State Register			
CWSR	42	2A	Control S/W Wait-State Register			
_	43-47	2B2F	Reserved for Test/Emulation			
TRCV	48	30	TDM Data Receive Register			
TDXR	49	31	TDM Data Transmit Register			
TSPC	50	32	TDM Serial Port Control Register			
TCSR	51	33 .	TDM Channel Select Register			
TRTA	52	34	Receive/Transmit Address Register			
TRAD	53	35	Received Address Register			
_	54–79	36–4F	Reserved			
PA0	80	50	I/O Port 80			
PA1	81	51	I/O Port 81			
PA2	82	52	I/O Port 82			
PA3	83	53	I/O Port 83			
PA4	84	54	I/O Port 84			
PA5	85	55	I/O Port 85			
PA6	86	56	I/O Port 86			
PA7	87	57	I/O Port 87			
PA8	88	58	I/O Port 88			
PA9	89	59	I/O Port 89			
PA10	. 90	5A	I/O Port 90			
PA11	91	5B	I/O Port 91			
PA12	92	5C	I/O Port 92			
PA13	93	5D	I/O Port 93			
PA14	94	5E	I/O Port 94			
PA15	95	5F	I/O Port 95			
B2	96–127	60–7F	Scratch Pad RAM			

 Table 6--6.
 Data Page 0 Address Map (Concluded)

6.2.2.1 Auxiliary Register (AR0–AR7)

The eight 16-bit auxiliary registers (AR0–AR7) can be accessed by the CALU and modified by the ARAU or the PLU. The primary function of the auxiliary registers is generating 16-bit addresses to data space. However, these registers The block repeat counter register (BRCR) holds the count value for the block repeat feature. This value is loaded before a block repeat operation is initiated. It can be changed while a block repeat is in progress; however, take caution in this case to avoid infinite loops. The program address start register (PASR) holds the start address of the block of code to be repeated. The program address end register (PAER) holds the end address of the block of code to be repeated. Both these registers are loaded by the RPTB instruction. Block repeats are described in more detail in subsection 3.6.5.

6.2.2.7 Interrupt Registers (IMR,IFR)

The interrupt mask register (IMR) is used to individually mask off specific interrupts at required times. The interrupt flag register (IFR) indicates the current status of the interrupts. Interrupts are described in detail in Section 3.8.

6.2.2.8 Global Memory Allocation Register (GREG)

The global memory allocation register (GREG) is used to allocate parts of the data address space as global memory. This register defines what amount of the local data space will be overlayed by global data space. The operation of GREG is further discussed in Section 6.3.

6.2.2.9 Dynamic Bit Manipulation Register (DBMR)

The dynamic bit manipulation register (DBMR) is used in conjunction with the PLU to provide a dynamic (execution time programmable) mask register. The use of this register is described in Section 3.7.

6.2.2.10 Temporary Registers (TREG0, TREG1, TREG2)

TREG0 holds one of the multiplicands of the multiplier. It can also be loaded via the CALU with the following instructions: LT, LTA, LTD, LTP, LTS, SQRA, SQRS, MAC, MACD, MADS, and MADD. TREG1 holds a dynamic (execution-time programmable) shift count for the prescaling shifter. TREG2 holds a dynamic bit address for the BITT instruction.

6.2.2.11 Processor Mode Status Register (PMST)

The processor mode status register (PMST) controls memory configurations of the TMS320C5x devices (with exception of the CNF bit in ST1). The PMST register is described in more detail in subsection 3.6.3 and in the configurability sections of Chapter 6.

6.2.2.12 Serial Port Registers (DRR, DXR, SPC)

Three registers are used to control and operate the serial port. The serial port control register (SPC) contains the mode control and status bits of the serial port. The data receive register (DRR) holds the incoming serial data, and the

instructions with only one data memory operand and program address bus (PAB) on instructions with a second data memory operand. An instruction operand is provided to the CALU in eight ways, as described in subsection 3.4.2. However, data memory addresses are generated in one of the following five ways:

- By the direct address bus (DAB) using the direct addressing mode (e.g., ADD 010h) relative to the data page pointer (DP),
- 2) By the direct address bus (DAB) using the memory-mapped addressing mode (e.g., LAMM PMST) within data page zero,
- 3) By the auxiliary register file bus (AFB) using the indirect addressing mode (e.g., ADD *),
- By the value pointed at by the PC in long immediate address mode (e.g., BLDD TBL1,*+),
- 5) By the block memory address register (BMAR) in registered block memory addressing mode (e.g., BLDD *+).

In the direct addressing mode, the 9-bit data memory page pointer (DP) points to one of 512 pages (1 page=128 words). The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the DAB is formed by concatenating the 9-bit DP with the 7-bit dma.

Figure 6–3 illustrates the direct addressing mode. In the illustration, the operand is fetched from data memory space via the data bus, and the address is the concatenated value of the DP and the seven LSBs of the instruction. For the following example, consider DP = 0184h and TEMP1 = 060h:

LACC TEMP1 ;ACC = TEMP1.

In the example, the accumulator is loaded with DATA(C260).

Figure 6–3. Direct Addressing Mode

ADD 010h



Note: DAB is the 16-bit internal address bus for data memory.

The memory-mapped addressing mode operates much like the direct addressing mode except that the most significant 9 bits of the address are forced to

```
This routine uses indirect addressing to calculate the following equation:
*
*
*
                    10
*
                        X(I) \times Y(I)
                  I = 1
*
 The routine assumes that the X values are located in on-chip RAM block BO,
*
 and the Y values in block B1. The efficiency of the routine is due to the use
*
 of indirect addressing and the repeat instruction.
SERIES
           MAR *,4
                              ;ARP POINTS TO ADDRESS REGISTER 4.
           SETC CNF
                              ; CONFIGURE BLOCK BO AS PROGRAM MEMORY.
           LAR AR4, #0300h
                              ; POINT AT BEGINNING OF DATA MEMORY.
           RPTZ #9
                              ;CLEAR ACC AND P; REPEAT NEXT INST. 10 TIMES
                              ;MULTIPLY AND ACCUMULATE; INCREMENT AR4.
           MAC OFFOOh, *+
           APAC
                              ;ACCUMULATE LAST PRODUCT.
           RET
```

In the long immediate addressing mode, an operand is addressed by the second word of a two-word instruction. In this case, the program address/data bus (PAB) is used for the operand fetch. The prefetch counter (PFC) is pushed onto the microcall stack (MCS), and the long immediate value is loaded into the PFC. The PAB is then used for the operand fetch or write. At the completion of the instruction, the MCS is popped back to the PFC. The PC is incremented by two, and execution continues. This technique is used when two memory addresses are required for the execution of the instruction. The PFC is used so that when the instruction is repeated, the address generated can be autoincremented. Figure 6–6 illustrates this mode. In this illustration, the source address (OPERAND1) is fetched via PAB, and the destination address (OPER-AND2) uses the direct addressing mode. TMS320C5x devices provide a register file containing eight auxiliary registers (AR0–AR7). The auxiliary registers may be used for indirect addressing of the data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 6–8) allows placement of the data memory address of an instruction operand into one of the auxiliary registers. These registers are pointed to by a three-bit auxiliary register pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively.





The auxiliary registers and the ARP may be loaded from data memory, from the accumulator, from the product register, or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory or used as inputs to the CALU. These registers appear in the memory map as described in Table 6–6 on page 6-15.

The auxiliary register file (AR0–AR7) is connected to the auxiliary register arithmetic unit (ARAU), shown in Figure 6–9. The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing either by \pm 1 or by the contents of the INDX register may be performed. As a result, accessing tables of information does not require the central arithmetic logic unit (CALU) for address manipulation. The CALU is now free to perform other operations.

If more advanced address manipulation is required, such as multidimensional array addressing, the CALU can directly read from or write to the auxiliary registers. Take care, however, when writing from the CALU to the auxiliary register because the ARAU update of the ARs is done during the decode phase (second cycle) of the pipeline, whereas the CALU write is done during the execution phase (fourth cycle) of the pipeline. Therefore, the two instructions directly following the CALU write should not use the auxiliary register written by the CALU.

As shown in Figure 6–9, the index register, the compare register, or the eight LSBs of the instruction register can be connected to one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the following functions:

$AR(ARP) + INDX \rightarrow AR(ARP)$	Index the current AR by adding a 16-bit unsigned integer contained in INDX. Example: ADD *0+.
$AR(ARP) - INDX \rightarrow AR(ARP)$	Index the current AR by subtracting a 16-bit unsigned integer contained in INDX. Example: ADD *0–.
$AR(ARP) + 1 \rightarrow AR(ARP)$	Increment the current AR by one. Example: ADD *+.
$AR(ARP) - 1 \rightarrow AR(ARP)$	Decrement the current AR by one. Example: ADD *
$AR(ARP) \rightarrow AR(ARP)$	Do not modify the current AR. Example: ADD *.
$AR(ARP) + IR(70) \rightarrow AR(ARP)$	Add an 8-bit immediate value to cur- rent AR. Example: ADRK #055h.
$AR(ARP) - IR(7-0) \rightarrow AR(ARP)$	Subtract an 8-bit immediate value from current AR. Example: SBRK #055h.
$AR(ARP) + rc(INDX) \rightarrow AR(ARP)$	Bit-reversed indexing, add INDX with reverse-carry (rc) propagation. Example: ADD *BR0+.
$AR(ARP) - rc(INDX) \rightarrow AR(ARP)$	Bit-reversed indexing, subtract INDX with reverse-carry (rc) propa- gation. Example: ADD *BR0–.
If (AR(ARP) == ARCR), then TC = 1 If (AR(ARP) < ARCR), then TC = 1 If(AR(ARP) > ARCR), then TC = 1 If(AR(ARP) \neq ARCR), then TC = 1	Compare current AR with ARCR and if condition is true, then set TC bit of the status register (ST1) to one. If false, then clear TC. Example: CMPR 3.
If (AR(ARP) = CBER), then AR(ARP) =CBSR	If at end of circular buffer, reload start address.

The index register (INDX) can be added to or subtracted from AR(ARP) on any AR update cycle. This 16-bit register is one of the memory-mapped registers and is used to increment or decrement the address in steps larger than one for

auxiliary register modification occurring. The ARAU will not detect an AR update that steps over the value contained in CBER. Note that the test in the ARAU is performed before the auxiliary register update.

6.2.4 External Interfacing to Local Data Memory

The TMS320C5x devices can address up to 64K words of off-chip local data memory. These are the key signals for this interface:

A0-A15	16-Bit Bidirectional Address Bus
D0–D15	16-Bit Bidirectional Data Bus
DS	Data Memory Select
STRB	External Memory Access Active Strobe
RD	Read Select (External Device Output Enable)
WE	Write Enable
READY	Memory Ready to Complete Cycle
HOLD	Request for Control of Memory Interface
HOLDA	Acknowledge HOLD Request
BR	Bus Request
ĪAQ	Acknowledge Bus Request (when HOLDA is low)

An example of an external RAM interface is shown in Figure 6–10. In this figure, the TMS320C5x device interfaces to four $16K \times 4$ -bit RAM devices. The data memory select (\overline{DS}) is directly connected to the chip select (\overline{CS}) of the devices. This means the external RAM block will be addressed in any of the four 16K banks of local data space. If there are additional banks of off-chip data memory, a decode circuit that gates \overline{DS} with the appropriate address bits can be used to drive the memory block chip select.

device. If the RAM device does not have an \overline{OE} pin, then \overline{DS} should be gated with \overline{STRB} and connected to the \overline{CS} pin of the RAM to implement the same function. The \overline{WE} signal of the TMS320C5x is tied to the \overline{WE} signal of the RAM. The TMS320C5x takes at least two cycles on all external writes, including a half cycle before the \overline{WE} goes low and a half cycle after \overline{WE} goes high; this prevents buffer conflicts on the external buses. Additional wait states may be generated with the software wait-state generators.

6.3.2 Global Memory Addressing

When a data memory address, either direct or indirect, corresponds to a global data memory address (as defined by GREG), BR is asserted low with DS to indicate that the processor wishes to make a global memory access. External logic then arbitrates for control of the global memory, asserting READY when the TMS320C5x device has control. The length of the memory cycle is controlled by the READY signal. In addition, the software wait-state generators can be used to extend the access times for slower, external memories. The wait-state generators corresponding to the overlapped memory address space in local data space will generate the wait states for the corresponding addresses in global data memory space.

6.3.3 External Interfacing of Global Memory

Global memory can be used in various digital signal processing tasks, such as filters or modems, where the algorithm being implemented may be divided into sections with a distinct processor dedicated to each section. With multiple processors dedicated to distinct sections of the algorithm, throughput may be increased via pipelined execution. Figure 6–11 illustrates an example of a global memory interface. Since the processors can be synchronized by using the RS pin, the arbitration logic may be simplified and the address and data bus transfers made more efficient.





6.4 Input/Output Space

The TMS320C5x devices support an I/O address space of 64K 16-bit parallel input and output ports. I/O ports allow access to peripherals typically used in DSP applications such as codecs, digital-to-analog (D/A) converters, and analog-to-digital (A/D) converters. This section discusses addressing I/O ports and interfacing I/O ports to external devices.

6.4.1 Addressing Input/Output Ports

Access to external parallel I/O ports is multiplexed over the same address and data bus for program/data memory accesses. I/O space access is distinguished from program/data memory accesses by the \overline{IS} signal going active low. All 65,536 ports can be accessed via the IN and OUT instructions, as shown in the following example:

IN OFFFEh,DAT7 ;Read data to data memory from external ;device on port 65534. OUT OFFFFh,DAT7 ;Write data from data memory to external ;device on port 65535.

Sixteen of the 64K I/O ports are mapped in data memory space as shown in Table 6–4. The I/O ports may be accessed with the IN and OUT instructions along with any instruction that reads or writes a location in data space. In this way, I/O is treated the same way as memory. The following example illustrates the use of direct addressing to access an I/O device on port 51h:

SACL 51h ; (DP = 0). Store accumulator to external device ; on port 81.

Accesses to memory-mapped I/O space are distinguished from program/data accesses by the IS signal. DS is not active, even though the user is writing to data space.

6.4.2 Interfacing to I/O Ports

The $\overline{\text{RD}}$ and $\overline{\text{WE}}$ signals can be used along with chip-select logic to output data to an external device. The port address can be decoded and used as a chip select for the input or output device. The access times to I/O ports can be modified through the CWSR and IOWSR software wait-state registers. The BIG bit in the CWSR register determines how the I/O space is mapped to the software control registers. If the BIG bit is set to 0 in the CWSR register, the first sixteen ports are assigned in pairs to a software wait-state generator. Each following set of 16 registers maps accordingly to the first 16 ports when BIG = 0. For example, the 16 ports that correspond to the addresses in the data space port hole (ports 50h–5Fh) have the same wait states as ports 0–Fh. If the BIG bit is set to 1, the wait states are mapped to program space in eight 8K blocks of memory. The following table shows how the software wait states are assigned to I/O ports according to the BIG bit:

Memory

6.5 Direct Memory Access (DMA)

The TMS320C5x supports multiprocessing designs using direct memory access (DMA) of external memory or the TMS320C5x on-chip single access RAM. The DMA features can be used for multiprocessing by temporarily halting the execution of one or more processors to allow another processor to read from or write to the TMS320C5x's local off-chip memory or on-chip single-access RAM. The external memory access may be controlled by using the HOLD/HOLDA signals. The DMA access of internal RAM on the TMS320C5x is controlled by the HOLD, HOLDA, R/W, STRB, BR, and IAQ lines.

Figure 6–12. I/O Port Interfacing Logic



The multiprocessing is typically a master-slave configuration. The master may initialize a slave by downloading a program into its program memory space and/or may provide the slave with the necessary data by using external memory to complete a task. In a typical TMS320C5x direct memory access scheme, the master may be a general-purpose CPU, another TMS320C5x, or even an analog-to-digital converter. A simple TMS320C5x master-slave configuration is shown in Figure 6–13.

Figure 6–13. Direct Memory Access Using a Master-Slave Configuration



Figure 6–14. Direct Memory Access in a PC Environment



The TMS320C5x device also provides direct access of the on-chip RAM for external devices. DMA of the on-chip single-access RAM requires the following signals:

- HOLD External request for control of address, data, and control lines.
- HOLDA Indicates to external circuitry that the memory address, data, and control lines are in high impedance, allowing external access of on-chip single-access RAM.
- BR Bus request signal. Externally driven low in hold mode to indicate a request for access to on-chip single-access RAM.
- IAQ Acknowledge BR request for access to on-chip single-access RAM while HOLDA is low.
- R/W Read/write signal indicates the data bus direction for DMA reads (high) and DMA writes (low).
- STRB When active low and IAQ and HOLDA are low, this input signal is used to select the memory access. STRB determines the duration of the memory access.
- A15-A0 Address inputs during HOLDA and BR active low.
- D15–D0 DMA data.

In order to access the TMS320C5x device's on-chip single-access RAM, a master device must control the device. The master processor initiates a DMA transfer by placing the TMS320C5x device in HOLD. Once the device responds with a HOLDA, the master can select access to the internal on-chip single-access RAM by lowering the BR input. The device will respond with an IAQ to acknowledge access to the on-chip memory. At this time, the processor

6.6 Memory Management

The TMS320C5x devices have a programmable memory map, which can vary for each application. Instructions are provided for integrating the device memory into the system memory map. The TMS320C50 device includes 2K words of boot ROM, 9K words of single-access RAM, and 1056 words of dualaccess RAM. The TMS320C51 device includes an 8K program ROM, 1K words of single-access RAM, and 1056 words of dualaccess RAM. Examples of moving and configuring memory are provided in this section.

6.6.1 Block Moves

The TMS320C5x devices address a large amount of memory but are limited in the amount of on-chip memory. Several instructions are available for moving blocks of data from off-chip slower memories to on-chip memory for faster program execution. In addition, data can be transferred from on-chip to off-chip for storage or multiprocessor applications.

The BLDD instruction facilitates the transfer of data from external or internal data memory to internal or external data memory. Example 6-1 illustrates the use of the BLDD command to move data (for example, a table of coefficients) from external memory to internal data RAM.

Example 6-1. Moving External Data to Internal Data Memory With BLDD

```
* This routine uses the BLDD instruction to move external data memory to
* internal data memory.
MOVED
       T.MMR
               BMAR, #2800h; BMAR contains source address in data memory.
               AR7, #300h ;AR7 contains destination address in data memory.
       LAR
                           ;LARP = AR7.
       MAR
               *, AR7
       RPT
               #511
                           ; Move 512 values to data memory block B1.
       BLDD
               BMAR, *+
       RET
```

For systems with external data memory but no external program memory, the BLDP instruction can be used to move additional blocks of code into internal program memory. Example 6–2 illustrates the use of the BLDP instruction.

Example 6–5. Moving Data Memory to Program Memory With TBLW

*						
* This routine uses the TBLW instruction to move data memory to						
* program memory. The calling routine must contain the destination program						
* memor	cy add:	ress in the a	ccumulator.			
*						
TABLEW	MAR	*,AR4	;LARP = AR4.			
	LAR	AR4,#300h	;AR4 contains source address in data memory.			
	RPT	#511	;Move 512 items from data memory to program			
	TBLW	*+	;memory.			
	RET		;Accumulator contains address of program RAM.			

The IN and OUT instructions move data from data memory to an external port. The use of these instructions is illustrated in the following examples.

Example 6-6. Moving Data From I/O Space to Data Memory With IN

```
*
 This routine uses the IN instruction to move data from I/O space into
*
 data memory.
                          ;LARP = AR2.
INPUT
       MAR
             *, AR2
             AR2,#300h
       LAR
                          ;AR2 = 300h.
                           ; Input value to data memory at 300h
       IN
             *+,1
                           ;from port 1.
       RET
```

Example 6–7. Moving Data From Data Memory to I/O Space With OUT

```
*
* This routine uses the OUT instruction to move data from data space to
* I/O space.
*
OUTP MAR *,AR1 ;LARP = AR1
LAR AR1,#200h ;AR1 = 200h
;Output value to port 1.
OUT *+,1
RET
```

6.6.2 On-Chip Boot ROM (TMS320C50)

The fifth generation of the Texas Instruments digital signal processors provides two different options regarding the chip count and the system flexibility. One member of the family, TMS320C51, has 8K words of mask-programmable onchip ROM that allows the customer to use a code-customized processor for specific applications while taking advantage of the following:

- Greater memory expansion
- Lower system cost
- Less hardware and wiring
- Smaller PCB

User routines may be submitted customers to Texas Instruments to be masked to the on-chip ROM of TMS320C51.

low-order one. Data is read from the lower eight data lines, ignoring the upper byte on the data bus. The destination address and the length of the code are specified by the first two 16-bit words read from the source. The length is defined as:

length = number of 16-bit words to be transferred -1

The code is transferred from the global data memory to the program memory. Note that there is at least a four-instruction cycle delay between a read from EPROM and write to destination address. This ensures that if the destination is external memory, there is enough time to turn off the source memory (EPROM) before the write operation is done.

Software Applications

7.1 Processor Initialization

Prior to the execution of a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place anytime the processor is reset.

The processor is reset by applying a low level to $\overline{\text{RS}}$ input for at least five machine cycles; IPTR bits of PMST register are all set to zero, thus mapping the vectors to page zero in program memory space. This means that the reset vector always resides at program memory location 0. This location normally contains a branch instruction in order to direct program execution to the system initialization routine. A hardware reset clears all pending interrupt flags and sets the INTM (global enable interrupts) bit to 1, thereby disabling all interrupts. It also initializes various status bits and peripheral registers. Refer to subsection 3.8.1 of this book for details.

To configure the processor after the reset, the following internal functions should be initialized.

- Memory-mapped core processor and peripheral control registers
- □ Interrupt structure (INTM)
- Mode control (OVM, SXM, PM, AVIS, NDX, TRM)
- Memory control (RAM, OVLY, CNF)
- Auxiliary registers and the auxiliary register pointer (ARP)
- Data memory page pointer (DP)

The OVM (overflow mode), TC (test/control flag), IMR (interrupt mask register), auxiliary register pointer (ARP), auxiliary register pointer buffer (ARB), and data memory page pointer (DP) are not initialized by reset.

Example 7–1 shows coding for initializing the TMS320C5x to the following machine state, and for the initialization performed during hardware reset:

Internal single-access RAM configured as program memory

- Interrupt vector table loaded in internal program memory
- Interrupt vector table pointer (IPTR)
- Internal dual-access RAM blocks filled with zero
- Interrupts enabled

7.2 Interrupts

The TMS320C5x devices have four external maskable user interrupts (INT1–INT4) and one nonmaskable interrupt (NMI) available for external devices. Internal interrupts are generated by the serial ports, the timer, and by the software interrupt instructions (INTR, TRAP, and NMI). The interrupt structure is described in subsection 5.1.2, *Interrupts*.

The TMS320C5x devices are capable of generating software interrupts using INTR instruction. This allows any of the 32 interrupt service routines to be executed from the user's software. The first 20 ISRs are reserved for external interrupts, peripheral interrupts, and future implementations. The other 12 locations in the interrupt vector table are user-definable. The INTR instruction can invoke any of the 32 interrupts available on the TMS320C5x devices.

The context saving and restoring function is done in hardware when an interrupt trap is executed. An 8-deep hardware stack is available for saving return addresses of the subroutines and the interrupt service routines. Also, there is a one-deep stack (or shadow registers) on the following registers:

ACC	accumulator
ACCB	accumulator buffer
PREG	product register
ST0	status register 0
ST1	status register 1
PMST	processor mode status register
TREG0	temporary register for multiplier
TREG1	temporary register for shift count
TREG2	temporary register for bit test
INDX	indirect address index register
ARCR	auxiliary register compare register

When the interrupt trap is taken, all these registers are pushed onto the onedeep stack. These shadow registers are popped when the return-from-interrupt (RETI or RETE) is executed. Detailed discussion of interrupts are given in Section 3.8, *Interrupts*.

The following example illustrates the use of INTR instruction. The foreground program sets up auxiliary registers and invokes user-defined interrupt number 20. Since the context is saved automatically, the interrupt service routine is free to use any of the saved registers without destroying the calling program's variables. The routine shown here uses the CRGT instruction to find the maximum value of 16 executions of the equation $Y=aX^2+bX+c$. The X values are pointed at by AR1. AR2 and AR3 point to the coefficients and Y results, respectively. In order to return the result to the calling routine, all the registers are restored by executing an RETI instruction. The computed value is placed in the accumulator, and a standard return is executed because the stack is already popped.

Software Applications

7.3 Software Stack

The TMS320C5x has an internal 8-deep hardware stack that is used to save and restore return addresses for subroutines and interrupts. See subsection 3.6.1 for further details. Provisions have been made on the TMS320C5x to extend the hardware stack into the data memory.

The PUSH and POP instructions can access the hardware stack via the accumulator. Two additional instructions, PSHD and POPD, are included in the instruction set so that the stack may be directly stored to and recovered from the data memory.

A software stack can be implemented by using POPD instruction at the beginning of each subroutine in order to save the PC in data memory. Then, before returning, a PSHD is used to put the proper value back onto the top of the stack.

When the stack has seven values stored on it, and two or more values are to be put on the stack before any other values are popped off, a subroutine that expands the stack is needed, such as the one shown in Example 7–3. In this example, the main program stores the stack, starting location in memory in AR2 and indicates to the subroutine whether to push the data from memory onto the stack or pop data from the stack to memory. If a zero is loaded into the accumulator before calling the subroutine, the subroutine pushes data from memory to the stack. If the accumulator contains a nonzero value, the subroutine pops data from the stack to memory.

Since the CALL instruction uses the stack to save the program counter, the subroutine pops this value into the accumulator and utilizes the BACC instruction to return to the main program. This prevents the program counter from being stored into a memory location. The subroutine in Example 7–3 uses the BCNDD (delayed conditional branch) instruction to determine whether a save or restore operation is to be performed.

Example 7–3. Software Stack Operation

; This routine expands the stack while letting the main program determine where to store the stack ; ; contents, or from where to restore them. ; Entry Conditions: ; ACC = 0 (restore stack); 1 (save stack) ; AR2 -> Top of software stack in data memory STACK: BCNDD POP, NEO ;Delayed branch if POPD required MAR *, AR2 ;Use AR2 as stack pointer POP ;Get return address RPT #6 ;repeat 7 times PSHD *+ ;Put memory in stack BACC ;Return to main program POP: MAR *--;Align AR2 RPT #6 ;Repeat 7 times POPD *---;Put stack in memory MAR *+ ;Realign stack pointer BACC ;Return to main program

Software Applications

APL SFR	. *-	;Keep the LSB only ;Shift right to throw away unpacked bit
RET		;Return back

Example 7–5. Using PLU to Do Packing

LOOP

.title 'Routine to pack input bits in a single word'

*	PCK	D 			
* *	Bn		B0		
* *	UNP	CKD			
*	10		0 Bn		
*	10	(Bn-1		
*		•••			
*	10		0 80		
*;;;	;;;;	;;;;;;; .mmreg	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,,,	
ио_1	BITS	.data .set	16	;Number of bits to be packed	
PCKI UNP(D CKD	.set .set	60h 61h	;Packed word ;Array of unpacked bits	
		.text			
PACI	К	LAR MAR LDP	AR0,#UNP(*,AR0 #0	CKD;AR0 points to start of UNPACKED ar ;ARP <- AR0 ;DP=0	ray
		SPLK LACC	#NO_BITS· *+	-2,BRCR ;Loop NO_BITS-1 times ;Get the MSB	
		RPTB	LOOP-1	Begin looping	
		ADD NOP	*+	Put next bit	
T001	F	SACL RET	PCKD	;Store the result ;Return back	

7.4.2 Multiconditional Branch Instruction

The TMS320C5x allows multiple conditions to be tested before passing control to another section of program. Any of the following 13 conditions may be tested individually or in combination with others by CC, RETC, XC, and BCND instructions:

ACC=0	EQ
ACC≠0	NEQ
ACC<0	LT
ACC≤0	LEQ
ACC>0	GT
ACC≥0	GEQ

Example 7-7. Using CRGT and CRLT

; This routine searches through a block of data in the data memory to store the maximum value and the address of that value in memory ; locations MAXVAL and MAXADR, respectively. The data block could be ; of any size defined by the Block Repeat Counter Register (BRCR). ; KEY C5X instructions: ; ; RPTB repeat a block of code as defined by repeat counter BRCR compare ACC to ACCB. Store larger value in both ACC, ACCB. ; CRGT Set CARRY bit if a value larger than the previously larger one is found ; XC execute conditionally (1 or 2 words) if flag (Carry) is set. MAXADR .set 60h MAXVAL .set 61h .mmregs .text LDP #0 ; point to data page 0 L'AR AR0, #0300h ; AR= data memory addr SETC SXM ; set sign extension mode #08000h ; load minimum value LACC ;;;; Use #07FFFh (largest possible) to check for minimum value SACB ; into ACCB ; rpt cont = 9 for 10 data values SPLK #9, BRCR RPTB endb -1 ; repeat block from here to endb-1 startb LACC ; load data from <(AR0)> into ACC CRGT ; set carry if ACC > previous largest Use CRLT to find minimum value ; SACL MAXVAL ; save new largest which is in ACC & ACCB xc #1,C ; save addr if current value > previous largest SAR ARO, MAXADR ; MAR *+ endb RET ; At the end of routine, following registers contain: ; ACC = 32050; ACCB = 32050; (MAXVAL) = 32050 : (MAXADR) = 0307h2 .data ; data is expected to be in data ram 5000 .word ; start address = 0300h .word 10000 320 .word .word 3200 .word -5600 .word -2105 .word 2100 .word 32050 .word 1000 .word -1 .end

7.4.4 Matrix Multiplication Using Nested Loops

The TMS320C5x provides three different types of instructions to implement code loops. The RPT (single-instruction repeat) instruction allows the following instruction to be executed N times. The RPTB (repeat block) instruction repeatedly executes a block of instructions with the loop count determined by the BRCR count register. The BANZ (branch if AR not zero) instruction is another

Software Applications

7.5 Circular Buffers

Circular addressing is an important feature of the TMS320C5x instruction set. Algorithms like convolution, correlation, and FIR filters can make use of circular buffers in memory. The TMS320C5x supports two concurrent buffers operating via the auxiliary registers. These five memory-mapped registers control the circular buffer operation: CBSR1, CBSR2, CBER1, CBER2, CBCR. See subsection 4.1.6 of this book for details.

The start and end addresses must be loaded in the corresponding buffer registers before the circular buffer is enabled. Also, the auxiliary register that acts as a pointer to the buffer must be initialized with the proper value.

Example 7–9 illustrates the use of a circular buffer to generate a digital sine wave. A 256-word sine-wave table is loaded in the B1 block of dual-access internal data memory from external program memory. Accessing the internal dual-access memory requires only one machine cycle. The block move address register (BMAR) is loaded with the ROM address of the table. The block-move instruction moves 256 samples of sine wave to internal data memory, which is then set up as a circular buffer.

The start and end addresses of this circular buffer are loaded into the corresponding registers. The auxiliary register AR7 is also initialized to the beginning of the sine-wave table. Note the use of SAMM instruction to update AR7. This is possible because all auxiliary registers are memory-mapped at page 0. Finally, the circular buffer #1 is enabled, and AR7 is mapped to that buffer. The other circular buffer is disabled.

Whenever the next sample is to be pulled off from the table, postincrement indirect addressing may be used with AR7 as the pointer. This ensures that the pointer will wrap around to the beginning of the table if the previous sample was the last one on the table. The following code does modulo-256 addressing:

START	.set	04000h	;	start address of the buffer
	LDP LACL SAMM	#0 #0FFh DBMR	;	max value = 255
	•			
•	MAR APL OPL	*0+ AR7 #START,AR7	;;;;	increment AR7 by some amount extract lower 4 bits add the start address
	•			

Example 7–10. Memory-to-Memory Block Moves Using RPT

```
.mmregs
 .text
; This routine uses the BLDD instruction to move external
; data memory to internal data memory.
MOVEDD:
 SPLK #4000h, BMAR ; BMAR -> source in data memory.
 LAR AR7,#100h
             ; AR7 -> destination in data memory
              ; LARP = AR7.
     *, AR7
 MAR
     #1023
 RPT
              ; Move 1024 value to blocks B0 and B1
 BLDD BMAR, *+
 RET
; This routine uses the BLDP instruction to move external
; data memory to internal program memory. This
; instruction could be used to boot load a program to
; the 8K on chip program memory from external data memory.
MOVEDP:
 SPLK #800H, BMAR ; BMAR -> destination in program memory
 LAR AR7, #0E000h ; AR7 -> source in data memory.
 RPT
     #8191
           ; Move 8k to program memory space.
 BLDP *+
 RET
; This routine uses the BLPD instruction to move external
; program memory to internal data memory. This routine
; is useful for loading a coefficient table stored in
; external program memory to data memory when no external
; data memory is available.
MOVEPD:
 LAR AR7,#100h
RPT #127
              ; AR7 -> destination in data memory.
              ; Move 128 values from external program
 BLPD #3800h, *+
              ; to internal data memory BO.
 RET
; This routine uses the TBLR instruction to move program
; memory to data memory space. This differs from the BLPD
; instruction in that the accumulator contains the address
; in program memory from which to transfer. This allows
; for a calculated, rather than pre-determined, location in
; program memory to be specified.
TABLER:
 MAR *, AR3
              ; AR3 -> destination in data memory.
 LAR AR3,#300h
 RPT
     #127
              ; Move 128 items to data memory block B1
 TBLR *+
 RET
; This routine uses the TBLW instruction to move data
; memory to program memory. The calling routine must
; contain the destination program memory address in the
: accumulator.
TABLEW:
 MAR *, AR4
              ; ARP = AR4.
 LAR AR4,#380h
              ; AR4 -> source address in data memory.
```

7.7 Subroutines

Example 7–11 illustrates the use of a subroutine to determine the square root of a 16-bit number. The main routine executes to the point where the square root of a number should be taken. At this point, a delayed call (CALLD) is made to the subroutine, transferring control to that section of the program memory for execution and then returning to the calling routine via the delayed return (RETD) instruction when execution has completed.

This example shows several features of TMS320C5x instruction set. In particular, note the use of delayed-call (CALLD), delayed-return (RETD), and conditional-execute (XC) instructions. Due to the four-level-deep pipeline on TMS320C5x devices, normal branch instructions require 4 cycles to execute. Using delayed branches, only two cycles are required for execution. The XC instruction is useful where only one or two instructions are to be executed conditionally. In this example, notice how XC is used to avoid extra cycles due to branch instruction. Use of the XC instruction also helps in keeping the execution time of a routine constant, regardless of input conditions. This is because XC executes NOPs in place of instructions if conditions are not met.

Example 7-11.	Square Root Computation	Using XC
---------------	-------------------------	----------

; Aut	tocorrelation					
;;;;;; ; Thi ; cal ; amp ;;;;;;	<pre>;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</pre>	rforms a con Root subrout e wave form	rrelation of two vectors and then tine that will determine the RMS			
AUTOC						
	•					
	CALLD MAR LACC	SQRT *,AR0 *	;Call square root subroutine after ; executing next two instructions ;Get the value to be passed to SQRT ; subroutine			
;;;;;; ; Squ ; ; Thi ; in ;;;;;;	<pre>;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</pre>	putation mputes the s lf of accumu ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	square root of a number that is located ulator. The number is in Q15 format.			
BRCR STO ST1 NUMBER TEMPR GUESS	.set .set .set .set .set .set	09h 60h 61h 62h 63h 64h	;DP=0 ;Internal RAM block B2			
.te SQRT	xt SST SST LDP SETC SPM	#0,ST0 #1,ST1 #0 SXM 1	;Save context ;Set SXM=1 ;Set PM mode for fractional arithmetic			

Software Applications
7.8 Extended-Precision Arithmetic

Numerical analysis, floating-point computations, or other operations may require arithmetic to be executed with more than 32 bits of precision. Since the TMS320C5x devices are 16/32-bit fixed-point processors, software is required for the extended precision of arithmetic operations. Subroutines that perform the extended-arithmetic functions for TMS320C5x are provided in the examples of this section. The technique consists of performing the arithmetic by parts, similar to the way in which longhand arithmetic is done.

The TMS320C5x has several features that help make extended-precision calculations more efficient. One of the features is the carry bit. This bit is affected by all arithmetic operations of the accumulator, including addition and subtraction with the accumulator buffer. This allows 32-bit-long arithmetic operations using the accumulator buffer as the second operand.

The carry bit is also affected by the rotate and shift accumulator instructions. It may also be explicitly modified by the load status register ST1 and the set/reset control bit instructions. For proper operation, the overflow mode bit should be reset (OVM = 0) so that the accumulator results will not be loaded with the saturation value.

7.8.1 Addition and Subtraction

The carry bit is set whenever the addition of a value from the input scaling shifter, the P register, or the accumulator buffer to the accumulator contents generates a carry out of bit 31. Otherwise, the carry bit is reset because the carry out of bit 31 is a zero. One exception to this case is the addition to the accumulator with a shift of 16 instruction (ADD mem,16), which can only set the carry bit. This allows the ALU to generate a proper single carry when the addition either to the lower or the upper half of the accumulator actually causes the carry. The following examples help to demonstrate the significance of the carry bit of the TMS320C5x for additions: In a similar way to addition, the carry bit on the TMS320C5x is reset whenever the input scaling shifter, the P register, or the accumulator buffer value subtracted from the accumulator contents generates a borrow into bit 31. Otherwise, the carry bit is set because no borrow into bit 31 is required. One exception to this case is the SUB mem,16 instruction, which can only reset the carry bit. This allows the generation of the proper single carry when the subtraction from either the lower or the upper half of the accumulator actually causes the borrow. The examples in Figure 7–2 demonstrate the significance of the carry bit for subtraction.

Figure 7–2. 32-Bit Subtraction

С	MSB LSB	С	MSB LSB
Х	0 0 0 0 0 0 0 ACC	Х	0 0 0 0 0 0 0 ACC
	1		<u>-FFFFFFF</u>
0	FFFFFFFF	0	0 0 0 0 0 0 0 1
~	NCD LCD	~	MCD I CD
C.		U.S.	
X	/ F F F F F F F ACC	X	
	_ 		<u></u>
1	7 F F F F F F E	С	8000000
С	MSB LSB	С	MSB LSB
x		x	
**	- 1	~	
1		0	8000001
-	,	Ŭ,	000001
~		~	
C	MSB LSB	C	MSB LSB
0	0 0 0 0 0 0 0 0 ACC	0	FFFFFFFACC
	~0 (SUBB)		<u>0 (SUBB)</u>
0	FFFFFFF	1	FFFFFFE
С	MSB LSB	С	MSB LSB
0	8 0 0 0 F F F F ACC	0	8 0 0 0 F F F F ACC
	-0 0 0 1 0 0 0 0 (SUB mem, 16)		-FFFF0000 (SUB mem, 16)
0	7 F F F F F F F	0	8 0 0 1 F F F F

Example 7-13 implements the subtraction of two 64-bit numbers on the TMS320C5x. A borrow is generated within the accumulator for each of the 16-bit parts of the subtraction operation.

Example 7–13. 64-Bit Subtraction

; Two 64-bit numbers are subtracted, producing a 64-bit ; result. The number Y (Y3,Y2,Y1,Y0) is subtracted from ; X (X3,X2,X1,X0) resulting in W (W3,W2,W1,W0). ; If the result is required in 64-bit ACC/ACCB pair, ; replace the instructions as indicated in the comments ; below. ; ; X3 X2 X1 X0 ; - Y3 Y2 Y1 Y0

Figure 7–3. 16-Bit Integer Multiplication



Steps Required:

- 1) Multiply two operands X and Y as if they are signed integers,
- 2) If MSB of the unsigned integer Y is 1, add X to the upper half of the 32-bit signed product.

The correction factor must be added to the signed multiplication result because the bit weight of the MSB of any 16-bit unsigned integer is 2¹⁵.

Consider following representation of a signed integer X and an unsigned integer Y:

$$X = -2^{15}x_{15} + 2^{14}x_{14} + 2^{13}x_{13} + \dots + 2^{1}x_1 + 2^{0}x_0$$
$$Y = 2^{15}y_{15} + 2^{14}y_{14} + 2^{13}y_{13} + \dots + 2^{1}y_1 + 2^{0}y_0$$

Multiplication of X and Y would yield:

$$X \times Y = X \times (2^{15}y_{15} + 2^{14}y_{14} + 2^{13}y_{13} + \dots + 2^{1}y_1 + 2^{0}y_0)$$

= $2^{15}y_{15}X + 2^{14}y_{14}X + 2^{13}y_{13}X + \dots + 2^{1}y_1X + 2^{0}y_0X$ (1)

However, if X and Y are considered signed integers, their multiplication would yield:

$$X \times Y = X \times (-2^{15}y_{15} + 2^{14}y_{14} + 2^{13}y_{13} + \dots + 2^{1}y_{1} + 2^{0}y_{0})$$

The following example implements this algorithm. The product is a 64-bit integer number. Note in particular, the use of BSAR and XC instructions.

Example 7–14. 32-Bit Integer Multiplication

.title "32-bit Optimized Integer Multiplication" MPY32 .def ; This routine multiplies two 32-bit signed integers resulting in a 64-bit product. The operands are fetched from ; data memory and the result is written back to data memory. ; Data Storage: ; X1,X0 32-bit operand ; Y1,Y0 32-bit operand W3, W2, W1, WO 64-bit product ; Entry Conditions: ; DP = 6, SXM = 1; OVM = 0; ;DP=6 .set 300h X1 .set ;DP=6 X0 301h Y1 .set 302h ;DP=6 Y0 303h .set ;DP=6 .set 304h ;DP=6 WЗ W2 .set 305h ;DP=6 W1 .set 306h ;DP=6 WO .set 307h ;DP=6 .text MPY32: X0,0 ;TC = X0 bit#15 BIT ;T = X0 LT X0 ;P = X0Y0MPYU YO ;Save WO SPL WO SPH W1 ;Save partial W1 MPY $;P = X\bar{0}Y1$ Y1 LTP X1 ; Acc = XOY1, T = X1MPY YO ;P = X1Y0MPYA Y1 ;Acc = X0Y1+X1Y0, P=X1Y1 ADDS ;Acc = $X0Y1 + X1Y0 + X0Y02^{-16}$ W1 SACL W1 ;Save final W1 BSAR ;Shift Acc right by 16 16 1, TC XC ; If MSB of X0 is 1 ADD ¥1 ;Add Y1 ;TC = Y0 bit#15 BIT Y0,0 $;ACC = X1Y1 + (X0Y1+X1Y0)2^{-16}$ APAC 1, TC ; IF MSB of YO is 1 XC ADD X1 ;Add X1 SACL W2 ;Save W2 SACH WЗ ;Save W3

Integer and fractional division can be implemented with the SUBC instruction as shown in Example 7–16 and Example 7–17, respectively. When implementing a divide algorithm, it is important to know if the quotient can be represented as a fraction and the degree of accuracy to which the quotient is to be computed. For integer division, the absolute value of the numerator must be greater than the absolute value of the denominator. For fractional division, the absolute value of the numerator must be less than the absolute value of the denominator.

Long Division:

	00000000000110	Quotient
000000000000101)000000000010001	
	-101	
	110	
	<u>-101</u>	
	11	Remainder

SUBC Method:

32 HIGH ACC	LOW ACC 0		Comment
 0000000000000000 10 10	0000000000100001 100000000000000000000	(1)	Dividend is loaded into ACC. The di- visor is left-shifted 15 and subtracted from ACC. The subtraction is nega- tive, so discard the result and shift left the ACC one bit.
 00000000000000000000000000000000000	 0000000001000001 1000000000000000000	(2)	2nd subtract produces negative an- swer, so discard result and shift ACC (dividend) left.
	•		•
	•		•
1 1	-		-
00000000000000000000000000000000000000	001000000000000000000000000000000000000	(14)	14th SUBC command. The result is positive. Shift result left and replace LSB with 1.
000000000000011 -10 0000000000000000000	010000000000000000000000000000000000000	(15)	Result is again positive. Shift result left and replace LSB with 1.
000000000000000000000000000000000000000	100000000000000011 1000000000000000000	(16)	Last subtract. Negative answer, so discard result and shift ACC left.
0000000000000011	000000000000110		Answer reached after 16 SUBC in- structions.

Example 7–17. Fractional Division Using SUBC

* This rout * This divi * greater t * calling r * The 16-bi * is zeroec *;;;;;;;;;;	tine imp sion ro han the outine t divid . The	lements frac utine, the a absolute va must check t end is place divisor is i	in	ional division with the SUBC instruction. For solute value of the denominator must be be of the numerator. In addition, the verify that the divisor does not equal 0. in the high accumulator, and the low accumulator data memory.
DENOM NUMERA QUOT REM TEMSGN *	.set .set .set .set .set	60h 61h 62h 63h 64h		
FRACDIV	LDP LT	#0 NUMERA	;	Determine sign of quotient.
	MPY SPH LACL ABS SACL LACC ABS	DENOM TEMSGN DENOM DENOM NUMERA,16	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Make denominator and numerator positive. Load high accumulator, zero low accumulator.
* * If diviso *	or and d	ividend are	a	ligned, division can start here.
÷	RPT SUBC	#15 DENOM	;;;	16-cycle division. Low accumulator contains the quotient and high accumulator contains the remainder at the end of the loop.
*	BIT RETCD SACL SACH	TEMSGN, 0 NTC QUOT REM	;;;;	Test sign of quotient. ; Return if sign positive, else continue. Store quotient and remainder during delayed return.
	LACL RETD SUB SACL	#0 QUOT QUOT	; ;	If sign negative, negate quotient . and return

* * SAMM save the accumulator contents in a memory-mapped * register * LACB accumulator is loaded with contents of accumulator * buffer * SACB contents of accumulator are copied in accumulator buffer * SATL accumulator is barrel-shifted right by the value * specified in the 4 LSBs of TREG1 * SATH accumulator is barrel-shifted right by 16 bits * if bit 4 of TREG1 is a one. * SPLK store immediate long constant in data memory * CPL compare long immediate value (or DBMR) with data memorv ٠ TC=1 if two values are same TC=0 otherwise * 0dh TREG1 .set ASIGN .set 60h ;Sign, exponent, high and low part of mantissa AEXP .set 61h ; of input number A AHI 62h .set .set 63h ALO BSIGN .set 64h ;Sign, exponent, high and low part of mantissa BEXP .set 65h ; of input number B 66h BHT .set BLO 67h .set CSIGN 68h ;Sign, exponent, high and low part of mantissa .set 69h CEXP .set ; of the resulting floating point number C CHI .set 6Ah CLO 6Bh .set DIFFEXP .set 6Ch .text FL ADD LDP #0 ;Initialization SETC SXM ;Set sign extension mode *, ARO ;ARP <- ARO MAR LAR AR0,#0 ;ARO is used by NORM instruction CMPEXP LACL BLO ;Load low Acc with BLO ;Add BHI to high Acc ADD BHI,16 SACB ;AccB = BHIBLO LACC AEXP SUB BEXP ;Acc = AEXP=BEXP ;Save the difference SACL DIFFEXP AEQB, EQ BCND ; If |A| == |B| BCND ALTB, LT ; If |A| < |B|LACC AGTB DIFFEXP ; If |A| > |B|SAMM TREG1 ;Load TREG1 with # of right shifts reqd. SUB #32 BCND AGRT32, GEQ ; If difference > 32 LACB ;Acc = BHIBLO SATL SATH ;Right justify BHIBLO Store the result back in AccB SACB AEQB LACC ASIGN ;Copy sign and exponent values of SACL CSIGN ;A in C (i.e. the result) LACC AEXP CEXP SACL CHKSGN LACC ASIGN ;Acc=ASIGN-BSIGN SUB BSIGN CLRC тс ;Clear TC flag XC 1,LT ; If A<0 and B>0 SETC TC ;Set TC flag BCNDD ADNOW, EQ ; If both A and B have same sign

	ADD SATL	AHI,16	;Acc=AHIALO
	SATH BD SACL SACH	CHKSGN ALO AHI	;Right-justify ALOAHI ;Jump back after next two instructions ;Save normalized value ;in ALO and AHI
BGRT32	LACC SACL RETD LACC SACL	BHI CHI BLO CLO	;If exponent of B > 32 ;then C <- B. ;Return after ;saving CHI and CLO
AGRT32	LACC SACL LACC SACL LACC SACL RETD LACC SACL	AHI CHI ALO CLO ASIGN CSIGN AEXP CFYP	<pre>;If exponent of A > 32 ;then C <- A. ;Copy ALO to CLO ;Copy ASIGN to CSIGN ;Return after ;copying AEXP to CEXP</pre>

Example 7–19. Floating-Point Multiplication Using BSAR

.title 'Floating Point Multiplication Routine'

* THIS SUBROUTINE MULTIPLIES TWO FLOATING-POINT NUMBERS PRODUCING * A NORMALIZED FLOATING-POINT PRODUCT. THE FORMAT OF FLOATING-* POINT NUMBERS IS SPECIFIED BELOW. * * INPUT / OUTPUT FORMAT * ____ * _____ * | ALL O OR 1 | SIGN WORD * ______ * * ______ * | 16 BITS | EXPONENT * _____ * * |0| 15 BITS | HIGH PART OF MANTISSA * * * * _____ * | 16 BITS | LOW PART OF MANTISSA * ______ * * NOTE THAT EVEN IF THE PRODUCT IS ZERO, SIGN OF THE PRODUCT MAY * EITHER BE POSITIVE OR NEGATIVE DEPENDING ON THE INPUTS. * * Key C5x Instructions: * BSĀR 1-16 bit right barrel arithmetic shift in one cycle CLRC reset control bit * SETC set control bit * BD branch after executing next two one-word instructions * or one two-word instruction ;Sign, exponent, high and low parts of mantissa ASIGN .set 60h AEXP 61h ; of input number A .set AHI .set 62h ALO .set 63h BSIGN .set 64h ;Sign, exponent, high and low parts of mantissa BEXP .set 65h ; of input number B BHI 66h .set BLO .set 67h

7.10 Application-Oriented Operations

7.10.1 Modem Application

Digital signal processors are especially appropriate for modem applications. The TMS320C5x devices with their enhanced instruction set and reduced instruction cycle time are particularly effective in implementing encoding and decoding algorithms. Features like circular addressing, repeat block, and single-cycle barrel shift reduce the execution time of such routines.

Example 7–20 implements a differential and convolutional encoder for a 9600bit/s V.32 modem. This encoder uses trellis coding with 32 carrier states. The data stream to be transmitted is divided into groups of four consecutive data bits. The first two bits in time Q1_n and Q2_n in each group are differentially encoded into Y1_n and Y2_n according to the following equations:

 $Y1_n = Q1_n \oplus Y1_{n-1}$ $Y2_n = (Q1_n \bullet Y1_{n-1}) \oplus Y2_{n-1} \oplus Q2_n$

This is done by a subroutine called DIFF. The two differentially encoded bits Y1n and Y2n are used as inputs to a convolutional encoder subroutine EN-CODE, which generates a redundant bit Y0n. These five bits are packed into a single word by the PACK subroutine.

Example 7–20. V.32 Encoder Using Accumulator Buffer

.title 'Convolutional Encoding for a V.32 Modem' .mmregs STATMEM 60h ;(60h - 62h) Delay States S1,S2,S3 .set ;(64h - 67h) Four input bits ;(68h - 69h) Past values of Y1 and Y2 INPUT 64h .set YPAST 68h .set OUTPUT 63h ;YO, the redundant bit .set LOCATE 6ah ;Temporary storage for current input word .set PCKD_IP .set 1000h ;Input buffer (4 bits packed per word) ;Output buffer (5 bits packed per word) PCKD OP 2000h .set COUNT .set 50 ;# of input data words .text AR1, #PCKD_IP INIT LAR AR2, #PCKD OP LAR AR3, #COUNT-1 ;COUNT contains # of input words LAR #0 LDP START MAR *, AR1 *+,0,AR0 LACC SACL LOCATE ;Temporary storage for current input word ARO, #INPUT+3 LAR LACL #3 ;Loop 4 times BRCR SAMM LACL #1 SAMM DBMR ;Load DBMR with the mask for LSB LACC LOCATE UNPACK ;Acc = packed input bits RPTB LOOP1-1 ;for I=0, I<=3, I++

7.10.2 Adaptive Filtering

There are many practical applications of adaptive FIR/IIR filtering; one example is in the adapting or updating of coefficients. This can become computationally expensive and time-consuming. The MPYA, ZALR, and RPTB instructions on TMS320C5x can reduce execution time.

A means of adapting the coefficients on the TMS320C5x is the least-meansquare algorithm given by the following equation:

$$b_k (i + 1) = b_k (i) + 2Be(i)x(i - k)$$

where e (i) = x (i) - y (i) and $y(i) = \sum_{k=0}^{N-1} b_k x(i-k)$

Quantization errors in the updated coefficients can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor $2^*B^*e(i)$ is a constant. This factor can then be computed once and stored in the T register for each of the updates.

MPYA and ZALR instructions help in reducing the number of instructions in the main adaptation loop. Furthermore, the RPTB (repeat block) instruction allows the block of instructions to be repeated without any penalty for looping.

Example 7–21 shows a routine that implements a 128-tap FIR filter and an LMS adaptation of its coefficients. The single-access internal RAM of TMS320C50/C51 can be mapped in both the program and data spaces at the same time by setting OVLY and RAM control flags to 1. This feature can be used to advantage by locating the coefficients table in single-access internal RAM so that it can be accessed by MACD and MPY instructions without modi-fying RAM configuration. Note that the MACD instruction requires one of its operands to be in program space.

If the address of the coefficient table is to be determined in runtime, load the BMAR (block move address register) with the address computed dynamically and replace the instruction

```
MACD COEFFP,*-
by
MADD *-
```

7.10.3 IIR Filters

Infinite impulse response (IIR) filters are widely used in digital signal processing applications. The transfer function of an IIR filter is given by:

$$H(z) = \frac{b_0 + b_1 z^{-1} + ... + b_M z^{-M}}{1 + a_1 z^{-1} + ... + a_N z^{-N}} = \frac{Y(z)}{X(z)}$$

An Nth order direct-form II IIR filter can be represented by the following block diagram:

Figure 7–5. Nth Order Direct-Form Type II IIR Filter



In the time domain, an Nth order IIR filter is represented by the following two difference equations:

at time interval n:

x(n) is the current input sample

y(n) is the output of the IIR filter

 $d(n) = x(n) - d(n-1)a_1 - ... - d(n-N+1)a_{N-1}$

 $y(n) = d(n)b_0 + d(n-1)b_1 + \dots + d(n-N+1)b_{N-1}$

The above two equations can easily be implemented on the TMS320C5x by using multiply-accumulate instructions (MAC, MACD, MADS, MADD). Note

Example 7–23. Using LTD and MPYA

.title "N Cascaded BiQuad IIR Filters" .mmregs ; This routine implements N cascaded blocks of biquad IIR ; canonic type II filters. Each biquad requires 3 data ; memory locations d(n),d(n-1),d(n-2), and 5 coefficients ; -a1,-a2,b0,b1,b2. ; For each block: d(n) = x(n)-d(n-1)a1-d(n-2)a2y(n) = d(n)b0+d(n-1)b1+d(n-2)b2; Coefficients Storage: (low to high data memory) -a2,-a1,b2,b1,b0, ...,-a2,-a1,b2,b1,b0 ; 1st biquad Nth biquad ; State Variables: (low to high data memory) ; $d(n), d(n-1), d(n-2), \ldots, d(n), d(n-1), d(n-2)$ Nth biquad 1st biquad Entry Conditions: : $AR1 \rightarrow d(n-2)$ of 1st biguad ; AR2 -> -a2 of 1st biquad AR3 -> input sample (Q15 number) : AR4 -> output sample (Q15 number) DP = 0, PM = 0, ARP = 3: BIQUAD: ;Setup variables; ; Clear P register ZPR LACC *,15,AR1 ; Get Q15 input SPLK #2, INDX ; Setup index register SPLK #N-1, BRCR ; Setup count ;Begin computation; RPTB ELOOP-1 ; repeat for N biquads LOOP: \mathbf{LT} *-, AR2 ; T = d(n-2)MPYA *+, AR1 ; Acc = x(n), P = -d(n-2)a2LTA *-, AR2 ; Acc += -d(n-2)a2, T = d(n-1); P = -d(n-1)a1*+ MPY *+,AR1 ; Acc += -d(n-1)a1, T = b2LTA SACH *0+,1 ; Save d(n) MPY *-; P = d(n-2)b2; Acc = 0LACL #0 LTD *-,AR2 ; T = d(n-1), d(n-2) = d(n-1)MPY *+,AR1 ; Acc += d(n-2)b2, P = d(n-1)b1; T = d(n), d(n-1) = d(n)LTD *-,AR2 MPY *+, AR1 ; Acc += d(n-1)b1, P = d(n)b0ELOOP: LTA *,AR4 ; Final accumulation SACH *,1 ; Save output in Q15 format

7.10.4 Dynamic Programming

Dynamic programming techniques are widely used in optimal search algorithms. Applications such as speech recognition, telecommunications, and robotics use dynamic programming algorithms. The TMS320C5x digital signal processors have an enhanced instruction set for efficient implementation of dynamic programming methods.

Most real-time search algorithms use the basic dynamic programming principle that the final optimal path from the start state to the goal state always pass through an optimal path from the start state to an intermediate state. This helps

Figure 7–6. Backtracking With Path History



Example 7–24. Backtracking Algorithm Using Circular Addressing

 $m_{11}m_{12}m_{1$; Backtracking Example ; This program back-tracks the optimal path expanded by ; a dynamic programming algorithm. The path history ; consists of four paths expanded N times. It is set up ; as a circular buffer of length N*4. ; Note that decrement type circular buffer is used. The start and end address of the circular buffer are ; ; initialized this way because of two reasons: ; 1- to avoid skipping the end-address of circ buffer ; 2- to ensure that wrap-around is complete before next ; iteration. AR0, #BUFFER ; get buffer address LAR ; get the selected path [0..3] LMMR INDX, PATH #N-1, BRCR SPLK ; trace back N time periods init. ARO as pointer to circular buffer#1; length=N*4 words SPLK #BUFFER+(N-1) *4,CBSR1 SPLK #BUFFER-3, CBER1 SPLK #08h,CBCR RPTB TLOOP-1 ; for i=0,i<N,i++ MAR *0+ ; offset by state# LACC *0-; get next pointer & reset to state#0 INDX SAMM ; save next state# ; decrement ARO to avoid skipping CBER1 ; now ARO is correctly positioned 1 time SBRK 3 SBRK 1 TLOOP: ; period back (circular addressing)



Figure 7–8. An In-Place DIT FFT With In-Order Inputs but Bit-Reversed Outputs

Table 7–1.	Bit-Reversal	Algorithm f	for an l	8-Point	Radix-2	DIT	FFT
------------	--------------	-------------	----------	---------	---------	-----	-----

Index	Bit Pattern	Bit-Reversed Pattern	Bit-Reversed Index
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

The bit-reversed addressing mode is part of the indirect addressing implemented with the auxiliary registers and the associated arithmetic unit. In this mode, a value (index) contained in INDX is either added to or subtracted from the auxiliary register being pointed to by the ARP. However, the carry bit is not propogated in the forward direction; instead, it is propagated in the reverse direction. The result is a scrambling in the address access.

The procedure for generating the bit-reversed address sequence is to load INDX with a value corresponding to one-half the length of the FFT and to load another auxiliary register—for example, AR1—with the base address of the data array. However, implementations of FFTs involve complex arithmetic; as a result, two data memory locations (one real and one imaginary) are associated with each data sample. For ease of addressing, the samples are stored in workspace memory in pairs with the real part in the even address locations and the imaginary part in the odd address locations. This means that the offset from the base address for any given sample is twice the sample index. If the incoming data is in the following form:

;

;;

;

Example 7–25. Macros for 16-Point DIT FFT

* FILE: c5cxrad2.mac --> macro file for radix 2 fft's based on 320c5x * COPYRIGHT TEXAS INSTRUMENTS INC. 1990 ***** ***** * * MACRO 'COMBO2X' FOR THE COMPLEX, RADIX-2 DIT FFT * * * ORGANIZATION OF THE INPUT DATA MEMORY: R1, I1, R2, I2, R3, I3, R4, I4 ****** * THE MACRO 'COMBO2x' PERFORMS FOLLOWING CALCULATIONS: * R1 := [(R1+R2)+(R3+R4)]/4INPUT OUTPUT := [(R1-R2)+(I3-I4)]/4* R2 * R3 := [(R1+R2) - (R3+R4)]/4AR0 = 7AR1 - > R5, I5 * R4 := [(R1-R2)-(I3-I4)]/4AR1 -> R1,I1 * := [(I1+I2)+(I3+I4)]/4AR2 -> R2,I2 AR2 - > R6, I611 * I2 ARP-> AR3 -> R3, I3 ARP - > AR3 - > R7, I7 * := [(I1-I2)-(R3-R4)]/4* I3 := [(I1+I2) - (I3+I4)]/4AR4 -> R4, I4 AR4 - > R8, I8* I4 := [(I1-I2)+(R3-R4)]/4* For a 16-point Radix 2 complex FFT the Macro 'COMBO2x' has to be * repeated N/4 times (e.g. 4 times for a 16 point FFT). ; REPEAT MACRO 'COMBO5x': N/4 times COMBO5x \$MACRO num #:num:-1,BRCR ; execute 'num' times 'COMBO5x' SPLK RPTB ARP AR1 AR2 AR3 AR4 AR5 comboend ; --- --- --- --- ---*,14,AR4 ; ACC := (R3)/4 *,14,AR5 ; ACC := (R3-R4)/4 *+,1,AR4 ; T1 = (R3-R4)/2 LACC 4 R2 R3 R4 Т1 R1 R1 SUB 5 R2 R3 R4 Т1 4 R1 SACH R2 13 R4 т2 *+,15,AR5 ; ACC := (R3+R4)/4 5 R1 R2 2 R1 R2 R3 т4 Τ2 SACH *,1,AR2; T2 = (R3+R4)/2 R3 14 т2 ; ADD *,14,AR1 ; ACC := (R2+R3+R4)/4 1 R1 R2 R3 14 т2 *+,0,AR5 ; R1 := (R1+R2+R3+R4)/4 *+,0,AR5 ; R1 := (R1+R2+R3+R4)/4 *,16,AR3 ; ACC := (R1+R2-(R3+R4))/4 *+,0,AR5 ; R3 := (R1+R2-(R3+R4))/4 1 R1 R2 5 I1 R2 3 I1 R2 ADD R3 14 т2 5 I1 3 I1 SACH R3 14 т2 SUB R2 R3 14 т2 5 I1 SACH R2 13 14 т2 ; *,15,AR2 ; ACC := (R1+R2)/4 *,15,AR3 ; ACC := (R1-R2)/4 *,14,AR4 ; ACC := ((R1-R2)+(I3))/4 ADD I1 R2 т2 2 13 14 SUB 3 11 R2 13 14 Т2 ADD 4 11 R2 13 14 т2 *,14,AR2 ; ACC := ((R1-R2)+(I3-I4))/4 2 SUB 11 R2 13 14 т2 *+,0,AR4 ; R2 := ((R1-R2)+(I3-I4))/4 4 *-,15,AR3 ; ACC := ((R1-R2)+I3+I4)/4 3 SACH I1 12 14 т2 13 ADD 11 12 13 R4 т2 *,15,AR4 ; ACC := ((R1-R2)-(I3-I4))/4 4 *+,0,AR1 ; R4 := ((R1-R2)-(I3-I4))/4 1 12 т2 SUB 11 13 R4 SACH 11 12 13 14 т2 ; *,14,AR2 ; ACC := (I1)/4 *,14,AR5 ; ACC := (I1-I2)/4 LACC 2 11 12 13 14 T2 SUB 5 11 12 13 Т4 Τ2 ; T2 := (I1-I2)/2 SACH *,1,AR2 2 I1 12 13 14 т2 11 12 13 т4 т2 т2 ADD 11 12 T3 14 12 13 т4 т2 ADD 11 14 т2 SACH R5 12 T3 *,15,AR4 ; ACC := ((I1+I2)-(I3+I4))/4 4 *,15,AR3 ; ACC := ((I1+I2)-(I3+I4))/4 3 *0+,0,AR5 ; I3 := ((I1+I2)-(I3+I4))/4 5 SUB R5 12 14 т2 13 SUB R5 12 13 14 т2 SACH R5 12 R7 14 Τ2 ; LACC *-,15 ; ACC := (I1-I2)/45 R5 I2 R7 14 Τ1

7-48

QR' = PR - (W*QI + W*QR) = PR - W * QI - W * QR* (<- AR2) PI' = PI + (W*QI - W*QR) = PI + W * QI - W * QR* (<- AR1+1) * * $QI' = PI - (W \times QI - W \times QR) = PI - W \times QI + W \times QR$ (<- AR1+2) * * *** * * PBY4J **SMACRO** ; TREG= W AR5 PREG AR1 AR2 ARP W*QR/2 PR ; PREG= W*QR/2 MPY *+, AR5 QI 5 -SPH *, AR1 ; TMP = W*QR/2W*QR/2 W*QR/2 PR 1 QI LACC *,15,AR2 ; ACC = PR/2 W*QR/2 W*QR/2 PR 2 QI *--; ACC = (PR-W*QR)/2MPYS W*QR/2 W*QI/2 PR QR 2 ; ACC = (PR-W*QI-W*QR)/2 W*QR/2 W*QI/2 PR *+,0,AR1 ; QR = (PR-W*QI-W*QR)/2 W*QR/2 W*QI/2 PR SPAC QR 2 SACH QI 1 ; ACC = (-PR-W*QI-W*QR)/2 W*QR/2 W*QI/2 PRSUB *,16 1 OI ; ACC = (PR+W*QI+W*QR)/2 W*QR/2 W*QI/2 PRNEG QI 1 SACH *+ ; QR = (PR+W*QI+W*QR)/2 W*QR/2 W*QI/2 PI 1 OI LACC *,15,AR5 ; ACC = (PI)/2W*OR/2 W*OI/2 PI OI 5 ; ACC = (PI-W*QI)/2W*QR/2 SPAC -PI QI 5 *,16,AR2 ; ACC = (PI-W*QI+W*QR)/2_ PI ÕI 2 ADD -*+,0,AR1 ; QI = (PI-W*QI+W*QR)/2 PI SACH -QR1 1 ; ACCU= (-PI-W*QI+W*QR)/2 SUB *,16 --PI OR1 1 NEG ; ACCU= (PI+W*QI-W*QR)/2 --PT QR1 1 *+, 0, AR2 ; PI = (PI+W*QI-W*QR)/2PR1 OR1 2 SACH SENDM * * * * MACRO 'P3BY4J' number of words: 16 * * * ENTRANCE IN THE MACRO: ARP=AR2 AR1->PR,PI * AR2->QR,QI TREG=W=COS(45)=SIN(45)PR' = PR + (W * QI - W * QR) = PR + W * QI - W * QR(<- AR1) QR' = PR - (W*QI - W*QR) = PR - W * QI + W * QR(<- AR2) * PI' = PI - (W*QI + W*QR) = PI - W * QI - W * QR(<- AR1+1) QI' = PI + (W*QI + W*QR) = PI + W * QI + W * QR(<- AR1+2) EXIT OF THE MACRO: ARP=AR2 AR1->PR+1, PI+1 AR2->QR+1,QI+1 ** ; TREG= W PREG AR1 AR2 ARP P3BY4J \$MACRO AR5 ; PREG= W*QR/2 *+,AR5 W*QR/2 PR QI 5 MPY -SPH *,AR1 ; TMP = W*QR/2W*QR/2 W*QR/2 PR QI 1 W*QR/2 W*QR/2 PR LACC *,15,AR2 ; ACC = PR/2QI 2 MPYA *-; ACC = (PR+W*QR)/2W*QR/2 W*QI/2 PR QR 2 2 ; ACC = (PR-W*QI+W*QR)/2 W*QR/2 W*QI/2 PR SPAC QR ; QR' = (PR-W*QI+W*QR)/2 W*QR/2 W*QI/2 PRSACH *+,0,AR1 OI 1 ; ACC = (-PR-W*QI+W*QR)/2 W*QR/2 W*QI/2 PRSUB *,16 QI 1 ; ACC = (PR+W*QI-W*QR)/2 W*QR/2 W*QI/2 PR ; PR' = (PR+W*QI-W*QR)/2 W*QR/2 W*QI/2 PI (PR+W*QI-W*QR)/2 W*QR/2 W*QI/2 PR NEG OI 1 SACH QI 1 *+ LACC *,15,AR5 ; ACC = (PI)/2W*QR/2 W*QI/2 PI QI 5 ; ACC = (PI+W*QI)/2APAC W*QR/2 PI QI 5 -ADD *,16,AR2 ; ACC = (PI+W*QI+W*QR)/2PI QI 2 -; QI' = (PI+W*QI+W*QR)/2SACH *0+,0,AR1 ΡI QR5 1 ; ACCU= (-PI+W*QI+W*QR)/2 _ _ QR5 SUB *.16 PI 1 ; ACCU= (PI-W*QI-W*QR)/2 QR5 NEG -_ PI 1 2 SACH *0+, 0, AR2; PI' = (PI-W*QI-W*QR)/2 PR5 QR5 \$ENDM **** * * * * MACRO 'stage3' number of words: 54 *

Example 7-26. Initialization Routine

```
;
  Initialized variables
;
.bss
                 NN,1
                                   ; number of fft-points
          .bss
                 NN2,1
                                   ; 2*N-1
                 DATAADD, 1
                                   ; START ADDRESS OF DATA
          .bss
                 cos45,1
           .bss
                                   ; start of sine in stage
          .bss
                 sin4,1
                                                             4
          .bss
                 cos4,1
                                   ; start of cosine in stage
                                                             4
  Temp variables
;
;
          .bss
                 TEMP,2
                                   ; used for temporary numbers
;
                 "vectors"
          .sect
                 INIT, *, ARO
          в
          .sect
                 "init"
TABINIT:
          .word
                 N, N-1, 2*N-1, DATA
                 5A82h
          .word
                                   ; cos(45)=sin(45)
          .word
                 TWID, TWID+4
TABEND:
          .set
                 Ŝ
INIT:
                        ; use only B2 and mmregs for direct addressing
          LDP
                 #0
          SPM
                 0
                                   ; no shift from PREG to ALU
          CLRC
                 OVM
                                   ; disable overflowmode
          SETC
                 SXM
                                   ; enable sign extension mode
          SPLK
                 #pmstmask, PMST
                                   ; ndx=trm=1
1
 INIT Block B2
;
;
          LAR
                 ARO, #NN
                                   ; arp is already pointing to ar0
          LACC
                 #TABINIT
          RPT
                 #TABEND-TABINIT
          TBLR
                 *+
;
 INIT TWIDDLE FACTORS
;
2
          LAR
                 ARO, #TWID
                                   ; arp is already pointing to ar0
          LACC
                 #TWIDSTRT
          RPT
                 #TWIDLEN
          TBLR
                 *+
;
 EXECUTE THE FFT
;
;
          LAR
                 AR5, #TEMP
                                   ; pointer to 2 temp register
                                   ; ARP=AR3 FOR MACRO COMBO
                 FFT, *, AR3
          CALL
WAIT
          RET
                                   ; Return
;
```

.sect "fftprogram" ; FFT CODE WITH BIT-REVERSED INPUT SAMPLES / ARP=AR3 ; ; FFT: AR3, DATAADD ; TRANSFER 32 WORDS FROM 'input' to 'data' LAR LACC NN SAMM INDX ; indexregister = N RPT NN2 ; N TIMES #INPUT, *BR0+ BLDD ; FFT CODE for STAGES 1 and 2 ; STAGE1: SPLK #7, INDX ; indexregister = 7 AR1, DATAADD ; pointer to DATA LAR r1,i1 ; pointer to DATA + 2 LAR AR2, #DATA+2 r2,i2 LAR AR3, #DATA+4 ; pointer to DATA + 4 r3,i3 ; pointer to DATA + 6 LAR AR4, #DATA+6 r4,i4 COMBO5X 4 ; repeat 4 times ; FFT CODE FOR STAGE 3 / ARP=AR2 ; STAGE3: SPLK #9, INDX ; index register = 9 ; ar1 -> DATA ; ar2 -> DATA+8 LAR AR1, DATAADD LAR AR2, #DATA+8 stage3 2 ; repeat 2 times ; FFT CODE FOR STAGE 4 / ARP=ARP ; STAGE4: SPLK #1, INDX ; index register = 1 AR1, DATAADD LAR ; LAR AR2, #DATA+16 ; LAR AR3, cos4 ; start of cosine in stage 4 LAR AR4, sin4 ; start of sine in stage 4 SPLK #6,BRCR ZEROI ; execute ZEROI BUTTFLYI ; execute 7 times BUTTFLYI RET END: .set Ś FFTLEN .set END-FFT+1 .end

Electrical Specifications

A.1 Pinout and Signal Descriptions

Figure A-1. TMS320C50/C51 Pinout



T See Pin Assignments, Table A–1 (page A-3) for location and description of all pins. The TMS320C50 and TMS320C51 will be packaged in 132-pin plastic QFP in production. See Figure A–18 for mechanical data.

Note: NC = No connect. (These pins are reserved.)

A-2

	Pin	Name	Туре	Description
	35	V _{SS}	Supply	Ground
	36	V _{SS}	Supply	Ground
	37	NCt		Reserved
	38	INT1	1	Interrupt #1
	39	ÎNT2	1	Interrupt #2
	40	INT3	1	Interrupt #3
	41	INT4	I	Interrupt #4
	42	NMI	1	Nonmaskable Interrupt
ļ	43	DR	I	Serial Port 1 Data Receive
	44	TDR		Serial Port 2 Data Receive
	45	FSR		Serial Port 1 Receiver Frame Sync
	46	CLKR	1	Serial Port 1 Receiver Clock
	47	V _{DD}	Supply	+5 V
	48	V _{DD}	Supply	+5 V
	49	NCt		Reserved
	50	NCt		Reserved
	51	NC†		Reserved
	<i></i> 52	NCt		Reserved
	53	V _{SS}	Supply	Ground
)	54	V _{SS}	Supply	Ground
	55	A0 (LSB)	1/0/Z	Parallel Port Address Bus
	56	A1	I/O/Z	(10 pins)
	57	A2	I/O/Z	
¥	58	A3	1/0/Z	
Alta	59	A4	1/O/Z	
	60	A5	I/O/Z	
×.	61	A6	I/O/Z	
	62	A7	1/O/Z	
	63	A8	I/O/Z	
W.	64	A9	I/O/Z	
	65	V _{DD}	Supply	+5 V
	66	V _{DD}	Supply	+5 V
	67	TDI	I	JTAG Scan Input

Table A–1. TMS320C50/C51 Pin Assignments (Continued)

† NC = No connect

ÿ

Table A-1. TMS320C50/C51 Pins (Concluded)

	Pin	Name	Туре	Description
	101	V _{SS}	Supply	Ground
	102	V _{SS}	Supply	Ground
	103	CLKMD2	. 1	Clock Mode Pin 2
	104	FSX	1/O/Z	Serial Port 1 Transmitter Frame Sync
	105	TFSX/TFRM	1/O/Z	Serial Port 2 Transmitter Frame Sync
	106	DX	O/Z	Serial Port 1 Transmitter Output
ĺ	107	TDX	O/Z	Serial Port 2 Transmitter Output
	108	HOLDA	O/Z	Hold Acknowledge
	109	XF	0/Z	External Flag
	110	CLKOUT1	0/Z	Machine Clock Output
н. 1	111	MSC	0/Z	Microstate Complete
	112	IACK	0/Z	Interrupt Acknowledge
	113	V _{DD}	Supply	+5 V
	114	V _{DD}	Supply	+5 V
	115	NCt		Reserved
	116	NCt		Reserved
	117	NCt		Reserved
ĺ	118	EMU0	I/O/Z	Emulator Interrupt 0
	119	EMU1/OFF	I/O/Z	Emulator Interrupt 1
	120	V _{SS}	Supply	Ground
	121	VSS	Supply	Ground
	122	ΤΟυτ	O/Z	Timer Output
	123	TCLKX	I/O/Z	Serial Port 2 Transmitter Clock
W	124	CLKX	I/O/Z	Serial Port 1 Transmitter Clock
	125	TFSR/TADD	I/O/Z	Serial Port 2 Receive Frame/Address
	126	TCLKR	I	Serial Port 2 Receiver Clock
	127	RS	1	Device Reset
	128	READY	1	External Access Ready to Complete
	129	HOLD	1	Request Access of Local Memory
S.	130	BIO	I	Bit I/O Pin
W.	131	V _{DD}	Supply	+5 V
	132	V _{DD}	Supply	+5 V
	.			

† NC = No connect

	Parameter	Test Conditions	Min	Typt	Max	Unit
Vон	High-level output voltage §	V _{DD} =Min,I _{OH} =Max	2.4	3		V
VOL	Low-level output voltage §	VDD=Min,IOL=Max		0.3	0.6	V
١z	Three-state current	BR	-300	‡	20	μA
	(V _{DD} = Max)	All other three-state	-20	+	20	
4	Input current	TRST pin	-10	+	300	μA
	(VI=VSS to VDD)	X2CLKIN pin	10	‡	10	
		All other input only pins	-300	\$	10	
IDDC	Supply current, Core CPU	Operating T _A =0°C, V _{DD} =5.25 V, f _x =40.96 MHz			60	mA
IDDP	Supply current, pins	Operating T _A =0°C, V _{DD} =5.25 V, f _x =40.96 MHz			40	mA
IDD	Supply current,	IDLE			¶	mA
	power down modes	IDLE2		500		μA
Ci	Input capacitance			15		рF
Co	Output capacitance			15		pF

Table A--4. Electrical Characteristics Over Specified Free-Air Temperature Range (Unless Otherwise Noted)

[†] All typical nominal values are at V_{DD}=5 V, T_A=25°C.

[‡] These values are not specified, pending detailed characterization.

§ All input and output voltage levels are TTL-compatible. Figure A-2 shows the test load circuit and Figure A-3 shows the voltage reference levels.

¶ Dependent upon which peripherals are active.

Figure A-2. Test Load Circuit



V_{LOAD} = 2.15 V

CT = 80 pF typical load circuit capacitance.

A.3 Clock Characteristics and Timing

The TMS320C50/C51 can use either its internal oscillator or an external frequency source for a clock. The clock mode is determined by the CLKMD1 (pin 71) and CLKMD2 (pin 103) clock mode pins. The following table outlines the selection of the clock mode by these pins.

CLKMD1	CLKMD2	Clock Source	.
1	0	External divide-by-one clock option.	
0	1	Reserved for test purposes.	
1	1	External divide-by-two option or internativity with an external crystal.	al divide-by-two clock option
0	0 ·	External divide-by-two option with the	internal oscillator disabled.

A.3.1 Internal Divide-by-Two Clock Option With External Crystal

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN. The frequency of CLKOUT1 is one-half the crystal's oscillating frequency. The crystal should be in either fundamental or overtone operation and parallel resonant, with an effective series resistance of 30 ohms and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned-LC circuit. Figure A-4 shows an external crystal (fundamental frequency) connected to the on-chip oscillator.

	Parameter		Test Conditions	Min	Nom	Max	Unit
f _X	Input clock frequency		T _A =0° to 70°C	0\$		40.96	MHz
C1, C2		·	T _A =0° to 70°C		10		pF

Table A-5. Recommended Operating Conditions

§ To preserve the internal state of the processor when f_X = 0 Hz, the input clock can be stopped only when both CLKIN and CLKOUT1 are high. In IDLE2 mode, clocks are guaranteed to be stopped properly internal to the device. Therefore, in IDLE2 mode, this constraint is not required.

Figure A-4. Internal Clock Option



Electrical Specifications

A.3.3 External Divide-by-One Clock Option

An external frequency source can be used by injecting the frequency directly into CLKIN2, with X1 left unconnected and X2 connected to V_{DD} . This external frequency is divided by one to generate the internal machine cycle. The divide-by-one option is used when the CLKMD1 pin is strapped high and CLKMD2 is strapped low.

The external frequency injected must conform to specifications listed in the timing requirements table.

Table A–8. Switching Characteristics Over Recommended Operating Conditions (H = $0.5 t_{c(CO)}$)

	Parameter	Min Ty	p Max	Unit
^t c(CO)	CLKOUT1 cycle time	48.8 t _{c(C}	i)	🔍 ns
td(CIH–CO)	CLKIN2 low to CLKOUT1 high	10 1	5 25	ns
tf(CO)	CLKOUT1 fall time		5	ns
^t r(CO)	CLKOUT1 rise time		5	ns
^t w(COL)	CLKOUT1 low pulse duration	H-6		ns
tw(COH)	CLKOUT1 high pulse duration	H-7		ns

Table A–9. Timing Requirements Over Recommended Operating Conditions (H = 0.5 $t_{c(CO)}$)

	Parameter	Min	Max	Unit
^t c(CI)	CLKIN2 cycle time	48.8	+	ns
^t f(Cl)	CLKIN2 fall time †		5	ns
^t r(CI)	CLKIN2 rise time †		5	ns
tw(CIL)	CLKIN2 low pulse duration, t _{c(CI)} = Min	22		ns
^t w(CIH)	CLKIN2 high pulse duration, tc(CI) = Min	22		ns
tp	Transitory phase—PLL synchronized after CLKIN2 supplied.	256		cycles
Duty Cycle	$\frac{t_{w(CIL)} + t_{r(CI)}}{t_{c(CI)}}$	35	65	%

† Values deduced from characterization data and not tested.

To preserve the internal state of the processor when f_x = 0 Hz, the input clock can be stopped only when both CLKIN2 and CLKOUT1 are high. In IDLE2 mode, clocks are guaranteed to be stopped properly internal to the device. Therefore, in IDLE2 mode, this constraint is not required.



Figure A-6. Internal Divide-by-One Clock Timing

Electrical Specifications



Figure A–7. Memory and Parallel I/O Interface Read and Write Timing

Note: All timings are for 0 wait states. However, external writes always require two cycles to prevent external bus conflicts. The above diagram illustrates a one-cycle read and a two-cycle write and is not drawn to scale. All external writes immediately preceded by an external read or immediately followed by an external read require three machine cycles.



Figure A–9. Ready Timing for Externally Generated Wait States During an External Write Cycle

A.3.8 Instruction Acquisition (IAQ), Interrupt Acknowledge (IACK), and External Flag (XF) Timings

Table A–15. Switching Characteristics Over Recommended Operating Conditions ($H = 0.5t_{c(CO)}$)

	Parameter	Min	Max	Unit
t _{su(A)IAQ}	Setup time, address valid before IAQ low †	H-8		ns
th(A)IAQ	Hold time, address valid after IAQ high	H – 8		ns
tw(IAQL)	IAQ low pulse duration	H – 8		ns
tw(IAQH)	IAQ high pulse duration	H-8	§ 🥢	ns
tsu(A)IACK	Setup time, address valid before IACK low \$	H – 8		ns
th(A)IACK	Hold time, address valid after IACK high ‡	H – 8		ns
tw(IACKL)	IACK low pulse duration	H-8		ns
tw(IACKH)	IACK high pulse duration	H – 8		ns
td(XF)	Delay time, XF valid after CLKOUT1	0	10	ns

TAQ goes low during an instruction acquisition. It goes low only on the first cycle of the read when wait states are used. The falling edge should be used to latch the valid address. The AVIS bit in the PMST register must be set to zero for the address to be valid when the instruction being addressed resides in on-chip memory.

IACK goes low during the fetch of the first word of the interrupt vector. It goes low only on the first cycle of the read when wait states are used. Address pins A1 – A4 can be decoded at the falling edge to identify the interrupt being acknowledged. The AVIS bit in the PMST register must be set to zero for the address to be valid when the vectors reside in on-chip memory.

§ Software dependent on instruction cycle count of current instruction being executed.

Figure A–11. TAQ, TACK, and XF Timings Example With Two External Wait States



Note: IAQ and IACK are not affected by wait states.

Electrical Specifications





A.3.11 Serial Port Transmit Timing With External Clocks and Frames

Table A–19. Switching Characteristics Over Recommended Operating Conditions ($S = 0.5t_{c(SCK)}$)

	Parameter	Min	Max	Unit
t _{su(DX)}	Setup time, DX valid before CLKX falling	S-10		ns
^t h(DX)	Hold time, DX valid after CLKX falling	S-5		ns

Table A–20. Timing Requirements Over Recommended Operating Conditions ($H = 0.5t_{C(CO)}$)

	Parameter	Min	Max	Unit
tc(SCK)	Serial port clock cycle time	5.2H		ns
tf(SCK)	Serial port clock fall time		8	ns
tr(SCK)	Serial port clock rise time		8	ns
tw(SCK)	Serial port clock low/high pulse duration	2.1H		ns
t _{su} (FS)	FSX setup time before CLKX rising edge	–(2H–8)		ns
^t h(FS)	FSX hold time after CLKX falling edge	10		ns
^t h(FS)H	FSX hold time after CLKX rising edge		2H8†	ns

If the FSX pulse does not meet this specification, the first bit of serial data will be driven on the DX pin until the falling edge of FSX. After the falling edge of FSX, data will be shifted out on the DX pin. The transmit buffer empty interrupt will be generated when the th(RS) and th(RS)H specification is met.

Figure A–14. Serial Port Transmit Timing With External Clocks and Frames



A.3.13 Serial Port Receive Timing in TDM Mode

	Parameter	Min	Мах	Unit
^t c(SCK)	Serial port clock cycle time	5.2H		ns
tf(SCK)	Serial port clock fall time		8	ns
tr(SCK)	Serial port clock rise time		8	ns
tw(SCK)	Serial port clock low/high pulse duration	2.1H		ns
t _{su(LB)}	TDAT/TADD setup time before TCLK falling edge	S - 30		ns
th(LB)	TDAT/TADD hold time after TCLK falling edge	S-30		ns
tsu(SB)	TDAT/TADD setup time before TCLK rising 1	S-10		ns
^t h(SB)	TDAT/TADD hold time after TCLK rising †	_5		🔍 ns
t _{su} (FS)	TRFM setup time before TCLK rising edge	10		ns
th(FS)	TRFM hold time after TCLK rising edge	10		ns

Table A-22. Timing Requirements Over Recommended Operating Conditions (H = $0.5t_{C(CO)}$)

[†] These parameters apply only to the first bits in the serial bit string.

FSX timing and waveforms shown in Figure A–16 are for external FSX. FSX can also be configured as internal. The FSX internal case is illustrated in the transmit timing diagram in Figure A–17.



Figure A–16. Serial Port Timing in TDM Mode

A.3.15 Timer Output

Parameter	Min	Nom	Max	Unit
tw(TOUT) TOUT pulse duration	H – 5			ns
Figure A–18. Timer Output				
· · · · · · · · · · · · · · · · · · ·	^{- t} w(TOUT) —	▶		Sec.
		<u></u>		
тоит		\sim		
	Ø . «			
	, K			
		>		
	<i>W</i>			
				ł
· · · · · · · · · · · · · · · · · · ·				
· · · · · · · · · · · · · · · · · · ·				

Table A–25.	Switching Characteristics	Over Recommended	Operating Conditions	s (H = 0.5t _{c(CO)})
-------------	---------------------------	------------------	----------------------	--------------------------------



External Interface Timings



Figure B-1. Memory Interface Operation for Read-Read-Write (0 Wait State)



Figure B–3. Memory Interface Operation for Read-Write (1 Wait State)
TMS320C5x System Migration

C.1 Package and Pin Layout

The TMS320C25 is available in both a 68-pin CPGA and a 68-pin PLCC as shown in Figure C–1 and Figure C–2, respectively. The TMS320C50 and TMS320C51 are packaged in a 132-pin Quad Flat Pack package (QFP). This package is shown in Appendix A.



Figure C–2. TMS320C25 68-Pin Plastic Leaded Chip Carrier

Lead Detail

A. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by this dimension. Notes: B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

TMS320C5x System Migration

Only two TMS320C25 signals (CLKOUT2 and SYNC) are not present on the TMS320C5x. Because the TMS320C5x operates with a divide-by-two clock, it can be synchronized with reset. Therefore, there is no need for the SYNC signal. With only two phases, there are no external timings that tie to the CLKOUT2 of the TMS320C25.

Some of the TMS320C25-equivalent pins have additional capabilities on the TMS320C5x. The TMS320C5x supports external direct memory access of the on-chip single-access RAM block. For this reason, the following signals are now bidirectional:

A0-A15 = address lines

STRB = memory access strobe

 $R/\overline{W} = read/write$

 \overline{BR} = bus request

The TMS320C5x serial port transmit clock (CLKX) can now be configured as an output that operates at one-fourth the machine clock rate. CLKX is configured as an input by reset. The TMS320C25 CLKX pin is always an input.

The TMS320C25 operates with a four-phase clock. This device's machine rate is one-fourth the CLKIN rate. CLKOUT1 and CLKOUT2 operate at the machine rate and are 90° out of phase. The TMS320C5x operates with a two-phase clock. The device's machine rate is one-half the CLKIN rate. In addition, the TMS320C5x offers a divide-by-one clock input feature so that the device's machine rate equals the CLKIN rate. CLKOUT1 operates at the machine rate. Figure C-4 shows both the TMS320C25 and the TMS320C5x clocking schemes.





C.2 Timing

The TMS320C25 and the TMS320C5x operate with some timing differences. These timing differences include aspects of the on-chip operation as well as aspects of the external memory interfacing. One key difference is that the TMS320C5x is capable of operating at two to three times the speed of a TMS320C25. Another key difference is that the TMS320C25 operates with a three-deep pipeline, while the TMS320C5x operates with a four-deep pipeline. Key differences in the external memory interface encompass the faster TMS320C5x and include certain external interface enhancements. The final key difference is that some compatible operations execute in a different number of machine cycles. This section describes these differences.

C.2.1 Device Clock Speed

The TMS320C25 operates its machine cycles with a divide-by-four clocking scheme. The TMS320C5x uses a divide-by-two clocking scheme. This means that a TMS320C25, operating with a 40-MHz CLKIN, executes its machine cycles within 100 ns, while the TMS320C5x, which is operating with the same CLKIN, executes its machine cycles in 50 ns. This clocking arrangement changes the way that the signals of the devices are specified. Many of the TMS320C25 timing values, given in the *TMS320 Second-Generation Digital Signal Processor Data Sheet*, are specified as quarter-phase (**Q**) \pm **N** ns. The timing values of the TMS320C5x are defined in half-phases (H).

C.2.2 Pipeline

The TMS320C25 operates with a three-deep pipeline, while the TMS320C5x operates with a four-deep pipeline. This means that anytime there is a program counter (PC) discontinuity (for example, branch, call, return, interrupt, etc.), it takes four cycles to complete with the TMS320C5x, whereas it takes three cycles on the TMS320C25. The TMS320C5x, however, also has delayed instructions that take only two cycles to complete.

C.2.3 External Memory Interfacing

The TMS320C5x is designed to execute external memory operations with the same signals as the TMS320C25. As mentioned above, the TMS320C5x operates at twice the instruction rate of the TMS320C25 when both operate with the same input clock. The TMS320C5x uses its software wait-state generators to compensate for this interface difference. The TMS320C5x device, operating with one software wait state, has similar memory timing to the TMS320C25 operating with no wait states. However, external writes require two cycles on the TMS320C5x devices. The exact timing of the signals differ because of the more advanced process used with the TMS320C5x.

The TMS320C5x has two additional memory interface signals to reduce the amount of external interfacing circuitries. The RD signal can be used to inter-

C.3 Instruction Set

The TMS320C5x instruction set is a superset of the TMS320C25 instruction set. The instruction set of the TMS320C25 is upward source-code compatible. This means that all of the instruction features of the TMS320C25, implemented and code written for the TMS320C25, can be reassembled to run on the TMS320C5x.

The serial port mode control bits have been moved from the status registers to the serial port control register. Because they are no longer part of the CPU registers, they no longer have direct instructions to set or clear them. The bits of the SPC can be manipulated easily with the PLU instructions. The following table shows the instructions used to replace the serial port instructions (note that the data page pointer must be set to zero to execute these new instructions):

TMS320C25	TMS320C5x		
RFSM	APL #0FFFFh,SPC		
SFSM	OPL #8,SPC		
RTXM	APL #0FFFDh,SPC		
STXM	OPL #2,SPC		
FORT0	APL #0FFFBh,SPC		
FORT1	OPL #4,SPC		

Note that any or all three bits can be set in one execution of the OPL instruction, while any or all three bits can be cleared using the APL. The bits can be toggled with the XPL instruction. The I/O ports of the device are addressable in data memory space on the TMS320C5x devices. This means any instruction that can address data memory can also address the I/O ports.

There are a number of new instructions on the TMS320C5x devices. These instructions provide a more orthogonal addressing scheme and exercise the new CPU enhancements. In order to simplify the description of the instruction set, a number of different instructions are combined into single new instructions with additional operand formats, as in this example:

TMS320C25	TMS320C5x		
ADD *+	ADD	*+	
ADDK 0FFh	ADD	#0FFh	
ADLK 0FFFFh	ADD	#0FFFFh	
ADDH *+	ADD	*+,16	

Refer to Chapter 4 for the detailed discussion of the instruction set.

The IDLE instruction, when executed, stops the CPU from fetching and executing instructions until an unmasked interrupt occurs. The TMS320C25 automatically enables the interrupts globally with the execution of the IDLE instruction; this saves the extra instruction word/cycle required to execute the EINT (enable interrupts globally) instruction. Upon receipt of the interrupt, the TMS320C25 executes the interrupt vector and resumes operations. The

C.4 On-Chip Peripheral Interfacing

The TMS320C5x has more peripherals than the TMS320C25; many TMS320C5x peripherals are enhancements of the TMS320C25 peripherals. The TMS320C25 has three peripheral circuits: serial port, timer, and 16 I/O ports. In addition to these peripherals, the TMS320C5x has software wait states and a divide-by-one clock.

The serial port of the TMS320C5x has been enhanced in that the CLKX pin can be configured as either an input or an output (CLKX is always an input on the TMS320C25). CLKX is configured as an input upon a device reset to maintain compatibility with the TMS320C25. The new serial port status bits are now mapped to a memory-mapped register that is used exclusively for the serial port. The serial port modes are no longer controlled via status register 1. Therefore, serial port modes that are changed by using LST1 instruction will no longer work. The mode bits must be set/reset via the serial port control register (SPC). The data transmit (DXR) and data receive (DRR) registers have been moved in the memory map from locations 1 and 0 to 33 and 32, respectively.

The timer has been enhanced on the TMS320C5x to include a divide-down factor of 1 to 17 and can be stopped or reset via software. These additional features are controlled via the timer control register (TCR). Upon reset, the divide-down factor is set to 1, and the timer is enabled to maintain compatibility with the TMS320C25. The timer (TIM) and period (PRD) registers have been moved in the memory map from locations 2 and 3 to locations 36 and 37, respectively.

The 16 input/output ports of the TMS320C5x are addressable in the data memory space. This allows direct access of the I/O space by the core CPU and supports bit operation in the I/O space via the PLU. The I/O space is increased from 16 ports to 65,536 ports. However, no additional decode circuitry is necessary if only 16 ports are used.

The TMS320C5x includes software wait-state generators that are mapped on 16K-word page sizes in the program and data memory spaces. There are also wait-state generators for the I/O ports. The I/O space wait-state generators can be mapped on two-word or on 4K-word boundaries. These wait-state generators allow the system to be programmed for 0, 1, 2, 3, 4, or 7 wait states, eliminating the need of an off-chip interfacing circuitry. External access wait states can be extended further via the READY signal.

TMS320C5x System Migration

TMS320C5x Development Tools

Figure D-1. TMS320C5x Development Environment



makes it possible to monitor the state of the simulated device. The simulator accepts object codes that are produced by the macro assembler/linker system. Recent improvements have been made in simulation technology. The TMS320C5x software simulator uses a flexible high-level language debug monitor user interface. This interface allows the user to view both C language and assembly language to be viewed simultaneously. Single-stepping and software breakpoints may be executed in either language, providing a means for a high-level language debug environment. This interface is used on both the SWDS and XDS510, providing an easy transition to other tools.

These are some key features of the TMS320C5x simulator:

- simulates the entire TMS320C5x instruction set
- simulates the key features of the on-chip TMS320C5x peripherals (serial ports and timer)
- has a high-level language debug monitor user interface
- has a windowed, mouse-driven interface, which can be user-customized
- quickly stores/retrieves the simulation parameters from files to facilitate preparation for individual sessions
- performs reverse-assembly on source assembly code and C code, or allows both edit and reassembly of the source statements
- simultaneously displays memory in
 - hexadecimal 16-bit values
 - assembled source code
- General offers many execution modes:
 - single/multiple instruction count
 - single/multiple cycle count
 - until condition is met (UNTIL)
 - while condition exists (WHILE)
 - for set loop count (FOR)
 - unrestricted run with halt by key input

During program execution, the internal registers and memory of the simulated TMS320C5x are modified as each instruction is interpreted by the host computer. Execution is suspended when either a breakpoint or an error is encountered or when the user halts execution. Once program execution is suspended, the internal registers and both program and data memory can be inspected and/or modified. Also, the trace memory can be displayed. A record of the simulation session can be maintained in a journal file so that it can be re-executed to regain the same machine state during another simulation session.

The simulator allows verification and monitoring of the states of the processor, without the requirement of hardware. The TMS320C5x software simulator op-

- Watch Window for displaying values of selected variables, registers, or other C expressions. The window automatically displays output of the correct data type.
- Display Windows for displaying all field elements of a selected structure or array. Display windows understand all data types and automatically display values as their correct types. If a member of a structure or array is another substructure or array, a display window can cause children or subwindows to show the substructure or array.

These items are recommended for the interface:

- a color display for easily recognizing the different display elements.
- a graphics display adapter (EGA or VGA board). Some boards produce a larger screen size, which the debugger takes advantage of.
- a mouse to take full advantage of the window and menu feature set.

bility of the TMS320C5x within your target system. The XDS features real-time hardware breakpoint and program execution capabilities from target memory. The TMS320C5x JTAG serial-scan path is used to upload and download both program and data memory and to run all emulator functions. The PC-resident XDS has a cable for connection to your target system. The XDS has the same user interface as the software simulator and the SWDS.

Key features of the XDS510 include

- full-speed execution and monitoring of the TMS320C5x in your target system via a 14-pin target connector
- Ioading/inspection/modification of all registers
- upload/download of both program memory and data memory
- high-level language debug monitor user interface
- □ single-step execution
- software breakpoint/trace and timing, with up to thirty software breakpoints
- hardware breakpoint/trace on all program addresses
- emulator portability
- reconnectability for multiprocessing applications
- benchmark of execution time clock cycles in real time

Full-speed emulation and monitoring of the target system is performed serially over a 14-wire cable, which runs from the XDS510 to the target system. Fourteen signals must be brought out of the target system and into a header situated next to the TMS320C5x. The emulation cable is then connected to the header. The 14 signals are 4 JTAG (IEEE standard **P1149.1**) scan path signals, 3 emulation signals, 1 clock signal, and 6 power/ground signals. The JTAG scan path controls the TMS320C5x in the targeted application and provides access to all registers as well as to internal and external memory of the device. Since program execution takes place on the TMS320C5x in the target system, there are no timing differences during emulation. This new emulation technology offers significant advantages over the technology of traditional emulators. These advantages include

- no transmission problems related to cable length
- **a** nonintrusive system
- **no loading problems on signals**
- no artificial memory limitations
- a common screen interface for ease of use

TMS320C5x Development Tools

XDS510 Design Considerations

E.1 Header and Header Signals

To perform emulation with the XDS510, your target system must have a 14-pin header (two 7-pin rows) with connections as shown in Figure E-1. Table E-1 describes the emulation signals.

Although you can use other headers, recommended parts include:

Straight header, unshrouded	DuPont Electronics [®] part number 67996–11	4
Right-angle header, unshrouded	DuPont Electronics [®] part number 68405-11	4

Figure E-1. 14-Pin Header Signals and Header Dimensions

TMS	1	2	TRST
TDI	3	4	GND
PD (+5 V)	5	6	No pin (key)
TDO	7	8	GND
TCK_RET	9	10	GND
TCK	11	12	GND
EMU0	13	14	EMU1
EMU0	13	14	EMU1

Header Dimensions: Pin-to-pin spacing: 0.100 in. (X,Y) Pin width: 0.025 in. square post Pin length: 0.235 in., nominal

Table E–1. 14-Pin Header Signal Description

XDS510 Signal	XDS510 State	Target State	Description
TMS	0	l	JTAG test mode select.
TDI	0	l	JTAG test data input.
TDO	l	0	JTAG test data output.
тск	ο	I	JTAG test clock. TCK is a 10-MHz clock source from the emulation cable pod. This signal can be used to drive the system test clock.
TRST	0	I	JTAG test reset.
EMU0	I	I/O	Emulation pin 0.
EMU1	I	I/O	Emulation pin 1.
PD	I	0	Presence detect. Indicates that the emula- tion cable is connected and that the target is powered up. PD should be tied to +5 volts in the target system.
TCK_RET	1	ο	JTAG test clock return. Test clock input to the XDS510 emulator. May be a buffered or unbuffered version of TCK.

E.3 Cable Pod

Figure E–2 shows a portion of the XDS510 emulator cable pod. These are the functional features of the emulator pod:

- Signals TDO and TCK_RET can be parallel-terminated inside the pod if required by the application. The default is that these signals are not terminated.
- Signal TCK is driven with a 74AS1034 device. Because of the high current drive (48 mA I_{OL}/I_{OH}), this signal can be parallel-terminated. If TCK is tied to TCK_RET, then you can use the parallel terminator in the pod.
- Signals TMS and TDI can be generated from the falling edge of TCK_RET, according to the IEEE 1149.1 bus slave device timing rules. They can also be driven from the rising edge of TCK_RET, which allows a higher TCK_RET frequency. The default is to match the IEEE 1149.1 slave device timing rules. This is an emulator software option that can be selected when the emulator is invoked. In general, single-processor applications can benefit from the higher clock frequency. However, in multiprocessing applications, you may wish to use the IEEE 1149.1 bus slave timing mode to minimize emulation system timing constraints.
- Signals TMS and TDI are series-terminated to reduce signal reflections.
- A 10-MHz test clock source is provided. You may also provide your own test clock for greater flexibility.

Figure E–3. Emulator Pod Timings



Table E-2. Emulator Pod Timing Parameters

No.	Reference	Description	Min	Max	Unit
1	t _{TCKmin} t _{TCKmax}	TCK_RET period	35	200	ns
2	t _{TCKhighmin}	TCK_RET high pulse duration	15		ns
3	t _{TCKlowmin}	TCK_RET low pulse duration	15		ns
4	^t d(XTMXmin) ^t d(XTMXmax)	TMS/TDI valid from TCK_RET low (default timing)	6	20	ns
5	^t d(XTMSmin) ^t d)XTMSmax)	TMS/TDI valid from TCK_RET high (optional timing)	7	24	ns
6	t _{su(XTDOmin)}	TDO setup time to TCK_RET high	3		ns
7	thd(XTDOmin)	TDO hold time from TCK_RET high	12		ns

It is extremely important to provide high-quality signals between the emulator and the target processor. If the distance between the emulation header and the processor is greater than 6 inches, the emulation signals should be buffered. Sections E.4 and E.5 illustrate typical connections between the target processor and the emulation header.

E.5 Multiprocessor Configuration

Figure E–5. Multiprocessor Connections



Figure E–5 shows a typical multiprocessor configuration. This is a daisychained configuration (TDO-TDI daisy-chained), which meets the minimum requirements of the IEEE 1149.1 specification. The emulation signals in this example are buffered to isolate the processors from the emulator and provide adequate signal drive for the target system. One of the benefits of a JTAG test interface is that you can generally slow down the test clock to eliminate timing problems. Several key points to multiprocessor support are as follows:

- The processor TMS, TDI, TDO, and TCK should be buffered through the same physical package to control timing skew better.
- The input buffers for TMS, TDI, and TCK should have pullups to 5 volts. This will hold these signals at a known value when the emulator is not connected. A pullup of 4.7 k Ω or greater is suggested.
- Buffering EMU0 and EMU1 is optional, but highly recommended to provide isolation. These are not critical signals and do not need to be buffered through the same physical package as TMS, TCK, TDI, and TDO. Buffered and unbuffered signals are shown in Figure E–6 and Figure E–7.

No signal buffering. In this situation, the distance between the header and the processor should be no more than 6 inches.

It is extremely important to provide high quality signals, especially on the processor TCK and the emulator TCK_RET signal. In some cases, this may require you to provide special PWB trace routing and to use termination resistors to match the trace impedance. The emulator pod does provide optional internal parallel terminators on the TCK_RET and TDO. TMS and TDI provide fixed series termination.

Case 1: Single processor, direct connection, TMS/TDI timed from TCK_RET low (default timing).

 $t_{prdtck_TMS} = [t_{d}(XTMSmax) + t_{su}(TTMS)] / t_{tckfactor} \\ = (20 ns + 10 ns) / 0.4 \\ = 75 ns (13.3 MHz)$ $t_{prdtck_TDO} = [t_{d}(TTDO) + t_{su}(XTDOmin)] / t_{tckfactor} \\ = (15 ns + 3 ns) / 0.4 \\ = 45 ns (22.2 MHz)$

In this case, the TCK/TMS path is the limiting factor.

Case 2: Single processor, direct connection, TMS/TDI timed from TCK_RET high (optional timing).

In this case, the TCK/TDO path is the limiting factor. One other thing to consider in this case is the TMS/TDI hold time. The minimum hold time for the XDS510 cable pod is 7 ns, which meets the 5-ns hold time of the target device.

Case 3: Single/multiple processor, TMS/TDI buffered input; TCK_RET/TDO buffered output, TMS/TDI timed from TCK_RET high (optional timing).

 ${}^{t}_{prdtck_TMS} = {}^{t}_{d}(XTMSmax) + {}^{t}_{su}(TTMS) + {}^{2}_{}^{t}_{d}(bufmax)$ $= {}^{24} ns + 10 ns + 2 (10)$ $= {}^{54} ns (18.5 MHz)$ ${}^{t}_{prdtck_TDO} = {}^{t}_{d}(TTDO) + {}^{t}_{su}(XTDOmin) + {}^{t}_{bufskew}$ ${}^{t}_{tckfactor}$ = (15 ns + 3 ns + 1.35 ns) / 0.4 $= {}^{58.4} ns (20.7 MHz)$

In this case, the TCK/TMS path is the limiting factor. The hold time on TMS/TDI is also reduced by the buffer skew (1.35 ns) but still meets the minimum device hold time.

E-14

Memories, Analog Converters, Sockets, and Crystals

۴

F.1 Memories and Analog Converters

This section provides product information for EPROM memories, codecs, analog interface circuits, and A/D and D/A converters.

All of these devices can be interfaced with TMS320C5x processors (see Chapter NO TAG for hardware interface designs). Refer to *Digital Signal Processing Applications with the TMS320* Family for additional information on interfaces using memories and analog conversion devices.

The following paragraphs give the name of each device and the location of the data sheet for that device in order to obtain further specification information if desired.

Data sheets for EPROM memories are located in the *MOS Memory Data Book* (literature number SMYD008).

TMS27C64 TMS27C128 TMS27C256 TMS27C512

Another EPROM memory, TMS27C291/292, is described in a data sheet (literature number SMLS291A).

The TCM29C13/14/16/17 codecs and filters are described in the data sheet beginning on page 2–111 of the *Telecommunications Circuits Data Book* (literature number SCT001). An analog interface for the DSP using a codec and filter is provided by the TCM29C18/19 data sheet (literature number SCT021).

The data sheet for the TLC32040 analog interface circuit is provided in the *In-terface Circuits Data Book* (literature number SLYD002).

In the same book are data sheets for A/D and D/A converters. The names of the devices are as follows:

TLC0820 TLC1205/1225 TLC7524

F.3 Crystals

This section lists the commonly used crystal frequencies, crystal specification requirements, and the names of suitable vendors.

Table F–1 lists the commonly used crystal frequencies and the devices with which they can be used.

Table F–1. Commonly Used Crystal Frequencies

Device	Frequency
TMS320C25	40.96 MHz
TMS320C5x	20.48 MHz 40.96 MHz

When connected across X1 and X2/CLKIN of the TMS320 processor, a crystal enables the internal oscillator. Crystal specification requirements are listed below.

Load capacitance = 20 pF Series resistance = 30 ohm Power dissipation = 1 mW

Vendors of crystals suitable for use with TMS320 devices are listed below.

RXD, Inc. Norfolk, NB (800) 228–8108

N.E.L. Frequency Controls, Inc. Burlington, WI (414) 763–3591

CTS Knight, Inc. Contact the local distributor.

ROM Codes

Figure G–1. TMS320 ROM Code Flowchart



ROM Codes



Device and Development Support Tool Nomenclature

Note:

Predictions show that prototype devices (TMX or TMP) will have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices *not* be used in any production system, because their expected end-use failure rate is still undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, N, FN, or GB) and temperature range (for example, L). Figure H–1 provides a legend for reading the complete device name for any TMS320 family member.

Figure H–2 provides a legend for reading the part number for any TMS320 hardware or software development tool.

Figure H–2. TMS320 Development Tool Nomenclature



† Software only.

+ Hardware only.

Device and Development Support Tool Nomenclature

1 1 1 1 ata

circular buffer, 1-6, 4-11, 4-12, 4-13, 6-17, 6-26, 6-27, 7-12-7-14 **CLKOUT1, 2-6** CLKR, 2-8 CLKR pins, 5-18 CLKX, 2-8 CLKX pins, 5-18 clock option, 1-7 computed GOTO, 3-30 configuration, multiprocessor, E-8 context save, 5-7 context switching, 1-7 convolution, 1-11, 3-2, 3-21 CPU, 1-1 CPU registers, 1-8, 3-34 crystals, F-4 cycle timings (instructions), C-9, C-10, C-11

D

data bus (D15-D0), 2-3, 2-4 data memory, 1-4, 1-8, 1-9, 2-5, 3-2, 3-3, 3-4, 3-6, 3-7, 3-8, 3-9, 3-10, 3-11, 3-13, 3-16, 3-17, 3-20, 3-21, 3-22, 3-24, 3-25, 3-29, 3-34, 3-38, 3-41, 3-43, 3-52, 3-53, 3-57 data memory page pointer (DP), 3-11, 6-20, 6-21, 7-2 data pointer, 3-11 data receive register (DRR), 5-3 data transmit register (DXR), 5-3 decode (pipeline), 3-17, 3-34, 3-35 delayed branches, 7-18 design, considerations, E-1 development tool nomenclature, H-4 development tools, TMS320C5x, D-1 device nomenclature, H-3 direct addressing mode, 3-11, 3-12, 3-15, 4-2-4-4, 4-11, 4-108, 4-110, 4-112, 4-114, 4-116, 4-178 direct memory access (DMA), 6-31, 6-36-6-39 divide-by-one clock, 1-7, A-12, C-7 division, 5-23 DMOV, 3-21, 3-29, 3-43 DR, 2-2, 2-8 DS, 2-2 DX, 2-2, 2-8

dynamic programming, 7-42-7-54



echo cancellation, 1-11 electrical specifications, A-1 emulation timing calculations, E-11 emulator, XDS510, D-7 emulator (XDS), D-8 extended-precision arithmetic, 3-24, 3-25, 3-29 external flag (XF) timing, A-18 external memory interface, C-8



Fast Fourier Transforms (FFT), 1-11 filtering, 1-11, 3-2, 3-21 filters FIR, 7-12 IIR, 7-40—7-42 finite impulse response (FIR) filters, 7-39 floating-point arithmetic, 7-31—7-35 format bit (FO), 5-8, 5-16, 5-17, 5-20, 5-25 four-level pipeline, 3-34, 3-35 Fourier transforms, 1-11, 7-45—7-54 FSX, 2-2, 2-9 functional block diagram, 3-3, 3-4

G

global memory, 6-31---6-33 global memory allocation register (GREG), 3-6, 3-7, 3-10, 3-54, 6-18, 6-31, 6-32, 6-33 graphics, 1-11, 6-37

Н

hardware development tools, D-7 hardware multiplier, 3-27 hardware stack, 1-6, 3-2, 3-9, 3-30, 3-59 Harvard architecture, 1-4 header, E-2 header signals, E-2 high level language (HLL) debugger, D-5 HOLD, 3-40, 3-51, 3-54, 3-55, 3-57, 3-58, 3-60 hold function, 3-58 multiple processors, 6-32 multiplication, 7-10---7-20 multiplier, 1-6, 3-2, 3-3, 3-22, 3-24, 3-27, 3-28 multiprocessing, 6-31, 6-36

0

on-chip memory, 1-3, 1-4, 1-5, 1-8, 3-21, 3-39, 3-57 on-chip program ROM, 1-6 on-chip RAM, 3-21, 3-42 on-chip RAM configuration control bit (CNF), 6-5, 6-13 on-chip ROM, G-1 overflow flag (OV), 3-25 overflow mode (OVM), 3-25 overflow saturation mode, 3-25

Ρ

Parallel Logic Unit (PLU), 4-174, 4-210 parallel logic unit (PLU), 1-6, 1-7, 5-16, 5-17, 6-16, 6-18, 6-19, 7-1, 7-7, C-9, C-10 period register (PRD), 5-8, 5-28, 5-29 PFC, 3-7, 3-8 pin assignments, 2-2 pinouts, 2-2, A-2-A-6 pipeline operation, 3-30, 3-34 PMST, 3-37, 3-38, 3-47, 3-49, 4-6, 4-8, 4-11, 4-34, 4-51, 4-71, 5-4, 5-7, 6-5, 6-7, 6-9, 6-13, 6-18, 6-27, 7-2, 7-4 power-down mode, 3-51 prefetch counter, 3-8 product register (PR), 3-2, 3-16, 3-22, 3-24, 3-27, 5-7 program address bus (PAB), 3-30 program bus, 3-3, 3-29, 3-52 program counter, 3-2, 3-11, 3-30, 3-54, 3-59 program counter (PC), C-8 program execution, 6-40, 7-2 program memory, 1-4, 1-8, 1-9, 3-2, 3-11, 3-21, 3-30, 3-55 protocol, bus, E-3

R

R/W, 2-2, 2-4 RAM. 1-8. 6-1 See also memory RAM overlay bit, 6-13 RAM overlay bit (OVLY), 7-38 READY, 2-2, 2-4 registers auxiliary, 1-6, 3-5, 3-16-3-21, 6-16 memory-mapped, 3-10, 5-2-5-4 peripheral, 5-2, 5-3 repeat counter (RPTC), 3-30, 3-34, 3-42, 3-55, 5-2 reset (RS), 3-20, 3-25, 3-30, 3-42, 3-54, 3-60, C-6, C-12 right shift, 3-25, 3-27, 3-28 robotics, 1-11 ROM code flow, G-2 ROM code media, G-3 ROM codes, 1-8, G-1

S

scaling, 1-7 scaling shifter, 3-2, 3-22, 3-24, 3-26 serial port, 1-7, 1-9, 3-51, 3-54, C-6, C-7, C-9, C-10, C-12 serial port timing, A-21, A-22, A-23, A-24, A-25 shadow registers, 1-6, 4-144, 7-4 shift modes, 3-27, 3-28 shifters, 3-22, 3-24 accumulator, 3-2, 3-16, 3-22, 3-24, 3-25, 3-26 scaling shifter, 3-2, 3-22, 3-24, 3-26 sign-extension mode bit (SXM), 3-2, 3-24, 3-27 signal descriptions, 2-1-2-10, A-2-A-6 single-instruction repeat (RPT) loops, 7-15-7-17 sockets, F-3 software development system (SWDS), C-13, D-7 software development tools, D-3 software stack, 7-6 software stack operation, 7-6-7-7 software wait states, 6-19, 6-34, C-8, C-12 specifications, A-1 square root example, 7-18 stack, 1-6, 3-2, 3-30, 3-34, 3-38, 3-59, 5-7

.
TI North American Sales Offices

ALABAMA: Huntsville: (205) 837-7530 ARIZONA: Phoenix: (602) 995-1007 Anizova, Privena, (714) 660-1200 Roseville: (916) 786-9208 San Diego: (619) 278-9601 Santa Clara: (408) 980-9000 Woodland Hills: (818) 704-8100 COLORADO: Aurora: (303) 368-8000 CONNECTICUT: Wallingford: (203) 269-0074 FLORIDA: Altamonte Springs: (407) 260-2116 Fort Lauderdale: (305) 973-8502 Tampa: (813) 882-0017 GEORGIA: Norcross: (404) 662-7900 ILLINOIS: Arlington Heights: (708) 640-3000 INDIANA: Carmel: (317) 573-6400 Fort Wayne: (219) 482-3311 IOWA: Cedar Rapids: (319) 395-9551 KANSAS: Overland Park: (913) 451-4511 MARYLAND: Columbia: (301) 964-2003 MASSACHUSETTS: Waltham: (617) 895-9100 MICHIGAN: Farmington Hills: (313) 553-1500 Grand Rapids: (616) 957-4202 MINNESOTA: Eden Prairie: (612) 828-9300 MISSOURI: St. Louis: (314) 821-8400 NEW JERSEY: Iselin: (201) 750-1050 NEW MEXICO: Albuquerque: (505) 291-0495 NEW YORK: East Syracuse: (315) 463-9291 Fishkill: (914) 897-2900 Melville: (516) 455-6600 Pittsford: (716) 385-6770 NORTH CAROLINA: Charlotte: (704) 527-0930 Raleigh: (919) 876-2725 OHIO: Beachwood: (216) 464-6100 Beavercreek: (513) 427-6200 OREGON: Beaverton: (503) 643-6758 PENNSYLVANIA: Blue Bell: (215) 825-9500 PUERTO RICO: Hato Rev: (809) 753-8700 TEXAS: Austin: (512) 250-7655 Dallas: (214) 917-1264 Houston: (713) 778-6592 UTAH: Salt Lake City: (801) 466-8973 WASHINGTON: Redmond: (206) 881-3080 WISCONSIN: Waukesha: (414) 798-1001 CANADA: Nepean: (613) 726-1970 Richmond Hill: (416) 884-9181 St. Laurent: (514) 335-8392

TI Regional Technology Centers

CALIFORNIA: Irvine: (714) 660-8140 Santa Clara: (408) 748-2220 GEORGIA: Norcross: (404) 662-7950 ILLINOIS: Arlington Heights: (708) 640-2909 INDIANA: Indianapolis: (317) 573-6400 MASSACHUSETTS: Waltham: (617) 895-9196 MEXICO: Mexico City: 491-70834 MINNESOTA: Minneapolis: (612) 828-9300 TEXAS: Dallas: (214) 917-3881 CANADA: Nepean: (613) 726-1970



TI Authorized North American Distributors

Alliance Electronics, Inc. (military product only) Almac Electronics Arrow/Kierulff Electronics Group Arrow (Canada) Future Electronics (Canada) GRS Electronics Co., Inc. Hall-Mark Electronics Lex Electronics Marshall Industries Newark Electronics Wyle Laboratories Zeus Components Rochester Electronics, Inc. (obsolete product only (508) 462-9332)

TI Distributors

ALABAMA: Arrow/Kierulff (205) 837-6955; Hall-Mark (205) 837-8700; Marshall (205) 881-9235; Lex (205) 895-0480.

ARIZONA: Arrow/Kierulff (602) 437-0750; Hall-Mark (602) 437-1200; Marshall (602) 496-0290; Lex (602) 431-0030; Wyle (602) 437-2088.

437-2088. CALIFORNIA: Los Angeles/Orange County: Arrow/Kierulff (818) 701-7500, (714) 838-5422; Hall-Mark (818) 773-4500, (714) 727-6000; Marshall (818) 407-4100, (714) 458-5301; Lex (818) 880-9686, (714) 863-90200; Wyle (818) 880-9000, (714) 863-9953; Zeus (714) 921-9000, (818) 889-3838;

Sacramento: Hall-Mark (916) 624-9781; Marshall (916) 635-9700; Lex (916) 364-0230; Wyle (916) 638-5282;

San Diego: Arrow/Kierulff (619) 565-4800; Hall-Mark (619) 268-1201; Marshall (619) 578-9600; Lex (619) 495-0015; Wyle (619) 565-9171; Zeus (619) 277-9681;

San Francisco Bay Area: Arrow/Kierulff (408) 441-9700; Hall-Mark (408) 432-4000; Marshall (408) 942-4600; Lex (408) 432-7171; Wyle (408) 727-2500; Zeus (408) 629-4789.

COLORADO: Arrow/Kierulff (303) 373-5616; Hall-Mark (303) 790-1662; Marshall (303) 451-8383; Lex (303) 799-0258; Wyle (303) 457-9953

CONNECTICUT: Arrow/Kierulff (203) 265-7741; Hall-Mark (203) 271-2844; Marshall (203) 265-3822; Lex (203) 264-4700.

FLORIDA: Fort Lauderdale: Arrow/Kierulff (305) 429-8200; Hall-Mark (305) 971-9280; Marshall (305) 977-4880; Lex (305) 977-7511; Orlando: Arrow/Keulf (407) 333-9300; Hall-Mark (407) 830-5855; Marshall (407) 767-8585; Lex (407) 331-7555; Zeus (407) 365-3000

Tampa: Hall-Mark (813) 541-7440: Marshall (813) 573-1399; Lex (813) 541-5100. GEORGIA: Arrow/Kierulff (404) 497-1300; GEOMGIA: Arrow/Kieruliii (404) 497-1300; Hall-Mark (404) 623-4400; Marshall (404) 923-5750; Lex (404) 449-9170. ILLINOIS: Arrow/Kierulif (708) 250-0500; Hall-Mark (708) 860-3800; Marshall (708) 490-0155; Newark (312)784-5100; Lex (708) 290-9898

330-2888

INDIANA: Arrow/Kierulff (317) 299-2071; Hall-Mark (317) 872-8875; Marshall (317) 297-0483; Lex (317) 843-1050.



IOWA: Arrow/Kierulff (319) 395-7230; Lex (319) 373-1417

KANSAS: Arrow/Kierulff (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121; Lex (913) 492-2922.

MARYLAND: Arrow/Kierulff (301) 995-6002; Hall-Mark (301) 988-9800; Marshall (301) 622-1118; Lex (301) 596-7800; Zeus (301) 997-1118

MASSACHUSETTS: Arrow/Kierulff (508) 658-0900; Hall-Mark (508) 667-0902; Marshall (508) 658-0810; Lex (508) 694-9100; Wyle (617) 272-7300; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow/Kierulff (313) 462-2290; Hall-Mark (313) 462-1205; Marshall (313) 525-5850; Newark (313) 967-0600; Lex (313) 525-8100;

Grand Rapids: Arrow/Kierulff (616) 243-0912. MINNESOTA: Arrow/Kierulff (612) 830-1800; Hall-Mark (612) 941-2600; Marshall (612) 559-2211; Lex (612) 941-5280.

MISSOURI: Arrow/Kierulff (314) 567-6888; Hall-Mark (314) 291-5350; Marshall (314) 291-4650; Lex (314) 739-0526.

NEW HAMPSHIRE: Lex (800) 833-3557. NEW JERSEY: Arrow/Keufif (201) 538-0900, (609) 596-8000; GRS (609) 964-8560; Hall-Mark (201) 515-3000, (609) 235-1900; Marshall (201) 882-0320, (609) 234-9100; Lex (201) 227-7880, (609) 273-7900.

NEW MEXICO: Alliance (505) 292-3360. NEW YORK: Long Island: Arrow/Kierulff (516) 231-1000; Hall-Mark (516) 737-0600; Marshall (516) 273-2424; Lex (516) 231-2500; Zeus (914) 937-7400:

Rochester: Arrow/Kierulff (716) 427-0300; Hall-Mark (716) 425-3300; Marshall (716) 235-7620; Lex (716) 383-8020;

Syracuse: Marshall (607) 798-1611 NORTH CAROLINA: Arrow/Kienulff (919) 876-3132; (919) 725-8711; Hall-Mark (919) 872-0712; Marshall (919) 878-9882; Lex (919) 876-0000

OHIO: Cleveland: Arrow/Kierulff (216) 248-3990; Hall-Mark (216) 349-4632; Marshall (216) 248-1788; Lex (216) 464-2970; Columbus: Hall-Mark (614) 888-3313;

Dayton: Arrow/Kierulff (513) 435-5563; Marshall (513) 898-4480; Lex (513) 439-1800; Zeus (513) 293-6162.

Do OKLAHOMA: Arrow/Kierulff (918) 252-7537; Hall-Mark (918) 254-6110; Lex (918) 622-8000. OREGON: Almac (503) 629-8090; Arrow/Kieruliff (503) 627-7667; Marshall (503) 644-5050; Wyle (503) 643-7900.

PENNSYLVANIA: Arrow/Kierulff (215) 928-1800; GRS (215) 922-7037; Marshall (412) 788-0441; Lex (412) 963-6804.

TEXAS: Austin: Arrow/Kierulff (512) 835-4180; Hall-Mark (512) 258-8848; Lex (512) 339-0088; Wyle (512) 345-8853;

Dallas: Arrow/Kierulff (214) 380-6464; Hall-Mark (214) 553-4300; Marshall (214) 235-5200; Lex (214) 247-6300; Wyle (214) 235-9953; Zeus (214) 783-7010;

Houston: Arrow/Kierulff (713) 530-4700; Hali-Mark (713) 781-6100; Marshall (713) 895-9200; Lex (713) 784-3600; Wyle (713) 879-9953

UTAH: Arrow/Kierulff (801) 973-6913; Marshall (801) 485-1551; Wyle (801) 974-9953. WASHINGTON: Almac (206) 643-9992, (509) 924-9500; Arrow/Kierulff (206) 643-4800; Marshall (206) 486-5747; Wyle (206) 881-1150.

WISCONSIN: Arrow/Kierulff (414) 792-0150; Hall-Mark (414) 797-7844; Marshall (414) 797-8400; Lex (414) 784-9451.

CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858; Montreal: Arrow Canada (514) 735-5511; Future (514) 694-7710; Marshall (514) 694-8142; Ottawa: Arrow Canada (613) 226-6903; Future

(613) 820-8313; Quebec City: Arrow Canada (418) 871-7500; Toronto: Arrow Canada (416) 670-7769; Future (416) 612-9200; Marshall (416)458-8046;

Vancouver: Arrow Canada (604) 421-2333; Future (604) 294-1166.

