# TMS320C25 User's Guide Preliminary

## Digital Signal Processor Products



## TMS320C25 User's Guide

## **Digital Signal Processor Products**

Preliminary



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

## Contents

Sect	tion	Page
<b>1</b> 1.1 1.2 1.3 1.4 1.5	Introduction         General Description         Typical Applications         Key Features         How To Use This Manual         References	<b>1-1</b> 1-2 1-4 1-5 1-6 1-7
<b>2</b> 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9	Architectural Overview         Functional Block Diagram         Pinout and Signal Descriptions         Memory         Central Arithmetic Logic Unit (CALU)         System Control         I/O Interface         System Configurations         Addressing Modes and Instructions         Development Support	<b>2-1</b> 2-3 2-7 2-10 2-11 2-12 2-12 2-15 2-22
<b>3</b> 3.1 3.2.1 3.2.3 3.2.4 3.2.5 3.2.4 3.2.5 3.2.6 3.2.7 3.3.1 3.3.4 3.4.5 3.5.1 3.5.4 3.5.1 3.5.3 3.5.4 3.6.2 3.5.4 3.6.2 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.1 3.7.5 3.7.1 3.7.5	On-Chip Data RAM Blocks         Memory Maps         Memory-Mapped Registers         Auxiliary Registers         Auxiliary Registers         Addressing Modes         Memory-to-Memory Moves         Central Arithmetic Logic Unit (CALU)         Scaling Shifter         ALU and Accumulator         Multiplier, T and P Registers         System Control         Program Counter and Related Hardware         Reset         Status Registers         Timer Operation         Repeat Counter         Powerdown Mode         External Memory and I/O Interface         Memory Combinations         Internal Clock Timing Relationships         External Read Cycle         External Write Cycle         Interrupt Operation         External Interrupt Interface         Serial Port         Burst-Mode Operation	3-7 3-9 3-12 3-13 3-14 3-15 3-16 3-16 3-18 3-21 3-26 3-26 3-26 3-26 3-27 3-28 3-28 3-31 3-31 3-31 3-35 3-38
3.7.2 3.7.3 3.7.4 3.8	Continuous-Mode Operation Without Frame Sync Pulses	3-40 3-41 3-43 3-44

3.8.1 3.8.2 3.8.3	2 Global Memory		3-45 3-45 3-47
3.9 3.9.1		• • • •	3-49 3-49
3.9.2	2 External Flag Output		3-50
4	Assembly Language Instructions		4-1
4.1	Memory Addressing Modes		4-2
4.1.1			4-2
4.1.2	2 Indirect Addressing Mode		4-3
4.1.3	3 Immediate Addressing Mode		4-7
4.2	Instruction Set	• • • • ·	4-8
4.2.1	Symbols and Abbreviations		4-8
4.2.2			4-9
4.3	Individual Instruction Descriptions		4-13
5	Software Applications		5-1
5.1	Processor Initialization		5-2
5.2	Program Control		5-4
5.2.1	Subroutines		5-4
5.2.2	2 Software Stack		5-6
5.2.3	3 Timer Operation		5-7
5.2.4			5-8
5.2.5			5-9
5.3	Interrupt Service Routine		5-11
5.3.1			5-11
5.3.2			5-14
5.4	Memory Management		5-15
5.4.1			5-15
5.4.2			5-17
5.4.3			5-20
5.5	Fundamental Logical and Arithmetic Operations		5-23
5.5.1			5-23
5.5.2			5-24
	Advanced Arithmetic Operations		5-25
5.6.1	•		5-25
5.6.2			5-26
5.6.3			5-26
5.6.4	•		
			5-28
5.6.5			5-32
5.6.6			5-35
5.6.7	$\mathbf{O}$		5-37
5.6.8			5-38
5.7	Application-Oriented Operations		5-42
5.7.1			5-42
5.7.2			5-43
5.7.3	3 Fast Fourier Transforms (FFT)		5-46
6	Hardware Applications		6-1
6.1	External Local Memory Interface		6-2
6.2	Wait States		6-3
6.3	Direct Memory Access		6-4
6.4	Global Memory		6-6
6.5	Codec Interface		6-7
6.6	I/O Ports		6-8

÷

	Assembler Directives
7.1	Creation of TMS320C25 Source Code
7.1.1	Label Field
7.1.2	Command Field
7.1.3	Operand Field
7.1.4	Comment Field
7.2	Symbols
7.2.1	Predefined Symbols
7.3	Constants
7.3.1	Decimal Integer Constants
7.3.2	Binary Integer Constants
7.3.3	Hexadecimal Integer Constants
7.3.4	Character Constants
7.3.5	Assembly-Time Constants
	Character Strings
7.5.1	Arithmetic Operators in Expressions
7.5.2	Parentheses in Expressions
7.5.3	Well-Defined Expressions
7.5.4	Absolute and Relocatable Symbols in Expressions
7.5.5	Externally Referenced Symbols in Expressions
	Assembler Directives
7.6.1	Directives That Affect the Location Counter
7.6.2	Directives That Affect Assembler Output
7.6.3	Directives That Initialize Constants
7.6.4	Directives That Provide Linkage Between Programs
7.6.5	
	Individual Directive Descriptions
7.8	Source Listing Format
	Object Code
7.9.1	Object Code Format
7.9.2	Changing Object Code
7.10	Cross-Reference Listing
7.11	Assembler Error Messages
8	Assembler Macros
	Macro Definitions
8.1.1	Sample Macros
	Strings
	Constants
	Variables
8.5.1	Parameters
8.5.2	Macro Symbol Table (MST)
8.5.3	
8.6.1	
8.6.2	
8.6.3	
	Keywords
8.7.1	Symbol Attribute Component Keywords
8.7.2	Parameter Attribute Component Keywords
	Verb Statements
8.8.1	\$ASG (Value Assignment Verb)
8.8.2	\$ELSE (Alternate Else Verb)
8.8.3	\$END (Macro Definition Termination Verb)
8.8.4	\$ENDIF (IF Termination Verb)
8.8.5	\$IF (Conditional If Verb)

8.9 8 10	Model Statements Macro Examples																					8-17 8-18
8.10																						8-18
8.10																						8-19
8.10	.3 FACT (Factorial Macro	)				,			÷													
	Macro Error Messages																					
••••			•		•		•	 	•	 -	•	 •			•	 -	•	·		Ċ,	•	
9	Link Editor																					9-1
9.1	Description							 														9-2
9.2	Program Definition																					9-2
9.3	Link Editor Files																					9-3
9.3.1								 •	•	 									• •		•	9-3
9.3.2																						
9.3.3	Libraries															 •						9-4
9.3.4																						9-4
9.3.5	Listing File																					9-4
9.4	Linker Commands																					9-5
9.4.1	Entering a Command												•									9-5
9.4.2																						9-5
9.4.3																						9-7
9.5	Linking Examples																					9-36
9.5.1																						9-39
9.5.2																						9-41
9.5.3																						9-43
9.5.4																						9-47
9.6	Link Editor Error Messages	;	•		•			 •	•	 •	•	 •	•	 •	•		•	•		÷	•	9-50
A B C D E	TMS320C25 Data Sheet TMS32020 Data Sheet TMS320C10 Data Sheet TMS32020/TMS320C25 TMS320C25 Instruction TMS320C25 Development	t Sys Cy	cle	Ti	m	ing	js															A-1 B-1 C-1 D-1 E-1 F-1

## Illustrations

### Figure

-

1-1.	TMS320C25 Digital Signal Processor	1-3
2-1.	TMS320C25 Block Diagram	
2-2.	TMS320C25 Pin Assignments	
2-3.	TMS320C25 Memory Maps	2.2
2-3. 2-4.	A Minimum Processing System	
	A Minimum Processing System	2-13
2-5.	Global Memory Parallel Processing	2-14
2-6.	Host/Peripheral Coprocessing Using Interface Control Signals	2-15
2-7.	TMS320C25 Development Support	2-22
3-1.	TMS320C25 Block Diagram	3-2
3-2.	On-Chip Data Memory	
3-3.	Memory Maps	3-8
3-4.	Indirect Auxiliary Register Addressing Example	3-10
3-5.	Auxiliary Register File	
3-6.	Methods of Instruction Operand Addressing	3-12
3-7.	Central Arithmetic Logic Unit (CALU)	3-14
3-8.	Examples of Carry Bit Operation	3-15
3-9.	Program Counter and Related Hardware	3,18
	Three-Level Pipeline Operation	
3-10.	Three-Level Fipeline Operation	2 10
	Two-Level Pipeline Operation	
3-12.	Pipeline Operation During BANZ Instruction	3-20
3-13.	Pipeline Operation When Crossing Program Boundaries	3-21
3-14.	Status Register Organization	3-23
3-15.	Timer Block Diagram	3-25
	Four-Phase Clock	
3-17.	Read Cycle Functional Timing	3-29
3-18.	Functional Timing of Write Cycles and Wait States	3-31
	Interrupt Mask Register (IMR)	
	Internal Interrupt Logic Diagram	
	Interrupt Timing Diagram	
3,22	The DRR and DXR Registers	3-36
3-22.	Serial Port Block Diagram	3-37
2 22.	Burst-Mode Serial Port Transmit Operation	2 20
3-25.	Burst-Mode Serial Port Receive Operation	3-39
	Byte-Mode DRR Operation	
	Serial Port Transmit Continuous Operation (FSM=1)	
3-28.	Serial Port Receive Continuous Operation (FSM=1)	3-41
3-29.	Serial Port Transmit Continuous Operation (FSM=0)         Serial Port Receive Continuous Operation (FSM=0)         Continuous Transmit Operation Initialization	3-42
3-30.	Serial Port Receive Continuous Operation (FSM=0)	3-42
3-31.	Continuous Transmit Operation Initialization	3-43
3-32.	Continuous Receive Operation Initialization	3-44
	Synchronization Timing Diagram	
	Global Memory Access Timing	
	Hold Timing Diagram	
	BIO Timing Diagram	
	External Flag Timing Diagram	
4-1.		
	Direct Addressing Block Diagram	
4-2.	Indirect Addressing Block Diagram	4-3
5-1.	On-Chip RAM Configurations	5-18
5-2.	MACD Operation	
5-3.	Execution Time vs. Number of Multiply-Accumulates	
5-4.	Program Memory vs. Number of Multiply-Accumulates	
5-5.	An In-Place DIT FFT with In-Order Outputs and Bit-Reversed Inputs	5-47
5-6.	An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs	
6-1.	Minimal External Program Memory Configuration	6-2

One Wait-State Generator Using MSC	6-4
Direct Memory Access Using a Master-Slave Configuration	0-0
Sample Object Code	7-44
	One Wait-State Memory Access Timing One Wait-State Generator Using MSC Direct Memory Access Using a Master-Slave Configuration Direct Memory Access in a PC Environment Global Memory Communication Codec Interface I/O Port Addressing I/O Port Processor-to-Processor Communication Source Statement Line Example Sample Object Code Cross-Reference Listing Format Source for Module MAIN Source for Module MAIN Source for Module INTRPT Listing File for a Simple Link Listing File for a Simple Link Listing File for a Simple Link Listing and Object Files for a Partial Link Listing and Object Files for Relinking the Partial Link Output Source File for Sequential Library Creation Serial Port System Migration TMS320 Family Development Support TMS320 Nomenclature

Page

## **Tables**

#### Table

1-4
2-5
2-17
2-18
3-3
3-9
3-17
3-23
3-32
4-5
4-5
4-10
5-48
5-54
7-8
7-10
7-11

viii

7-11.	Fatal Error Listing	7-53
	Assembly Information Message Listing	
8-1.	Variable Qualifiers	8-7
8-2.	Variable Qualifiers for Symbol Components	8-8
8-3.	Symbol Attribute Component Keywords	8-10
8-4.	Parameter Attribute Component Keywords	8-11
8-5.	Macro Error Messages	8-20
9-1.	Linker Syntax Symbols	9-5
9-2.	Linker Command Set Summary	9-6
E-1.	TMS320C25 Instructions by Cycle Class	E-1
E-2.	Cycle Timings for Cycle Classes When Not in Repeat Mode	E-2
E-3.	Cycle Timings for Cycle Classes When in Repeat Mode	E-4

ł

x

,

## 1. Introduction

The TMS320C25 Digital Signal Processor is a member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports realtime digital signal processing (DSP) and computation-intensive applications in the areas of telecommunications, modems, speech processing, graphics/image processing, spectrum analysis, audio processing, digital filtering, high-speed control, instrumentation, and numeric processing.

The architectural investment made in the TMS320 family provides the user with a choice of five distinct processors (TMS32010, TMS320C10, TMS32011, TMS32020, TMS320C25) to best support a wide spectrum of DSP applications. Software compatibility is maintained throughout the family to protect the user's investment in the architecture. Each processor has software and hardware tools to facilitate rapid design.

The first processor in the TMS320 family is the TMS32010, a microcomputer with a 32-bit internal Harvard architecture and a 16-bit external interface capable of executing five million instructions per second. The TMS32020 is the next processor in the family with an architecture based on that of the TMS32010. Major architectural changes made on the TMS32020 enable the device to lower system cost and improve throughput by two to three times over the TMS32010 for DSP applications. The TMS32020 instruction set is a superset of that of the TMS32010, thus maintaining software compatibility.

The TMS320C25 is a pin-compatible CMOS version of the TMS32020 with a faster instruction cycle time and the inclusion of additional hardware and software features. The TMS320C25 is completely object code-compatible with the TMS32020 so that TMS32020 programs run unmodified on the TMS320C25. Some of the major enhancements of the TMS320C25 over the TMS32020 are as follows:

- Faster instruction cycle time: 100 ns
- Low-power CMOS technology with powerdown mode
- 4K words of on-chip masked ROM
- Eight auxiliary registers with a dedicated arithmetic unit
- Eight-level hardware stack
- Fully static double-buffered serial port
- Concurrent DMA using an extended hold operation
- Bit-reversed addressing modes for radix-2 FFTs
- Extended-precision arithmetic and adaptive filtering support
- Full-speed operation of MAC/MACD from external memory
- Accumulator carry bit and related instructions

Development tools and applications support are key advantages to using the TMS320C25. Full-speed emulators, software simulators and assemblers, and extensive documentation including over 735 pages of application reports provide for rapid design and development cycles. Texas Instruments regional technology centers, system application engineers, and third-party support are available for DSP education, training, and design.

#### **1.1 General Description**

The TMS320C25 architecture is based upon that of the TMS32020 digital signal processor. The TMS320C25 increases performance of DSP algorithms through a faster instruction cycle time and innovative additions to the TMS320 family architecture. The TMS320C25 is object code-compatible with the TMS32020, thus enabling current TMS32020 programs to run unmodified on the TMS320C25.

Two versions of the TMS320C25 are available to support price and performance requirements for different applications: 100-ns and 125-ns instruction cycle time versions.

The 100-ns instruction cycle time provides double the throughput for existing applications. Since most instructions are capable of executing in a single cycle, the processor is capable of executing ten million instructions per second (10 MIPS). Increased throughput on the TMS320C25 for many DSP applications is attained by means of single-cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, instruction set support for adaptive filtering and extended-precision arithmetic, bit-reversal addressing, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C25 emphasizes overall system speed, communication, and flexibility in processor configuration. Control signals and instructions provide block memory transfers, communication to slower off-chip devices, multiprocessing implementations, and floating-point support.

Two large on-chip data RAM blocks (a total of 544 words), one of which is configurable either as program or data memory, provide increased flexibility in system design. An off-chip 64K-word directly addressable data memory address space is included to facilitate implementations of DSP algorithms. The large on-chip 4K-word masked ROM can be used to cost-reduce systems, thus providing for a true single-chip DSP solution. Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs may also be downloaded from slow external memory to on-chip RAM for full-speed operation. The VLSI implementation of the TMS320C25 incorporates all of these features as well as many others such as a hardware timer, serial port, and block data transfer capabilities.

8.1.5




Figure 1-1. TMS320C25 Digital Signal Processor

#### **1.2 Typical Applications**

The TMS320 family's unique versatility and power offer a new approach to a variety of sophisticated applications. Table 1-1 lists some typical applications of the TMS320 family.

.

GENERAL-PURPOSE DSP	GRAPHICS/IMAGING	INSTRUMENTATION				
Digital Filtering	3-D Rotation	Spectrum Analysis				
Convolution	Robot Vision	Function Generation				
Correlation	Image Transmission/	Pattern Matching				
Hilbert Transforms	Compression	Seismic Processing				
Fast Fourier Transforms	Pattern Recognition	Transient Analysis				
Adaptive Filtering	Image Enhancement	Digital Filtering				
Windowing	Homomorphic Processing	Phase-Locked Loops				
Waveform Generation	Workstations					
	Animation/Digital Map					
VOICE/SPEECH	CONTROL	MILITARY				
Voice Mail	Disk Control	Secure Communications				
Speech Vocoding	Servo Control	Radar Processing				
Speech Recognition	Robot Control	Sonar Processing				
Speaker Verification	Laser Printer Control	Image Processing				
Speech Enhancement	Engine Control	Navigation				
Speech Synthesis	Motor Control	Missile Guidance				
Text to Speech		Radio Frequency Modems				
TELECOMM	JNICATIONS	AUTOMOTIVE				
Echo Cancellation	FAX	Engine Control				
ADPCM Transcoders	Cellular Telephones	Vibration Analysis				
Digital PBXs	Speaker Phones	Antiskid Brakes				
Line Repeaters	Digital Speech	Adaptive Ride Control				
Channel Multiplexing	Interpolation (DSI)	Global Positioning				
1200 to 19200-bps Modems	X.25 Packet Switching	Navigation				
Adaptive Equalizers	Video Conferencing	Voice Commands				
DTMF Encoding/Decoding	Spread Spectrum	Digital Radio				
Data Encryption	Communications	Cellular Telephones				
CONSUMER	INDUSTRIAL	MEDICAL				
Radar Detectors	Robotics	Hearing Aids				
Power Tools	Numeric Control	Patient Monitoring				
Digital Audio/TV	Security Access	Ultrasound Equipment				
Music Synthesizer	Power Line Monitors	Diagnostic Tools				
Educational Toys		Prosthetics				
· · · · · · · · · · · · · · · · · · ·		Fetal Monitors				

-

#### Table 1-1. Typical Applications of the TMS320 Family

Many of the TMS320C25's features, such as single-cycle multiply/accumulate instructions, 32-bit arithmetic unit, large auxiliary register file with a separate arithmetic unit, and large on-chip RAM and ROM, make the device particularly applicable in digital signal processing systems. At the same time, general-purpose applications of the TMS320C25 are greatly enhanced by its large address spaces, on-chip timer, serial port, multiple interrupt structure, provision for external wait states, and multi-processor interface capability.

The flexibility of the TMS320C25 allows it to be configured to satisfy a wide range of system requirements. This allows the device to be applied in systems currently using costly bit-slice processors or custom ICs. Some of the system configurations are:

- A standalone system using 4K words of on-chip ROM and 544 words of on-chip RAM
- Parallel multiprocessing systems with shared global data memory
- Host/peripheral coprocessing using interface control signals.

#### **1.3 Key Features**

The TMS320C25 Digital Signal Processor offers a cost-effective alternative to custom VLSI and bit-slice devices. It has the following significant key features:

- 100-ns instruction cycle time
- 544 words of on-chip data RAM
- 4K words of on-chip masked ROM
- 128K words of data/program space
- Single-cycle multiply/accumulate instructions
- Object code-compatible with the TMS32020
- 16-bit instruction and data words
- 32-bit ALU and accumulator
- 16-bit parallel shifter
- Block moves for efficient data/program management
- Unsigned multiply instruction for extended-precision arithmetic
- Carry bit with associated add and subtract instructions
- Instructions for floating-point operations and adaptive filtering
- Eight auxiliary registers and a dedicated arithmetic unit
- Bit-reversed indexed addressing mode for radix-2 FFTs
- Wait states for communication to slow off-chip memories/peripherals
- Double-buffered static serial port for direct codec interface
- Three external, maskable user interrupts
- Synchronization capability between multiple processors
- On-chip clock generator
- 1.8-micron CMOS technology; single 5-volt supply
- 68-pin plastic leaded chip carrier (PLCC)
  - Two versions available:
    - 40-MHz clock
    - 32-MHz clock
  - Commercial and military versions supported.

#### **1.4 How To Use This Manual**

The purpose of this user's guide is to serve as a reference book for the TMS320C25 Digital Signal Processor. Sections 2 through 6 provide specific information about the architecture and operation of the device, and Sections 7 through 9 describe how to use the macro assembler/linker support software. TMS320C25 electrical specifications and mechanical data can be found in the data sheet (Appendix A).

This user's guide is designed to provide information that assists managers and hardware/software engineers in application development. The Introduction and Architectural Overview sections provide managers with basic information that describes the capabilities of the TMS320C25 for a particular application. The hardware engineer will find the Architectural Overview, Device Operation, and Hardware Applications sections and the Data Sheet and System Migration appendices most helpful. The Assembly Language Instructions, Software Applications, Assembler Directives, Macros, and Link Editor sections and the Instruction Cycle Timings, Development Support, and Software Installation appendices will aid the software engineer.

The following table lists each section and briefly describes the section contents.

- Section 2. <u>Architectural Overview.</u> Brief description of the TMS320C25 hardware components and their functions. Block diagram, pinout of the 68-pin plastic leaded chip carrier (PLCC) package, a table of signal descriptions, and a list of TMS320C25 instructions.
- **Section 3.** <u>Device</u> <u>Operation.</u> TMS320C25 design description, hardware components, and their functions. Functional block diagram and internal hardware summary table.
- **Section 4.** <u>Assembly Language Instructions.</u> Addressing modes and format descriptions. Instruction set summary listed according to function. Alphabetized individual instruction descriptions with examples.
- **Section 5.** <u>Software Applications.</u> Software application examples for the use of various TMS320C25 instruction set features.
- **Section 6.** <u>Hardware Applications.</u> Hardware design techniques and application examples for interfacing to codecs or external memory.
- Section 7. <u>Assembler</u> <u>Directives.</u> Description of assembly language source statement, source listing, and object code format. Individual assembler directive descriptions in alphabetical order. Assembler error diagnostics.
- Section 8. <u>Assembler Macros.</u> Description of macro assembly language elements. Individual macro verb descriptions. Several macro examples given. Macro error diagnostics.
- Section 9. <u>Link Editor.</u> Description of link editor and its files. Individual linker command descriptions in alphabetical order. Examples of simple linking, ROM/RAM partitioning, partial linking, and library creation given. Linker error diagnostics.

Seven appendices are included to provide additional information.

- Appendix A. <u>TMS320C25</u> <u>Data</u> <u>Sheet.</u> Electrical specifications, timing, and mechanical data for the TMS320C25.
- Appendix B. <u>TMS32020</u> <u>Data</u> <u>Sheet.</u> Electrical specifications, timing, and mechanical data for the TMS32020 Digital Signal Processor.

- Appendix C. <u>TMS320C10</u> <u>Data</u> <u>Sheet.</u> Electrical specifications, timing, and mechanical data for the TMS320C10 Digital Signal Processor.
- Appendix D. <u>TMS32020/TMS320C25</u> <u>System</u> <u>Migration.</u> Information for upgrading a TMS32020-based system to a TMS320C25-based system.
- Appendix E. <u>TMS320C25</u> Instruction Cycle Timings. Listing of the number of cycles for an instruction to execute in a given memory configuration.
- Appendix F. <u>TMS320C25</u> <u>Development Support/Part Order Information</u>. Listings of the hardware and software available to support the TMS320C25.
- Appendix G. <u>TMS320C25 Macro Assembler and Link Editor Installation.</u> Series of procedures used to install and verify the TMS320C25 Macro Assembler and Link Editor on a VAX or TI/IBM PC.

#### **1.5 References**

The following reference list contains useful information regarding functions, operations, and applications of digital signal processing. These books also list other references to many useful technical papers. The references are organized into categories of general DSP, speech, image processing, and digital control theory.

#### **General Digital Signal Processing:**

Antoniou, Andreas, *Digital Filters: Analysis and Design*. New York, NY: McGraw-Hill Company, Inc., 1979.

Brigham, E. Oran, *The Fast Fourier Transform*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.

Burrus, C.S. and Parks, T.W., *DFT/FFT and Convolution Algorithms*. New York, NY: John Wiley & Sons, Inc., 1984.

*Digital Signal Processing Applications with the TMS320 Family*, Texas Instruments, 1986.

Gold, Bernard and Rabiner, Lawrence R., *Theory and Application of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Gold, Bernard and Rader, C.M., *Digital Processing of Signals*. New York, NY: McGraw-Hill Company, Inc., 1969.

Hamming, R.W., Digital Filters. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

IEEE ASSP DSP Committee (Editor), *Programs for Digital Signal Processing*. New York, NY: IEEE Press, 1979.

Jackson, Leland B., *Digital Filters and Signal Processing*. Hingham, MA: Kluwer Academic Publishers, 1986.

Morris, L. Robert, *Digital Signal Processing Software*. Ottawa, Canada: Carleton University, 1983.

Oppenheim, Alan V. (Editor), *Applications of Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

Oppenheim, Alan V. and Schafer, R.W., *Digital Signal Processing*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.

Oppenheim, Alan V. and Willsky, A.N. with Young, I.T., *Signals and Systems*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.

Parks, T.W. and Burrus, C.S., *Digital Filter Design*. New York, NY: John Wiley & Sons, Inc., 1986.

#### Speech:

Gray, A.H. and Markel, J.D., *Linear Production of Speech*. New York, NY: Springer-Verlag, 1976.

Jayant, N.S. and Noll, Peter, *Digital Coding of Waveforms*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Papamichalis, Panos, *Practical Approaches to Speech Coding*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1986.

Rabiner, Lawrence R. and Schafer, R.W., *Digital Processing of Speech Signals*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.

#### Image Processing:

Andrews, H.C. and Hunt, B.R., *Digital Image Restoration*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

Gonzales, Rafael C. and Wintz, Paul, *Digital Image Processing*. Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.

Pratt, William K., *Digital Image Processing*. New York, NY: John Wiley & Sons, 1978.

#### **Digital Control Theory:**

Jacquot, R., *Modern Digital Control Systems*. New York, NY: Marcel Dekker, Inc., 1981.

Katz, P., *Digital Control Using Microprocessors*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.

Kuo, B.C., *Digital Control Systems*. New York, NY: Holt, Reinholt and Winston, Inc., 1980.

Moroney, P., *Issues in the Implementation of Digital Feedback Compensators*. Cambridge, MA: The MIT Press, 1983.

Phillips, C. and Nagle, H., *Digital Control System Analysis and Design*. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

### 2. Architectural Overview

The TMS320C25 high-performance digital signal processor implements a singleaccumulator, Harvard-type architecture in which program and data memory reside in separate address spaces. This allows a full overlap of instruction fetch and execution. Instructions are included to provide data transfers between the two spaces. Externally, the program and data memory spaces are multiplexed over the same bus so as to maximize the address range for both spaces while minimizing the pin count of the device. Internally, the TMS320C25 architecture maximizes processing power by maintaining two separate bus structures, program and data, for full-speed execution. Increased flexibility in system design is provided by two large on-chip data RAM blocks, one of which is configurable either as program or data memory.

The TMS320C25 incorporates a separate level of pipelining for instruction decoding. The instruction fetch-decode-execute pipeline is essentially invisible to the user, except in some cases where the pipeline must be broken (such as for branch instructions). In this case, the instructions will have slightly different timing characteristics than the TMS32020. Other instructions, such as those that operate with external data memory, have improved cycle timings compared to the TMS32020. The device executes the majority of its instructions in a single machine cycle when sufficiently fast memory is utilized. The device may also communicate to slower off-chip memories or peripherals by utilizing the READY signal. In those cases, the instructions become multicycle.

The major topics discussed in this section are as follows:

- Functional Block Diagram (Section 2.1 on page 2-3)
- Pinout and Signal Descriptions (Section 2.2 on page 2-3)
- Memory (Section 2.3 on page 2-7)
- Central Arithmetic Logic Unit (CALU) (Section 2.4 on page 2-10)
- System Control (Section 2.5 on page 2-11)
- I/O Interface (Section 2.6 on page 2-12)
- System Configurations (Section 2.7 on page 2-12)
- Addressing Modes and Instructions (Section 2.8 on page 2-15)
- Development Support (Section 2.9 on page 2-22)




Figure 2-1. TMS320C25 Block Diagram

#### 2.1 Functional Block Diagram

The functional block diagram of the TMS320C25, shown in Figure 2-1, outlines the principal blocks and data paths within the processor. The diagram also shows all of the TMS320C25 interface pins.

The TMS320C25 architecture is built around two major buses: the program bus and the data bus. The program bus carries the instruction code and immediate operands from program memory. The data bus interconnects various elements, such as the Central Arithmetic Logic Unit (CALU) and the auxiliary register file, to the data RAM. Together, the program and data buses can carry data from on-chip data RAM and internal or external program memory to the multiplier in a single cycle for multiply/accumulate operations.

The TMS320C25 has a high degree of parallelism; e.g., while the data is being operated upon by the CALU, arithmetic operations may also be implemented in the Auxiliary Register Arithmetic Unit (ARAU). Such parallelism results in a powerful set of arithmetic, logic, and bit-manipulation operations that may all be performed in a single machine cycle.

#### 2.2 Pinout and Signal Descriptions

The TMS320C25 is packaged in a 68-pin plastic leaded chip carrier (PLCC). The electrical specifications and mechanical data are given in Appendix A, the TMS320C25 Data Sheet. Figure 2-2 shows a pinout of the TMS320C25 PLCC package. Table 2-1 lists each TMS320C25 signal, its pin location, function, and input, output, or high-impedance state (I/O/Z). The signals in Table 2-1 are grouped according to function and alphabetized within that grouping.

Adaptor sockets are commercially available to convert a TMS320C25 PLCC package to a TMS32020-like 68-pin grid array (PGA) footprint, thus maintaining plug-in compatibility.




Figure 2-2. TMS320C25 Pin Assignments

SIGNAL	PIN	I/O/Z†	DESCRIPTION
			ADDRESS/DATA BUSES
A15 MSB A14 A13	43 42 41	0/Z	Parallel address bus A15 (MSB) through A0 (LSB). Multiplexed to address external data/program memory or I/O. Placed in high-impedance state in the hold mode.
A12 A11 A10	40 39 38 37		
A9 A8 A7 A6	36 34 33		
A5 A4 A3	32 31 30		
A2 A1 A0 LSB	29 28 26		
D15 MSB D14 D13 D12 D11 D10	2 3 4 5 6 7	1/0/Z	Parallel data bus D15 (MSB) through D0 (LSB). Multiplexed to transfer data between the TMS320C25 and external data/program memory or I/O devices. Placed in high- impedance state when not outputting or when RS or HOLD is asserted.
D9 D8 D7 D6 D5	8 9 11 12 13		
D4 D3 D2 D1 D0 LSB	14 15 16 17 18		
			INTERFACE CONTROL SIGNALS
DS PS IS	45 47 46	O/Z	Data, program, and I/O space select signals. Always high unless low level asserted for communicating to a particular external space. Placed in high-impedance state in the hold mode.
READY	66	I	Data ready input. Indicates that an external device is prepared for the bus transaction to be completed. If the device is not ready (READY = 0), the TMS320C25 waits one cycle and checks READY again. READY also indicates a bus grant to an external device after a $\overline{BR}$ (bus request) signal.
R/₩	48	O/Z	Read/write signal. Indicates transfer direction when communicating to an external device. Normally in read mode (high), unless low level asserted for performing a write operation. Placed in high-impedance state in the hold mode.
STRB	49	O/Z	Strobe signal. Always high unless asserted low to indicate an external bus cycle. Placed in high-impedance state in the hold mode.
			MULTIPROCESSING SIGNALS
BR	50	0	Bus request signal. Asserted when the TMS320C25 requires access to an external global data memory space. READY is asserted to the device when the bus is available and the global data memory is available for the bus transaction.
HOLD	67	I	Hold input. When asserted, the TMS320C25 places the data, address, and control lines in the high-impedance state.
HOLDA	55	0	Hold acknowledge signal. Indicates that the TMS320C25 has gone into the hold mode and that an external processor may access the local external memory of the TMS320C25.
SYNC	19	1	Synchronization input. Allows clock synchronization of two or more TMS320C25s. SYNC is an active-low signal and must be asserted on the rising edge of CLKIN.

Table 2-1. TMS320C25 Signal Descrip	ptions
-------------------------------------	--------

† Input/Output/High-impedance state

s.

SIGNAL	PIN	I/O/Z†	DESCRIPTION
			INTERRUPT AND MISCELLANEOUS SIGNALS
BIO	68	I	Branch control input. Polled by BIOZ instruction. If low, the TMS320C25 executes a branch. This signal must be active during the BIOZ instruction fetch.
IACK	60	0	Interrupt acknowledge signal. Output is only valid while CLKOUT1 is low. Indicates receipt of an interrupt and that the program is branching to the interrupt-vector location indicated by A15-A0.
INT2 INT1 INT0	22 21 20	Ι	External user interrupt inputs. Prioritized and maskable by the interrupt mask register and the interrupt mode bit.
MP/MC	1	I	Microprocessor/microcomputer mode select pin. When asserted low, the pin causes the internal ROM to be mapped into the lower 4K words of the program memory map.
MSC	59	0	Microstate complete signal. Asserted low and valid only during CLKOUT1 low when the TMS320C25 has just completed a memory operation, such as an instruction fetch or a data memory read/write. MSC can be used to generate a one wait-state READY signal for slow memory.
RS	65	1	Reset input. Causes the TMS320C25 to terminate execution and forces the program counter to zero. When brought to a high level, execution begins at location zero of program memory. RS affects various registers and status bits.
XF	56	0	External flag output (latched software-programmable signal). Used for signalling other processors in multiprocessor configurations or as a general-purpose output pin.
			SUPPLY/OSCILLATOR SIGNALS
CLKOUT1	58	0	Master clock output signal (CLKIN frequency/4). Rises at the beginning of quarter-phase 3 (Q3) and falls at the beginning of quarter-phase 1 (Q1).
CLKOUT2	57	0	A second clock output signal. Rises at the beginning of quarter-phase 2 (Q2) and falls at beginning of quarter-phase 4 (Q4).
V <sub>CC</sub>	23 35 61 62	Ι	Four 5-V supply pins, tied together externally.
V <sub>SS</sub>	10 27 44	I	Three ground pins, tied together externally.
X1	51	0	Output pin from the internal oscillator for the crystal. If a crystal is not used, this pin should be left unconnected.
X2/CLKIN	52	. 1	Input pin to the internal oscillator from the crystal. If a crystal is not used, a clock may be input to the device on this pin.
			SERIAL PORT SIGNALS
CLKR	64	I	Receive clock input. External clock signal for clocking data from the DR (data receive) pin into the RSR (serial port receive shift register). Must be present during serial port transfers.
CLKX	63		Transmit clock input. External clock signal for clocking data from the XSR (serial port transmit shift register) to the DX (data transmit) pin. Must be present during serial port transfers.
DR	24	I	Serial data receive input. Serial data is received in the RSR (serial port receive shift register) via the DR pin.
DX	54	O/Z	Serial data transmit output. Serial data transmitted from the XSR (serial port transmit shift register) via the DX pin. Placed in high-impedance state when not transmitting.
FSR	25	1	Frame synchronization pulse for receive input. The falling edge of the FSR pulse initiates the data-receive process by gating the clock for receive (CLKR) input to the DRR (serial port data receive register), and beginning the clocking of the RSR.
FSX	53	1/0	Frame synchronization pulse for transmit input/output. The falling edge of the FSX pulse initiates the data-transmit process by gating the clock for transmit (CLKX) input to the shift register associated with DXR (serial port data transmit register), and beginning the clocking of the XSR. The FSX is normally an input, but this pin is an output when the TXM in the status register is set to 1.

Table 2-1. TMS320C25 Signal Descriptions (Concluded)

<sup>†</sup> Input/Output/High-impedance state

Â


#### 2.3 Memory

The TMS320C25 provides a total of 544 16-bit words of on-chip data RAM, which is divided into three separate blocks (B0, B1, and B2). Of the 544 words, 256 words (block B0) are configurable as either data or program memory by CNFD or CNFP instructions provided for that purpose; 288 words (blocks B1 and B2) are always data memory. A data memory size of 544 words allows the TMS320C25 to handle a data array of 512 words while still leaving 32 locations for intermediate storage. The TMS320C25 provides 64K words of off-chip directly addressable data memory space.

The TMS320C25 is equipped with a 4096-word on-chip ROM that can be maskprogrammed at the factory with a customer's program. The ROM may be mapped in or out of the TMS320C25's memory space by an external pin on the device, MicroProcessor/MicroComputer select (MP/MC). This permits the designer to accelerate time-to-market with a TMS320C25-based product by using external ROM, and cost-reducing it later with the large 4K internal ROM on the device without any PC-board redesign. The TMS320C25 provides 64K words of off-chip program memory space in which programs can be executed at full speed with sufficiently fast memory or with wait states inserted for slower memories. Block B0 may also be used as program memory. Instructions can be downloaded from slow (inexpensive) external program memory by using block repeats from program to data memory (RPTK and BLKP). The block can then be configured as program memory using the CNFP instruction. In this way, small time-critical blocks of program memory can be stored inexpensively yet executed at full speed.


The TMS320C25 provides three separate address spaces for program memory, data memory, and I/O. In addition to blocks B0, B1, and B2, the data memory map (see Figure 2-3) includes the memory-mapped registers and reserved locations. Six peripheral registers including the serial port registers, timer register, period register, interrupt mask register, and global memory allocation register have been mapped into the data memory space for easy modification. Reserved locations may not be used for storage, and their contents are undefined when read.

#### Architectural Overview



IF MP/ $\overline{MC} = 1$ (MICROPROCESSOR MODE) IF MP/ $\overline{MC} = 0$ (MICROCOMPUTER MODE)





IF MP/ $\overline{MC}$  = 1 (MICROPROCESSOR MODE) IF MP/ $\overline{MC} = 0$ (MICROCOMPUTER MODE)

(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

#### Figure 2-3. TMS320C25 Memory Maps

The TMS320C25 provides a register file containing eight Auxiliary Registers (AR0-AR7), which may be used for indirect addressing of data memory or for temporary storage. These registers may be either directly addressed by an instruction or indirectly addressed by a three-bit Auxiliary Register Pointer (ARP). The auxiliary registers and the ARP may be loaded from either data memory or by an immediate operand defined in the instruction. The contents of these registers may also be stored into data memory.

The auxiliary register file is connected to the Auxiliary Register Arithmetic Unit (ARAU). The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing by either +/-1 or the contents of AR0 may be performed. As a result, accessing tables of information does not require the CALU for address manipulation, thus freeing it for other operations.

Although the ARAU is useful for address manipulation in parallel with other operations, it may also serve as an additional general-purpose arithmetic unit since the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit two's-complement arithmetic. Branches dependent on the comparison of AR0 with the auxiliary register pointed to by ARP are also provided.

The TMS320C25 contains a 16-bit Program Counter (PC), a 16-bit Prefetch Counter (PFC), a MicroCall Stack (MCS) register, and an eight-level hardware stack for PC storage. The program counter contains the address of the currently executing instruction, either on-chip or off-chip, and the prefetch counter is used for fetching instructions. The eight-level stack is used during interrupts and subroutines, and the MCS is used to store the contents of the PFC during BLKD/BLKP, MAC/MACD, and TBLR/TBLW instructions.

The contents of the accumulator may be loaded into the PC in order to implement "computed go to" operations. The TMS320C25 includes push and pop instructions for nesting of subroutines/interrupts beyond eight levels by allowing a stack to be built in data memory. These instructions store the top of the stack into data memory or load it into the accumulator.

The TMS320C25 local memory interface consists of a 16-bit parallel data bus (D15-D0), a 16-bit program address bus (A15-A0), three pins for data/program memory or I/O space select ( $\overline{\text{DS}}$ ,  $\overline{\text{PS}}$ , and  $\overline{\text{IS}}$ ), and various system control signals. The R/ $\overline{\text{W}}$  signal controls the direction of a data transfer, and  $\overline{\text{STRB}}$  provides a timing signal to control the transfer. When using on-chip program RAM, ROM, or high-speed external program memory, the TMS320C25 runs at full speed without wait states. The use of a READY signal allows wait-state generation for communicating with slower off-chip memories.

The TMS320C25 supports Direct Memory Access (DMA) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C25's external memory by asserting HOLD low. This causes the TMS320C25 to place its address, data, and control lines in the high-impedance state. Signaling between the external processor and the TMS320C25 can be performed using interrupts. Two modes are available on the device. In the TMS32020-like mode, execution is suspended during assertion of HOLD. In the new "concurrent DMA" mode, the TMS320C25 continues to execute its program while operating from internal RAM or ROM, thus greatly increasing throughput in data-intensive applications.

#### 2.4 Central Arithmetic Logic Unit (CALU)

The TMS320C25 CALU contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier, a 32-bit Arithmetic Logic Unit (ALU), a 32-bit accumulator, and some additional scalers available at the outputs of both the accumulator and the multiplier.

The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from the RAM on the data bus,
- Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided from the accumulator, and the other input may be transferred from the Product Register (PR) of the multiplier or the scaling shifter which is loaded from data memory.

The TMS320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left-shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the state of the sign-extension mode bit of status register ST1. Additional shift capabilities enable the processor to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention.

The TMS320C25 32-bit ALU and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The overflow saturation mode may be programmed through the SOVM and ROVM (set/reset overflow mode) instructions. When the accumulator is in the overflow saturation mode and an overflow occurs, an overflow flag is set and the accumulator is loaded with the most positive/negative number depending upon the direction of overflow.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory: ACCH (accumulator high) and ACCL (accumulator low). Additional shifters at the output of the accumulator provide a shift of 0 to 7 places to the left. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. The accumulator also has an in-place one-bit shift to the left or right (SFL or SFR instructions) and rotate through carry (ROL or ROR instructions) for shifting the contents of the accumulator.

A carry bit has been added to the TMS320C25 to facilitate multiple-precision arithmetic. The carry bit is affected by all add and subtract instructions. Two new instructions, ADDC (add with carry) and SUBB (subtract wth borrow), use the carry bit when computing a result.

The TMS320C25 utilizes a 16 x 16-bit hardware multiplier, which is capable of computing a 32-bit product during every machine cycle. Two registers are associated with the multiplier:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

The output of the product register can be left-shifted 1 or 4 bits. This is useful for implementing fractional arithmetic or justifying fractional products. The output of the PR can also be right-shifted 6 bits to enable the execution of up to 128 consecutive multiply/accumulates without overflow.

An unsigned multiply (MPYU) instruction facilitates extended-precision multiplication. The unsigned contents of the T register are multiplied by the unsigned contents of the addressed data memory location, with the result placed in the P register.

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. For MAC and MACD, two operands are transferred to the multiplier each cycle via the program and data buses. This provides for single-cycle multiply/accumulates when used with repeat (RPT or RPTK) instructions. The program bus can supply data from internal or external memory (RAM or ROM) and still maintain single-cycle operation. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

The TMS320C25 supports floating-point operations for applications requiring a large dynamic range. A normalization (NORM) instruction is used to normalize fixed-point numbers contained in the accumulator by performing left shifts. The LACT (load accumulator with shift specified by the T register) instruction denormalizes a floating-point number by arithmetically left-shifting the mantissa through the input scaling shifter. The ADDT and SUBT instructions have also been provided to allow additional arithmetic operations with shift specified by the T register. Floating-point numbers with 16-bit mantissas and 4-bit exponents can thus be manipulated.

The device has a variety of branch instructions that are interpreted according to the status of the ALU. Bit test instructions (BIT and BITT) have also been included, which do not affect the accumulator but allow the testing of a specified bit of a word in data memory.

#### 2.5 System Control

Control operations are provided on the TMS320C25 by an on-chip timer, a repeat counter, three external maskable user interrupts, and internal interrupts generated by serial port operations or by the timer.

The TMS320C25 provides a memory-mapped 16-bit timer (TIM) register that is a down counter continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated whenever the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of (PRD + 1) × CLKOUT1 cycles. This feature is useful for control operations and for synchronously sampling or writing to peripherals.

The TMS320C25 design includes a repeat feature that allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (in the case of the RPT instruction) or an immediate value (in the case of the RPTK instruction). The repeat feature can be used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions. For example, the table read (TBLR) instruction ordinarily takes four cycles, but when repeated, a table location can be read every cycle.

The TMS320C25 has three external maskable user interrupts (INT2-INT0) available for external devices that interrupt the processor. Internal interrupts are generated by either the serial port, the timer, or the software interrupt instruction. Interrupts are prioritized with reset having the highest priority and the serial port transmit interrupt having the lowest priority. The conditions and modes of the TMS320C25 are stored in the two status registers, ST0 and ST1. Instructions allow for storing and loading the status registers into and from data memory. In this manner, the current status of the device may be saved during interrupts and subroutine calls.

#### 2.6 I/O Interface

The TMS320C25 supports a wide range of system interfacing requirements. Three separate address spaces (program, data, and I/O) provide interfacing to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interfacing to memory and I/O devices of varying speeds is accomplished by using the READY line.

The TMS320C25 I/O space consists of 16 input and 16 output ports. These ports provide the full 16-bit parallel I/O interface via the data bus on the device. A single input or output operation typically takes two cycles; however, when used with the repeat counter, the operation becomes single-cycle.

An on-chip serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The two serial port memory-mapped registers (the data transmit/receive registers) may be operated in either an 8-bit byte or 16-bit word mode. The transmit framing synchronization pulse can be generated internally or externally. The maximum speed of the serial port is 5 MHz.

The primary enhancements of the TMS320C25's serial port over the TMS32020 are:

- Double-buffering for both receive and transmit operations, thus allowing a continuous bit stream even if FSX is an output,
- No minimum CLKR/CLKX frequency (f<sub>min</sub> = 0 Hz), and
- Frame sync mode (FSM) bit, which allows continuous operation with no frame synchronization pulses.


The frame sync mode is useful in communicating to "PCM highways." For AT&T T1 and CCITT G711/712 lines, the TMS320C25 can easily be made to communicate directly in these formats by counting the transmitted/received bytes in software and performing SFSM/RFSM instructions as needed to set/reset the FSM bit.

#### 2.7 System Configurations

The flexibility of the TMS320C25 allows configurations to satisfy a wide range of system requirements. The TMS320C25 can be used as follows:

- A standalone system (a single processor using 4K words of on-chip ROM and 544 words of on-chip RAM),
- Parallel multiprocessing systems with shared global data memory, or
- Host/peripheral coprocessing using interface control signals.

The standalone hardware system interface consists of a 16-bit parallel data bus, a 16-bit address bus, three pins for memory space select, and various system control signals. In Figure 2-4, an external data RAM and a PROM/EPROM have been added to the minimum processing system. The READY signal allows wait-state generation for communicating with slower off-chip memories. All the memories and I/O devices



are directly controlled by the TMS320C25, thus minimizing external hardware requirements.

Figure 2-4. A Minimum Processing System

The serial port can interface to serial devices such as codecs and serial A/D converters. Serial communication can also be used between processors, e.g., to connect two minimal systems together to make a multiprocessing system.

For multiprocessing applications, the TMS320C25 has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. The 8-bit memory-mapped global memory allocation register (GREG) specifies up to 32K words of the TMS320C25's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

In a multiprocessing system using global memory, the address space of each processor is divided into local and global sections. Global memory can be used for common data memory storage.

Figure 2-5 shows a configuration for a parallel processing system using global memory. Two TMS320C25s share a global data memory while executing from local program memory. The arbitration for the global memory is handled in software by using the XF and BIO pins. The XF pin acts as an external flag, and the BIO pin can be polled by a branch (BIOZ) instruction whose condition depends on the state of BIO.




Figure 2-5. Global Memory Parallel Processing

Multiprocessing with the TMS320C25 may also be accomplished through the use of two sets of interface control signals: HOLD/HOLDA and interrupts. HOLD/HOLDA (hold/hold acknowledge) signals allow another microprocessor to read from or write to the local off-chip data/program memory of the temporarily halted processor. Using these signals to implement direct memory access is useful for downloading to or initializing the TMS320C25. In interrupt-driven multiprocessing, time-critical operations can be protected by masking out interrupts.

The TMS320C25 has been enhanced to provide a new hold mode that provides the ability to perform concurrent DMA. The new hold mode has been defined so that if the device is executing from on-chip program memory (ROM or RAM) and HOLD is asserted, the device is not halted, but instead proceeds with program execution until an external access must be made. This greatly enhances system throughput in multiprocessing applications.

Many applications require a digital signal processing-type peripheral interface to a general-purpose 16- or 16/32-bit microcomputer. Such configurations are often useful when a general-purpose system is already available. A host/peripheral configuration using the interface control signals of HOLD/HOLDA is shown in Figure 2-6.




Figure 2-6. Host/Peripheral Coprocessing Using Interface Control Signals

A great advantage to using the TMS320C25 in a multiprocessor system is its ability to be synchronized to an external signal. A special SYNC pin allows the internal clocks of two or more TMS320C25s to be synchronized. Since the processors operate on the same internal clock phase, all external signals will also be synchronized, eliminating the need for external logic to synchronize interprocessor signals.

#### 2.8 Addressing Modes and Instructions

The TMS320C25 instruction set supports numeric-intensive signal processing operations as well as general-purpose applications such as multiprocessing and high-speed control. The TMS320C25 is completely object code upward-compatible with the TMS32020 so that TMS32020 programs run unmodified on the TMS320C25. The TMS32010 source code is upward-compatible with the TMS320C25 source code.

For maximum throughput, the current instruction is executed while the next instruction is decoded and the one following that is prefetched. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

Three memory addressing modes are available with the TMS320C25 instruction set: direct, indirect, and immediate addressing. Both direct and indirect addressing can be used to access data memory. When using direct addressing, seven bits of the instruction word are concatenated with the nine bits of the Data memory page Pointer (DP) to form the 16-bit data memory address. With a 128-word page length, the DP register points to one of 512 possible data memory pages to obtain a 64K total data memory space. The seven-bit address in the instruction points to the specific location within the data memory page. Direct addressing can be used with all instructions except CALL, the branch instructions, immediate operand instructions, and instructions with no operands.

Flexible and powerful indirect addressing is provided by the eight auxiliary registers (AR0-AR7). The data address to be used in an instruction is placed into one of eight auxiliary registers. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The ARAU implements 16-bit unsigned arithmetic, performing auxiliary register arithmetic operations in the same cycle as the execution of the instruction.

There are seven types of indirect addressing: indexing with either increment or decrement, indexing by either adding or subtracting the contents of ARO, indexing by either adding or subtracting the contents of ARO with the carry propagation reversed (for FFTs), or no indexing (see Table 2-2). All indexing operations are performed on the current auxiliary register in the same cycle as the original instruction, with an optional new ARP value being loaded.

Bit-reversed indexed addressing modes allow efficient I/O to be performed for the resequencing of data points in a radix-2 FFT program. The direction of carry propagation in the ARAU is reversed when this mode is selected and ARO is added to/subtracted from the current auxiliary register. Typical use of this addressing mode requires that ARO first be set to a value corresponding to one-half of the array size, and AR (ARP) be set to the base address of the data (the first data point).

ADDRESSING MODE	OPERATION
OP A OP *(,NARP) OP *+(,NARP) OP *-(,NARP) OP *0+(,NARP) OP *0-(,NARP) OP *BR0+(,NARP) OP *BR0-(,NARP)	Direct addressing Indirect; no change to AR. Indirect; current AR is incremented. Indirect; current AR is decremented. Indirect; ARO is added to current AR. Indirect; ARO is subtracted from current AR. Indirect; ARO is added to current AR (with reverse carry propagation). Indirect; ARO is subtracted from current AR
OP *BR0-(,NARP)	

 Table 2-2.
 Addressing Modes

NOTE: The optional NARP field specifies a new value of the ARP.

In immediate addressing, the instruction word contains the value of the immediate operand. The TMS320C25 has both single-word (8-bit and 13-bit constant) short immediate instructions and two-word (16-bit constant) long immediate instructions. In the case of long (16-bit constant) immediate instructions, the word following the instruction opcode is used as the immediate operand. Included in the TMS320C25's instruction set are 17 immediate operand instructions.

Table 2-3 defines the symbols and abbreviations used in the operation portion of the list of TMS320C25 instructions (Table 2-4).

SYMBOL	MEANING
ACC	
ACC	Accumulator Auxiliary register pointer buffer
ARD	Auxiliary Register pointer burler Auxiliary Register n (AR0 through AR7 are predefined
Ann	assembler symbols equal to 0 through 7, respectively.)
ARP	Auxiliary register pointer
BIO	Branch control input
C	Carry bit
СМ	2-bit field specifying compare mode
CNF	On-chip RAM configuration control bit
dma	Data memory address
DP	Data page pointer
FO	Format status bit
FSM	Frame synchronization mode bit
НМ	Hold mode bit
INTM	Interrupt mode flag bit
>nn	Indicates nn is a hexadecimal number. (All others are
	assumed to be decimal values.)
ov	Overflow flag bit
OVM	Overflow mode bit
Р	Product register
PA	Port address. (PA0 through PA15 are predefined assembler
	symbols equal to 0 through 15, respectively.)
PC	Program counter
PM	2-bit field specifying P register output shift code
pma	Program memory address
Preg	Product register
RPTC	Repeat counter
STn	Status Register n (STO or ST1)
SXM	Sign-extension mode bit
Т	Temporary register
тс	Test control bit
TOS	Top of stack
Treg	Temporary register
TXM	Transmit mode bit
Usgn	Unsigned value
XF →	XF pin status bit
	Is assigned to
	An absolute value
[]	Optional items Contents of
()	Contents OI

Table 2-3. Instruction Symbols

Twenty-four new instructions have been added to the TMS320C25 instruction set to improve overall processor throughput and ease of use. These new instructions can be categorized into the following four groups:

- Extended-precision arithmetic (ADDC, SUBB, MPYU, BC, BNC, SC, RC)
- Adaptive filtering (MPYA, MPYS, ZALR)
- Control and I/O (SHM, RHM, STC, RTC, SFSM, RFSM)
- Accumulator and register instructions (SPH, SPL, ADDK, SUBK, ADRK, SBRK, ROL, ROR)

The list of TMS320C25 instructions in Table 2-4 is organized according to function and alphabetized within each functional grouping. The symbol (<sup>†</sup>) indicates instructions that are not included in the TMS32010 instruction set, and the symbol (<sup>‡</sup>) those not included in the TMS32020 instruction set.

ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS						
MNEMONIC	DESCRIPTION	WORDS	OPERATION			
ABS	Absolute value of accumulator	1	(ACC)  → ACC			
ADD	Add to accumulator with shift	1	$(ACC) + [(dma) \times 2^{shift}] \rightarrow ACC$			
ADDC <sup>‡</sup>	Add to accumulator with carry	1 ·	$(ACC) + (dma) + (C) \rightarrow ACC$			
ADDH	Add to high accumulator	1	$(ACC) + [(dma) \times 2^{16}] \rightarrow ACC$			
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	(ACC) + 8-bit constant $\rightarrow$ ACC			
ADDS	Add to low accumulator with sign extension suppressed	1	(ACC) + (dma) → ACC			
ADDT <sup>†</sup>	Add to accumulator with shift specified by T register	1	$(ACC) + [(dma) \times 2^{(Treg)}] \rightarrow ACC$			
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	(ACC) + [16-bit constant $\times 2^{\text{shift}}$ ] $\rightarrow$ ACC			
AND	AND with accumulator	1	$(ACC(15-0))$ .AND. $(dma) \rightarrow ACC(15-0),$ 0 → ACC(31-16)			
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	(ACC)30-0)).AND.[16-bit constant × $2^{\text{shift}}$ ] → ACC(30-0), 0 → ACC(30-0)			
CMPL <sup>†</sup>	Complement accumulator	1	$(\overline{ACC}) \rightarrow ACC$			
LAC	Load accumulator with shift	1	$(dma) \times 2^{shift} \rightarrow ACC$			
LACK	Load accumulator immediate short	1	8-bit constant → ACC			
LACT <sup>†</sup>	Load accumulator with shift specified by T register	1	$(dma) \times 2^{(Treg)} \rightarrow ACC$			
LALK <sup>†</sup>	Load accumulator long immediate with shift	2	(16-bit constant) $\times 2^{16} \rightarrow ACC$			
NEG <sup>†</sup>	Negate accumulator	1	$-(ACC) \rightarrow ACC$			
NORM <sup>†</sup>	Normalize contents of accumulator	1				
OR	OR with accumulator	1	$(ACC(15-0)).OR. (dma) \rightarrow ACC(15-0)$			
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	(ACC(30-0)).OR.[16-bit constant × 2 <sup>shift</sup> ] → ACC(30-0)			
ROL <sup>‡</sup>	Rotate accumulator left	1	$(ACC(30-0)) \rightarrow ACC(31-1), (C) \rightarrow ACC(0),$ $(ACC(31)) \rightarrow C$			
ROR <sup>‡</sup>	Rotate accumulator right	1	$(ACC(31-1)) \rightarrow ACC(30-0), (C) \rightarrow ACC(31),$ $(ACC(0)) \rightarrow C$			
SACH	Store high accumulator with shift	1	$[(ACC) \times 2^{shift}] \rightarrow dma$			
SACL	Store low accumulator with shift	1	$[(ACCL) \times 2^{shift}] \rightarrow dma$			
SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift	2	$(ACC) - [16-bit constant \times 2^{shift}] \rightarrow ACC$			
SFL <sup>†</sup>	Subtract from accumulator long immediate with sime	1	$(ACC(30-0)) \rightarrow ACC(31-1), 0 \rightarrow ACC(0)$			
SFR <sup>†</sup>		1	$(ACC(31-1)) \rightarrow ACC(30-0), (ACC(31)) \rightarrow ACC(31)$			
	Shift accumulator right	1	$(ACC) - [(dma) \times 2^{shift}] \rightarrow ACC$			
SUB SUBB <sup>‡</sup>	Subtract from accumulator with shift	1	$(ACC) = [(dma) \times 2^{dma}] + ACC$ $(ACC) = (dma) = (\overline{C}) \rightarrow ACC$			
	Subtract from accumulator with borrow	1	(ACC) = (uma) = (C) + ACC			
SUBC	Conditional subtract	1	$(ACC) - [(dma) \times 2^{16}] \rightarrow ACC$			
SUBH	Subtract from high accumulator					
SUBK <sup>‡</sup>	Subtract from accumulator short immediate		$(ACC) - 8$ -bit constant $\rightarrow ACC$			
SUBS	Subtract from low accumulator with sign extension suppressed	1	(ACC) – (dma) → ACC			
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by T register	1	$(ACC) - [(dma) \times 2^{(Treg)}] \rightarrow ACC$			
XOR	Exclusive-OR with accumulator	1	$(ACC(15-0)).XOR.(dma) \rightarrow ACC(15-0)$			
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	$(ACC(30-0)).XOR.[16-bit constant \times 2^{shift}] \rightarrow ACC(30-0)$			
ZAC	Zero accumulator	1	$0 \rightarrow ACC$			
ZAC	Zero low accumulator and load high accumulator	1	$(dma) \times 2^{16} \rightarrow ACC$			
ZALH ZALR <sup>‡</sup>	Zero low accumulator and load high accumulator With rounding	1	$(dma) \times 2^{16} + >8000 \rightarrow ACC$			
ZALS	With rounding Zero accumulator and load low accumulator with sign extension suppressed	1	$(dma) \rightarrow ACCL, 0 \rightarrow ACCH$			

نھ

# Table 2-4. TMS320C25 Instructions

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

MNEMONIC	DESCRIPTION	NO. WORDS	OPERATION		
ADRK‡	Add to auxiliary register short immediate	1	(ARn) + 8-bit constant → ARn		
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register AR0	1	If ARn   CM   AR0, then 1 $\rightarrow$ TC; else 0 $\rightarrow$ TC		
LAR	Load auxiliary register	1	(dma) → (ARn)		
LARK	Load auxiliary register short immediate	1	8-bit constant → ARn		
LARP	Load auxiliary register pointer	1	3-bit constant $\rightarrow$ ARP, (ARP) $\rightarrow$ ARB		
LDP	Load data memory page pointer	1	(dma) → DP		
LDPK	Load data memory page pointer immediate	1	9-bit constant $\rightarrow$ DP		
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	16-bit constant → ARn		
MAR	Modify auxiliary register	1			
SAR	Store auxiliary register	1	(ARn) → dma		
SBRK‡	Subtract from auxiliary register short immediate	1	(ARn) – 8-bit constant → ARn		
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS		
MNEMONIC	DESCRIPTION	NO.	OPERATION		
		WORDS			
APAC	Add P register to accumulator	1	(ACC) + (shift Preg) → ACC		
LPH <sup>†</sup>	Load high P register	1	(dma) → Preg (31-16)		
LT	Load T register	1	(dma) → Treg		
LTA	Load T register and accumulate previous product	1	(dma) $\rightarrow$ Treg, (ACC) + (shifted Preg) $\rightarrow$ ACC		
LTD	Load T register, accumulate previous product,	1	$(dma) \rightarrow Treg, (dma) \rightarrow dma + 1,$		
	and move data		(ACC) + (shifted Preg) → ACC		
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	(dma) $\rightarrow$ Treg, (shifted Preg) $\rightarrow$ ACC		
LTS <sup>†</sup>	Load T register and subtract previous product	1	(dma) $\rightarrow$ Treg, (ACC) – (shifted Preg) $\rightarrow$ ACC		
MAC <sup>†</sup>	Multiply and accumulate	2	(ACC) + (shifted Preg) $\rightarrow$ ACC,		
			(pma) × (dma) → Preg		
MACD <sup>†</sup>	Multiply and accumulate with data move	2	(ACC) + (shifted Preg) $\rightarrow$ ACC,		
			(pma) × (dma) → Preg, (dma) → dma + 1		
MPY	Multiply (with T register, store product in P register)	1	(Treg) × (dma) → Preg		
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	$(ACC) + (shifted Preg) \rightarrow ACC,$		
			(Treg) × (dma) → Preg		
MPYK	Multiply immediate	1	(Treg) × 13-bit constant → Preg		
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	$(ACC) - (shifted Preg) \rightarrow ACC,$		
			(Treg) × (dma) → Preg		
MPYU <sup>‡</sup>	Multiply unsigned	1	Usgn (Treg) × Usgn (dma) → Preg		
PAC	Load accumulator with P register	1	(shifted Preg) → ACC		
SPAC	Subtract P register from accumulator	1	(ACC) – (shifted Preg) → ACC		
SPH‡	Store high P register	1	(shifted Preg (31-16)) → dma		
SPL <sup>‡</sup>	Store low P register	1	(shifted Preg (15-0)) → dma		
SPM <sup>†</sup>	Set P register output shift mode	1	2-bit constant → PM		
SQRA <sup>†</sup>	Square and accumulate	1	$(ACC) + (shifted Preg) \rightarrow ACC,$		
			$(dma) \times (dma) \rightarrow Preg$		
SORST	Square and subtract previous product	1	$(ACC) - (shifted Preg) \rightarrow ACC,$		
	· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·		

# Table 2-4. TMS320C25 Instructions (Continued)

 $^\dagger {\rm These}$  instructions are not included in the TMS32010 instruction set.  $^\ddagger {\rm These}$  instructions are not included in the TMS32020 instruction set.

	BRANCH/CALL IN	ISTRUCTIO	NS			
MNEMONIC	DESCRIPTION	NO. WORDS	OPERATION			
В	Branch unconditionally	2	pma → PC			
BACC <sup>†</sup>	Branch to address specified by accumulator	1	(ACC(15-0)) → PC			
BANZ	Branch on auxiliary register not zero	2	If (AR(ARP)) $\neq$ 0, then pma $\rightarrow$ PC; else (PC) + 2 PC			
BBNZ <sup>†</sup>	Branch if TC bit $\neq 0$	2	If (TC) = 1, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BBZ <sup>†</sup>	Branch if TC bit $= 0$	2	If (TC) = 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BC <sup>‡</sup>	Branch on carry	2	If (C) = 1, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BGEZ	Branch if accumulator $\geq 0$	2	If (ACC) $\geq$ 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ P			
BGZ	Branch if accumulator $> 0$	2	If (ACC) > 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BIOZ	Branch on I/O status = $0$	2	If $(\overline{BIO}) = 0$ , then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BLEZ	Branch if accumulator ≤ 0	2	If (ACC) $\leq$ 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BLZ	Branch if accumulator $< 0$	2	If (ACC) < 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BNC <sup>‡</sup>	Branch on no carry	2	If (C) = 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BNV <sup>†</sup>	Branch if no overflow	2	If (OV) $\neq$ 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$ PC			
BNZ	Branch if accumulator $\neq 0$	2	If (ACC) $\neq$ 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$			
BV	Branch on overflow	2	If $(OV) = 0$ , then pma $\rightarrow$ PC; else $(PC) + 2 \rightarrow P$			
BZ	Branch if accumulator $= 0$	2	If (ACC) = 0, then pma $\rightarrow$ PC; else (PC) + 2 $\rightarrow$			
CALA	Call subroutine indirect	1	$(ACC(15-0)) \rightarrow PC, (PC) + 1 \rightarrow TOS$			
CALL	Call subroutine	2	(PC) + 2 $\rightarrow$ TOS, pma $\rightarrow$ PC			
RET	Return from subroutine	1	(TOS) → PC			
	I/O AND DATA MEMO	ORY OPERA	TIONS			
MNEMONIC	DESCRIPTION	NO. WORDS	OPERATION			
BLKD <sup>†</sup>	Block move from data memory to data memory	2	(dma1, addressed by PC) $\rightarrow$ dma2			
BLKP <sup>†</sup>	Block move from program memory to data memory	2	(pma, addressed by PC) $\rightarrow$ dma			
DMOV	Data move in data memory	1	(dma) → dma + 1			
FORT <sup>†</sup>	Format serial port registers	1	1-bit constant $\rightarrow$ FO			
IN	Input data from port	1	(data bus, addressed by PA) $\rightarrow$ dma			
OUT	Output data to port	1	$(dma) \rightarrow data bus, addressed by PA$			
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	0 → FSM			
rtxm <sup>†</sup>	Reset serial port transmit mode	1	0 → TXM			
RXF <sup>†</sup>	Reset external flag	1	0 → XF			
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1 → FSM			
stxm†	Set serial port transmit mode	1	$1 \rightarrow TXM$			
SXF <sup>†</sup>	Set external flag	1	1 → XF			
TBLR	Table read	1	(pma, addressed by ACC (15-0)) $\rightarrow$ dma			
TBLW	Table write	1	(dma) $\rightarrow$ pma, addressed by ACC (15-0)			

<sup>†</sup>These instructions are not included in the TMS32010 instruction set. <sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

	CONTROL INSTRUCTIONS						
MNEMONIC	DESCRIPTION	NO. WORDS	OPERATIONS				
BIT <sup>†</sup>	Test bit	1	(dma bit at (15-bit code)) → TC				
BITT <sup>†</sup>	Test bit specified by T register	1	(dma bit at (15-Treg)) → TC				
CNFD <sup>†</sup>	Configure block as data memory	1	0 → CNF				
CNFP <sup>†</sup>	Configure block as program memory	1	1 → CNF				
DINT	Disable interrupt	1	1 → INTM				
EINT	Enable interrupt	1	0 → INTM				
IDLE <sup>†</sup>	Idle until interrupt	1	(PC) + 1 → PC, powerdown				
LST	Load status register STO	1	(dma) → STO				
LST1 <sup>†</sup>	Load status register ST1	1	(dma) → ST1				
NOP	No operation	1	$(PC) + 1 \rightarrow PC$				
POP	Pop top of stack to low accumulator	1	(TOS) → ACC				
POPD <sup>†</sup>	Pop top of stack to data memory	1	(TOS) → dma				
PSHD <sup>†</sup>	Push data memory value onto stack	1	(dma) → TOS				
PUSH	Push low accumulator onto stack	1	(ACCL) → TOS				
RC <sup>‡</sup>	Reset carry bit	1	0 → C				
RHM <sup>‡</sup>	Reset hold mode	1	0 → HM <sup>®</sup>				
ROVM	Reset overflow mode	1	$0 \rightarrow 0 \vee M$				
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	(dma) → RPTC				
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	8-bit constant → RPTC				
RSXM <sup>†</sup>	Reset sign-extension mode	1	0 → SXM				
RTC <sup>‡</sup>	Reset test/control flag	1	0 → TC				
sc‡	Set carry bit	1.	1 → C				
SHM‡	Set hold mode	1	1 → HM				
SOVM	Set overflow mode	1	1 → OVM				
SST	Store status register STO	1	ST0 → dma				
SST1 <sup>†</sup>	Store status register ST1	1	ST1 → dma				
SSXM <sup>†</sup>	Set sign-extension mode	1	1 → SXM				
STC‡	Set test/control flag	1	1 → TC				
TRAP <sup>†</sup>	Software interrupt	1	(PC) + 1 → TOS, 30 → PC				

1

# Table 2-4. TMS320C25 Instructions (Concluded)

 $^\dagger$  These instructions are not included in the TMS32010 instruction set.  $^\ddagger$  These instructions are not included in the TMS32020 instruction set.

# 2.9 Development Support

Texas Instruments offers extensive development support and documentation for the TMS320 family (see Figure 2-7). Sophisticated development operations are performed with the TMS320C25 Macro Assembler/Linker, Simulator, and Emulator to evaluate the performance of the processor, develop algorithms, and fully integrate the design's software and hardware modules. Since the TMS320C25 is pin-compatible with the TMS32020, development can begin immediately by utilizing the broad base of TMS32020 support tools (see Appendix F).

Extensive documentation, including application reports, user's guides, and textbooks, is available to support DSP design, research, and education. When questions arise, additional support can be obtained by contacting the Texas Instruments Customer Response Center (CRC) hotline number, 1-800-232-3200.



Figure 2-7. TMS320 Family Development Support

## TMS320C25 MACRO ASSEMBLER/LINKER

The TMS320C25 Macro Assembler translates TMS320C25 assembly language source code into executable object code. The assembler allows the programmer to work with mnemonics rather than hexadecimal machine instructions and to reference memory locations with symbolic addresses. The macro assembler supports macro calls and definitions along with conditional assembly.

The TMS320C25 Linker permits a program to be designed and implemented in separate modules that will later be linked together to form the complete program. The linker resolves external definitions and references for relocatable code, creating an object file that can be executed by the TMS320C25 Simulator, TMS320C25 Emulator, or TMS320C25 processor.

The TMS320C25 Macro Assembler/Linker is supported on the VAX/VMS, TI PC/MS-DOS, and IBM PC/PC-DOS operating systems.

#### TMS320C25 SIMULATOR

The TMS320C25 Simulator is a software program that simulates operation of the TMS320C25 to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS320C25 while the program is executing. The simulator uses the TMS320C25 object code produced by the TMS320C25 Macro Assembler/Linker. During program execution, the internal registers and memory of the simulated TMS320C25 are modified as each instruction is interpreted by the host computer. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/or modified.

The TMS320C25 Simulator is supported on the VAX/VMS, TI PC/MS-DOS, and IBM PC/PC-DOS operating systems.

## TMS320C25 EMULATOR

The TMS320C25 Emulator (XDS/22) is a user-friendly system that has all the features necessary for realtime in-circuit emulation. This allows integration of the hardware and software modules in the debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is available. Full trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions also increase debugging productivity.

The TMS320C25 Emulator is a completely self-contained system. With three RS-232-C ports, it can be interfaced to a terminal, host computer for source or object downloading/uploading capabilities, and printer or PROM programmer. The emulator has 4K x 16-bit words of high-speed static RAM (zero wait states) for program memory. The XDS/22 also supports memory expansion by including 64K words of DRAM. This slower memory is configurable by the user as either all program memory, all data memory, or 32K words of each.

# 3. Device Operation

The TMS320C25 microprocessor architectural design emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations. Increased throughput for many digital signal processing (DSP) applications is accomplished by single-cycle multiply/accumulate instructions, two large on-chip RAM blocks, eight auxiliary registers with a dedicated arithmetic unit, a serial port, hardware timer, faster I/O for data-intensive signal processing, and many other features. Figure 2-1 shows the functional block diagram of the TMS320C25 processor.

Major topics discussed in this section are listed below.

- Internal Hardware Summary (Section 3.1 on page 3-3)
- Memory Organization (Section 3.2 on page 3-5) On-chip program ROM On-chip data RAM blocks Memory maps Memory-mapped registers Auxiliary registers Addressing modes Memory-to-memory moves
- Central Arithmetic Logic Unit (CALU) (Section 3.3 on page 3-13) Scaling shifter ALU and accumulator Multiplier, T and P registers
- System Control (Section 3.4 on page 3-18) Program counter and related hardware Reset Status registers Timer operation Repeat counter Powerdown mode
- External Memory and I/O Interface (Section 3.5 on page 3-26) Internal clock timing relationships External read and write cycles Wait states
- Interrupts (Section 3.6 on page 3-31) Interrupt operation External interrupt interface
- Serial Port (Section 3.7 on page 3-35) Transmit and receive operations
- Multiprocessing and Direct Memory Access (Section 3.8 on page 3-44) Synchronization Global memory The hold function
- General-Purpose I/O Pins (Section 3.9 on page 3-49) BIO input External flag output




Figure 3-1. TMS320C25 Block Diagram

# 3.1 Internal Hardware Summary

The TMS320C25 internal hardware implements functions that other processors typically perform in software or microcode. For example, the device contains hardware for single-cycle 16 x 16-bit multiplication, data shifting, and address manipulation. This hardware-intensive approach provides computing power previously unavailable on a single chip.

Table 3-1 presents a summary of the TMS320C25 internal hardware. This summary table, which includes the internal processing elements, registers, and buses, is alphabetized within each functional grouping. All of the symbols used in this table correspond to the symbols used in the block diagram of Figure 3-1, the succeeding block diagrams in this section, and the text throughout this document.

UNIT	UNIT SYMBOL FUNCTION					
PROCESSING ELEMENTS						
Arithmetic Logic Unit	ALU	A 32-bit two's-complement arithmetic logic unit having two 32-bit input ports and one 32-bit output port feeding the accumulator.				
Central Arithmetic Logic Unit	CALU	The grouping of the ALU, multiplier, accumulator, and scaling shifter.				
Multiplier	MULT	A 16 x 16-bit parallel multiplier.				
Period Register	PRD (15-0)	A 16-bit memory-mapped register used to reload the timer.				
Program Counter	PC (15-0)	A 16-bit program counter used to address program memory. The PC always contains the address of the next instruction to be executed. The PC contents are updated following each instruction decode operation.				
Prefetch Counter	PFC (15-0)	A 16-bit counter used to prefetch program instructions. The PFC contains the address of the instruction currently being prefetched. The PFC is updated when a new prefetch is initiated. The PFC is also used to address data memory when using the block move (BLKD and BLKP), multiply/accumulate (MAC and MACD), and table read/write (TBLR and TBLW) instructions.				
Random Access Memory (data or program)	RAM (B0)	A RAM block with 256 x 16 locations configured either as data or program memory.				
Random Access Memory (data only)	RAM (B1)	A data RAM block, organized as 256 x 16 locations.				
Random Access Memory (data only)	RAM (B2)	A data RAM block, organized as 32 x 16 locations.				
Auxiliary Register Arithmetic Unit	ARAU	A 16-bit unsigned arithmetic unit used to perform operations on auxiliary register data.				
Repeat Counter	RPTC (7-0)	An 8-bit counter to control the repeated execution of a single instruction.				
Shifters	SFL, SFR	Shifters SFL (left) and SFR (right) are located at the ALU input, the accu- mulator output, and the product register output. Also an in-place shifter within the accumulator.				
Timer	TIM (15-0)	A 16-bit memory-mapped timer (counter) for timing control.				
Accumulator	ACC (31-0) ACCH(31-16) ACCL(15-0)	A 32-bit accumulator split in two halves: ACCH (accumulator high) and ACCL (accumulator low). Used for storage of ALU output.				
Auxiliary Register File	AR0,AR1,AR2 AR3,AR4,AR5 AR6,AR7 (15-0)	A register file containing 8 16-bit auxiliary registers (AR0-AR7), used for addressing data memory, for temporary storage, or for integer arithmetic processing through the ARAU.				
Auxiliary Register Pointer	ARP(2-0)	A 3-bit register used to select one of the eight auxiliary registers.				

# Table 3-1. Internal Hardware

UNIT	SYMBOL	FUNCTION
· · · · · · · · · · · · · · · · · · ·	÷.	REGISTERS
Auxiliary Register Pointer Buffer	ARB(2-0)	A 3-bit register used to buffer the ARP. Each time the ARP is loaded, the old value is written to the ARB, except during an LST (load status register) instruction. When the ARB is loaded with an LST1, the same value is also copied into ARP.
Data Memory Page Pointer	DP(8-0)	A 9-bit register pointing to the address of the current page. Data pages are 128 words each, resulting in 512 pages of addressable data memory space (some locations are reserved).
Global Memory Allocation Register	GREG(7-0)	An 8-bit memory-mapped register for allocating the size of the global memory space.
Instruction Register	IR(15-0)	A 16-bit register used to store the currently executing instruction.
Queue Instruction Register	QIR(15-0)	A 16-bit register used to store prefetched instructions.
Interrupt Flag Register	IFR(5-0)	A 6-bit flag register used to latch the active-low external user interrupts INT(2-0) and the internal interrupts XINT/RINT (serial port transmit/receive interrupts) and TINT (timer interrupt). The IFR is not accessible through software.
Interrupt Mask Register	IMR(5-0)	A 6-bit memory-mapped register used to mask interrupts.
Product Register	PR(31-0) PH(31-16) PL(15-0)	A 32-bit product register used to hold the multiplier product. The PR can also be accessed as the most or least significant words using the SPH (store P register high) or SPL (store P register low) instructions.
Stack	Stack(15-0)	An 8 x 16 hardware stack used to store the PC during interrupts or calls. The ACCL and data memory values may also be pushed onto and popped from the stack.
MicroCall Stack	MCS (15-0)	A single-word stack that temporarily stores the contents of the PFC while the PFC is being used to address data memory with the block move (BLKD and BLKP), multiply/accumulate (MAC and MACD), and table read/write (TBLR and TBLW) instructions.
Serial Port Data Receive Register	DRR(15-0)	A 16-bit memory-mapped serial port data receive register. Only the eight LSBs are used in the byte mode.
Serial Port Data Transmit Register	DXR(15-0)	A 16-bit memory-mapped serial port data transmit register. Only the eight LSBs are used in the byte mode.
Serial Port Receive Shift Register	RSR(15-0)	A 16-bit register used to shift in serial port data from the RX pin. RSR content are sent to the DRR after a serial transfer is completed. RSR is not directly accessible through software.
Serial Port Transmit Shift Register	XSR(15-0)	A 16-bit register used to shift out serial port data onto the DX pin. XSR content are loaded from DXR at the beginning of a serial port transmit operation. XSR is not directly accessible through software.
Status Registers	ST0,ST1 (15-0)	Two 16-bit status registers that contain status and control bits.
Temporary Register	TR(15-0)	A 16-bit register that holds either an operand for the multiplier or a shift code for the scaling shifter.

:

UNIT	SYMBOL	FUNCTION					
	BUSES						
Auxiliary Register File Bus	AFB(15-0)	A 16-bit bus that carries data from the AR pointed to by the ARP.					
Data Bus	D(15-0)	A 16-bit bus used to route data.					
Data Memory Address Bus	DAB(15-0)	A 16-bit bus that carries the data memory address.					
Direct Data Memory Address Bus	DRB(15-0)	A 16-bit bus that carries the 'direct' address for the data memory, which is the concatenation of the DP register with the seven LSBs of the instruction.					
Program Bus	P(15-0)	A 16-bit bus used to route instructions (and data for the MAC and MACD instructions).					
Program Memory Address Bus	PAB(15-0)	A 16-bit bus that carries the program memory address.					

# Table 3-1. Internal Hardware (Concluded)

# 3.2 Memory Organization

The TMS320C25 provides a total of 544 16-bit words of on-chip data RAM and 4K words of maskable program ROM. Of the 544 words of on-chip data RAM, 288 are always data memory and the remaining 256 words may be configured as either program or data memory. This section explains memory management using the on-chip program ROM and data RAM, external memory, memory maps, memory-mapped registers, auxiliary registers, data memory addressing, and memory-to-memory moves.

# 3.2.1 On-Chip Program ROM

The 4K words of on-chip program ROM allow program execution at full speed without the need for high-speed external program memory. The use of this memory also allows the external data bus to be freed for access of external data memory. In addition, there is the added benefit of increased security for the algorithms contained in on-chip memory, which may be proprietary.

Mapping of the first 4K-word block of program memory is user-selectable by means of the  $MP/\overline{MC}$  (microprocessor/microcomputer) pin. Setting  $MP/\overline{MC}$  high maps in the block of off-chip memory while holding the pin low maps in the block of on-chip ROM. The XF (external flag) pin can be used to toggle the  $MP/\overline{MC}$  pin to dynamically enable or disable the on-chip ROM. The  $MP/\overline{MC}$  pin is in the location of a VCC pin on the TMS32020. This allows substitution of a TMS320C25 for a TMS32020 since the TMS320C25 automatically operates in the microprocessor mode and therefore is directly compatible in the system. See Section 3.2.3 for the location of the on-chip program ROM in the memory map configurations.

## 3.2.2 On-Chip Data RAM Blocks

The 544 words of on-chip data RAM are divided into three separate blocks (B0, B1, and B2), as shown in Figure 3-2. Of the 544 words, 256 words (block B0) are configurable as either data or program memory by instructions provided for that purpose; 288 words (blocks B1 and B2) are always data memory. A data memory size of 544 words allows the TMS320C25 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. See Section 3.2.3 for memory map configurations.

When using block B0 as program memory, instructions can be downloaded from external program memory using the RPTK (repeat instruction as specified by immediate value) and BLKP (block move from program memory to data memory) instructions.




Figure 3-2. On-Chip Data Memory

When using on-chip program RAM, ROM, or high-speed external program memory, the TMS320C25 runs at full speed without wait states. However, the READY line can be used to interface the TMS320C25 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs. See Section 3.5 for a description of instruction execution using various memory configurations.

## 3.2.3 Memory Maps

The TMS320C25 provides three separate address spaces for program memory, data memory, and I/O, as shown in Figure 3-3. These spaces are distinguished externally by means of the  $\overline{PS}$ ,  $\overline{DS}$ , and  $\overline{IS}$  (program, data, and I/O space select) signals. The on-chip memory blocks B0, B1, and B2 are comprised of a total of 544 words of RAM. Program/data RAM block B0 (256 words) resides in pages 4 and 5 of the data memory map when configured as data RAM and at addresses > FF00 to > FFFF when configured as program RAM. Block B1 (always data RAM) resides in pages 6 and 7, while block B2 resides in the upper 32 words of page 0. Note that the remainder of page 0 is composed of the memory-mapped registers and reserved locations, and pages 1-3 of the data memory map consist of reserved locations. Reserved locations may not be used for storage, and their contents are undefined when read. See Section 3.2.4 for further information on the memory-mapped registers.


The CNFD/CNFP instructions are used to configure block B0 as either data or program memory, respectively. The BLKP (block move from program memory to data memory) instruction may be used to download program information to block B0 when it is configured as data RAM, and then a CNFP (configure block as program memory) instruction may be used to convert it to program RAM (see the code example in Section 5.4.2).

Reset configures block B0 as data RAM. Note that, due to internal pipelining, when the CNFD or CNFP instruction is used to remap RAM block B0, there is a delay before the new configuration becomes effective. This delay is one fetch cycle if execution is from internal program RAM and two fetch cycles if execution is from ROM or external program memory. This is particularly important if program execution is from the locations around 65280. Accordingly, a CNFP instruction must be placed at location 65277 in external memory if execution is to continue from the first location in block B0.

If a CNFP is placed at location 65278, and the instruction at location 65279 is a two-word instruction, the second word of the instruction will be fetched from the first location in block B0. If execution is from above location 65280 and block B0 is reconfigured, care must be taken to assure that execution resumes at the appropriate point in a new configuration. See Section 3.4.1 for a detailed description of pipeline operation.

On-chip program ROM is located in the lower 4K words of program memory when selected by setting  $MP/\overline{MC} = 0$ . When  $MP/\overline{MC} = 1$ , the lower 4K words of program memory are external.

# **Device Operation**




IF MP/ $\overline{MC} = 1$ (MICROPROCESSOR MODE)

(MICROPROCESSOR MODE)

IF  $MP/\overline{MC} = 0$ (MICROCOMPUTER MODE)





(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

(MICROCOMPUTER MODE)



## 3.2.4 Memory-Mapped Registers

The six registers mapped into the data memory space are listed in Table 3-2 and are shown in the block diagram of Figure 3-1.

The memory-mapped registers may be accessed in the same manner as any other data memory location, with the exception that block moves using the BLKD (block move from data memory to data memory) instruction cannot be performed from the memory-mapped registers.

REGISTER NAME	ADDRESS LOCATION	DEFINITION
DRR(15-0)	0	Serial port data receive register
DXR(15-0)	1	Serial port data transmit register
TIM(15-0)	2	Timer register
PRD(15-0)	3	Period register
IMR (5-0)	4	Interrupt mask register
GREG(7-0)	5	Global memory allocation register

Table 3-2. Memory-Mapped Registers

### 3.2.5 Auxiliary Registers

The TMS320C25 provides a register file containing eight auxiliary registers (AR0-AR7). This section discusses each register's function and how an auxiliary register is selected and stored.

The auxiliary registers may be used for indirect addressing of data memory or for temporary data storage. Indirect auxiliary register addressing (see Figure 3-4) allows placement of the data memory address of an instruction operand into one of eight auxiliary registers. These registers are pointed to by a three-bit Auxiliary Register Pointer (ARP) that is loaded with a value from 0 through 7, designating AR0 through AR7, respectively. The auxiliary registers and the ARP may be loaded either from data memory or by an immediate operand defined in the instruction. The contents of these registers may also be stored in data memory. (Section 4 describes the programming of the indirect addressing mode.)




Figure 3-4. Indirect Auxiliary Register Addressing Example

The auxiliary register file (AR0-AR7) is connected to the Auxiliary Register Arithmetic Unit (ARAU), shown in Figure 3-5. The ARAU may autoindex the current auxiliary register while the data memory location is being addressed. Indexing by either  $\pm 1$  or by the contents of AR0 may be performed. As a result, accessing tables of information does not require the Central Arithmetic Logic Unit (CALU) for address manipulation, thus freeing it for other operations.




Figure 3-5. Auxiliary Register File

As shown in Figure 3-5, auxiliary register 0 (AR0) or the eight LSBs of the instruction registers can be connected to one of the inputs of the ARAU. The other input is fed by the current AR (being pointed to by ARP). AR(ARP) refers to the contents of the current AR pointed to by ARP. The ARAU performs the following functions:

AR(ARP)	+	AR0 → AR(AF	RP) Index the current AR by adding a 16-bit integer contained in AR0.
AR(ARP)	-	AR0 → AR(AF	
AR(ARP)	+	1 → AR(AF	
AR(ARP)	-	1 → AR(AF	(P) Decrement the current AR by one.
AR(ARP)		→ AR(AF	RP) AR(ARP) is unchanged.
AR(ARP)	+	IR(7-0) → ÅR	(ARP) Add 8-bit immediate value to the current AR.
AR(ARP)	-	IR(7-0) → AR	(ARP) Subtract 8-bit immediate value to the current AR.
AR(ARP)	+	rcAR0 → AR	(ARP) Bit-reversed indexing with reverse-carry propagation (see Section 4.1.2).
AR(ARP)	-	rcAR0 → AR	(ARP) Bit-reversed indexing with reverse-carry propagation (see Section 4.1.2).

Although the ARAU is useful for address manipulation in parallel with other operations, it may also serve as an additional general-purpose arithmetic unit since the auxiliary register file can directly communicate with data memory. The ARAU implements 16-bit unsigned arithmetic, whereas the CALU implements 32-bit two's-complement arithmetic. Instructions provide branches dependent on the comparison of the auxiliary register pointed to by ARP with ARO.

Figure 3-5 also shows the three-bit Auxiliary Register pointer Buffer (ARB) that provides storage for the ARP on subroutine calls and interrupts.

## **3.2.6 Addressing Modes**

The TMS320C25 can address a total of 64K words of program memory and 64K words of data memory. The on-chip data memory is mapped into the 64K data memory space. The memory maps, which change with the configuration of block B0, are described in detail in Section 3.2.4.

The 16-bit Data Address Bus (DAB) addresses data memory in one of the following two ways:

- 1) By the DiRect address Bus (DRB) using the direct addressing mode (e.g., ADD >10), or
- 2) By the Auxiliary register File Bus (AFB) using the indirect addressing mode (e.g., ADD \*).

Operands are also addressed by the contents of the program counter in the immediate addressing mode.

Figure 3-6 illustrates operand addressing in the direct, indirect, and immediate addressing modes.




Figure 3-6. Methods of Instruction Operand Addressing

If the direct addressing mode is used, the 9-bit Data memory page Pointer (DP) points to one of 512 128-word pages. The data memory address (dma), specified by the seven LSBs of the instruction, points to the desired word within the page. The address on the direct address bus (DRB) is formed by concatenating the 9-bit DP with the 7-bit dma.

When using the indirect addressing mode, the currently selected 16-bit auxiliary register AR(ARP) addresses the data memory through the auxiliary register file bus (AFB). While the selected auxiliary register provides the data memory address and the data is being manipulated by the Central Arithmetic Logic Unit (CALU), the contents of the auxiliary register may be manipulated through the Auxiliary Register Arithmetic Unit (ARAU). See Figure 3-4 for an example of indirect auxiliary register addressing. The direct and indirect addressing modes are described in detail in Section 4.1.

When an immediate operand is used, it is either contained within the instruction word itself or, in the case of 16-bit immediate operands, the word following the instruction opcode.

## 3.2.7 Memory-to-Memory Moves

The TMS320C25 provides instructions for data and program block moves and for data move functions that efficiently utilize the configurable on-chip RAM.

The BLKD instruction moves a block within data memory, and the BLKP instruction moves a block from program memory to data memory. When used with the repeat instructions (RPT and RPTK), the BLKD and BLKP instructions efficiently perform block moves from on- or off-chip memory.

The DMOV (data move) function is useful for implementing algorithms that use the  $z^{-1}$  delay operation, such as convolutions and digital filtering where data is being passed through a time window. The data move function can be used anywhere within blocks B0, B1, or B2. It is continuous across the boundary of blocks B0 and B1 but cannot be used with off-chip data memory.

Implemented in on-chip RAM, the DMOV function is equivalent to that of the TMS32010 and TMS32020. DMOV allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon in the same cycle (e.g., by the CALU). An ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The MACD (multiply and accumulate with data move) and the LTD (load T register, accumulate previous product, and move data) instructions use the data move function.

# 3.3 Central Arithmetic Logic Unit (CALU)

The TMS320C25 Central Arithmetic Logic Unit (CALU) contains a 16-bit scaling shifter, a 16 x 16-bit parallel multiplier, a 32-bit Arithmetic Logic Unit (ALU), a 32-bit accumulator (ACC), and additional shifters at the outputs of both the accumulator and the multiplier. This section describes the CALU components and their functions. Figure 3-7 is a block diagram showing the components of the CALU.

The following steps occur in the implementation of a typical ALU instruction:

- 1) Data is fetched from the RAM on the data bus,
- 2) Data is passed through the scaling shifter and the ALU where the arithmetic is performed, and
- 3) The result is moved into the accumulator.

One input to the ALU is always provided from the accumulator, and the other input may be fed from the Product Register (PR) of the multiplier or the scaling shifter that is loaded from data memory.




Figure 3-7. Central Arithmetic Logic Unit (CALU)

## 3.3.1 Scaling Shifter

The TMS320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU (see Figure 3-7). The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeros, and the MSBs may be either filled with zeros or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST0.

The TMS320C25 also contains several other shifters, which allow it to perform numerical scaling, bit extraction, extended arithmetic, and overflow prevention. These shifters are connected to the output of the multiplier and the accumulator.

## 3.3.2 ALU and Accumulator

The TMS320C25 32-bit ALU and accumulator implement a wide range of arithmetic and logical functions, the majority of which execute in a single clock cycle. Once an operation is performed in the ALU, the result is transferred to the accumulator where additional operations such as shifting may occur. Data that is input to the ALU may be scaled by the scaling shifter.

The 32-bit accumulator (see Figure 3-7) is split into two 16-bit segments for storage in data memory: ACCH (accumulator high) and ACCL (accumulator low). Shifters at the output of the accumulator provide a left-shift of 0 to 7 places. This shift is performed while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged. When the ACCH data is shifted left, the LSBs are transferred from the ACCL, and the MSBs are lost. When ACCL is shifted left, the LSBs are zero-filled, and the MSBs are lost.

The accumulator also has an associated carry bit that is set or reset depending on various operations within the TMS320C25. The carry bit allows more efficient computation of extended-precision products and additions or subtractions. It is affected by most arithmetic instructions as well as the shift and rotate instructions. It is not affected by loading the accumulator, logical operations, or other such nonarithmetic or control instructions. It is also not affected by the multiply (MPY, MPYK, and MPYU) instructions, but is affected by the accumulation process in the MAC and MACD instructions. Examples of carry bit operation are shown in Figure 3-8.

с	MSB	LSB	с	MSB	LSB	
×.	FFFF	FFFF ACC	X	00000	000	ACC
1	0000	0000	0	FFFF F	FFF	
× _	7 F F F	FFFFACC 1 (OVM=0)		8000 0	000	ACC (OVM=0)
0	8000	0000	1	7FFF F	FFF	
1+	0000	0 0 0 0 ACC 0 (ADDC		FFFF F		
0	0000	0001 INSTRUC	TION) 1	FFFF F	FFE	INSTRUCTION)

## Figure 3-8. Examples of Carry Bit Operation

The value added to or subtracted from the accumulator, shown in the examples of Figure 3-8, may come from either the input scaling shifter or the shifter at the output of the P register. The carry bit is set if the result of an addition or accumulation process generates a carry, or reset to zero if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction.

The ADDC (add to accumulator with carry) and SUBB (subtract from accumulator with borrow) instructions use the previous value of carry in their addition/subtraction operation (see these instructions in Section 4 for more detailed information).

The one exception to operation of the carry bit, as shown in Figure 3-8, is in the use of the ADDH (add to high accumulator) and SUBH (subtract from high accumulator) instructions. The ADDH instruction can only set the carry bit if a carry is generated, and the SUBH instruction can only reset the carry bit if a borrow is generated; otherwise, neither instruction can affect it.

Two branch instructions, BC and BNC, have been provided for branching on the status of the carry bit. The SC, RC, and LST1 instructions can also be used to load the carry bit. The carry bit is set to one on a hardware reset.

The SFL and SFR (in-place one-bit shift to the left or right) and ROL and ROR (rotate to the left or right) instructions implement shifting or rotating of the contents of the accumulator through the carry bit. The SXM bit affects the definition of the SFR (shift accumulator right) instruction. When SXM = 1, SFR performs an arithmetic right shift, maintaining the sign of the accumulator data. When SXM = 0, SFR performs a logical shift, shifting out the LSB and shifting in a zero for the MSB. The SFL (shift accumulator left) instruction is not affected by the SXM bit and behaves the same in both cases, shifting out the MSB and shifting in a zero. Repeat (RPT or RPTK) instructions may be used with the shift and rotate instructions for multiple shift counts.

The TMS320C25 supports floating-point operations for applications requiring a large dynamic range. The NORM (normalization) instruction is used to normalize fixed-point numbers contained in the accumulator by performing left shifts. The LACT (load accumulator with shift specified by the T register) instruction denormalizes a floating-point number by arithmetically left-shifting the mantissa through the input scaling shifter. The shift count, in this case, is the value of the exponent specified by the four low-order bits of the T register (TR). ADDT and SUBT (add to/subtract from accumulator with shift specified by T register) instructions have also been provided to allow additional arithmetic operations. Floating-point numbers with 16-bit mantissas and 4-bit exponents can thus be manipulated.

The accumulator overflow saturation mode may be programmed through the SOVM and ROVM (set/reset overflow mode) instructions. When the accumulator is in the overflow saturation mode and an overflow occurs, the overflow flag is set and the accumulator is loaded with the most positive or negative number depending upon the direction of overflow.

The TMS320C25 also has the capacity of executing branch instructions that depend on the status of the ALU and accumulator. These instructions include the BC (branch on carry), BV (branch on overflow), and BZ (branch on accumulator equal to zero) instructions. (Refer to Section 4 for a complete list of TMS320C25 instructions.) In addition, the BACC (branch to address in accumulator) instruction provides the ability to branch to an address specified by the accumulator.

## 3.3.3 Multiplier, T and P Registers

The TMS320C25 utilizes a 16 x 16-bit hardware multiplier, which is capable of computing a 32-bit product in a single machine cycle. As shown in Figure 3-7, the following two registers are associated with the multiplier:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Normally, an LT (load T register) instruction loads the TR to provide one operand (from the data bus), and the MPY (multiply) instruction provides the second operand (also from the data bus). Alternatively, a multiplication can be performed with an immediate operand using the MPYK instruction. In either case, a product can be obtained every two cycles.

Two multiply/accumulate instructions (MAC and MACD) fully utilize the computational bandwidth of the multiplier, allowing both operands to be processed simultaneously. For MAC and MACD, two operands are transferred to the multiplier each cycle via the program and data buses. This provides for single-cycle multiply/accumulates when used with repeat (RPT or RPTK) instructions. The MAC and MACD instructions can be used with operands in either internal or external memory. The SQRA (square/add) and SQRS (square/subtract) instructions pass the same value to both inputs of the multiplier for squaring a data memory value.

All multiply instructions, except the MPYU (multiply unsigned) instruction, perform a signed multiply operation in the multiplier. That is, the two numbers being multiplied are treated as two's-complement numbers, and the result is a 32-bit two'scomplement number. The MPYU instruction performs an unsigned multiplication, which greatly facilitates multiple-precision arithmetic operations. This allows operands of greater than 16 bits to be broken down into 16-bit words and processed separately to generate products of greater than 32 bits.

After the multiplication of two 16-bit numbers, the 32-bit product is loaded into the 32-bit Product Register (PR). The product from the PR may be transferred to the ALU directly or optionally shifted before it is transferred to the ALU.

Four product shift modes (PM) are available. The PM field of status register ST1 specifies the PM shift mode, as shown in Table 3-3.

IF PM IS:	RESULT
00	No shift
01	Left shift of 1 bit
10	Left shift of 4 bits
11	Right shift of 6 bits

 Table 3-3.
 PM Shift Modes

Left shifts specified by the PM value are useful for implementing fractional arithmetic or justifying fractional products. For example, the product of either two normalized, 16-bit, two's-complement numbers or two Q15 numbers contains two sign bits, one of which is redundant (see Section 5.6.6 for an explanation of Q15 representation). The single-bit left shift allows this extra sign bit to be shifted off of the product when it is passed to the accumulator. This results in the accumulator contents being formatted in the same manner as the multiplicands. Similarly, the product of either a normalized, 16-bit, two's-complement or Q15 number and a 13-bit, two's-complement constant contains five sign bits, four of which are redundant. This is the case, for example, when using the MPYK instruction. Here the four-bit shift properly aligns the result as it is transferred to the accumulator.

Use of the right-shift PM value allows the execution of up to 128 consecutive multiply/accumulate operations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This allows compatibility with TMS32010 code to be maintained. Note that the PM right shift is always sign-extended regardless of the state of SXM.

The four least significant bits of the T register (TR) also define a variable shift through the scaling shifter for the LACT/ADDT/SUBT (load/add-to/subtract-from accumulator with shift specified by the TR) instructions. These instructions are useful in floating-point arithmetic where a number needs to be denormalized, i.e., floatingpoint to fixed-point conversion. The BITT (bit test) instruction allows testing of a single bit of a word in data memory based on the value contained in the four LSBs of the TR.

# 3.4 System Control

System control on the TMS320C25 is provided by the program counter and related hardware, the external reset signal, the status registers, the on-chip timer, and the repeat counter. The following sections describe the function of each of these components in system control.

### 3.4.1 Program Counter and Related Hardware

The description of the TMS320C25 Program Counter (PC) and its related hardware contained in this section provides information useful in understanding the sequence of external bus operations that occurs during instruction execution. It should be noted, however, that in virtually all cases, operation of this hardware and its effects on operation of the internal pipeline are transparent to the user and are included in the instruction cycle timings provided in Appendix E.

The PC and related hardware (see Figure 3-9) direct program execution on the TMS320C25. Included in the related hardware are the eight-level PC stack, the Prefetch Counter (PFC), the 16-bit MicroCall Stack (MCS) register, the Instruction Register (IR), and the Queue Instruction Register (QIR). The operation of these components and their function in instruction pipelining is now described in detail.




Figure 3-9. Program Counter and Related Hardware

In order to speed instruction execution, the TMS320C25 utilizes a three-level internal pipeline, which divides an instruction cycle into three operations: prefetch, decode, and execution. The PFC contains the address of the next instruction to be prefetched. Once an instruction is prefetched, the instruction is loaded into the IR, unless the IR still contains an instruction currently executing, in which case the prefetched instruction is stored in the QIR. The PFC is then incremented, and after the current instruction has completed execution, the instruction in the QIR is loaded into the IR to be executed.

The PC contains the address of the next instruction to be executed, and is not used directly in instruction fetch operations, but merely serves as a reference pointer to the current position within the program. The PC is incremented as each instruction is executed. When interrupts or subroutine call instructions occur, the contents of the PC are pushed onto the stack to preserve return linkage to the previous program context.

In the operation of the pipeline, the prefetch, decode, and execute operations are independent, which allows instruction executions to overlap. Thus, during any given cycle, three different instructions can be active, each at a different stage of completion, resulting in the three-instruction pipeline. Figure 3-10 shows the operation of the three-level pipeline for single-word, single-cycle instructions executing from either internal program ROM or external memory with no wait states.




Figure 3-10. Three-Level Pipeline Operation

Pipelining is reduced to two levels when execution is from internal program RAM due to the fact that an instruction in internal RAM can be fetched and decoded in the same cycle. Thus, separate prefetch and decode operations are not required, as shown in Figure 3-11.




Figure 3-11. Two-Level Pipeline Operation

Note that the difference in pipeline levels does not necessarily affect instruction execution speed, but merely changes the fetch/decode sequence. Most instructions execute in the same number of cycles regardless of whether they are executed from internal RAM, ROM, or external program memory. Also note that the effects of pipelining are included in the instruction cycle timings listed in Appendix E.

When branches, subroutine calls, or interrupts occur, the pipeline flow shown in Figure 3-12 and Figure 3-13 is disrupted because the pipeline prefetches sequentially, and cannot in general detect that a transfer of control will occur until an instruction reaches execution. This is especially true with conditional branches.

During branch or call instructions, both the PC and PFC are loaded with the destination address, and the pipeline must be refilled. This causes these instructions to require at least three cycles to execute when the destination address is located externally or in internal program ROM. When the destination address is located in internal program RAM, branch instructions generally execute in two cycles, due to the two-level pipeline for internal RAM. In either case, some instructions that have been prefetched may be discarded as control passes to the branch destination address. Operation of the pipeline during interrupts is similar and is described in Section 3.6.2.

Operation of the pipeline during execution of a conditional branch instruction such as a BANZ (branch on auxiliary register not zero), located in external program memory with no wait states, is shown in Figure 3-12. The diagram shows the sequence that occurs when the branch is taken, and the destination address is also in external memory. When the branch is not taken, instruction execution continues sequentially, and the branch instruction requires only two cycles to execute. Operation of unconditional branches is identical to that of conditional branches with the exception that in conditional branches, the N+2 instruction is not fetched, although the address bus is still driven with N+2.




Figure 3-12. Pipeline Operation During BANZ Instruction

There is one additional condition under which the pipeline becomes disrupted. This is when execution of single-cycle instructions changes from internal RAM to external program memory or internal ROM. This occurs in only the following two cases:

- When execution of single-cycle instructions wraps around from >FFFF in block B0 (when configured as program memory) to location >0000.
- When execution of single-cycle instructions is from block B0 (configured as program memory) and a CNFD instruction is executed, converting block B0 to data memory.

Under these conditions, one dummy execute cycle occurs as the pipeline is refilled. This situation is depicted in Figure 3-13. Note that this condition occurs only under the above circumstances, and its effects are not included in the instruction cycle timings given in Appendix E.




Figure 3-13. Pipeline Operation When Crossing Program Boundaries

The contents of the accumulator may be loaded into the PC and PFC in order to implement "computed go to" operations. This can be accomplished using the BACC (branch to address in accumulator) or CALA (call subroutine indirect) instructions.

The PC stack is accessible through the use of the PUSH and POP instructions. Whenever the contents of the PC are pushed onto the top of the stack, the previous contents of each level are pushed down, and the eighth location of the stack is lost. Therefore, data will be lost if more than eight successive pushes occur before a pop. The reverse happens on pop operations. Any pop after seven sequential pops yields the value at the eighth stack level. All eight stack levels then contain the same value. Two additional instructions, PSHD and POPD, push a data memory value onto the stack or pop a value from the stack to data memory. These instructions allow a stack to be built in data memory for the nesting of subroutines/interrupts beyond eight levels.

The 16-bit MicroCall Stack (MCS) register is used expressly for temporary storage of the PFC contents during execution of the TBLR/TBLW, MAC/MACD, and BLKD/BLKP instructions. In these instructions, two operand addresses are required: one provided through either direct or indirect addressing, and the other loaded into the PFC. When execution of the instruction is completed, the contents of the MCS are transferred back to the PFC.

### 3.4.2 Reset

Reset ( $\overline{RS}$ ) is a non-maskable external interrupt that can be used at any time to put the TMS320C25 into a known state. Reset is typically applied after powerup when the machine is in a random state.

Driving the  $\overline{RS}$  signal low causes the TMS320C25 to terminate execution and forces the program counter to zero.  $\overline{RS}$  affects various registers and status bits. At powerup, the state of the processor is undefined. For correct system operation after powerup, a reset signal must be asserted low for at least three clock cycles to guarantee a reset of the device. Processor execution begins at location 0, which normally contains a B (branch) statement to direct program execution to the system initialization routine (see Section 5.1 for an initialization routine example).

Upon receiving an RS signal, the following actions take place:

- 1) A logic 0 is loaded into the CNF (configuration control) bit in status register ST1, causing all RAM to be configured as data memory.
- 2) The Program Counter (PC) is set to 0, and the address bus A15-A0 is driven with all zeroes while RS is low.
- 3) The data bus D15-D0 is placed in the high-impedance state.
- 4) All memory and I/O space control signals (PS, DS, IS, R/W, STRB, and BR) are de-asserted by setting them to high levels while RS is low.
- 5) All interrupts are disabled by setting the INTM (interrupt mode) bit to a high level. (Note that  $\overline{\text{RS}}$  is non-maskable). The interrupt flag register (IFR) is reset to all zeroes.
- 6) Status bits:
  0 → OV; 1 → XF; 1 → SXM; 0 → PM; 1 → HM; 0 → FO;1 → C
  1 → FSM (Remaining status bits are unchanged).
- 7) The global memory allocation register (GREG) is cleared to make all memory local.
- 8) The RPTC (repeat counter) is cleared.
- 9) The DX (data transmit) pin is placed in the high-impedance state. Any transmit/receive operations on the serial port are terminated, and the TXM (transmit mode) bit is reset to a low level. This configures the FSX framing pulse to be an input. A transmit/receive operation may be started by framing pulses only after the removal of RS.
- 10) The timer (TIM) and period (PRD) registers are both set to >FFFF and TIM does not begin decrementing until RS is de-asserted.
- 11) The IACK (interrupt acknowledge) signal is generated in the same manner as a maskable interrupt.

Execution starts from location 0 of program memory when the  $\overline{RS}$  signal is taken high. Note that if  $\overline{RS}$  is asserted while in the hold mode, normal reset operation occurs internally, but all buses and control lines remain in the high-impedance state. Upon release of  $\overline{HOLD}$  and  $\overline{RS}$ , execution starts from location zero.

Note that the ARB, ARP, DP, IMR, OVM, and TC bits are not initialized by reset.

## 3.4.3 Status Registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. The SST and SST1 instructions provide for storing the status registers into data memory. The LST and LST1 instructions load the status registers from data memory. In this manner, the current status of the device may be saved on interrupts and subroutine calls.

Figure 3-14 shows the organization of both status registers, indicating all status bits contained in each. Note that the DP, ARP, and ARB registers are shown as separate registers in the processor block diagram of Figure 3-1. Because these registers do not have separate instructions for storing them into RAM, they are included in the status registers.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STO		ARP		ov	ονΜ	1	INTM					DP				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1		ARB		CNF	тс	SXM	С	1	1	нм	FSM	XF	FO	тхм	Р	м

Figure 3-14. Status Register Organization

The capability of storing the status registers into data memory and loading them from data memory allows the status of the machine to be saved and restored for interrupts and subroutines. All status bits are written to and read from using LST/LST1 and SST/SST1 instructions, respectively (with the exception of INTM, which cannot be loaded via an LST instruction). However, some additional instructions or functions may affect those bits, as indicated in Table 3-4.

As shown in Figure 3-14, several bits in the status registers are reserved and are read as logic '1's by the LST and LST1 instructions.

	Table 3-4.	Status	Register	Field	Definitions
--	------------	--------	----------	-------	-------------

FIELD	FUNCTION
ARB	Auxiliary Register Pointer Buffer. Whenever the ARP is loaded, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded via an LST1 instruction, the same value is also copied to the ARP.
ARP	Auxiliary Register Pointer. This three-bit field selects the AR to be used in indirect addressing. When ARP is loaded, the old ARP value is copied to the ARB register. ARP may be modified by memory-reference instructions when using indirect addressing, and by the LARP, MAR, and LST instructions. ARP is also loaded with the same value as ARB when an LST1 instruction is executed.
С	Carry bit. This bit is set to '1' if the result of an addition generates a carry, or reset to '0' if the result of a subtraction generates a borrow. Otherwise, it is reset after an addition or set after a subtraction, except if the instruction is an ADDH or a SUBH. ADDH can only set and SUBH only reset the carry bit, but cannot affect it otherwise. The shift and rotate instructions also affect this bit, as well as the SC, RC, and LST1 instructions. Two branch instructions, BC and BNC, have been provided to branch on the status of C. C is set to '1' on a reset. The carry bit is useful in implementing multiple-precision arithmetic and in overflow management.
CNF	On-Chip RAM Configuration Control bit. If set to '0', block B0 is configured as data memory; otherwise, block B0 is configured as program memory. The CNF may be modified by the CNFD, CNFP, and LST1 instructions. RS resets the CNF to '0'.
DP	Data Memory Page Pointer. The 9-bit DP register is concatenated with the 7 LSBs of an instruction word to form a direct memory address of 16 bits. DP may be modified by the LST, LDP, and LDPK instructions.
FO	Format bit. A '0' configures the serial port registers as 16-bit registers. A '1' configures the port registers to receive and transmit eight-bit bytes. FO may be modified by the FORT and LST1 instructions. FO is reset to '0'.

FIELD	FUNCTION
FSM	Frame Synchronization Mode bit. This bit indicates whether the serial port will operate with or without frame sync pulses. When FSM = 1, the serial port operation will be initiated following a frame sync pulse on the FSX/FSR inputs. When FSM = 0, the FSX/FSR inputs are ignored and the serial port operates continuously with no frame sync pulses required. The bit is set to one by a reset.
НМ	Hold Mode bit. When HM = 1, the TMS320C25 halts internal execution when acknowledging an active HOLD. When HM = 0, the processor may continue execution out of internal program memory but puts its external interface in a high-impedance state. This bit is set to one by a reset.
INTM	Interrupt Mode. A '0' enables all unmasked interrupts. A '1' disables all maskable interrupts. INTM is set and reset by the DINT and EINT instructions. RS and IACK also set INTM. INTM has no effect on the unmaskable RS interrupt. Note that INTM is unaffected by the LST instruction.
OV	Overflow Flag. As a latched overflow signal, OV is set to '1' when overflow occurs in the ALU. Once an overflow occurs, the OV remains set until a reset, BV, BNV, or LST instruction clears the OV.
OVM	Overflow Mode. A '0' causes overflowed results to overflow normally in the accumulator. A '1' causes the accumulator to be set to either its most positive or negative value upon encountering an overflow. The SOVM and ROVM instructions set and reset this bit. LST may also be used to modify the OVM.
РМ	Product Shift Mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If $PM = 01$ , the PR output is left-shifted one place and loaded into the ALU, with the LSBs zero-filled. If $PM = 10$ , the PR output is left-shifted by four bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PR contents remain unchanged. The shift takes place when transferring the contents of the PR to the ALU. PM is loaded with the SPM and LST1 instructions. The PM bits are cleared by $\overline{RS}$ .
SXM	Sign-Extension Mode bit. A '1' produces sign extension on data as it is passed into the accumulator through the scaling shifter. A '0' suppresses sign extension. Note that SXM does not affect the definition of certain instructions. For example, the ADDS instruction suppresses sign extension regardless of SXM. This bit is set and reset by the SSXM and RSXM instructions and may also be loaded by LST1. SXM is set to '1' by $\overline{\text{RS}}$ .
тс	Test/Control Flag bit. The TC bit is affected by the BIT, BITT, CMPR, LST1, and NORM instructions. The TC bit is set to a '1' if: (1) a bit tested by BIT or BITT is a '1', (2) a compare condition tested by CMPR exists between AR0 and another AR pointed to by ARP, or (3) the exclusive-OR function of the two MSBs of the accumulator is true when tested by a NORM instruction. Two branch instructions, BBZ and BBNZ, provide branching on the status of the TC.
тхм	Transmit Mode bit. A '1' configures the serial port's FSX pin to be an output. In this mode, a pulse is produced on FSX when DXR is loaded. Transmission then starts on the DX pin. A '0' configures the FSX pin to be an input. TXM is set and reset by the STXM and RTXM instructions and may also be loaded by LST1. RS resets TXM to a '0'.
XF	XF pin status. A status bit indicating the state of the XF pin, a general-purpose output pin. XF is set and reset by the SXF and RXF instructions or may be loaded by LST1. XF is set to '1' by RS.

# Table 3-4. Status Register Field Definitions (Concluded)

# 3.4.4 Timer Operation

The TMS320C25 provides a memory-mapped timer (TIM) register and a period (PRD) register. The timer register is a down counter continuously clocked by CLKOUT1. Reset sets the timer and period registers (see Figure 3-15) to their maximum value (>FFFF). Upon release of reset, the timer begins decrementing. Following this, the TIM and PRD registers may be reloaded under program control. See Section 3.4.2 for reset information.




Figure 3-15. Timer Block Diagram

The TIM register, data memory location 2, holds the current count of the timer. At every CLKOUT1 cycle, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. When the TIM register decrements to zero, a TINT (timer interrupt) is generated. In the next cycle, the contents of the PRD register are loaded into the TIM register. In this way, a TINT is generated every PRD + 1 cycles of CLKOUT1. By programming the PRD register from 1 to 65,535 (>FFFF), a TINT can be generated every 2 to 65,536 cycles, respectively. A PRD register value of zero is not allowed.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the period register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

If the timer is not used, TINT should be masked or all maskable interrupts disabled by a DINT instruction. The PRD register can then be used as a general-purpose data memory location. If TINT is used, the PRD and TIM registers should be programmed before unmasking the TINT.

## 3.4.5 Repeat Counter

The repeat counter (RPTC) is an 8-bit counter, which when loaded with a number N, causes the next single instruction to be executed N + 1 times. The RPTC can be loaded with a number from 0 to 255 using either the RPT (repeat) or RPTK (repeat immediate) instructions. This results in a maximum of 256 executions of a given instruction. RPTC is cleared by reset.

The repeat feature can be used with instructions such as multiply/accumulates (MAC/MACD), block moves (BLKD/BLKP), I/O transfers (IN/OUT), and table read/writes (TBLR/TBLW). These instructions, which are normally multicycle, are pipelined when using the repeat feature, and effectively become single-cycle instructions. For example, the table read instruction may take three or more cycles to execute, but when repeated, a table location can be read every cycle. Note that not all instructions can be repeated (see Section 4.3 and Appendix E for more information).

## 3.4.6 Powerdown Mode

When operated in the powerdown mode, the TMS320C25 enters a dormant state and requires only a fraction of the power normally needed to supply the device. Powerdown mode is invoked either by executing an IDLE instruction or by driving the HOLD input low with the HM status bit set to one.

While in powerdown mode, all of the internal contents of the processor are maintained to allow operation to continue unaltered when powerdown mode is terminated. Powerdown mode is terminated upon receipt of an interrupt when an IDLE instruction is being executed or by removal of the HOLD input. (Refer to the IDLE instruction description in Section 4 and the hold function description in Section 3.8.3 for further information.) Actual power supply current requirements in powerdown mode are specified in the TMS320C25 Data Sheet (Appendix A).

# 3.5 External Memory and I/O Interface

Data, program, and I/O address spaces provide interfacing to memory and I/O, thus maximizing system throughput. The local memory interface consists of:

- A 16-bit parallel data bus (D15-D0),
- A 16-bit address bus (A15-A0),
- Data, program, and I/O space select (DS, PS, and IS) signals, and
- Various system control signals.

The  $R/\overline{W}$  (read/write) signal controls the direction of the transfer, and  $\overline{STRB}$  (strobe) provides a timing signal to control the transfer.

I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices.

Interfacing to memory and I/O devices of varying speeds is accomplished by using the READY line. When communicating with slower devices, the TMS320C25 processor waits until the other device completes its function, signals the processor via the READY line, and continues execution.

## 3.5.1 Memory Combinations

The exact sequence of operations performed as instructions execute depends on the areas in memory where the instructions and operands are located. There are six possible combinations of program and data memory since information can be located in either internal RAM, external memory, or internal ROM. The six possible combinations are:

- Program Internal RAM/Data Internal (PI/DI)
- Program Internal RAM/Data External (PI/DE)
- Program External/Data Internal (PE/DI)
- Program External/Data External (PE/DE)
- Program Internal ROM/Data Internal (PR/DI)
- Program Internal ROM/Data External (PR/DE)

Appendix E provides cycle timings for instructions both when repeated and when not repeated. The following is a summary of program execution, organized according to memory configuration.

PI/DI or PR/DI	When both program and data memory are on-chip, the processor runs at full speed with no wait states. Note that IN and OUT instructions have different cycle timings when program memory is internal; IN requires two cycles to execute while OUT requires only one.
PE/DI	This memory mode can run at full speed if external

This memory mode can run at full speed if external program memory is sufficiently fast since internal data operations can occur coincident with external program memory accesses. If external program memory is not fast enough, wait states may be generated using the READY input.

PI/DE, PE/DE, or PR/DE Additional cycles are required to execute instructions that reference an external data memory space. At least two cycles are required to execute 'read from external data memory' instructions such as ADD, LAR, etc. Further additional cycles may be required due to wait states if external data memory is not fast enough to be accessed within a single cycle. Note, however, that the TMS320C25 has the capability of executing 'write to external data memory' instructions in a single cycle when program memory is internal (two cycles are required if program memory is also external). Additional cycles are also required in this case if external data memory is not sufficiently fast.

Note that in all memory configurations where the same bus is used to communicate with external data, program, or I/O space, the number of cycles required to execute a particular instruction may further vary depending on whether the next instruction fetch is from internal or external program memory. Instruction execution and operation of the pipeline are discussed in detail in the following sections and in Section 3.4.1.

## 3.5.2 Internal Clock Timing Relationships

The crystal or external clock source frequency is divided to produce an internal four-phase clock. The four phases are defined by CLKOUT1 and CLKOUT2, as shown in Figure 3-16.




Figure 3-16. Four-Phase Clock

Figure 3-16 shows the start of quarter-phase 3 (Q3) on the rising edge of CLKOUT1. To help facilitate the description of the TMS320C25's operation, this nomenclature is used throughout this document.

## 3.5.3 External Read Cycle

Each time an external read cycle is performed, a specific sequence of events occurs. This sequence of events is as follows:

- 1) During clock quarter-phase 1, the processor begins driving the address bus and one of the memory space select signals.  $R/\overline{W}$  is driven high to indicate an external memory read.
- At the beginning of quarter-phase 2, STRB is asserted to indicate that the address bus is valid. STRB, in conjunction with R/W, may be used to gate a read enable signal.
- 3) After decoding the addressed memory area, the user's memory interface must set up the appropriate READY signal during quarter-phase 2. READY is sampled by the processor at the beginning of quarter-phase 3.
- 4) If READY was high at the proper time, the data is clocked in at the end of quarter-phase 3.
- 5) STRB is deasserted at the beginning of quarter-phase 4. The processor ends the memory access by deactivating the address bus and PS, DS, or IS.

Note that the control signals  $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ ,  $\overline{STRB}$ , and  $R/\overline{W}$  are only asserted when an external address location is being accessed.

Figure 3-17 shows the timing for several read operations. Two instructions are shown executing completely, an ADD and a SUB instruction. Note that a previous instruction is being executed while ADD and SUB are being fetched. Also note that while the SUB instruction is being executed, the next instruction, LAC, is being fetched even though execution of the LAC is not shown.

The ADD instruction takes one cycle to execute because both the next instruction and the ADD's data are internal. The SUB instruction that is fetched during ADD execution takes two cycles to execute because its data is external. The LAC instruction is fetched externally, but no wait state is needed since fast program memory is being used. STRB going high (inactive) signals the end of the read cycle. Data is clocked into the processor at the beginning of clock quarter-phase 4 if the READY signal was active at the beginning of quarter-phase 3 and satisfied the required setup time.

Note that one dummy execute cycle occurs in the sequence of instructions because program execution changes from PI to PE. This is discussed in detail in Section 3.4.1.




Figure 3-17. Read Cycle Functional Timing

### 3.5.4 External Write Cycle

The sequence of events that occurs each time an external write cycle is performed, is as follows:

- 1) During clock quarter-phase 1, the TMS320C25 begins driving the address bus and one of the memory space select signals.  $R/\overline{W}$  is driven low to indicate an external memory write.
- 2) At the beginning of quarter-phase 2, STRB is asserted to indicate that the address bus is valid. STRB, in conjunction with R/W, may be used to gate a write enable signal.
- 3) After decoding the addressed memory area, the user's memory interface must provide the appropriate logic level to the READY signal input during quarter-phase 2. READY is sampled by the processor at the beginning of quarter-phase 3.
- 4) The data bus begins to be driven at the start of quarter-phase 2.
- 5) STRB is then deasserted at the beginning of quarter-phase 4. The processor ends the memory access by deactivating the address bus and PS, DS, or IS.

The number of cycles in a memory or I/O access is determined by the state of the READY input. At the start of quarter-phase 3, the TMS320C25 samples the READY input. If READY is high, the memory access ends at the next falling edge of CLKOUT1. If READY is low, the memory cycle is extended by one machine cycle, and all other signals remain valid. At the beginning of the next quarter-phase 3, this sequence is repeated. Note that for on-chip program and data memory accesses, the READY input is ignored.

Figure 3-18 illustrates the functional timing for write operations and wait states. The timing for three instructions, SACL, SAR, and SACH, is shown. The SACL instruction stores data in external data memory, and the next instruction fetched is in internal program memory. Therefore, the SACL instruction's memory references are PI/DE. SACL only takes one cycle to complete, because the instruction writes to the zero wait-state external data memory. The SAR instruction references a PI/DI memory configuration. This instruction only takes one cycle to execute, because the data and program are internal. The SACH instruction uses slow external data memory (one wait state) and fast external program memory. SACH takes three cycles: one for the write to external data memory, one for a wait state since the external data is slow, and one for the external program fetch. External logic holds the READY line inactive during quarter-phase 2 to indicate a wait state. For write operations, STRB going high can be used to clock data into the external memory.

One dummy execute cycle also occurs in this sequence of instructions, because program execution changes from PI to PE (see Section 3.4.1).




Figure 3-18. Functional Timing of Write Cycles and Wait States

# 3.6 Interrupts

The TMS320C25 has three external maskable user interrupts (INT2-INT0), available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset having the highest priority and the serial port transmit interrupt having the lowest priority.

# 3.6.1 Interrupt Operation

This subsection details interrupt organization and management. Vector locations and priorities for all internal and external interrupts are shown in Table 3-5. The TRAP instruction, used for software interrupts, is not prioritized but is included here since it has its own vector location. Each interrupt address has been spaced apart by two locations so that branch instructions can be accommodated in those locations.

INTERRUPT NAME	MEMORY LOCATION	PRIORITY	FUNCTION
RS	0	1 (highest)	External reset signal
INTO	2	2	External user interrupt #0
INT1	4	3	External user interrupt #1
INT2	6	4	External user interrupt #2
	8-23		Reserved locations
TINT	24	5	Internal timer interrupt
RINT	26	6	Serial port receive interrupt
XINT	28	7 (lowest)	Serial port transmit interrupt
TRAP	30	N/A	TRAP instruction address

Table 3-5. Interrupt Locations and P
--------------------------------------

When an interrupt occurs, it is stored in the 6-bit Interrupt Flag Register (IFR). This register is set by the external user interrupts  $\overline{INT}(2-0)$  and the internal interrupts RINT, XINT, and TINT. Each interrupt is stored until it is recognized and then cleared by the IACK (interrupt acknowledge) signal or the RS (reset) signal. The RS signal is not stored in the IFR. No instructions are provided for reading from or writing to the IFR.

The TMS320C25 has a memory-mapped Interrupt Mask Register (IMR) for masking external and internal interrupts. The layout of the register is shown in Figure 3-19. A '1' in bit positions 5 through 0 of the IMR enables the corresponding interrupt, provided that INTM = 0. The IMR is accessible with both read and write operations but cannot be read using BLKD. When the IMR is read, the unused bits (15 through 6) will be read as '1's. The lower six bits are used to write to or read from the IMR. Note that  $\overline{RS}$  is not included in the IMR, and therefore the IMR has no effect on reset.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RESE	RVED					XINT	RINT	TINT	INT2	INT1	INTO

### Figure 3-19. Interrupt Mask Register (IMR)

The INTM (interrupt mode) bit, which is bit 9 of status register STO, enables or disables all maskable interrupts. A '0' in INTM enables all the unmasked interrupts, and a '1' disables these interrupts. The INTM is set to a '1' by the IACK (interrupt acknowledge) signal, the DINT instruction, or a reset. This bit is reset to a '0' by the EINT instruction. Note that the INTM does not actually modify the IMR or IFR.

The TMS320C25 has a built-in mechanism for protecting multicycle instructions. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This also includes instructions that become multicycle due to the READY signal.

In addition, the device also does not allow interrupts to be processed when an instruction is being repeated via the RPT or RPTK instructions. The interrupt is stored in the IFR until the repeat counter (RPTC) decrements to zero, and then the interrupt is processed. Note that even if the interrupt is de-asserted while the TMS320C25 is processing the RPT or RPTK, the interrupt will still be latched by IFR and be pending until RPTC decrements to zero.

If both the  $\overline{\text{HOLD}}$  line and an interrupt go active during a multicycle instruction or a repeat loop, the  $\overline{\text{HOLD}}$  takes control of the processor at the end of the instruction or loop. When  $\overline{\text{HOLD}}$  is released, the interrupt is acknowledged.

Interrupts cannot be processed between EINT and the next instruction in a program sequence. For example, if an interrupt occurs during an EINT instruction execution, the device always completes EINT as well as the following instruction before the pending interrupt is processed. This insures that a RET can be executed before the next interrupt is processed, assuming that a RET instruction follows the EINT. The state of the machine, upon receiving an interrupt, may be saved and restored (see Section 5.3.1).

### 3.6.2 External Interrupt Interface

 $\overline{INT}(2-0)$  may be asynchronous edges or levels. The functional logic organization for  $\overline{INT}(2-0)$  is shown in Figure 3-20. As shown in the figure, the external interrupt  $\overline{INT}0$  is connected to an edge-triggered flip-flop. The  $\overline{INT}0$  signal is ORed with the interrupt edge flip-flop Q output and synchronized with internal quarter-phases 1 and 2 to produce an interrupt signal. In this way, the device can handle both edge-triggered and level-triggered interrupts.

If the INTM bit and flag register have been properly enabled, the interrupt signal is accepted by the processor. An  $\overline{IACK}$  (interrupt acknowledge) signal is then generated. The  $\overline{IACK}$  clears the appropriate interrupt edge flip-flop and disables the INTM latch. The logic is the same for  $\overline{INT1}$  and  $\overline{INT2}$ .





Figure 3-20. Internal Interrupt Logic Diagram

In a typical interrupt (INT2-INT0) operation, the interrupt is generated by a negative-going edge and the IFR bit is set. Since INTM is disabled when the interrupt is acknowledged, the level may continue to be present on the INT input without generating further interrupts. If the level is removed before an EINT instruction is executed, no further interrupts are generated. If a low level continues to be present after the EINT, another interrupt is generated after the EINT/next instruction sequence. In addition, if the INT pin is pulsed between the previous IACK and EINT, another interrupt is generated after EINT/RET, because the corresponding IFR bit is again set.

The timing diagram of Figure 3-21, shows an interrupt, interrupt acknowledge, and various other signals for the special case of single-cycle instructions. An interrupt generated during the current (N) fetch cycle still allows the fetch and execution of that instruction. The N+1 and N+2 instructions are also fetched, then discarded, and the address N+1 is pushed onto the top of the stack. The instruction is fetched again upon a return command from the interrupt routine.

As shown in Figure 3-21, two dummy execute cycles occur on an interrupt. The IACK signal is asserted low during CLKOUT1 low when the device initiates a fetch from interrupt location I. Therefore, an external device can determine the interrupt that occurred by latching the address bus value present on A4-A1 with the rising edge of CLKOUT2 when IACK is low.



N is the program memory location for the current instruction.
 I is the interrupt vector location in program memory for the active interrupt.

3. For simplicity, this example only shows the execution of single-cycle instructions fetched from external program memory, rather than multicycle instructions.



# 3.7 Serial Port

The on-chip serial port provides direct communication with serial devices such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

Serial port operation is controlled by the following registers and mode bits:

- Data Transmit Register (DXR)
- Transmit Shift Register (XSR)
- Data Receive Register (DRR)
- Receive Shift Register (RSR)
- Format bit (FO)
- Transmit Mode bit (TXM)
- Frame Synchronization Mode bit (FSM)

The serial port uses two memory-mapped registers: the DXR register that holds the data to be transmitted by the serial port, and the DRR register that holds the received data (see Figure 3-22). Any instruction accessing data memory can be used to read from or write to these registers; however, the BLKD (block move from

data memory to data memory) instruction cannot be used to read these registers. The DXR and DRR registers are mapped into locations 0 and 1 in the data address space. The XSR and RSR registers are not directly accessible through software.




Figure 3-22. The DRR and DXR Registers

The transmit and receive sections of the serial port are implemented separately to allow independent transmit and receive operations, as shown in Figure 3-23. Externally, the serial port interface is implemented using the following six pins on the TMS320C25 device:

- Transmitted serial data (DX)
- Transmit clock (CLKX)
- Transmit framing synchronization signal (FSX)
- Received serial data (RX)
- Receive clock (CLKR)
- Receive framing synchronization signal (FSR)

The data on the DX and DR pins is clocked out of or into the XSR or RSR by the CLKX or CLKR signal, respectively. CLKX and CLKR are only required to be present during actual serial port transfers, and may be stopped when no data is being transferred. Data bits can be transferred in either 8-bit bytes or 16-bit words. Data is clocked out of XSR on the rising edges of CLKX, while data is clocked into RSR on the falling edges of CLKR. The MSB of the data is transferred first.

The XSR and RSR are connected to the DXR and DRR, respectively. For transmit operations, the contents of DXR are transferred to XSR when a new transmission begins. For a receive operation, the contents of RSR are transferred to DRR when all of the bits have been received. Thus, the serial port is double-buffered since data may be transferred to or from the DXR or DRR while another transmit or receive operation is being performed.




Figure 3-23. Serial Port Block Diagram

Serial port transfers are generally initiated by a frame sync pulse. The exception to this is when the continuous mode of operation is used with FSM=0, as described in a subsequent paragraph. Frame sync pulses are input on FSX for transmit operations and on FSR for receive operations.

Upon completion of a serial port transfer, an internal interrupt is generated. The RINT interrupt is generated for a receive operation, and XINT is generated for a transmit operation. RINT and XINT are generated on the rising edge of CLKR and CLKX, respectively, after the last bit is transferred. Note that if DRR is read before a RINT is received, it will contain the data from the previous operation. Similarly, if DXR is loaded more than once after an XINT is generated (in the continuous transmission mode), only the last value written will be loaded into XSR for the next transmit operation.

When the TMS320C25 is reset, TXM is cleared to zero, and DX is placed in a high-impedance state. Any transmit or receive operation that is in progress when the reset occurs is terminated.

If the serial port is not being used, the DRR and DXR registers can be used as general-purpose registers. In this case, the CLKR or FSR should be connected to a logic low to prevent a possible receive operation from being initiated.

The FO (format) bit, located in status register ST1, is used to define whether data to be transmitted and received is an 8-bit byte or a 16-bit word. If FO = 0, the data is formatted in 16-bit words. If FO = 1, the data is formatted in 8-bit bytes. In the 8-bit mode, only the lower eight least-significant bits are used for transmit/receive operations. The FO bit is loaded by the FORT (format serial port registers) instruction. On reset, FO is set to a '0'.

The TXM (transmit mode) bit, also located in status register ST1, is used to determine if the frame sync pulse for the transmit operation is generated internally or externally. If TXM=0, FSX is an input, but if TXM=1, FSX becomes an output and frame sync pulses are produced on FSX at the beginning of a serial port transmission. The TXM bit can be loaded by the LST1, STXM, or RTXM instructions.

The FSM (frame synchronization mode) status register bit is used to select whether frame sync pulses are required for each serial port transfer. If FSM=1, frame sync pulses are required; if FSM=0, they are not required. FSM is set by the SFSM (set frame synchronization mode) instruction and cleared by the RFSM (reset frame synchronization mode) instruction.

The timing of the serial port signals is compatible with the TI/Intel 2910 series codecs. The timing is also compatible with the AMI S3506 series codecs if the frame synchronization signals are inverted.

### 3.7.1 Burst-Mode Operation

In burst-mode serial port operation, transfers are separated in time by periods of no serial port activity (the serial port does not operate continuously). For burst-mode operation, FSM must be set to one. Timing of the serial port in this mode of operation is shown in Figure 3-24 and Figure 3-25.




Figure 3-24. Burst-Mode Serial Port Transmit Operation




Figure 3-25. Burst-Mode Serial Port Receive Operation

When TXM=1 (in the transmit operation) and the serial port register DXR is loaded, a framing pulse is generated on the next rising edge of CLKX. XSR is loaded with the current contents of DXR while FSX is high and CLKX is low. Transmission begins when FSX goes low while CLKX is high or is going high. Figure 3-24 shows the timing for the byte mode (FO=1). XINT is generated on the rising edge of CLKX after all 8 or 16 bits have been transmitted and DX is placed in the high-impedance state. If DXR is reloaded before the next rising edge of CLKX after XINT, FSX will again be generated as shown, and XSR will be reloaded.

The receive operation is very similar to the transmit operation. The contents of RSR are loaded into DRR while CLKR is low, just after reception of the last bit sent by the transmitting device (see Figure 3-25). RINT is generated on the next rising edge of CLKR, and DRR may be read at any time before the reception of the final bit of the next transmission. When operating in the byte mode, the eight most-significant bits of the DRR are the contents of the eight least-significant bits of the DRR prior to reception of the current byte, as shown in Figure 3-26.




Figure 3-26. Byte-Mode DRR Operation

### 3.7.2 Continuous-Mode Operation Using Frame Sync Pulses

The TMS320C25 provides two modes of operation that allow the use of a continuous stream of serial data. When FSM=1, frame sync pulses are required, but since DXR is double-buffered, continuous operation is achieved even if TXM=1. Writing to DXR during a serial port transmission does not abort the transmission in progress, but instead DXR stores that data until XSR can be reloaded. As long as DXR is reloaded before the CLKX rising edge on the final bit being transmitted, the FSX pulse will go high on the rising edge of CLKX during the transmission of the final bit and fall on the next rising edge when transmission of the word just loaded begins. If DXR is not reloaded within this period and FSM =1, the DX pin will be placed in a high-impedance state for at least one CLKX cycle until DXR is reloaded (as described in the previous section). Figure 3-27 and Figure 3-28 show the timing diagrams for the continuous operation with frame sync pulses.




Figure 3-27. Serial Port Transmit Continuous Operation (FSM=1)




Figure 3-28. Serial Port Receive Continuous Operation (FSM=1)

Continuous receive operation with FSM=1 is identical to that of burst-mode operation with the exception that FSR is pulsed during reception of the final bit.

### 3.7.3 Continuous-Mode Operation Without Frame Sync Pulses

The continuous mode of operation allows transmission and reception of a continuous bit stream without requiring frame sync pulses every 8 or 16 bits. This mode is selected by setting FSM=0.

Figure 3-29 and Figure 3-30 show operation of the serial port for both states of FSM to illustrate differences in operation for each case. FSM is initially set to one, and frame sync pulses are required to initiate serial transfers. During processing of the next serial port interrupt (XINT or RINT), FSM is reset to zero by means of an RFSM (reset FSM) instruction. RFSM can occur either before or after the write to DXR or read from DRR. From this point on, the FSX and FSR inputs are ignored, with transmission occurring every CLKX cycle and reception occurring every CLKR cycle as long as those clocks are present.




Figure 3-29. Serial Port Transmit Continuous Operation (FSM=0)




Figure 3-30. Serial Port Receive Continuous Operation (FSM=0)

If FSX is configured as an output, it will remain low until FSM is set back to one and DXR is reloaded. If DXR is not reloaded with new data every XINT (every 8 or 16 CLKX cycles depending on FO), the last value loaded will be transmitted on DX continuously. Note that this is different from the case with FSM=1 where DX is placed into a high-impedance state if DXR is not reloaded before transmission of the last bit of the current word in XSR. For example, if byte C is not loaded into DXR as indicated in Figure 3-29, bits B1-B8 will be retransmitted instead of bits C1 and C2 as shown. For receive operations, DRR is loaded from RSR (and an RINT is generated) every 8 or 16 CLKR cycles (depending on FO), regardless of whether or not DRR has been read. An overrun of DRR is also possible with FSM=1 if DRR is not read before the next RINT. The only way to stop continuous transmission or reception once started, when FSM=0, is to either stop CLKX or CLKR or to perform an SFSM (set FSM) instruction.

Continuous transmission without frame sync pulses is very useful in communicating directly to telephone system PCM highways. For AT&T T1 and CCITT G711/712 lines, FSX and FSR pulses are generated only every 24 or 32 bytes. By counting the transmitted and received bytes in software after an initial FSX or FSR and performing SFSM and RFSM instructions as required, the TMS320C25 can easily be made to communicate in these formats.

### 3.7.4 Initialization of Continuous-Mode Operation Without Frame Sync Pulses

FSM is normally initialized during an XINT or RINT service routine to enable or disable FSX and FSR, respectively, for the next serial port operation. However, in order to initialize the continuous-mode operation, it is permissible to reset FSM to zero before a serial port transmit or receive is initiated. As shown in Figure 3-31 and Figure 3-32, RFSM may occur before a write to DXR, regardless of the state of TXM. If TXM=1, FSX is generated in a normal manner on the next rising edge of CLKX, but only once. If TXM=0, the TMS320C25 waits to transmit until FSX is pulsed, but from then on, the FSX input is ignored. Note that just as in the case of continuous-mode operation without sync pulses described in Section 3.7.3, the first data written to DXR (byte A) is output twice unless DXR is reloaded before the second transmission is started. It is important to consider this dummy cycle when using continuous-mode serial operation.




Figure 3-31. Continuous Transmit Operation Initialization




Figure 3-32. Continuous Receive Operation Initialization

The receive timings are the same as those for the transmit operations with TXM=0. The TMS320C25 waits to receive data until FSR is pulsed, but thereafter the FSR input is ignored. No dummy cycle is associated with the receive operation due to the postbuffering nature of DRR as opposed to the prebuffering nature of DXR.

### 3.8 Multiprocessing and Direct Memory Access (DMA)

The flexibility of the TMS320C25 allows configurations to satisfy a wide range of system requirements. Some of the system configurations using the TMS320C25 are as follows:

- A standalone system (single processor)
- A host/slave or parallel multiprocessing system with shared global data memory
- A host/peripheral coprocessor configuration using interface control signals.

These system configurations are made possible by three specialized features of the TMS320C25. These three features are the synchronization function utilizing the SYNC input, the global memory interface, and the hold function implemented with the HOLD and HOLDA pins. The following sections describe these functions in detail.

### 3.8.1 Synchronization

In a multiprocessor environment, the <u>SYNC</u> input can be used to greatly ease interface between processors. This input is used to cause each of the TMS320C25s in the system to synchronize their internal clocks, thereby allowing the processors to run in lock-step operation.

Multiple TMS320C25s are synchronized by using common SYNC and external clock inputs. A negative transition on SYNC sets each processor to internal quarter-phase one (Q1). This transition must occur synchronously with the rising edge of CLKIN. The timing diagram for the SYNC input is shown in Figure 3-33. Note that there is a two CLKIN cycle delay following the cycle in which SYNC goes low, before the synchronized Q1 occurs.




Figure 3-33. Synchronization Timing Diagram

Normally,  $\overline{SYNC}$  is applied while  $\overline{RS}$  is active. If  $\overline{SYNC}$  is asserted after a reset, the following can occur:

- The processor machine cycle is reset to Q1, provided that the timing requirements for SYNC are met. If SYNC is asserted at the beginning of Q1, Q3, or Q4, the current instruction is improperly executed. If SYNC is asserted at the beginning of Q2, the current instruction is executed properly.
- If SYNC does not meet the timing requirements, unpredictable processor operation occurs. A reset should then be executed to place the processor back in a known state.

## 3.8.2 Global Memory

For multiprocessing applications, the TMS320C25 has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals.

Global memory is memory shared by more than one processor; therefore, access to it must be arbitrated. When using global memory, the processor's address space is divided into local and global sections. The local section is used by the processor to perform its individual function, and the global section is used to communicate with other processors.

A memory-mapped register (GREG) is provided that allows part of data memory to be specified as global external memory. GREG, which is memory-mapped at data memory address location 5, is an eight-bit register connected to the eight LSBs of the internal D bus. The upper eight bits of location 5 are nonexistent and read as '1's.

The contents of GREG determine the size of the global memory space. The legal values of GREG and corresponding global memory spaces are shown in Table 3-6. Note that values other than those listed in the table lead to fragmented memory maps.

	LOCAL N	IEMORY	GLOBAL MEMORY				
GREG VALUE	RANGE	# WORDS	RANGE	# WORDS			
000000XX	>0 - >FFFF	65,536		0			
1000000	>0 - >7FFF	32,768	>8000 - >FFFF	32,768			
11000000	>0 - >BFFF	49,152	>C000 - >FFFF	16,384			
11100000	>0 - >DFFF	57,344	>E000 - >FFFF	8,192			
11110000	>0 - >EFFF	61,440	>F000 - >FFFF	4,096			
11111000	>0 - >F7FF	63,488	>F800 - >FFFF	2,048			
11111100	>0 - >FBFF	64,512	>FC00 - >FFFF	1,024			
11111110	>0 - >FDFF	65,024	>FEOO - >FFFF	512			
11111111	>0 - >FEFF	65,280	>FF00 - >FFFF	256			

When a data memory address, either direct or indirect, corresponds to a global data memory address (as defined by GREG),  $\overline{BR}$  is asserted low with  $\overline{DS}$  to indicate that the processor wishes to make a global memory access. External logic then arbitrates for control of the global memory, asserting READY when the TMS320C25 has control. One wait-state timing is shown in Figure 3-34. Note that all signals not shown have the same timing as in the normal read or write case.




Figure 3-34. Global Memory Access Timing

### **3.8.3** The Hold Function

The TMS320C25 supports Direct Memory Access (DMA) to its local (off-chip) program, data, and I/O spaces. Two signals, HOLD and HOLDA, are provided to allow another device to take control of the processor's buses. Upon receiving a HOLD signal from an external device, the processor acknowledges by bringing HOLDA low. The processor then places its address and data buses as well as all control signals ( $\overline{PS}$ ,  $\overline{DS}$ ,  $\overline{IS}$ ,  $R/\overline{W}$ , and  $\overline{STRB}$ ) in the high-impedance state. The serial port output pins, DX and FSX, are not affected by HOLD.

The timing for the HOLD and HOLDA signals is shown in Figure 3-35. HOLD has the same setup time as READY and is sampled at the beginning of quarter-phase 3. If the setup time is met, it takes three machine cycles before the buses and control signals go to the high-impedance state. Note that unlike the external interrupts INT(2-0), HOLD is not a latched input. The external device must keep HOLD low until it receives a HOLDA from the TMS320C25.

The hold function has two distinct operating modes, which are selected by the HM (hold mode) status register bit. The HOLD signal is pulled low, as shown in the first part of Figure 3-35. When HM=1, the TMS320C25 halts program execution and enters the hold state directly. When HM=0, the processor enters the hold state directly, as shown in Figure 3-35, if program execution is from external memory or if external data memory is being accessed. If program execution is from internal memory, however, and if no external data memory accesses are required, the processor enters the hold state externally, but program execution continues internally. This allows more efficient system operation since a program may continue executing while an external DMA operation is being performed.


Note that if the processor is in a hold state with HM=0 and an internally executing program requires an external access, or if the program branches to an external address, program execution ceases until  $\overline{HOLD}$  is removed. Also, if a repeat instruction that requires the use of the external bus is executing with HM=0 and a hold occurs, the hold state is entered after the current bus cycle. If this situation occurs with HM=1, the hold state will not be entered until the repeat count is completed. HM is set and reset by the SHM (set hold mode) and RHM (reset hold mode) instructions, respectively.

If the TMS320C25 is in the middle of a multicycle instruction, it will finish the instruction before entering the hold state. After the instruction is completed, the buses are placed in the high-impedance state. This also applies to instructions that become multicycle due to insertion of wait states.

After  $\overline{HOLD}$  is de-asserted, program execution resumes from the same point at which it was halted.  $\overline{HOLDA}$  is removed synchronously with  $\overline{HOLD}$ , as shown in Figure 3-35. If the setup time is met, two machine cycles are required before the buses and control signals become valid.

All interrupts are disabled while  $\overline{HOLD}$  is active with HM=1. If an interrupt is received during this period, the interrupt is latched and remains pending.  $\overline{HOLD}$  itself does not affect any interrupt flags or registers. If HM=0, interrupts function normally.

HOLD is not treated as an interrupt. If the TMS320C25 was executing the IDLE instruction before entering the hold state, it resumes executing IDLE once it leaves the hold state.



 This example only shows the execution of single-cycle instructions fetched from external program memory.






Figure 3-35. Hold Timing Diagram (Concluded)

# 3.9 General-Purpose I/O Pins

The TMS320C25 has two general-purpose pins that are software-controlled. The BIO pin is a branch control input pin, and the XF pin is an external flag output pin.

# 3.9.1 BIO Input

When the  $\overline{\text{BIO}}$  input pin is active (low), execution of the BIOZ instruction causes a branch to occur.

The  $\overline{\text{BIO}}$  pin is useful for monitoring peripheral device status. It is especially useful as an alternative to using an interrupt when it is necessary not to disturb time-critical loops.

Figure 3-36 shows the  $\overline{\text{BIO}}$  timing diagram.  $\overline{\text{BIO}}$  is sampled at the end of quarter-phase 4. Note that the timing diagram shown is for a sequence of single-cycle, single-word instructions without branches located in external memory. Because of variations in pipelining due to instructions prior to and following the BIOZ instruction, this timing may vary. Therefore, it is recommended that several cycles of setup be provided if  $\overline{\text{BIO}}$  is to be recognized on a particular cycle.





Figure 3-36. BIO Timing Diagram

# 3.9.2 External Flag Output

The XF (external flag) output pin is set to a high level by the SXF (set external flag) instruction and reset to a low level by the RXF (reset external flag) instruction. XF is set high by  $\overline{\text{RS}}$ .

The relationship between the time the SXF/RXF instruction is fetched before the XF pin is set or reset is shown in Figure 3-37. As with  $\overline{\text{BIO}}$ , the timing shown for XF is for a sequence of single-cycle, single-word instructions located in external memory. Actual timing may vary with different instruction sequences.



Notes:1.N is the program memory location for the current instruction.2.This example only shows the execution of single-cycle instructions fetched from external program memory.

Figure 3-37. External Flag Timing Diagram

# 4. Assembly Language Instructions

The TMS320C25 instruction set supports numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. TMS32010 source code is upward-compatible with TMS320C25 source code. TMS32020 object code is upward-compatible with TMS320C25 object code.

This section describes the assembly language instructions for the TMS320C25 microprocessor. Included in this section are the following major topics:

- Memory Addressing Modes (Section 4.1 on page 4-2) Direct addressing Indirect addressing (using eight auxiliary registers) Immediate addressing
- Instruction Set (Section 4.2 on page 4-8) Symbols and abbreviations used in the instructions Instruction set summary (listed according to function)
- Individual Instruction Descriptions (Section 4.3 on page 4-13) Presented in alphabetical order and providing the following:
  - Assembler syntax
  - Operands
  - Execution
  - Encoding
  - Description
  - Words
  - Cycles
  - Repeatability
  - Example(s)

# 4.1 Memory Addressing Modes


The TMS320C25 instruction set provides three memory addressing modes:

- Direct addressing mode
- Indirect addressing mode
- Immediate addressing mode


Both direct and indirect addressing can be used to access data memory. Direct addressing concatenates seven bits of the instruction word with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s). The following sections describe each addressing mode and give the opcode formats and some examples for each mode.

### 4.1.1 Direct Addressing Mode

In the direct memory addressing mode, the instruction word contains the lower seven bits of the data memory address (dma). This field is concatenated with the nine bits of the data memory page pointer (DP) register to form the full 16-bit data memory address. Thus, the DP register points to one of 512 possible 128-word data memory pages, and the 7-bit address in the instruction points to the specific location within that data memory page. The DP register is loaded through the LDP (load data memory page pointer), LDPK (load data memory page pointer immediate), or LST (load status register ST0) instructions. Figure 4-1 illustrates how the 16-bit data address is formed.



16-BIT DATA ADDRESS



Direct addressing can be used with all instructions except CALL, the branch instructions, immediate operand instructions, and instructions with no operands. The direct addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Орс	ode				0				dma			

Bits 15 through 8 contain the opcode. Bit 7 = 0 defines the addressing mode as direct, and bits 6 through 0 contain the data memory address (dma).

Example of Direct Addressing Format:

ADD 9,5 Add to accumulator the contents of data memory location 9 leftshifted 5 bits.


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	1	0	0	0	0	1	0	0	1

The opcode of the ADD 9,5 instruction is >05 and appears in bits 15 through 8. The notation >nn indicates nn is a hexadecimal number. The shift count of >5 appears in bits 11 through 8 of the opcode. The data memory address >09 appears in bits 6 through 0.

### 4.1.2 Indirect Addressing Mode

The eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7, designating AR0 through AR7, respectively (see Figure 4-2).

The contents of the auxiliary registers may be operated upon by the Auxiliary Register Arithmetic Unit (ARAU), which implements 16-bit unsigned arithmetic. The ARAU performs auxiliary register arithmetic operations in the same cycle as the execution of the instruction. (Note that the increment or decrement of the indicated AR is always executed after the use of that AR in the instruction.)



### Figure 4-2. Indirect Addressing Block Diagram

In indirect addressing, any location in the 64K data memory space can be accessed via the 16-bit addresses contained in the auxiliary registers. These may be loaded by the instructions LAR (load auxiliary register), LARK (load auxiliary register immediate), and LRLK (load auxiliary register long immediate). The auxiliary registers may be modified by ADRK (add to auxiliary register short immediate) or SBRK (subtract from auxiliary register short immediate). The auxiliary registers may also be modified by the MAR (modify auxiliary register) instruction or, equivalently, by

the indirect addressing field of any instruction supporting indirect addressing. AR(ARP) denotes the auxiliary register selected by ARP.

The following symbols are used in indirect addressing:

- Contents of AR(ARP) are used as the data memory address.
- Contents of AR(ARP) are used as the data memory address, then decremented after the access.
- \*+ Contents of AR(ARP) are used as the data memory address, then incremented after the access.
- \*0- Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it after the access.
- \*0+ Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it after the access.
- \*BR0- Contents of AR(ARP) are used as the data memory address, and the contents of AR0 subtracted from it (with reverse carry propagation) after the access.
- **\*BR0+** Contents of AR(ARP) are used as the data memory address, and the contents of AR0 added to it (with reverse carry propagation) after the access.

There are two main types of indirect addressing with indexing:

- Regular indirect addressing with increment or decrement, and
- Indirect addressing with indexing based on the value of ARO.

In either case, the contents of the auxiliary register pointed to by the ARP register are used as the address of the data memory operand. Then, the ARAU performs the specified mathematical operation on the indicated auxiliary register. Additionally, the ARP may be loaded with a new value.

Indirect auxiliary register addressing allows for post-access adjustments of the auxiliary register pointed to by the ARP. The adjustment may be an increment or decrement by one or based upon the contents of ARO.

Indirect addressing can be used with all instructions except immediate operand instructions and instructions with no operands. The indirect addressing format is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Орс	ode				1	IDV	INC	DEC	NAR		Y	

Bits 15 through 8 contain the opcode, and bit 7 = 1 defines the addressing mode as indirect. Bits 6 through 0 contain the indirect addressing control bits.

Bit 6 contains the increment/decrement value (IDV). The IDV determines whether AR0 will be used to increment or decrement the current auxiliary register. If bit 6 = 0, an increment or decrement (if any) by one occurs to the current auxiliary register. If bit 6 = 1, AR0 may be added to or subtracted from the current auxiliary register as defined by bits 5 and 4.

Bits 5 and 4 control the arithmetic operation to be performed with AR(ARP) and AR0. When set, bit 5 indicates that an increment is to be performed. If bit 4 is set, a decrement is to be performed. Table 4-1 shows the correspondence of bit pattern and arithmetic operation.

E	BITS		ARITHMETIC OPERATION
6	5	4	
0	0	0	No operation on AR(ARP)
0	0	1	AR(ARP) - 1 → AR(ARP)
0	1	0	$AR(ARP) + 1 \rightarrow AR(ARP)$
0	1	1	Not used
1	0	0	$AR(ARP) - AR0 \rightarrow AR(ARP)$ [reverse carry propagation]
1	0	1	AR(ARP) - AR0 → AR(ARP)
1	1	0	$AR(ARP) + ARO \rightarrow AR(ARP)$
1	1	1	AR(ARP) + AR0 → AR(ARP) [reverse carry propagation]

Table 4-1.	Indirect	Addressing	Arithmetic	Operations
------------	----------	------------	------------	------------

Bit 3 and bits 2 through 0 control the Auxiliary Register Pointer (ARP). Bit 3 (NAR) determines if a new value is loaded into the ARP. If bit 3 = 1, the contents of bits 2 through 0 (Y = next ARP) are loaded into the ARP. If bit 3 = 0, the contents of the ARP remain unchanged.

Table 4-2.	<b>Bit Fields</b>	for Indirect	Addressing
			,

15	14		<b>RUC</b>	<b>TION</b> 10	FIEL 9 8				٨	3	2	1 0	N	IOTATION	OPERATION
								<u> </u>							
						+1	0	0	-	•		Y	1	•	No manipulation of ARs/ARP
						► 1	0		0	•		Y —•		*,Y	$Y \rightarrow ARP$
		- OPCC				- 1	0	0	1	-		Y•		- 	$AR(ARP) - 1 \rightarrow AR(ARP)$
		— ОРСС	DE			• 1	0	0	1	1 -		· Y→	1	*-,Y	$AR(ARP)-1 \rightarrow AR(ARP);$
			DE			. 1	^	1	^	^		v		*+	$Y \rightarrow ARP$
										-					$AR(ARP) + 1 \rightarrow AR(ARP)$
		— орсс	DE			- 1	U	1	U	1-	•	Y•		*+,Y	AR(ARP)+1 → AR(ARP); Y → ARP
		— ОРСС	DE			- 1	1	0	0	0 -	•	Y		*BR0-	$AR(ARP)$ -rcAR0 $\rightarrow$ $AR(ARP)^{\dagger}$
	<u></u>	- OPCC	DE			<del>-</del> 1	1	0	0	1	•	•Y —•		*BR0-,Y	$AR(ARP) - rcAR0 \rightarrow AR(ARP);$ Y \rightarrow ARP^{\dagger}
		— орсо	DE —			- 1	1	0	1	0.	•	Y		*0-	$AR(ARP)$ -AR0 $\rightarrow$ AR(ARP)
		— ОРСС	DE —			► 1	1	0	1	1 -	•	Y	1	*0-,Y	AR(ARP)-AR0 → AR(ARP); Y → ARP
		— ОРСС	DE			- 1	1	1	0	0.	•	Y		*0+	$AR(ARP) + AR0 \rightarrow AR(ARP)$
		— ОРСС	DE			► 1	1	1	0	1 -	<b>4</b>	Y		*0+,Y	$AR(ARP) + ARO \rightarrow AR(ARP);$ Y $\rightarrow ARP$
		— орсо	DE			+ 1	1	1	1	0-	<b>.</b>	γ	-	*BR0+	$AR(ARP) + rcAR0 \rightarrow AR(ARP)^{\dagger}$
		- OPCO				► 1	1	1	1	-		Ý —•		*BR0+,Y	$AR(ARP) + rcAR0 \rightarrow AR(ARP);$ Y \rightarrow ARP <sup>†</sup>

<sup>†</sup>rc = reverse carry propagation

For some instructions, the notation in Table 4-2 includes a shift code, e.g., \*0+,8,3 where 8 is the shift code and Y = 3.

The CMPR (compare auxiliary register with AR0), and BBZ/BBNZ (branch if TC bit equal/not equal to zero) instructions facilitate conditional branches based on comparisons between the contents of AR0 and the contents of AR(ARP).

The auxiliary registers may also be used for temporary storage via the load and store auxiliary register instructions, LAR and SAR, respectively.

The following examples illustrate the indirect addressing format:

Example 1:

ADD \*+,8 Add to the accumulator the contents of the data memory address defined by the contents of the current auxiliary register. This data is left-shifted 8 bits before being added. The current auxiliary register is autoincremented by one. The opcode is >08A0, as shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	0	0	1	0	1	0	0	0	0	0

Example 2:

ADD	*,8	As in Example 1	, but with no :	autoincrement; t	he opcode is $>0880$ .

Example 3:

**ADD** \*-,8 As in Example 1, except that the current auxiliary register is decremented by one; the opcode is >0890.

Example 4:

**ADD** \*0+,8 As in Example 1, except that the contents of auxiliary register AR0 are added to the current auxiliary register; the opcode is >08E0.

Example 5:

**ADD** \*0-,8 As in Example 1, except that the contents of auxiliary register AR0 are subtracted from the current auxiliary register; the opcode is >08D0.

### Example 6:

**ADD** \*+,8,3 As in Example 1, except that the auxiliary register pointer (ARP) is loaded with the value 3 for subsequent instructions; the opcode is >08AB.

Example 7:

**ADD** \***BR0-**,8 The opcode is >08C0. The contents of auxiliary register AR0 are subtracted from the current auxiliary register with reverse carry propagation.

#### Example 8:

**ADD \*BR0+,8** The opcode is >08F0. The contents of auxiliary register AR0 are added to the current auxiliary register with reverse carry propagation.

## 4.1.3 Immediate Addressing Mode

In immediate addressing, the instruction word(s) contains the value of the immediate operand. The immediate operand may be contained within the instruction word itself or in the word following the opcode.

The following instructions contain the immediate operand in the instruction word and execute within a single instruction cycle. The length of the constant operand is instruction-dependent.

- **ADDK** Add to accumulator short immediate (8-bit absolute constant)
- **ADRK** Add to auxiliary register short immediate (8-bit absolute constant)
- LACK Load accumulator immediate short (8-bit absolute constant)
- **LARK** Load auxiliary register immediate short (8-bit absolute constant)
- LARP Load auxiliary register pointer (3-bit constant)
- **LDPK** Load data memory page pointer immediate (9-bit constant)
- **MPYK** Multiply immediate (13-bit two's-complement constant)
- **RPTK** Repeat instruction as specified by immediate value (8-bit constant)
- **SBRK** Subtract from auxiliary register short immediate (8-bit absolute constant)
- **SUBK** Subtract from accumulator short immediate (8-bit absolute constant).

For the other immediate instructions, the constant is a 16-bit value in the word following the opcode. The 16-bit value can be optionally used as an absolute constant or as a two's-complement value.

- ADLK Add to accumulator long immediate with shift (absolute or two's complement)
- **ANDK** AND immediate with accumulator with shift
- LALK Load accumulator long immediate with shift (absolute or two's complement)
- **LRLK** Load auxiliary register long immediate
- **ORK** OR immediate with accumulator with shift
- **SBLK** Subtract from accumulator long immediate with shift (absolute or two's complement)
- **XORK** Exclusive-OR immediate with accumulator with shift.

The following examples illustrate immediate addressing format:

Example 1:

ADLK 16384,2 Add to the accumulator the value 16384 with a shift to the left of two, effectively adding 65536 to the contents of the accumulator.

The ADLK instruction uses the word following the instruction opcode as the immediate operand. The instruction format for ADLK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Shift			0	0	0	0	0	0	1	0	
	16-Bit Constant														

Example 2:

**RPTK 99** Execute the instruction following this instruction 100 times.

With the RPTK instruction, the immediate operand is contained as a part of the instruction opcode. The instruction format for RPTK is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1			8-	Bit C	onsta	ant		

# 4.2 Instruction Set

The following sections list the symbols and abbreviations used in the instruction set summary and in the instruction descriptions. The complete instruction set summary is organized according to function. A detailed description of each instruction is listed in the instruction set summary.

# 4.2.1 Symbols and Abbreviations

Table 4-3 lists symbols and abbreviations used in the instruction set summary (Table 4-4) and the individual instruction descriptions.

SYMBOL	MEANING
ACC	Accumulator
ARB	Auxiliary register pointer buffer
ARn	Auxiliary Register n (AR0 through AR7 are predefined
	assembler symbols equal to 0 through 7, respectively.)
ARP	Auxiliary register pointer
В	4-bit field specifying a bit code
BIO	Branch control input
С	Carry bit
СМ	2-bit field specifying compare mode
CNF	On-chip RAM configuration control bit
D	Data memory address field
DATn	Label assigned to data memory location n
dma	Data memory address
DP	Data page pointer
FO	Format status bit
FSM	Frame synchronization mode bit
нм	Hold mode bit
I	Addressing mode bit
INTM	Interrupt mode flag bit
ĸ	Immediate operand field
>nn	Indicates nn is a hexadecimal number. (All others are
	assumed to be decimal values.)
٥٧	Overflow mode flag bit
OVM	Overflow mode bit
Р	Product register
PA	Port address (PA0 through PA15 are predefined assembler
	symbols equal to 0 through 15, respectively.)
PC	Program counter
PM	2-bit field specifying P register output shift code
pma	Program memory address
PRGn	Label assigned to program memory location n
R	3-bit operand field specifying auxiliary register
RPTC	Repeat counter
S	4-bit left-shift code
STn	Status register n (ST0 or ST1)
SXM	Sign-extension mode bit
T	Temporary register
TC	Test control bit
TOS	Top of stack
тхм	Transmit mode bit
X	3-bit accumulator left-shift field
XF →	XF pin status bit
	Is assigned to An absolute value
< >	User-defined items
[]	Optional items Contents of
() {}	Alternative items, one of which must be entered
ίζ	Blanks or spaces must be entered where shown.
	Dianks of spaces must be entered where shown.

Table 4-3. Instruction Symbols

## 4.2.2 Instruction Set Summary

The instruction set summary of Table 4-4 is arranged according to function and alphabetized within each functional grouping. Additional information is presented in the individual instruction descriptions in the following section. The symbol <sup>†</sup> indicates instructions that are not included in the TMS32010 instruction set. The symbol <sup>‡</sup> indicates instructions that are not included in the TMS32020 instruction set.

MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE								
		WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1 1								
ADD	Add to accumulator with shift	1	0 0 0 0 ◀S>   ◀D>								
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0 1 0 0 0 0 1 1 I 🖛 D>								
ADDH	Add to high accumulator	1	0 1 0 0 1 0 0 0 I <b></b>								
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 <b>←−−−−−</b> K <b>−−−−</b> ►								
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I <b></b> D								
	extension suppressed										
ADDT <sup>†</sup>	Add to accumulator with shift specified by	1	0 1 0 0 1 0 1 0 I 🖛 D>								
	T register										
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1 1 0 1 ← S → 0 0 0 0 0 0 1 0								
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I <b>←───</b> D───►								
ANDK <sup>†</sup>	AND immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 1 0 0								
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 1								
LAC	Load accumulator with shift	1	0 0 1 0 <b>←</b> S→► I <b>←</b> →D→→								
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <b>←</b> ───K───►								
LACT <sup>†</sup>	Load accumulator with shift specified by T register	1	0 1 0 0 0 0 1 0 I <b></b> D>								
LALK	Load accumulator long immediate with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 0 0 1								
NEG <sup>†</sup>	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1								
NORM	Normalize contents of accumulator	1	1 1 0 0 1 1 1 0 1 <b>←</b> D <b></b>								
OR	OR with accumulator		0 1 0 0 1 1 0 1 I <b></b> D								
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 1 0 1								
ROL <sup>‡</sup>	Rotate accumulator left	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 0								
ROR <sup>‡</sup>	Rotate accumulator right	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0 1								
SACH	Store high accumulator with shift		0 1 1 0 1 <b></b>								
SACL	Store low accumulator with shift	1	0 1 1 0 0 <b>-</b> X -> 1 <b>-</b> D>								
SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift	2	1 1 0 1 <b>←</b> S→ 0 0 0 0 0 0 1 1								
SFL <sup>†</sup>	Shift accumulator left		1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 0								
SFR <sup>†</sup>	Shift accumulator right	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0 1								
SUB	Subtract from accumulator with shift	1	0 0 0 1								
SUBB <sup>‡</sup>	Subtract from accumulator with sint	1	0 1 0 0 1 1 1 1   - D								
SUBC		1	0 1 0 0 0 1 1 1 1 - D								
SUBH	Conditional subtract	1									
SUBH SUBK <sup>‡</sup>	Subtract from high accumulator	1									
	Subtract from accumulator short immediate		1 1 0 0 1 1 0 1 <b>←</b> −−−K−−−−►								
SUBS	Subtract from low accumulator with sign	1	0 1 0 0 0 1 0 1 I <b></b> D								
CUPT <sup>†</sup>	extension suppressed	1									
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by	1	0 1 0 0 0 1 1 0 I <b>◄</b> D								
YOD	T register										
XOR	Exclusive-OR with accumulator										
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→> 0 0 0 0 0 1 1 0								
ZAC	Zero accumulator										
ZALH	Zero low accumulator and load high accumulator										
ZALR‡	Zero low accumulator and load high accumulator	1	0 1 1 1 1 0 1 1 I <b>◄</b> D								
	with rounding										
ZALS	Zero accumulator and load low accumulator with	1	0 1 0 0 0 0 0 1 I 🖛 D D								
	sign extension suppressed										

# Table 4-4. Instruction Set Summary

<sup>†</sup>These instructions are not included in the TMS32010 instruction set. <sup>‡</sup>These instructions are not included in the TMS32020 instruction set. Г

	AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS									
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE							
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0 1 1 1 1 1 1 0 <b>K</b>							
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register ARO	1	1 1 0 0 1 1 1 0 0 1 0 1 0 0 <b>⊲</b> CM▶							
LAR	Load auxiliary register	1	0 0 1 1 0 <b>←</b> R→ I <b>←</b> D							
LARK	Load auxiliary register short immediate	1	1 1 0 0 0 <b>←</b> R→ <b>←</b> ───K───►							
LARP	Load auxiliary register pointer	1	0 1 0 1 0 1 0 1 1 0 0 0 1 <del>&lt; R &gt;</del>							
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 I 🖛 D D							
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 🗕 DP							
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1 1 0 1 0 <del>4</del> R → 0 0 0 0 0 0 0 0							
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 I 🖛 D							
SAR	Store auxiliary register	1	0 1 1 1 0 <b>←</b> R→ I <b>←</b> ───D───→							
SBRK‡	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 <b>↓</b> — K — — →							
	T REGISTER, P REGISTER, AND	MULTIPLY								
		NO.	INSTRUCTION BIT CODE							
MNEMONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1							
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 1 <b></b> D							
LT	Load T register	1	0 0 1 1 1 1 0 0 1 <b></b> D							
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 I <b>4</b> D							
LTD	Load T register, accumulate previous product, and move data	1	0 0 1 1 1 1 1 1 I I I I							
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 I <b>4</b> D							
LTS <sup>†</sup>	Load T register and subtract previous product		0 1 0 1 1 0 1 1 1 <b>4</b> D							
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 I <b>4</b> D							
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 I <b>←</b> D <b></b>							
MPY	Multiply (with T register, store product in P register)	1	0 0 1 1 1 0 0 0 I <b></b> D>							
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 I 🖛 D D D							
МРҮК	Multiply immediate	1	1 0 1 <b>←</b> K►							
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	001110111 <b>—</b> —————————————————————————————————							
MPYU <sup>‡</sup>	Multiply unsigned	1	1 1 0 0 1 1 1 1 I <b>◄</b> D►							
	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 0							
PAC										
SPAC	Subtract P register from accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0							
	-	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0 0 1 1 1 1							
SPAC	Subtract P register from accumulator Store high P register									
SPAC SPH‡	Subtract P register from accumulator	1	0 1 1 1 1 1 0 1 I 🖛 D>							
SPAC SPH <sup>‡</sup> SPL <sup>‡</sup>	Subtract P register from accumulator Store high P register Store low P register	1	0 1 1 1 1 1 0 1 I ←D 0 1 1 1 1 1 0 0 I ←D							

# Table 4-4. Instruction Set Summary (Continued)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

 $^{\ddagger}\mbox{These}$  instructions are not included in the TMS32020 instruction set.

	BRANCH/CALL IN	STRUCTIO									
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE								
		WUNDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (								
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>↓</b> D								
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0								
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 🖛 D								
BBNZ†	Branch if TC bit ≠ 0	2	1 1 1 1 1 0 0 1 1 🖛 D								
BBZ†	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 🖛 D								
BC <sup>‡</sup>	Branch on carry	2	0 1 0 1 1 1 1 0 1 🖛 D								
BGEZ	Branch if accumulator $\geq 0$	2	1 1 1 1 0 1 0 0 1 <b></b> D								
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>←−−−−</b> D−−−− <b>→</b>								
BIOZ	Branch on I/O status = $0$	2	1 1 1 1 1 0 1 0 1 <b>∢</b> D								
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 🖛								
BLZ	Branch if accumulator $< 0$	2	1 1 1 1 0 0 1 1 1 <b></b> D								
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>4</b>								
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b>←</b> D								
BNZ	Branch if accumulator $\neq 0$	2	1 1 1 1 0 1 0 1 1 <b>←</b> D								
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 <b>←−−−</b> □								
BZ	Branch if accumulator $= 0$	2	1 1 1 1 0 1 1 0 1 <b>←</b> D								
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0								
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b>←</b> D								
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0								
		· ·									
	I/O AND DATA MEMO	DRY OPERA									
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE								
			15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (								
BLKD	Block move from data memory to data memory	2									
BLKP	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <b></b> D								
DMOV	Data move in data memory	1									
FORT	Format serial port registers		1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 F								
IN	Input data from port	1	1 0 0 0 <b>←</b> PA→ 1 <b>←</b> ───D								
OUT											
RFSM <sup>‡</sup>	Output data to port Reset serial port frame synchronization mode	1									
RTXM <sup>†</sup>		1									
RXF <sup>†</sup>	Reset serial port transmit mode										
SFSM <sup>‡</sup>	Reset external flag	1									
	Set serial port frame synchronization mode	1									
STXM <sup>†</sup>	Set serial port transmit mode	1									
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0								
TBLR	Table read	1	0 1 0 1 1 0 0 0 I <b></b> D								
TBLW	Table write	1	0 1 0 1 1 0 0 1 I <b>◄</b> D <b>•</b>								

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

	CONTROL INSTRUCTIONS											
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE									
BIT <sup>†</sup>	Test bit	1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 0 1 ← B→   ← D→									
BITT <sup>†</sup>	Test bit specified by T register		0 1 0 1 0 1 1 1 1 <b></b> D									
CNFD <sup>†</sup>	Configure block as data memory		1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 0									
CNFP <sup>†</sup>	Configure block as program memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 1									
DINT	Disable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 1									
EINT	Enable interrupt											
IDLE <sup>†</sup>	Idle until interrupt	1										
LST	Load status register STO		0 1 0 1 0 0 0 0 1 <b></b>									
LST1 <sup>†</sup>	Load status register ST1	1	0 1 0 1 0 0 0 1 L <b></b> D									
NOP	No operation	1	0 1 0 1 0 1 0 1 0 0 0 0 0 0 0									
POP	Pop top of stack to low accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 1									
POPD <sup>†</sup>	Pop top of stack to data memory	1	0 1 1 1 1 0 1 0 I 🖛 D									
PSHD <sup>†</sup>	Push data memory value onto stack	1	0 1 0 1 0 1 0 0 I <b>4</b> D									
PUSH	Push low accumulator onto stack	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 0									
RC <sup>‡</sup>	Reset carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0									
RHM <sup>‡</sup>	Reset hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0									
ROVM	Reset overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0									
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0 1 0 0 1 0 1 1 I <b>4</b>									
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1 1 0 0 1 0 1 1 <b>←−−−−−</b> K <b>−−−−−</b> ►									
RSXM <sup>†</sup>	Reset sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1 0									
RTC <sup>‡</sup>	Reset test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 0									
sc‡	Set carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 1									
SHM‡	Set hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 1									
SOVM	Set overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1									
SST	Store status register ST0	1	0 1 1 1 1 0 0 0 I <b></b> D>									
SST1 <sup>†</sup>	Store status register ST1	1	0 1 1 1 1 0 0 1 I <b></b> D									
SSXM <sup>†</sup>	Set sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1 1									
STC <sup>‡</sup>	Set test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 1									
TRAP <sup>†</sup>	Software interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 0									

# Table 4-4. Instruction Set Summary (Concluded)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup> $\ddagger$ </sup>These instructions are not included in the TMS32020 instruction set.

# 4.3 Individual Instruction Descriptions

Each instruction in the instruction set summary is described in the following pages. Instructions are listed in alphabetical order. Information, such as assembler syntax, operands, operation, encoding, description, words, cycles, repeatability, and examples, is provided for each instruction. An example instruction is provided to familiarize the user with the special format used and explain its content. Refer to Section 4.1 for further information on memory addressing. Code examples using many of the instructions are given in Section 5 on Software Applications.

### **EXAMPLE**

**Example Instruction** 

Indirect Addressing: Indirect Addressing: Immediate Addressing:

[<label>] EXAMPLE <dma>[,<shift>] [<label>] EXAMPLE {\*|\*+|\*-|\*0+|\*0-|\*BR0+|\*BR0-}[,<shift>[,<nextARP>]] [<label>] EXAMPLE [<constant>]

Each instruction begins with an assembler syntax expression. The optional comment field that concludes the syntax is not included in the syntax expression. Space(s) are required between each field (label, command, operand, and comment fields) as shown in the syntax. The syntax example illustrates both direct and indirect addressing, as well as immediate addressing in which the operand field includes <constant>.

### Operands

 $0 \le dma \le 127$   $0 \le next ARP \le 7$  $0 \le constant \le 255$ 

Operands may be constants or assembly-time expressions referring to memory, I/O and register addresses, pointers, shift counts, and a variety of constants. The operand values used in the example syntax are shown.

#### Execution

 $(PC) + 1 \rightarrow PC$ (ACC) + [(dma) x 2<sup>shift</sup>]  $\rightarrow$  ACC

If SXM = 1: Then (dma) is sign-extended. If SXM = 0: Then (dma) is not sign-extended.

Affects C and OV; affected by OVM and SXM.

This section provides an example of the instruction operation sequence, describing the processing that takes place when the instruction is executed. Conditional effects of status register specified modes are also given. In addition, those bits in the status registers that are affected by the instruction are listed.

Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	0	0	0		Shif	t		0		Da	ta M	emor	y Ado	dress	
Indirect	0	0	0	0		Shif	t		1			See	Secti	on 4.	1	
Short Immediate	1	1	0	0	1	0	1	1			8-	Bit C	Const	ant		
Long Immediate	1	1	0	1		Sh	ift		0	0	0	0	0	0	1	0
							16-	Bit C	onsta	nt						

Opcode examples are shown of both direct and indirect addressing or of the use of short or long immediate operands.

Description	This section decribes the instruction execution and its effect on the rest of the processor or memory contents. Any constraints on the operands imposed by the processor or the assembler are also described here. The description parallels and supplements the information given by the execution block.
Words	1
	The digit specifies the number of memory words required to store the instruction and its extension words.
Cycles	Class I (1)
	Instructions are classified according to the number of cycles required for each instruction. The single digit value enclosed in parentheses represents the cycle execution time of the instruction when not repeated. The instruction is assumed to be executed from on-chip ROM and use on-chip RAM. Repeatable multicycle instructions will execute in one cycle on all repeat executions. Refer to Appendix E for detailed information on instruction cycle timings.
Repeatability	Category B
	The repeatability of each instruction (using RPT or RPTK) is classified as to A, B, C, or X according to the following:
	<ul> <li>A Instruction repeatable; useful if repeated.</li> <li>B Instruction repeatable; may be of some use if repeated.</li> <li>C Instruction repeatable; not useful to repeat the instruction.</li> <li>X Instruction not repeatable.</li> </ul>
Example	ADD DAT1,3 $(DP = 10)$
	or ADD *,3 If current auxiliary register contains 1281.
	Before Instruction After Instruction
	Data Memory 1281 >8 Data Memory 1281 >8 S
	ACC X >2 ACC 0 >42 C C
	The second condition of the share formed shares the effect of the state

The sample code presented in the above format shows the effect of the code on memory and/or registers.

ABS	Absolute Value of Accumulator															ABS
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>AB</th><th>S</th><th></th><th></th><th></th><th></th><th>S. M.</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	AB	S					S. M.							
Operands	None		¥ <sup>1</sup>						14	1						
Execution	(PC)  (ACC															
an An Antonio an Antonio an Antonio	Affect Not at					ed by	OVM	•								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	1
	mulate is less Note ABS >800 the ca	thar that of >1 0000	n zerc >800 8000 0 is 2	o, the 0000 0000 >7FF	accu )0 is ) is > FFFF	umula a spe 8000 F. In	itor is cial c 00000 i eithe	repla ase. W r cas	whe Whe hen e, the	by its n the in the OV	s two over e ove statu	's-co flow erflow s bit i	mple mod / mo s set	ment e is n de, tl . Also	value ot se ne Al o not	e. t, the 3S of
Words Cycles Repeatability	1 Class Categ															
Example	ABS															
	AC	С	X C	B	efore		uctior 2 3 4			ACC	;	0 C	Aft	ter In	struct	
	AC	С	X C	>	FFF	FF	FFF	]		ACC	;	0 C				>1

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <labe [<labe< th=""><th>el&gt;] el&gt;]</th><th>ADI ADI</th><th>) &lt; ) {</th><th>dma  *+ </th><th>&gt;,[<sh '- *0+</sh </th><th>ift&gt;]  *0- </th><th>*BR</th><th>0+ *E</th><th>BR0-}</th><th>[,<sl< th=""><th>nift&gt; </th><th>[,<ne< th=""><th>ext Al</th><th>R<b>P</b>&gt;]</th><th>]</th></ne<></th></sl<></th></labe<></labe 	el>] el>]	ADI ADI	) < ) {	dma  *+	>,[ <sh '- *0+</sh 	ift>]  *0-	*BR	0+ *E	BR0-}	[, <sl< th=""><th>nift&gt; </th><th>[,<ne< th=""><th>ext Al</th><th>R<b>P</b>&gt;]</th><th>]</th></ne<></th></sl<>	nift>	[, <ne< th=""><th>ext Al</th><th>R<b>P</b>&gt;]</th><th>]</th></ne<>	ext Al	R <b>P</b> >]	]
Operands	0 ≤ dı 0 ≤ nı 0 ≤ sł	ext A	ARP :	≤ 7	ults	to 0)										
Execution	(PC) (ACC)	+ 1 ) +	→ P( (dma	C a) x 2	shift	] → AC	c									
	If SXN	n (dn 1 = n (dn	na) is 0: na) is	s not	sign	ended. •extend ed by (		and	SXM	l.						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	0	0	0		Shift			0		Dat	ta Me	emory	/ Add	iress	
Indirect	0	0	0	0		Shift			1			See S	Section	on 4.	1	
Description	The co to the bits ar in the	acc e sig	umul jn-ex	ator. tende	Dui	ring sh	ifting	g, lo	w-or	der bi	ts are	e zero	o-fille	d. H	ligh-	order
Words Cycles Repeatability	1 Class Catego															
Example	ADD Or ADD	DA *,	.T1,3 3	5		= 10 curre	•	auxi	liar	y re	gist	er o	cont	ains	: 128	81.
				B		Instru				-	-				struct	
	Dat Mem 128	ory					>8	]	N	Data Iemoi 1281						>8
	AC	С	X C				>2	]		ACC		0   c			>/	4 2

Assembler Syntax		
Direct Addressing: Indirect Addressing:	[ <label>] ADDC <dma> [<label>] ADDC {* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp="">]</next></label></dma></label>	
Operands	$0 \le dma \le 127$ $0 \le next ARP \le 7$	
Execution	$(PC) + 1 \rightarrow PC$ (ACC) + (dma) + (C) $\rightarrow$ ACC	
	Affects C and OV; affected by OVM.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Direct	0 1 0 0 0 0 1 1 0 Data Memory Addres	s
Indirect	0 1 0 0 0 0 1 1 1 See Section 4.1	
Description	The contents of the addressed data memory location and the value of the bit are added to the accumulator. The carry bit is then affected in the manner.	
	The ADDC instruction can be used in performing multiple-precision arithm	netic.
Words Cycles Repeatability	1 Class I (1) Category B	
Example 1	ADDC DAT5 $(DP = 8)$	
	Or ADDC * If current auxiliary register contains 1029	).
	Before Instruction After Instruction	ction
	Data Data Memory >4 Memory 1029	>4
	ACC 1 >1 3 ACC 0 C	>1 8
Example 2	ADDC DAT5 $(DP = 8)$	
	Or ADDC * If current auxiliary register contains 1029	э.
	Before Instruction After Instru	ction
	Data Data Memory >0 Memory 1029	>0
	ACC 1 >FFFFFFF ACC 1 C	>0

ADDC

-

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>	ADDI ADDI	H <dm H {* *·</dm 	na> + *- *(	D+ *0	- *B	R0+	*BR0	-}[,<	next	ARP	>]		
Operands	0 ≤ dma ≤ 0 ≤ next A		7											
Execution	(PC) + 1 - (ACC) + [(	• PC (dma)	x 2 <sup>16</sup> ]	→ AC(	2									
	Affects C a Low-order					ted.								
Encoding	15 14	13 1	2 11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0 1	0	0	0	0		Dat	a Me	mory	Add	ress	
Indirect	0 1	0	0 1	0	0	0	1			See S	Sectio	on 4.1		
Description	The conten of the accur The carry b is unaffecte	mulato bit C is	or (bits 3 set if th	1 thro ne resu	ugh 1 ult of	6). the	Low addit	-order ion ge	bits nera	are ur tes a	naffe carry	cted b /; oth	oy AD erwis	DH. se, C
	The ADDH	instru	ction m	ay be	used	in pe	erforr	ning 3	2-bi	t arith	meti	с.		
Words Cycles Repeatability	1 Class I (1) Category B													
Example		AT5	(DP =	8)										•
	or ADDH *		If cu	rrent	aux	ili	ary	regi	ster	con	ntain	ns 1	029.	
			Before	Instru	ction						Afte	er Ins	tructi	ion
	Data Memory 1029	[			>4	]	Ň	Data Iemory 1029	Y	. [				>4
	ACC	1 C			>1 3	]		ACC	[	1 C		>4	001	13

ADDK	Add to Accumulator Short Immediate ADDK
Assembler Syntax	[ <label>] ADDK <constant></constant></label>
Operands	$0 \le \text{constant} \le 255$
Execution	(PC) + 1 → PC (ACC) + 8-bit positive constant → ACC
	Affects C and OV: affected by OVM. Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 0 0 8-Bit Constant
Description	The 8-bit immediate value is added, right-justified, to the accumulator with the result replacing the accumulator contents. The immediate value is treated as ar 8-bit positive number, regardless of the value of SXM.
Words	1
Cycles Repeatability	Class IV (1) Category X
Example	ADDK >5
	Before InstructionAfter InstructionACCX>7 9 B 2 E 1ACC0>7 9 B 2 E 6

Assembler Syntax Direct Addressing: Indirect Addressing:						0+ *(	D- *E	BRO+	*BR0	)-}[,≺	<next< th=""><th>ARP</th><th>•&gt;]</th><th></th><th></th></next<>	ARP	•>]		
Operands	0 ≤ dma 0 ≤ next														
Execution	(PC) + 1 (ACC) + (dma) is	(dma	) → A		ed nu	mber									
	Affects C Not affect				d by	OVM	•								
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	1	0	0	1	0		Da	ta Me	emory	/ Add	iress	
Indirect	0 1	0	0	1	0	0	1	1			See	Section	on 4.	1	
Description	The contr suppress The accu same res	ed. Th Imulate	ie dat or be	ta is t have	reated s as a	dasa asigr	16- ned r	bit u numb	nsigne er. N	d nu ote 1	mber that /	, rega ADDS	ardles S pro	s of S duce	SXM.
Words Cycles Repeatability	1 Class I ( Category														
Example	ADDS	DATI	.1	(DP	= 6)										
	or ADDS	*	3	If c	urre	nt a	uxi]	liar	y reg	iste	er co	onta	ins	779.	
			В	efore	Instru	uctior	ו					Aft	er Ins	struct	ion
	Data Memory 779				>F (	006		Ņ	Data Memor 779	y				>F 0 (	06
	ACC	X c				>3			ACC		0 C		>	>F0(	09

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>				)+ *0-	*BI	<b>२</b> 0+	*BR0	-}[,<	next	ARP	>]		
Operands	0 ≤ dma ≤ 0 ≤ next A													
Execution	(PC) + 1 - (ACC) + [	→ PC (dma) x	2T reg	ister(3	8-0)] –	→ (A	CC)							
	If SXM = ' Then (dr If SXM = ( Then (dr	na) is sigi D:					а́. 1							
	Affects C a	ind OV; a	ffecte	d by S	SXM a	ind (	MVC							
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0 0	1	0	1	0	0		Da	ta M	emory	/ Add	ress	
Indirect	0 1	0 0	1	0	1	0	1			See	Section	on 4.	1	
Description	The data m is added to Sign exten	the acc	umula	tor, w	ith the	e res	sult re	eplaci	ng tl	ne ac	cumu			
Words Cycles Repeatability	1 Class I (1 Category A													
Example		AT127	(DP	= 4)										
	or ADDT *		If	curre	ent a	uxi	liar	y re	gist	cer	cont	ains	639	•
		B	efore	Instru	iction						Aft	er Ins	structi	on
	Data Memory 639				>9	]	N	Data lemor 639						>9
	Т			>F F	94	]		т				>	>FF\$	94
	ACC													

# ADLK Add to Accumulator Long Immediate with Shift ADLK

Assembler Syntax	[ <label>]</label>	AD	LK	<cor< th=""><th>stant</th><th>&gt;[,<s< th=""><th>hift&gt;</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></s<></th></cor<>	stant	>[, <s< th=""><th>hift&gt;</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></s<>	hift>	>]							
Operands	16-bit con 0 ≤ shift <u>s</u>			faults	to 0)										
Execution	(PC) + 2 (ACC) + [			x 2 <sup>sh</sup>	ift] →	ACC									
	lf SXM = Then -32 If SXM = Then 0 ≤	. <b>768</b> D:				2767.									
	Affects C a	and C	)V; af	fecte	d by (	MVC	and	SXM.							
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	1		Shif			0	0	0	0	0	0	1	0
						16-	bit C	Consta	nt						
Description	The 16-bit The result constant is number. T	repl s trea	aces ated	the as a	accun signe	nulato d two	or co oʻs-o	ontents	s. S emen	XM t nui	deter nber	mine	es wł	nethe	r the
Words Cycles Repeatability	2 Class V (2 Category)														
Example	ADLK 5	,8													
	ACC	X C	Be	efore	Instru >1 C	E F	]	,	ACC	[	0 [ c	Aft	er Ins >	struct >1 5	

ADRK	Add to Auxiliary Register Short Immediate ADRK
Assembler Syntax	[ <label>] ADRK <constant></constant></label>
Operands	$0 \le \text{constant} \le 255$
Execution	(PC) + 1 → PC AR(ARP) + 8-bit positive constant → AR(ARP)
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	0 1 1 1 1 1 0 8-Bit Constant
Description	The 8-bit immediate value is added, right-justified, to the currently selected auxiliary register with the result replacing the auxiliary register contents. The addition takes place in the ARAU, with the immediate value treated as an 8-bit positive integer.
Words Cycles Repeatability	1 Class IV (1) Category X
Example	ADRK > 80 (ARP = 5)
	Before Instruction After Instruction
	AR5         >4 3 2 1         AR5         >4 3 A 1

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label> [<label></label></label>					+ *0-	*BR	\0+  <b>'</b>	'BR0-}	[, <n< th=""><th>ext /</th><th>ARP&gt;</th><th>•]</th><th></th><th></th></n<>	ext /	ARP>	•]		
Operands	0 ≤ dma 0 ≤ next														
Execution	(PC) + 1 (ACC(15 0 → ACC	5-0)).A	ND.	(dma	) → A	CC(1	5-0)								
	Not affect	ted by	SXN	Λ.											
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	1	1	1	0	0		Data	a M	emor	/ Add	Iress	
Indirect	0 1	0	0	1	1	1	0	1		ę	See	Section	on 4.	1	
Description	The lowe data men Therefore instructio	hory lo e, the	catio	n. Th	e upp	er ha	lf of t	he ac	ccumul	ator i	is Al	NDed	with	all ze	roes.
Words Cycles Repeatability	1 Class I ( Category														
Example	AND	DAT16	5	(DP	= 4)										
	or AND	*	:	If c	urren	nt a	uxil	iary	y regi	iste	r c	onta	ins	528.	
			В	efore	Instru	ictior	1					Aft	er Ins	struct	ion
	Data Memory 528	,				>F F		M	Data Memory 528	/				>	FF
	ACC	X C	>	123	456	678	]		ACC		x c	>0	000	00	78

ANDK A	AND I	mm	edia	te v	with	n Ace	cum	ula	tor	with	n Sh	ift			A	<b>JDK</b>
Assembler Syntax	[ <lab< td=""><td>el&gt;]</td><td>AN</td><td>IDK</td><td><co< td=""><td>nstant</td><td>:&gt;[,&lt;</td><td>shift</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></co<></td></lab<>	el>]	AN	IDK	<co< td=""><td>nstant</td><td>:&gt;[,&lt;</td><td>shift</td><td>&gt;]</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></co<>	nstant	:>[,<	shift	>]							
Operands	16-bi 0 ≤ s			-	fault	s to 0)	- - -			,						
Execution	(PC) (ACC 0 → A	(30-	0)).A	AND.	[(cor II oth	istant ier bit	x 2 <sup>sh</sup> posit	<sup>lift</sup> )]	→ AC not c	CC(30	)-0) ied b	y the	shif	ted c	onsta	nt.
	Not a	ffect	ed by	/ SXN	И.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		Shif	t		0	0	0	0	0	1	0	0
				•			16-	bit (	Const	ant						
Description	accur high- spone	nulat orde ding	tor. T r bits bits i	he re abov in the	esult ve th e acc	onstan is left e shift umula rdless	in t ed va tor.	he a alue Note	ccum are tr that	ulator eated the a	r. Lo as z accur	ow-o eroes	rder , clea	bits   aring	belov the c	anc corre
Words Cycles Repeatability	2 Class Categ															
Example	ANDK		>FFI	FF,1	2											
		c	X		efore	Instru	uctior	ו					Af	ter In	struc	

Assembler Syntax	[ <label></label>	] AP/	٩C												
Operands	None														
Execution	(PC) + 1 (ACC) +			regis	ter) →	ACC	;								
	Affects C Not affect				d by	PM a	nd O	VM.							
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	1	1	1	0	0	0	0	1	0	1	0	1
Description	The cont added to APAC is sign-exte and SQR	the contract not affer anded.	onten ected Note	ts of l by t that	the a he SX	CCUM M bit	ulato t of th	or. Tl ne sta	he re: tus re	sult i egiste	s left er; the	in th e P re	ie aco gister	cumu r is al	lator. ways
Words Cycles Repeatability	1 Class IV Category	• •													
Example	APAC	(PM	= 0)	l											
	Ρ		Be	efore	Instru	uction >4 0			Ρ			Aft	er Ins	struct	ion 4 0
	ACC	X C		-		>2 0	]		ACC		0 C			>	60

B			Br	anc	h U	ncor	nditi	ona	lly					·····		B
Assembler Syntax	[ <lal< th=""><th>oel&gt;]</th><th>в</th><th><pn< th=""><th>na&gt;[,</th><th>{* *+</th><th> *- *C</th><th>)+ *0</th><th>- *B</th><th>R0+ </th><th>*BRC</th><th>)-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th><th></th></pn<></th></lal<>	oel>]	в	<pn< th=""><th>na&gt;[,</th><th>{* *+</th><th> *- *C</th><th>)+ *0</th><th>- *B</th><th>R0+ </th><th>*BRC</th><th>)-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th><th></th></pn<>	na>[,	{* *+	*- *C	)+ *0	- *B	R0+	*BRC	)-}[,<	next	ARP	>]]	
Operands		oma <u>-</u> hext A														yî se
Execution	pma Mod			P) ar	nd AF	RP as	speci	fied.			- 2 - 2					
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1	1			See	Secti	on 4.	1	
						Pro	gram	Men	nory	Addr	ess					
Description	passe ARP	es to modi	the d fication	lesigi on oc	nated ccurs	jister prog if not addres	ram r hing	nemo	ory a	ddres	s (pr	na).	Note	that	no A	
Words <del>Cycles</del> Repeatability		VIII gory X					60 a s = 11.					.,				
Example	В	PRG	191		the	is pro atio	gram									nd

BACC	Branch to	<mark>b Ad</mark>	dre	ss S	peci	fied	l by	Acc	cum	ulat	tor			BA	ACC
Assembler Syntax	[ <label>]</label>	] BA	CC												
Operands	None														
Execution	(ACC(15	-0)) -	→ PC												
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	1	1	1	0	0	0	1	0	0	1	0	1
Description	The brand address.	ch us	es th	e lov	ver ha	alf of	the	accur	nulat	or (b	oits 1	5-0)	for 1	the bi	ranch
Words Cycles Repeatability	1 Class VIII Category														
Example	BACC														
	PC		В	efore	lnstru >1 (	uctior 6 E 4			PC			Aft		struct >9 5	
	ACC	X C	>	F 7 I	F 9 9	545			ACC	;	X	>F	7 F I	95	4 5

BANZ	Branch or	n Auxiliary Regis	ter Not Zero	BANZ
Assembler Syntax	[ <label>] BA</label>	ANZ <pma>[,{* *+ *·</pma>	- *0+ *0- *BR0+	*BR0-}[, <next arp="">]]</next>
Operands	0 ≤ pma ≤ 65 0 ≤ next ARP			
Execution	If AR(ARP) <i>≠</i> ( Then pma →	PC;		
	Else (PC) + 2 Modify AR(AF	2 → PC. RP) as specified.		
Encoding	15 14 13	12 11 10 9 1 1 0 1	8 7 6 5	4 3 2 1 0 See Section 4.1
			 Memory Address	
Description	auxiliary regist	ter is not equal to zer	o. Otherwise, co	dress (pma) if the current ontrol passes to the next also modified as specified.
	the branch is n current AR by	not taken. Note that the	e AR modification s specified, makir	cremented from zero when defaults to *- (decrement ng it compatible with the c address.
Words Cycles Repeatability	2 Class VII (3) Category X			
Example 1	BANZ PRG	35,*-		
		Before Instruction	1	After Instruction
	AR	>1	AR	>0
	PC	>4 6	PC	>3 5
	or	<b></b>		
	AR	>0	AR	>FFFF
	PC	>4 6	PC	>4 8
Example 2	BANZ PRG	64,*+		
	AR	Before Instruction >FFFF	AR	After Instruction >0
	PC or	>1 1 7	PC	>6 4
	AR	>0	AR	>1
	PC	>1 1 7	PC	>1 1 9

## Note:

BANZ is designed for loop control using the auxiliary registers as loop counters. Using \*0+ or \*0- allows modification of the loop counter by a variable step size. Care must be exercised when doing this, however, because the auxiliary registers behave as modulo 65536 counters, and zero may be passed without being detected if AR0 > 1.

BBNZ		Branch on Bit Not Equal to Zero BBNZ														
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>BB</th><th>NZ</th><th><pm< th=""><th>ia&gt;[,{</th><th>* *+</th><th> *- *0</th><th>+ *0</th><th>- *BF</th><th><b>1</b>0+</th><th>BR0</th><th>-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th></pm<></th></lab<>	el>]	BB	NZ	<pm< th=""><th>ia&gt;[,{</th><th>* *+</th><th> *- *0</th><th>+ *0</th><th>- *BF</th><th><b>1</b>0+</th><th>BR0</th><th>-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th></pm<>	ia>[,{	* *+	*- *0	+ *0	- *BF	<b>1</b> 0+	BR0	-}[,<	next	ARP	>]]
Operands	0 ≤ p 0 ≤ n															
Execution		n pm (PC	a → Ē ) + 2	PC; : → P	<b>C</b> .			cified.								
Encoding	Affect	ed b 14 1	у ТС <u>13</u> 1	<u>12</u> 1	<u>11</u> 1	10	9	8	7	6	5	4 See	3 Secti	2 on 4.	<u>1</u> 1	0
		_			_	Pro	gram	Men	nory	Addre	ess					
Description	The c passes passes nothir addres NORM	s to t s to ng is ss. I	the d the n spec Note	esign ext i ified that	ated nstrue in th the T	progr ction. nose f C bit	am n No ields may	te th Pma be a	ry ad at nc i can	dress AR be e	if T( or A ither	C = 1 RP m a sy	. Otł odifie mbol	nerwi catior ic or	se, co n occ a nu	ontrol urs if meric
Words Cycles Repeatability	2 Class Categ															
Example	BBNZ		PRG6	50		cou	nter	; ot	herw	is ] vise, by 2	, th					

BBZ		B	ran	<u>ch c</u>	on E	<u>Bit E</u>	qua	l to	Zer	0						BBZ
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>BB</th><th>Z &lt;</th><th>pma</th><th>&gt;[,{* </th><th>*+ *</th><th>- *0+</th><th> *0- </th><th>*BR0</th><th>+ *B</th><th>R0-}</th><th>[,<ne< th=""><th>ext A</th><th>RP&gt;]</th><th>]]</th></ne<></th></lab<>	el>]	BB	Z <	pma	>[,{*	*+ *	- *0+	*0-	*BR0	+ *B	R0-}	[, <ne< th=""><th>ext A</th><th>RP&gt;]</th><th>]]</th></ne<>	ext A	RP>]	]]
Operands	0 ≤ p 0 ≤ n															
Execution		n pm (PC fy AF	a → Í ) + 2 የ(AR	PC; 2 → P P) ar	C.			ified.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	1	0	0	0	1			See	Secti	on 4.	1	
						Pro	gram	Mer	nory	Addre	ess					
<b>Description</b>	The c passe passe specif Note STC i	s to f s to ied i that f	the d the n n tho the T	esign iext i ose fi C bit	ated nstru ields.	progr ction. Pma	am n No a can	nemo AR c be e	ry ad or AR either	dress P mo a sy	if TO dific mbo	C = 0 ation lic or	. Oth occu a nu	nerwis Irs if Imeri	se, co nothi c ado	ontrol ing is dress.
Words Cycles Repeatability	2 Class Categ															
Example	BBZ		PRG	325	С	f TC ount s in	er;	othe	rwis	se, t						am

BC		1 A		Br	anc	<u>h or</u>	n Cai	ry		: 						BC
Assembler Syntax	[ <lab< td=""><td>el&gt;]</td><td>ВС</td><td>; <p< td=""><td>ma&gt;</td><td>[,{* *</td><td>+ *- </td><td>'0+ <b>*</b></td><td>0- * </td><td>3R0+</td><td>- *BR</td><td>10-}[</td><td>,<ne></ne></td><td>ct AR</td><td>P&gt;]]</td><td></td></p<></td></lab<>	el>]	ВС	; <p< td=""><td>ma&gt;</td><td>[,{* *</td><td>+ *- </td><td>'0+ <b>*</b></td><td>0- * </td><td>3R0+</td><td>- *BR</td><td>10-}[</td><td>,<ne></ne></td><td>ct AR</td><td>P&gt;]]</td><td></td></p<>	ma>	[,{* *	+ *-	'0+  <b>*</b>	0- *	3R0+	- *BR	10-}[	, <ne></ne>	ct AR	P>]]	
Operands	0 ≤ p 0 ≤ n															
Execution	Else	n pn (PC	na → ) + 2	PC; ? → P		RP as	speci	fied.								
	Affect	ted b	y C.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	1	1	1	0	1			See	Secti	on 4	.1	
						Pro	ogram	Men	nory	Addre	ess					
Description	passe wise,	s to cont s if r	the d rol pa nothir	lesigr asses ng is	nated to th	prog ie nex	and A ram m tt instr in tho	nemo uctio	ryad n. N	dress ote tl	if th nat no	e ca o AR	rry bi or Af	tC= RPm	= 1. C odific	ther-
	instru	ctior carry	ns as r bit	well	as the	e ABS	s affe 5, LST d by	1, NE	.G, R	C, S(	C, rota	ate, a	nd sh	hift in	struc	tions.
Words Cycles Repeatability	2 Class Categ															
Example	BC	PF	RG512	2	th	le pr	car ogra r is	n co	unte	er; d	othe	rwis	s lo e, t	adeo he j	d in prog	to ram

## BGEZ Branch if Accumulator Greater Than or Equal to Zero BGEZ

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>BG</th><th>ΕZ</th><th><pm< th=""><th>a&gt;[,{</th><th>* *+ </th><th>*- *0+</th><th>-<b> *0</b>·</th><th>- *BR</th><th>0+ *</th><th>BR0-</th><th>}[,<r< th=""><th>next</th><th>ARP</th><th>&gt;]]</th></r<></th></pm<></th></lab<>	el>]	BG	ΕZ	<pm< th=""><th>a&gt;[,{</th><th>* *+ </th><th>*- *0+</th><th>-<b> *0</b>·</th><th>- *BR</th><th>0+ *</th><th>BR0-</th><th>}[,<r< th=""><th>next</th><th>ARP</th><th>&gt;]]</th></r<></th></pm<>	a>[,{	* *+	*- *0+	- <b> *0</b> ·	- *BR	0+ *	BR0-	}[, <r< th=""><th>next</th><th>ARP</th><th>&gt;]]</th></r<>	next	ARP	>]]
Operands	0 ≤ p 0 ≤ n															
Execution		n pm (PC)	na → ) + 2	→P		RP as	spec	ified.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	. 1	0
	1	1	1	1	0	1	0	0	1			See S	Section	on 4	.1	
						Pro	gram	Mem	ory	Addre	SS					
Description	The c passe mulat instru in tho	s to or are ction	the d e grea . No	esigr ater t te th	hated han o at no	prog or equ o AR o	ram i Jal to or AF	nemo zero. IP mo	ry a Oth dific	ddress nerwis ation	s if tl se, c occu	he co ontro urs if	nten I pas noth	ts of ses t ing i	the a to the	accu- e next
Words Cycles Repeatability	2 Class Categ															
Example	BGEZ		PRG2	17		217 : the a to ze	accu	oaded mulat	l ir cor	ito t is g	he p reat	progi ter t	cam than	cour or	nter equa	if al

Branch if Accumulator Greater Than Zero	Bran	ch i	f Accum	ulator	Greater	Than	Zero
---	------	------	---------	--------	---------	------	------

BGZ

Assembler Syntax	[ <lat< th=""><th>oel&gt;]</th><th>BG</th><th>ΞZ &lt;</th><th>pma</th><th>&gt;[,{*</th><th> *+ *</th><th>- *0+</th><th> *0- </th><th>*BR0</th><th>+ *B</th><th>R0-}</th><th>[,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<></th></lat<>	oel>]	BG	ΞZ <	pma	>[,{*	*+ *	- *0+	*0-	*BR0	+ *B	R0-}	[, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<>	ext A	RP>	]]
Operands	0 ≤ p 0 ≤ r															
Execution	Else	n pr e (P(	na → C) + :	2 → F		RP as	spec	fied.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	0	1	1			See	Secti	on 4.	1	
						Pr	ogram	Men	nory	Addre	ess					
Description	passe mulat Note	es to tor ai that	the c re gre no Al	lesigr ater 1 R or A	hated than ARP r	prog zero. nodif	and gram Othe icatio or a r	memo erwise n occ	ory ac e, cor urs i	ddres htrol f noth	s if t passe ning i	he co s to	nten the n	ts of ext i	the a	accu-
Mondo		Can	Je en	ner a	Synn	JOILC	Urai	umer	ic au	uless	•					
Words Cycles Repeatability	2 Class Cateç															
Example	BĠZ		PRG	342			s lo .ccum									if

BGZ

_	-	_
- 12 1		
		_

Assembler Syntax	[ <label>] BIOZ <pma>[,{* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp]]<="" th=""><th>n d Rún Í r</th></next></pma></label>	n d Rún Í r
Operands	0 ≤ pma ≤ 65535 0 ≤ next ARP ≤ 7	1. 1. 1.
Execution	If BIO = 0: Then pma → PC; Else (PC) + 2 → PC. Modify AR(ARP) and ARP as specified.	×
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	00
	1 1 1 1 1 0 1 0 1 See Section 4.1	
	Program Memory Address	
Description	The current auxiliary register and ARP are modified as specified. Control th passes to the designated program memory address if the BIO pin is low. Othe wise, control passes to the next instruction. Note that no AR or ARP modificati occurs if nothing is specified in those fields. Pma can be either a symbolic on numeric address.	er- ion
	BIOZ in conjunction with the $\overline{\text{BIO}}$ pin can be used to test if a peripheral is rea to send or receive data. Polling the $\overline{\text{BIO}}$ pin using BIOZ may be preferable to interrupt when executing time-critical loops.	
Words Cycles Repeatability	2 Class VII (3) Category X	
Example	BIOZ PRG64 If the BIO- pin is active (low), then a branch to location 64 occurs.	

Assembler Syntax Direct Addressi Indirect Addressi	
Operands	0 ≤ dma ≤ 127 0 ≤ ARP ≤ 7 0 ≤ bit code ≤ 15
Execution	(PC) + 1 → PC (dma bit at bit address (15-bit code)) → TC.
	Affects TC.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Diı	t 1 0 0 1 Bit Code 0 Data Memory Address
Indi	t 1 0 0 1 Bit Code 1 See Section 4.1
Description	The BIT instruction copies the specified bit of the data memory value to the TC bit of status register ST1. Note that the BITT, CMPR, LST1, and NORM instructions also affect the TC bit in status register ST1. A bit code value is specified that corresponds to a certain bit address in the instruction, as given by the following table:
	Bit Code Bit Address <u>11 10 9 8</u>
	(LSB) 0 1 1 1 1 1 1 1 1 0 2 1 1 0 1 3 1 1 0 0 4 1 0 1 1 5 1 0 1 0
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Words Cycles Repeatability	(MSB) 15 0 0 0 0 1 Class I (1) Category C
Example	BIT >0,>8 (DP = 488) or
	BIT *,8 If current auxiliary register contains >F400.
	Before Instruction After Instruction
	Data Memory >F400 Data Memory >F400 Data Memory >F400 >7 E 9 8 >F400 Data
	TC >0 TC >1

BIT

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>		Т < Т{	<dma * *+ </dma 	> *- *0	+ *0-	*BF	80+ *	BR0-	}[, <r< th=""><th>next /</th><th>ARP&gt;</th><th>]</th><th>•</th><th></th></r<>	next /	ARP>	]	•	
Operands	0 ≤ dma 0 ≤ next /														
Execution	(PC) + 1 (dma bit a			ess (1	5-T r	egiste	er(3-	0)))	→ TC						
	Affects T	<b>C</b> .													
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	1	0	1	1	1	0		Dat	ta M	emory	Add	ress	
Indirect	0 1	0	1	0	1	1	1	1			See	Sectio	on 4.1		
Description	The BITT bit of statu also affec code valu	us regi t the ]	ister S ΓC bi	ST1. It in s	Note status	that t regis	he B ter S	IT, CI T1.	MPR, The b	LST1 it add	, and dress	I NOR	M in: ecifie	struci d by	tions a bit
		Bit Ad	<u>ldress</u>					Bit Co 3 <u>2</u> 1							
	(1	 _SB) 0 1					-		- 1 0						
· · · · · ·		2 3 4 5						1 0 0 1 0 1	1 0 1 0						
	(M	6 7 8 9 10 11 12 13 14 5B) 15					(	0 1 1 0 1 1 0 1 0	0 1 0 1 0 1 0						
Words Cycles Repeatability	1 Class I (1 Category														
Example	BITT	>0	7	/alu lata	e in wor	Tr d (Di	egis P =	ter 240	poin).	ts t	co b	it 14	4 of		
	or BITT	*	3	If c	urre	nt a	uxi]	iary	y reg	iste	er c	onta	ins	>780	0.
			В	efore	Instru	uctior	ı					Afte	er Ins	tructi	on
	Data Memory >7800				>4 [	0 C 8	]	N	Data Aemoi >7800	ry D			>/	4 D (	8
	TR					>1	]		TR					<del></del>	>1
	тс			>0					тС				>1		

Branch if Accumulator Less Than or Equal to Zero BLEZ BLEZ

Assembler Syntax	[ <lat< th=""><th>oel&gt;]</th><th>BL</th><th>EZ</th><th><pma< th=""><th>a&gt;[,{'</th><th>* *+ *</th><th>*- *0-</th><th>+ *0-</th><th> *BR</th><th>0+ * </th><th>BR0-</th><th>}[,<n< th=""><th>ext A</th><th>ARP&gt;</th><th>·]]</th></n<></th></pma<></th></lat<>	oel>]	BL	EZ	<pma< th=""><th>a&gt;[,{'</th><th>* *+ *</th><th>*- *0-</th><th>+ *0-</th><th> *BR</th><th>0+ * </th><th>BR0-</th><th>}[,<n< th=""><th>ext A</th><th>ARP&gt;</th><th>·]]</th></n<></th></pma<>	a>[,{'	* *+ *	*- *0-	+ *0-	*BR	0+ *	BR0-	}[, <n< th=""><th>ext A</th><th>ARP&gt;</th><th>·]]</th></n<>	ext A	ARP>	·]]
Operands		oma 🛓 next A							тал Ту							
Execution	The Else	ACC) en pn e (PC ify AF	na → C) + 2	2 → F		₹P as	speci	fied.								
Encoding	15	14	13	12	11	10	9	8	7	<sup>6</sup>	5	4	3	2	1	0
	1	1	1	1	0	0	1	0	1			See	Sectio	on 4.	1	
						Pro	gram	Men	nory	Addro	ess					
Description	passe mula instru	es to tor ar	the c e les . No	lesigr s tha ote th	nated in or at no	prog equa AR	iram i il to or AF	nemo zero. RP mo	ory a Oth odific	ddres ierwis ation	s if t se, co occi	he co ontrol urs if	ntent pass nothi	s of es to ng is	the a	then accu- next cified
Words Cycles Repeatability		s VII gory )														
Example	BLEZ		PRGE	53	63 ac	is cumu	load lato	ed i r is	nto les	the ss th	pro nan d	gram or e	cou qual	nter to	if zero	the

Assembler Syntax Direct Addressing: Indirect Addressing:	
Operands	0 ≤ dma1 ≤ 65535 0 ≤ dma2 ≤ 127 0 ≤ next ARP ≤ 7
Execution	(PC) + 2 → PC (PFC) → MCS (dma1) → PFC
	While (repeat counter) ≠ 0: (dma1, addressed by PFC) → dma2, Modify AR(ARP) and ARP as specified, (PFC) + 1 → PFC, (repeat counter) - 1 → repeat counter.
	(dma1, addressed by PFC) → dma2 Modify AR(ARP) and ARP as specified. (MCS) → PFC
Encoding	<u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
Direct	
	Data Memory Address 1
Indirect	1 1 1 1 1 1 0 1 1 See Section 4.1
	Data Memory Address 1
Description	Consecutive memory words are moved from a source data memory block to a destination data memory block. The starting address (lowest) of the source block is defined by the second word of the instruction. The starting address of the destination block is defined by either the dma contained in the opcode (for direct addressing) or the current AR (for indirect addressing). In the indirect addressing mode, both the current AR and ARP may be modified in the usual manner. In the direct addressing mode, dma2 is used as the destination address for the block move but is not modified upon repeated executions of the instruction. Thus, the contents of memory at the dma2 address will be the same as the contents of memory at the last dma1 address in a repeat sequence.
	RPT or RPTK must be used with this instruction, in the indirect addressing mode, if more than one word is to be moved. The number of words to be moved is one greater than the number contained in the repeat counter RPTC at the beginning of the instruction. At the end of this instruction, the RPTC contains zero and, if using indirect addressing, AR(ARP) will be modified to contain the address after the end of the destination block. Note that the source and destination blocks do NOT have to be entirely on-chip or off-chip. However, BLKD cannot be used to transfer data from a memory-mapped register to any other location in data memory.
	The PC points to the instruction following BLKD after execution. Interrupts are inhibited during a BLKD operation used with RPT or RPTK.
Words Cycles Repeatability	2 Class XIII (4) Category A

BLKD B	lock Move fr	<u>om Data Memory t</u>	<u>o Data Memo</u>	ry BLKD
Example	RPTK 2 BLKD >F4	00,*+ If current au	xiliary regist	er contains 1030.
	an a			
	dma1			
	Data	Before Instruction	Data	After Instruction
	Data Memory 62464	>7 F 9 8	Data Memory 62464	>7 F 9 8
	Data	>FFE6	Data	>FFE6
	Memory 62465		Memory 62465	2FFE0
	Data Memory	>9522	Data Memory	>9522
	62466	L]	62466	
	dma2			
	D	Before Instruction		After Instruction
	Data Memory 1030	>8 D E E	Data Memory 1030	>7 F 9 8
	Data Memory	>9315	Data Memory	>FFE6
	1031		1031	
ter en	Data Memory	>2 5 3 1	Data Memory	>9522
	1032		1032	

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>		<pm <pm< th=""><th>a&gt;,<d a&gt;,{* </d </th><th>lma&gt; *+ *-</th><th> *0+</th><th>· *0- </th><th>*BR0+</th><th> *B</th><th>R0-}</th><th>[,<ne< th=""><th>ext A</th><th>RP&gt;]</th><th></th></ne<></th></pm<></pm 	a>, <d a&gt;,{* </d 	lma> *+ *-	*0+	· *0-	*BR0+	*B	R0-}	[, <ne< th=""><th>ext A</th><th>RP&gt;]</th><th></th></ne<>	ext A	RP>]	
Operands	0 ≤ pma ≤ 0 ≤ dma ≤ 0 ≤ next A	127												
Execution	(PC) + 2 (PFC) → N (pma) → P	ICS												
	While (repo (pma, add Modify A (PFC) + (repeat co (pma, addr Modify AR (MCS) → F	dressed b R(ARP) 1 → PF( bunter) - ressed by (ARP) a	oy PF( and A C, 1 → i v PFC)	C) → c \RP as repeat	s spec cour na	nter.	Ι,							
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	1 1	1 1	1	1	0	0	0		Dat	a Me	emory	/ Add	lress	
				Pro	gram	Mer	nory	Address	3					
Indirect	1 1	1 1	1	1	0	0	1			See {	Sectio		1	
				Pro	gram	Mer	nory	Address						
Description	Consecutiv a destination block is de the destinat direct addr addressing manner. In the block of Thus, the c of memory	on data fined by tion bloo ressing) mode, b the direc move bu ontents	memo the s ck is o or the oth th ct add it is n of mer	econd define curre e ARI ressine ot mo nory a	ock. Iwor dby ent A Pand gmoo odified at the	The d of eithe R (f the de, d d by dma	start the i or the or in curre ma is repe addr	ing add nstructio direct a nt AR n used a ated ex ess will	on. onta ddr nay s th cecu be	s (low The ained ressin be m be des utions the s	west) e start in th ng). nodifi stinat s of t	of t ting a he op In th ed in tion a the ir	the so addre bcode in code in the u addres nstruc	burce ss of (for direct usual ss for ction.
	RPT or RP moved. T contained i end of this AR(ARP) v block. Note or off-chip	he numl in the rej instruct will be m e that so	per of peat c ion, th nodifie	word ounter le RP <sup>-</sup> d to c	ls to r RPT TC co contai	be Cat ontain n the	move the l ns ze e add	d is on beginnir rc and, ress afte	ne g ng c if u er tl	greate of the ising he en	er tha e instr indire nd of	an th ructic ect a the d	e nu on. A ddres lestina	mber At the sing, ation

The PC points to the instruction following BLKP after execution. Interrupts are inhibited during a BLKP operation.

If the  $MP/\overline{MC}$  pin is low at the time of execution of this instruction and the program memory address used is less than 4096, an on-chip ROM location will be read.

Words Cycles Repeatability 2 Class XIV (4) Category A Example

RРТК 2 BLKP 651

2 65120,\*+ If current auxiliary register contains 2048.

pma		n Barnen er sinder i State State state	
	Before Instruction		After Instruction
Program Memory 65120	>A 0 8 9	Program Memory 65120	>A 0 8 9
Program Memory 65121	>2 D C E	Program Memory 65121	>2 D C E
Program Memory 65122	>3 A 9 F	Program Memory 65122	>3 A 9 F
dma			
	Before Instruction		After Instruction
Data Memory 2048	>1 2 3 4	Data Memory 2048	>A 0 8 9
Data Memory 2049	>2 0 0 5	Data Memory 2049	>2 D C E
Data Memory 2050	>E 9 8 C	Data Memory 2050	>3 A 9 F

BLZ	Bra	ancl	<u>n if</u>	Acc	um	ulato	or L	<u>ess</u>	Tha	n Ze	ero	,			····	BLZ
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>BL</th><th>Z &lt;</th><th>pma&gt;</th><th>&gt;[,{* </th><th>*+ *-</th><th> *0+ </th><th>*0- </th><th>*BR0</th><th>+ *B</th><th>R0-} </th><th>,<ne< th=""><th>ext Al</th><th>RP&gt;]</th><th>]</th></ne<></th></lab<>	el>]	BL	Z <	pma>	>[,{*	*+ *-	*0+	*0-	*BR0	+ *B	R0-}	, <ne< th=""><th>ext Al</th><th>RP&gt;]</th><th>]</th></ne<>	ext Al	RP>]	]
Operands	0 ≤ p 0 ≤ n															
Execution	Else	n pri (PC	na → C) + :	2 → F		RP as	speci	fied.								
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	0	1	1	1			See S	Secti	on 4.	1	
						Pro	gram	Men	nory	Addre	ess					
Description	The c passe mulat that n Pma c	s to or ar no AF	the c e less ? or A	lesigi than ARP r	nated zero nodif	prog . Oth	ram i erwis n occ	nemo e, coi curs v	ory antrol ntrol vhen	ddres passe noth	sift stot ingis	he co he ne	nten ext in	ts of struc <sup>.</sup>	the a tion.	accu- Note
Words Cycles Repeatability	2 Class Categ															
Example	BLZ	P	RG48	31		is : umula							cou	nter	if	the

BNC			E	Bran	ich	on N	lo C	arry	<u> </u>	, 	·····					BNC
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>BN</th><th>С &lt;</th><th>pma</th><th>&gt;[,{*</th><th> *+ *.</th><th> *0+</th><th> *0-</th><th>*BRC</th><th>)+ *E</th><th>3R0-]</th><th>}[,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<></th></lab<>	el>]	BN	С <	pma	>[,{*	*+ *.	*0+	*0-	*BRC	)+ *E	3R0-]	}[, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<>	ext A	RP>	]]
Operands	0 ≤ p 0 ≤ n							1 .		an an an an						
Execution		n pm (PC	na → :) + :	PC; 2 → F		የP as	speci	fied.	2 2 2 2 2 2							
	Affect	ted b	y C.						2 - X	•						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	1	1	1	1	1			See	Secti	on 4	1	
						Pro	gram	Men	nory	Addre	ess					
Description	The c passe wise, occur or a n	s to t contr s wh	the d rol pa en no	esign Isses othin	ated to th g is s	prog e nex	ram m t instr	emo uctio	ry ad n. N	dress ote th	if th hat ne	e car o AR	ry bit or Af	C = RP m	0. C odific	)ther- ation
	Note instru The c instru	ction arry:	sasv biti	wella	as the	ABS	, LST	1, NE	G, R	C, SC	C, rot	ate, a	nd sh	nift in	struc	tions.
Words Cycles Repeatability	2 Class Categ															
Example	BNC	Ρ	RG32	25	th	e pr	car: ogran r is	n¯co	unte	er. C	)the	rwis	s lo e, t	adeo he p	l in prog	to ram

Assembler Syntax	[ <label>] BNV <pma>[,{* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp="">]]</next></pma></label>															]]
Operands	$0 \le pma \le 65535$ $0 \le next ARP \le 7$															
Execution	If overflow OV status bit = 0: Then pma → PC; Else (PC) + 2 → PC and 0 → OV. Modify AR(ARP) and ARP as specified. Affects OV; affected by OV.															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	1	1	0	1	1	1	1			See S	Sectio	on 4.	1	
						Pro	gram	Mem	lory	Addre	SS					
Description	The c passes Other no Af can be	s to wise, R or	the d the ( ARP	desig DV is mod	nateo clear ificat	d prog red, ar ion of	gram nd co ccurs	addr ntrol if no	ess i pass othing	f the estot giss	OV he n	(ove ext in	rflow struc	flag tion.	) is Note	clear. e that
Words Cycles Repeatability	2 Class Categ															
Example	BNV		PRG3	15						o th is						

BNZ	Branc	h if A	Accu	mul	<u>ator</u>	No	t E	qua	l to	5 Z	erc	)			118	BNZ
Assembler Syntax	[ <label< th=""><th>&gt;] BI</th><th>NZ - &lt;</th><th><pma< th=""><th>&gt;[,{* </th><th>*,+ *,</th><th>- *0-</th><th>+, ,*0</th><th>- *B</th><th>R0-</th><th>+ *B</th><th>R0-}</th><th>[,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<></th></pma<></th></label<>	>] BI	NZ - <	<pma< th=""><th>&gt;[,{* </th><th>*,+ *,</th><th>- *0-</th><th>+, ,*0</th><th>- *B</th><th>R0-</th><th>+ *B</th><th>R0-}</th><th>[,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<></th></pma<>	>[,{*	*,+ *,	- *0-	+, ,*0	- *B	R0-	+ *B	R0-}	[, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]]</th></n<>	ext A	RP>	]]
Operands	0 ≤ pm 0 ≤ nex															
Execution	lf (ACC Then Else ( Modify	pma → PC) +	2 → 1		RP as	speci	fied	н на								
Encoding	15 1	4 13	12	11	10	9	8	7		6	5	4	3	2	1	0
		1 1	1	0	1 Pro	0 gram	1 Me	1 mory	<u> </u>	dre	SS	See	Secti	on 4.	.1	
Description	The cur passes t mulator Note tha <del>Pma car</del>	to the are no at no A	desig t equ R or <i>i</i>	nated al to ARP i	prog zero. nodifi	ram i Othe catio	mem erwis n oc	ory se, c curs	addi ontro if no	ress ol p othi	ift asse ngi	he co es to	onten the r	ts of iext i	the anstru	accu- ction.
Words Cycles Repeatability	2 Class VI Categor															
Example	BNZ	PRG	320	3 t	20 is he a	s lo ccum	ade ula	d in tor	nto doe	thes 1	e p: not	rogr equ	am c al z	ount ero	er :	if

Assembler Syntax	[ <label>] BV <pma>[,{* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp="">]]</next></pma></label>																
Operands	0 ≤ pma ≤ 65535 0 ≤ next ARP ≤ 7																
Execution	If overflow (OV) status bit = 1: Then pma → PC and 0 → OV; Else (PC) + 2 → PC. Modify AR(ARP) and ARP as specified.																
	Affects OV; affected by OV.																
Encoding	15 14	. 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1 1	1	1	0	0	0	0	1	See Section 4.1								
	Program Memory Address																
Description	The current auxiliary register and ARP are modified as specified, and the overflow flag is cleared. Control passes to the designated program memory address if the OV (overflow flag) is set. Otherwise, control passes to the next instruction. Note that no AR or ARP modification occurs if nothing is specified in those fields. Pma can be either a symbolic or a numeric address.																
Words Cycles Repeatability	2 Class VII Category																
Example	BV	PRG	510	f 1	f an low oade V is	flag d in	was the	las pro	t cl	eare	ed, '	then			ver-		

BZ	Bra	<u>nch i</u>	f Ac	cur	nula	tor	Equ	ials	Zer	0					BZ
Assembler Syntax	[ <label></label>	] BZ	<p< th=""><th>ma&gt;</th><th>[,{* *</th><th>+ *- *</th><th>0+ *</th><th>0- *</th><th>BR0+</th><th> *BF</th><th>0-}[</th><th>,<nex< th=""><th>t ARI</th><th><b>•</b>&gt;]]</th><th></th></nex<></th></p<>	ma>	[,{* *	+ *- *	0+ *	0- *	BR0+	*BF	0-}[	, <nex< th=""><th>t ARI</th><th><b>•</b>&gt;]]</th><th></th></nex<>	t ARI	<b>•</b> >]]	
Operands	0 ≤ pma 0 ≤ next													5 54	
Execution	lf (ACC Then p Else (I Modify /	oma → PC) +	2 → F		RP as	speci	fied.		• 1						
Encoding	15 14	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 1	1	0	1 Pro	1 gram	0 Men	1 nory	Addro	ess	See	Secti	on 4.	1	
Description	The curr passes t mulator that no A can be e	othe o are equ AR or A	desigr ual to ARP m	nated zero. nodifi	prog Othe icatior	ram r erwise n occ	nemo e, cor urs if	ory a ntrol notł	ddres passe ning is	sift sto	he co the n	onten ext in	ts of struct	the a tion.	accu- Note
Words Cycles Repeatability	2 Class VI Category	(3)	0,1112				io uu								
Example	BZ	PRG	102		02 is he ad									er i	f

P 1

Assembler Syntax	[ <label>]</label>	CA	LA												
Operands	None														
Execution	(PC) + 1 (ACC(15-	→ TO ))) →	S PC												
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
Description	The curren Then, the The carry b	conte	nts o	of the	lowe	er hal	f of t	he ac							
	The CALA	instr	uctio	n is ı	used t	o per	form	com	outed	l subi	routir	пе са	lls.		
Words Cycles Repeatability	1 Class VIII Category >														
Example	CALA														
			В	efore	Instru	uctior	1					Aft	er In	struct	ion
	PC					>2 5			РС					>	83
	ACC					>8 3			АСС					>	83
			<b></b>				-					r			
	STACK					>3 2 >7 5		S	ТАС	K					26
						>8 4 >4 9								>	75
						>4 9 >0									49
						>0 >0									>0 >0
						>0									>0 >0

CALL			Ca	all S	Subra	outii	ne	- <u></u>						C	AL
Assembler Syntax	[ <label< th=""><th>&gt;] C</th><th>ALL</th><th><pm< th=""><th>na&gt;[,{*</th><th> *+ *</th><th>- *0·</th><th>+ *0-</th><th> *BR</th><th>RO+ *</th><th>BR0</th><th>-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th></pm<></th></label<>	>] C	ALL	<pm< th=""><th>na&gt;[,{*</th><th> *+ *</th><th>- *0·</th><th>+ *0-</th><th> *BR</th><th>RO+ *</th><th>BR0</th><th>-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]]</th></pm<>	na>[,{*	*+ *	- *0·	+ *0-	*BR	RO+ *	BR0	-}[,<	next	ARP	>]]
Operands	0 ≤ pm 0 ≤ nex														
Execution	(PC) + pma →		OS												
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 1	1	1	1	1	0	1			See	Secti	ion 4	.1	
					Pro	gram	Men	nory	Addr	ess					
Words Cycles	be eithe 2 Class VI Categor	(3)		or a	nume	ric ac	Idres	S.			,				
Repeatability		V X													
Example	Categor	,													
схатріе	CALL	•	;109												
cvample	•	•		efore	e Instru	iction	I					Af	ter In	struc	tion
	•	•		efore		ction			PC			Af	ter In		
схатрь	CALL	PRG		efore		>33 >71 >48 >16 >80 >0		s	PC STAC	к		Aft	ter In	>	6 D 3 5 7 1 4 8 1 6 8 0
Lvampie	CALL	PRG		efore		>3 3 >7 1 >4 8 >1 6 >8 0		S		κ		Af	ter In	>	6 D 3 5 7 1 4 8 1 6

CMPL

Assembler Syntax	[ <label></label>	>] CN	IPL												
Operands	None														
Execution	( <u>PC)</u> + (ACC) <sup></sup>		;												
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 0	0	1	1	1	0	0	0	1	0	0	1	1	1
Description	The cor compler		of the	acc	umula	tor a	re re	place	d wi	th its	logi	cal ir	versi	ion (	one's
Words Cycles Repeatability	1 Class IV Categor														
Example	CMPL														
	ACC	X c			Instru 82				ACC		X C	Aft >0 8	er In: 67		

## CMPR Compare Auxiliary Register with Auxiliary Register AR0 CMPR

Assembler Syntax	[ <label>] CN</label>	IPR <c< th=""><th>M&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></c<>	M>									
Operands	0 ≤ CM ≤ 3											
Execution	(PC) + 1 → PC Compare AR(A		RO, placing	g resu	lt in	TC bi	t of s	tatus	regis	ter S	T1.	
	Affects TC. Not affected by	SXM; do	es not affe	ect SX	(M.							
Encoding	15 14 13	12 11	10 9	8	7	6	5	4	3	2	1	0
	1 1 0	0 1	1 1	0	0	1	0	1	0	0	СМ	
Description Words Cycles	The CMPR ins value of CM: If CM = 00, If CM = 01, If CM = 10, If CM = 11, If the result of TC is loaded w in the comparis 1 Class IV (1)	test if AR test if AR test if AR test if AR a test is t ith a zero	(ARP) = / (ARP) < / (ARP) > / (ARP) ≠ /	ARO ARO ARO ARO • is lo	aded	into	the 1	ΓC sta	atus k	oit.	Otherv	wise,
Repeatability	Category C											
Example	CMPR 2	(ARP	= 4)									
	AR0	Before	Instructio >FFFF			AR0			Aft		structi >F F I	
	AR4		>7 F F F			AR4					>7 F I	FF
	тс	>'	1			тС				>0	]	

CNFD Configure Block as Data Memory CNFD

.

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>CN</th><th>FD</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	CN	FD												
Operands	None															
Execution	(PC) 0 → R				ion c	ontro	I (CN	IF) st	atus	bit						
	Affect	Affects CNF.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
Description	locati of the	110011100000100On-chip RAM block 0 is configured as data memory. The block is mapped to locations 512 through 767 in data memory. This instruction is the complement of the CNFP instruction and sets the CNF bit in status register ST1 to a zero. CNF is also loaded by the CNFP and LST1 instructions.														
	The instru								ediat	ely f	ollow	ving	a Cl	NFD	or C	NFP
Words Cycles Repeatability	1 Class Categ															
Example	CNFD				con	ero i figu ory n	ring	blo	ck B	10 as	a dat	ca me				thus

CNFP	Cor	nfigur	e Bl	ock	as F	Prog	ram	<u>M</u> e	emo	ory				C	NFP
Assembler Syntax	[ <labe< th=""><th> &gt;] CI</th><th>NFP</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>1. 1. j.</th><th></th></labe<>	>] CI	NFP											1. 1. j.	
Operands	None		¢												
Execution		1 → P M cont		tion (	contro	I (CN	IF) st	tatus	bit						
	Affects	CNF.													
Encoding	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 0	0	1	1	1	0	0	0	0	0	0	1	0	1
	Config as an a with th address program	a one. uring th ddress he repe sed sim n coun , BLKD,	is blo gener at in: ultan ter. In	ck as ator i struc: eousl istruc	progr to acc tions, y, on tions	ram n <del>ess d</del> this e fro that	nemo <del>ata fr</del> allov m th take	ry alle <del>com c</del> ws tw e au:	ows t <del>on-ch</del> vo d xiliar	the us <del>ip R/</del> lata u y reg	se of AM. memo isters	the p <del>Used</del> ory la and	rogra in co ocatio one	<del>onjun</del> ons t fron	<del>iction</del> to be n the
		ext two tion use						nediat	tely	follov	ving	a C	NFD	or (	CNFP
Words Cycles Repeatability	1 Class I														
	Catego	ry C													

D	l	N	Т

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>DI</th><th>T</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	DI	T												
Operands	None															
Execution	(PC) 1 → ir				(INTI	M) sta	itus b	oit								
	Affects INTM.															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
Description	disab	led ir	nmed	diatel	y aft	M)sta erthe ctINT	DIN									
						:, <del>RS</del> , i naffec										errupt
Words Cycles Repeatability	1 Class Categ	```	'													
Example	DINT					kable to d		terr	upts	are	dis	abl	ed,	and	INTN	1 is

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [ [<label>] [</label></label>	OMOV DMOV	<dma {* *+ </dma 		0- *E	3R0+	*BR0-}[,	<next af<="" th=""><th>P&gt;]</th><th></th><th></th></next>	P>]		
Operands	0 ≤ dma ≤ 1 0 ≤ next ARI										
Execution	(PC) + 1 → I (dma) → dma										
	Affected by C	CNF.									
Encoding	15 14 1			09	8	7	65	4 3	2	1	0
Direct	0 1	0 1	0	1 1	0	0	Da	ta Memo	ry Addr	ess	
Indirect	0 1	0 1	0	1 1	0	1		See Sect	ion 4.1		
Description	The contents of the next h blocks B0, B1 and the data B1; ie., it wo used on exter mapped regis no other ope	higher a l, and E move fu orks for ernal da aters, D	address. 32. It we unction location ata men MOV w	DMO orks with is contin ns 512 t nory. If	/ wo iin bl iuous o 10 used	orks o ock E s acro 23. on	only within 30 if it is co oss the bou The data i external d	n the on- onfigured undaries o move fun ata mem	chip da as data of block ction c ory or	ata F men s B0 annc mem	RAM hory, and ot be hory-
	When data is contents of the							next hig	ner loca	ation	, the
	The data mo digital signal instructions (	proces	sing. Th	e DMO	/ fun	ctior	n is include	ed in the	LTD an	d M	
Words Cycles Repeatability	1 Class I (1) Category A										
Example	DMOV DA or DMOV *	.т8	If cur	rent au	uxil	iary	y regist	er cont	ains 5	520.	
		В	efore In	struction	1			A	ter Inst	ructi	on
	Data Memory 520			>4 3	]	N	Data Memory 520			>4	43
	Data Memory 521			>2		Ν	Data Memory 521			>4	43

EINT Enable Interrupt EINT

Ε	IN	Т

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>EIN</th><th>IT</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	EIN	IT												
Operands	None															
Execution	(PC) 0 → ir				(INT	M) sta	atus b	oit								
	Affect	s IN <sup>-</sup>	ΓМ.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
Description	The in Maska This a instru- instru- tion.)	able Illow: ction	interi s an i befo	rupts interr ire ar	are upt s ny oth	enable ervice her pe	ed af rout nding	ter th ine to g inte	ne ins p re-e rrupts	structi nable s are	ion fo inter proce	ollow rupts essed	ing l and . No	EINT exec te tha	exec cute a at the	utes. RET LST
Words Cycles Repeatability	1 Class Categ															
Example	EINT					aske to :			upts	are	ena	bled	1, a:	nd I	NTM	is

FORT	Format Serial Port Registers FOR	I
Assembler Syntax	[ <label>] FORT [<constant>]</constant></label>	
Operands	Constant = 0 or 1	
Execution	(PC) + 1 → PC Constant → format (FO) status bit	
	Affects FO.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	)
	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 F	0
Description	The format (FO) status bit is loaded by the instruction with the LSB specified the instruction. The FO bit is used to control the formatting of the transmit ar receive shift registers of the serial port. If FO = 0, the registers are configured receive/transmit 16-bit words. If FO = 1, the registers are configured receive/transmit 8-bit bytes. FO is set to zero on a reset.	nd to
Words	1	
Cycles Repeatability	Class IV (1) Category C	
Example	FORT 1 The FO status bit is loaded with 1, making the bit length of the serial port 8 bits.	

۱	D	L	Ε
 -			_

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>IDL</th><th>.Ε</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>• •</th><th></th><th></th><th></th></lab<>	el>]	IDL	.Ε									• •			
Operands	None															
Execution	(PC) 0 → ir				(INTI	M) sta	atus b	oit								
	Affect	s IN	Γ <b>М</b> .													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
Description	The II or res idle st interru to ent	et oc ate u upts 1	curs. ntil i o be	The nterru reco	PC pted gnize	is inci I. Not ed. Ex	remer e tha ecuti	nted of t INT on of	only M is s the	once, set to IDLE	and zero instr	the c in or	levice der fo	e rem or the	ains masl	in an kable
Words Cycles Repeatability	1 Class Categ		• •													
Example	IDLE					ocess upt o			s un	til	a re	eset	or	unma	.skec	÷

IN

Assembler Syntax Direct Addressing: Indirect Addressing:		] IN <dm ] IN {* *+</dm 		+ *BR	0-}, <pa>[,<next arp="">]</next></pa>
Operands	0 ≤ dma 0 ≤ next 0 ≤ port		<b>≤</b> 15		
Execution	0 → addr				
Encoding	15 14	13 12	11 10 9 8	7	6 5 4 3 2 1 0
Direct	1 0	0 0	Port Address	0	Data Memory Address
Indirec	t 1 0	0 0	Port Address	1	See Section 4.1
Description	specified	data memor STRB, R/W,	ry location. The IS	line g	ne of the external I/O ports into the joes low to indicate an I/O access, the same as for an external data
Words Cycles Repeatability	1 Class IX Category				
Example	IN	STAT, PA5	Read in wor address 5. location S	Sto	om peripheral on port re in data memory
	or				
	LRLK LARP IN	1,520 1 *-,PA1,0	Load ARP w Read in wo address 1.	ith d rd fr Sto 20.	ecimal 520. ecimal 520. om peripheral on port re in data memory Decrement AR1 to 519. th 0.

Assembler Syntax Direct Addressing: Indirect Addressing:		el>] el>]	LAC LAC	<c< th=""><th>lma&gt; *+ *</th><th>∙,[<shi - *0+ </shi </th><th>ft&gt;] *0- '</th><th>'BR0</th><th>+ *B</th><th>R0-}</th><th>[,<sh< th=""><th>ift&gt;[</th><th>,<ne< th=""><th>xt AF</th><th><b>{P&gt;]</b>]</th><th>]</th></ne<></th></sh<></th></c<>	lma> *+ *	∙,[ <shi - *0+ </shi 	ft>] *0- '	'BR0	+ *B	R0-}	[, <sh< th=""><th>ift&gt;[</th><th>,<ne< th=""><th>xt AF</th><th><b>{P&gt;]</b>]</th><th>]</th></ne<></th></sh<>	ift>[	, <ne< th=""><th>xt AF</th><th><b>{P&gt;]</b>]</th><th>]</th></ne<>	xt AF	<b>{P&gt;]</b> ]	]
Operands	0 ≤ d 0 ≤ n 0 ≤ s	ext A	RP ≤	s 7	ults 1	to 0)										
Execution	(PC) (dma	+ 1 ) x 2 <sup>s</sup>	→ PC shift -	; → AC	с											
	If SXI	n (dn M = (	na)is 0:	-		ended. •extend	led.							•		
	Affec	ted b	y SXI	И.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	0	1	0		Shift			0		Da	ta Mo	emor	y Ado	dress	
Indirect	0	0	1	0		Shift			1			See	Secti	on 4.	1	
Description	the a	ccum	ulato	r. Di	uring	fied da shiftir I = 1 a	ng, lo	o-wc	rder	bits a	re ze					
Words Cycles Repeatability	1 Class Categ															
Example	LAC	D	ат6,	4	(D	P = 8	)									
	or LAC	*	,4		If	curr	ent	aux	ilia	ary r	egis	ster	con	tair	ns 10	030.
				B	efore	Instru	ctior	n					Aft	er In	struct	ion
	Da Mem 103	nory					>1	]	N	Data Aemo 1030	ry					>1
	AC	c	X c				>0	]		ACC		X C			>	10

LACK	Lo	oad	Aco	cum	ula	tor l	mm	edia	ate	<u>Sho</u>	rt		. * .		L/	ACK
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>LA</th><th>СК</th><th><cor< th=""><th>nstant</th><th>;&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cor<></th></lab<>	el>]	LA	СК	<cor< th=""><th>nstant</th><th>;&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cor<>	nstant	;>									
Operands	0 ≤ c	onsta	ant ≤	255												
Execution	(PC) 8-bit				ant →	ACC					۰. <u>ب</u>					
	Not a	ffect	ed by	SXN	Λ.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	0	1	0			8-B	it Co	nstar	it		
Description ·	The 8 bits o														e upp	er 24
Nords Cycles Repeatability	1 Class Categ															
Example	LACK	>	15	an a' amin'all'ann 1111											and a star of the second se	
	AC	с	X	B	efore		uctior >3 1	, ]		ACO	2	X	Af	er In		tion 15
				L	:			<b>-</b>				c	L			

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>					)+  <b>*</b> 0	- <b> *</b> BI	R0+	*BR0-	}[, <r< th=""><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th></r<>	next	ARP	>]		
Operands	0 ≤ dma : 0 ≤ next A														
Execution	(PC) + 1 (dma) x 2	→ PC T regis	ster(3	-0) _	→ ACC	)		•							
	If SXM = Then (dr If SXM = Then (dr	na) is 0:	-												
	Affected b	y SXN	И.												
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	0	0	1	0	0		Data	a Mo	emory	/ Add	ress	
Indirect	0 1	0	0	0	0	1	0	1		5	See	Sectio	on 4.1		
Description	The LACT the numbe register's o	er of p	olace	s spe	ecified	l by <sup>.</sup>	the fo	our L	.SBs o	f the	Τre	giste	r. Us		
	LACT may is placed i data memo when the	n the ory ad	four dress	LSB: s. No	s of th te tha	ne Ti t this	regist met	ter ar hod (	nd the of deno	mant ormal	issa	is ref	erenc	ed by	/ the
Words Cycles Repeatability	1 Class I (1 Category (														
Example	LACT	DAT1		(DP	= 6)	)									
	or LACT	*		If	curre	ent	auxi	lia	ry re	gist	er	cont	ains	769	•
			Be	efore	Instru	uctior	٦					Aft	er Ins	tructi	on
	Data Memory 769				>1 3	376		ľ	Data Memor 769	y			>	137	76
	ACC	X C	>9	98F	7 E C	83			ACC	[]	X C		>1	376	60
	т				>3 (	) 1 4			т				>	301	4

Assembler Syntax	[ <label>]</label>	] LAL	K <co< th=""><th>onstant&gt;[,&lt;</th><th>shift&gt;</th><th>•]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></co<>	onstant>[,<	shift>	•]							
Operands	16-bit co 0 ≤ shift		(defau	Its to 0)						1			
Execution	(PC) + 2 Constant	→ PC x 2 <sup>shift</sup>	<sup>t</sup> → AC	с								Γ.G.	
	lf SXM = Then -3 If SXM = Then 0	2768 <u>≤</u> 0:		ant ≤ 3276	7.								
	Affected			,									
Encoding	15 14	13	12 1 <sup>.</sup>	1 10 9	8	7	6	5	4	3	2	1	0
						-	-		-	-	~	0	1
	1 1	0	1	Shift		0	0	0	0	0	0	U	1
- -				16		Consta	int						
Description	The left-s 16-bit co the accun mulator c count is c	hifted 1 nstant nulator an only	6-bit in is sign (past t y be se		ilue is f SXN e set t 1 and	loade I = 1 o zero	ed inter to the	o the erwis	accu se, th	mula le hig e MS	tor. 1 jh-or	The sh der b the a	nifteo its o
Description Words Cycles Repeatability	The left-s 16-bit co the accun mulator c	hifted 1 nstant nulator an only optiona	6-bit in is sign (past t y be se	16 mmediate va -extended i the shift) are t if SXM =	ilue is f SXN e set t 1 and	loade I = 1 o zero	ed inter to the	o the erwis	accu se, th	mula le hig e MS	tor. 1 jh-or	The sh der b the a	nifteo its o
Description Words Cycles	The left-s 16-bit co the accun mulator c count is c 2 Class V	hifted 1 nstant nulator an only optiona	6-bit in is sign (past t y be se I and d	16 mmediate va -extended i the shift) are t if SXM =	lue is f SXM e set t 1 and ero.	loade I = 1 o zero	ed inter to the	o the erwis	accu se, th	mula le hig e MS	tor. 1 jh-or	The sh der b the a	nifteo its o accu
Description Words Cycles Repeatability	The left-s 16-bit co the accun mulator c count is c 2 Class V ( Category	hifted 1 nstant nulator an only optiona (2) X	6-bit in is sign (past t y be se I and d 4,8 Befo	16 mmediate va -extended i the shift) and t if SXM = lefaults to ze	alue is f SXM e set t 1 and ero.	loade I = 1 o zero	ed inter to the	o the erwis	accu se, th	mula le hig e MS is lo	tor. T h-or B of aded	The sh der b the a	nifte its o accu shit
Description Words Cycles Repeatability	The left-s 16-bit co the accun mulator c count is c 2 Class V ( Category LALK	hifted 1 nstant nulator an only optiona (2) X >F794	6-bit in is sign (past t y be se I and d 4,8 Befo >1 2	16 mmediate va -extended i the shift) and t if SXM = efaults to zo (SXM= re Instructio	alue is f SXN e set t 1 and ero.	loade I = 1 o zero	ed inte oth b. No gativ	o the erwis	accu se, th lat th mber	mula le hig e MS is lo	tor. T h-or B of aded	The sh der b the a . The	nifteo its o accu shil

Assembler Syntax Direct Addressing: Indirect Addressing:				0- *BI	R0+ *BR0-}[,	<next arp="">]</next>					
Operands	0 ≤ dma ≤ 127 0 ≤ auxiliary reg 0 ≤ next ARP ≤		≤ 7								
Execution	(PC) + 1 → PC (dma) → auxiliar		r AR								
Encoding	15 14 13	12 11	10 9 8	7	6 5 4	3 2 1 0					
Direct	0 0 1	1 0	Auxiliary Register	0	Data M	lemory Address					
Indirect	0 0 1	1 0	Auxiliary Register	1	See	Section 4.1					
Description	The contents of t auxiliary register		fied data memo	ry add	ress are loade	d into the designated					
	store the auxiliar register is not be to be used as	he LAR and SAR (store auxiliary register) instructions can be used to load an ore the auxiliary registers during subroutine calls and interrupts. If an auxiliar gister is not being used for indirect addressing, LAR and SAR enable the register be used as an additional storage register, especially for swapping value etween data memory locations without affecting the contents of the accumulato									
Words Cycles Repeatability	1 Class II (1) Category C										
Example 1	LAR ARO,DA	AT10	(DP = 4)								
		Before	Instruction			After Instruction					
	Data				Data						
	Memory 522		>1 8		lemory 522	>1 8					
	AR0		>6	,	AR0	>1 8					
Example 2	LARP AR6 LAR AR6,*-										
		Before	Instruction			After Instruction					
	Data Memory 617		>3 2	Μ	Data lemory 617	>3 2					
	AR6		>6 1 7		AR6	>3 2					

LAR, in the indirect addressing mode, ignores any AR modifications if the AR specified by the instruction is the same as that pointed to by the ARP. Therefore, in Example 2, AR6 is not decremented after the LAR instruction.

LARK	Load Au	xili	ary	Rec	liste	er In	nme	diat	e S	hort				LA	<u>ARK</u>
Assembler Syntax	[ <label>]</label>	LAI	R	<ar< th=""><th>&gt;,<c< th=""><th>onsta</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></c<></th></ar<>	>, <c< th=""><th>onsta</th><th>nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></c<>	onsta	nt>								
Operands	0 ≤ consta 0 ≤ auxilia			AR	≤ 7										
Execution	(PC) + 1 - 8-bit const			ciliary	regi	ster A	R								
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	0		Auxil Regis				8-Bi	t Cor	nstan	t		
Description	The 8-bit p justified a											kiliary	/ regi	ister I	right-
	LARK is us for use wit						I loo	p cou	nter	value	into	an a	uxilia	ry re	gister
Words Cycles Repeatability	1 Class IV ( Category X														
Example	LARK	ARO,	>15												
	AR0		Be	efore	Instr	uctio >0	_		AR0			Aft	er In:	struct	ion 15

Assembler Syntax Operands Execution	[ <lab< th=""><th>el&gt;]</th><th>LA</th><th>DD</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	LA	DD												
•	0 ≤ c			nΓ	<cor< th=""><th>stant</th><th>&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cor<>	stant	>									
Execution		onsta	nt ≤	7												
	(PC) (ARP) Const	) → A	ARB													
	Affect	s AR	Pan	d AF	B.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	1	0	1	1	0	0	0	1		ARF	•
	ARP i by the in the The L in the as LA	e LST indii ARP indi	rect a instr	T1, a addre ructic	nd N ssing	IAR in mode a sub	nstruc e. set of	tions MA	R; i.e	well a ., the	as an e opc	y inst ode i	tructi s the	on th sam	nat is e as	used MAR
			MA	r *	, <cc< th=""><th>onsta</th><th>.nt&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cc<>	onsta	.nt>									
Words Cycles Repeatability	1 Class Categ															
Example	LARP		1		aux	suc ilia: ress:	ry re	ing egis	inst ter	ruct AR1	ion: for	s wi ind	ll u irec	se t		

L	D	Ρ

Assembler Syntax Direct Addressing: Indirect Addressing:			+ *0- *BR	0+ *BR0-}[,•	<next arp="">]</next>
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤				
Execution	(PC) + 1 → PC Nine LSBs of (d	lma) → data pa	age pointe	r register (DP	) status bits
	Affects DP.				
Encoding	15 14 13	12 11 10	98	7 6 5	5 4 3 2 1 0
Direct	0 1 0	1 0 0	1 0	0 [	Data Memory Address
Indirect	t 0 1 0	1 0 0	1 0	1	See Section 4.1
Description	into the DP (dat	ta memory pag catenated to f	e pointer) orm 16-bi	register. The t data memor	memory location are loaded DP and 7-bit data memory ry addresses. The DP may
Words Cycles Repeatability	1 Class II (1) Category C				
Example	LDP DAT12	7 (DP =	511)		
	or LDP *	If cur:	rent aux	iliary reg	ister contains 65535.
		Before Instr	uction		After Instruction
	Data Memory 65535	>F [	DC	Data Memory 65535	>FEDC
	DP	>1 F F		DP	>D C

LDPK	Load Data Memory Page Pointer Immediate	<u>LDPK</u>
Assembler Syntax	[ <label>] LDPK <constant></constant></label>	
Operands	0 ≤ constant ≤ 511	
Execution	(PC) + 1 → PC Constant → data memory page pointer (DP) status bits	
	Affects DP.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
	1 1 0 0 1 0 0 DP	
Description	The DP (data memory page pointer) register is loaded with a 9-bit constar DP and 7-bit data memory address are concatenated to form 16-bit dire memory addresses. DP $\geq$ 8 specifies external data memory. DP = 4 three specifies on-chip RAM blocks B0 or B1. Block B2 is located in the up words of page 0. DP may also be loaded by the LST and LDP instruction	ct data ough 7 oper 32
<del>Words</del> Cycles Repeatability	1 Class IV (1) Category X	A many net set of a decision of
Example	LDPK 64 The data page pointer is set to 64.	

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <lab [<lab< th=""><th></th><th></th><th></th><th></th><th></th><th>+ *0-</th><th> *BR</th><th>0+ *</th><th>BR0-]</th><th>}[,<n< th=""><th>iext A</th><th>\RP&gt;</th><th>·]</th><th></th><th></th></n<></th></lab<></lab 						+ *0-	*BR	0+ *	BR0-]	}[, <n< th=""><th>iext A</th><th>\RP&gt;</th><th>·]</th><th></th><th></th></n<>	iext A	\RP>	·]		
Operands	0 ≤ d 0 ≤ n															
Execution	(PC) (dma)				31-10	6)										
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	1	0	1	0	0	1	1	0		Da	ta M	emor	y Ado	dress	
	r															
Indirect	0	1	0	1	0	0	1	1	1			See	Secti	on 4.	1	
Description	The P low-c	order	P reg	jister	bits	are ur	naffec	ted.							-	
	The L P regi									restor	ring t	he hi	igh-a	order	bits o	of the
Words Cycles Repeatability	1 Class Categ															
Example	LPH	D	AT0		(DP	= 4)										
	<b>Or</b> LPH	*		-	If c	urre	nt a	uxil	iary	y reç	gist	er c	onta	ins	512	
				B	efore	Instru	uctior	1					Aft	er In	struct	ion
	Da Mem 51	iory				>F 7	7 9 C	]	N	Data Aemo 512				;	>F 7	9 C
	Р			>	300	798	344			Ρ			>F	79C	98	44

LRLK	Load Auxiliary Register Long Immediate LRLK
Assembler Syntax	[ <label>] LRLK <ar>,<constant></constant></ar></label>
Operands	0 ≤ auxiliary register ≤ 7 0 ≤ constant ≤ 65535
Execution	(PC) + 2 → PC Constant → AR
	Not affected by SXM; does not affect SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 1 0 AR 0 0 0 0 0 0 0
	16-Bit Constant
Description	The 16-bit immediate value is loaded into the auxiliary register specified by the AR field. The specified constant must be an unsigned integer, and its value is not affected by SXM.
Words Cycles Repeatability	2 Class V (2) Category X
Example	LRLK AR3,>3080
	Before InstructionAfter InstructionAR3>7 F 8 0AR3>3 0 8 0

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>	LST LST	<d {* </d 	ma> *+ *	- *0+	*0-	*BR(	)+ *E	BR0-}	[, <ne< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th></ne<>	ext A	RP>	]		
Operands	0 ≤ dma 0 ≤ next A		7												
Execution	(PC) + 1 (dma) → s		regist	ter S	то										
	Affects AF Does not a					P.									
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	1	0	0	0	0	0		Dat	a M	emor	y Ad	dress	
Indirect	0 1	0	1	0	0	0	0	1			See	Sect	ion 4	.1	
Description	Status reg the INTM though a addressing value cont	(interr new A 1 mode	rupt n ARP i e, the	node is loa spe	e) bit aded. cified	is un If a valu	affec next e is i	ted b t ARI gnore	by LST P valu ed. In	CAR e is : steac	B is spec I, AF	also ified	unaff via t	ected he in	l even direct
	The LST subroutine (overflow and DP ( instruction	calls. mode data	. The ) bit, mem	ST0 INTI ory	) cont M (in page	ains terrup poin	the s ot mo ter).	status ode) The	s bits: bit, Al se bit	OV ( RP (a	ovei iuxili	flow	flag) egiste	) bit, er poi	OVM inter),
	15 14			11	10	9	8	7	6	5	4	3	2	1	0
	ARP		ov  c	олм	1	NTM					DP				
Words Cycles Repeatability	1 Class II (' Category (														
Example 1	LARP LST	0 *,1	1						rd ad						

0 \*,1

The data memory word addressed by the contents of auxiliary register ARO is loaded into status register STO, except for the INTM bit. Note that even though a next ARP value is specified, that value is ignored, and even though a new ARP is loaded, the old ARP is not loaded into ARB.

LST	Loac	Load Status Register ST0								
Example 2	lst >60	(DP = 0)								
	Data	Before Instruction	Data	After Instruction						
	Data Memory 96	>2 4 0 4	Data Memory 96	>2 4 0 4						
	ST0	>6 E 0 0	ST0	>2604						
	ST1	>0 5 8 0	ST1	>0 5 8 (						
Example 3	LARP AR7 LST *-	(AR7 = >3FF)								
		Before Instruction		After Instruction						
	AR7	>3 F F	AR7	>3 F						
	Data Memory	>C E 0 6	Data Memory	>C E 0 0						
ала со	1023		1023							
	ST0	>F C 0 4	ST0	>C C 0 0						
	ST1	>E 7 8 0	ST1	>E 7 8 (						
Example 4	LARP AR7 LST *-,1	(AR7 = >3FF)	u.							
	AR7	Before Instruction	AR7	After Instruction						
	_		_							
	Data Memory 1023	>E E O 4	Data Memory 1023	>E E 0 4						
	STO	>E E 0 0	ST0	>E E 0 4						
	ST1	>F780	ST1	>F780						

Assembler Syntax Direct Addressing: Indirect Addressing:		>] LS  >] LS		<dma {* *+</dma 	a>  *- *0	+ *0	- *BI	R0+ '	BRO	)-}[,<	next	t ARI	<b>P</b> >]		
Operands		na ≤ 12 xt ARP													
Execution	(dma)	- 1 → P → statu → ARP	s regi	ster S	ST1										
	Affects	ARP, A	ARB,	CNF,	TC, S	XM,	С, Н	M, F	SM, X	XF, F	0, T	XM,	and P	Μ.	
Encoding		14 13		11	10	9	8	7	6	5	4	3		1	0
Direct	0	1 0	1	0	0	0	1	0		Da	ata N	lemo	ory Ad	dress	
Indirect	0	1 0	1	0	0	0	1	1			See	Sec	tion 4	.1	
Description	memor context address	register y value, t switch sing mo s used to	whic ning. de, th	h are Note ne spe	e loade e that ecified	ed int if a I valu	to AF next e is i	RB, a ARP ignor	re als Valu ed.	so loa ue is	ided spec	into cified	ARP 1 via t	o fac he in	ilitate direct
	HM (h bit, FO register	tus bits ) bit, T old mod (serial r shift n emory v	C (tes de) b port node)	it, FS forma bit.	ntrol) M (fra at) bit Thes	bit, S ame s , TXN	XM synci A (tr	(sign hroniz ansm	-exte zatioi it mo	ension n mo ode)	n mo de) l bit, a	de)   bit, X and t	bit, C F (ext he PN	(carry ternal A (pr	) bit, flag) oduct
	15 1 A	4 13	12	11	10	~	0	-							
		RD	CNF	тс	SXM	9 C	81	7	6 HM	5 FSM	4 XF	3 FO	2  TXM	1 PN	
Words Cycles Repeatability	1 Class I Catego	I (1)	CNF	TC											
Cycles		I (1)	<b>.</b>	The cont repl		C mem of the	1 ory auxi sta	word lian	HM d ad y r bit	dres egis s of	XF sed ter st	FO by AR3 atus	TXM the		
Cycles Repeatability	Catego	I (1) ry C 3		The cont repl regi	data ents aces	C mem of the	1 ory auxi sta	word lian	HM d ad y r bit	dres egis s of	XF sed ter st	FO by AR3 atus	TXM the		
Cycles Repeatability Example 1	Catego LARP LST1 LST1	I (1) ry C *- >61		The cont repl regi (DP	data ents aces ster	mem of ST1	ory auxi sta	word lian	HM d ad y r bit 3 i	dres egis s of s de	XF sed ter st	by AR3 atus ment	TXM the	PN	
Cycles Repeatability Example 1	Catego LARP LST1	l (1) ry C *- >61		The cont repl regi (DP	data ents aces ster = 0) Instru	mem of ST1	ory auxi sta , an	word lian itus id AF	HM d ad y r bit	dres egis s of s de	XF sed ter st	by AR3 atus ment	the ed.	PN	ion
Cycles Repeatability Example 1	Catego LARP LST1 LST1 Data Memo	l (1) ry C *- >61		The cont repl regi (DP	data ents aces ster = 0) Instru	mem of the ST1 uctior	ory auxi sta	word lian itus id AF	HM d ad bit 3 i Data	dres egis s of s de	XF sed ter st	by AR3 atus ment	the ed.	PN	ion 8 0

LST1	Load	Status Register	ST1	LST1
Example 3	LARP AR7 LST1 *-	(AR7 = >3FE)		
		Before Instruction		After Instruction
	AR7	>3 F E	AR7	>3 F D
	Data Memory 1022	>4 F 9 0	Data Memory 1022	>4 F 9 0
	STO	>F C 0 4	ST0	>5 C 0 4
	ST1	>E780	ST1	>4 F 9 0
Example 4	LARP AR7 LST1 *-,1	(AR7 = >3FE)		
		Before Instruction		After Instruction
	AR7	>3 F E	AR7	>3 F D
	Data Memory 1022	>6190	Data Memory 1022	>6190
	STO	>F E 0 4	STO	>7 E 0 4
	ST1	>0593	ST1	>6190

Assembler Syntax Direct Addressing: Indirect Addressing:				*0+ ;	*0- *B	R0-	+  <b>*B</b> I	<b>२</b> 0-}[,	<ne></ne>	ct AR	<b>P</b> >]			
Operands	0 ≤ dma ≤ 0 ≤ next A		7											
Execution	(PC) + 1 - (dma) → T		er											
Encoding	15 14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 0	1	1 1	1	0	0	0		Da	ta Me	emory	y Ado	dress	
Indirect	0 0	1	1 1	1	0	0	1			See	Secti	on 4.	1	
Description	The T regis The LT inst cation. See instructions	tructio also t	on may b	be use	d to lo	ad	the T	regis	ter in	prep	oarati	on fo	r mul	tipli-
Words Cycles Repeatability	1 Class I (1) Category C													
Example	LT DAS	Г24	(DP =	8)										
	or LT *		If cu	irrent	z aux	ili	ary	regi	.stei	c co	ntai	ns 1	.048.	
			Before	Instru	iction						Aft	er In	struct	ion
	Data Memory 1048				>6 2	]	N	Data Aemoi 1048		:			>	62
	т				>3	]		т		Ĩ			>	62

Assembler Syntax Direct Addressing: Indirect Addressing:		<dma> {* *+ *- *0+ *0- *</dma>	BR0+ *BR0-}[, <ne< th=""><th>xt ARP&gt;]</th></ne<>	xt ARP>]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤	7		
Execution	(PC) + 1 → PC (dma) → T regist (ACC) + (shifted	ter d P register) → ACC		
	Affects C and O	V; affected by OVM a	ind PM.	
Encoding	15 14 13	12 11 10 9	8 7 6 5	4 3 2 1 0
Direct	0 0 1	1 1 1 0	1 0 Data	a Memory Address
Indirect	0 0 1	1 1 1 0	1 1 5	See Section 4.1
Description	The contents of added to the acc		shifted as defined b esult left in the accu	
Cycles Repeatability	l Class I (1) Category B			
Example	LTA DAT36 or	(DP = 6, PM)	= 0)	
	LTA *	If current a	uxiliary regist	er contains 804.
		Before Instruction		After Instruction
	Data Memory 804	>6 2	Data Memory 804	>6 2
	· <b>T</b>	>3	т	>6 2
	Ρ	>F	Р	>F
	ACC X	>5	l L	0 >1 4 C

Assembler Syntax Direct Addressing: Indirect Addressing:		<dma> {* *+ *- *0+ *0- *1</dma>	BR0+ *BR0-}[, <next <="" th=""><th>ARP&gt;]</th></next>	ARP>]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤	7		
Execution	(PC) + 1 → PC (dma) → T regist (dma) → dma + (ACC) + (shifted			
	Affects C and OV	/; affected by OVM a	nd PM.	
Encoding	·····		8 7 6 5 4	3 2 1 0
Direct	0 0 1	1 1 1 1	1 0 Data M	emory Address
Indirect	0 0 1	1 1 1 1	1 1 See	Section 4.1
Description	The contents of t to the accumulat the specified data address. This ins B0 if block B0 is uous across the b data memory or t	he P register, shifted or, and the result is p a memory address are struction is valid for b configured as data n boundary of blocks B memory-mapped regiver. Note that if used	tents of the specified d as defined by the PM solaced in the accumula also copied to the next locks B1 and B2, and nemory. The data mov 0 and B1, but cannot b isters. This function is with external data mer	status bits, are added tor. The contents of t higher data memory is also valid for block re function is contin- be used with external described under the
Words Cycles Repeatability	1 Class I (1) Category B			
Example	LTD DAT126	(DP = 7, PM)	= 0)	
	or LTD *	If current a	uxiliary register	contains 1022.
		Before Instruction		After Instruction
	Data Memory 1022	>6 2	Data Memory 1022	>6 2
	Data Memory 1023	>0	Data Memory 1023	>6 2
	т	>3	т	>6 2
	Р	>F	Р	- >F
	ACC X C	>5	ACC 0 C	>1 4

Assembler Syntax Direct Addressing: Indirect Addressing:		ARP>]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7	
Execution	(PC) + 1 → PC (dma) → T register (shifted P register) → ACC	
	Affected by PM.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Direc	t 0 0 1 1 1 1 1 0 0 Data M	lemory Address
Indirec	t 0 0 1 1 1 1 1 0 1 See	Section 4.1
Words Cycles Repeatability	and the product register is stored in the accumulator. The s the product register is controlled by the PM status bits. 1 Class I (1) Category C	snift at the output of
Example	LTP DAT36 $(DP = 6, PM = 0)$	
	LTP * If current auxiliary register	contains 804.
	Before Instruction	After Instruction
	Data Memory 804 >6 2 Data Memory 804	>6 2
	T >3 T	>6 2
	P >F P	>F
	ACC X >5 ACC X C C	>F

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>	LTS - LTS {	<dma> * *+ *</dma>	- *0+	*0-  <sup>-</sup>	*BRC	)+ *E	3R0-}[	, <nex< th=""><th>t ARP</th><th>&gt;]</th><th></th><th></th></nex<>	t ARP	>]		
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7												
Execution	(PC) + 1 → PC (dma) → T register (ACC) - (shifted P register) → ACC												
	Affects C a	nd OV; a	affecte	d by I	PM a	nd O	VM.						
Encoding	15 14	13 12	11	10	9	8	7	6	5	4 3	2	1	0
Direct	0 1	0 1	1	0	1	1	0		Data	Memo	ry Ad	dress	
Indirect	0 1	0 1	1	0	1	1	1		Se	e Sec	tion 4	.1	
Description	The conten	ts of the	produ	uct reg	jister,	shift	ted as	the addressed data memory location. as defined by the contents of the PM Ilator. The result is left in the accu-					
Words Cycles Repeatability	1 Class I (1) Category B												
Example	LTS DA Or LTS *	AT36		= 6, curre				cy reg	jiste	r con	tains	s 804	
		E	Before	Instru	ction					A	fter In	struct	ion
	Data Memory 804				>6 2	]	Ν	Data Aemory 804	,			>(	62
	Т				>3	]		т				>(	62
	P				>F			Р					>F
	ACC	x c			>5	]		ACC	0 C	>	FFf	FFI	F 6

Assembler Syn Direct Addre Indirect Addre	essing:									*0-	*BR0	+ *B	R0-}	[, <ne< th=""><th>ext A</th><th>RP&gt;]</th><th></th></ne<>	ext A	RP>]	
Operands		0 ≤ p 0 ≤ d 0 ≤ n	ma 🖻	≤ 127													
Execution		(PC) (PFC (pma	) → N		;												
		(dm (dm Moo (PF)	C) + a) → a) x lify A C) +	eat co (shif T reg (pma, \R(AF 1 → I <del>ounte</del>	ted l ister adc RP) a PFC,	P reg , iresse and A	ister) ed by \RP a	PFC) is spe	) → P cified		ster,						
			) → T ) × (  fy AF S) →	regis oma, a R(ARF PFC	ater addro P) ar	essec nd Af	l by F RP as	PFC) spec	י P ו ified.	-							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	0	1	0	1	1	1	0	1	0		Da	ta M	emor	y Ado	dress	
							Pro	ogram	n Mei	nory	Addre	ess					
1	ndirect	0	1	0	1	1	1	0	1	1			See	Secti	on 4.	1	
							Pro	ogram	Me	mory	Addre	ess					
Description		progra shifte The co off-ch then to memo	am n d as lata a nip m the C ory ac	nemore define and premore NF bi ddress	ry va ed by progr y loc t mu s sho	ulue ( y the am n catior st be ould b	Spec PM s nemo ns. If set to set to	ified status ry loo the p o one to > l	by pi bits, catioi rogra . Not -F to	ma). to ti ns m m m te tha addr	iory v It als ne acc ay be emory it the ess B( a loca	so ad umu any is bl upper ) prog	ds th lator. nonr ock l r eigh gram	reserv 30 of t bits RAN	eviou ed, c on-c of th I, and	s pro on-ch chip   le pro	oduct, nip or RAM, ogram upper
											not be						

When the MAC instruction is repeated, the program memory address contained in the PFC is incremented by one during its operation. This enables accessing a series of operands in memory. MAC is useful for long sum-of-products operations, since MAC becomes a single-cycle instruction once the RPT pipeline is started.

Words Cycles Repeatability

2 Class VI (4) Category A

the instruction.

MAC

Example

SPM CNFP	3	Select a "shift-right-by-6" mode on PR output. Configure block B0 as program memory (>FFXX).
LRLK RPTK		Use AR1 to address block B1. Point to lowest location in RAM block B1. Compute 256 sum-of-product operations. Multiply/accumulate and increment AR1.

The following example shows register and memory contents before and after the third step repeat loop:

	Before Instruction		After Instruction
AR1	>3 0 2	AR1	>3 0 3
RPT	>F D	RPT	>F C
PFC	>FF02	PFC	>FF03
Data	>2 3	Data Momony	>23
Memory 770	~2.3	Memory 770	-23
Program	······	Program	
Memory 65282	>FAAA	Memory 65282	>F A A A
00202		00202	
Р	>458972	Р	>FFFF453E
		-	
ACC	X >7 2 3 E C 4 1	ACC 0	>7250266
	C	C	L

#### MACD

Assembler S Direct Ad Indirect Ad	Idressing:						na>,< na>,{			+ *0	- *BR	0+ *	BRO	-}[,<	next	ARP	>]
Operands		0 ≤ pr 0 ≤ dr 0 ≤ ne	na _≤	≤ 127													
Execution		(PC) (PFC) (pma)	→ N	лсs													
		(dma (dma (dma Mod	C) + i) → i) x i) → ify A	(shif T reg (pma dma	ted ister , add + 1, RP) :	P reg dresse and A	0: ister) ed by ARP a	PFC)	→ P	_	ster,						,
							repeat	cour	nter.								
		(ACC) (dma) (dma) (dma) Modify (MCS	→ T x (p → d y AF	<sup>-</sup> regis oma, s Ima + R(ARI	ster addr - 1	essec	l by P	FC) <sup>.</sup>	≁Pr	egist	er						
		Affects	s C a	and C	)V; a	ffecte	ed by	олм	and	PM.							
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	0	1	0	1	1	1	0	0	0		Da	ita M	emor	y Ad	dress	5
							Pro	gram	Mer	nory	Addro	ess					
	Indirect	0	1	0	1	1	1	0	0	1			See	Secti	on 4	.1	
							Pro	gram	Mer	nory	Addre	ess					
Description		The M progra shifted The da off-ch registe	ata a ip m ers o	nemo define and p nemo r exte	ry va ed b progi ry lo ernal	alue ( y the ram r ocatio mem	(speci PM s nemo ns. iory as	fied b tatus ry loc If MA s a da	by pr bits, atior CD ta m	na). to th ns ma addr emor	It als ne acc ay be esses y loca	any any ane ation	lds th lator. noni of t , the	ne pro reserv he m effec	ved, iemo	is pr on-c ry-m he in	oduct, hip or apped struc-
		tion w							•							•	
		If the		gram		nory i the u							hen t		NF n	nust	be set

If the program memory is block B0 of on-chip RAM, then the CNF must be set to one. Note that the upper eight bits of the program memory address should be set to >FF to address B0 program RAM, and the upper six bits of the effective 16-bit dma should be set to 0 to address a location below 1024. When used in the direct addressing mode, the dma cannot be modified during repetition of the instruction.

MACD functions in the same manner as MAC, with the addition of data move for block B0, B1, or B2. Otherwise, the effects are the same as for MAC. This feature makes MACD useful for applications such as convolution and transversal filtering.

When the MACD instruction is repeated, the program memory address contained in the PFC is incremented by one during its operation. This enables accessing a series of operands in memory. When used with RPT or RPTK, MACD becomes a single-cycle instruction once the RPT pipeline is started.

Words Cycles Repeatability	2 Class VI Categor	• •	
Example	SPM SOVM CNFP LARP LRLK RPTK MACD	0 3,1023 255 >FF00,*-	Select no shift mode on PR output. Set overflow mode. Configure block B0 as program memory (>FFXX). Use AR3 to address block B1. Point to highest location in RAM block B1. Compute 1 sample of a length-256 convolution. Multiply/accumulate, shift data word in block B1, and decrement AR3.

The following example shows register and memory contents before and after the third step repeat loop:

	Before Instruction		After Instruction
AR1	>3 F D	AR1	>3 F C
RPT	>F D	RPT	>F C
PFC	>FF02	PFC	>FF03
Data Memory 1021	>2 3	Data Memory 1021	>2 3
Data Memory 1022	>7 F C	Data Memory 1022	>2 3
Program Memory 65282	>F A A A	Program Memory 65282	>F A A A
Р	>4 5 8 9 7 2	Р	>FFFF453E
ACC	X >7 2 3 E C 4 1 C	ACC 0 C	>7 6 9 7 5 B 3

#### Note:

The data move function for MACD can only occur within on-chip data RAM blocks B0, B1, and B2.

Modify Auxiliary Register

MAR

Operands $0 \le dma \le 127$ $0 \le next ARP \le 7$ Execution $(PC) + 1 \rightarrow PC$ Modifies ARP, AR(ARP) as specified by the indirect addressing field (acts as a NOP in direct addressing).Encoding $15$ $14$ $13$ $12$ $11$ $10$ $9$ $8$ $7$ $6$ $5$ $4$ $3$ $2$ $1$ $0$ Direct $0$ $1$ $0$ $1$ $0$ $1$ $0$ $1$ $0$ $0$ $Data$ Memory AddressIndirect $0$ $1$ $0$ $1$ $0$ $1$ $0$ $1$ $0$ $Data$ Memory AddressDescriptionThe MAR instruction acts as a no-operation instruction in the direct addressing mode. In the indirect addressing mode, the auxiliary registers and the ARP are modified; however, no use is made of the memory being referenced. MAR is used only to modify the auxiliary registers or the ARP. The old ARP is copied to the ARB field of status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP may also be loaded by an LST instruction. In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *.4 performs the same function as LARP 4).Words Cycles Cycles Class IV (1) Category C $ARP$ $1$ Example 1MAR MAR*.1Load the ARP with 1.Before Instruction Category CARP $1$ Example 2MAR MAR*-Decrement current auxiliary register (in this case, AR1)Before Instruction AR1 $23.6$ AR1 $-33.4$ Example 3	Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] N [<label>] N</label></label>	IAR <dma> IAR {* *+ *</dma>		BR0+ *BI	R0-}[, <next <="" th=""><th>ARP&gt;]</th><th></th></next>	ARP>]	
Modifies ARP, AR(ARP) as specified by the indirect addressing field (acts as a NOP in direct addressing).         Encoding       15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         Direct       0       1       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       Data Memory Address         Indirect       addressing mode, Inthe indirect addressing mode, Inthe any operation instruction that Supports indirect addressing. ARP       A	Operands				, · · · ·			
Direct       0       1       0       1       0       1       0       Data Memory Address         Indirect       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       0       1       1       0       0       1       1       0       1       1       1       0       1       1       1       1       0       1       1       1       1       1       1       1       1       1       1       1       1       1       1       1	Execution	Modifies ARP	, AR(ARP) a					
Indirect       0       1       0       1       0       1       1       See Section 4.1         Description       The MAR instruction acts as a no-operation instruction in the direct addressing mode. In the indirect addressing mode, the auxiliary registers and the ARP are modified; however, no use is made of the memory being referenced. MAR is used only to modify the auxiliary registers or the ARP. The old ARP is copied to the ARB field of status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP may also be loaded by an LST instruction.         In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *,4 performs the same function as LARP 4).         Words       1         Cycles       1         Cycles       1         Class IV (1)         Repeatability       Category C         Example 1       MAR *,1       Load the ARP with 1.         Before Instruction       After Instruction         ARP       1       23 5         Example 2       MAR *-       Decrement current auxiliary register (in this case, AR1)         Before Instruction       After Instruction         AR1       >3 5       AR1       >3 4         Example 3       MAR *+,5       Increment current auxiliary register (AR1) and load ARP with 5.         Before Instruction       After	Encoding	15 14 13	3 12 11 ·	10 9 8	7	654	3 2 1	0
Description       The MAR instruction acts as a no-operation instruction in the direct addressing mode. In the indirect addressing mode, the auxiliary registers and the ARP are modified; however, no use is made of the memory being referenced. MAR is used only to modify the auxiliary registers or the ARP. The old ARP is copied to the ARB field of status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP may also be loaded by an LST instruction.         In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *,4 performs the same function as LARP 4).         Words       1         Cycles       Class IV (1)         Repeatability       Category C         Example 1       MAR *,1 Load the ARP with 1.         Before Instruction       ARP         AR1       >3 5         AR1       >3 4         Example 3       MAR *+,5 Increment current auxiliary register (AR1) and load ARP with 5.	Direct	0 1 0	) 1 0	1 0 1	0	Data Me	emory Address	
Description       The MAR instruction acts as a no-operation instruction in the direct addressing mode. In the indirect addressing mode, the auxiliary registers and the ARP are modified; however, no use is made of the memory being referenced. MAR is used only to modify the auxiliary registers or the ARP. The old ARP is copied to the ARB field of status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP may also be loaded by an LST instruction.         In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *,4 performs the same function as LARP 4).         Words       1         Cycles       Class IV (1)         Repeatability       Category C         Example 1       MAR *,1 Load the ARP with 1.         Before Instruction       ARP         AR1       >3 5         AR1       >3 4         Example 3       MAR *+,5 Increment current auxiliary register (AR1) and load ARP with 5.		<b></b>						
mode.       In the indirect addressing mode, the auxiliary registers and the ARP are modified, however, no use is made of the memory being referenced. MAR is used only to modify the auxiliary registers or the ARP. The old ARP is copied to the ARB field of status register ST1. Note that any operation that MAR performs can also be performed with any instruction that supports indirect addressing. ARP may also be loaded by an LST instruction.         In the direct addressing mode, MAR is a NOP. Also, the instruction LARP is a subset of MAR (i.e., MAR *,4 performs the same function as LARP 4).         Words       1         Cycles       Class IV (1)         Repeatability       Category C         Example 1       MAR *,1       Load the ARP with 1.         Before Instruction       After Instruction         ARP       0       ARP         ARP       0       ARP         AR1       >3 5       AR1         Example 3       MAR *+,5       Increment current auxiliary register (AR1) and load ARP with 5.	Indirect	0 1 0	) 1 0	1 0 1	1	See	Section 4.1	
subset of MAR (i.e., MAR *,4 performs the same function as LARP 4). Words Cycles Class IV (1) Category C Example 1 MAR *,1 Load the ARP with 1. Before Instruction ARP 0 ARP 1 Example 2 MAR *- Decrement current auxiliary register (in this case, AR1) Before Instruction AR1 235 AR1 234 Example 3 MAR *+,5 Increment current auxiliary register (AR1) and Load ARP with 5. Before Instruction After Instruction After Instruction After Instruction After Instruction After Instruction AR1 After Instruction	Description	mode. In the modified; how only to modify ARB field of s also be perfor	indirect add vever, no use y the auxiliar tatus register med with an	ressing mod is made of th y registers o ST1. Note the ny instruction	e, the au le memor the ARI that any c that sup	ixiliary registery ry being refere P. The old A operation that	ers and the AR enced. MAR is NRP is copied t t MAR perform	P are used o the s can
Cycles Repeatability       Class IV (1) Category C         Example 1       MAR *,1       Load the ARP with 1.         Before Instruction ARP       O       ARP         Example 2       MAR *-1       Decrement current auxiliary register (in this case, AR1)         Before Instruction AR1       Before Instruction Sefore Instruction       After Instruction After Instruction         Example 3       MAR *+,5       Increment current auxiliary register (AR1) and Ioad ARP with 5.         Before Instruction       After Instruction								P is a
Before Instruction       After Instruction         ARP       0       ARP       1         Example 2       MAR *-       Decrement current auxiliary register (in this case, AR1)       After Instruction         AR1       >3 5       AR1       >3 4         Example 3       MAR *+,5       Increment current auxiliary register (AR1) and load ARP with 5.	Cycles		·					
ARP       0       ARP       1         Example 2       MAR *-       Decrement current auxiliary register (in this case, AR1)         Before Instruction       After Instruction         AR1       >35       AR1       >34         Example 3       MAR *+,5       Increment current auxiliary register (AR1) and load ARP with 5.       After Instruction         Before Instruction       After Instruction       After Instruction	Example 1	MAR *,1	Load the	ARP with	1.			
Example 2       MAR       *-       Decrement current auxiliary register (in this case, AR1)         Before Instruction       After Instruction         AR1       >3 5       AR1       >3 4         Example 3       MAR       *+,5       Increment current auxiliary register (AR1) and load ARP with 5.       After Instruction         Before Instruction       After Instruction       After Instruction			Before Ir	nstruction			After Instruct	ion
case, AR1)         Before Instruction       After Instruction         AR1       >3 5       AR1       >3 4         Example 3       MAR       *+,5       Increment current auxiliary register (AR1) and load ARP with 5.       After Instruction         Before Instruction       After Instruction       After Instruction		ARP		0	AF	RP		1
AR1     >3 5     AR1     >3 4       Example 3     MAR *+,5     Increment current auxiliary register (AR1) and load ARP with 5.     Before Instruction       Before Instruction     After Instruction	Example 2	MAR *-			auxilia	ary regist	er (in this	
Example 3       MAR       *+,5       Increment current auxiliary register (AR1) and load ARP with 5.         Before Instruction       After Instruction			Before Ir	nstruction			After Instruct	ion
load ARP with 5. Before Instruction After Instruction		AR1		>3 5	AI	R1	>	34
	Example 3	MAR *+,5	Increment load ARP	t current with 5.	auxilia	ary regist	er (AR1) and	1
AR1 >3 4 AR1 >3 5			Before Ir	nstruction			After Instruct	ion
		AR1		>3 4	A	R1	>	35
ARP 1 ARP 5		ARP		1	AF	RP		5

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label3 [<label3< th=""><th></th><th></th><th></th><th></th><th>+ *0-</th><th> *BF</th><th>80+ *</th><th>BR0-</th><th>}[,<r< th=""><th>next /</th><th>ARP&gt;</th><th>•]</th><th></th><th></th></r<></th></label3<></label3 					+ *0-	*BF	80+ *	BR0-	}[, <r< th=""><th>next /</th><th>ARP&gt;</th><th>•]</th><th></th><th></th></r<>	next /	ARP>	•]		
Operands	0 ≤ dm; 0 ≤ nex														
Execution		PC) + 1 → PC Tregister) x (dma) → P register													
Encoding	15 1	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											0		
Direct	0	0 1	1	1	0	0	0	0		Dat	ta Mo	emory	/ Add	Iress	
Indirect	0	0 0 1 1 1 0 0 0 1 See Section 4.1										1			
Description		he contents of the T register are multiplied by the contents of the addressed data nemory location. The result is placed in the P register.										data			
Words Cycles Repeatability	1 Class I Categor														
Example	MPY	DAT13	(1	OP =	8)										
	Or MPY	*	I	f cu	rrent	z au:	xili	ary	regi	ster	c co	ntai	ns 1	.037.	
					Instru			-	2					struct	
	Data Memor 1037			>7				N	Data Memory 1037					>7	
	т	T >6 T					·				>6				
	Ρ			>3 6		]	Р		;		>2	2 A			

Assembler Syntax Direct Addressing: Indirect Addressing:		
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7	
Execution	(PC) + 1 → PC (ACC) + (shifted P register) → ACC (T register) x (dma) → P register	
	Affects C and OV; affected by OVM and PM.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Direct	0 0 1 1 1 0 1 0 0 Data Memory Address	
Indirect	0 0 1 1 1 0 1 0 1 See Section 4.1	
Description Words Cycles Repeatability	The contents of the T register are multiplied by the contents of the addressed d memory location. The result is placed in the P register. The previous produ shifted as defined by the PM status bits, is also added to the accumulator. 1 Class I (1) Category A	
Example	MPYA DAT13 $(DP = 6, PM = 0)$ or	
	MPYA * If current auxiliary register contains 781.	
	Before Instruction After Instructio	n
	Data Memory >7 Memory > 781 781 781	7
	T >6 T >	6
	P >3.6 P >2.	A
	ACC X >54 ACC 0 >87	A

ΜΡΥΑ

МРҮК	Multiply Immediate	ΜΡΥΚ										
Assembler Syntax	[ <label>] MPYK <constant></constant></label>											
Operands	$-4096 \le \text{constant} \le 4095$ $-2^{12} \le \text{constant} \le 2^{12} - 1$											
Execution	PC) + 1 → PC T register) x constant → P register											
	ot affected by SXM.											
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0										
	1 0 1 13-Bit Constant											
Description	The contents of the T register are multiplied by the signed, 13-bit cor result is loaded into the P register. The immediate field is right-just sign-extended before multiplication, regardless of SXM.											
Words Cycles Repeatability	1 Class IV (1) Category X											
Example	МРҮК -9											
	Before Instruction After Instruction	struction										
	T >7 T	>7										
	P >2 A P >F F F F	FFC1										

Multiply and Subtract Previous Product MPYS

Assembler Syntax Direct Addressing: Indirect Addressing:		∕S <dma> ∕S {* *+ *- *0+ *0- *E</dma>	3R0+ *BR0-}[, <ne< th=""><th>xt ARP&gt;]</th></ne<>	xt ARP>]
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤	7		
Execution	(PC) + 1 → PC (ACC) - (shifted (T register) x (dr	l P register) → ACC ma) → P register		
	Affects C and O	V; affected by OVM and	PM.	
Encoding	15 14 13	12 11 10 9 8	7 6 5 4	3 2 1 0
Direct	0 0 1	1 1 0 1 1	0 Data N	lemory Address
Indirect	t 0 0 1	1 1 0 1 1	1 See	e Section 4.1
Description	memory location	the T register are multipl n. The result is placed d by the PM status bits,	in the P register. T	he previous product,
Words Cycles Repeatability	1 Class I (1) Category A			
Example	MPYS DAT13 or MPYS *	(DP = 6, PM = 0) If current auxil:	iary register c	ontains 781.
		Before Instruction		After Instruction
	Data Memory 781	>7	Data Memory 781	>7
	т	>6	Т	>6
	Р	>3 6	Р	>2 A
	ACC X C	>5 4	ACC 1 C	>1 E

4-92

MPYS

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] MPY [<label>] MPY</label></label>	′U <dma> ′U {* *+ *- *</dma>	0+ *0- *BF	R0+ *BR0-}	·[, <next arp=""></next>	>]							
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤	7											
Execution	(PC) + 1 → PC Unsigned (T regi	C) + 1 → PC signed (T register) x unsigned (dma) → P register											
Encoding	15 14 13	12 11 10	98	76	543	2 1 0							
Direct	1 1 0	0 1 1	1 1	0	Data Memory	Address							
Indirect	1 1 0	0 1 1	1 1	1	See Section	n 4.1							
Description	The unsigned co of the addressed that the multiplie the MSB of both	data memory r acts as a 17	location. Th x 17-bit sig	ne result is p gned multip	laced in the P	register. Note							
	The shifter at the the P register whe should not be us	nen PM = 3 (	right-shift b	by 6 mode).									
	The MPYU instr products, such as												
Words Cycles Repeatability	1 Class I (1) Category C												
Example	MPYU DAT16	(DP = 4)											
	or MPYU *	If curren	t auxilia	ary regist	cer contain	s 528.							
		Before Instru	uction		After	r Instruction							
	Data Memory 528	>F	FFF	Data Memory 528		>FFFF							
	т	>F	FFF	т		>FFFF							
	Ρ		>1	Р	>F F	FE0001							

NEG		<u> </u>	lega	ate /	Αςςι	ımu	lato	) <b>r</b>							NEG
Assembler Syntax	[ <label< th=""><th>&gt;] NE</th><th>G</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></label<>	>] NE	G												
Operands	None														
Execution	(PC) + (ACC) :	1 → PC k -1 → ,	; ACC												
	Affects	C and (	DV; a	ffecte	ed by	оvм	•								
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 0	0	1	1	1	0	0	0	1	0	0	0	1	1
Description	The cor (two's o OVM = 0, the re all nonz zero.	compler 1, the esult is	nent) accu >800	). Th mula )0000	e OV tor cc )0. Th	bit is ontent ne car	set v s are ry bit	when replated in the replated of the replaced	takir aced reset	ng the with t to ze	e NE( >7F ero b	G of ∶ FFFF y this	>800 FF. 5 inst	0000 If O\ ructio	00. If /M = on for
Words Cycles Repeatability	1 Class IV Categor								an 14 ann an 14 ann						
Example	NEG														
	ACC	X C			Instru FFF				ACC		0 C	Aft	er In	struct >D	

.

- -

.

Ν	0	Ρ
---	---	---

Assembler Syntax	[ <lat< th=""><th colspan="12">[<label>] NOP</label></th></lat<>	[ <label>] NOP</label>														
Operands	None															
Execution	(PC)	$(PC) + 1 \rightarrow PC$														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
Description	tions	No operation is performed. The NOP instruction affects only the PC. NOP functions in the same manner as the MAR instruction in the direct addressing mode; NOP has the same opcode as MAR in the direct addressing mode with dma = $0$ .														
	The I devel			ictior	n is u	seful	as a	pad (	or ter	npora	ary in	struc	tion	durin	g pro	gram
Words Cycles Repeatability	1 Class Categ															
Example	NOP															

NORM

Normalize Contents of Accumulator NORM

Assembler Syntax	[ <label></label>	>] NORI	M {* *+	*- *0+ *	0- *BR0	)+ *BI	R0-}				
Operands	None										
Execution	(PC) +	1 → PC									
	Then (AC Moo	C → 1; (ACC(31 TC → 0, C) x 2 →	)).XOR.(/ ACC, RP) as sp		) = 0:						
	Affects 7	TC; affect	ed by TC.								
Encoding	15 1	4 13 1	2 11 1	09	87	6	54	3	2	1	0
		1 0	0 1	11	0 1		Modify AR	0	0	- 1	0
Description	containe a mantis must be bit 30 is they are sign bit. The AR( It is ass	ed in the a sa and an found. A part of th both sign (ARP) is n umed tha	uction is accumulat exponent ACC bit 3 he magnitu h bits, and nodified at t AR(ARF on of the	or. Norm . To do t 1 is excl ide or pa I the acc s specifie ?) is initi	alizing a his, the r usive-O rt of the umulato ed to ger alized b	n fixed nagnit Red w sign e r is le nerate efore	-point nu tude of a s vith ACC extension. ft-shifted the magnit	mber s ign-ex bit 30 If the to elin tude c alizatio	separa to de to de ay are ninate of the on be	ates in ed nu eterm the s the expo gins.	t into mber ine if same, extra nent. The
	the TMS Multiple normaliz or RPTK automat the rema	32020. e executio e a 32-bi does no ically whe ainder of	ons of the t number ot cause e en the nor the repea 's-comple	NORM in the ac execution malization t loop.	instruc cumulat of NO on is cor Note tha	tion n or. Al RM to nplete	hay be re though us o "fall ou , no opera	quired sing N t″ of t	to c ORM the re	omp with peat forme	letely RPT loop ed for
Words Cycles Repeatability	1 Class IV Category	• •									
Example 1	31-Bit N	lormalizat	ion:								
	LOOP	LARP LARK NORM BBZ	1 1,0 *+ LOOP	Clea One	r out o bit is	expon norm	onent s ent cou alized. itude i	nter.		ind J	yet.

Example 2

15-Bit Normalization:

LARK	1 1,15 14	Use AR1 to store the exponent. Initialize exponent counter. 15-bit normalization is specified (yielding a 4-bit exponent and a 16-bit mantissa).
NORM	*-	NORM automatically stops shifting when the first significant magnitude bit is found, performing NOPs for the remainder of the repeat loop.

The first method is used to normalize a 32-bit number and yields a 5-bit exponent magnitude. The second method is used to normalize a 16-bit number and yields a 4-bit exponent magnitude. If it is known that the number requires only a small amount of normalization, the first method may be preferable to the second. This results because Example 1 runs only until normalization is complete. Example 2 always executes all 15 cycles of the repeat loop. Specifically, Example 1 is more efficient if the number requires five or less shifts. If the number requires six or more shifts, Example 2 is more efficient.

#### Note:

Source code compatibility with the TMS32020 allows the NORM instruction to be used without a specified operand. In that case, any comments on the same line as the instruction will be interpreted as the operand. If the first character is an asterisk (\*), then the instruction will be assembled as NORM \* with no auxiliary register modification taking place upon execution. The user is therefore advised to replace the NORM instructions with NORM \*+ when the default modification of increment is desired.

The resulting value in the auxiliary register will not be the real exponent of the number for all modification options. However, it can always be used to obtain the exponent.

OR

Assembler S Direct Ado Indirect Ado	dressing:			el>] el>]	OR OR	<d {* </d 			*0- *	BRO	+ *B	R0-}[	. <ne< th=""><th>ext A</th><th>RP&gt;]</th><th>1</th><th></th><th></th></ne<>	ext A	RP>]	1		
Operands					127 RP ±													
Execution		(A)	CC(	(15-(		DR.di		• ACC 1-16)		))								
		No	t af	fecte	ed by	SXN	1.											
Encoding		_1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct		0	1	0	0	1	1	0	1	0		Da	ita N	lemor	y Ad	dress	
	Indirect	ct 0 1 0 0 1 1 0 1 1 See Section 4.1 The low-order bits of the accumulator are ORed with the contents of th																
Description		ado wit	dres th a	sed	data 'oes.	mem	ory lo	ocatio	n. Th	e hig	h-or	e ORe der bit ne acc	ts of	the a	iccum	ulato	r are (	ORed
Words Cycles Repeatability	/			l (1 ory E														
Example		OR		DA	т8	(DI	? =	8)										
		or OR		*		Whe	ere	curr	ent	auxi	lia	ry re	egis	ter	cont	cains	s 103	32.
						B	efore	Instru	uctior	ı					Af	ter In	struct	ion
		Μ	Dat em 103	ory				>F (	000		r	Data Memo 1032	ry				>F 0	00
			AC	C	x c	>	001	00	002			ACC		X C	>0	010	) F 0	0 2

ORK	OR In	nme	dia	te v	<u>/ith</u>	Acc	<u>umı</u>	late	or v	<u>/ith</u>	Shi	ft				<u>)RK</u>
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>OR</th><th>K &lt;</th><th>con</th><th>stant&gt;</th><th>[,<sh< th=""><th>nift&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></sh<></th></lab<>	el>]	OR	K <	con	stant>	[, <sh< th=""><th>nift&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></sh<>	nift>]								
Operands	16-bi 0 ≤ s			-	faults	s to 0)	)									
Execution	(PC) (ACC (ACC	(30-	0)).(	)R.[c		ant x 2	zshift]	→ A	.CC(3	80-0)						
	Not a	ffect	ed by	SXN	Λ.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		Shi	t		0	0	0	0	0	1	0	1
							16-	Bit C	onsta	nt						
Description	result the sh are u	is le nifteo naffe	ft in t l valu ected.	the are le are No	ccum treat ote tl	mmed iulator ted as hat th e shift	: Lov zeroe e mo	v-oro s. Th st-sig	der bi ne co gnific	ts be rresp	low a ondir	nd h ng bit	igh-c s of t	order he ac	bits a	bove lator
Words Cycles Repeatability	2 Class Categ															
Example	ORK	>	FFFI	7,8												
	AC	с	X C			8 Instru 3 4 5 (				ACC		X C			struct FFF	

....

Ξ.

,•

# **Output Data to Port**

.

OUT

Assembles Suntau															
Assembler Syntax Direct Addressing Indirect Addressing							*BR	(0+ <b> </b> *	BR0-	}, <p< th=""><th>A&gt;[,</th><th><nex< th=""><th>t AR</th><th><b>P</b>&gt;]</th><th></th></nex<></th></p<>	A>[,	<nex< th=""><th>t AR</th><th><b>P</b>&gt;]</th><th></th></nex<>	t AR	<b>P</b> >]	
Operands	0 ≤ dm 0 ≤ nex 0 ≤ po	xt ARP	≤ 7	\ ≤ 1	5										
Execution	(PC) Port ad 0 → ado (dma)	dress b	'A → a us A1	5-A4	•	A3-	<b>A</b> 0 /								
Encoding	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Dire	ct 1	1 1	0		Por Addre	-		0		Da	ita M	emor	y Ad	dress	
Indire	ct 1	1 1	0		Por Addre			1	- -	-	See	Secti	on 4	.1	
Description	The OL specifie STRB, F OUT is Append	ed_I/O R/W, an a sing	port. d REA	The DY 1	iming	ne go s are	bes l the s	ow t ame a	o ind as for	licate an ex	an l kterna	l/O a al data	icces a mei	s, an mory	d the write.
Words Cycles Repeatability	1 Class X Catego														
Example	OUT	>78,	7	mem	= 4 lory	Loca	tìor	1 >78						ata	
	OUT	*,>F		Õut aux	t add put d ilian ress	lata cy r	wor	d re	fere to p	ence peri	d by pher	cur al c	rent on po	t ort	

## Load Accumulator with P Register

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>PA</th><th>с</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	PA	с												
Operands	None															
Execution	(PC) (shifte				→ AC	С										
	Affect	ed b	y PM													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0
Description	The co by the					ister a	re loa	ided i	into t	he ac	cumi	ulatoi	r, shif	ted a	s spe	cified
Words Cycles Repeatability	1 Class Categ															
Example	PAC				(PM	= 0)										
				В	efore	Instru	uctior	ı					Aft	er In	struc	tion
	Ρ					>1	44			Ρ					>1	44
	AC	с	X C				>2 3			ACC	•	X C			>1	44

POP	Pop Top of S	Stack to	Low /	Accur	nulat	tor	· · · · · · · · · · · · · · · · · · ·			PO
Assembler Syntax	[ <label>] POP</label>					e Reference				
Operands	None									
Execution	(PC) + 1 → PC (TOS) → ACC(15- 0 → ACC(31-16) Pop stack one leve									
Encoding	15 14 13 12	2 11 10 0 1 1		8 7	6	5	4	3	2	1 0 0 1
Words Cycles	locations. Any tim stack location, and bottom two stack copied, if more tha before any pushes provision exists to 1 Class IV (1)	d the top y words will an seven po s occur, al	value is have the ops (due l levels o	remove e same to POF of the	d from value. <del>-, POP</del>	the Bec D, or	stac ause RET	k. Af each <del>instru</del>	ter a stac uctio	pop, th k value i <del>ns) occu</del>
Repeatability	Category C									
Example	POP									
	ACC X C	Before Inst	ruction >8 2		ACC		X C	Afte	r Ins	truction >4 5
	stack Г		>4 5		STACI	ĸ				>1 6

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>		י סי ן סי	<dma> [* *+ *</dma>	· *0+ *(	0- *B	R0+	*BR0-]	}[,<	next	ARP	>]		
Operands	0 ≤ dma 0 ≤ next .		7											
Execution	(PC) + 1 (TOS) → POP stacl	dma	evel.											
Encoding	15 14	13	12	11 1	09	8	7	6	5	4	3	2	1	0
Direct	0 1	1	1	.1	0 1	0	0		Dat	a Me	emon	/ Add	iress	
									•••••••					المست
Indirect	0 1	1	1	1	01	0	1			See S	Section	on 4.	1	
Description	The value specified locations POP. The stack und	by the of the lowes	e inst stack st sta	truction	. The ardware	valu e stac	es ar k is o	e also describe	pop ed in	ped the	in th previ	ious i	wer s nstru	even ction
Words Cycles Repeatability	1 Class III Category													
Example	POPD	DAT1	00	(DP :	= 8)									
	or POPD	*		If c	ırrent	aux	ili	ary re	gis	ter	con	tain	ıs 11	.24.
			Be	fore Ins	structio	n					Aft	er Ins	struct	ion
	Data		r			<del></del> ]		Data		1				
	Memory 1124		L		>5 5		ſ	Memory 1124	'				>	92
	Stack				>9 2	٦		Stack					>`	7 2
	otaok				>7 2			otaon						>8
					>8 >4 4									4 4   B 1
					>8 1								>`	75
					>75									32
					>3 2 >A A									
			L											

### Push Data Memory Value onto Stack PSHD

					D+ *C	)- *B	R0+	*BRC	)-}[,<	<next< th=""><th>ARP</th><th>&gt;]</th><th></th><th></th></next<>	ARP	>]		
(PC) + 1	→ PC		ons d	own	one le	evel.			×					
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 1	0	. 1	0	1	0	0	0	÷	Da	ta Me	emory	/ Add	Iress	
0 1	0	1	0	1	0	0	1			See	Secti	on 4.	1	
	from t	bo d	ata m	omor		otion	0000	ified	by th	o inct	ruotic	n ic t	ranef	orrod
to the top locations location is	<del>) of tl</del> of the	ne st	ack.	The <b>\</b>	, alues	s are	also	pust	ned d	lown	in th	ne lov	wer s	even
Class I (1														
PSHD	DAT1	27	(1	DP =	3)									
or PSHD	*		I	f cui	rrent	t au	xil	iary	reg	iste	r co	ntai	.ns 5	11.
		B	efore	Instru	uctior	1		<b>D</b> /			Aft	er Ins	struct	ion
Memory					>6 5		r	Nemo					>(	65
511								511						
Stack		· [			>2	٦		Stack	ĸ				>	6 5
otaon					>3 3			• • • • •	•					>2
														33
					>4 2								>	99
														42
					>0									>0
	[< abel>] $0 \le dma = 0 \le next A$ $(dma) \rightarrow 1$ (PC) + 1 Push all st 15  14 0  1 The value to the top location is 1 Class I (1) Category A PSHD or PSHD Data	[< abel>] PSH 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ (dma) → TOS (PC) + 1 → PC Push all stack lo 15  14  13 0  1  0 15  14  13 0  1  0 The value from the top of the location is lost. 1 Class I (1) Category A PSHD DAT1 or PSHD TAT1 or PSHD TAT1 O	[< abel>] PSHD $0 \le dma \le 127$ $0 \le next ARP \le 7$ $(dma) \rightarrow TOS$ $(PC) + 1 \rightarrow PC$ Push all stack location 15  14  13  12 0  1  0  1 15  14  13  12 0  1  0  1 The value from the d to the top of the stack locations of the stack location is lost. 1 Class I (1) Category A PSHD DAT127 or PSHD * Bata Memory 511 Data	$[< abel>]$ PSHD $\{* *+$ $0 \leq dma \leq 127$ $0 \leq next ARP \leq 7$ $(dma) \rightarrow TOS$ $(PC) + 1 \rightarrow PC$ Push all stack locations d 15 $14$ $13$ $12$ $110$ $1$ $0$ $1$ $015$ $14$ $13$ $12$ $110$ $1$ $0$ $1$ $0The value from the data mto the top of the stack.locations of the stack, as oflocation is lost.1Class I (1)Category APSHD DAT127 (1)orPSHD TT27 (1)orPSHD TT27 (1)BeforeDataMemory 511$	$\begin{bmatrix} \langle  abel \rangle \end{bmatrix} PSHD \{ *   * +   * -   * ($ $0 \leq dma \leq 127$ $0 \leq next ARP \leq 7$ $(dma) \rightarrow TOS$ $(PC) + 1 \rightarrow PC$ Push all stack locations down $15  14  13  12  11  10$ $\boxed{0  1  0  1  0  1}$ $\boxed{0  1  0  1  0  1}$ $\boxed{0  1  0  1  0  1}$ The value from the data memor to the top of the stack. The v locations of the stack, as descrilocation is lost. $1$ Class I (1) Category A $PSHD  DAT127  (DP = or)$ $PSHD  DAT127  (DP = or)$ $PSHD  Tif \ cut$ $Data$ $Memory  for the stack of t$	$[< abel>]$ PSHD {* *+ *- *0+ *0 $0 \le dma \le 127$ $0 \le next ARP \le 7$ $(dma) \rightarrow TOS$ $(PC) + 1 \rightarrow PC$ Push all stack locations down one let $15$ $14$ $13$ $12$ $11$ $10$ $1$ $1$ $0$ $1$ $0$	$\begin{bmatrix} <  abel> \end{bmatrix} PSHD {* *+ *- *0+ *0- *B} \\ 0 \le dma \le 127 \\ 0 \le next ARP \le 7 \\ (dma) \rightarrow TOS \\ (PC) + 1 \rightarrow PC \\ Push all stack locations down one level. \\ 15 14 13 12 11 10 9 8 \\ 0 1 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 0 \\ \hline 0 1 0 1 0 0 \\ \hline 0 1 0 0 \\ \hline 0 1 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 1 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 0 \\ \hline 0 1 0 0 \\ \hline 0 $	$\begin{bmatrix} < abel>] PSHD {* *+ *- *0+ *0- *BR0+} \\ 0 \le dma \le 127 \\ 0 \le next ARP \le 7 \\ (dma) → TOS \\ (PC) + 1 → PC \\ Push all stack locations down one level. \\ \hline 15 14 13 12 11 10 9 8 7 \\ \hline 0 1 0 1 0 1 0 1 0 0 \\ \hline 0 1 0 1 0 1 0 0 \\ \hline 1 0 0 \\ \hline 1 0 1 0 0 \\ \hline 1 0 \\ \hline 1$	$\begin{bmatrix} <  abel>] PSHD {* + + - +0+ +0- +BR0+ +BR0} \\ 0 \le dma \le 127 \\ 0 \le next ARP \le 7 \\ (dma) → TOS \\ (PC) + 1 → PC \\ Push all stack locations down one level. \\ \hline 15 14 13 12 11 10 9 8 7 6 \\ \hline 0 1 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 0 0 \\ \hline \hline 0 1 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 0 0 \\ \hline 0 0 \\ \hline \hline 0 1 0 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 0 0 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 0 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\ \hline 0 1 \\ \hline 0 0 \\ \hline 0 1 \\$	$\begin{bmatrix} <  abe  > \frac{1}{2}  PSHD  \{* ^*+ ^*- ^*0+ ^*0- ^*BR0+ ^*BR0-\}[, < 0 ≤ dma ≤ 127 \\ 0 ≤ next ARP ≤ 7 \\ (dma) → TOS \\ (PC) + 1 → PC \\ Push all stack locations down one level. \\ \hline 15  14  13  12  11  10  9  8  7  6  5 \\ \hline 0  1  0  1  0  1  0  0  0  Da \\ \hline 0  1  0  1  0  1  0  0  1  0 \\ \hline 0  1  0  1  0  1  0  0  1  0 \\ \hline 0  1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  1  0  0  1  0 \\ \hline 1  0  1  0  0  0  0 \\ \hline 1  0  0  0  0 \\ \hline 1  0  0  0 \\ \hline 1  0  0  0  0  0  0 \\ \hline 1  0  0  0  0  0  0  0 \\ \hline 1  0  0  0  0  0  0  0  0  0 $	$\begin{bmatrix} \langle  abe  \rangle \end{bmatrix} PSHD \{ *  *+  *-  *0+  *0-  *BR0+  *BR0+  *BR0- \} [, < next  0 \leq dma \leq 127  0 \leq next ARP \leq 7  (dma) \rightarrow TOS(PC) + 1 \rightarrow PCPush all stack locations down one level.15  14  13  12  11  10  9  8  7  6  5  4 \\ \hline 0  1  0  1  0  1  0  0  0  Data Mathematical Mathmatical Mathmatical Mathematical Mathematical Mathematical Mathma$	$\begin{bmatrix} \langle  abe  \rangle \end{bmatrix} PSHD \{    +    +    +    +    +    +    +  $	[ <label>] PSHD {* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp="">] 0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 (dma) → TOS (PC) + 1 → PC Push all stack locations down one level. 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 0 1 0 1 0 1 0 0 0 Data Memory Add 0 1 0 1 0 1 0 1 0 0 1 See Section 4. The value from the data memory location specified by the instruction is t to the top of the stack. The values are also pushed down in the low locations of the stack, as described in the next instruction PUSH. The low location is lost. 1 Class I (1) Category A PSHD DAT127 (DP = 3) or PSHD * If current auxiliary register contail Before Instruction After Inst Memory 511 Stack &gt;2 &gt; 5 0 &gt; 0 &gt; 0 &gt; 0 &gt; 1 Stack &gt;2 &gt; 5 0 &gt; 0 &gt; 0 &gt; 1 2 2 2 2 5 0 &gt; 0 2 2 2 5 0 &gt; 0 2 2 2 5 0 2 2 5 1 2 2 3 3 3 2 3 3 3 2 3 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3</next></label>	$\begin{bmatrix} \langle  abe  \rangle \end{bmatrix} PSHD \{* *+ *- *0+ *0- *BR0+ *BR0-\}[, \langle next ARP \rangle ] \\ 0 \leq dma \leq 127 \\ 0 \leq next ARP \leq 7 \\ (dma) \rightarrow TOS \\ (PC) + 1 \rightarrow PC \\ Push all stack locations down one level. \\ \hline 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 \\ \hline 0 1 0 1 0 1 0 1 0 0 0 \\ \hline 0 \end{bmatrix} Data Memory Address \\ \hline 0 1 0 1 0 1 0 1 0 0 1 \\ \hline 0 0 1 \end{bmatrix} See Section 4.1 \\ \hline The value from the data memory location specified by the instruction is transfit to the top of the stack. The values are also pushed down in the lower s locations of the stack, as described in the next instruction PUSH. The lowest s location is lost. \\ 1 \\ \hline Class I (1) \\ Category A \\ PSHD DAT127 (DP = 3) \\ or \\ PSHD * If current auxiliary register contains 5 \\ Before Instruction \\ \hline Data \\ Memory \\ \hline 511 \\ \hline Stack \\ \hline 2 \\ 8 \\ 2 \\ 3 \\ 7 \\ 8 \\ 9 \\ 9 \\ 4 \\ 2 \\ 5 \\ 0 \\ \hline \end{bmatrix} \\ \begin{array}{c} Stack \\ 2 \\ 3 \\ 3 \\ 7 \\ 8 \\ 9 \\ 9 \\ 3 \\ 4 \\ 2 \\ 5 \\ 0 \\ \hline \end{array}$

PUSH	Push	Low	v Accı	ımul	ator	ont	to S	tacl	ĸ				Ρι	<u>JSH</u>
Assembler Syntax	[ <label>]</label>	PUS	бH											
Operands	None													
Execution	(PC) + 1 Push all sta (ACC(15-0	ack lo	cations	down	one l	evel.								
Encoding	15 14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0 1	1	1	0	0	0	0	1	1	1	0	0
Description	The conter hardware s The hardw eight push before a po	tack. are sta es (di	The stac ack is a ue to C/	k is pu last-in ALA, (	ished , first CALL,	dowi out s PSH	n bef stack ID, P	ore th with USH	ie acc eigh , or 1	cumu t loca FRAP	lator ation: ' inst	value s. If ructio	is co more ons)	pied. than occur
Words Cycles Repeatability	1 Class IV (1 Category C													
Example	PUSH													
	ACC		Before	Instru	uction >7	, 1		ACC			Aft	er In	struct	ion >7
	ACC	C C	l		~1	_]		AUU		x C				
	STACK				>2 >5 >3 >0 >1 2 >8 6 >5 4 >3 F		S	STAC	К				>	>7 >2 >5 >3 >0 12 86 54

Res	set	Ca	rry	Bit
-----	-----	----	-----	-----

Assembler Syntax	[ <labe< th=""><th>el&gt;]</th><th>RC</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></labe<>	el>]	RC													
Operands	None															
Execution	(PC) · 0 → ca				atus i	registe	er ST	I .								
	Affects	s C.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
Description	The ca be loa											o. T	he ca	rry bi	t may	/ also
Words Cycles Repeatability	1 Class Catego															
Example	RC				The	cari	cy b	it C	is	rese	et to	o lo	gic	zerc	).	

Return from Subroutine

Assembler Syntax	[ <labe< th=""><th>el&gt;]</th><th>RE</th><th>Г</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></labe<>	el>]	RE	Г												
Operands	None															
Execution	(TOS) Pop st			evel.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0
Description	The co stack is															
Words Cycles Repeatability	1 Class V Catego															
Example	RET															
				B	efore	Instru	uctior	า					Aft	ter In	struct	tion
	PC						>9 6			РС				_,	>	37
	CT A			<b></b>			. 0 7	7		~	· V					4.5
	STAC	-K					>3 7 >4 5			STAC	ĸ					45
							>7 5								>	21
							>2 1 >3 F									3 F   4 5
							>3 F									6 E
							>6 E								>	6 E
							>6 E								>	6 E

RET

# RFSM Reset Serial Port Frame Sync Mode Assembler Syntax [<label>] RFSM

7.

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>RF</th><th>SM</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	RF	SM												
Operands	None															
Execution	(PC) 0 → F				in sta	itus re	giste	r ST1								
	Affect	ts FS	М.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
Description	receiv of op	pulse red, b eratic , thes ime 1 s on	es ar out ra on. Th se inp DXR the c	e not ther c ne sar outs a is loa opera	t req only only only on the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the hold of the ho	uired one FS olds ti en in but r	to in SR pu rue fo a "do remai	nitiate Ilse is or FSX on't ca ns lov	e the requ (whe are" s w the	rece ired t en TX state. ereaft	ive ( to init M = If TX er. So	opera tiate a 0. Afr (M = ee Se	tion "cor ter the 1, FS ction	for entinue e first SX is 3.7	each ous n t FSR pulse for fi	word node" /FSX ed the urther
Words Cycles Repeatability	1 Class Categ															
Example	RFSM				i s T b	SM i n a ynch his e tr ulse	mode roni allo ansm	of zati ws a itte	oper on p con d or	atio ulse tinu red	on w es a uous ceiv	here re n bit	fra ot r str	me equi eam	ired to	

**RHM** 

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>RH</th><th>М</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	RH	М												
Operands	None															
Execution	(PC) 0 → H			bit in	statı	us reg	ister \$	ST1								
	Affect	s HM														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
	TMS3 on-ch buses access connc	ip pro in th s mus	ograr ne hi st be n) th	n me igh-ir e ma	mory nped de. E	r (eith lance Extern Ig cor	er RA state al ace	AM o and cess	r RO con	M), I tinue	out ii s exe	nstea ecutio	d plac on un	ces it til ar	s exte 1 exte	ernal ernal
		0		0		PC 40										
		0		1		4096		< 65	5279							
		1		0		Any P hold	– C val	ue (n		I TM	S32(	0 <b>2</b> 0-t	уре			
		1		1	I	PC ≤	6527	9								
	HMc	an als	o he	load	ed h	v the	I ST1	and	SHM	l inst	ructio	ons				

HM can also be loaded by the LST1 and SHM instructions.

Words	1
Cycles	Class IV (1)
Repeatability	Category C

Example

RHM

HM is reset, implementing the new TMS320C25 hold mode for on-chip program execution.

ROL

## Rotate Accumulator Left

ROL

Assembler Syntax	[ <label>]</label>	ROL												
Operands	None													
Execution	(PC) + 1 (ACC(31) (ACC(30-( (C, before	) → C 0)) →	ACC(31 → ACC(	-1) 0)										
	Affects C. Not affecte	ed by S	SXM.											
Encoding	15 14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0 1	1	1	0	0	0	1	1	0	1	0	0
Description	The ROL in the carry linstruction	oit, an	nd the va	alue o	f the									
Words Cycles Repeatability	1 Class IV ( Category A													
Example	ROL													
	ACC	1 C	Before >B 0 0			]		ACC		1 C			struct	

. . .

Rotate Accumulator Right

Assembler Syntax	[ <label>]</label>	RO	R									i.			
Operands	None														
Execution	(PC) + 1 (ACC(0)) (ACC(31- (C, before	→ C 1)) →	AC												
	Affects C. Not affecte	ed by	SXN	1.											
Encoding	15 14	13	12	1.1	10	9	8	7	6	5	4	3	2	1	0
	1 1	0	0	1	1	1	0	0	0	1	1	0	1	0	1
Description	The ROR i the carry instructior	bit, a	nd th	ne va	alue o	f the									
Words Cycles Repeatability	1 Class IV ( Category)														
Example	ROR														
	ACC	o c			Instru 0 1 2				ACC		0 C			struct	

ROVM	Reset O	verflow Mode	ROVM
Assembler Syntax	[ <label>] ROVM</label>		a An an air air an a
Operands	None		
Execution	(PC) + 1 → PC 0 → OVM status bit in s	status register ST0	
	Affects OVM		
Encoding	15 14 13 12 1 <sup>°</sup>	1 10 9 8 7 6 5 4	3 2 1 0
	1 1 0 0	1 1 1 0 0 0 0 0	0 0 1 0
Description	an overflow occurs wit	reset to logic zero, which disables the h OVM reset, the OV (overflow flag) i in the accumulator. OVM may also be	s set, and the over-
Words	1		
<del>Cycles</del> Repeatability	Class IV (1) Category C		······································
Example	ROVM	The overflow mode bit OVM is disabling the overflow mode of subsequent arithmetic operation	on any

-

Assembler Syntax Direct Addressing: Indirect Addressing:	
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7
Execution	(PC) + 1 → PC (dma(7-0)) → RPTC
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Direct	0 1 0 0 1 0 1 1 0 Data Memory Address
Indirect	0 1 0 0 1 0 1 1 1 See Section 4.1
Description	The eight LSBs of the addressed data memory value are loaded into the repeat counter (RPTC). This causes the following instruction to be executed one time more than the number loaded into the RPTC (provided that it is a repeatable instruction). Interrupts are masked out until the next instruction has been executed the specified number of times. (Interrupts cannot be allowed during the RPT/next instruction sequence, because the RPTC cannot be saved during a context switch.) The RPTC counter is cleared on a RS.
	RPT and RPTK are especially useful for repeating instructions, such as BLKP, BLKD, IN, MAC, MACD, NORM, OUT, TBLR, TBLW, and others.
Words Cycles Repeatability	1 Class I (1) Category X
Example	RPT DAT127 (DP = 31) SFR
	or RPT * If current auxiliary register contains 4095. SFR
	Before Instruction After Instruction
	Data Memory 4095 >C Data Memory 4095 >C
	ACC X >1 2 3 4 5 6 7 8 ACC 0 >1 2 3 4 5 C C C

RPTK	Repeat Instruction as Specified by Immediate Value

RPTK

Assembler Syntax	[ <label>]</label>	RPTK	<con< th=""><th>istant&gt;</th><th>&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></con<>	istant>	>									
Operands	0 ≤ consta	ant ≤ 255											an th	
Execution	(PC) + 1 - Constant -												4.	
Encoding	15 14 1 1	13 12 0 0	11 1	10 0	9	8 1	7	6	5 8-Bi	4 t Cor	3 nstan	2 t	1	0
Description	The 8-bit i the followi into the RF out until the (Interrupts the RPTC RS.	ing instru PTC (prov he next in cannot b	ction vided nstruc e allo	to be that it tion h wed c	exec is a r as be turing	uted epea een o g the	one itable execu RPT	time insti ited /nex	more ruction the sp t instru	than 1). Ir ecifie uctio	the nterru ed nu n seq	numl pts a mbe uenc	ber lo ire ma r of t e be	aded asked imes. cause
e e e despué dument present avec a communant de secondar e a con e communa a se	RPT and I BLKD, IN,											such	as E	BLKP,
Words Cycles Repeatability	1 Class IV ( Category 〉													
Example	LARP ZAC MPYK RPTK	AR2,>20 2 0 2 *+	0	Clea Clea Repe	ar th ar th eat r	ne a ne F next	ccum rec ins	nula gist stru		. 3 t	time			

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>RS</th><th>хм</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	RS	хм												
Operands	None															
Execution	(PC) 0 → S				nsion	mode	e statu	us bit								
	Affec	ts SX	М.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
Description	sign-	exten	sion	on	shifte	sets tl ed da ', ADL	ta m	emor	y va	lues	for 1	the f	ollow	/ing	arith	metic
						ffects T1 an						R ins	tructi	on.	SXM	may
Words Cycles Repeatability	1 Class Categ	•														
Example	RSXM					is : seque						gn-e:	xten	sior	ı on	

RTC	Reset Test/Control Flag RTC
Assembler Syntax	[ <label>] RTC</label>
Operands	None
Execution	(PC) + 1 → PC 0 → TC test/control flag in status register ST1
	Affects TC.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 0
Description	The TC (test/control) flag in status register ST1 is reset to logic zero. TC may also be loaded by the LST1 and STC instructions.
Words Cycles Repeatability	1 Class IV (1) Category C
Example	RTC TC (test/control) flag is reset to logic zero.

Assembler Syntax	[ <label>] RTXM</label>															
Operands	None															
Execution	(PC) + 1 → PC 0 → TXM transmit mode status bit															
	Affects TXM mode bit.															
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
Description	The RTXM instruction resets the TXM status bit, which configures the serial port transmit section in a mode where it is controlled by an FSX (external framing pulse). The transmit operation is started when an external FSX pulse is applied. TXM may also be loaded by the LST1 and STXM instructions.															
Words Cycles Repeatability	1 Class Categ															
Example	RTXM			TXI	1 is	res	et,	conf	igur	ing	FSX	as a	an i	nput	•	

# Reset External Flag

RXF

.

-

Assembler Syntax	[ <label>] RXF</label>										
Operands	None										
Execution	(PC) + 1 → PC 0 → XF external flag pin and status bit										
	Affects XF.										
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0										
Description	The XF pin and XF status bit in status register ST1 are reset to logic zero. XF may also be loaded by the LST1 and SXF instructions.										
Words Cycles Repeatability	1 Class IV (1) Category C										
Example	RXF XF pin and status bit are reset to logic zero.										

Assembler Syntax Direct Addressing: Indirect Addressing:	-								<b>70+</b>	*BR0-	}[,<:	shift>	>[, <r< th=""><th>next A</th><th>\RP&gt;</th><th>]]</th></r<>	next A	\RP>	]]
Operands	0 ≤ ne	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 0 ≤ shift ≤ 7 (defaults to 0)														
Execution	(PC) 16 MS	(PC)+ 1 → PC 16 MSBs of (ACC) x 2 <sup>shift</sup> → dma														
	Not af	fecte	ed by	SXN	1.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	1	1	0	1		Shift		0	D Data Memory Address						
Indirect	0	1	1	0	1		Shift		1	See Section 4.1						
Description	The Sa this er of the	ntire	32-b	it nur	nber	anyw	here f	rom	0 to	7 bits,	and	copi	ies th	e upp	ber 16	bits 6
Words Cycles Repeatability	1 Class Catego															
Example	SACH		DAT1	.0,2	()	DP =	4)									
	<b>or</b> SACH		<b>*,</b> 2		]	[f cu	irrent	t a	uxil	iary	reg	iste	er co	onta	ins	522.
	AC	С	X C			Instru 080	uction 0 0 1	]		ACC	[	X C			struct	7
	Dat Memo 522	ory					>0	]	N	Data Aemory 522	y			>	>10	8 2

Assembler Syntax Direct Addressing: Indirect Addressing:		ACL <dm ACL {* *+</dm 	a>,[ <shift>] - *- *0+ *0- *B</shift>	R0+ *BF	₹0-}[, <sh< th=""><th>nift&gt;[,<n< th=""><th>ext AR</th><th>P&gt;]]</th></n<></th></sh<>	nift>[, <n< th=""><th>ext AR</th><th>P&gt;]]</th></n<>	ext AR	P>]]					
Operands	0 ≤ next ARP	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7 0 ≤ shift ≤ 7 (defaults to 0)											
Execution	(PC) + 1 → 16 LSBs of (A	PC ACC) x 2 <sup>sh</sup>	<sup>iift</sup> → dma					1					
	Not affected b	oy SXM.											
Encoding	15 14 13	3 12 11	10 9 8	7	65	4 3	2	1 0					
Direct	t 0 1 1	0 0	Shift	0	0 Data Memory Address								
Indirec	t 0 1 1	0 0	Shift	1	See Section 4.1								
Description	specified by th	ne shift cod	e accumulator, le, are stored in -order bits are	data men	nory. The	low-ord	er bits	are filled					
Words Cycles Repeatability	1 Class III (1) Category A												
Example		511,5	(DP = 4)										
	or SACL *,5	, ,	If current	auxilia	ry regi	ster co	ontair	ns 523.					
		Before	e Instruction			Aft	er Instr	ruction					
	ACC S	< >7 C	638421	A	CC [>	K >7	C 6 3 8	3 4 2 1					
	Data Memory 523		>5	Mei	ata mory 23		>{	3420					

Assembler Syntax Direct Addressing: Indirect Addressing:		SAR <ar> SAR <ar></ar></ar>	, <dma> ,{* *+ *- *0+ *</dma>	0- *BR0+ *	BR0-}[, <n< th=""><th>ext ARP&gt;]</th></n<>	ext ARP>]							
Operands	0 ≤ dma ≤ 127 0 ≤ auxiliary register AR ≤ 7 0 ≤ next ARP ≤ 7												
Execution	(PC) + 1 → PC (AR) → dma												
Encoding	15 14 13	3 12 11	10 9 8	76	54	3 2 1 0							
Direct	0 1	0 1 1 1 0 Auxiliary 0 Data Memory Address Register											
Indirect	0 1	1 1 0	Auxiliary Register	1	See Se	ction 4.1							
Description	The contents memory locat		inated auxiliary	register are	stored in tl	ne addressed data							
	addressing m	node, SAR A	ntents of the o ARn (when n = t is incremented	= ARP) stor	es the valu	er in the indirect e of the auxiliary xed by AR0.							
Words Cycles Repeatability	1 Class III (1) Category B												
Example 1		,DAT30	(DP = 6)										
	or SAR ARO	,*	If current a	uxiliary	register	contains 798.							
		Before	Instruction			After Instruction							
	AR0		>3 7	AR0		>3 7							
	Data Memory 798	[	>1 8	Data Memory 798	, [	>3 7							
Example 2	LARP AR SAR AR	0 0,*0+											
	AR0		>4 0 1	AR0		>8 0 2							
	Data Memory 1025		>0	Data Memory 1025	, [	>4 0 1							

## SBLK Subtract from Accumulator Long Immediate with Shift SBLK

Assembler Syntax	[ <label>] SBLK <constant>[,<shift>]</shift></constant></label>						
Operands	16-bit constant 0 ≤ shift ≤ 15 (defaults to 0)						
Execution	(PC) + 2 → PC (ACC) - [constant x 2 <sup>shift</sup> ] → ACC						
	If SXM = 1: Then -32768 $\leq$ constant $\leq$ 32767. If SXM = 0: Then 0 $\leq$ constant $\leq$ 65535.						
	Affects C and OV; affected by OVM and SXM.						
Encoding	15 14 13 12 11 10 9 8 7 6	5	4	3	2	1	0
	1 1 0 1 Shift 0 0	0	0	0	0	1	1
	16-Bit Constant						
Description	The immediate field of the instruction is subtractive result replaces the accumulator contents. SXM de is treated as a signed two's-complement number of shift count is optional and defaults to zero.	eterm	ines v	vheth	er th	e cor	istant
Words Cycles Repeatability	2 Class V (2) Category X						
Example	SBLK 5,12						
	ACC X >3 F C 0 E F ACC	C	1 C	Aft		struc 70	

Assembler Syntax	[ <lab< th=""><th>oel&gt;]</th><th>SB</th><th>RK</th><th><cor< th=""><th>nstant</th><th>&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cor<></th></lab<>	oel>]	SB	RK	<cor< th=""><th>nstant</th><th>&gt;</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></cor<>	nstant	>									
Operands	0 ≤ c	onst	ant ≤	255												
Execution	(PC) AR(A				sitive	cons	tant -	→ AF	R(ARF	<b>?</b> )						
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	1	1	1	1	1			8-Bi	t Cor	nstan	t		
Description	auxili	ary r actio	egiste n take	er wi es pla	th th	e resi	ult re	placi	ng th	e au	xiliary	/ regi	ster	conte	ents.	ected The 8-bit
Words Cycles Repeatability	1 Class Categ															
Example	SBRK	>	FF	()	ARP	= 7)										
				В	efore	Instru	uctior	1					Aft	er Ins	struc	tion
	AF	77					>0			AR7				2	>F F	01

SC				S	et	Carr	y Bi	t				•				SC
Assembler Syntax	[ <lab< th=""><th>pel&gt;]</th><th>SC</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	pel>]	SC													
Operands	None	•														
Execution	(PC) 1 → c				atus i	registe	er ST	<b>I</b> .								
	Affec	ts C.														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	. 1	0	.0	1	1	1	0	0	0	1.	1	0	0	0	1
Description						regist LST1						. Th	ie ca	rry bi	t may	/ also
Words Cycles Repeatability	1 Class Categ															
Example	sc				С	arry	bit	Сi	s se	et to	100	ic	one.			

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>SFI</th><th>-</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	SFI	-												
Operands	None															
Execution	(PC) (ACC (ACC 0 → A	(31) (30-	) → C 0)) ⊣	;	C(31	-1)										
	Affect Not a		ed by	SXN	1 bit.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	0
Description	The S	FL ir	nstruc	tion	shifts	s the e	entire	accu	mula	tor le	eft on	e bit.				
	The le														t is sl	nifted
Words Cycles Repeatability	1 Class Categ															
Example	SFL															
	AC	C	X C			Instru 0 1 2				ACC		1 C		er Ins 0 0 0		

Shift Accumulator Right

SFR

SFR

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>SF</th><th>7</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	SF	7												
Operands	None															
Execution	(PC)	+ 1 -	→ PC													
	(A) If SXN Ther	n (AC CC(3 M = n (AC	C(0) 1-1) 1: C(0)	) → A )) →	ACC C	(30-0 30-0)						(31).				
	Affect Affect		y SXI	M bit							1 . L.					
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	1
Description	The S	FR ir	nstruc	ction	shift	s the	accur	nulat	or rig	ht or	ne bit	t.			a laharahanan kasari a 1997	
	If SXN is und															
	If SXM bits an carry	re shi	ifted	by o	ne bi	t to th	ne rig	ht. Tł	ne lea	ast-si	gnifia	cant l				
Word <del>s</del> Cycles Repeatability	1 Class Categ															
Example 1	SFR			(S2	KM=0	)										
	AC	С	X C			Instru 0 0 1 2				ACC	:	0 C			struct	
Example 2	SFR			(s:	XM=1	)										
	AC	C	X C	>	B 0 C	012	234			ACC	;	0 C	>D	800	09	1 A

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>SFS</th><th>SM</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	SFS	SM												
Operands	None															
Execution	(PC) 1 → F				n sta	tus re	gister	ST1								
	Affec	ts FS	M.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
Description	The S extern is req every on th RFSN	nal FS uired time e op	SR pu if TX the eratio	ulse i M = trans on of	s req 0. If mit s	uired TXM = shift_re	for a = 1, F egiste	receiv SX pı r XSI	ve op ulses Ris l	oeratio are g loade	on, ar enera d. Se	nd an ited ir e Se	extention n the ction	ernal norm 3.7	FSX   nal ma for d	pulse anner etails
Words Cycles Repeatability	1 Class Categ	•														
Example	SFSM				mod pul	e of ses a	set, open are n tted	catio cequ:	on w ired	here for	fra eac	ame s	sync	hron	izat	ion

SHM				Se	ət H	lold	Mo	de							S	HM
Assembler Syntax	[ <lab< th=""><th>pel&gt;]</th><th>SH</th><th>M</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	pel>]	SH	M												
Operands	None	•														
Execution	(PC) 1 → F				n stat	us reç	gister	ST1								
	Affec	ts HI	И.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
Description	TMS3 less c	320C of the	25 is PC	halte value	ed in e or t	ts the the n he sta uctior	orma	l mar	ner v	vhen	ever ī	HOLD	ō is as	sserte	ed, re	gard-
Words	1		(A)													
Cycles Repeatability	Class Categ	and other states when the second														
Example	SHM				HM ( TM	is s S320	et, 20-t	impl ype)	emen hol	ting d mo	g the	e no of o	rmal pera	tior	1.	

Assembler Syntax	[ <labe< th=""><th>el&gt;]</th><th>SO</th><th>٧M</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></labe<>	el>]	SO	٧M												
Operands	None															
Execution	(PC) 1 → סי				(OVN	И)sta	itus b	it								
	Affect	s OV	M.													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	.0
	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
Description	The O mode. accum negati also b	lf a Iulato ve (>	n ov or is >800	erflov set to 0000	w oco o the )0) ni	curs v large umbe	vith C est re r acco	)VM prese ording	set, t ntabl g to tl	he ov e 32- ne dir	erflo <sup>v</sup> bit p	w fla ositiv	g OV ve (>	′is se ≻7FF	et, an FFFF	d the F) or
Words Cycles Repeatability	1 Class Catego	-														
Example	SOVM				the	ove	rflov rflov tic (	v mo	de o	n an					ling	J

SPAC	Sub	otra	ct F	P Re	gis	ter f	rom	Ac	cun	nula	tor				S	PAC
Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>SP</th><th>AC</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	SP	AC												
Operands	None															
Execution	(PC) (ACC				egist	er) →	ACC									
	Affect Not at					ed by	PM a	nd O	VM.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0
										ulatoi		e res	ult is	s sto	red i	n the
Words Cycles Repeatability	subtra accum sign-e 1 Class Categ	nulato exten IV (	or.   ded. 1)	Note	that	SPAG	Cisi	unaffe	ected	ulato by S	r. Th SXM;	e res the	ult is	s sto	red i	n the
Cycles	accum sign-e 1 Class	nulato exten IV (	or.   ded. 1)	Note SPA	that	SPA( a subs	Cisi	unaffe	ected	ulato by S	r. Th SXM;	e res the	ult is	s sto	red i	n the
Cycles Repeatability	accum sign-e 1 Class Categ	nulato exten IV (	or.   ded. 1)	Note SPA	that Cisa M_ =	SPA( a subs	C is uset of	unaffe LTS,	ected	ulato by S	r. Th SXM;	e res the	sult is P reç	s sto gister	red i	n the Iways
Cycles Repeatability	accum sign-e 1 Class Categ	nulato exten IV ( ory E	or.   ded. 1)	Note SPA	that Cisa M_ =	SPA( a subs 0)	C is uset of	unaffe LTS,	ected	ulato by S	r. Th SXM;	e res the	sult is P reç	s sto gister	red i is a struc	n the lways

· , \_

A=A-P

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>				- *0-	*BR	0+ *	BR0-}	[, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th></n<>	ext A	RP>	]		
Operands	0 ≤ dma ≤ 0 ≤ next A													
Execution	(PC) + 1 <sup>_</sup> (PR shifter		(31-1	6)) →	dma									
	Affected by	/ PM.												
Encoding	15 14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	1 '	1	1	0	1	0	sandari sendingika	Dat	a Me	emory	/ Add	Iress	]
Indirect	0 1	1	11	1	0	1	1			See S	Sectio	on 4.	1	
Description	The high-o in data me instruction. selected. I selected.	mory. N High-c	leither order b	the P its are	regis sign	ster r -exte	nor th ended	ie <sup>`</sup> acc I whei	umul n the	ator righ	are a t-shii	ffecto ft by	ed by 6 mo	' this de is
Words Cycles Repeatability	1 Class III (´ Category B													
Example		AT3	(DP	= 4,	, PM	= 2	:)							
	or SPH *		If	curre	ent a	auxi	liar	y re	gist	er d	cont	ains	515	•
	Ρ		Before >F E (					Ρ		[			struct 984	
	Data Memory 515	E		>4 5	67	]	N	Data Iemor 515	<b>y</b> .	[		>	>E 0	79

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <lab [<lab< th=""><th>el&gt;] el&gt;]</th><th>SPI SPI</th><th>L &lt; L {*</th><th>dma&gt; ' *+ '</th><th>&gt; '- *0+</th><th>- *0- </th><th>*BR(</th><th>O+ *∣</th><th>BR0-}</th><th> [,<n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th></n<></th></lab<></lab 	el>] el>]	SPI SPI	L < L {*	dma> ' *+ '	> '- *0+	- *0-	*BR(	O+ *∣	BR0-}	[, <n< th=""><th>ext A</th><th>RP&gt;</th><th>]</th><th></th><th></th></n<>	ext A	RP>	]		
Operands	0 ≤ d 0 ≤ n															
Execution	(PC) (PR s				15-0)	)) → c	lma									
	Affect	ted b	y PM	l.												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	1	1	1	1	1	0	0	0		Da	ta Me	emor	y Ado	iress	
Indirec	t 🚺 0	1	1	1	1	1	0	0	1			See	Secti	on 4.	1	
Description Words Cycles Repeatability	The lo in dat instru by 6 r 1 Class Categ	ta me ction node III (	emory . Hig is se 1)	/. Ne h-oro	ither der bi	the P ts are	regis taker	ster r n fror	nor ti n the	he ac high	cumu P reg	lator jister	are a whei	affect n the	ed by right	/ this -shift
Example	SPL or	D	AT3		(DP	= 4	, РМ	= 2	)							
	SPL	*			If	curre	ent a	auxi	lia	cy re	egist	cer	cont	ains	515	<b>.</b>
	Р					Instru 798		]		Ρ					struct	
No. and	Da Mem 51	ory				>4 {	567		N	Data Aemo 515				:	>84	40

<u></u>	
Assembler Syntax	[ <label>] SPM <constant></constant></label>
Operands	$0 \le \text{constant} \le 3$
Execution	(PC) + 1 → PC Constant → product register shift mode (PM) status bits
	Affects PM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 1 0 0 0 0 0 1 0 PM
Description	The two low-order bits of the instruction word are copied into the PM field of status register ST1. The PM status bits control the P register output shifter. This shifter has the ability to shift the P register output either one or four bits to the left or six bits to the right, or to perform no shift. The bit combinations and their meanings are shown below.
	<u>PM</u> <u>ACTION</u>
	<ul> <li>No shift of multiplier output</li> <li>Output left-shifted 1 place and zero-filled</li> <li>Output left-shifted 4 places and zero-filled</li> <li>Output left-shifted 6 places, sign-extended, and LSB bits lost.</li> </ul>
	The left-shifts allow the product to be justified for fractional arithmetic. The right-shift by six bits has been incorporated to implement up to 128 multiply-accumulate processes without the possibility of overflow occurring. PM may also be loaded by an LST1 instruction.
Words Cycles Repeatability	1 Class IV (1) Category X
Example	SPM 3 Product register shift mode 3 is selected, causing all subsequent transfers from the product register to the ALU to be shifted to the right six places.

Set P Register Output Shift Mode

SPM

Assembler Syntax Direct Addressing: Indirect Addressing:					)+ *0	- *B	R0+	*BR0	-}[,<	next	ARP	>]		
Operands	0 ≤ dma ≤ 0 ≤ next A													
Execution	(PC) + 1 · (ACC) + ( (dma) → T (dma) x (c	shifted P register	-		ACC									
	Affects C a	and OV; a	affecte	d by F	PM ar	nd C	OVM.							
Encoding	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 0	1 1	1	0	0	1	0		Dat	a Me	emory	/ Add	dress	
Indirect	0 0	1 1	1	0	0	1	1			See S	Section	on 4.	1	
Description Words	The conter to the accuregister, so	umulator.	The	addres	ssed	data	mem							
words Cycles Repeatability	I Class I (1 Category A													
Example	or	DAT30		P = 6 curr				ry r	egis	ster	con	tair	ns 79	8.
		E	Before	Instru	ction						Aft	er In	struct	ion
	Data Memory 798				>F	]	N	Data Iemor 798	<b>'Y</b>					>F
	т				>3	]		т						>F
	Ρ			>1	2 C	]		Ρ					>	E 1
	ACC	x c		>1	F 4	]		ACC	ĺ	0 C			>3	20

SORA

,

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] S [<label>] S</label></label>	QRS <dm QRS {* *+</dm 	a> · *- *0+ *0-	*BR0+	*BR0-}[,	<next< th=""><th>ARP&gt;</th><th>]</th><th></th></next<>	ARP>	]	
Operands	0 ≤ dma ≤ 12 0 ≤ next ARP								
Execution	(PC) + 1 → P (ACC) - (shif (dma) → T req (dma) x (dma	ted P registo gister							
	Affects C and	OV; affecte	d by PM ar	d OVM.					
Encoding	15 14 13	3 12 11	10 9	8 7	65	4	3	2 1	0
Direct	0 1 (	0 1 1	0 1	0 0	D	ata Me	emory /	Address	
Indirect	0 1 0	D 1 1	0 1	0 1		See	Section	n 4.1	
Description	The contents subtracted fro into the T reg	m the accun	nulator. The	address	ed data m	emory			
Words Cycles Repeatability	1 Class I (1) Category A								
Example	SQRS DAT	<b>T9 (DP</b>	= 6, PM	= 0)					
	SQRS *	If	current a	uxilia	ry regis	ster	conta:	ins 777	· •
		Before	Instruction				After	Instruct	ion
	Data Memory 777		>8	<b>۱</b>	Data Aemory 777				>8
	т		>1 1 2 4	]	т				>8
	Ρ		>190	]	Ρ			>	40
	ACC	x	>1 4 5 0	]	ACC	1 C		>1 2	C 0

SST

Operands $0 \le dma \le 127$ $0 \le next ARP \le 7$ Execution $(PC) + 1 \rightarrow PC$ (status register ST0) $\rightarrow dma$ Encoding15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 1 0 0 0 0 0 Data Memory AddressIndirect $0$ 1 1 1 1 0 0 0 1 Data Memory AddressIndirect $0$ 1 1 1 1 0 0 0 1 See Section 4.1DescriptionStatus register ST0 is stored in data memory.In the direct addressing mode, status register ST0 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified raddressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit. ATP (auxiliary register pointer) bit. and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:Words Cycles1 Class III (1) Category C9 F7 F5 F4 3 2 1 0Words Cycles1 Category CDAT96 (DP = don't care) or STT * If current auxiliary register contains 96.Before Instruction ST0A 408 RegisterStatus Register ST0>A 408 Register ST0	Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] SST <dma> [<label>] SST {* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp="">]</next></label></dma></label>
(status register ST0) $\rightarrow$ dmaEncoding1514131211109876543210Direct011110000Data Memory AddressIndirect0111100000Data Memory AddressDescriptionStatus register ST0 is stored in data memory.In the direct addressing mode, status register ST0 is always stored in page 0regardless of the value of the DP register is not physically modified. This allows storage to the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits are stored in the data memory word as follows:1514131211109876543210List 131011109876543210Totis always stored in the data memory word as follows:The SST instruction can be used to store status register ST0 after interrupts and stored in the data memory word as follows:1514131211 </th <th>Operands</th> <th></th>	Operands	
Direct       0       1       1       1       0       0       0       Data Memory Address         Indirect       0       1       1       1       0       0       0       1       See Section 4.1         Description       Status register ST0 is stored in data memory.       In the direct addressing mode, status register ST0 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register is not physically modified. This allows storage of the data memory address is obtained from the auxiliary register selected. (See the LST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, APP (auxiliary register pointer) bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:         15       14       13       12       11       0       9       8       7       6       5       4       3       2       1       0         Words         15       14       13       12       11       0       9       8       7       6       5       4       3       2       1       0         Maremory p	Execution	
Indirect0111001See Section 4.1DescriptionStatus register ST0 is stored in data memory.In the direct addressing mode, status register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.)The SST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, ARP (auxiliary register pointer) bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0ARP OV OVM 1 INTMDependentNote that SST * may be used to store status register ST0 anywhere in data memory, while SST in direct mode is forced to page 0.WordsCycles1Class III (1)Call of DP = don't care)OrSST DAT96 (DP = don't care)OrSST *If current auxiliary register contains 96.Before InstructionStatusRegister <td< th=""><th>Encoding</th><th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th></td<>	Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Description       Status register ST0 is stored in data memory.         In the diract addressing mode, status register ST0 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode, without having to change the DP. In the indirect addressing mode, without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.)         The SST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, ARP (auxiliary register pointer) bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:         15       14       13       12       11       0       8       7       6       5       4       3       2       0         ARP       OV   OVM       1   INTM       DP       D	Direct	0 1 1 1 1 0 0 0 0 Data Memory Address
In the direct addressing mode, status register ST0 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode, without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM (overflow mode) bit, INTM (interrupt mode) bit, ARP (auxiliary register pointer) bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:15141312111097643210ARPOVOVM1INTMDPNote that SST * may be used to store status register ST0 anywhere in data memory, while SST in direct mode is forced to page 0.Words Cycles SST1Class III (1) Category CExampleSSTDAT96 ST(DP = don't care) or STStatus Register>A408Register ST0>A408Status RegisterData Memory>A408Register ST0	Indirect	t 0 1 1 1 1 0 0 0 1 See Section 4.1
regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.)The SST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow mode) bit, INTM (interrupt mode) bit. ARP (auxiliary register pointer) bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows:1514131211109876543210ARP0V0VM1INTMDPDPNote that SST * may be used to store status register ST0 anywhere in data memory, while SST in direct mode is forced to page 0.Words Cycles1Category CExampleSSTDAT96(DP = don't care) or SSTSTIf current auxiliary register contains 96.Before InstructionAfter InstructionData memoryData MemoryData MemoryData MemoryData MemoryData Memory </th <th>Description</th> <th>Status register ST0 is stored in data memory.</th>	Description	Status register ST0 is stored in data memory.
bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows: 15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         ARP       OV       OV       OV       1       INTM       DP       DP         Note that SST * may be used to store status register ST0 anywhere in data memory, while SST in direct mode is forced to page 0.       Note that SST * may be used to store status register ST0 anywhere in data memory, while SST in direct mode is forced to page 0.         Words       1       Class III (1)       Category C         Example       SST       DAT96 (DP = don't care) or SST *       If current auxiliary register contains 96.         Before Instruction       After Instruction       After Instruction         Status       Pata       SA 4 0 8       Status         Register       ST0       A 4 0 8       Status       >A 4 0 8		regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows storage of the DP register in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST instruction for more information.) The SST instruction can be used to store status register ST0 after interrupts and subroutine calls. The ST0 contains the status bits: OV (overflow flag) bit, OVM
while SST in direct mode is forced to page 0. Words 1 Cycles Class III (1) Repeatability Category C Example SST DAT96 (DP = don't care) or SST * If current auxiliary register contains 96. Before Instruction After Instruction Status Register ST0 Data Memory >A 4 0 8 Data Memory >A 4 0 8		bit, and DP (data memory page pointer) bit. The status bits are stored in the data memory word as follows: <u>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</u>
or SST * If current auxiliary register contains 96. Before Instruction After Instruction Status Register STO >A 4 0 8 Data Memory >A 4 0 8 Data Memory >A 4 0 8	Cycles	while SST in direct mode is forced to page 0. 1 Class III (1)
or SST * If current auxiliary register contains 96. Before Instruction After Instruction Status Register STO >A 4 0 8 Data Memory >A 4 0 8 Data Memory >A 4 0 8	Example	SST DAT96 (DP = don't care)
Before Instruction After Instruction Status Register STO Data Memory A 4 0 8 A 4 0 8 Status STO After Instruction A 4 0 8 Status STO A 4 0 8 STO A 4 0 8 Status STO A 4 0 8 STO A 4 0 8 Status STO A 4 0 8 STO A 4 0 8 A 4 0 8		
Status Register STO>A 4 0 8Status Register STO>A 4 0 8Data MemoryData MemoryData Memory>A 4 0 8		
ST0  ST0    Data  Data    Memory  >A 4 0 8		Status Status
Memory >A 4 0 8	an a	
	an a	Memory >A 4 0 8

Assembler Syn Direct Addre Indirect Addre	essing:	[ <lab [<lab< th=""><th></th><th></th><th></th><th><dma {* *+</dma </th><th></th><th>+ *0</th><th>- *Bf</th><th>R0+ *</th><th>BRO</th><th>-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th></lab<></lab 				<dma {* *+</dma 		+ *0	- *Bf	R0+ *	BRO	-}[,<	next	ARP	>]		
Operands		0 ≤ 0 0 ≤ r															
Execution		(PC) (statu	+ 1 us reg			→ d	ma										
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	0	1	1	1	1	0	0	1	0		Da	ta M	emor	y Ado	dress	
I	ndirect	0	1	1	1	1	0	0	1	1			See	Secti	on 4.	1	

Description

Status register ST1 is stored in data memory.

In the direct addressing mode, status register ST1 is always stored in page 0 regardless of the value of the DP register. The processor automatically forces the page to be 0, and the specific location within that page is defined in the instruction. Note that the DP register is not physically modified. This allows the storage of the DP in the data memory on interrupts, etc., in the direct addressing mode without having to change the DP. In the indirect addressing mode, the data memory address is obtained from the auxiliary register selected. (See the LST1 instruction for more information.)

This instruction can be used to store status register ST1 after interrupts and subroutine calls. The ST1 contains the status bits: CNF (RAM configuration mode) bit, TC (test/control) bit, SXM (sign-extension mode) bit, C (carry) bit, HM (hold mode) bit, FSM (frame synchronization mode) bit, XF (external flag) bit, FO (serial port format), TXM (transmit mode) bit, ARB (auxiliary register pointer buffer), and PM (product register shift mode) bit. The status bits are stored in the data memory word as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB		CNF	тс	SXM	С	1	1	нм	FSM	XF	FO	ТХМ	PM	

Note that SST1 \* may be used to store status register ST1 anywhere in data memory, while SST1 in direct mode is forced to page 0.

Words Cycles Repeatability	1 Class III Category			
Example	SST1 SST1	DAT97 *	(DP = don't care) If current auxiliary register	
			Before Instruction	After Instruction
	Status Register ST1	[	>A 7 E 0 Status ST1	>A 7 E 0
	Data Memory 97	•[	B Data >B Memory 97	>A 7 E 0

.

SSXM	Se				SS	<u>XM</u>								
Assembler Syntax	[ <label>] S</label>	SXM												
Operands	None													
Execution	(PC) + 1 → P 1 → SXM stat		in sta	atus re	egiste	r ST1								
	Affects SXM.													
Encoding	15 14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	1 1 (	) 0	1	1	1	0	0	0	0	0	0	1	1	1
Description	The SSXM in extension on s ADD, ADDT, SSXM also af by the LST1 a	shiftec ADLK fects t	l data , LAC he de	i mem C, LAC finitio	ory va CT, LA on of t	alues ALK, S the Sl	for ti SBL	he fol (, SU	lowir B, an	ng ari d SU	thme IBT.	tic in	struc	tions:
Words Cycles Repeatability	1 Class IV (1) Category C								see in ale	ang katalan ing katalan				
Example	SSXM			i is sequ						exte	nsic	n or	נ	

Set Test/Control Flag

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>ST</th><th>С</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	ST	С												
Operands	None															
Execution	(PC) 1 → T				flag i	n stat	us re	gister	ST1							
	Affec	ts TC														
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
Description	The T be loa									F1 is	set to	o logi	ic on	e. TC	; may	also
Words Cycles Repeatability	1 Class Categ															
Example	STC			1	rc (	test,	/cont	trol	) fl	ag i	.s se	et to	o lo	gic	one	

STXM	S	Set Se	eria	Ро	rt Tı	rans	mit	Mo	de					ST	XM
Assembler Syntax	[ <label2< th=""><th>&gt;] ST</th><th>ХМ</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></label2<>	>] ST	ХМ												
Operands	None														
Execution	(PC) + 1 → TXN			in sta	atus re	egister	ST1								
. ·	Affects	1 → TXM status bit in status register ST1 Affects TXM.													
Encoding	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1 0	0	1	1	1	0	0	0	1	0	0	0	0	1
Description	The ST) serial po A pulse The trar be loade zero and if TXM	ort trans is produ smissic ed by tl d serial	smit s uced on is ne LS	sectio on th initia ST1 a	on to le FSX ated b and R	a moo ( pin e by the TXM	le wh ach t nega instru	nere ime t ative ictior	the F he D edge s. If	SX p XR re of t the	in be giste his p FSM	haves r is lo ulse. statu	s as aded TXM is bit	an ou inter I may : is a	itput. nally. also logic
Words Cycles Repeatability	1 Class IV Categor														
Example	STXM			ТХМ	is	set,	con	figu	iring	J FS2	K as	an	outr	out.	

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>	SUB <o SUB {*</o 	dma>,[ <sh  *+ *- *0+</sh 	ift>]  *0- *BR	0+ *B	R0-}	[, <st< th=""><th>nift&gt;[</th><th>[,<ne< th=""><th>xt Af</th><th><b>?P&gt;]</b>]</th><th>]</th></ne<></th></st<>	nift>[	[, <ne< th=""><th>xt Af</th><th><b>?P&gt;]</b>]</th><th>]</th></ne<>	xt Af	<b>?P&gt;]</b> ]	]		
Operands	0 ≤ dma ≤ 0 ≤ next A 0 ≤ shift ≤	RP ≤ 7	ults to 0)											
Execution	(PC) + 1 · (ACC) - [(	→ PC dma) x 2 <sup>s</sup>	<sup>shift</sup> ] → AC	C										
	If $SXM = 0$	ia) is sign ): ia) is not	-extended. sign-exten	ded.	SXM									
Encoding	15 14	13 12	11 10	98	7	. 6	5	4	3	2	1	0		
Direct		0 1	Shif			0		· · ·	emory					
				-	LL				,					
Indirect	0 0 0 1 Shift 1 See Section 4.1													
Description	The conter subtracted High-order result is sto	from the bits are s	accumulate sign-extend	or. Durin ded if SX	ig shif	iting,	low-	orde	r bits	are z	ero-f	illed.		
Words Cycles Repeatability	1 Class I (1) Category A													
Example	or	DAT80	(DP = 8 If curr		kilia	ry r	egis	ster	con	tain	.s 11	.04.		
		Be	efore Instru	ction					Afte	er Ins	struct	ion		
	Data Memory 1104		;	>11	Μ	Data Iemor 1104	у				>'	1 1		
	ACC	x c	>	24		ACC	[	1 C			>'	13		

Assembler Syntax Direct Addressing: Indirect Addressing:		SUE SUE	3B <c 3B {* </c 	ma> *+ *- *	0+ *0	)- *B	R0+	*BR0	-}[,<	<next< th=""><th>ARP</th><th>·&gt;]</th><th></th><th></th></next<>	ARP	·>]		
Operands	0 ≤ dma <u>≤</u> 0 ≤ next A		7											
Execution	(PC) + 1 (ACC) - (6			ACC										
	Affects C a	and O	V; affec	ted by	OVM									
Encoding	15 14	13	12 1	1 10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	1 1	1	1	0		Da	ta Me	emor	y Ado	lress	
Indirect	0 1	0	0	1 1	1	1	1			See	Secti	on 4.	1	
Description	The conten bit are sub manner (se	tracted	d from t	he acci										
Words Cycles Repeatability	1 Class I (1 Category E													
Example		DAT5	(1	)P = 8	)									
	or SUBB	*	If	curr	ent a	auxi	liar	ry re	gis	ter	cont	ains	102	9.
			Befo	re Instr	uction	1					Aft	er Ins	struct	ion
	Data Memory 1029				>6		N	Data Iemor 1029	у					>6
	ACC	0			>6			ACC		0	> F	FFF	FF	FF
	In the abo previous s was the ef	ubtrac	t instru	uction <sup>-</sup>	that p	erfor	med	a bor	row.	ably 1 Thu	ıs, 6	- 6 -	(0)	= -1

carry again) in the process.

The SUBB instruction can be used in performing multiple-precision arithmetic.

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>	SUBC SUBC	<dma> {* *+ *.</dma>	- *0+ *0	)- *B	R0+	*BR0-	}[, <nex< th=""><th>t ARF</th><th><b>?</b>&gt;]</th><th></th><th></th></nex<>	t ARF	<b>?</b> >]		
Operands	0 ≤ dma ≤ 1 0 ≤ next AR											
Execution	(PC) + 1 → (ACC) - [(d	PC ma) x 2	15] → <i>j</i>	ALU out	put							
	If ALU outpu Then (ALU Else (ACC)	l output)		1 → AC	C;							
	Affects C and Not affected		1 (no sa	aturatior	ı) or	SXM						
Encoding	15 14 1	13 12	11 1	09	8	7	6	54	3	2	1	0
Direct	0 1	0 0	0	1 1	1	0		Data M	lemor	y Add	ress	
Indirect	0 1	0 0	0	1 1	1	1		Soo	Secti	<u></u>	1	7
Description	The SUBC in		anna an									
	division. Th accumulator for 16-bit div is in the low high-order 1 dend are bot If the 16-bit placed in the zeroes. The One leading Note that SU mulator does this instruction	is zeroed vision. A ver-order 6 bits of th positiv dividend e accum number zero is a JBC affe s not sa	d. The offer cor 16-bit f the ac /e. d conta ulator lo of exec always s octs OV	divisor is npletion field of cumulat ins less eft-shift cutions o significa but is <u>n</u>	s in d of the cor. than ed b of SU nt. <u>ot</u> af	lata m ne las accur SUB( 16 s y the JBC i	nemory t SUB( nulator C assur ignifica numb s redu d by O	. SUBC C, the qu r, and th mes the ant bits, er of lea ced fror VM, an	the d ading n 16 ther the d ading n 16 t	ecuted t of th hainde or and ividen non-s by tha refore	d 16 t r is in l the ad ma signif t nur the a	imes ision n the divi- ay be icant nber. ccu-
Words Cycles Repeatability	1 Class I (1) Category A											
Example	RPTK 15 SUBC DA Or RPTK 15 SUBC *	AT2	(DP =	4) rrent a	auxi	liar	y rec	jister	cont	ains	514	•
		Be	fore Ins	structior	n				Aft	ter Ins	tructi	ion
	Data Memory 514			>7	]	N	Data Iemory 514	1				>7
	ACC	x c		>4 1			ACC	1 c		>2	000	9

SUBH Subtract from High Accumulator SUBH

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>					0+ *C	)- *B	R0+	*BR0	)-}[, <b>-</b>	<next< th=""><th>ARP</th><th>&gt;]</th><th></th><th></th></next<>	ARP	>]		
Operands	0 ≤ dma : 0 ≤ next /														
Execution	(PC) + 1 (ACC) - [	→ PC (dma)	) x 2 <sup>°</sup>	16] -	ACC	/ * . <b>}</b>									
	Affects C	and O	V; af	fecte	d by (	OVM									
Encoding	15 14	13	12	,11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	0	1	0	0	0		Da	ta Me	emory	/ Add	ress	
Indirect	0 1	0	0	0	1	0	0	1			See S	Section	on 4.	1	
Description	The conte 16 bits of fected. Th of the sub	the ac e resu	ccum It is s	ulato store	or. Th d in th	ne 16 ne aco	low umu	-orde Ilator	er bits . The	of tl carry	he ac / bit C	cumu C is re	lator	are u	inaf-
Words Cycles Repeatability	The SUBH 1 Class I (1 Category	)	uctio	n cai	n be ı	used 1	or p	erforr	ning 3	32-bi	it aritl	hmeti	C.		
Example	SUBH or SUBH	DAT3 *	-	If		rent		ilia	ary r	egi	ster				
	Data Memory 801		Be	efore	Instru	>4		N	Data Aemoi 801			Aft	er Ins	truct	ion >4
	ACC	X C		>	A 0 0	)13	]		ACC		1 C		>6	00	13

# SUBK Subtract from Accumulator Short Immediate SUBK

Assembler Syntax	[ <label>] SUBK <constant></constant></label>
Operands	$0 \le \text{constant} \le 255$
Execution	(PC) + 1 → PC (ACC) - 8-bit positive constant → ACC
	Affects C and OV: affected by OVM. Not affected by SXM.
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	1 1 0 0 1 1 0 1 8-Bit Constant
Description	The 8-bit immediate value is subtracted, right-justified, from the accumulator with the result replacing the accumulator contents. The immediate value is treated as an 8-bit positive number, regardless of the value of SXM.
Words Cycles Repeatability	1 Class IV (1) Category X
Example	SUBK >12
	ACC X >3 7 ACC 1 After Instruction C C C C

Assembler Syntax Direct Addressing: Indirect Addressing:		
Operands	0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7	
Execution	(PC) + 1 → PC (ACC) - (dma) → ACC	
	Affects C and OV; affected by OVM. Not affected by SXM.	
Encoding	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
Direct	0 1 0 0 0 1 0 1 0 Data Memory Address	]
Indirect	t 0 1 0 0 0 1 0 1 1 See Section 4.1	]
Description	The contents of the addressed data memory location are subtracted from the accumulator with sign-extension suppressed. The data is treated as a 16-bit unsigned number, regardless of SXM. The accumulator behaves as a signed number. SUBS produces the same result as a SUB instruction with SXM = 0 and a shift count of 0.	ť
Words Cycles Repeatability	1 Class I (1) Category B	
Example	SUBS DAT2 $(DP = 16)$	
	<pre>or SUBS * If current auxiliary register contains 2050.</pre>	
	Before Instruction After Instruction	
	Data         Data           Memory         >F 0 0 3         Memory         >F 0 0 3           2050         2050         2050         2050	]
	ACC X >F105 ACC 1 >102 C C	]

N 1 - 1

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>	SU SU	BT BT	<dma {* *+</dma 	a>  *- *(	0+ *0	- *B	R0+	*BR0-	·}[,<	next	ARP	>]		
Operands	0 ≤ dma 0 ≤ next /														
Execution	(PC) + 1 (ACC) - [	→ PC (dma)	) x 2	T regi	ster(3	-0)]	→ (A	CC)							
	If SXM = Then (dr If SXM = Then (dr	na) is 0:	_												
	Affects C	and O	)V; af	fecte	d by	SXM	and	ovn	Ι.						
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	0	1	1	0	0		Dat	a Me	emory	<sup>,</sup> Adc	lress	
Indirect	0 1	0	0	0	1	1	0	1			See	Sectio	on 4.	1	
Description	The data r is subtract Sign-exte	ed fro	m th	е асс	umula	ator.	The	resul	t repla	ces tl	he ac	cumu	ulator	cont	ents.
Words Cycles Repeatability	1 Class I (1 Category J														
Example	SUBT	DAT1	27	(1	OP =	4)									
	or SUBT	*		I	f cui	ren	t av	xili	iary :	regi	ste	r co:	ntai	ns 6	39.
			Be	efore	Instru	uctior	r					Aft	ər Ins	struct	ion
	Data		<b></b>				٦		Data						
	Memory 639					>6		N	Aemor 639	y					>6
			r												
	Т				>F	98			Т					FF	98
	ACC	X C			>F D	A 5	]		ACC	[	1 C		>	·F7/	45

SXF				Se	<u>t ex</u>	tern	<u>al F</u>	lag								SX
Assembler Syntax	[ <lab< td=""><td>oel&gt;]</td><td>SX</td><td>F</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></lab<>	oel>]	SX	F												
Operands	None	•														
Execution	(PC) 1 → e				F) pi	n and	statu	ıs bit								
	Affec	ts XF	•													
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1
Description						atus l T1 an					ST1 a	are se	et to	logic	1. XI	= ma
Words Cycles Repeatability	1 Class Cateo	IV ( jory (														

#### <u>SXF</u>

#### Set External Flag

SXF

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] T [<label>] T</label></label>	BLR	<dma {* *+</dma 	a>  *- *0	)+ *0	- *B	R0+	*BR0-	-}[,<	next	ARP	>]		
Operands	0 ≤ dma ≤ 1 0 ≤ next ARF													
Execution	(PC) + 1 → F (PFC) → MC (ACC(15-0))	S	2											
	While (repeat (pma, addre Modify AR( (PFC) + 1 - (repeat cour	essed b ARP) a → PFC,	y PF( and A	C) → c \RP as	s spe		l,							
	(pma, addres Modify AR(A (MCS) → PF	RP) an				fied.								
Encoding	15 14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	01	1	0	0	0	0		Da	ta Me	emory	' Add	ress	
												-		
Indirect	0 1 0	0 1	1	0	0	0	1			See	Sectio	on 4.	1	
Description	The TBLR ins data memory is defined by from program in the repeat program cour MP/MC pin i memory addre	locatio the low memo mode, nter tha s low a	n spe v-ord ry is TBLF it cor at the	ecified er 16 perfoi R effec ntains e time	l by t bits o rmed, ctively the of e	he in of the , follo y bec ACCI xecu	struc e acc owed come L is i tion	tion. umula l by a s a sin ncrem of this	The tor. write gle- ente s inst	progr For the to d cycle d one truction	am m his op lata n instru ce eau on an	emo berati nemo uction ch cy d the	ry add on, a ry. V n, and cle. I e prog	dress read Vhen d the f the gram
Words Cycles Repeatability	1 Class XI (4) Category A													
Example	TBLR DA' TBLR *	Т6		= 4) curre		auxi	lia	ry re	gist	cer	cont	ains	518	•
		В	efore	Instru	uctior	า					Afte	er Ins	tructi	on
	ACC			2	>2 3			ACC					>2	23
	Program Memory 35			>3	306			Prograi Aemor 35					>3 (	) 6
	Data Memory 518				>7 5	]	N	Data Aemor 518	у				>3 (	) 6

### **TBLW**

Assembler Syntax Direct Addressing: Indirect Addressing:					<dr {* *·</dr 	na> + *- *(	0+ *0	)- *B	R0+	I*BRC	<b>)-</b> }[,·	<nex< th=""><th>t ARF</th><th></th><th></th><th></th></nex<>	t ARF			
Operands	0 ≤ d 0 ≤ n	ma ≤	: 127	1							J L'					
Execution	(PC) (PFC) (ACC	) → N	ACS		2											
	Mod (PFC	a) lifyA C)+	pma, R(Al 1 →	add RP) a PFC,	resse and A	0: d by I ARP as repeat	s spe		1,							
аланан алан алан алан алан алан алан ал	(dma) Modif <del>(MCS</del>	y AR	(AR			by Pl RP as		fied.		anna an an the second	an internet and describes a					ant a water con
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0	1	0	1	1	0	0	1	0		Da	ta M	emor	y Ado	dress	
Indirect	0	1	0	1	1	0	0	1	1			See	Secti	on 4.	1	
	uala i	neme	ory a	ddres	ss is	specit										The mory
	addres is follo the re progra MP/M memo addres	ss is s owec peat am co ac pi ary a	speci l by a mod ounte n is ddres	fied b a wri e, Tf er tha low is us	by the te to BLW It con at the sed is	specif e lowe progr effect ntains e time s less	fied b r half am m ively the A e of e	oy th of th emo beco CCI xecu	e ins re acc ry to omes - is ir tion	structi cumul comp a sin ncrem of thi	on, a ator. olete igle-c enteo s ins	and t A rea the i cycle d ono tructi	he pr ad fro nstruc instruc ce eac ion ar	ograr m da ction. uction ch cyo nd the	n me ta me Wh n, an cle. e pro	mory mory en in d the lf the gram
Words Cycles Repeatability	addres is follo the re progra MP/N memo	ss is s owed peat am co aC pi ory a ssed XII	speci l by a mod ounte n is ddres but r (3)	fied b a wri e, Tf er tha low is us	by the te to BLW It con at the sed is	specif e lowe progr effect ntains e time s less	fied b r half am m ively the A e of e	oy th of th emo beco CCI xecu	e ins re acc ry to omes - is ir tion	structi cumul comp a sin ncrem of thi	on, a ator. olete igle-c enteo s ins	and t A rea the i cycle d ono tructi	he pr ad fro nstruc instruc ce eac ion ar	ograr m da ction. uction ch cyo nd the	n me ta me Wh n, an cle. e pro	mory mory en in d the lf the gram
Cycles	addres is follo the re progra MP/M memo addres 1 Class	ss is s owed peat am co ary a ory a ssed XII ory A	speci l by a mod ounte n is ddres but r (3)	fied t a wri e, Tf er tha low ss us not w	y the te to 3LW at con at the red is ritten (DP	specif e lowe progr effect ntains e time s less	fied b r half am m ively the A e of e thar	oy th of th beco CCI xecu 1 40	e ins ne acc ory to omes _ is ir tion 96, a	structi cumul comp a sin ncrem of this an on	on, a ator. olete gle-c entec s ins -chip	and t Are the i cycle d onc tructi o RC	he pr ad fro instruc instruc e eac on ar 0M Ic	ograr m da ction. uction th cy nd the ocatio	n me ta me Wh n, and cle. e pro on wi	mory mory en in d the lf the gram II be
Cycles Repeatability	addres is follo the re progra MP/N memo addres 1 Class Categ TBLW	ss is s owec peat am co am co ary a ory a ssed XII ory A	speci l by a mod ounte n is ddres but r (3)	fied b a wri e, Tf er tha low s us not w	y the te to 3LW at con at the ed is vritten (DP If	specific e lowe progr effect ntains e time s less n to. = 3: curre	fied b r half am m ively the A of e thar	of the beco ACCI xecu 1 40	e ins ne acc ory to omes _ is ir tion 96, a	structi cumul comp a sin ncrem of this an on	on, a ator. olete gle-o ented s ins -chip	and t Are the i cycle d onc tructi o RC	he pr ad fro nstruc instruc ce eac on an OM Ic	ograr m da ction. uction ch cy nd th ocatio	n me ta me Wh n, and cle. e pro on wi	mory mory en in d the gram II be
Cycles Repeatability	addres is follo the re progra MP/N memo addres 1 Class Categ TBLW TBLW	ss is s owec peat am co ory a ssed XII ory A ory A	speci l by a mod ounte n is ddres but r (3)	fied b a wri e, Tf er tha low s us not w	y the te to 3LW at con at the ed is vritten (DP If	specific lower progression of the lower progre	fied b r half am m ively the A of e thar 2) ent	auxi	e ins he acc ry to omes _ is ir tion 96, a	structic comp a sin norem of this an on	on, a ator. olete gle-o ented s ins -chip	and t Are the i cycle d onc tructi o RC	he pr ad fro nstruc instruc ce eac on an OM Ic	ograr m da ction. uction ch cy nd th ocatio	n me ta me Wh n, and cle. e pro on wi s 410 struct	mory mory en in d the ff the gram II be

TRAP
------

Assembler Syntax	[ <lab< th=""><th>el&gt;]</th><th>TR</th><th>٩P</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></lab<>	el>]	TR	٩P												
Operands	None															
Execution	(PC) 30 →		→ sta	ck												
	Not a	ffecte	ed by	INTI	M; do	bes n	ot affe	ect IN	ITM.							
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0
Description	The T progra hardw to tran an RE the st	am m vare s nsfer T ins	iemoi stack. contr	ry loc The rol to	atior inst the T	n 30 a tructio FRAP	and pu on at routir	ushes locati ne. P	the ion 3 uttin	progr 0 ma g the	am c y cor PC +	ounte ntain - 1 or	er plu a bra nto th	is on nch i e sta	e onte nstru ck en	o the ction ables
Words Cycles Repeatability	1 Class Categ															
Example	TRAP				loc	trol atio sta	is j n 30 .ck.	pass P	ed t C +	o pr 1 is	ogra pus	am m shed	emor ont	У О		

XOR

Assembler Sy Direct Add Indirect Add	lressing:	[ <lab [<lab< td=""><td></td><td></td><td></td><td><dma * *+ </dma </td><td></td><td>+ *0-</td><td> *BR</td><td>0+ *</td><td>BR0-}</td><td>}[,<r< td=""><td>next /</td><td>ARP&gt;</td><td>•]</td><td></td><td></td></r<></td></lab<></lab 				<dma * *+ </dma 		+ *0-	*BR	0+ *	BR0-}	}[, <r< td=""><td>next /</td><td>ARP&gt;</td><td>•]</td><td></td><td></td></r<>	next /	ARP>	•]		
Operands		0 ≤ d 0 ≤ n															
Execution		(PC) (ACC (ACC	(15-	0)).X	OR.c		→ AC( 1-16)		0)								
		Not a	ffecte	ed by	SXN	Λ.											
Encoding		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direct	0	1	0	0	1	1	0	0	0		Da	ta M	emor	y Ado	dress	
	Indirect	0	1	0	0	1	1	0	0	1			See	Secti	on 4.	1	
Description		The le addre by thi	ssed	data	mem												
Words Cycles Repeatability		1 Class Categ															
Example		XOR		DAT1	.27	( D	P = 5	511)									
		or XOR		*		If	curr	ent	aux	ilia	ry re	egis	ter	cont	cain	s 65	535.
					В	efore	Instru	uctior	1					Aft	er Ins	struct	ion
		Dat Mem 655	ory				>F (	) F 0			Data Aemor 65535				;	>F 0	FO
		AC	С	X c	>	123	456	678			ACC		X C	>1 :	234	A 6	88

XOR

XORK	XOR In	nmo	edia	te v	vith		um	ula	tor <b>v</b>	with	n Sh	ift	, , , <del>-</del>		X	<u>DRK</u>
Assembler Syntax	[ <labe< th=""><th>el&gt;]</th><th>хо</th><th>RK</th><th><coi< th=""><th>nstant</th><th>&gt;[,&lt;:</th><th>shift</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></coi<></th></labe<>	el>]	хо	RK	<coi< th=""><th>nstant</th><th>&gt;[,&lt;:</th><th>shift</th><th>&gt;]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></coi<>	nstant	>[,<:	shift	>]							
Operands	16-bit 0 ≤ sh				faults	s to 0)										
Execution	(PC) (ACC) (ACC)	(30-	0)).X	OR.[	cons 31)	tant x	2 <sup>shil</sup>	<sup>÷</sup> t]→	ACC	:(30-	0)					
	Not af	fecte	ed by	SXN	Λ.											
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	1		Shif	t		0	0	0	0	0	1	1	0
							16-	Bit C	Consta	ant						
Description	The le mulato order corres accum	or, le bits pone	aving abov ding	g the ve the bits o	resu e shi of the	lt in th fted va e accu	ne ac alue mula	cum are t tor. l	ulator reateo Note	: Lo d as that t	w-or zeroe the m	der b s, th lost-s	its be us no signif	elow ot aff	and ectin	high- g the
Words Cycles Repeatability	2 Class ` Catego															
Example	XORK		>FFF	FF,8												
	AC	С	X c			Instru 3 4 5 6				ACC		X C			struc A 9	

ZAC	n in internet			Zer	<u>o A</u>	ccur	nula	ator								ZAC
Assembler Syntax	[ <labe< th=""><th>el&gt;]</th><th>ZA</th><th>с</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></labe<>	el>]	ZA	с												
Operands	None															
Execution	(PC) → 0 → A		→ PC	;												
Encoding	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
Description Words	The co been i 1															
Cycles Repeatability	Class Catego															
Example	ZAC															
	AC	С	X			Instru 5 A 5				ACC		X	Aft	er In	struc	tion >0

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] [<label>]</label></label>					)+ *0	- *BI	R0+	*BR0	-}[,<	next	ARP	>]		
Operands		0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7													
Execution	$(PC) + 1 \rightarrow PC$ $0 \rightarrow ACC(15-0)$ $(dma) \rightarrow ACC(31-16)$														
Encoding	15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Direct	0 1	0	0	0	0	0	0	0		Dat	ta Me	emory	/ Add	Iress	
Indirect	0 1	0	0	0	0	0	0	1	See Section 4.1						
Description	ZALH loads a data memory value into the high-order half of the accumulator. The low-order bits of the accumulator are zeroed. ZALH is useful for 32-bit arithmetic operations.														
Words Cycles Repeatability	1 Class I ( Category														
Example	ZALH	DAT 3		(DP	= 32	2)									
	or ZALH												9.		
			Be	efore	Instru	iction						Aft	er Ins	structi	on
	Memory >3 F 0 1 M							Data Memory >3 F 0 1 4099							
	ACC	X C		>7	7 F F	FF			ACC		x c	>3	F 0 1	000	0

ZALR	Zero Lov	ro Low Accumulator, Load High Accumulator with Rounding Z												ALR				
Assembler Syntax Direct Addressir Indirect Addressir	ng: [ <lab< th=""><th>el&gt;] el&gt;]</th><th>ZAI ZAI</th><th>LR LR</th><th><dm {* *+</dm </th><th>a&gt; · *- *0</th><th>)+ *(</th><th>0- *B</th><th>R0+ </th><th>*BR0</th><th>-}[,&lt;</th><th>next</th><th>ARP</th><th>&gt;]</th><th></th><th></th></lab<>	el>] el>]	ZAI ZAI	LR LR	<dm {* *+</dm 	a> · *- *0	)+ *(	0- *B	R0+	*BR0	-}[,<	next	ARP	>]				
Operands	0 ≤ d 0 ≤ n																	
Execution	(PC) >800( (dma)	) → A	VCC(	15-0														
Encoding	15	14	13	12	11	10	9	8	7	6	5	. 4	3	2	1	0		
Dir	ect 0	1	1	1	1	0	1	1	0	Data Memory Address								
Indir	ect 0	1	1	1	1	0	1	1	1			See	Secti	on 4.	1			
Description	The Z accum 0-14) one.	nulato	or wit	th roi	undir	ng the	valu	ie by a	addir	ng 1/2	LSB	; i.e.,	the 1	5 lov	v bits	i (bits		
	ZALR	is a c	deriva	ative	instr	uctior	n fro	m ZA	LH.									
Words Cycles Repeatability	1 Class Categ																	
Example	ZALR	I	DAT3		(DP	= 32	2)											
	<b>or</b> ZALR	ŕ	k		If	curre	ent	auxi	lia	ry re	egist	ter	cont	ains	s 409	99.		

**Before Instruction** 

>3 F 0 1

>77FFFF

Data Memory 4099

ACC

X

С

Data Memory 4099

ACC

X

С

After Instruction

>3 F 0 1 8 0 0 0

>3 F 0 1

ZALS

Assembler Syntax Direct Addressing: Indirect Addressing:	[ <label>] ZALS <dma> [<label>] ZALS {* *+ *- *0+ *0- *BR0+ *BR0-}[,<next arp="">]</next></label></dma></label>														
Operands		0 ≤ dma ≤ 127 0 ≤ next ARP ≤ 7													
Execution	(PC) + 1 → PC 0 → ACC(31-16) (dma) → ACC(15-0)														
	Not affected by SXM.														
Encoding	15 14	13	12	11 10	) 9	8	7	6	54	3	2	1	0		
Direct	0 1	0	0	0 (	) 0	1	0		Data N	lemor	y Ado	ress			
Indirect	0 1	0	0	0 (	) ()	1	1	See Section 4.1							
Description	The contents of the addressed data memory location are loaded into the 16 low-order bits of the accumulator. The upper half of the accumulator is zeroed. The data is treated as a 16-bit unsigned number rather than a two's-complement number. Therefore, there is no sign-extension with this instruction, regardless of the state of SXM. (ZALS behaves the same as a LAC instruction with no shift and SXM = 0.)														
	ZALS is u	seful 1	for 32	-bit arit	hmetic	oper	ation	s.							
Words Cycles Repeatability	1 Class I (1 Category(														
Example	ZALS <b>or</b> ZALS	DAT1 *		(DP = If cur		auxi	liar	y reg	ister	cont	ains	769	ð.		
	Data Memory 769 ACC	X		fore Ins >I	- 7 F F		Μ	Data Iemory 769 ACC	×c			F 7 F 7	FF		

# 5. Software Applications

The TMS320C25 microprocessor/microcomputer design emphasizes overall speed, communication, and flexibility. Control signals and instructions provide blockmemory transfers, communication with off-chip devices (both serial and parallel), and multiprocessing possibilities. The instructions are tailored to digital signal processing tasks, providing single-cycle multiply/accumulates, adaptive filtering support, and many other features. There is also instruction support for floating-point, extended-precision, and logical processing. Increased throughput for many digital signal processing (DSP) applications is accomplished by the single-cycle multiply/accumulate instructions, two large on-chip RAM blocks, eight auxiliary registers with a dedicated arithmetic unit, a serial port, hardware timer, and single-cycle I/O.

This section provides explanations of how to use the various TMS320C25 processor and instruction set features along with assembly language coding examples. More information about specific applications can be found in the book, *Digital Signal Processing Applications with the TMS320 Family*.

Major topics discussed in this section are listed below.

- Processor Initialization (Section 5.1 on page 5-2)
- Program Control (Section 5.2 on page 5-4) Subroutines Software stack Timer operation Single-instruction loops Computed GOTOs
- Interrupt Service Routines (Section 5.3 on page 5-11) Context switching Interrupt priority
- Memory Management (Section 5.4 on page 5-15) Block moves Configuring on-chip RAM Using on-chip RAM for program execution
- Fundamental Logical and Arithmetic Operations (Section 5.5 on page 5-23) Status register effects Bit manipulation
- Advanced Arithmetic Operations (Section 5.6 on page 5-25) Overflow management Scaling Moving data Multiplication Division Floating-point arithmetic Indexed addressing Extended-precision arithmetic
- Application-Oriented Operations (Section 5.7 on page 5-42) Companding Filtering Fast Fourier Transforms (FFT)

# 5.1 **Processor Initialization**

Prior to the execution of a digital signal processing algorithm, it is necessary to initialize the processor. Generally, initialization takes place anytime the processor is reset.

When reset is activated by applying a low level to the  $\overline{RS}$  (reset) input for at least three cycles, the TMS320C25 terminates execution and forces the program counter (PC) to zero. Program memory location 0 normally contains a B (branch) instruction in order to direct program execution to the system initialization routine. The hardware reset also initializes various registers and status bits.

After reset, the processor should be initialized to meet the requirements of the system. Instructions should be executed that set up operational modes, memory pointers, interrupts, and the remaining functions necessary to meet system requirements.

To configure the processor after reset, the following internal functions should be initialized:

- Memory-mapped registers
- Interrupt structure
- Mode control (OVM, SXM, HM, FSM, FO, TXM, PM)
- Memory control (CNF)
- Auxiliary registers and the auxiliary register pointer (ARP)
- Data memory page pointer (DP).

The OVM (overflow mode), TC (test/control flag), and IMR (interrupt mask register) bits are not initialized by reset. The auxiliary register pointer (ARP), auxiliary register pointer buffer (ARB), and data memory page pointer (DP) are also not initialized by reset.

Example 5-1 shows coding for initializing the TMS320C25 to the following machine state, in addition to the initialization performed during the hardware reset:

- All interrupts enabled
- Overflow mode (OVM) disabled
- Data memory page pointer (DP) set to zero
- Auxiliary register pointer (ARP) set to seven
- Internal memory filled with zero.

# **Example 5-1. Processor Initialization**

*	TITL IDT DEF DEF REF REF	'PROCES 'EXAMPI RESET,I TINT,RI ISRO,IS TIME,RC NITIALIZ	E' NTO,IN NT,XIN SR1,ISR CV,XMT,	F1,INT F,USEF 2				
* RESE	r and i	NTERRUPT	VECTO		CIFICATIO NAL INTE			
RESET *	AORG B	>0000 INIT	;	RS- E	BEGINS PR	OCESSIN	G HERE.	
INTO INT1 INT2 *	B B B	ISRO ISR1 ISR2	;	INT1-	· BEGINS · BEGINS · BEGINS	PROCESS	ING HERE	Ε.
TINT RINT XINT *	AORG B B B	>0018 TIME RCV XMT	;	SERIA	NINTERRU AL PORT R AL PORT T	ECEIVE	PROCESSI	
USER * * THE 1 * EXEC * THE 1	UTION T PROCESS	O BEGIN OR. WHEN	ION AT HERE FO RESET	PROGF DR RES IS AP	VECTOR P RAM MEMOR SET PROCE PLIED, T AND OTHE	Y LOCAT SSING T HE FOLLO	ION O DI HAT INIT OWING CO	IRECTS FIALIZES PNDITIONS
* ARE 1 * * * STO:	ARP XXX	ov o	VM 1 X 1	INTM	DP		NAL REGI	ISTERS:
* * ST1: *	ARB XXX		C SXM X 1		11 HM 11 1	FSM XF 1 1	FO TXM 0 0	4 PM 00
* REGI: * DRI * DXI * TII * PRI * IMI * GRI *	R R M D R	ADDRESS >0000 >0001 >0002 >0003 >0004 >0005	XXXX XXXX 1111 1111 1111	XXXX 1111 1111 1111	A XXXX XXX XXXX XXX 1111 111 1111 111 11XX XXX 0000 000	X 1 1 X		
* * IMR: *		ERVED 111111	XINT X	RINT X	TINT X	INT2 X	INT1 X	INTO X
INIT	ROVM LDPK LARP LACK SACL	0 7 >3F 4	;;	POINT POINT LOAD	BLE OVERF DP REGI TO AUXI ACCUMULA LE ALL IN	STER TO LIARY R TOR WIT	DATA PA EGISTER H >3F.	7.

5-3

\* INTERNAL DATA MEMORY INITIALIZATION. ZAC ZERO THE ACCUMULATOR. ; LARK AR7,>60 ; POINT TO BLOCK B2. RPTK 31 ; STORE ZERO IN ALL 32 LOCATIONS. SACL \*+ \* LRLK AR7,>200 ; POINT TO BLOCK BO. RPTK 255 SACL \*+ ; ZERO ALL OF PAGE 4. 255 RPTK SACL \*+ ; ZERO ALL OF PAGE 5. \* ; POINT TO BLOCK B1. 255 RPTK SACL \*+ ZERO ALL OF PAGE 6. ; RPTK 255 SACL \*+ ; ZERO ALL OF PAGE 7. \* THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-\* DEPENDENT PART OF THE SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD \* NOW BE INITIALIZED. EINT ; ENABLE ALL INTERRUPTS.

# 5.2 Program Control

To facilitate the TMS320C25's use in general-purpose high-speed processing, a variety of instructions are provided for software stack expansion, subroutine calls, timer operation, single-instruction loops, and external branch control. Descriptions and examples of how to use these features of the TMS320C25 are given in this section.

#### 5.2.1 Subroutines

The TMS320C25 has a 16-bit Program Counter (PC) and an eight-level hardware stack for PC storage. The CALL and CALA subroutine calls store the current contents of the program counter on the top of the stack. The RET (return from subroutine) instruction then pops the top of the stack to the program counter.

Example 5-2 illustrates the use of a subroutine to determine the square root of a 16-bit number. Processing proceeds in the main routine to the point where the square root of a number should be taken. At this point a CALL is made to the subroutine, transferring control to that section of the program memory for execution and then returning to the calling routine via the RET instruction when execution has completed.

5-4

# **Example 5-2. Subroutines**

\* AUTOCORRELATION \* THIS ROUTINE PERFORMS A CORRELATION OF TWO VECTORS AND THEN \* CALLS A SQUARE ROOT SUBROUTINE THAT WILL DETERMINE THE RMS \* AMPLITUDE OF THE WAVEFORM. AUTOC LAC ENERGY CALL SORT SACL ENERGY . . \* SQUARE ROOT \* THIS SUBROUTINE DETERMINES THE SQUARE ROOT OF A NUMBER X THAT IS LOCATED IN THE LOW HALF OF THE ACCUMULATOR WHEN THE ROUTINE \* \* IS CALLED. THE FRACTIONAL SQUARE ROOT OF X IS TAKEN, WHERE \* 0 < X < 1 AND WHERE 1 IS REPRESENTED BY >7FFF. THE RESULT IS RETURNED TO THE CALLING ROUTINE IN THE ACCUMULATOR. ; SAVED STATUS REGISTER STO ADDRESS ST0 EOU >60 ST1 EQU >61 ; SAVED STATUS REGISTER ST1 ADDRESS NUMBER EQU >62 ; NUMBER X WHOSE SQUARE ROOT IS TAKEN ; INTERMEDIATE ROOTS TEMPR EQU >63 ; SQUARE ROOT OF X GUESS EQU >64 ; SAVE STATUS REGISTER STO. SQRT SST STO ; SAVE STATUS REGISTER ST1. SST1 ST1 ; LOAD DATA PAGE POINTER = 0. LDPK 0 ; SET SIGN-EXTENSION MODE. SSXM ; LEFT-SHIFT PR OUTPUT TO ACCUMULATOR. SPM 1 ; SAVE X. SACL NUMBER ; INITIALIZE VARIABLES FOR SQUARE ROOT. LARP AR1 LARK AR1,11 ; 12 ITERATIONS LALK >800 ; ASSUME X IS LESS THAN >200. ; SET INITIAL GUESS TO >800. SACL GUESS ; SET FIRST INTERMEDIATE ROOT TO >800. SACL TEMPR ; SET SQUARE ROOT VALUE TO 0. SACH ROOT LAC NUMBER ; LOAD X INTO THE ACCUMULATOR. SBLK >200 ; TEST IF X IS LESS THAN >200. ; IF YES, TAKE THE ROOT; BLZ SORTLP GUESS,3 ; IF NO, THEN REINITIALIZE. LAC SACL GUESS ; SET INITIAL GUESS TO >4000. ; SET FIRST INTERMEDIATE ROOT TO >4000. SACL TEMPR LARK AR1,14 ; 15 ITERATIONS SOUARE ROOT LOOP SQRTLP SQRA TEMPR ; SQUARE TEMPORARY (INTERMEDIATE) ROOT. ZALH NUMBER ; CHECK IF RESULT IS LESS THAN X. SPAC BLZ NEXTLP ; IF IT'S NOT, SKIP ROOT UPDATE. ; IF IT IS, SET ROOT EQUAL TEMPR. ZALHTEMPR SACH ROOT

NEXTLP		GUESS,15; GUESS	SCALE DOWN GUESS BY 2 TO CONVERGE.
	ADDH	ROOT ;	ADD CURRENT ROOT ESTIMATE.
	SACH	TEMPR ;	UPDATE TEMPORARY ROOT VALUE.
	BANZ	SQRTLP ;	REPEAT SPECIFIED NUMBER OF ITERATIONS.
	LAC	ROOT ;	LOAD THE ROOT OF X.
	LST1	ST1 ;	RESTORE STATUS REGISTER ST1.
	LST	STO ;	RESTORE STATUS REGISTER STO.
	RET		

Hardware stack allocation involves its use in interrupts, subroutine calls, pipelined instructions, and the emulator (XDS). The TMS320C25 disables all interrupts when taking an interrupt trap. If interrupts are enabled more than one instruction before the return of the interrupt service routine, the routine can also be interrupted, thus using another level of the hardware stack. This condition should be considered when managing the use of the stack. When nesting subroutine calls, each call uses a level of the stack. The number of levels used by the interrupt must be remembered as well as the depth of the nesting of subroutines. The emulator (XDS) uses one level of the stack for breakpoint/single-step operations. Given these constraints, the following listings describe possible allocations of the hardware stack levels:

- 1 level suggested for emulator (XDS) stack
- 1 level reserved for TRAP (software interrupt) instruction
- 1 level reserved for interrupt service routines (ISR)
- 5 levels available for subroutine calls.

or:

- 1 level suggested for emulator (XDS) stack
- 1 level reserved for TRAP (software interrupt) instruction
- 2 levels reserved for interrupt service routines (ISR)
- 4 levels available for subroutine calls.

When two levels are allocated for ISRs, the individual ISRs can utilize one level of subroutine calls or one level of interrupt nesting.

#### 5.2.2 Software Stack

Provisions have been made on the TMS320C25 for extending the hardware stack into data memory. This is useful for deep subroutine nesting or stack overflow protection.

The hardware stack is accessible via the accumulator using the PUSH and POP instructions. Two additional instructions, PSHD and POPD, are included in the instruction set so that the stack may be directly stored to and recovered from data memory.

A software stack can be implemented by using the POPD instruction at the beginning of each subroutine in order to save the PC in data memory. Then before returning, a PSHD is used to put the proper value back onto the top of the stack.

When the stack has seven values stored on it and two or more values are to be put on the stack before any other values are popped off, a subroutine that expands the stack is needed, such as shown in Example 5-3. In this example, the main program stores the stack starting location in memory in AR2 and indicates to the subroutine whether to push data from memory onto the stack or pop data from the stack to memory. If a '0' is loaded into the accumulator before calling the subroutine, the subroutine pushes data from memory to the stack. If a '1' is loaded into the accumulator, the subroutine pops data from the stack to memory.

Since the CALL instruction uses the stack to save the program counter, the subroutine pops this value into the accumulator and utilizes the BACC (branch to address specified by accumulator) instruction to return to the main program. This prevents the program counter from being stored into a memory location. The subroutine in Example 5-3 uses the BANZ (branch on auxiliary register not zero) instruction to control all of its loops.

#### **Example 5-3. Software Stack Expansion**

THIS ROUTINE EXPANDS THE STACK WHILE LETTING THE MAIN \* \* PROGRAM DETERMINE WHERE TO STORE THE STACK CONTENTS OR FROM \* WHERE TO RECOVER THEM. STACK LARP 2 ; USE AR2. AR1,6 LOAD COUNTER. LARK ; IF POPD IS NEEDED, GOTO PO. BNZ PO ; POP ELSE, SAVE PROGRAM COUNTER. ; PUT MEMORY IN STACK. BRANCH TO P UNTIL STACK IS FULL. Ρ PSHD \*+,AR1 ; P,\*-,AR2 BANZ ; BACC RETURN TO MAIN PROGRAM. : SAVE PROGRAM COUNTER. PO POP ; MAR \*-ALIGN STACK POINTER. ; \*-,AR1 POPD P01 PUT STACK IN MEMORY. ; PO1,\*-,AR2 BANZ BRANCH TO PO1 UNTIL SAVED. ; MAR \*+ REALIGN STACK POINTER. ; BACC RETURN TO MAIN PROGRAM. ;

# 5.2.3 Timer Operation

The TMS320C25 provides an on-chip timer and its associated interrupt to perform various functions at regular time intervals. By programming the period (PRD) register from 1 to 65,535 (>FFFF), a timer interrupt (TINT) can be generated every 2 to 65,536 cycles, respectively. (A period register value of zero is not allowed.)

Two memory-mapped registers are used to operate the timer. The timer (TIM) register, data memory location 2, holds the current count of the timer. At every CLKOUT1 cycle, the TIM register is decremented by one. The PRD register, data memory location 3, holds the starting count for the timer. When the TIM register decrements to zero, a timer interrupt (TINT) is generated. In the following cycle, the contents of the PRD register are loaded into the TIM register. In this way, a TINT is generated every (PRD + 1) cycles of CLKOUT1.

The timer and period registers can be read from or written to on any cycle. The count can be monitored by reading the TIM register. A new counter period can be written to the PRD register without disturbing the current timer count. The timer will then start the new period after the current count is complete. If both the PRD and TIM registers are loaded with a new period, the timer begins decrementing the new period without generating an interrupt. Thus, the programmer has complete control of the current and next periods of the timer.

The TIM and PRD registers are both set to the maximum value on reset (>FFFF). The TIM register begins decrementing only after  $\overline{RS}$  is de-asserted. If the timer is not used, TINT should be masked. The PRD register can then be used as a gener-

al-purpose data memory location. If TINT is used, the PRD and TIM registers should be programmed before unmasking the TINT.

Example 5-4 shows the assembly code that implements the use of the timer to divide down the CLKOUT1 signal. To generate a 9600-Hz clock signal, the PRD register should be loaded with 520. In the timer interrupt service routine, the XF line is toggled. The XF output is also used as an input for BIO in this example. The output of XF will provide a 50-percent duty cycle clock signal as long as the main routine or other interrupt routines do not disable interrupts. Interrupts may be disabled by direct or implied use of DINT, or by executing instructions in the repeat mode. The value for the PRD register is calculated as follows:

 $CLKOUT1/(PRD + 1) = 2 \times frequency of signal 10 MHz/(520 + 1) = 2 \times 9600 Hz$ 

Assuming a 10-MHz CLKOUT1 frequency, the frequency of the divided signal is 9597 Hz.

#### Example 5-4. Clock Divider Using Timer

*	SETUP	FOR	INTERRUPT	SERVICE	ROUTINE.
4					

	LALK SACL LACK	520 DMA3 8	;	LOAD THE PERIOD REGISTER.
	OR SACL EINT ·	DMA4 DMA4	; ;	ENABLE THE TIMER INTERRUPT. ENABLE INTERRUPTS.
* I/O	SERVICE	ROUTINE.		
TIME	BIOZ RXF EINT RET	SET1	;;;	CHECK THE CURRENT XF STATE. XF WAS HIGH; SET IT LOW. ENABLE INTERRUPTS. RETURN TO INTERRUPTED CODE.
SET1	SXF EINT RET		; ; ;	XF WAS LOW; SET IT HIGH. ENABLE INTERRUPTS. RETURN TO INTERRUPTED CODE.

#### 5.2.4 Single-Instruction Loops

When programming time-critical high-computational tasks, it is often necessary to repeat the same operation many times. For these cases, repeat instructions that allow the execution of the next single instruction N+1 times are provided. N is defined by an eight-bit repeat counter (RPTC), which is loaded by the RPT or RPTK instructions. The instruction immediately following is then executed, and the RPTC is decremented until it reaches zero.

When using the repeat feature, the instruction being repeated is fetched only once. As a result, many multicycle instructions become single-cycle when repeated. This is especially useful for I/O instructions, such as TBLR/TBLW, IN/OUT, or BLKD/BLKP.

Since the instruction is fetched and internally latched, the program bus can be used to fetch or write a second operand in parallel to operations using the data bus. With the instruction latched for repeated execution, the program counter can be loaded with a data address and incremented on succeeding executions to fetch data in successive memory locations. As an example, the MAC instruction fetches the multiplicand from program memory via the program bus. Simultaneous with the program bus fetch, the second multiplicand is fetched from data memory via the data bus. In addition to these data fetches, preparation is made for accesses in the following cycles by incrementing the program counter and by indexing the auxiliary register. TBLR is another example of an instruction that benefits from simultaneous transfers of data on both the program and data buses. In this case, data values from a table in program memory may be read and transferred to data memory. When repeated, the program overhead of reading the instruction from program memory must be executed only once, thus allowing the rest of the executions to operate in a single cycle.

Programs, such as those implementing digital filters, require loops that execute in a minimum amount of time. Example 5-5 shows the use of the RPT or RPTK instructions.

#### **Example 5-5. Instruction Repeating**

\* THIS ROUTINE USES THE RPT INSTRUCTION TO SET UP THE LOOP COUNTER \* IN ONE CYCLE. THE FOLLOWING EQUATION IS IMPLEMENTED IN THIS \* ROUTINE: \* 10 \* ----- $X(I) \times Y(I)$ \* \* \* I = 1THIS ROUTINE ASSUMES THAT THE X VALUES ARE LOCATED IN ON-CHIP \* \* ROM, AND THE Y VALUES IN BLOCK B1. WHEN REPLACING RPT NUM \* WITH RPTK 9, THE PROGRAM WILL EXECUTE THE SAME WAY. SERIES LARP AR6 LACK 9 ; SET COUNTER TO 9. ; (NUM) = 9. SACL NUM LRLK AR6,>300 ; POINT AT BEGINNING OF DATA. MPYK >0 ; CLEAR P REGISTER. ZAC ; CLEAR ACCUMULATOR. ; EXECUTE FOLLOWING INSTRUCTION 10 TIMES. RPT NUM >600,\*+ MAC ; MULTIPLY AND ACCUMULATE; INCREMENT AR6. APAC ; RETURN TO MAIN PROGRAM. RET

# 5.2.5 Computed GOTOs

Processing may be executed in a time- and process-dependent or selected way. Following a specific time or data processing path may then result in selecting one of several processing options.

A simple computed GOTO can be programmed in the TMS320C25 by using the CALA instruction. This instruction uses the contents of the accumulator as the direct address of the call. Thus, the call address can be computed in the ALU, as shown in Example 5-6.

# Example 5-6. Computed GOTO

* TASK *	CONTROL	LER	
* AND S * INTER * AND C * ROUTI * THE I * ROUTI * SAMPL * BACK	CHEDULII RUPT SEI DUTPUT DA NE HAS ( NSTRUCT NE SELE( E CYCLE TO THE	NG OF TA RVICE ROU ATA SAMP COMPLETE ION FOLL CTS THE ' , CALLS ' IDLE TO N	NE CONTROLS THE ORDER OF EXECUTION SKS. WHEN AN INTERRUPT OCCURS, THE JTINE IS EXECUTED TO PROCESS THE INPUT LES. AFTER THE INTERRUPT SERVICE D, THE PROCESSOR BEGINS EXECUTION WITH DWING THE IDLE INSTRUCTION. THIS TASK APPROPRIATE FOR THE CURRENT THE TASK AS A SUBROUTINE, AND BRANCHES WAIT FOR THE NEXT SAMPLE INTERRUPT ASK HAS COMPLETED EXECUTION.
WAIT	IDLE		; WAIT FOR SAMPLE INTERRUPT.
	LAC	SAMPLE	; FETCH SAMPLE COUNT VALUE.
	SUB	ONE	; DECREMENT THE SAMPLE COUNT.
	BGEZ	OVRSAM	; DECREMENT THE SAMPLE COUNT. ; TEST FOR END OF BAUD INTERVAL. ; INIT COUNT FOR NEW BAUD INTERVAL. ; SAVE NEW COUNT VALUE.
	LACK	15	; INIT COUNT FOR NEW BAUD INTERVAL.
OVRSAM	SACL	SAMPLE	; SAVE NEW COUNT VALUE.
	ADLK	TSKSEQ	; ADD TASK TABLE BASE ADDRESS. ; READ SUBROUTINE TASK ADDRESS. ; LOAD ACCUMULATOR FOR TASK CALL.
	TBLR	TEMP	; READ SUBROUTINE TASK ADDRESS.
	LAC	TEMP	; LOAD ACCUMULATOR FOR TASK CALL.
	CALA		; EXECUTE APPROPRIATE TASK.
	В	WAIT	
*			
TSKSEQ	EQU	\$	
	DATA	DUMMY	; 15 - UNUSED CYCLE
	מידעת	DUMMY	$\cdot$ 14 - UNUSED CYCLE
	DATA	DUMMY	; 13 - UNUSED CYCLE
	DATA	DUMMY	; 12 - UNUSED CYCLE
	DATA	DUMMY DUMMY BDCLK2	; 11 - COMPUTE ENERGY E(11)
	DATA	DUMMY	: 10 - UNUSED CYCLE
	DATA	OUT	; 9 - COMMUNICATE WITH U-CONTROLLER
	DATA	DECODE	; 9 - COMMUNICATE WITH U-CONTROLLER ; 8 - DECODE/GET SCRAMBLED DIBIT
	DATA	OUT DECODE DEMODB	: 7 - DEMODULATE IN MIDDLE OF BAUD
	DATA	DUMMY	; 6 - UNUSED CYCLE
	በልጥል	ACCUPT	• 5 - HPDATE ACC EVERY 3RD BAHD
	DATA	DUMMY	; 4 - UNUSED CYCLE
	DATA	BDCLK1	; 3 - COMPUTE ENERGY E(3)
	DATA	DUMMY	; 4 - UNUSED CYCLE ; 3 - COMPUTE ENERGY E(3) ; 2 - UNUSED CYCLE 1 - UNUSED CYCLE
	DATA	DUMMY	; I - UNUSED CICLE
	DATA	DUMMY	; O - UNUSED CYCLE

# 5.3 Interrupt Service Routine

Interrupts on the TMS320C25 are prioritized and vectored. When an interrupt occurs, the corresponding flag is set in the Interrupt Flag Register (IFR). If the corresponding bit in the Interrupt Mask Register (IMR) is set and interrupts are enabled (INTM=0), then interrupt processing begins.

When the interrupt vector is loaded into the program counter, interrupts are disabled (INTM=1) and a branch is made to the appropriate routine via the branch instruction stored at the associated vector location. Since all interrupts are disabled, interrupt processing may proceed without further interruption unless the interrupt service routine (ISR) re-enables interrupts.

Unless the interrupt service routines are simple I/O handlers, the processing in each ISR generally must assure that the processor context is preserved during execution. The context must be saved before executing the routine itself and restored when the routine is finished. A common routine or routines individualized for each interrupt may be used to secure the context of the processor during interrupt processing. Context switching is also useful for subroutine calls, especially when extensive use is made of the stack or auxiliary registers. Code examples of context switching and an interrupt service routine are provided in this section.

# 5.3.1 Context Switching

Context switching, commonly required when processing a subroutine call or interrupt, may be quite extensive or simple, depending on the system requirements. On the TMS320C25, the program counter is stored automatically on the hardware stack. If there is any important information in the other TMS320C25 registers, such as the status or auxiliary registers, these must be saved by software command. A stack in data memory, identified by an auxiliary register, is useful for storing the machine state when processing interrupts.

Examples of saving and restoring the state of the TMS320C25 are given in Example 5-7 and Example 5-8. Auxiliary register 7 (AR7) is used in both examples as the stack pointer. As the stack grows, it expands into lower memory addresses. The registers saved are the status registers (ST0 and ST1), accumulator (ACCH and ACCL), product register (PR), temporary register (TR), all eight levels of the hardware stack, and the auxiliary registers (AR0 through AR6).

The routines in Example 5-7 and Example 5-8 are protected against interrupts, allowing context switches to be nested. This is accomplished by the use of the MAR \*- and MAR \*+ instructions at the beginning of the context save and context restore routines, respectively. Note that the last instruction of the context save decrements AR7 while the context restore is completed with an additional increment of AR7. This prevents the loss of data if a context save or restore routine is interrupted.

# Example 5-7. Context Save

'CONTEXT SAVE' TITLDEF SAVE \* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT. \* \* ASSUME AR7 IS THE STACK POINTER AND AR7 = 128. \* AR7 ; (ARP)  $\rightarrow$  ARB, 7  $\rightarrow$  ARP, SAVE LARP AR7 = 128AR7 = 127MAR \*\_\_\_\_ ; \* \* SAVE THE STATUS REGISTERS. SST1 \*- ; ST1 --> (127), AR7 = 126\*\_ SST ; STO --> (126), AR7 = 125\* SAVE THE ACCUMULATOR. SACH \*- ; ACCH --> (125), AR7 = 124SACL \*--; ACCL--> (124), AR7 = 123\* SAVE THE P REGISTER. SPM 0 ; NO SHIFT ON PR OUTPUT SPH \* ---; PRH --> (123), AR7 = 122\* \_ SPL ; PRL --> (122), AR7 = 121\* \* SAVE THE T REGISTER. MPYK 1 ; PR = TR ; TR --> (121), SPL \* ---AR7 = 120SAVE ALL EIGHT LEVELS OF THE HARDWARE STACK. RPTK 7 POPD \*---; TOS (8) --> (120), AR7 = 119 \* ; STACK(7) --> (119), AR7 = 118 ; STACK(6) --> (118), \* AR7 = 117 AR7 = 116; STACK(5) --> (117), AR7 = 115 AR7 = 114 AR7 = 113; STACK(4) --> (116), ; STACK(3) --> (115), ; STACK(2) --> (114), ; BOS (1) --> (113), AR7 = 112\* SAVE AUXILIARY REGISTERS ARO THROUGH AR6. ARO,\*- ; ARO --> (112), AR7 = 111SAR ARO,\*- ; ARO --> (112), AR1,\*- ; ARO --> (111), AR2,\*- ; ARO --> (110), AR3,\*- ; ARO --> (109), AR4,\*- ; ARO --> (108), AR5,\*- ; ARO --> (107), AR6,\*- ; ARO --> (106), AR7 = 110SAR  $\begin{array}{rcrr} AR7 &=& 110 \\ AR7 &=& 109 \\ AR7 &=& 108 \\ AR7 &=& 107 \\ AR7 &=& 106 \\ AR7 &=& 105 \end{array}$ SAR SAR SAR SAR SAR

\* SAVE IS COMPLETE.

# Example 5-8. Context Restore

TTTL 'CONTEXT RESTORE' DEF RESTOR \* CONTEXT RESTORE AT THE END OF A SUBROUTINE OR INTERRUPT. \* ASSUME AR7 IS THE STACK POINTER AND AR7 = 105. RESTOR LARP ; (ARP)  $\rightarrow$  ARB, 7  $\rightarrow$  ARP, AR7 = 105 AR7 AR7 = 106\*+ MAR ; \* RESTORE AUXILIARY REGISTERS ARO THROUGH AR6. \* ; (106) --> AR6, LAR AR6,\*+ AR7 = 107AR5,\*+ ; (107) --> AR5, AR7 = 108LAR AR4,\*+ ; (108) --> AR4, AR7 = 109 LAR ; (109) --> AR3, AR7 = 110AR3,\*+ LAR AR2,\*+ ; (110) --> AR2, AR1,\*+ ; (111) --> AR1, AR0,\*+ ; (112) --> AR0, AR7 = 111LAR AR7 = 112LAR AR7 = 113LAR \* RESTORE ALL EIGHT LEVELS OF THE HARDWARE STACK. RPTK 7 PSHD \*+ ; (113) --> BOS (1), AR7 = 114\* ; (114) --> STACK(2), AR7 = 115\* ; (115) --> STACK(3), AR7 = 116\* ; (116) --> STACK(4), AR7 = 117\* ; (117) --> STACK(5), AR7 = 118; (118) --> STACK(6), AR7 = 119; (119) --> STACK(7), AR7 = 120; (120) --> TOS (8), AR7 = 121\* THE RETURN PC IS NOW ON THE TOP OF THE STACK FOR THE \* RET INSTRUCTION. NOTE THAT THE LOWER 16 BITS OF THE P REGISTER MUST BE LOADED VIA THE T REGISTER AND THAT \* THE STACK POINTER IS POINTING AT THE VALUE TO BE LOADED \* IN THE T REGISTER. \* \* RESTORE THE LOW P REGISTER. \*+ ; SKIP T REGISTER, MAR AR7 = 122; (122) --> TR, ; (TR) --> PRL \* --AR7 = 121 $\mathbf{LT}$ 1 MPYK RESTORE THE T REGISTER. \*+ ; (121) --> TR, \*+ ; SKIP P REGISTER LOW, LTAR7 = 122MAR AR7 = 123\*+ LPH ; (123) --> PRH, AR7 = 124\* RESTORE THE ACCUMULATOR. \*+ ; (124) --> ACCL, ZALS AR7 = 125; (125) --> ACCH, \*+ AR7 = 126ADDH \* \* RESTORE THE STATUS REGISTERS. ; (126) -> STO, ; (127) -> ST1, AR7 = 127LST\*+ \*+ AR7 = 128LST1 \* RESTORE IS COMPLETE. EINT ; ENABLE INTERRUPTS. ; RETURN TO INTERRUPTS OR RET ; CALLING ROUTINE.

# 5.3.2 Interrupt Priority

Interrupts on the TMS320C25 are prioritized in hardware. This allows interrupts that occur simultaneously to be serviced in a prioritized order. Sometimes priority may be determined by frequency or rate of occurrence. An infrequent, but lengthy, interrupt service routine (ISR) might need to be interrupted by a more frequently occurring interrupt. In the routine of Example 5-9, the ISR for  $\overline{INT1}$  temporarily modifies the interrupt mask register (IMR) to permit interrupt processing when an interrupt on  $\overline{INT0}$  (but no other interrupt) occurs. When the routine has finished processing, the IMR is restored to its original state.

```
Example 5-9. Interrupt Service Routine
```

, *	TITL DEF REF	ISR1	SERVICE ROUTINE'
* * THIS * EXTEN	ROUTIN	E MAY BE INT	R EXTERNAL INTERRUPT INT1 ERRUPTED BY AN INTERRUPT FROM THE -, BUT NO OTHER.
	LACK AND SACL EINT	*- ; *- ; *- ; *- ; 0 ; IMR ; >0001 ; IMR ; IMR ;	MASK FOR INTO- MASK CURRENT IMR CONTENTS. ACC> IMR ENABLE INTERRUPTS.
*	LARP MAR ZALS ADDH	O ; IMR ; AR7 ; *+ ; *+ ; *+ ; *+ ; *+ ;	DISABLE INTERRUPTS. DP = 0 TOS> IMR 7> ARP AR7 = AR7 + 1 *AR7> ACCL, AR7 = AR7 + 1 *AR7> ACCH, AR7 = AR7 + 1 *AR7> STO, AR7 = AR7 + 1 *AR7> ST1, AR7 = AR7 + 1 ENABLE INTERRUPTS.

# 5.4 Memory Management

The structure of the TMS320C25's memory map is programmable and can vary for each application. Instructions are provided for moving blocks of data or program memory, configuring a block of on-chip data RAM as program memory, and defining part of external data memory as global. Explanations and examples of moving, configuring, and manipulating memory are provided in this section.

#### 5.4.1 Block Moves

Since the TMS320C25 directly addresses a large amount of memory, blocks of data or program code can be stored off-chip in slow memories and then loaded on-chip for faster execution. Data can also be moved from on-chip to off-chip for storage or for multiprocessor data transfers.

The BLKD and BLKP instructions facilitate memory-to-memory block moves on the TMS320C25. The BLKD instruction moves a block within data memory as shown in Example 5-10. Data may also be transferred between data memory and program memory by means of the TBLR and TBLW instructions. The instructions IN and OUT are used to transfer data between the data memory and the I/O space.

#### Example 5-10. Moving External Data Memory to Internal Data Memory with BLKD

\* THIS ROUTINE USES THE BLKD INSTRUCTION TO MOVE A BLOCK OF \* EXTERNAL DATA MEMORY (DATA PAGES 8 AND 9) TO INTERNAL BLOCK \* B1 (DATA PAGES 6 AND 7). MOVED LARP AR2 ; DESTINATION IS BLOCK B1 IN RAM. AR2,>300 LRLK ; REPEAT NEXT INSTRUCTION 256 TIMES. RPTK 255 >400,\*+ ; MOVE EXTERNAL BLOCK TO BLOCK B1. BLKD RET ; RETURN TO MAIN PROGRAM.

For systems that have external program memory but no external data memory, BLKP can be used to move program memory blocks into data memory. Example 5-11 demonstrates how to use the BLKP instruction.

#### Example 5-11. Moving Program Memory to Data Memory with BLKP

\* THIS ROUTINE USES THE BLKP INSTRUCTION TO MOVE DATA VALUES FROM PROGRAM MEMORY INTO DATA MEMORY. SPECIFICALLY, THE VALUES IN LOCATIONS 2, 3, 4, AND 5 IN PROGRAM MEMORY ARE MOVED TO LOCATIONS 512, 513, 514, AND 515 IN DATA MEMORY. \* \* MOVEP LARP AR2 ; SET REFERENCE FOR INDIRECT ADDRESSING. AR2,512 ; LOAD BEGINNING OF BLOCK BO IN AR2. LRLK ; SET UP LOOP. RPTK 3 BLKP >2,\*+ ; PUT DATA INTO DATA RAM. ; RETURN TO MAIN PROGRAM. RET

Another method for transferring data from program memory into data memory makes use of the TBLR instruction. By using the TBLR instruction, a calculated, rather than predetermined, location of a block of data in program memory may be specified for transfer. A routine using this approach is shown in Example 5-12.

#### Example 5-12. Moving Program Memory to Data Memory with TBLR

\* THIS ROUTINE USES THE TBLR INSTRUCTION TO MOVE DATA VALUES \* FROM PROGRAM MEMORY INTO DATA MEMORY. BY USING THIS ROUTINE, \* THE PROGRAM MEMORY LOCATION IN THE ACCUMULATOR FROM WHICH \* DATA IS TO BE MOVED TO A SPECIFIC DATA MEMORY LOCATION CAN \* BE SPECIFIED. ASSUME THAT THE ACCUMULATOR CONTAINS THE \* ADDRESS IN PROGRAM MEMORY FROM WHICH TO TRANSFER THE DATA. \* TABLER LARP AR5 LRLK AR5,380 ; DESTINATION ADDRESS = PAGE 7. RPTK 127 ; TRANSFER 128 VALUES.

			beerinnii on meenees ince	ſ
RPTK	127	;	TRANSFER 128 VALUES.	
TBLR RET	*+		MOVE DATA INTO DATA RAM. RETURN TO CALLING PROGRAM.	
		•		

In cases where systems require that temporary storage be allocated in the program memory, TBLW can be used to transfer data from internal data memory to external program memory. The code in Example 5-13 demonstrates how this may be accomplished.

#### Example 5-13. Moving Internal Data Memory to Program Memory with TBLW

\* THIS ROUTINE USES THE TBLW INSTRUCTION TO MOVE DATA VALUES \* FROM INTERNAL DATA MEMORY TO EXTERNAL PROGRAM MEMORY. THE \* CALLING ROUTINE MUST SPECIFY THE DESTINATION PROGRAM MEMORY \* ADDRESS IN THE ACCUMULATOR. ASSUME THAT THE ACCUMULATOR \* CONTAINS THE ADDRESS IN PROGRAM MEMORY INTO WHICH THE DATA \* IS TRANSFERRED. TABLEW LARP AR6 LRLK AR6,380 ; SOURCE ADDRESS = PAGE 7. RPTK ; TRANSFER 128 VALUES. 127 TBLW \*.+ ; MOVE DATA TO EXTERNAL PROGRAM RAM. RET ; RETURN TO CALLING PROGRAM.

The IN and OUT instructions are used to transfer data between the data memory and the I/O space, as shown in Example 5-14 and Example 5-15.

# Example 5-14. Moving Data from I/O Space into Data Memory with IN

\* THIS ROUTINE USES THE IN INSTRUCTION TO MOVE DATA VALUES FROM THE I/O SPACE INTO DATA MEMORY. DATA ACCESSED FROM I/O PORT 15 IS TRANSFERRED TO SUCCESSIVE MEMORY LOCATIONS \* \* ON DATA PAGE 5. INPUT LARP AR2 ; DESTINATION ADDRESS = PAGE 5. LRLK AR2,>2C0 ; TRANSFER 64 VALUES. RPTK 63 IN PA15,\*+ ; MOVE DATA INTO DATA RAM. RET ; RETURN TO CALLING PROGRAM.

#### Example 5-15. Moving Data from Data Memory to I/O Space with OUT

\* THIS ROUTINE USES THE OUT INSTRUCTION TO MOVE DATA VALUES \* FROM THE DATA MEMORY TO THE I/O SPACE. DATA IS TRANSFERRED \* TO I/O PORT 8 FROM SUCCESSIVE MEMORY LOCATIONS ON DATA \* PAGE 4. \* OUTPUT LARP AR4 ; SOURCE ADDRESS = PAGE 4. LRLK AR4,>200 ; TRANSFER 64 VALUES. RPTK 63 ; MOVE DATA FROM DATA RAM. OUT PA8,\*+ RET ; RETURN TO CALLING PROGRAM.

# 5.4.2 Configuring On-Chip RAM

The large amount of external memory and the configurability of on-chip RAM simplify the downloading of data or program memory into the TMS320C25. Also, since data in the RAM is preserved when redefining on-chip RAM, block B0 can be configured dynamically as either data or program memory. Figure 5-1 illustrates the changes in on-chip RAM when switching configurations.

.




Figure 5-1. On-Chip RAM Configurations

On-chip memory is configured by a reset or by the CNFD and CNFP instructions. Block B0 is configured as data memory by executing CNFD or reset. A CNFP instruction configures block B0 as program memory.

Configuring block B0 as program memory is useful for implementing adaptive filters or other similar applications at full speed with only on-chip memories. Example 5-16

illustrates the use of the configuration modes to utilize block B0 as data and program memory while executing from on-chip program ROM.

# Example 5-16. Configuring and Using On-Chip RAM

'ADAPTIVE FILTER' TITL DEF ADPFIR DEF X,Y \* \* THIS 128-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK \* BO FOR COEFFICIENTS AND BLOCK B1 FOR DATA SAMPLES. THE \* NEWEST INPUT SHOULD BE IN MEMORY LOCATION X WHEN CALLED. \* THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED. ; BO PROGRAM MEMORY ADDRESS COEFFP EOU >FFOO COEFFD EQU >0200 ; BO DATA MEMORY ADDRESS ONE EQU ; CONSTANT ONE >7A (DP=6); ADAPTATION CONSTANT (DP=6) BETA EQU >7B ; SIGNAL ERROR ERR EQU >7C (DP=6)ERRF EQU >7D ; ERROR FUNCTION (DP=6)>7E ; FILTER OUTPUT Y EQU (DP=6); NEWEST DATA SAMPLE Х EQU >7F (DP=6) ; NEXT NEWEST DATA SAMPLE FRSTAP EQU >0380 LASTAP EQU >03FF ; OLDEST DATA SAMPLE \* FINITE IMPULSE RESPONSE (FIR) FILTER. \* ; CONFIGURE BO AS PROGRAM: ADPFIR CNFP MPYK O ; Clear the P register. LAC ONE,14 ; Load output rounding bit. LARP AR3 LRLK AR3,LASTAP ; Point to the oldest sample. FIR RPTK 127 MACD COEFFP,\*-; 128-tap FIR filter. CNFD ; CONFIGURE BO AS DATA: APAC SACH Y,1 ; Store the filter output. NEG ADD X,15 ; Add the newest input. SACH ERR,1 ; err(n) = x(n) - y(n)\* LMS ADAPTATION OF FILTER COEFFICIENTS.  $\mathbf{LT}$ ERR MPY BETA ; 128-TAP FIR FILTER. PAC ; errf(n) = beta \* err(n) ONE,14 ADD ; ROUND THE RESULT. SACH ERRF,1 \* LARP AR3 LARK AR1,127 ; 128 COEFFICIENTS TO UPDATE. LRLK AR2, COEFFD ; POINT TO THE COEFFICIENTS. LRLK AR3,LASTAP ; POINT TO THE DATA SAMPLES. DMOV Х ; INCLUDE NEWEST SAMPLE.  $\mathbf{LT}$ ERRF MPY \*-,AR2 ; P = 2\*beta\*err(n)\*x(n-k)

٠

```
ADAPT ZALR *,AR3 ; LOAD ACCH WITH ak(n) & ROUND.

MPYA *-,AR2 ; ak(n+1) = ak(n) + P

* ; P = 2*beta*err(n)*x(n-k)

SACH *+,0,AR1 ; STORE ak(n+1).

BANZ ADAPT,*-,AR2 ; END OF LOOP TEST.

*

RET ; RETURN TO CALLING ROUTINE.
```

#### 5.4.3 Using On-Chip RAM for Program Execution

In using on-chip memory (block B0) for program execution, this memory must first be loaded with executable code from external memories while configured as data memory. On-chip execution is initiated by using the CNFP instruction to reconfigure block B0 as program memory and performing a branch or call to an on-chip RAM address. By configuring block B0 as program memory and executing from this internal memory, full-speed execution can be achieved in systems using slower external memory. Example 5-17 illustrates how a program may be written to be loaded into and executed from on-chip memory.

One group of instructions, the branch/call instructions, are impacted by the location of execution. Normally, by using labels, the assembler properly determines the location to which a branch is taken. Since the code is relocated prior to execution from on-chip memory, it is necessary to alter the address determined by the assembler for branch instructions. This alteration is necessary so that the branch address that is determined can be consistent with the address space used during execution. In Example 5-17, this is accomplished by adding an offset value (OFFSET) to the branch label representing the destination address in the operand field for each branch instruction. The offset address is determined by use of an EQU (equate) directive that subtracts the assembler location of the code to be relocated (equivalent to base-0 addressing) from the base address of the relocation address (internal block B0 address in this case). Example 5-17. Program Execution from On-Chip Memory

```
AORG 0
            INIT
RESET
     В
* BRANCHES FOR EXTERNAL OR INTERNAL INTERRUPTS FOLLOW HERE AT
* THE DESIGNATED LOCATIONS AS REQUIRED.
*
       AORG >20
*
* A BRANCH INSTRUCTION AT PROGRAM MEMORY LOCATION 0 DIRECTS
* PROCESSOR EXECUTION HERE.
* INITIALIZE THE PROCESSOR.
4
                       ; DISABLE OVERFLOW MODE.
INIT
       ROVM
                       ; SET SIGN EXTENSION.
       SSXM
      LDPK 0
                       ; POINT DP REGISTER TO DATA MEMORY PAGE 0.
            0
                       ; NO SHIFT ON PRODUCT REGISTER OUTPUT.
       SPM
       LARP AR4
                       ; USE AUXILIARY REGISTER 4 (SET ARP = 4).
       LARK AR4, PRD
                       ; POINT AR4 TO PERIOD REGISTER.
       LALK >FFFF
                       ; SET ACCUMULATOR TO >FFFF.
       SACL *+
                       ; LOAD PERIOD REGISTER WITH MAXIMUM VALUE.
       SACL *+
                       ; ENABLE ALL INTERRUPTS VIA IMR.
       ZAC
                       ; CLEAR ACCUMULATOR.
       SACH *
                       ; CLEAR GREG TO MAKE ALL MEMORY LOCAL.
*
 LOAD TIME-CRITICAL CODE FROM EXTERNAL SLOW MEMORY TO INTERNAL RAM.
                       ; USE AUXILIARY REGISTER 1 (SET ARP = 1).
       LARP AR1
                       ; POINT AR1 TO RECONFIGURABLE BLOCK BO.
      LRLK AR1, BLKO
                       ; LOAD REPEAT COUNTER WITH BLOCK LENGTH.
       RPTK PROGL-1
       BLKP PROG,*+
                       ; MOVE CODE FROM PROG MEMORY TO ON-CHIP RAM.
*
 INITIALIZE PARAMETERS FOR EXECUTION.
       LDPK 6
                          ; POINT DP REGISTER TO DATA MEMORY PAGE 6.
       LACK 1
                          ; SET ACCUMULATOR TO >0001.
       SACL ONE
                          ; STORE VALUE OF 1.
       LRLK AR1, BLKO+PRGL; POINT AR1 TO INTERNAL MEMORY ADDRESS.
                      ; LOAD REPEAT COUNTER WITH BLOCK LENGTH.
       RPTK COEFL-1
       BLKP COEF,*+
                         ; MOVE DATA FROM PROG MEMORY TO ON-CHIP RAM.
                         ; CONFIGURE BLOCK BO AS PROGRAM MEMORY.
       CNFP
                         ; LOAD ACC WITH PROG ADDR IN INTERNAL RAM.
      LALK >FF00
       BACC
                          ; BRANCH TO ON-CHIP EXECUTION ADDRESS.
```

\* SIGNAL PROCESSING CODE TO BE EXECUTED FROM ON-CHIP RAM. PROG EOU Ŝ LPTS BIOZ GET+OFFSET ; WAIT FOR INPUT SIGNAL. ; BRANCH IF NO SIGNAL. LPTS+OFFSET в ; OUTPUT LAST FILTER OUTPUT. GET OUT FILOUT, PA2 IN FILIN, PA2 ; INPUT NEW SIGNAL SAMPLE. LRLK AR1, BLK1+SIGNAL; POINT AR1 TO SIGNAL DATA TO PROCESS. ; CLEAR THE ACCUMULATOR. ZAC MPYK 0 ; CLEAR THE P REGISTER. ; REPEAT MACD INSTRUCTION FOR 16 TAPS. **RPTK** 15 MACD >FF00+COEFF, \*- ; MULTIPLY/ACCUMULATE, SAMPLE DELAY. APAC ; ACCUMULATE THE LAST PRODUCT. ; SAVE THE RESULT. SACH FILOUT,1 LPTS+OFFSET ; LOOP TO WAIT FOR NEXT SAMPLE. B EQU PROGE Ś PROGL EQU PROGE-PROG ; PROGRAM CODE LENGTH. OFFSET EQU >FF00-PROG ; BASE ADDRESS OFFSET. \* COEFFICIENT DATA TO BE LOADED INTO ON-CHIP RAM. DATA 385,-1196,1839,-2009 COEF DATA 1390,407,-4403,19958 DATA 19958,-4403,407,1390 DATA -2009,1839,-1196,385 COEFE EQU Ś COEFL EQU COEFE-COEF ; COEFFICIENT DATA LENGTH. \* INTERNAL MEMORY CONSTANTS. EQU >200 BLKO EQU >300 BLK1 \* DATA PAGE 0 (BLOCK B2) - DATA MEMORY LABELS. \* DORG 0 DRR BSS ; SERIAL PORT DATA RECEIVE REGISTER. 1 DXR BSS ; SERIAL PORT DATA TRANSMIT REGISTER. 1 TIM BSS 1 ; TIMER REGISTER. PRD BSS ; PERIOD REGISTER. 1 BSS ; INTERRUPT MASK REGISTER. IMR 1 ; GLOBAL MEMORY ALLOCATION REGISTER. GREG BSS 1 \* DATA PAGE 4 (BLOCK BO) - DATA MEMORY LABELS. \* DORG 0 B0 BSS PROGL ; LOCATIONS FOR INTERNAL PROGRAM CODE. COEFF BSS COEFL ; LOCATIONS FOR COEFFICIENT MEMORY. \* DATA PAGE 6 (BLOCK B1) - DATA MEMORY LABELS. \* DORG 0 ONE BSS ; RESERVED FOR DATA VALUE OF 1. 1 ; FILTER OUTPUT SIGNAL VALUE. FILOUT BSS 1 ; FILTER INPUT SIGNAL VALUE. FILIN BSS 1 SIGNAL BES 14 ; LAST SIGNAL DELAY VALUE. END

Although the TMS320C25 instruction set is oriented toward digital signal processing, the same fundamental operations of a general-purpose processor are included. This section explains basic operations of the TMS320C25's Central Arithmetic Logic Unit (CALU), particularly accumulator operations, the status register effect on data processing, and bit manipulation.

The TMS320C25 provides a complete set of logical operations, including AND, OR, XOR, and CMPL (complement) instructions. This enables the device to perform any logical function. These instructions may be used to perform sign magnitude to two's complement or the reverse conversions.

The contents of the accumulator may be stored in data memory using the SACH and SACL instructions or stored in the stack by using the PUSH instruction. The accumulator may be loaded from data memory using the ZALH and ZALS instructions, which zero the accumulator before loading the data value. The ZAC instruction zeroes the accumulator. POP can be used to restore the accumulator contents from the stack.

The accumulator is also affected by the ABS and NEG instructions. ABS replaces the contents of the accumulator with the absolute value of its contents. NEG generates the arithmetic complement of the accumulator in two's-complement form.

# 5.5.1 Status Register Effect on Data Processing

Three data processing options allow the ALU to automatically suppress sign extension, manage overflow, or scale product accumulations. These options are enabled or disabled through bits in the status registers. These options function in parallel with normal execution of the instructions and cause no additional machine cycles, therefore no performance overhead.

The sign-extension mode option is used to determine whether or not the shifted data values fetched for ALU operations should be sign-extended. The SXM status bit controls this operation. This bit is set to '1' for enabling sign extension using the SSXM instruction, and set to '0' for suppressing sign extension using the RSXM instruction. This operation affects all the instructions that include a shift of the incoming data value (i.e., ADD, ADDT, ADLK, LAC, LACT, LALK, SBLK, SFR, SUB, and SUBT).

The overflow mode option is used to minimize the effects of an arithmetic overflow by forcing the accumulator to saturate at the largest positive value (or in the case of underflow, the largest negative value). The OVM status bit controls this operation. The overflow mode is enabled by setting the OVM bit to a '1' using the SOVM instruction, and reset using the ROVM instruction. This feature affects all arithmetic operations in the ALU.

The product register shift mode option forces all products to be shifted before they are accumulated. The products can be left-shifted one bit to delete the extra sign bit in the multiply of two 16-bit signed numbers. The products can be left-shifted four bits to delete the extra sign bits in multiplying a 16-bit data value by a 13-bit constant. The product shifter can also be used to shift all products six bits to the right to allow up to 128 product accumulations without the threat of an arithmetic overflow, thereby avoiding the overhead of overflow management. The shifter can be disabled to cause no shift in the product when working with integer or 32-bit precision operations. This also maintains compatibility with TMS32010 code. These operations are controlled by the value contained in the PM bits of status register ST1. The PM bits are set using the SPM instruction. This feature affects all the instructions

that use the product of the multiplier (i.e., APAC, LTA, LTD, LTP, LTS, MAC, MACD, MPYA, MPYS, PAC, SPAC, SPH, SPL, SQRA, and SQRS).

# 5.5.2 Bit Manipulation

The BIT instruction tests any of the 16 bits of the addressed data word. The specified bit is copied into the TC of the status register. The bit tested is specified by a bit code in the opcode of the instruction. Either the BBZ (branch on TC bit = 0) or BBNZ (branch on TC bit = 1) instructions check the bit and allow branching to a service routine.

Bit testing is useful in control applications where a number of states or conditions may be latched externally and read into the TMS320C25 via an IN instruction. At this point, individual bits can be tested and branches taken for appropriate processing.

Since the BIT instruction requires the bit code to be specified with the instruction, it cannot be placed in a loop to test several different bits of a data word or bits determined by prior processing for efficient use. The TMS320C25 also has a BITT instruction in which the bit code is specified in the T register. Since the T register can easily be modified, BITT may be used to test all bits of a data word if placed within a loop or to test a bit location determined by past processing.

#### Example 5-18. Using BIT and BBZ

* OF A * REMA * ADD	AN EXTER AINING D ITIONAL	NAL MUX. B ATA. IF ZE PROCESSING	IT RC	BIT INSTRUCTION TO TEST THE CONDITION C 4 DETERMINES THE UTILITY OF THE D, A COUNTER IS INCREMENTED. IF ONE, DCCURS AND THE COUNTER IS CLEARED. WHENEVER A TIMER INTERRUPT OCCURS.
*				
TIME	SST LDPK LARP	0	;	SAVE STATUS REGISTER STO.
		DAT, PAO	7	READ IN VALUE. TEST BIT 4.
				BRANCH AND INCREMENT IF POSITIVE.
		INCR	;	BRANCH AND INCREMENT IF POSITIVE.
	•			
	•			
	• • • • • •			
				CLEAR THE COUNTER.
	LST			RELOAD THE STATUS REGISTER.
	EINT		;	ENABLE INTERRUPTS.
	RET		;	RETURN TO INTERRUPTED ROUTINE.
*				
INCR	MAR	*+	;	INCREMENT THE COUNTER.
	LST			RELOAD THE STATUS REGISTER.
	EINT			ENABLE INTERRUPTS.
	RET			RETURN TO INTERRUPTED ROUTINE.

# Example 5-19. Using BITT and BBNZ

* OF AN * WHEN * INDIV * OF TH	N EXTE PRIOR VIDUAL HE TES	RNAL MUX. A B PROCESSING H PROCESSING W	IT IAS	TT INSTRUCTION TO TEST THE CONDITION T IN THE MUX IS SIGNIFICANT ONLY S DESIGNATED THE BIT TO BE ACTIVE. LL TAKE PLACE BASED UPON THE STATE TTS ARE TESTED EACH TIME A TIMER
TIME	SST LDPK LARP LAR LRLK IN B	0 AR5 AR5,BCNT AR6,BTBL	;;;	SAVE STATUS REGISTER STO. LOAD COUNT OF ACTIVE BITS. LOAD THE BIT TABLE ADDRESS. READ IN VALUE.
TMLOOP	LT BITT	*+,5 DAT LTEST	;	LOAD BIT CODE. TEST SPECIFIED BIT. BRANCH IF BIT IS ONE.
LTEST	BANZ LST EINT RET	TMLOOP,*-,6 STO	;;;	RELOAD THE STATUS REGISTER. ENABLE INTERRUPTS. RETURN TO INTERRUPTED ROUTINE.

# **5.6** Advanced Arithmetic Operations

The TMS320C25 provides special instructions that facilitate efficient execution of arithmetic-intensive DSP algorithms, such as MACD, SQRA, SUBC, and NORM. Explanations and examples of how to use these instructions with overflow management, and for data moves, multiplications, division, floating-point arithmetic, indexed addressing, and extended-precision arithmetic are included in this section.

#### 5.6.1 Overflow Management

The TMS320C25 has four features that can be used to handle overflow management. These include the branch on overflow conditions, accumulator saturation (overflow mode), product register right shift, and accumulator right shift. These features provide several options for overflow protection within an algorithm.

A program can branch to an error handler routine on an overflow of the accumulator by using the BV (branch on overflow) instruction or bypass an error handler by using the BNV (branch if no overflow) instruction. These instructions can be performed after any ALU operation that may cause an accumulator overflow.

The overflow mode is a feature useful for DSP applications. This mode simulates the saturation effect characteristic of analog systems. When enabled, any overflow in the accumulator results in the accumulator contents being replaced with the largest positive value (>7FFFFFF) if the overflowed number is positive, or the largest negative value (>80000000) if negative. The overflow mode is controlled by the OVM bit of status register ST0 and can be changed by the SOVM (set overflow mode), ROVM (reset overflow mode), or LST (load status register) instructions. Overflows can be detected in software by testing the OV (overflow) bit in status register ST0. When a branch is used to test the overflow bit, OV is automatically reset. Note that the OV bit does not function as a carry bit. It is set only when the absolute

value of a number is too large to be represented in the accumulator, and it is not reset except by specific instructions.

Another method of overflow management, which applies to multiply-accumulate operations, is the use of the right shifter of the product register. The right shifter, which operates with no cycle overhead, allows up to 128 accumulations without the possibility of an overflow. The least-significant six bits of the product are lost, and the MSBs are filled with sign bits. This feature is initiated by setting the PM bits of status register ST1 to '11' using the SPM or LST1 instructions.

The TMS320C25 also has a right shift of the accumulator (using the SFR instruction) to scale down the accumulator when it nears overflow.

#### 5.6.2 Scaling

Scaling the data coming into the accumulator or already in the accumulator is useful in signal processing algorithms. This is frequently necessary in adaptation or other algorithms that must compute and apply correction factors or normalize intermediate results. Scaling and normalizing are implemented on the TMS320C25 via right and left shifts in the accumulator and shifts of data on the incoming path to the accumulator.

Right and left shifts of the accumulator can be performed using the SFL and SFR instructions. SFL performs a logical left shift. SFR performs logical or arithmetic right shifts depending on the state of the SXM bit in the status register. A '1' in the SXM bit, corresponding to sign-extension enabled, causes an arithmetic shift to be performed.

In addition to the shift instructions, data can be left-shifted 0 to 15 bits when the accumulator is loaded using a LAC instruction, and left-shifted 0 to 7 bits when storing from the accumulator using SACH or SACL instructions. These shifts can be used for loading numbers into the high 16 bits of the accumulator and renormalizing the result of a multiply. The incoming left shift of 0 to 15 bits can be supplied in the instruction itself or can be taken from the lowest four bits of the T register. Left shifts of data fetched from data memory are available for loading the accumulator (LAC/LACT), adding to the accumulator (ADD/ADDT), and subtracting from the accumulator (SUB/SUBT). The contents of the P register may also be shifted prior to accumulation.

#### 5.6.3 Moving Data

Many DSP applications must perform convolution operations or other operations similar in form. These operations require data to be shifted or delayed. The DMOV, LTD, and MACD instructions can perform the needed data moves for convolution.

The data move function allows a word to be copied from the currently addressed data memory location in on-chip RAM to the next higher location while the data from the addressed location is being operated upon (e.g., by the CALU). The data move and the CALU operation are performed in the same cycle. In addition, an ARAU operation may also be performed in the same cycle when using the indirect addressing mode. The data move function is useful in implementing algorithms, such as convolutions and digital filtering, where data is being passed through a time window. It models the  $z^{-1}$  delay operation encountered in those applications. The data move function is continuous across the boundary of the on-chip data memory blocks B0, B1, and B2. However, the data move function cannot be used if off-chip memory is referenced.

In Example 5-20, the following equation is implemented:

$$Y(n) = \sum_{k=0}^{2} H(k) X(n-k)$$

where the H values stay the same, and the X values are shifted each time the microprocessor performs one of the following series of multiplications (similar to operations performed in FIR filters):

First Series:Y(2) = (H0)(X2) + (H1)(X1) + (H2)(X0)Second Series:Y(3) = (H0)(X3) + (H1)(X2) + (H2)(X1)Third Series:Y(4) = (H0)(X4) + (H1)(X3) + (H2)(X2)

The MACD instruction, which combines accumulate and multiply operations with a data move, is tailored to the type of calculation shown in the summation equation above. In order to use MACD, the H values have been stored in block B0, configured as program RAM, and the X values have been read into block B1 of data RAM as shown in Figure 5-2.




Figure 5-2. MACD Operation

Also in Example 5-20, the summation in the above equation is performed in the reverse order, i.e., from K = 2 to 0, due to the operation of the data move function. This results in the oldest X value being used and discarded first.

If the MACD instruction is replaced with the following two instructions, then the MAC instruction can be utilized with the same results.

MAC \* DMOV \*-

In cases where many more than three MACD instructions are required, the RPT or RPTK instructions may be used with MACD, yielding the same computational results but using less assembly code.

\*

F

# Example 5-20. Using MACD for Moving Data

RET

* FIL] * BEEN * THE * THA]	FER. IT N LOADE ACCUMU F AR1 I BE USE	IS ASSUME D INTO THE LATOR AND I S POINTING	TS A SINGLE PASS OF A THIRD-ORDER FIR THAT THE H AND X VALUES HAVE ALREADY R RESPECTIVE MEMORY LOCATIONS, THAT REGISTER ARE BOTH RESET TO ZERO, AND AT XO. NOTE THAT THE MACD INSTRUCTION REAT MODE, BUT IT IS NOT IMPLEMENTED
	MAC MACD	>FF00,*- >FF01,*-	<pre>; CONFIGURE BLOCK BO AS PROGRAM MEMORY. ; AR1 SHOULD POINT AT THE X VALUES. ; P = (X0)(H2) ; ACC = (X0)(H2) + (X1)(H1) ; ACC = (X0)(H2) + (X1)(H1) + (X2)(H0) ; CONFIGURE BLOCK BO AS DATA MEMORY.</pre>

; CONFIGURE BLOCK BO AS DATA MEMORY. ; RETURN TO MAIN PROGRAM.

#### 5.6.4 Multiplication

The TMS320C25 hardware multiplier normally performs two's-complement 16-bit by 16-bit multiplies and produces a 32-bit result in one processor cycle. A single instruction, MPYU, can be used to multiply two 16-bit unsigned numbers. To multiply two operands, one operand must be loaded into the T register (TR). The second operand is moved by the multiply instruction to the multiplier, which then produces the product in the P register (PR). Before another multiply can be performed, the contents of the PR must be moved to the accumulator. A single-multiply program is shown in Example 5-21. By pipelining multiplies and PR moves, most multiply operations can be performed with a single instruction.

A common operation in DSP algorithms is the summation of products. The MAC instruction, normally performed in four cycles, adds the contents of the PR to the accumulator and then simultaneously reads two values and multiplies them. When using the MAC instruction, a data memory value is multiplied by a program memory value. One of the operands can come from block B1 or B2 in on-chip data memory while the other operand may come from block B0. Block B0 must be configured as program memory when it supplies the second operand. Pipelining of the MAC instruction with a repeat instruction results in an execution time for each succeeding multiply-and-accumulate operation of only one cycle.

#### Example 5-21. Multiply

\* THIS ROUTINE MULTIPLIES TWO VALUES IN DATA MEMORY LOCATIONS \* >200 AND >201 WITH THE RESULT STORED IN >202 AND >203.

 LRLK LARP	AR1,>200 1	;	POINT AT BLOCK BO.
LT	*+	;;	GET FIRST VALUE AT >200.
MPY	*+	;	MULTIPLY BY VALUE AT >201.
PAC		;	PUT RESULT IN ACCUMULATOR.
SACL	*+	;	STORE LOW WORD AT >202.
SACH	*	;	STORE HIGH WORD AT >203.
RET		;	RETURN TO MAIN PROGRAM.

The pipelining of the MAC and MACD instructions incurs a certain amount of overhead in execution. In those cases where speed is more critical than program

memory, it may be beneficial to use LTA or LTD and MPY instructions rather than MAC or MACD. Example 5-22 and Example 5-23 show an implementation of multiply-accumulates using the MAC instruction and the LTA-MPY instruction pair, respectively. Figure 5-3 and Figure 5-4 provide graphically the information necessary to determine the efficiency of use for each of the techniques.

# Example 5-22. Multiply-Accumulate Using the MAC Instruction

* * *		clock cycles	total clock cycles	program memory	total program memory
LAI LRI CNI ZA( MP` RP' MA( AP)	LK AR1,>300 FP C KK 0 FK N-1 C >FF00,*+	1 2 1 1 1 3 + N 1	11 + N	1 2 1 1 1 2 1	10

# Example 5-23. Multiply-Accumulate Using the LTA-MPY Instruction Pair

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	* * *			clock cycles	total clock cycles	program memory	total program memory
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		LT MPY LTA MPY LTA MPY	C1 D2 C2	1 1 2			




Figure 5-3. Execution Time vs. Number of Multiply-Accumulates




Figure 5-4. Program Memory vs. Number of Multiply-Accumulates

In numerical analysis, it is often necessary to square numbers along with adding or subtracting. The TMS320C25 has two instructions, SQRA and SQRS, that accomplish this in a single machine cycle. The result of the previous operation in the PR is first added to the accumulator if SQRA is used, or subtracted from the accumulator if SQRS is used. Then the data value addressed is squared, and the result is stored in the PR. Example 5-24 uses the SQRA instruction to perform the computation.

# Example 5-24. Using SQRA

\* THIS ROUTINE USES THE SQRA INSTRUCTION TO COMPUTE THE \* SQUARE OF THE DISTANCE BETWEEN TWO POINTS WHERE D\*\*2 \* IS DEFINED AS FOLLOWS: \*  $D^{**2} = (XA - XB)^{**2} + (YA - YB)^{**2}$ \* DIST LAC XA SUB ΧВ SACL ΧТ ; XT = XA - XB\* LAC YΑ SUB YΒ SACL ΥT ; YT = YA - YBSQRA ΧТ (P) = XT\*\*2; ZAC (ACC) = 0;  $(P) = YT^{*2}, (ACC) = XT^{*2}$ SQRA YΤ ;  $(ACC) = XT^{*2} + YT^{*2} = D^{*2}$ APAC \* RET ; RETURN TO MAIN PROGRAM.

When performing multiply-and-accumulate operations, it may be desirable to shift the product before adding it to the accumulator. This can be accomplished simultaneously with the MAC instruction by using the product shift mode. This mode, controlled by two bits in the PM field of status register ST1, shifts the value from the PR while it is transferred to the accumulator. The contents of the PR are not shifted.

#### 5.6.5 Division

Division is implemented on the TMS320C25 by repeated subtractions using SUBC, a special conditional subtract instruction. Given a 16-bit positive dividend and divisor, the repetition of the SUBC command 16 times produces a 16-bit quotient in the low accumulator and a 16-bit remainder in the high accumulator.

SUBC implements binary division in the same manner as is commonly done in long division. The dividend is shifted until subtracting the divisor no longer produces a negative result. For each subtract that does not produce a negative answer, '1' is put in the LSB of the quotient and then shifted. The shifting of the remainder and quotient after each subtract produces the separation of the quotient and remainder in the low and high halves of the accumulator.

There are similarities between long division and the SUBC method of division. Both methods are used to divide 33 by 5.

LONG DIVISION:

0000000000000101	0000000000000110 )00000000000100001 -101 110		Quotient
	- <u>101</u> 11		Remainder
SUBC METHOD:			
32 HIGH ACC	LOW ACC 0	_	COMMENT
00000000000000000000000000000000000000	00000000000000000000000000000000000000	(1)	Dividend is loaded into ACC. The divisor is left-shifted 15 and sub- tracted from ACC. The subtraction is negative, so discard the result and shift left the ACC one bit.
00000000000000000000000000000000000000	0000000001000010 10000000000000000 0111111	(2)	2nd subtract produces negative answer, so discard result and shift ACC (dividend) left.
1 1	•		•
 000000000000000100 10 000000000000000	00100000000000000000000000000000000000	(14)	14th SUBC command. The result is positive. Shift result left and replace LSB with '1'.
 0000000000000000011 -10 00000000000000	 01000000000000000 100000000000000000	(15)	Result is again positive. Shift result left and replace LSB with '1'.
 00000000000000000000000000000000000	 100000000000000000011 10000000000000	(16)	Last subtract. Negative answer, so discard result and shift ACC left.
000000000000011	000000000000110		Answer reached after 16 SUBC instructions.
REMAINDER	QUOTIENT		

Note that since the condition of the divisor being less than the shifted dividend is determined by the sign of the result, both the dividend and divisor must be positive when using the SUBC command. Thus, the sign of the quotient must be determined and the quotient computed using the absolute value of the dividend and divisor.

Integer and fractional division can be implemented with the SUBC instruction as shown in Example 5-25 and Example 5-26, respectively. When implementing a divide algorithm, it is important to know if the quotient can be represented as a fraction and the degree of accuracy to which the quotient is to be computed. For integer division, the absolute value of the numerator must be greater than the absolute value of the denominator. For fractional division, the absolute value of the numerator must be less than the absolute value of the denominator.

# Example 5-25. Using SUBC for Integer Division

	ROUTINE	IMPLEMENTS	INTEGER DIVISION.
*			
DN1	LT	NUMERA	; GET SIGN OF QUOTIENT.
	MPY	DENOM	
	PAC		·
	SACH	TEMSGN	; SAVE SIGN OF QUOTIENT.
	LAC	DENOM	
	ABS		
	SACL	DENOM	; MAKE DENOMINATOR POSITIVE.
	ZALS	NUMERA	; ALIGN NUMERATOR.
	ABS		
*			
* IF DI	VISOR A	ND DIVIDEND	ARE ALIGNED, DIVISION CAN START
* HERE.	IIIII ·		
*			
	RPTK	15	
SUBC		DENOM	; 16-CYCLE DIVIDE LOOP.
	SACL	QUOT	
	LAC	TEMSGN	
	BGEZ	DONE	; DONE IF SIGN IS POSITIVE.
	ZAC		
	SUB	QUOT	
	SACL	Õuot	; NEGATE QUOTIENT IF NEGATIVE.
DONE	LAC	QUOT	~
	RET	~	; RETURN TO MAIN PROGRAM.

# Example 5-26. Using SUBC for Fractional Division

\*

\*

\* THIS ROUTINE IMPLEMENTS FRACTIONAL DIVISION. DN1  $\mathbf{LT}$ NUMERA ; GET SIGN OF QUOTIENT. MPY DENOM PAC SACH TEMSGN ; SAVE SIGN OF QUOTIENT. LAC DENOM ABS ; MAKE DENOMINATOR POSITIVE. SACL DENOM ZALH NUMERA ; ALIGN NUMERATOR. ABS \* IF DIVISOR AND DIVIDEND ARE ALIGNED, DIVISION CAN START \* HERE. RPTK 14 DENOM SUBC ; 15-CYCLE DIVIDE LOOP. SACL QUOT LAC TEMSGN BGEZ DONE ; DONE IF SIGN IS POSITIVE. ZAC QUOT SUB SACL QUOT ; NEGATE QUOTIENT IF NEGATIVE. DONE LAC QUOT RET ; RETURN TO MAIN PROGRAM.

#### **5.6.6** Floating-Point Arithmetic

Floating-point numbers are often represented on microprocessors in a two-word format of mantissa and exponent. The mantissa is stored in one word. The exponent, the second word, indicates how many bit positions from the left the decimal point is located. If the mantissa is 16 bits, a 4-bit exponent is sufficient to express the location of the decimal point. Because of its 16-bit word size, the 16/4-bit float-ing-point format functions most efficiently on the TMS320C25.

Operations in the TMS320C25's central ALU are performed in two's-complement fixed-point notation. To implement floating-point arithmetic, operands must be converted to fixed point for arithmetic operations, and then converted back to floating point.

Conversion to floating-point notation is performed by normalizing the input data (i.e., shifting the MSB of the data word into the MSB of the internal memory word). The exponent word then indicates how many shifts are required. To multiply two float-ing-point numbers, the mantissas are multiplied and the exponents added. The resulting mantissa must be renormalized. (Since the input operands are normalized, no more then one left shift is required to normalize the result.)

Floating-point addition or subtraction requires shifting the mantissa so that the exponents of the two operands match. The difference between the exponents is used to left-shift the lower power operand before adding. Then, the output of the add must be renormalized.

TMS320C25 instructions useful in floating-point operations are the NORM, LACT, ADDT, and SUBT instructions. NORM (see Example 5-7) may be used to convert fixed-point numbers to floating-point. LACT may be used to convert back to fixed-point numbers. Addition and subtraction can be computed in floating point using ADDT and SUBT.

Example 5-27 performs a floating-point multiply. The mantissas are assumed to be in Q15 format. Q15, one of the various types of Q format, is a number representation commonly used when performing operations on non-integer numbers. In Q format, the Q number (15 in Q15) denotes how many digits are located to the right of the decimal point. A 16-bit number in Q15 format, therefore, has an assumed decimal point immediately to the right of the most significant bit. Since the most significant bit constitutes the sign of the number, then numbers represented in Q15 may take on values from +1 (represented by +0.99999999...) to -1 (represented by -0.99999999...).

# Example 5-27. Using NORM for Floating-Point Multiply

\* THIS SUBROUTINE PERFORMS A FLOATING-POINT MULTIPLY USING \* THE NORM INSTRUCTION. THE INPUTS AND OUTPUTS ARE OF THE \* FORM: C = MC \* 2 \* EC\* \* SINCE THE MANTISSAS, MA AND MB, ARE NORMALIZED, MC CAN BE NORMALIZED WITH A LEFT SHIFT OF EITHER 0 OR 1 IN THE ACCUMULATOR. THE EXPONENT OF THE RESULT IS ADJUSTED \* APPROPRIATELY. FOR EXAMPLE, MULTIPLICATION OF THE TWO \* NUMBERS A AND B, WHERE A =  $0.1 \times 2 \times 2$  AND B =  $0.1 \times 2 \times 4$ , \* PROCEEDS AS FOLLOWS: 1) A \* B = 0.01 \* 2\*\*6\* \* 2) A \* B = 0.1 \* 2\*\*5(NORMALIZED RESULT) \* MULT LAC ΕA ADD ; EC = EXPONENT OF RESULT BEFORE EΒ SACL EC ; NORMALIZATION. LTMA MPY MB ; (ACC) = MA \* MBPAC SFL; TAKES CARE OF REDUNDANT SIGN BIT. LARP AR5 LAR AR5,EC ; AR5 IS INITIALIZED WITH EC. NORM \* ---; FINDS MSB AND MODIFIES AR5. SACH MC ; MC = MA \* MB (NORMALIZED) SAR AR5,EC RET ; RETURN TO MAIN PROGRAM.

Floating-point implementation programs often require denormalization as well as normalization to return results in a 16-bit format. Example 5-28 is tailored for denormalizing numbers that were normalized using the NORM instruction. This program assumes that the mantissa is in the accumulator and the exponent is in AR5, which is the format of the NORM instruction after execution.

# Example 5-28. Using LACT for Denormalization

\* THIS ROUTINE DENORMALIZES NUMBERS NORMALIZED BY THE NORM \* INSTRUCTION. THE DENORMALIZED NUMBER WILL BE IN THE \* ACCUMULATOR. \* DENORM LARP ; USE AR1 TO POINT AT BLOCK BO. 1 LRLK AR1,>200 AR5,\*+ SAR STORE EXPONENT AT >200. ; STORE MANTISSA AT >201. SACH \* --\* SUBTRACT EXPONENT FROM 16 TO DETERMINE THE NUMBER OF SHIFTS \* REQUIRED TO DENORMALIZE. LAC \* ; LOAD ACCUMULATOR WITH EXPONENT. OUT BZ; CHECK FOR ZERO EXPONENT. LT\*+ LACT \* DENORMALIZE NUMBER ; RETURN TO MAIN PROGRAM. RET ; OUT MAR \*+ POINT TO MANTISSA. ; \* ; LOAD ACCUMULATOR WITH RESULT. ZALH RET ; RETURN TO MAIN PROGRAM.

# 5.6.7 Indexed Addressing

The Auxiliary Register Arithmetic Unit (ARAU) allows the the next indirect address to be calculated using increment/decrement calculations or indexed addressing in parallel to the current arithmetic operation. For example, in the multiplication of two matrices, the operation requires addressing across the rows (incrementing the address by one) or down the columns (incrementing by n). Example 5-29 gives the code for multiplying a row times a column of two 10 x 10 matrices. The first matrix resides in data RAM block B1, and the second matrix resides in block B0.

### Example 5-29. Row Times Column

\*

LARK	0,>A	;	SET INDEX TO 10.
LARP	1	;	USE AR1 FOR ADDRESSING THE COLUMN.
LRLK	1,>300	;	POINT AR1 TO THE START OF BLOCK B1.
CNFP		;	SET BO TO PROGRAM ADDRESS FOR PIPELINING.
ZAC		;	INITIALIZE THE ACCUMULATOR.
MPYK	0	;	CLEAR THE PRODUCT REGISTER.
RPTK	9	;	REPEAT 10 TIMES AS DIMENSION OF MATRIX.
MAC	>F000,*0+	;	MULTIPLY ROW ELEMENT TIMES COLUMN ELEMENT.
APAC		;	EXECUTE FINAL ACCUMULATION.
		;	ACCUMULATOR CONTAINS PRODUCT ELEMENT.

The algorithm in Example 5-29 executes in 22 machine cycles. The key to this performance is the parallel addressing of both multiplicands simultaneously. The operation is made possible by the use of the data bus to fetch one multiplicand and the program bus to fetch the other. The auxiliary register indexes down the column of one matrix while the PC generates incremental addressing of each row of the other matrix. Each cycle of the repeat loop performs the following operations:

- 1) Accumulates the previous product,
- 2) Multiplies the row element times the column element,
- 3) Increments the row address, and
- 4) Indexes the column address.

### 5.6.8 Extended-Precision Arithmetic

Numerical analysis, floating-point computations, or other operations may require arithmetic to be executed with more than 32 bits of precision. Two features of the TMS320C25 help to make extended-precision calculations more efficient. One of the features is the carry status bit. This bit is affected by all arithmetic operations of the accumulator (ABS, ADD, ADDH, ADDK, ADDS, ADDT, ADLK, APAC, LTA, LTD, LTS, MAC, MACD, MPYA, MPYS, NEG, SBLK, SPAC, SQRA, SQRS, SUB, SUBB, SUBC, SUBH, SUBK, SUBS, and SUBT). The carry bit is also affected by the rotate and shift accumulator instructions (ROL, ROR, SFL, and SFR) or may be explicitly modified by the load status register ST1 (LST1), reset carry (RC), and set carry (SC) instructions. For proper operation, the overflow mode bit should be reset (OVM=0) so that the accumulator results will not be loaded with the saturation value. Note that this means that some additional code may be required if overflow of the most significant portion of the result is expected.

The carry bit is set whenever the addition of a value from the input scaling shifter or the P register to the accumulator contents generates a carry out of bit 31. Otherwise, the carry bit is reset since the carry out of bit 31 is a zero. One exception to this case is the ADDH instruction which can only set the carry bit. This allows the accumulation to generate the proper single carry when either the addition to the lower or upper half of the accumulator actually causes the carry. The following examples help to demonstrate the significance of the carry bit for additions:

C MSB	LSB	C MSB	LSB
$\begin{array}{c} X \\ 1 \end{array} + \begin{array}{c} F \\ \overline{)} \overline{)} \\ \overline{)} \overline{)} \\ \overline{)} \overline{)} \overline{)} \\ \overline{)} \overline{)} \overline{)} \overline{)} \overline{)} \overline{)} \overline{)} \overline{)}$	FFFF ACC 1 0000	X	FFFF ACC <u>FFFF</u> FFFE
X 7 F F F 0 <sup>+</sup> 8 0 0 0	FFFF ACC 1 0000	X 7 F F F + <u>F F F F F</u> 1 7 F F F	FFFF ACC FFFF FFFE
X 8 0 0 0 0 <del>8 0 0 0</del>	0 0 0 0 ACC <u>1</u> 0 0 0 1	X + <mark>8 0 0 0 0 + <u>F F F F F</u> 1 7 F F F</mark>	0 0 0 0 ACC F F F F F F F F
$\begin{array}{c}1 \\ 0 \\ 0 \\ \end{array} + \begin{array}{c}0 \\ 0 \\ 0 \\ \end{array} = \begin{array}{c}0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	0 0 0 0 ACC 0 (ADDC)	1	FFFFACC 0 (ADDC) 0 0 0 0
$ \begin{array}{c} 1 \\ + \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	FFFFACC 0000 FFFF	1	FFFF ACC 0000 (ADDH) FFFF

Example 5-30 shows an implementation of two 64-bit numbers added to each other to obtain a 64-bit result.

# Example 5-30. 64-Bit Addition

		* • • • • • • • • • • • • • • • • • • •				PRODUCING A
		ULT. THE N				
* (13,)	(Z,YI,	YU) ARE AD	DED RES	OPLING	TN M (M3	,W2,W1,WO).
*		X3 X2 X1	vo			
*	1	X3 X2 X1 Y3 Y2 Y1				
*	т		10			
*		W3 W2 W1	 WO			
*		W2 WZ WI	WU			
ADD64	ZALH	X1	; A	CC = X1	00	
	ADDS	XO	; A	CC = X1	XO	
	ADDS	YO	; A	CC = X1	X0 + 00	YO
	ADDH	Y1	; A	CC = X1	XO + Y1	YO = W1 WO
	SACL	WO				
	SACH	W1				
	ZALH	X3	; A	CC = X3	00	
	ADDC	X2	; A	CC = X3	X2 + C	
	ADDS	¥2	; A	CC = X3	X2 + 00	Y2 + C
	ADDH	Y3	; A	CC = X3	X2 + Y3	Y2 + C = W3 W2
	SACL	₩2				
	SACH	W3				
	RET					

In a similar way, the carry bit is reset whenever the input scaling shifter or the P-register value subtracted from the accumulator contents generates a borrow into bit 31. Otherwise, the carry bit is set since no borrow into bit 31 is required. One exception to this case is the SUBH instruction which can only reset the carry bit. This allows the generation of the proper single carry when either the subtraction from the lower or upper half of the accumulator actually causes the borrow. The following examples help to demonstrate the significance of the carry bit for subtractions:

С	MSB	LSB		C MSB	LSB
×	0000	0000	ACC	X 0000 - F F F F F	0000 ACC FFFF
0	FFFF	FFFF		0 0000	0001
x	7 F F F	FFFF 1	ACC	X 7 F F F	F F F F ACC F F F F 0 0 0 0
1	7 F F F	FFFE		0 8000	0000
x _	8000	0000	ACC	X 8000 - F F F F	0 0 0 0 ACC FFFF 0 0 0 1
1	7 F F F	FFFF		0 8000	0001
٥_	0000		ACC (SUBB)	0_FFFF	FFFFACC 0 (SUBB)
0	FFFF	FFFF		1 FFFF	FFFE (COLL)
	8000		ACC (SUBH)	0 8000 - F F F F	FFFFACC 0000 (SUBH)
0	<u>7 F F F</u>	FFFF		0 8000	FFFF

Example 5-31 provides the code for the implementation of two 64-bit numbers subtracted to obtain a 64-bit number.

# Example 5-31. 64-Bit Subtraction

* RESUI	л. тн	E NUMBI	ERY (	Y3,		Y0)	IS	SUBT	RACT	64-BIT ED FROM	
*		X3 X2	X1 X0								
*	-	Y3 Y2	Y1 Y0								
*											
*		W3 W2	W1 W0								
SUB64		X1 X0 Y0 Y1 W0 W1 X2 Y2 X3		;;;	ACC = ACC = ACC = ACC = ACC = ACC = ACC =	X1 X1 X1 00 00	x0 x0 - x0 - x2 x2 -	- Y1 - 00	Y0 =		
	SUBH SACL SACH RET	¥3 W2 W3								- C = W3	₩2

The second feature of the TMS320C25 aiding in extended-precision calculations is the MPYU (unsigned multiply) instruction. The MPYU instruction allows two unsigned 16-bit numbers to be multiplied and the 32-bit result placed in the product register in a single cycle. Efficiency is gained by the ability to generate partial products from the 16-bit portions of a 32-bit or larger value instead of having to split the value into 15-bit or smaller parts. Example 5-32 shows an implementation of multiplying two 32-bit numbers to obtain a 64-bit result.

## Example 5-32. 32 x 32-Bit Multiplication

\* TWO 32-BIT NUMBERS ARE MULTIPLIED, PRODUCING A 64-BIT \* RESULT. THE NUMBERS X (X1,X0) AND Y (Y1,Y0) ARE \* MULTIPLIED RESULTING IN W (W3,W2,W1,W0). \* \* X1 X0 \* Y1 Y0 х \* \_\_\_\_\_ \* X0\*Y0 X1\*Y0 \* X0\*Y1 \* X1\*Y1 \* - --- --- --- --- --- --- --- --- ---\* W3 W2 W1 W0 \* DETERMINE THE SIGN OF THE PRODUCT. MPY32 ZALS X1 ; ACCL = SXXX XXXX XXXX XXXX ; ACCL = S---- ----XOR Y1 ; SAVE THE PRODUCT SIGN 0=+, 1=-. SACH SIGN \* \* TAKE THE ABSOLUTE VALUE OF BOTH X AND Y. \* ABSX ZALH X1 ; ACC = X1 00; ACC = X1 X0ADDS X0 ABS ; SAVE |X1|. SACH X1 ; SAVE |XO|. SACL X0 ; ACC = Y1 00 ABSY ZALH Υ1 ; ACC = Y1 X0ADDS YΟ ABS SACH Υ1 ; SAVE |Y1|. YΟ ; SAVE |YO|. SACL \* MULTIPLY |X| AND |Y| TO PRODUCE |W|. ; T = XO MULT X0 T/T ; T = XO, P = XO\*YOMPYU YΟ ; SAVE |WO|. SPL W1 SPH WO ; SAVE PARTIAL |W1|. Y1 MPYU ; T = X0, P = X0\*Y1LTPX1 ; T = X1, P = X0\*Y1, ACC = X0\*Y1MPYU ; T = X1, P = X1\*Y0, ACC = X0\*Y1; T = X1, P = X1\*Y0, YΟ ADDS W1 ; ACC = X0\*Y1 + X0\*Y0\*2\*\*-16\* ; T = X1, P = X1\*Y1, MPYA Υ1 ; ACC = X1\*Y0 + X0\*Y1 + X0\*Y0\*2\*\*-16 SACL W1 ; SAVE |W1|. SACH W2 ; SAVE PARTIAL |W2|. ZALS ; P = X1\*Y1, ₩2 ; ACC = (X1\*Y0 + X0\*Y1)\*2\*\*-16BNC SUM ; TEST FOR CARRY FROM W2. ADDH ONE ; ACC = X1\*Y1 + (X1\*Y0 + X0\*Y1)\*2\*\*-16 SUM APAC ; SAVE |W2|. SACL W2 SACH ; SAVE |W3|. W3

\* TEST THE SIGN OF THE PRODUCT; NEGATE IF NEGATIVE. SIGN LAC ; RETURN IF POSITIVE. BZDONE \* ZALH W1 ; ACC = |W1 00|; ACC = |W1 W0|ADDS WO CMPL ADD ONE ACC = W1 WO AND CARRY GENERATION; SACL WΟ SAVE WO. ; SACH W1 SAVE W1. ; ZALS ₩2 ACC = |00 W2|; ; ACC = |W3 W2|ADDH ₩3 CMPL ADDC ONE ACC = W3 W2; SACL SAVE W2. W2 ; SACH W3 ; SAVE W3. DONE RET

# 5.7 Application-Oriented Operations

The TMS320C25 has been designed to provide efficient implementations of many common digital signal processing algorithms. The architecture supporting these design features was discussed in Section 3. In general, the features provide efficient solutions to numerically intensive problems usually characterized by multiply/accumulates. Some device-specific features that aid in the implementation of specific algorithms are discussed in this section.

### 5.7.1 Companding

Applications implemented on the TMS320C25 include filtering, FFTs, and more complex processes comprised primarily of filtering and FFTs. These applications require I/O performed either in parallel or serial. Hardware requirements for I/O are discussed in Sections 3 and 6.

In the area of telecommunications, one of the primary concerns is the I/O bandwidth in the communications channel. One way to minimize this bandwidth is by companding. Two modes commonly used are A-law and  $\mu$ -law companding. Detailed descriptions of companding are found in the application report available from Texas Instruments (see the book, *Digital Signal Processing Applications with the TMS320 Family*).

The technique of companding allows the digital sample information corresponding to a 13-bit dynamic range to be transmitted as 8-bit data. For processing in the TMS320C25, it is necessary to convert the 8-bit (logarithmic) sign-magnitude data to a 16-bit two's-complement (linear) format. Prior to output, the linear result must be converted to the compressed or companded format. Table lookup or conversion subroutines may be used to implement these functions.

In expanding from the 8-bit data to the 13-bit linear representation, table lookup is very effective since the table length is only 256 words. This is especially true for a microcomputer design since the TMS320C25 has 4K words of mask-programmable ROM. The table lookup technique requires three instructions (four words of program

memory), one data memory location, 256 words of table memory, and seven instruction cycles (program in on-chip ROM) to execute.

LAC	SAMPLE	;	LOAD 8-BIT DATA.	
ADLK	MUTABL	;	ADD THE CONVERSION TABLE BAS	E ADDRESS.
TBLR	SAMPLE	;	READ THE CORRESPONDING LINEA	R VALUE.

The above conversion could be programmed as a subroutine. This would eliminate the need for a table, but would increase execution time and require additional data memory locations.

When the output data has been determined in a system transmitting companded data, a compression of the data must be performed. The compression reduces the data back to the 8-bit format. Unless memory for a table of length 16384 is acceptable, the table lookup approach must be abandoned for conversion routines. Details of these implementations may be found in the application report on companding.

## 5.7.2 Filtering

Digital filters are a common requirement for digital signal processing systems. The filters fall into two basic categories: Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) filters. For either category of filter, the coefficients of the filter (weighting factors) may be fixed or adapted during the course of the signal processing. The theory and implementation of digital filters has been presented and discussed in an application report (see the book, *Digital Signal Processing Applica-tions with the TMS320 Family*). The TMS320C25 reduces the execution time of all filters by virtue of its 100-ns instruction cycle time.

IIR filters benefit from the 100-ns instruction cycle time of the TMS320C25. IIR filters typically require fewer multiply/accumulates. Correspondingly, the amount of data memory for samples and coefficients is not usually the limiting factor. Because of sensitivity to quantization of the coefficients themselves, IIR filters are usually implemented in cascaded second-order sections. This translates to instruction code consisting of LTDs and MPYs rather than MACDs.

FIR filters also benefit from the faster instruction cycle time. In addition, an FIR filter requires many more multiply/accumulates than does the IIR filter with equivalent sharpness at the cutoff frequencies and distortion and attenuation in the passbands and stopbands. The TMS320C25 can help solve this problem by making longer filters feasible to implement. This is accomplished by allowing the coefficients to be fetched from program memory at the same time as a sample is being fetched from data memory. The simple implementation of this process uses the MACD instruction with the RPT/RPTK instruction.

RPTK	255
MACD	<b>*−,</b> COEFFP

The coefficients may be stored anywhere in program memory (reconfigurable on-chip RAM, on-chip ROM, or external memories). When the coefficients are stored in on-chip ROM or externally, the entire on-chip data RAM may be used to store the sample sequence. Ultimately, this allows filters of up to 512 taps to be implemented on the TMS320C25. Execution of the filter will be at full speed or 100 ns per tap as long as the memory supports full-speed execution.

Up to this point, it has been assumed that the filter coefficients are themselves fixed. If the coefficients are adapted or updated with time, then another factor impacts the computational capacity. The second factor is the requirement to adapt each of the coefficients, usually with each sample. New instructions (MPYA or MPYS and ZALR) on the TMS320C25 aid with this adaptation to reduce the execution time. A means

of adapting the coefficients is the Least-Mean-Square (LMS) algorithm given by the following equation:

$$b_{k}(i+1) = b_{k}(i) + 2B e(i) x(i-k)$$
  
where  $e(i) = x(i) - y(i)$   
and  $y(i) = \sum_{k=0}^{N-1} b_{k} x(i-k)$ 

Quantization errors in the updated coefficients can be minimized if the result is obtained by rounding rather than truncating. For each coefficient in the filter at a given point in time, the factor  $2^*B^*e(i)$  is a constant. This factor can then be computed once and stored in the T register for each of the updates. Thus, the computational requirement has become one multiply/accumulate plus rounding. Without the new instructions, the adaptation of each coefficient is five instructions corresponding to five clock cycles. This is shown in the following instruction sequence:

```
LRLK
      AR2, COEFFD ; LOAD ADDRESS OF COEFFICIENTS.
      AR3, LASTAP ; LOAD ADDRESS OF DATA SAMPLES.
LRLK
LARP
       AR2
                    ; errf = 2*B*e(i)
LT
       ERRF
 .
 .
                   ; ACC = bk(i) * 2 * * 16
ZALH
       *,AR3
ADD
       ONE,15
                   ; ACC = bk(i) * 2 * * 16 + 2 * * 15
MPY
       *-,AR2
APAC
                   ; ACC = bk(i) * 2 * 16 + errf * x(i-k) + 2 * 15
       *+
SACH
                    ; SAVE bk(i+1).
 .
 •
```

When the MPYA and ZALR instructions are used, the adaptation reduces to three instructions corresponding to three clock cycles, as shown in the following instruction sequence. Note that the processing order has been slightly changed to incorporate the use of the MPYA instruction. This is due to the fact that the accumulation performed by the MPYA is the accumulation of the previous product.

```
AR2, COEFFD ; LOAD ADDRESS OF COEFFICIENTS.
LRLK
LRLK
      AR3,LASTAP
                  ; LOAD ADDRESS OF DATA SAMPLES.
LARP
      AR2
                    ; errf = 2*B*e(i)
\mathbf{LT}
      ERRF
 •
                   ; ACC = bk(i) * 2 * * 16 + 2 * * 15
ZALR
       *,AR3
                   ; ACC = bk(i)*2**16 + errf*x(i-k) + 2**15
MPYA
       *-,AR2
                   ; PREG = errf*x(i-k+1)
SACH
       *+
                   ; SAVE bk(i+1).
 ٠
 •
```

Example 5-33 shows a routine to filter a signal and update the coefficients. The total execution time of the routine is 33 + 4n where n is the filter length. Data and program memory requirements are 5 + 2n and 30 + 3n words, respectively. Note that for adaptive filters, the filter length is restricted both by execution time as well as memory. There is obviously more processing to be completed per sample due to the adaptation, and the adaptation itself dictates that the coefficients be stored in the reconfigurable block of on-chip RAM. Thus, the practical limit of an adaptive filter with no external data memory is 256 taps.

\*

## Example 5-33. 256-Tap Adaptive FIR Filter

TITL 'ADAPTIVE FILTER' DEF ADPFIR DEF X,Y \* \* THIS 256-TAP ADAPTIVE FIR FILTER USES ON-CHIP MEMORY BLOCK \* BO FOR COEFFICIENTS AND BLOCK B1 FOR DATA SAMPLES. THE \* NEWEST INPUT SHOULD BE IN MEMORY LOCATION X WHEN CALLED. \* THE OUTPUT WILL BE IN MEMORY LOCATION Y WHEN RETURNED. \* ASSUME THAT THE DATA PAGE IS O WHEN THE ROUTINE IS CALLED. ; BO PROGRAM MEMORY ADDRESS COEFFP EOU >FF00 COEFFD EQU >0200 ; BO DATA MEMORY ADDRESS \* ; CONSTANT ONE ONE EQU >7A (DP=0); ADAPTATION CONSTANT (DP=0) BETA EQU >7B ; SIGNAL ERROR EOU >7C (DP=0)ERR ; ERROR FUNCTION >7D ERRF EQU (DP=0)>7E Y ; FILTER OUTPUT (DP=0)EQU Х >7F ; NEWEST DATA SAMPLE (DP=0) EQU FRSTAP EQU >0300 ; NEXT NEWEST DATA SAMPLE LASTAP EQU >03FF ; OLDEST DATA SAMPLE \* FINITE IMPULSE RESPONSE (FIR) FILTER. + ; CONFIGURE BO AS PROGRAM: ADPFIR CNFP ; Clear the P register. ; Load output rounding bit. мрүк О LAC ONE,14 LARP AR3 ; Point to the oldest sample. LRLK AR3,LASTAP RPTK 255 FIR MACD COEFFP,\*-; 256-tap FIR filter. ; CONFIGURE BO AS DATA: CNFD APAC SACH Y,1 ; Store the filter output. NEG ; Add the newest input. ADD X,15 SACH ERR,1 ; err(i) = x(i) - y(i)\* LMS ADAPTATION OF FILTER COEFFICIENTS. LTERR MPY BETA ; errf(i) = beta \* err(i) PAC ONE,14 ; ROUND THE RESULT. ADD SACH ERRF,1 \* \*+ MAR LAC Х ; INCLUDE NEWEST SAMPLE. SACL \* \* LRLK AR2,COEFFD ; POINT TO THE COEFFICIENTS. LRLK AR3, LASTAP ; POINT TO THE DATA SAMPLES.  $\mathbf{LT}$ ERRF MPY \*-,AR2 ; P = 2\*beta\*err(i)\*x(i-255)

ADAPT ZALR \*,AR3 ; LOAD ACCH WITH b255(i) & ROUND. MPYA \*-,AR2 ; b255(i+1) = b255(i) + P\* ; P = 2\*beta\*err(i)\*x(i-254); STORE b255(i+1). \*+,0,AR1 SACH \* ZALR \*,AR3 ; LOAD ACCH WITH b254(i) & ROUND. ; b254(i+1) = b254(i) + PMPYA \*-, AR2 ; P = 2\*beta\*err(i)\*x(i-253); STORE b254(i+1). SACH \*+,0,AR1 ZALR \*,AR3 ; LOAD ACCH WITH b253(i) & ROUND. ; b253(i+1) = b253(i) + P**\*-,**AR2 MPYA ; P = 2\*beta\*err(i)\*x(i-252)SACH \*+,0,AR1 ; STORE b253(i+1). . . . \*,AR3 ; LOAD ACCH WITH b1(i) & ROUND. ZALR MPYA \*-,AR2 ; b1(i+1) = b1(i) + P; P = 2\*beta\*err(i)\*x(i-0)SACH \*+,0,AR1 ; STORE b1(i+1). \*,AR3 ; LOAD ACCH WITH b0(i) & ROUND. ZALR \*-,AR2 APAC ; bO(i+1) = bO(i) + PSACH \*+,0,AR1 ; STORE b0(i+1). RET ; RETURN TO CALLING ROUTINE.

### 5.7.3 Fast Fourier Transforms (FFT)

Fourier transforms are an important tool often used in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Implementations of Fourier transforms that are computationally efficient are known as Fast Fourier Transforms (FFTs). The theory and implementation of FFTs on the TMS32020 has been discussed in an application report in the book, *Digital Signal Processing Applications with the TMS320 Family*. The TMS320C25 reduces the execution time of all FFTs by virtue of its 100-ns instruction cycle time.

In addition to the shorter cycle time, an addressing feature has been added to the TMS320C25 which provides execution speed and program memory enhancements for radix-2 FFTs. As demonstrated in Figure 5-5 and Figure 5-6 the inputs or outputs of an FFT are not in sequential order, i.e., they are scrambled. The scrambling of the data addressing is a direct result of the radix-2 FFT derivation. Observation of the figures and the relationship of the input and output addressing in each case reveal that the address indexing is a bit-reversed order, as shown in Table 5-1. As a result, either the data input sequence or the data output sequence must be scrambled in association with the execution of the FFT.




Figure 5-5. An In-Place DIT FFT with In-Order Outputs and Bit-Reversed Inputs




Figure 5-6. An In-Place DIT FFT with In-Order Inputs but Bit-Reversed Outputs

INDEX	BIT PATTERN	BIT-REVERSED PATTERN	BIT-REVERSED INDEX
0	000	000	0
1	001	100	4
2	010	010	2
3	011	110	6
4	100	001	1
5	101	101	5
6	110	011	3
7	111	111	7

Table 5-1.	<b>Bit-Reversal</b>	Algorithm	for an	8-Point	Radix-2 DIT	FFT
------------	---------------------	-----------	--------	---------	-------------	-----

On the TMS32020 the bit reversal was handled by loading the accumulator with pairs of points that needed to be swapped and then storing them back in the swapped locations. A new addressing feature that uses reverse carry-bit propagation allows the TMS320C25 to scramble the inputs or outputs while it is performing the I/O. The addressing mode is part of the indirect addressing implemented with the auxiliary registers and the associated arithmetic unit. In this mode (a derivative of indexed addressing), a value (index) contained in AR0 is either added or subtracted from the auxiliary register being pointed to by the ARP. However, instead of propagating the carry bit in the forward direction, it is propagated in the reverse direction. The result is a scrambling in the address access.

The procedure for generating the bit-reversal address sequence is to load AR0 with a value corresponding to the length of the FFT and to load another auxiliary register, e.g., AR1, with the base address of the data array. Implementations of FFTs involve complex arithmetic; as a result, there are two data memory locations (one real and one imaginary) associated with every data sample. Generally, the samples are stored in memory in pairs with the real part in the even address locations and the imaginary part in the odd address location. This means that the offset from the base address for any given sample is twice the sample index. Real input data is easily transferred into the data memory and stored in the scrambled order, with every other location in the data memory representing the imaginary part of the data. The following list shows the contents of auxiliary register AR1 when AR0 is initialized with a value of 8 (8-point FFT) and when data is being transferred by the code that follows.

AR0:	MSB 0 0 0 0	0000	LSB 0 0 0 0 1 0 0 0	8-Point FFT
AR1:	0000	0010	0000 0000	Base Address
	RPTK 7 IN *BI	R0+,PA0		
AR1:	0000	0010	0000 0000	XR(0)
AR1:	0000	0010	0000 1000	XR(4)
AR1:	0000	0010	0000 0100	XR(2)
AR1:	0000	0010	0000 1100	XR(6)
AR1:	0000	0010	0000 0010	XR(1)
AR1:	0000	0010	0000 1010	XR(5)
AR1:	0000	0010	0000 0110	XR(3)
AR1:	0000	0010	0000 1110	XR(7)

Example 5-34 consists of lists of macros used in the implementation of FFTs. The first macro implements the bit reversal in the way necessary for the TMS32020 and is not necessary for implementations on the TMS320C25.

#### Example 5-34. FFT Macros

BITREV \$MACRO PR,PI,QR,QI \* BIT REVERSAL CODE - SWAP PR AND QR, SWAP PI AND QI. \* ZALH :PR: ADDS :QR: SACL :PR: SACH :QR: ZALH :PI: ADDS :QI: SACL :PI: SACH :QI: \$END COMBO \$MACRO R1, I1, R2, I2, R3, I3, R4, I4 \* CALCULATE PARTIAL TERMS FOR R3, R4, I3, AND I4. LAC :R3:,14 ACC := (1/4)(R3)ADD :R4:,14 ACC := (1/4)(R3+R4)SACH :R3:,1 R3 := (1/2)(R3+R4)SUB :R4:,15 ACC := (1/4)(R3+R4)-(1/2)(R4):R4:,1 SACH R4 := (1/2)(R3-R4)LAC :13:,14 ACC := (1/4)(I3):= (1/4)(I3+I4)ADD :14:,14 ACC :I3:,1 := (1/2)(I3+I4)SACH Ι3 ACC SUB :14:,15 := (1/4)(13+14)-(1/2)(14)SACH Ι4 :14:,1 := (1/2)(I3-I4)\* CALCULATE PARTIAL TERMS FOR R2, R4, I2, AND I4. LAC :R1:,14 ACC := (1/4)(R1)ADD :R2:,14 := (1/4)(R1+R2)ACC SACH :R1:,1 R1 := (1/2)(R1+R2)ACC SUB := (1/4)(R1+R2)-(1/2)(R2):R2:,15 ADD :14:,15 ACC := (1/4) [(R1-R2)+(I3-I4)]:= (1/4)[(R1-R2)+(I3-I4)]SACH :R2: R2 :14: := (1/4)[(R1-R2)-(I3-I4)]SUBH ACC DMOV :R4: Ι4 := R4 = (1/2)(R3-R4):= (1/4) [(R1-R2)-(I3-I4)]SACH R4 :R4: := (1/4)(I1)ACC LAC :11:,14 ACC ADD :12:,14 := (1/4)(I1+I2)SACH := (1/2)(I1+I2) :11:,1 Т1 SUB :12:,15 ACC := (1/4)(I1+I2)-(1/2)(I2):14:,15 ACC := (1/4) [(I1-I2)-(I3-I4)]SUB :I2: := (1/4)[(11-12)-(13-14)]SACH Ι2 ACC :14: := (1/4)[(I1-I2)+(I3-I4)]ADDH SACH :14: 14 := (1/4)[(I1-I2)+(I3-I4)]\* CALCULATE PARTIAL TERMS FOR R1, R3, I1, AND I3. LAC :R1:,15 ACC := (1/4)(R1+R2)ADD :R3:,15 ACC := (1/4)[(R1+R2)+(R3+R4)](1/4)[(R1+R2)+(R3+R4)]SACH :R1: R1 := SUBH :R3: ACC := (1/4) [(R1+R2) - (R3+R4)]SACH :R3: R3 := (1/4)[(R1+R2)-(R3+R4)]:= ACC (1/4)(I1+I2)LAC :I1:,15 (1/4)[(I1+I2)+(I3+I4)]ADD :13:,15 ACC := SACH :I1: I1 := (1/4)[(I1+I2)+(I3+I4)]:= (1/4)[(I1+I2)-(I3+I4)]SUBH :I3: ACC SACH :I3: Ι3 := (1/4)[(11+12)-(13+14)]

\$END

\* ZERO \$MACRO PR, PI, QR, QI \* CALCULATE Re[P+Q] AND Re[P-Q] 4 LAC :PR:,15 ACC := (1/2)(PR)ADD :QR:,15 ACC := (1/2)(PR+QR)SACH :PR: PR := (1/2)(PR+QR):= (1/2)(PR+QR) - (QR):QR: ACC SUBH SACH :QR: QR := (1/2)(PR-QR)\* CALCULATE Im[P+Q] AND Im[P-Q] LAC :PI:,15 ACC := (1/2)(PI)ADD :QI:,15 ACC := (1/2)(PI+QI) :PI: := (1/2)(PI+QI) SACH ΡI :QI: ACC := (1/2)(PI+QI) - (QI)SUBH SACH :QI: QI := (1/2)(PI-QI)\$END PIBY4 \$MACRO PR, PI, QR, QI, W LTT REGISTER := W = COS(PI/4) = SIN(PI/4):W: := (1/4)(QI)ACC LAC :QI:,14 ACC := (1/4)(QI-QR)SUB :QR:,14 :QI:,1 QI  $:= (1/2)(\tilde{Q}I - \tilde{Q}R)$ SACH ÃCC := (1/4)(QI+QR)ADD :QR:,15 QR := (1/2) (QI + QR)ACC := (1/4) (PR) :Q̃R:,1 SACH LAC :PR:,14 P REGISTER := (1/4)(QI+QR)\*WMPY :QR: ACC := (1/4) [PR+(QI+QR)\*W]APAC SACH := (1/2) [PR+(QI+QR)\*W]:PR:,1 PR SPAC ACC := (1/4)(PR)ACC := (1/4) [PR-(QI+QR)\*W]SPAC SACH :QR:,1 QR := (1/2) [PR - (QI + QR) \* W]ACC :PI:,14 LAC := (1/4)(PI)P REGISTER := (1/4)(QI-QR)\*W MPY :QI: := (1/4)[PI+(QI-QR)\*W] APAC ACC SACH :PI:,1 ΡI  $:= (1/2) [PI+(\tilde{Q}I-\tilde{Q}R)*W]$ ACC SPAC := (1/4)(PI)SPAC ACC := (1/4) [PI-(QI-QR)\*W] $:= (1/2) [PI - (\tilde{Q}I - \tilde{Q}R) * W]$ SACH :QI:,1 QI SEND \* PIBY2 \$MACRO PR,PI,QR,QI CALCULATE Re[P+jQ] AND Re[P-jQ]\* LAC :PI:,15 ACC := (1/2)(PI) SUB :QR:,15 ACC := (1/2)(PI-QR)SACH :PI: ΡI := (1/2)(PI-QR)ACC := (1/2)(PI - QR) + (QR)ADDH :QR: SACH :QR: QR := (1/2)(PI+QR)\* CALCULATE Im[P+jQ] AND Im[P-jQ]:PR:,15 LAC ACC := (1/2)(PR):QI:,15 ADD ACC := (1/2)(PR+QI):= (1/2)(PR+QI)SACH PR :PR: ACC :QI: := (1/2)(PR+QI)-(QI)SUBH :QR: -> QI DMOV QR := (1/2)(PR-QI)SACH :QR: QR \$END

PI3BY4 \$MACRO PR,PI,QR,QI,W

Example 5-35 shows the bit-reversal addressing capability of the TMS320C25 for implementing an 8-point DIT FFT. On the TMS320C25 the following instructions input the data and store it in memory in the bit-reversed sequence:

RPTK 7 IN \*BRO+,PAO

This code combines the functions of input and bit-reversal addressing which were previously implemented separately on the TMS32020. The following implementation uses a separate bit-reverse macro:

RPTK	7
IN	*0+,PAO
BITREV	X1R,S1I,X4R,X4I
BITREV	X3R,S3I,X6R,X6I

# Example 5-35. An 8-Point DIT FFT

00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 >5A82	; VALUE FOR SIN(45) OR COS(45)
FT PROCESSI	ING.
0 4 WVALUE W	; NO SHIFT OF PR OUTPUT ; SET SIGN-EXTENSION MODE. ; RESET OVERFLOW MODE. ; SET DATA PAGE POINTER TO 4. ; GET TWIDDLE FACTOR VALUE. ; STORE SIN(45) OR COS(45).
S, STORING	IN BIT-REVERSED ORDER.
AR0,8 AR1,>200 AR1 7 *BR0+,PA0	; LOAD LENGTH OF FFT IN ARO. ; LOAD AR1 WITH DATA PAGE 4 ADDRESS. ; ONLY REAL-VALUED INPUT
COND STAGES	COMBINED WITH DIVIDE-BY-4 INTERSTAGE
	R,X1I,X2R,X2I,X3R,X3I, R,X5I,X6R,X6I,X7R,X7I.
WITH DIVIDE	E-BY-2 INTERSTAGE SCALING
XOR,XOI,X4 X1R,X1I,X5 X2R,X2I,X6 X3R,X3I,X7	R,X5I,W R,X6I
ES, SUPPLYI	ING IN SEQUENTIAL ORDER.
AR1,>200 15 *+,PA0	; LOAD AR1 WITH DATA PAGE 4 ADDRESS. ; COMPLEX-VALUED OUTPUT
	01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 >5A82 FFT PROCESSI 0 4 WVALUE W ES, STORING AR0,8 AR1,>200 AR1 7 *BRO+,PA0 COND STAGES XOR,XOI,X1 X4R,X4I,X5 WITH DIVIDE XOR,XOI,X4 X1R,X1I,X5 X2R,X2I,X6 X3R,X3I,X7 LES, SUPPLYI AR1,>200 15

Table 5-2 provides a comparison of execution speed, program memory, and data memory for an 8-point DIT FFT implementation using the TMS32020 and TMS320C25.

DEVICE	WORDS I Data	N MEMORY Program	CPU CYCLES	TIME (µs)
TMS32020	17	169	216	43.2
TMS320C25	17	153	178	17.8

Table 5-2. FFT Memory Space and Time Requirements

# 6. Hardware Applications

Information and examples on how to interface the TMS320C25 to external devices are presented in this section. The examples given are general enough in nature that they may be easily adapted to fit a particular system requirement.

The following buses, ports, and control signals provide system interface to the TMS320C25 processor:

- 16-bit address bus (A15-A0)
- 16-bit data bus (D15-D0)
- Serial port
- PS, DS, IS (program, data, I/O space select)
- R/W (read/write) and STRB (strobe)
- READY and MSC (microstate complete)
- HOLD and HOLDA (hold acknowledge)
- INT(2-0) and IACK (interrupt acknowledge)
- XF (external flag) and BIO (branch control)
- SYNC (synchronization) and BR (bus request)

Major hardware applications discussed in this section are listed below.

- External Local Memory Interface (Section 6.1 on page 6-2)
- Wait States (Section 6.2 on page 6-3)
- Direct Memory Access (Section 6.3 on page 6-4)
- Global Memory (Section 6.4 on page 6-6)
- Codec Interface (Section 6.5 on page 6-7)
- I/O Ports (Section 6.6 on page 6-8)

# 6.1 External Local Memory Interface

The external local memory interface provides the versatility to interface the TMS320C25 to a wide variety of memory devices. For example, if speed and maximum throughput are desired, the TMS320C25 can run with zero wait states and perform memory accesses in a single machine cycle. The TMS320C25 can access slower memories by inserting one or more wait states into the memory access operation by using the READY input signal.

If the internal data RAM on the TMS320C25 is sufficient for system needs, a minimal memory configuration, such as the one shown in Figure 6-1, can be implemented. In the example, two (2K x 8) PROMs are used as program memory. No address decoding is performed, and the  $\overline{PS}$  control signal is used as the chip enable.

Depending on the access time of the PROMs, the READY input can be either connected to a logic high for zero wait states or connected to the MicroState Complete ( $\overline{\text{MSC}}$ ) pin for automatic one wait-state generation.




Figure 6-1. Minimal External Program Memory Configuration

# 6.2 Wait States

The number of cycles in a memory or I/O access is determined by the state of the READY input. At the start of quarter-phase 3, the TMS320C25 samples the READY input. If READY is high, the memory access ends at the next falling edge of CLKOUT1. If READY is low, the memory cycle is extended by one machine cycle, and all other signals remain valid. At the beginning of the next quarter-phase 3, this sequence is repeated. Figure 6-2 shows a one wait-state memory access. Note that for on-chip program and data memory accesses, the READY input is ignored.




Figure 6-2. One Wait-State Memory Access Timing

The automatic generation of one wait state can be accomplished by the use of the MicroState Complete ( $\overline{\text{MSC}}$ ) signal. The  $\overline{\text{MSC}}$  output is asserted low during CLKOUT1 low to indicate the beginning of an internal or external memory or I/O operation (see Figure 6-2). By gating  $\overline{\text{MSC}}$  with the address and  $\overline{\text{PS}}$ ,  $\overline{\text{DS}}$ , and/or  $\overline{\text{IS}}$ , a one-wait READY signal can be generated (see Figure 6-3).




Figure 6-3. One Wait-State Generator Using MSC

### 6.3 Direct Memory Access

The TMS320C25 supports Direct Memory Access (DMA) to its external program/data memory using the HOLD and HOLDA signals. Direct memory access can be used for multiprocessing by temporarily halting the execution of one or more processors to allow another processor to read from or write to the halted processor's local off-chip memory. Here the multiprocessing is typically a master-slave configuration. The master may initialize a slave by downloading a program into its program memory space and/or provide the slave with the necessary data to complete a task.

In a typical TMS320C25 direct memory access scheme, the master may be a general-purpose CPU, another TMS320C25, or perhaps even an analog-to-digital converter. A simple TMS320C25 master-slave configuration is shown in Figure 6-4. The master TMS320C25 takes complete control of the slave's external memory by asserting HOLD low via its external flag (XF). This causes the slave to place its address, data, and control lines in a high-impedance state. By asserting  $\overline{\text{RS}}$  in conjunction with HOLD, the master processor can load the slave's local program memory with the necessary initialization code on reset or powerup. The two processors can be synchronized using the SYNC pin to make the transfer over the memory bus faster and more efficient.

After control of the slave's buses is given up to the master processor, the slave alerts the master of this fact by asserting  $\overline{HOLDA}$ . This signal may be tied to the master TMS320C25's  $\overline{BIO}$  pin. The slave's XF pin may be used to indicate to the master when it has finished performing its task and needs to be reprogrammed or requires additional data to continue processing. In a multiple slave configuration, the priority of each slave's task may be determined by tying the slave's XF signals to the appropriate  $\overline{INT}(2-0)$  pin on the master TMS320C25.




Figure 6-4. Direct Memory Access Using a Master-Slave Configuration

A PC environment presents another example of a potential direct memory access scheme where a system bus (the PC-bus) is used for data transfer. In this configuration, either the master CPU or a disk controller may place data onto the system bus, which can be downloaded into the local memory of the TMS320C25. Here the TMS320C25 acts more like a peripheral processor with multifunction capability. In a speech application, for example, the master can load the TMS320C25's program memory with algorithms to perform such tasks as speech analysis, synthesis, or recognition, and fill the TMS320C25's data memory with the required speech templates. In another application example, the TMS320C25 can serve as a dedicated graphics engine. Programs can be stored in TMS320C25 program ROM or downloaded via the system bus into program RAM. Data can come from PC disk storage or provided directly by the master CPU.

Figure 6-5 depicts a direct memory access using a PC environment. In this configuration, decode and arbitration logic is used to control the direct memory access. When the address on the system bus resides in the local memory of the peripheral TMS320C25, this logic asserts the HOLD signal of the TMS320C25 while sending the master a not-ready indication to allow wait states. After the TMS320C25 acknowledges the direct memory access by asserting HOLDA, READY is asserted and the information transferred.




Figure 6-5. Direct Memory Access in a PC Environment

# 6.4 Global Memory

In various digital signal processing tasks, such as filters or modems, the algorithm being implemented may be divided into sections with a distinct processor dedicated to each section. In this multiple processor scheme, the first and second processors may share global data memory, as well as the second and third, the third and fourth, etc. Arbitration logic may be required to determine which section of the algorithm is executing and which processor has access to the global memory. With multiple processors dedicated to distinct sections of the algorithm, throughput may be increased via pipelined execution.

The external memory of the TMS320C25 can be divided into both global and local sections. Special registers and pins included on the TMS320C25 allow multiple processors to share up to 32K words of global data memory. This implementation facilitates efficient "shared data" multiprocessing where data is transferred between two or more processors. Unlike a direct memory access scheme, reading or writing global memory does not require one of the processors to be halted.

The size of the global memory is programmable between 256 and 32K locations in data memory by loading the global register (GREG). After global memory is defined in the GREG, the TMS320C25 asserts the BR (bus request) signal before each global memory access. The processor then inserts wait states until a bus grant is given by

asserting the READY line. Figure 6-6 illustrates such a global memory interface. Since the processors can be synchronized by using the SYNC pin, the arbitration logic may be simplified and the address and data bus transfers more efficient.

The SYNC pin on the TMS320C25 may also be used to synchronize several processors to allow for execution of redundant fail-safe systems. SYNC permits instruction broadcasting between several processors and lock-step execution after initial synchronization.




Figure 6-6. Global Memory Communication

# 6.5 Codec Interface

In some areas of telecommunications, speech processing, and other applications that require low-cost analog I/O devices, a codec may be useful. The combo-codec used here consists of nonlinear A/D and D/A converters with all the associated filters and data-holding registers.

The TMS320C25 serial port allows communication with serial devices such as codecs. The speed and versatility of the TMS320C25 allow it to compand (COMpress and exPAND) a PCM (Pulse Code Modulation) data stream, acquired by the codec, through the TMS320C25 execution of software conversion routines (see the application report, "Companding Routines for the TMS32010/TMS32020," in the book, *Digital Signal Processing Applications with the TMS320 Family*). Figure 6-7 shows an interface example of a Texas Instruments TCM2913 codec to the TMS320C25 serial port.




Figure 6-7. Codec Interface

In this configuration, all timing and synchronization signals are externally generated using independent oscillator and frequency-dividing hardware such as the 74AS867 or 74LS161 counters. Alternatively, the designer may decide to generate the timing signals from the TMS320C25 clock by subdividing its frequency.

In some circuits, it may be necessary to include an opamp at the analog output of the codec. In such cases or if variable output gain is required, a gain-setting resistor network must be provided as specified in the TCM2913 documentation.

Other linear A/D and D/A converters may be interfaced to the TMS320C25 through its parallel ports as well as the serial ports.

# 6.6 I/O Ports

I/O design on the TMS320C25 is treated the same way as memory. The I/O address space is distinguished from the local program/data memory space by the  $\overline{IS}$  signal. IS goes low at the beginning of the memory cycle. All other control signals and timing parameters will be the same as those for the program/data external memory interface.

The TMS320C25 software instructions can access 16 input and 16 output ports. The four least significant bits of the address bus specify the particular port being accessed. A pair of 74AS138s can be used to fully decode these address bits (see Figure 6-8).




Figure 6-8. I/O Port Addressing

A simple interface between two processors can be implemented using up to 16 bidirectional I/O ports connected to the TMS320C25. An interprocessor communication path can be formed by memory-mapping peripherals to the I/O ports of the TMS320C25. In this manner, the TMS320C25 can connect to parallel A/Ds, registers, FIFOs, two-port memories, or other peripheral devices. In a multiprocessing scheme, intelligent peripherals can be memory-mapped into the I/O ports. Here the TMS320C25 can communicate with UARTs, general-purpose microprocessors, disk controllers, video controllers, or other peripheral processors.

Using an 8-bit general-purpose microprocessor, such as TI's TMS7042, for a keyboard interface is an example of a TMS320C25 I/O port multiprocessing scheme, as shown in Figure 6-9. The TMS7042 may be mapped into the TMS320C25 I/O space using latches to store the transferred data. In a single or multiple I/O port multiprocessing configuration, the four LSBs of the address bus are decoded to determine which of the 16 I/O ports on the TMS320C25 is being accessed. The TMS320C25 selects the I/O space ( $\overline{IS}$ ) for its external bus and reads/writes data using the IN/OUT instructions.

Processor-controlled signals between the TMS320C25 and the peripheral device indicate when data is available to be read. This interprocessor communication is facilitated by using the input and output pins of the TMS7042 (or other peripheral processor). In an I/O multiprocessing configuration, the I/O port address space is

limited, and data transfers are relatively slow compared to a direct memory access or global memory configuration.




Figure 6-9. I/O Port Processor-to-Processor Communication

# 7. Assembler Directives

The TMS320C25 Macro Assembler translates mnemonic instructions and assembler directives specified by the TMS320C25 assembly language source code into executable object code. Some directives make sections of the program relocatable, others define constants for data or text, and still others provide linkage between separate program modules to form a complete executable program. After the Link Editor links a program as required, the TMS320C25 Simulator provides simulation for effective software development and program verification.

Given a file of TMS320C25 source code as input, the assembler outputs a listing file, an object file, an optional symbol table, and a cross-reference list. The assembler also provides a comprehensive set of error diagnostics.

Major topics discussed in this section are listed below.

- Creation of TMS320C25 Source Code (Section 7.1 on page 7-2) Label field
  - Command field Operand field Comment field Assembly language elements: - Symbols (Section 7.2 on page 7-4)
    - Constants (Section 7.3 on page 7-4)
    - Character strings (Section 7.4 on page 7-6)
    - Expressions (Section 7.5 on page 7-6)
- Assembler Directives (Section 7.6 on page 7-9) Functional groupings
- Individual Directive Descriptions (Section 7.7 on page 7-12) Presented in alphabetical order and providing the following:
  - Syntax
  - Description
  - Example(s)
- Source Listing Format (Section 7.8 on page 7-44)
- Object Code (Section 7.9 on page 7-45) Object code format Changing object code
- Cross-Reference Listing (Section 7.10 on page 7-50)
- Assembler Error Messages (Section 7.11 on page 7-51)

# 7.1 Creation of TMS320C25 Source Code

The TMS320C25 assembly language consists of operation codes (called mnemonics) that correspond directly to binary machine instructions. An assembly language program is called a source program. Before it can be executed by the computer, the source program must be processed by the assembler to obtain a machine language program. This processing of a source program is called assembling. This consists of combining the binary values (which correspond to the operation code) with the binary address information to form the machine language instruction.

The TMS320C25 Assembler is a two-pass assembler that processes source code twice. On the first pass, the assembler maintains the location counter (which defines the program memory addresses assigned to the resulting words of object code), builds a symbol table, and produces a list file of the source code. On the second pass, the assembler produces the object code using the operation codes and the symbol table of the first pass.

An assembly language source program consists of source statements that may contain assembler directives, machine instructions, or comments. Source statements scanned by the assembler may contain four ordered fields (label, command, operand, and comment) separated by one or more blanks. Source statements containing an asterisk (\*) in the first character position are comment statements, and as such, have no effect on the assembly. The source statement line may be as long as the source file format allows; however, the assembler truncates the source line to 60 characters without warning. Only comments may extend past column 60 without an error resulting.

The TMS320C25 Assembler uses the ASCII character set.

The syntax for source statements is as follows:

[<label>] <mnemonic> [<operand>] [<comment>]

A source statement may have a label that is user-defined. The label field begins in character position one of the source statement. At least one blank must separate the label from the command mnemonic, the mnemonic from the operand (when an operand is required), and the operand(s) from the comment field.

The last source statement of a source program, usually the END directive, is followed by the end-of-file statement for the source medium.

### 7.1.1 Label Field

The label field begins in character position one of the source statement and contains a label of up to six significant characters. The first character of the label must be alphabetic; additional characters may be alphanumeric. A label is optional for machine instructions and for many assembler directives. When the label is omitted, the first character position must contain a blank.

A source statement consisting of only a label field is a valid statement. It has the effect of assigning the current value of the location counter to the label as well as to the next source statement. This is equivalent to the following directive statement:

<label> EQU \$

Where \$ represents the current value of the location counter at that point in the assembly.

### 7.1.2 Command Field

The command field begins after the blank that terminates the label field, or in the first non-blank character past the first character position (which must be blank when the label is omitted). The command field is terminated by one or more blanks and may not extend past the right margin. The command field may contain one of the following:

- Assembler mnemonic of a machine instruction (e.g., MAC)
- Macro mnemonic (e.g., FACT)
- Assembler directive (e.g., DATA)

# 7.1.3 Operand Field

The operand field begins following the blank that terminates the command field and may not extend past the right margin of the source statement. The operand field is terminated by one or more blanks.

The operand field may contain one or more of the following:

- Constants
- Character strings
- Expressions

Symbols used in the operand field must be defined in the assembly, usually by appearing in the label field of a statement or in the operand field of a REF (external reference) or SREF (secondary external reference) directive. REF and SREF directives provide access to symbols defined in other programs.

# 7.1.4 Comment Field

The comment field begins after the blank terminating the operand field or the blank terminating the command field, as in the case of commands that have no operands. The comment field may extend to the end of the source statement (if required) and may contain any ASCII character including blank(s). The contents of the comment field up to the end of the source record are listed in the source portion of the assembly listing and have no other effect on the assembly.

## 7.2 Symbols

Symbols are used in the label field and the operand field. A symbol is a string of alphanumeric characters, ('A' through 'Z', '0' through '9', and '\$'). The first character in a symbol must be 'A' through 'Z' or '\$'. No character may be blank. When more than six characters are used in a symbol, the assembler prints all the characters, but accepts only the first six characters for processing (the assembler prints a warning indicating that the symbol has been truncated). Therefore, symbols must be unique in the first six characters. User-defined symbols are valid only during the assembly in which they are defined.

Symbols used in the label field become symbolic addresses. They are associated with locations in the program and must not be used in the label field of other statements. Mnemonic operation codes and assembler directive names may also be used as valid user-defined symbols when placed in the label field.

Any symbol appearing in the label field of a source statement, other than an EQU (define assembly-time constant) directive, is either absolute or relocatable depending on whether or not the statement is in an absolute (specified) block of the program.

### 7.2.1 Predefined Symbols

The predefined symbols are the dollar sign character (\$) and the auxiliary register and port symbols. The dollar sign character is used to represent the current location within the program. The auxiliary register symbols are of the form 'ARn' where 'n' is 0 to 4. The port addresses are of the form 'PAn' where 'n' is 0 through 15.

Examples of valid predefined symbols:

\$ Represents the current location

AR0 Represents Auxiliary Register 0

PA12 Represents Port Address 12

# 7.3 Constants

The assembler recognizes the following five types of constants, each internally maintained as a 16-bit quantity:

- Decimal integer constants
- Binary integer constants
- Hexadecimal integer constants
- Character constants
- Assembly-time constants

Decimal, binary, hexadecimal, and character constants are absolute. Assembly-time constants defined by absolute expressions are absolute, and assembly-time constants defined by relocatable expressions are relocatable.

# 7.3.1 Decimal Integer Constants

A decimal integer constant is written as a string of decimal digits. Decimal integers range in value from -32,768 to +32,767. Positive decimal integer constants in the range of 32,768 to 65,535 are considered negative when interpreted as two's-complement values.

Examples of valid decimal constants:

1000	Constant equal to 1000 or >3E8
-32768	Constant equal to -32768 or >8000
25	Constant equal to 25 or >19

### 7.3.2 Binary Integer Constants

A binary integer constant is written as a string of up to 16 binary digits (0 or 1) preceded by a question mark, '?'. If less than 16 digits are specified, the assembler right-justifies the given bits in the resulting constant.

Examples of valid binary constants:

?000000000010011	Constant equal to 19 or >0013
?0111111111111111	Constant equal to 32767 or >7FFF
?11110	Constant equal to 30 or >001E

### 7.3.3 Hexadecimal Integer Constants

A hexadecimal integer constant is written as a string of up to four hexadecimal digits preceded by a 'greater than' sign, '>'. If less than four hexadecimal digits are specified, the assembler right-justifies the given bits in the resulting constant. Hexadecimal digits include the decimal values '0' through '9' and the letters 'A' through 'F'.

Examples of valid hexadecimal constants:

>78	Constant equal to 120 or >0078
>F	Constant equal to 15 or >000F
>37AC	Constant equal to 14252 or >37AC

### 7.3.4 Character Constants

A character constant is written as a string of one or two alphabetic characters enclosed in single quotes. Two consecutive single quotes represent each single quote contained within a character constant. If less than two characters are specified, the assembler right-justifies the given bits in the resulting constant. The characters are represented internally as eight-bit ASCII characters. A character constant consisting only of two single quotes (no character) is valid and is assigned the value 0000 (hexadecimal).

Examples of valid character constants:

ΆΒ'	Represented internally as >4142
′C′	Represented internally as >0043
'N'	Represented internally as >004E
‴D'	Represented internally as >2744

### 7.3.5 Assembly-Time Constants

An assembly-time constant is a symbol given a value by an EQU directive. The value of the symbol, determined at assembly time, is considered to be absolute or relocatable according to the relocatability of the expression, not according to the relocatability of the location counter value. Absolute value symbols may be assigned values with expressions using any of the above constant types.

### 7.4 Character Strings

Some assembler directives require character strings in the operand field. A character string is written as a string of characters enclosed in single quotes. Two consecutive single quotes represent a single quote in a character string. The maximum length of the string is defined for each directive requiring a character string. The characters are represented internally as eight-bit ASCII.

Examples of valid character strings:

'SAMPLE PROGRAM'	Defines a 14-character string consisting of SAMPLE PROGRAM.
'PLAN ''C'''	Defines an 8-character string consisting of PLAN 'C'.

## 7.5 Expressions

Expressions are used in operand fields of assembler directives and machine instructions. An expression is a constant or symbol, a series of constants or symbols, or a series of constants and symbols separated by arithmetic operators. Each constant or symbol may be preceded by a plus sign (unary plus), a minus sign (unary minus), or the # symbol (unary invert). Unary minus takes the two's complement of the expression, and unary invert takes the one's complement. The # symbol yields the value of the logical complement of the following constant or symbol. An expression does not contain embedded blanks. The valid range of values for an expression is -32,768 to +65,535.

An expression is relocatable when the number of relocatable symbols or constants added to the expression is one greater than the number of relocatable symbols or constants subtracted from the expression. (All other valid expressions are absolute.) When the first symbol or constant is unsigned, it is considered as added to the expression. For example, when all symbols in the following expressions are relocatable, the expressions are relocatable:

LABEL+1 LABEL+TABLE+-INC -LABEL+TABLE+INC

# 7.5.1 Arithmetic Operators in Expressions

Arithmetic operators used in expressions are as follows:

- + for addition
- for subtraction
- \* for multiplication
- / for division

In evaluating an expression, the assembler first negates any constant or symbol preceded by a unary minus and then performs the arithmetic operations from left to right. The assembler does not assign precedence to any operation other than unary plus or unary minus. All operations are integer operations. The assembler truncates the fraction in division. When a unary minus follows a subtraction operator, the effective operation is addition. The unary minus cannot be applied to a relocatable expression or subexpression. For example, the expression  $4+5^*2$  would be evaluated as 18, not 14; and the expression 7+1/2 would be evaluated as 4, not 7.

The assembler checks for a valid range of values. The warning message 'VALUE TRUNCATED' is given when a value is out of range.

An example of where a 'VALUE TRUNCATED' message is given:

B 65538

### 7.5.2 Parentheses in Expressions

The assembler supports the use of parentheses in expressions to alter the order of evaluation of the expression. Nesting of pairs of parentheses within expressions is also supported. Evaluation of portions of an expression within parentheses at the same nesting level may be considered to be simultaneous. Parentheses cannot be nested more than eight levels deep.

For example, the use of parentheses in the expression LAB1+((4+3)\*7) results in the following operation:

- 1) Add four to three,
- 2) Multiply the resulting sum by seven, and
- 3) Add the resulting product to the value of LAB1.

### 7.5.3 Well-Defined Expressions

Some assembler directives require well-defined expressions in operand fields. For an expression to be well-defined, any symbols or assembly-time constants in the expression must have been previously defined. The evaluation of a well-defined expression must be absolute, and a well-defined expression must not contain a character constant. An example of a well-defined expression is as follows:

>1000+X Where X must have been previously defined.

## 7.5.4 Absolute and Relocatable Symbols in Expressions

The value of an expression containing absolute or relocatable symbols is either absolute or relocatable depending on a precise set of rules. An expression containing a relocatable symbol or relocatable constant immediately following a multiplication or division operator is illegal. When the result of evaluating an expression up to a multiplication or division operator is relocatable, the expression is also illegal. Table 7-1 defines the relocatability of the result for each type of operator.

If the current value of an expression is relocatable with respect to one relocatable section, a symbol of another section cannot be included until the value of the expression becomes absolute. The following are examples of legal expressions:

- **BLUE+1** The sum of the value of symbol BLUE plus one is legal and of the same type as BLUE.
- **GREEN-4** The result of subtracting four from the value of symbol GREEN is legal and of the same type as GREEN.
- **2\*16+RED** The sum of the value of symbol RED plus the product of two times 16 is legal, and of the same type as RED.
- **440/2-RED** The result of dividing 440 by two and subtracting the value of symbol RED from the quotient (RED must be absolute for this to be a legal expression).

IF A IS	AND B IS	RESULT OF A+B	RESULT OF A-B	RESULT OF A*B	RESULT OF A/B
ABS	ABS	ABS	ABS	ABS	ABS(B≠0)
ABS	RELOC	RELOC	illegal	Note 1	illegal
RELOC	ABS	RELOC	RELOC	Note 2	Note 3
RELOC	RELOC	illegal	Note 4	illegal	illegal

#### Table 7-1. Results of Operations on Absolute and Relocatable Items

Notes:

- 1. Illegal unless A equals zero or one. If A is one, the result is relocatable; if A is zero, the result is an absolute zero.
  - 2. Illegal unless B equals zero or one. If B is one, the result is relocatable; if B is zero, the result is an absolute zero.
  - 3. Illegal unless B equals one. If B equals one, the result is relocatable.
  - 4. Illegal unless A and B are in the same section. If A and B are in the same section, the result is absolute.

#### 7.5.5 Externally Referenced Symbols in Expressions

As defined in the REF (external reference) and SREF (secondary external reference) directives, the assembler allows externally referenced symbols in expressions under the following conditions:

- 1) Only one externally referenced symbol is used in an expression.
- 2) The character preceding the referenced symbol must be a blank, a plus sign, or a comma. The portion of the expression preceding the symbol, if any, must be added to the symbol.

- 3) The portion of the expression following the referenced symbol must not include multiplication or division on the symbol (as for a relocatable symbol).
- 4) The remainder of the expression following the referenced symbol must be absolute.

The link editor resolves all externally referenced symbols automatically. However, the assembler limits the user to a total of 255 externally referenced symbols per module. Modules using more than 255 external symbols must be broken into smaller modules for assembly, and linked using the link editor.

## 7.6 Assembler Directives

Assembler directives are instructions that control the assembly process rather than produce object code for machine instructions. The TMS320C25 Assembler supports directives in the following categories:

- Directives that affect the location counter
- Directives that affect assembler output
- Directives that initialize constants
- Directives that provide linkage between programs
- Miscellaneous directives.

## 7.6.1 Directives That Affect the Location Counter

As the assembler reads the source statements of a program, the location counter is set to correspond to the memory locations assigned to the resulting object code. The thirteen assembler directives that affect the location counter are shown in Table 7-2. The first nine initialize the location counter and define its value as relocatable, absolute, or dummy. The next two directives set the location counter to provide a block of program memory for the object code. The last two directives define a block of an independently stored program segment.

Table 7-2. Assembler Directives That Affect the Location Counter	Table 7-2.	Assembler	Directives	<b>That Affect</b>	the	Location	Counter
--	------------	-----------	------------	--------------------	-----	----------	---------

DIRECTIVES	MNEMONICS
Absolute origin	AORG
Relocatable origin	RORG
Dummy origin	DORG
Block starting with symbol	BSS
Block ending with symbol	BES
Data segment	DSEG
Data segment end	DEND
Common segment	CSEG
Common segment end	CEND
Program segment	PSEG
Program segment end	PEND
Independent program segment	EXEC
Independent segment end	XEND

## 7.6.2 Directives That Affect Assembler Output

Directives that affect assembler output (see Table 7-3) are primarily used to improve user interface. The first directive supplies a program identifier in the object code. The other five directives in this category format the source listing.

DIRECTIVES	MNEMONICS
Program identifier	IDT
Output options	OPTION
Page title	TITL
Restart source listing	LIST
Stop source listing	UNL
Eject page	PAGE

Table 7-3. Assembler Directives That Affect Assembler Output

#### 7.6.3 Directives That Initialize Constants

Table 7-4 lists those directives that initialize constants. DATA and TEXT assign hexadecimal values in successive words of the object code. EQU initializes a constant for use during the assembly process.

Table 7-4.	Assembler	Directives	That	Initialize	Constants

DIRECTIVES	MNEMONICS
Initialize word	DATA
Initialize text	TEXT
Define assembly-time constant	EQU

#### 7.6.4 Directives That Provide Linkage Between Programs

Two pairs of directives, DEF/REF and SREF/LOAD, generate the information required to link program modules, thereby making it unnecessary to assemble an entire program in the same assembly. A long program may be divided into separately assembled modules to avoid a long assembly or to reduce the symbol table size. Modules common to several programs may also be combined as required. Program modules may be linked by the link editor to form a linked object module that may be stored on a library and/or loaded as required.

The DEF/REF directives enable program modules to be assembled separately and integrated into an executable program. The DEF directive places one or more symbols defined in the module into the object code of the assembled module, thus making them available for linking. The REF directive places symbols used in the module, but defined in another module, into the object code of the assembled module, allowing them to be linked.

The Link Editor's major function is to provide symbol resolution for external references and definitions created by the REF and DEF assembler directives (see Table 7-5). Each symbol defined in a program module and required by other program modules must be placed in the operand field of a DEF directive in the program module defining it and in the operand field of a REF directive in the program module referencing it. All program modules to be linked by the link editor must include an IDT directive with a character string enclosed in single quotes placed in its operand field as the program module name. The link editor builds a list of symbols from DEF directives as it links the program modules, and matches symbols from REF directives to the symbols in the list. The link editor follows linking commands to determine the modules to be linked. If the module in which a routine is defined has the same name as the routine entry points, the link editor can automatically locate the required module in a designated library.

The Link Editor requires a link control file as input to specify the task name, to define the starting location for the data and program segments, and to indicate the object files to be linked. The following linker commands are the primary commands that should be included in a link control file:

FORMAT ASCII TASK <taskname> PROGRAM >0000 DATA >0000 INCLUDE <object code filenames separated by commas> INCLUDE < or listed in separate INCLUDE commands > END

The Link Editor outputs two files when linking TMS320C25 object modules. The first file is a source listing file that shows the source statement number, a location counter value, the assembled object code, the source statement as entered, and a cross-reference listing of externally defined variables. The second file contains the actual load module of linked object code to be executed by the TMS320C25.

Table 7-5. Assembler Directives That Provide Linkage Between Programs

DIRECTIVES	MNEMONICS
External definition	DEF
External reference	REF
Secondary external reference	SREF
Force load	LOAD

## 7.6.5 Miscellaneous Directives

This category includes assembler directives not applicable to the other categories.

Table 7-6. Miscellaneous Assembler Dire	irectives
---	-----------

DIRECTIVES	MNEMONICS
Program end	END
Copy source file	COPY
Define MACRO library	MLIB

The Macro Library (MLIB) assembler directive provides the TMS320C25 Assembler with the name of a library containing macro definitions. The operand of this directive is a directory pathname (constructed according to the conventions of the host operating system) enclosed in single quotes. The macros listed in this directory are user-defined, one macro per file. The MLIB directive is defined only for hosts that support libraries.

# 7.7 Individual Directive Descriptions

Each TMS320C25 assembler directive is described in this section. Directives are listed in alphabetical order.

The majority of the instruction symbols used to describe the syntax of the assembler directives is identical to those symbols in Table 4-2. Those that are introduced for the first time or have definitions specific to this section are listed in Table 7-7.

Table 7-7. Assembler Directive Symbols

SYMBOL	MEANING
label	The contents of the label field
exp	An expression
wd-exp	A well-defined expression
comment	The contents of the comment field
string	A character string
11	Items within slashes can be used only if the operand field is not empty. When not empty, they are optional.
[]	Items within brackets are optional.
,,	Items within single quotes are character constants or character strings.

AORG	Absolute Origin Directive AORG
Syntax	[ <label>] AORG [<wd-exp> /<comment>/]</comment></wd-exp></label>
	When a label is used, it is assigned the value that the AORG directive places in the location counter.
Description	AORG places a value in the location counter and defines the succeeding locations as absolute. An absolute location is not affected by relocation. Upon encount- ering an AORG statement, the assembler places the value of the well-defined expression into the location counter. When no AORG is entered, no absolute addresses are included in the object program. When the operand field is not used, the length of all preceding absolute code replaces the value in the location counter.
Example 1	AORG >1000+X
	>1000+X must be a well-defined expression. If X has a value of 6, the location counter is set to >1006.
Example 2	HEX AORG >1000
	The location counter is set to $>1000$ . The label HEX is assigned the value $>1000$ .

BES	Block Ending with Symbol Directive	4	BES
Syntax	[ <label>] BES <wd-exp> [<comment>]</comment></wd-exp></label>		

When used, a label is assigned the value of the location following the block.

**Description** BES advances the location counter by the value in the operand field. The operand field contains a well-defined expression representing the number of words to be added to the location counter. BES assigns a label the value of the location following the block.

Example BUFF2 BES >10

BES reserves a 16-word buffer. If the location counter contains >100 when the assembler processes this directive, BUFF2 is assigned the value >110.

. . .

BSS	Block Starting with Symbol Directive BSS
Syntax	[ <label>] BSS <wd-exp> [<comment>]</comment></wd-exp></label>
	When used, a label is assigned the value of the location of the <u>first</u> word in the block.
Description	BSS advances the location counter by the value of the well-defined expression (wd-exp) in the operand field. The well-defined expression represents the number of words to be added to the location counter. BSS assigns a label the value of the location of the first word in the block.
Example	BUFF1 BSS >10
	If the location counter contains >100 when the assembler processes this directive, BUFF1 is assigned >100. The location counter is set to >110.

¥

CEND	Common Segment End Directive CEND
Syntax	[ <label>] CEND [<comment>]</comment></label>
	When used, a label is assigned the value of the location counter prior to modifi- cation.
Description	CEND terminates the definition of a block of common-relocatable code by placing a value in the location counter and defining succeeding locations as program- relocatable. CEND results in setting the location counter to one of these values:
	• The maximum value the location counter has ever attained as a result of the assembly of any preceding block of program-relocatable code, or
	• Zero, if no program-relocatable code has been previously assembled.
	If encountered in data- or program-relocatable code, CEND functions as a DEND or PEND, and a warning message is issued. Like DEND and PEND, CEND is invalid when used in absolute code.
Example	See CSEG for an example of the use of CEND.

Syntax [<label>] COPY <file-name> [<comment>]

**Description** COPY causes the assembler to read source statements from a different file. The file name may be one of the following:

- An access name recognized by the operating system, or
- A synonym form of an access name.

When end-of-file is reached, the assembler resumes processing source statements from the file or device previous to the COPY directive. A COPY directive may be placed in a file being copied. Nested copying of files can be performed by placing a COPY directive in a file being copied. Such nesting is limited by the assembler to eight levels; additional restrictions may be set by the host operating system.

Example COPY SFILE.ASM

COPY causes the assembler to take source statements from a file called SFILE.ASM.

[<label>] CSEG ['<string>' /<comment>/]

When used, a label is assigned the value placed by the directive in the location counter.

**Description** CSEG defines succeeding locations as common-relocatable. CSEG permits the construction and definition of independently relocatable data segments that several programs may access or reference at execution time. The segments are assembly language counterparts of FORTRAN COMMON. Information placed in the object code by the assembler permits the link editor to relocate all common segments independently and make appropriate adjustments to all addresses referencing locations within common segments. The difference between CSEG and DSEG is that locations within a particular common segment may be referenced by several different programs if each program contains a CSEG directive with the same operand or no operand.

If the operand field is not used, the CSEG directive defines the beginning (or continuation) of the blank common segment of the program. When used, the operand field contains a character string of up to six characters enclosed in quotes. (If the string length exceeds six characters, the assembler prints a truncation error message and retains the first six characters of the string.) If this string has not previously appeared as the operand of a CSEG directive, the assembler associates a new relocation section number with the operand, sets the location counter to zero, and defines succeeding locations as relocatable with respect to the new relocatable section. When the operand string has been previously used in a CSEG, the succeeding code represents a continuation of the particular common segment associated with the operand. The location counter is reset to the maximum value attained during the previous assembly of any portion of that particular common segment.

The following directives properly terminate the definition of a block of common-relocatable code: CEND, PSEG, DSEG, AORG, and END. The block is normally terminated with a CEND directive. The PSEG directive, like CEND, indicates that succeeding locations are program-relocatable. The DSEG and AORG directives effectively terminate the common segment by beginning a data segment or an absolute segment. The END directive terminates the common segment and the program.

Example COM1A CSEG 'ONE' \* COMMON RELOCATABLE SECTION, NAMED 'ONE' . CEND COM2A CSEG 'TWO' • . \* COMMON-RELOCATABLE SECTION, NAMED 'TWO' • COM2B CEND COM1C 'ONE' CSEG • . \* COM1B CEND COM1L LENGTH OF SEGMENT 'ONE' DATA COM1B-COM1A LENGTH OF SEGMENT 'TWO' COM2L DATA COM2B-COM2A

This example illustrates the use of CSEG and CEND. The three blocks of code between CSEG and CEND are common-relocatable. The first and third blocks are relocatable with respect to one common relocation counter; the second is relocatable with respect to another. The first and third blocks constitute the common segment 'ONE'; the value of the symbol COM1L is the number of words in this segment. The symbol COM2A is the symbolic address of the first word of common segment 'TWO'; COM2B is the common-relocatable (type 'TWO') word address of the location following the segment. (Note that the symbols COM2B and COM1C are of different relocation types and possibly different values.) The value of the symbol COM2L is the number of words in common segment 'TWO'.

DATA	Initialize Word Directive DATA
Syntax	[ <label>] DATA <exp>[,<exp>] [<comment>]</comment></exp></exp></label>
	When used, a label is assigned the location where the assembler places the first word.
Description	DATA places one or more values in one or more successive words in program memory. The assembler evaluates each expression and places the value in a word as a 16-bit two's-complement number.
	DATA should be used to place coefficients or other data words in program memory. During TMS320C25 execution, TBLR can be used to transfer the data words from program memory to data RAM. As many operands as desired may be used up to a total line length of 60 characters.
Example	KONS1 DATA 3200,1+'AB',-'AF',>F4A0,'A'
	DATA initializes five words, starting with a word at location KONS1. The contents of the resulting words are >0C80, >4143, >BEBA, >F4A0, and >0041.

DEF	Ex	ternal De	finition	Directi	ve	DEF
Syntax	[ <label>]</label>	DEF <syn< th=""><th>nbol&gt;[,<sym< th=""><th>nbol&gt;] [</th><th>[<comment>]</comment></th><th></th></sym<></th></syn<>	nbol>[, <sym< th=""><th>nbol&gt;] [</th><th>[<comment>]</comment></th><th></th></sym<>	nbol>] [	[ <comment>]</comment>	
	When used	, a label is a	ssigned the o	current va	alue of the location counter.	
Description	DEF makes one or more symbols available to other programs. <u>All</u> symbols used in the DEF statement <u>must</u> be defined in the same module. Each symbol defined in a program module and required by other program modules must be placed in the operand field of a DEF directive. A program named 'ROUTINES' that DEFs a routine named 'SUBR1' is shown below. The label 'SUBR1' must be defined in the program.					
		IDT DEF •	'ROUTINE: SUBR1,SU			
	SUBR1	EQU	\$			
	SUBR2	RET EQU •	\$			
		RET END				
Example 1	DEF ENTI	ER,ANS				
					de symbols ENTER and AN ther programs.	IS in the
Example 2	0004 0005	0000 0001 000 5, NO WARN	L DEF	EQU EQU AORG DEF END	0 1 0 ABC,DEF	
	The object	code for the	above exam	ple is:		
	K0000NO\$	LDT 60000	ABC 6000	1DEF 7	F89AF 2.1 83.074 NO\$I	D <b>T 1</b>
		EQU. The n			xadecimal numbers assigne le 4-digit hexadecimal num	

[<label>] DEND [<comment>]

When used, a label is assigned the value of the location counter prior to modification.

Description

DEND terminates the definition of a block of data-relocatable code by placing a value in the location counter and defining succeeding locations as program-re-locatable. DEND results in setting the location counter to one of these values:

- The maximum value attained by the location counter as a result of assembling any preceding block of program-relocatable code, or
- Zero, if no program-relocatable code has been previously assembled.

If encountered in common-relocatable or program-relocatable code, DEND functions as a CEND or PEND, and a warning message is issued. Like CEND and PEND, DEND is invalid when used in absolute code.

DORG	Dummy Origin Directive D	ORG
Syntax	[ <label>] DORG <exp> [<comment>]</comment></exp></label>	
Oyntax		
	The label is assigned the value that the directive places in the location cou	inter.
Description	DORG defines the succeeding locations as a dummy block or section. assembling a dummy section, the assembler does not generate object con- operates normally in all other respects. The result is that symbols that de- the layout of the dummy section are available to the assembler during ass of the remainder of the program. Any symbol in the expression must have previously defined.	de but escribe sembly
	When the operand field is absolute, the location counter is assigned the ab value. When the operand is relocatable, the location counter is assigned relocatable value and the same relocation type as the operand. When this c space is reserved in the section that has that relocation type.	ed the
Example 1	DORG 0	
	DORG causes the assembler to assign values relative to the start of the d section to the labels within the dummy section.	Jummy
Example 2	RORG 0	
	. (code as desired)	
	DORG \$	
	. (data segment)	
	END	
	This example directive defines a data structure for the executable p (procedure division) of a procedure that is common to more than one task executable portion of the module (following a RORG directive) should u labels of the dummy section as relative addresses. The code corresponding dummy section must be assembled in another program module. In this m separate data portions (dummy sections) are available to the procedure p regardless of the memory area into which the data is loaded.	k. The use the to the nanner,
Example 3	CSEG 'COM1'	
	DORG \$ "\$" HAS A COMMON-RELOCATABLE VALUE	
	•	
	LAB1 DATA \$	
	MASK DATA >F000	
	•	
	CEND	
	DORG may also be used with data-relocatable or common-relocatable op to specify dummy data or common segments. In this example, no object of generated to initialize the common segment COM1, but space is reserved common relocatable, labels, describing, the attracture, of the common	code is ed. All

common-relocatable labels describing the structure of the common block (including LAB1 and MASK) are available for use throughout the program. Syntax [·

[<label>] DSEG [<comment>]

When a label is used, it is assigned the data-relocatable value that the directive places in the location counter.

Description

Example

DSEG defines succeeding locations as data-relocatable. Either of these values is placed in the location counter:

- The maximum value the location counter can attain as the result of assembling any block of data-relocatable code, or
- Zero, if no data-relocatable code has been previously assembled.

DSEG defines the beginning of a block of data-relocatable code. The block is normally terminated with DEND. If several such blocks appear throughout the program, they constitute the data segment of the program. The entire data segment may be relocated independently of the program segment at link-edit time. This provides a convenient way to separate modifiable data from executable code.

In addition to the DEND directive, PSEG, CSEG, AORG, and END properly terminate the definition of a block of data-relocatable code. PSEG, like DEND, indicates that succeeding locations are program-relocatable. CSEG and AORG effectively terminate the data segment by beginning a common segment (CSEG) or an absolute segment (AORG). END terminates the data segment as well as the program.

RAM	DSEG	START	OF	DATA	AREA	
•						
•						
<data=1< td=""><td>celocatable cod</td><td></td><td></td><td></td><td></td><td></td></data=1<>	celocatable cod					
(Data)						
•						
•						
ERAM	DEND					
LRAM	EQU ERAM - RAM	1				
1,17,171,1		•				
<b>-</b>		DOF			<u>.</u>	

The block of code between DSEG and DEND is data-relocatable. RAM is the symbolic address of the first word of this block; ERAM is the data-relocatable word address of the location following the code block. The value of the symbol LRAM is the length of words in the block.

#### **Caution:**

The TMS320C25 architecture provides separate data and program memory space, which results in two memory segments occupying the same address space. Data and program segment code must be distinguished. In particular, DATA and TEXT should not be used in DSEG to initialize an area within data memory.

Data memory is volatile RAM and cannot retain information from one powerup to the next, so the proper way to initialize memory is by the execution of instructions in program memory on powerup. BSS or BES can be used within the DSEG to establish the size and names of variables, scalers, arrays, etc., in data memory. No other directives or instructions should be placed in a DSEG or CSEG.

END	Program End Directive	END			
Syntax	[ <label>] END [<symbol>] /<comment>/</comment></symbol></label>				
	When used, a label is assigned the current value of the location c	ounter.			
Description	END terminates the assembly. The last source statement of a prog directive. Any source statements or blank records following END part of the next assembly.				
	When used, the operand field contains a program-relocatable or a that specifies to the link editor the entry point of the program. Th the program address where execution of the assembled module the operand field is not used, no entry point is placed in the objeentry point symbol is specified in the link control file, it must be RI the linker cannot find the entry symbol.	e entry point is begins. When ect code. If the			
Example	AORG 0				
	NOP ENTRY NOP END ENTRY				
	The symbol ENTRY is assigned the value 1 by the assembler. Since ENTRY appears as the operand of END, the value of the symbol appears as a four-digit hexadecimal character 1, as seen in the sample printout below.				
	Sample Printout:				
	VALUE OF THE SYMBOL				
	K0000NO\$IDT 90000B5500B5500100017F8A3F NO\$IDT				
Example	AORG >20				
	ENTRY NOP END ENTRY				
	The symbol ENTRY is assigned the value >20. As in Example 1, the value appears in the object code following the tag character 1, as shown in the sample printout below.				
	Sample Printout:				
	VALUE OF THE SYMBOL				

# EQU Define Assembly-Time Constant Directive

Syntax [<label>] EQU <exp> [<comment>]

The label field contains the symbol to be given a value.

**Description** EQU assigns a value to a symbol. <exp> may not contain a symbol appearing in a REF directive nor contain forward references. Symbols in the operand field must be previously defined. Certain symbols, such as AR0 and PA0, have predefined values.

Example 1 SUM EQU AR1

The EQU directive assigns an absolute value to the symbol SUM, making SUM available as a register address.

**Example 2** TIME EQU HOURS

This example assigns the value of the previously defined symbol HOURS to the symbol TIME. When HOURS appears in the label field of a machine instruction in a relocatable block of the program, the value is a relocatable value. After execution of EQU, the two symbols may be used interchangeably.

EXEC	Independent Program Segment Directive EXEC
Syntax	[ <label>] EXEC <pma> [<comment>]</comment></pma></label>
	When used, a label is assigned the value that the directive places in the location counter.
Description	EXEC places the value <pma> in the location counter and defines succeeding locations as independently stored program segments. EXEC defines the beginning of a block of independent code. The block is terminated by XEND. Directives that affect the value in the location counter, such as BSS, cannot be used in the program segment defined by EXEC. Use of this type of directive terminates the EXEC segment.</pma>
	EXEC enables execution of a program segment at its actual loading address. The value placed in the location counter is the actual loading address of the independent segment.
Example	EXEC1 EXEC >1F40
	XEND

7-27

IDT

[<label>] IDT '<string>' [<comment>]

When used, a label assumes the current value of the location counter.

**Description** IDT assigns a name to the object module produced. The operand field contains the module name <string>, a character string of up to eight characters within single quotes. When a character string of more than eight characters is entered, the assembler prints a truncation warning message and retains the first eight characters as the program name.

Program modules to be linked by the link editor must include an IDT. The module names in the character strings of IDTs should be unique. The <string> on IDT is not automatically a DEFed symbol.

Example

0001		IDT	'EXAMPLE'
0002	0001	ONE	EQU 1
0003	0002	TWO	EQU 2

IDT assigns the name EXAMPLE to the module being assembled. The module name is then printed in the source listing as the operand of IDT and appears in the page heading of the source listing. The module name is also placed in the object code and is used by the link editor to determine the entry point for the module. The entry point must also appear as a symbol in a REF directive.

#### Note:

Uppercase letters and numerals are recommended within the quotes. The assembler accepts lowercase letters and special characters, but ROM loaders (for example) do not.


Syntax	[ <label>] LIST [<comment>]</comment></label>
	When used, the label assumes the current value of the location counter.
Description	LIST restores printing of the source listing. LIST is required only when UNL (stop source listing) is in effect and causes the assembler to resume listing. LIST is not printed in the source listing, but the line counter is incremented. The assembler does not print the comment.
Example	LIST
	The printing of the source listing is restored.

[<label>] LOAD <symbol>[,<symbol>] [<comment>]

When used, a label is assigned the current value of the location counter.

**Description** LOAD makes one or more symbols available to other programs. The LOAD directive is like DEF, except that the symbols need not be used in the module containing LOAD. The symbols used in LOAD must be defined in some other module during link edit time. LOADs are used with SREFs. If a one-to-one matching of LOAD and SREF pairs does occur, there will be no unresolved references during link editing.

Example



Module A(n) uses a branch table in module B to obtain one module: either C, D, E, or F. Module B has an SREF for C, D, E, and F. SREF does not require that symbols C, D, E, and F have corresponding symbols defined in another module, so modules need not be included in one link editing time. Module C has a DEF for C; module D has a DEF for D; module E has a DEF for E; and module F has a DEF for F. Module A1 has a LOAD for modules C and D; module A2 has a LOAD for module C; and module A3 has a LOAD for modules E and F.

LOAD and SREF permit module B to be written to in order to handle a highly involved case and still be linked together without unnecessary modules. A(n) only has LOAD directives for its required modules. This is especially useful when developing large codes that may have more than a hundred modules. Not all modules are required to test a particular function.

If the link control file included A1 and A2, modules C and D would be pulled in from a specified library while modules E and F would not. If the link control file included A3, modules E and F would be pulled in while modules C and D would not. If the link control file included A2, module C would be pulled in while modules D, E, and F would not.

TASK TSTLOAD FORMAT ASCII PROGRAM 0 INCLUDE E:A1.MPO INCLUDE E:B.MPO FIND A:\*.MPO END

In this example using a PC/MS-DOS computer, the A:\*.MPO is a selection of files that contain 990-tagged object modules for modules C, D, E, and F. In this case, only modules C and D are to be linked into the LOAD object module.

MLIB	Define MACRO Library Directive MLIB				
Syntax	[ <label>] MLIB '<pathname>' [<comment>]</comment></pathname></label>				
• •	When used, a label assumes the current value of the location counter.				
Description	MLIB provides the assembler with the name of a library containing macro defi- nitions. The operand of MLIB is a directory pathname (constructed according to the conventions of the host operating system) enclosed in single quotes (see IDT and TITL directives). The operand field contains the pathname, a character string of up to 48 characters enclosed in single quotes; longer strings cause a truncation error message.				
Example 1	MLIB 'DRC1:[PROJECT.STDMACS]' MLIB 'DRC1:[PROJECT.DSPMACS]'				
	When the program finds macro call SUBMAC (not previously defined), the above example causes the macro to search first for a file named:				
	DRC1: [PROJECT.DSPMACS]SUBMAC.ASM				
	Then, if that file is not found, the macro searches for a file named:				
	DRC1: [PROJECT.STDMACS]SUBMAC.ASM				
	in that order.				
Example 2	MLIB 'DRCO:[MOORE.MACLIB].ASM32' (VAX) MLIB 'A:' (MS-DOS VER 1.25)				
	This example shows the typical use of MLIB on other systems.				
	Note:				
	On VAX/VMS systems, the filename of all files in the macro library must have an extension name of ".ASM". For example, if the statement: MLIB 'DRC1:[MACROS]' has been used, the VAX/VMS version of the macro library processor would expect to find files such as MYMACRO.ASM, NEWMAC.ASM, etc., within the macro library 'MACROS'.				
	On PC/MS-DOS systems, the filename of all files in the directory that are to be found as macros must not have an extension. For example, if the statement: MLIB 'E:' has been used, then the PC/MS-DOS version of the macro library processor would expect to find files such as MYMACRO, NEWMAC, etc., within the current level directory.				

OPTION	Output Options Directive OPTION
Syntax	[ <label>] OPTION <option list=""> [<comment>]</comment></option></label>
	When used, the label assumes the current value of the location counter.
Description	OPTION selects several options for the assembler listing output. The <option- list&gt; operand is a list of keywords, separated by commas, where each keyword selects a listing feature. The available <option-list> features are as follows:</option-list></option- 
	<b>DUNLST:</b> Limit the listing of DATA directives to one line.
	FUNLST: Turn off all list options.
	NOLIST: Inhibit all listing output (overrides LIST directive).
	SYMLST: Produce a symbol table list in the object file.
	TUNLST: Limit the listing of TEXT directives to one line.
	<b>XREF:</b> Produce a symbol cross-reference listing.
Example	OPTION XREF
	This example results in the production of a symbol cross-reference listing.

稴.

. ...

4x3. - 5 - 5 - 5 - 5

[<label>] PAGE [<comment>]

PAGE

When used, a label assumes the current value of the location counter.

**Description** PAGE causes the assembler to continue the source program listing on a new page. PAGE is not printed in the source listing, but the line counter is incremented. The assembler does not print the comment. Using PAGE to divide the source listing into logical divisions improves program documentation.

Example

PAGE causes the assembler to list a next source statement as the first statement on a new page in the source listing.

PEND	Program Segment End Directive PEND
Syntax	[ <label>] PEND [<comment>]</comment></label>
	When used, a label is assigned the value of the location counter prior to modifi- cation.
Description	PEND ends a segment that is program-relocatable. This directive is provided as the program-segment counterpart to DEND and CEND. PEND, like DEND and CEND, places a value in the location counter and ends a segment that has defined succeeding locations as program-relocatable. Since PEND properly appears only in program-relocatable code, the relocation type of succeeding locations remains unchanged.
	The value placed in the location counter by PEND is the maximum value attained by the location counter as a result of the assembly of all preceding program-re- locatable code. PEND is invalid when used in absolute code.
Example	See PSEG.

PSEG	Program Segment D	Directive PSEG
Syntax	[ <label>] PSEG [<comment>]</comment></label>	
•	When used, a label is assigned the v counter.	value that the directive places in the location
Description		counter and defines succeeding locations as ounter is set to one of the following values:
	<ul> <li>The maximum value the locatio of any preceding block of prog</li> </ul>	n counter attained as a result of the assembly ram-relocatable code, or
	• Zero, if no program-relocatable	code was previously assembled.
		segment counterpart to DSEG and CSEG. e a consistent method of defining the various
Example	The following two sequences of dire	ectives are functionally identical:
	<u>SEQUENCE 1</u>	<u>SEQUENCE 2</u>
	DSEG ·	DSEG ·
	<pre> Conta-relocatable code Code Code Code Code Code Code Code C</pre>	<data-relocatable code=""></data-relocatable>
	DEND CSEG	CSEG
	<common-relocatable code=""></common-relocatable>	<common-relocatable code=""></common-relocatable>
	CEND PSEG ·	PSEG ·
	PEND	· ·

END

**n** '

. END

000

REF	External Reference Directive REF
Syntax	[ <label>] REF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></label>
	When used, a label is assigned the current value of the location counter.
Description	REF provides access to one or more symbols defined in other programs. Each symbol from another program module must be placed in the operand field of REF or SREF in the program module that requires the symbol. Below is a program named 'MAIN' that REFs a routine named 'SUBR1'. SUBR1 is not defined in this file.
	IDT 'MAIN' REF SUBR1
	CALL SUBR1
	If a symbol is listed in the REF statement, a corresponding symbol must also be present in a DEF statement in another source module. If a one-to-one matching of symbols does not occur, then an error occurs at link edit time. The link editor generates a summary list of all unresolved references.
Example	REF ARG1,ARG2
	This example causes the assembler to include symbols ARG1 and ARG2 in the object code so that the corresponding addresses may be obtained from other programs.

[<label>] RORG [[<exp>] /<comment>/]

When a label is used, it is assigned the value that the directive places into the location counter.

Description

RORG defines succeeding locations as program-relocatable and initializes the location counter to either the value following the previous relocatable code of the program or to zero if no relocatable code has been previously assembled.

Since the location counter begins at zero, the length of a segment and the next available address within that segment are identical. For example, if a segment begins at >0 and ends at >E, the length is >F. The next available address is >F.

When the operand field is used, the operand must be an absolute or a relocatable expression that contains only previously defined symbols. (Symbols are defined by the EQU directive.) When the operand field is not used, previous data segments and specific common segments of a program replace the value of the location counter. If RORG appears in absolute code, a relocatable operand must be program-relocatable. RORG changes the location counter to program-relocatable and replaces its value with the operand value. In relocatable code, the relocation type of the operand must match that of the current location counter. The operand value replaces the current location counter value, and the relocation type of the location counter remains unchanged.

## Example 1 RORG \$-10 OVERLAY TEN WORDS

The \$ symbol refers to the present location counter value. This has the effect of backing up the location counter by ten words. The instructions and directives following RORG replace the ten previously assembled words of relocatable code, permitting correction of the program without removing source records. If a label had been included, the label would have been assigned the value placed in the location counter. RORG would have no effect except at the end of an absolute block or a dummy block.

Example 2

#### SEG2 RORG

The location counter contents depend upon preceding source statements. Assume that after defining data for a program that occupied >44 words, AORG initiated an absolute block of code. The absolute block is followed by the RORG directive from Example 1. This places >0044 in the location counter and defines the location counter as relocatable. Symbol SEG2 is a relocatable value, >0044.

SREF	Secondary External Reference Directive SREF
0	
Syntax	[ <label>] SREF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></label>
	When a label is used, the current value of the location counter is assigned to the label.
Description	SREF provides access to one or more symbols defined in other programs. Unlike REF, SREF does not require that a symbol have a corresponding symbol listed in a DEF statement of another source module. The SREFed symbol will be an unresolved reference, but is not included in the summary list of unresolved references.
Example	SREF ARG1,ARG2
	This example causes the assembler to include symbols ARG1 and ARG2 in the object code so that the corresponding addresses may be obtained from other programs.

TEXT	Initialize Text Directive TEXT
Syntax	[ <label>] TEXT [-]'<string>' [<comment>]</comment></string></label>
	When used, a label is assigned the location at which the assembler places the first character.
Description	TEXT places one or more characters of a string of characters in successive words of program memory. The assembler negates the last character of the string when the string is preceded by a unary minus (-) sign. The operand field contains a character string of up to 52 characters enclosed in single quotes, which may be preceded by a unary minus sign.
Example	MSG1 TEXT 'EXAMPLE' MESSAGE HEADING In this example, TEXT places the eight-bit ASCII character representations in memory and fills the unused byte of the last word with an ASCII space (>20). This space is considered as the last character if the negate option is specified. The result is >4558, >414D, >504C, and >4520. The label MSG1 is assigned the first word's address, which contains the value >4558.

TITL	Page Title Directive TITL
Syntax	[ <label>] TITL '<string>' [<comment>]</comment></string></label>
	When used, a label field assumes the current value of the location counter.
Description	TITL supplies a title to be printed in the heading of each page of the source listing. Unlike IDT, TITL is not printed in the source listing. When a title is desired in the heading of the listing's page, TITL must be the first source statement submitted to the assembler. The assembler does not print the comment because TITL is not printed. The line counter is incremented.
	The operand field contains the title (string) and a character string of up to 50 characters enclosed in single quotes. When more than 50 characters are entered, the assembler retains the first 50 characters as the title and prints a syntax error message.
	When TITL is the first source statement in a program, the title is printed on all pages until another TITL is processed. Otherwise, the title is printed on the next page after TITL is processed, and on subsequent pages until another TITL is processed.
Example	TITL '**REPORT GENERATOR**'
	This example causes the title **REPORT GENERATOR** to be printed in the page headings of the source listing.

UNL	Stop Source Listing Directive UNL
Syntax	[ <label>] UNL [<comment>]</comment></label>
	When used, the label assumes the value of the location counter.
Description	UNL halts the source listing output until the occurrence of a LIST directive. UNL is not printed in the source listing, but the source line counter is incremented. UNL is frequently used in macro definitions to inhibit the listing of the macro expansion. The assembler does not print the comment.
	UNL can be used to reduce assembly time and the size of the source listing.
Example	NOPRINT UNL STOP LISTING The source listing is halted until a LIST directive occurs.

XEND	Independent Segment End Directive XEND
Syntax	[ <label>] XEND [<comment>] When used, a label is assigned the value placed in the location counter by the XEND directive.</comment></label>
Description	XEND terminates the block definition of an independently stored program segment, previously defined by EXEC. The command field contains XEND. XEND results in setting the location counter to the value attained by the location counter before EXEC was issued, plus the difference between the most recent value in the location counter and the loading address of EXEC.
	Without using EXEC, a warning message is issued.
Example	See EXEC.

## 7.8 Source Listing Format

The source listings show the source statements and the resulting object code. Each page of the source listing has a title line at the top, on which is printed a title supplied by a TITL (title) directive. If TITL is not used, the title line is left blank. A page number is printed to the right of the title. The printer inserts a blank line below the title line and prints a line for each source statement listed.

Each source statement line contains a source statement number, a location counter value, the assembled object code, and the source statement as entered. A source statement may result in more than one word of object code. The assembler prints the location counter value and object code on a separate line for each additional word. Each added line is printed immediately following the source statement line. Figure 7-1 is an example of a source statement line.




Figure 7-1. Source Statement Line Example

The source statement number, 0070 in the example, is a four-digit decimal number. Source records are numbered in the order in which they are entered, including those source records that are not listed (e.g., TITL, LIST, UNL, and PAGE directives are not listed; source records between UNL and LIST are not listed). The difference between two source record numbers printed immediately in line indicates the number of source records entered and not listed. Source records generated by a macro call, however, are renumbered starting at line number 0001. The original line-numbering sequence continues after the macro expansion is complete.

The next field in the source listing contains a hexadecimal location counter value. In the example, 004A is the location counter value. Since not all directives affect the location counter, the location counter field is blank for those directives that do not affect it, such as the IDT (program identifier), DEF (external definition), END (program end), EQU, REF, and SREF directives.

The third field is the object code field which contains the hexadecimal representation of the object code, (>CAFF in the above example). All machine instructions and the DATA and TEXT directives use this field to list object code. The EQU directive places the value corresponding to the label in the object code field.

The fourth field contains the characters of the source statement as they were scanned by the assembler. The maximum line length that the assembler will accept is 60 characters. Spacing in this field is determined by the spacing in the source statement. The four fields contained in source statements are aligned in the listing only when they are aligned in the source statements or when tab characters are used. Each of the four fields must be separated by at least one blank space.

# 7.9 Object Code

A major advantage of the TMS320C25 Macro Assembler is its ability to generate relocatable object code modules that can then be linked by the link editor to form an executable program. The ability to relocate modules simplifies the programming task. Programs designed as a set of modules are easier to code, test, and debug, and are also easier to understand and maintain. Relocatability also permits multiple programmers to work on a program's components. Relocatable code includes information that allows a link editor to place the code in any available area of memory, thus providing the most efficient use of available memory. Absolute code must be loaded into a specified area of memory and cannot be moved.

Object code generated by an assembler constitutes the assembled program, and consists of machine language instructions, addresses, and data. The code includes absolute, program-relocatable, data-relocatable, and common-relocatable segments.

In assembly language source programs, symbolic references to locations within a relocatable segment are called relocatable addresses. These addresses are represented in the object code as displacements from the beginning of a specified segment. A program-relocatable address, for example, is a displacement into the program segment. At load time, all program-relocatable addresses are adjusted by a value equal to the load address (the load address defines the beginning of the module). Data-relocatable addresses are represented by a displacement into the data segment. There may be several types of common-relocatable addresses in the same program, since distinct common segments may be relocated independently of each other.

The assembler produces object code that may be linked to other object code modules or programs, and is loaded directly into the processor. Object code consists of records containing up to 71 ASCII characters. Corrections on record data can be made via a keyboard, making reassembly unnecessary. Figure 7-2 is an example of object code.

KOOOOFACT 91006BCA01B6000BCA01B6001BCA02B6002BCA03B6003B3C037F240F FACT 1 2 3 BA002BCE14B6003BCA04B6004B3C04BA003BCE14B6004B3C04BA003BCE14B60047F16BF FACT BCA05B6005B3C05BA004BCE14B6005B3C05BA003BCE14B6005B3C05BA002BCE147F151F FACT B6005BCA06B6006B3C06BA005BCE14B6006B3C06BA004BCE14B6006B3C06BA0037F169F FACT 4 BCE14B6006B3C06BA002BCE14B6006BCA07B6007B3C07BA006BCE14B6007B3C077F14BF FACT 5 BA005BCE14B6007B3C07BA004BCE14B6007B3C07BA003BCE14B6007B3C07BA0027F158F FACT 6 FACT BCE14B60077FD8BF 7 FACT 8/7/84 16:42:51 ASM32020 0.6 84.140 FACT 8

#### Figure 7-2. Sample Object Code

#### 7.9.1 Object Code Format

Object code is formatted to contain records made up of fields sandwiched between tag characters. Table 7-8 lists field and tag character information.

A tag character occupies the first position on each record of object code and identifies the fields it precedes. The specific tag character used depends on the function of the field with which it is associated. The following paragraphs detail the various tag characters and their associated fields.

Tag character K is placed at the beginning of each program and is followed by two fields. Field one contains the number of words of program relocatable code; field two contains the program identifier assigned to the program by an IDT directive. When no IDT is entered, NO\$IDT is put into field two. The link editor uses the program

identifier to identify the program, and the number of words of program-relocatable code to determine the load bias for the next module or program.

The tag character M is used when data or common segments are defined in the program and is followed by three fields. Field one contains the length, in words, of data- or common-relocatable code; field two contains the data or common segment identifier; and field three contains a common number. The identifier is a six-character field containing the name \$DATA (padded on the right by one blank) for data segments and \$BLANK for blank common segments. If a named common segment appears in the program, an M tag appears in the object code, with an identifier field corresponding to the operand in the defining CSEG directive(s). Field three of the M tag consists of a four-character hexadecimal number defining a unique common number to be used by other tags referencing or initializing data of that particular segment. For data segments, this common number is always zero. For common segments (including blank common), common numbers are assigned in increasing order. The maximum number of common segments that a program may contain is 127.

Tag characters 1 and 2 are used with entry addresses. The associated field is used by the linker to determine the entry point where execution starts when linking is complete. Tag character 1 is used when the entry address is absolute; tag character 2 is used when the address is relocatable. The field lists the address in hexadecimal.

Tag characters 9, A, S, and P are used with load addresses required for data words to be placed at other than the next immediate memory addresses. Tag character 9 is used when the load address is absolute; A when the load address is program-relocatable; S when the load address is data-relocatable; and P when the load address is common-relocatable. Field one contains the load address. Field two is only used with P and contains the common number.

Tag characters B, C, T, and N are used with data words. Tag character B is used when the data is absolute (i.e., an instruction word or a word containing text characters or absolute constants). B is used for absolute word data (16 bits). Tag character C is used for a word containing a program-relocatable address; tag character T for a word containing a data-relocatable address; tag character N for a word containing a common-relocatable address. Field one contains the data word. The linker places the data word in the memory location specified in the preceding load address field or in the memory location that follows the preceding data word. Field two is only used with N and contains the common number.

Tag characters #, %, and & are also used when an instruction's multibit field refers to a data element in a DSEG, PSEG, or CSEG. Tag character # identifies an instruction containing a reference to a multibit data-relative item. The second field following the tag contains a mask indicating to the link editor the width of the field (mask = >007F indicates the least significant 7 bits). The link editor generates the final version of this instruction by adding the beginning location of the data segment to the masked data word, and re-inserting the sum in the multibit field within the data word. Note that field overflow may occur in the link edit operation, and error messages may be generated that were not evident at assembly time, which may give unpredictable results. The description of the % tag is the same as above, except that it represents the use of a program-relative item as the operand. The fields used with the & tag are identical to the # and % tags, except that the second field is the common number, and the mask becomes the third field.

Tag characters 5, 6, and W are used for external definitions. Tag character 5 is used when the location is program-relocatable; 6 when the location is absolute; and W when the location is data- or common-relocatable. The link editor uses the fields to provide the desired linking to the external definition. Field one contains the

location of the last appearance of the symbol; field two contains the symbol of the external definition; and field three of tag character W contains the common number.

Tag character 4 is used for external references when the last appearance of the externally referenced symbol is in absolute code. Tag character 4 is associated with two fields: field one contains the location of the last appearance of the symbol, and field two contains the symbol itself.

Tag character E is used for external references. An E tag is used when a non-zero quantity is added to a reference. Field 1 identifies the reference by occurrence in the object code (0, 1, 2, ...). In other words, the value in field one is an index to references identified by the 4 and Y tags in the object code. The list is maintained by order of occurrence (i.e., the first entry in the list is the symbol located in field two of the first 4 or Y tag). Field 2 contains the value to be added to the reference after the reference is resolved.

Tag character ! is used when a multibit field of an instruction refers to an external reference. The format of the ! sequence is:

! (external symbol number) (opcode/offset) (mask)

This tag and its associated fields are processed the same as that of the # tag.

Tag characters G, H, and J are used when the symbol table option (see the OPTION directive) is specified. Tag character G is used when the location or value of the symbol is program-relocatable; H when the location or value of the symbol is absolute; and J when the location or value of the symbol is data- or common-relocatable. Field one contains the location or value of the symbol; field two contains the symbol to which the location is assigned; field three is used only with tag character J and contains the common number.

Tag character U is generated by the LOAD directive. The symbol specified is treated as if it were the value specified in an INCLUDE command to the loader. Field one contains zeroes, and field two contains the symbol for which the loader will search for a definition.

Tag character Y is used for secondary external references when the last appearance of the externally referenced symbol is in absolute code. Tag character Y is associated with two fields: field one contains the location of the last appearance of the symbol, and field two contains the symbol itself.

Tag character 7 precedes the checksum, and is placed at the end of the set of fields in the record. The checksum is an error detection word formed as the record is being written. The checksum is the two's complement of the sum of the characters' 8-bit ASCII values from the first tag of the record through the checksum tag (tag character 7).

Tag character 8 is also associated with the checksum field but is used when the checksum field is to be ignored (as when changing the object code).

Tag character D, used to specify a load bias, has an associated field containing the absolute address used by the loader to relocate symbols. The link editor does not accept the D tag.

Tag character F is placed at the end of the record, and it may be followed by blanks.

The end of each record is identified by the tag character 7, followed by the checksum field and tag character F. The assembler fills the rest of the record with blanks and a sequence number, and begins a new record with the appropriate tag character.

The last record of an object module has a colon (:) in the first character position of the record, followed by the module name, assembly date, and assembly time.

Table 7-8 defines the object record format and tags.

TAG	1ST FIELD	2ND FIELD	3RD FIELD			
	(MODULE DEFINITION)					
K M M	PSEG LENGTH DSEG LENGTH BLANK COMMON	PROGRAM ID(8) \$DATA \$BLANK	0000 COMMON #			
м	LENGTH CSEG LENGTH	COMMON NAME(6)	COMMON #			
	(EN	TRY POINT DEFINITION)				
1 2	ABSOLUTE ADDRESS P-R ADDRESS					
	· · · · · · · · · · · · · · · · · · ·	(LOAD ADDRESS)				
9 A S P	ABSOLUTE ADDRESS P-R ADDRESS D-R ADDRESS C-R ADDRESS	COMMON #				
		(DATA WORD)				
В	ABSOLUTE 16-BIT VALUE					
C T	P-R ADDRESS D-R ADDRESS					
N	C-R ADDRESS	COMMON #				
# %	OPCODE/DR ADDRESS OPCODE/PR ADDRESS	MASK				
&	OPCODE/CR ADDRESS	COMMON #	MASK			
	(E	TERNAL DEFINITIONS)				
6 5 W	ABSOLUTE VALUE P-R ADDRESS D-R/C-R ADDRESS	SYMBOL(6) SYMBOL(6) SYMBOL(6)	COMMON #			
	(E	XTERNAL REFERENCES)				
4	ABSOLUTE ADDRESS OF CHAIN	SYMBOL (6)				
Ε	SYMBOL INDEX NUMBER	ABSOLUTE OFFSET				
!	SYMBOL INDEX NUMBER	OPCODE/OFFSET	MASK			
	()	SYMBOL DEFINITIONS)				
G H J	P-R ADDRESS ABSOLUTE VALUE D-R/C-R ADDRESS	SYMBOL(6) SYMBOL(6) SYMBOL(6)	COMMON #			

Table 7-8. Object Record Format and Tags

TAG	1ST FIELD	2ND FIELD	3RD FIELD		
		(FORCE LOAD)			
υ	0000	SYMBOL(6)			
	(SECONDA	RY EXTERNAL REFERENCE)			
Y	ABSOLUTE ADDRESS OF CHAIN	SYMBOL(6)			
		(CHECKSUM)			
7	VALUE				
	(10	SNORE CHECKSUM)			
8	ANY VALUE				
	••••••••••••••••••••••••••••••••••••••	(LOAD BIAS)			
D	ABSOLUTE ADDRESS				
	(	END OF RECORD)			
F					
(END OF MODULE)					
:	(IMPLEMENTATION DEPENDENT)				
(PROGRAM ID [SYMT OPTION])					
I	P-R ADDRESS	PROGRAM ID(8)			

Table 7-8. Object Record Format and Tags	(Concluded)
--	-------------

NOTES:

3.

All field widths are four characters unless otherwise specified.
 If the first tag is >01, the file is in compressed object format.

P-R denotes program segment, relative address.

D-R denotes data segment, relative address.

C-R denotes common segment, relative address.

## 7.9.2 Changing Object Code

Object code may be corrected without reassembling a program by changing or adding one or more records. One additional tag character is recognized by the loader to permit specifying a load point. The additional tag character, D, may be used in object records changed or added manually.

Tag character D is followed by a load bias (offset) value. The loader uses this value instead of the load bias computed by the loader itself. The loader adds the load bias to all relocatable entry addresses, external references, external definitions, load addresses, and data. The effect of tag character D is to specify that area of memory into which the loader loads the program. The tag character D and the associated field must be placed ahead of the object code generated by the assembler.

Correction of the object code may only require changing a character or a word in an object code record. Records may be duplicated up to the character or word in error. Then the correct data replaces the incorrect data, and the remainder of the record up to tag character 7 is duplicated. When the checksum is verified as the record is loaded, the changes made cause a checksum error. The tag character 7 should be changed to 8. This causes the checksum error resulting from the record change to be ignored.

When more extensive changes are required, an additional object code record(s) may be written. Each record is begun with a tag character 9, A, S, or P (load address tag characters), followed by an absolute load address or a relocatable load address. This may be an address into which an existing object code record places a different value. The new value on the new record overrides the old value when the new record follows the old record in the loading sequence. The load address is followed by a tag character B, C, T, or N (data word tag characters) and an absolute data word or a relocatable data word. Additional data words preceded by appropriate tag characters may follow. When additional data is placed at a nonsequential address, another load address tag character is written followed by the load address and data words preceded by tag characters. When the record is full, or all changes have been written, tag character F is written to end the record.

When additional memory locations are loaded as a result of changes, field one of tag character K containing the number of words of relocatable code must be changed. For example, if the object field written by the assembler contained 1000 hexadecimal words of relocatable code and the change has added eight words in a new object record, additional memory locations will be loaded. In the object code file, the value following the tag character K is changed from 1000 to 1008. The tag character 7 is also changed to 8 in that record.

When added records place corrected data in locations previously loaded, the added records must follow the incorrect records. The loader processes the records as they are read from the object medium. The last record that affects a given memory location determines the contents of that location at execution time.

The object code records that contain the external definition fields, the external reference fields, the entry address field, and the final program start field, must follow all other object records. An additional field or record may be added to include reference to a program identifier. The tag character is 4, and the hexadecimal field contains zeros. The second field contains the first six characters of the IDT character string. External definitions may be added using tag character 5 or 6, followed by the relocatable or absolute address, respectively. The second field contains the defined symbol, filled to the right with blanks when the symbol contains less than six characters.

#### 7.10 Cross-Reference Listing

The assembler prints an optional cross-reference listing following the source listing. (The cross-reference listing is created by using the OPTION directive.) The format of the listing is shown in Figure 7-3.

LABEL	VALUE	DEFN	REFER	ENCES							
BASE2 BC DONE CTXT0 CTXT1 CTXT2 IORT1B IORT1F IORT2F IORT3F IORTB1 IORTB2 IORTB3 IORTB4	029B 0236 REF 023B 023C 023D SREF UNDF 0256 025B 0281 0298 0295 0295 0295	0095 0009 0004 0014 0015 0016 0005 0040 0044 0076 0093 0091 0089 0087	0003 0082 0020 0021 0022 0039 0028 0036 0072 0055 0055 0055 0049	0025 0084 0079 0077 0078 0043	0030 0086	0035 0088	0060 0090	0061 0092	0064 0094	0067	0069

#### Figure 7-3. Cross-Reference Listing Format

As shown in Figure 7-3, the assembler prints in the LABEL column each symbol defined or referenced in the assembly. The VALUE column contains a four-digit hexadecimal number and is possibly followed by either a character or a name that represents the attributes of the symbol. A four-digit hexadecimal number represents the value assigned to the symbol. The characters following the four-digit number or the names that may be in the VALUE column have their meanings listed in Table 7-9. The number of the statement in which the symbol is defined appears in the DEFN (definition) column. For undefined symbols, this column is left blank. The REFER-ENCES column lists the number of statements that reference the symbol. A blank in this column indicates the symbol was defined but never used.

Table 7-9. Assembly Symbol Attributes

CHARACTER OR NAME	MEANING	
REF	External reference (REF)	
UNDF	Undefined	
SREF	Secondary reference (SREF)	
,	Symbol defined in a program segmer	
"	Symbol defined in a data segment	
+	Symbol defined in a common segment	

## 7.11 Assembler Error Messages

The assembler issues the following three types of error messages:

- Nonfatal
- Fatal
- Informative

When the assembler completes an assembly, it indicates any errors it encounters in the assembly listing. The assembler indicates errors following the source line in which they occur. The errors are referenced by number. At the end of a module (as delineated by the IDT/END directive pair), the corresponding messages are printed. Table 7-10 lists non-fatal error messages, and Table 7-11 lists fatal messages. In Table 7-12, assembly information messages are given.

MESSAGE	EXPLANATION/RESPONSE		
WARNING - 'CEND' ASSUMED	Occurs when CSEG is not terminated by CEND.		
WARNING - 'DEND' ASSUMED	Occurs when DSEG is not terminated by DEND.		
WARNING - 'PEND' ASSUMED	Occurs when PSEG is not terminated by PEND.		
WARNING - 'DSEG' ASSUMED	This is a warning that the following two statements have the same result: CSEG 'DATA' DSEG		
WARNING - SYMBOL TRUNCATED	The maximum length for a symbol is 6 characters. The assembler ignores the extra characters.		
WARNING - STRING TRUNCATED	Check the syntax for the directive question to determine the maximum length for the string.		
WARNING - TRAILING OPERAND(S)	The assembler found fewer or more operands than expected in the flagged instruction.		
WARNING - BYTE VALUE TRUNCATED	A value to be used as a byte is larger than can be loaded into the space for a byte.		
WARNING - NULL STRING DEFINED	An empty string (i.e., length $= 0$ ) is defined for string input, for directives that require a null string operand.		

# Table 7-10. Non-Fatal Error Listing

MESSAGE	EXPLANATION/RESPONSE
ABSOLUTE VALUE REQUIRED	A relocatable symbol was used where an absolute symbol was expected.
DISPLACEMENT TOO BIG	The maximum value of the operand was exceeded.
INVALID EXPRESSION	This may indicate invalid use of a relocatable symbol in arithmetic.
EXPRESSION OUT OF BOUNDS	Range limit for the value of the operand was exceeded.
DUPLICATE DEFINITION	The symbol appears as an operand of a REF statement, as well as in the the label field of the source, or the symbol appears more than once in the label field of the source.
INVALID RELOCATION TYPE	An absolute variable cannot be made relocatable.
INVALID OPCODE	The command field of the source record has an entry that is not a defined instruction, directive, or macro.
INVALID OPTION	The option given in the OPTION directive is invalid. An option is often misspelled.
INVALID REGISTER VALUE	The register specified is too large or too small. Only values of 0 to 4 are allowed for AR0 to AR4, respectively.
INVALID SYMBOL	The symbol has invalid characters in it.
VALUE TRUNCATED	The value is too big for the field and has been truncated. This message also appears when a label string exceeds its maximum length.
SYMBOL USED IN BOTH REF AND DEF	
COPY FILE OPEN ERROR	File does not exist or is already being used.
EXPRESSION SYNTAX ERROR	Unbalanced parentheses or invalid operations on relocatable symbols.
INVALID ABSOLUTE CODE DIRECTIVE	The directives PEND, DEND and CEND have no meaning in abso- lute code.
LABEL REQUIRED	The flagged directive must have a label.
BLANK MISSING	A blank or blanks must separate each field of the source statement.
COMMA MISSING	Expected a comma but did not find one. Usually means that more operands were expected.
COPY FILENAME MISSING	Filename specified cannot be found.
SYMBOL REQUIRED	OPTION, DEF, REF, SREF, and LOAD directives require symbols as operands.
OPERAND MISSING	An operand must be supplied.
CLOSE (') MISSING	All strings must be enclosed in quotes.
CLOSE (')') MISSING	Mismatched parenthesis.
STRING REQUIRED	TEXT directive used with no text following.
PASS1/PASS2 OPERAND CONFLICT	A symbol in the symbol table did not have the same value in PASS1 and PASS2.
SYNTAX ERROR	Error in syntax.
UNDEFINED SYMBOL	The symbol has not been REFed, or it has been DEFed but not used.
DIVIDE BY ZERO	An expression or well-defined expression contains invalid division.
ILLEGAL SHIFT COUNT	The shift count requested is not valid.

# Table 7-11. Fatal Error Listing

MESSAGE	EXPLANATION/RESPONSE		
OPCODES REDEFINED	As a result of an MLIB directive, one or more assembler opcodes have been redefined by a MACRO within a MACRO directory. The user should take action if this is not intended.		
MACROS REDEFINED	As a result of an MLIB directive, one or more currently defined MACROS have been redefined by a MACRO (of the same name) within a MACRO directory. The user should take action if this is not intended.		

# Table 7-12. Assembly Information Message Listing

# 8. Assembler Macros

The TMS320C25 Macro Assembler supports macro calls and definitions along with macro-conditional assembly for simplifying programming and consolidating frequently repeated source code. Macros may be defined with the assembler input or in a library (directory) of external files to be included at link time.

Major topics discussed in this section are listed below.

- Macro Definitions (Section 8.1 on page 8-2) Sample macros
  - Macro assembly language elements:
  - Labels (Section 8.2 on page 8-5)
  - Strings (Section 8.3 on page 8-5)
  - Constants (Section 8.4 on age 8-5)
  - Variables (Section 8.5 on page 8-5)
  - Operators (Section 8.6 on page 8-9)
  - Keywords (Section 8.7 on page 8-10)
  - Verb statements (Section 8.8 on page 8-11)
- Model Statements (Section 8.9 on page 8-17)
- Macro Examples (Section 8.10 on page 8-18)
- Macro Error Messages (Section 8.11 on page 8-20)

## 8.1 Macro Definitions

The TMS320C25 Macro Assembler recognizes a macro definition language that is used to simplify programming. A macro definition is a set of source statements (machine instructions, macro statements, and assembler directives), which constitute a template for generating other statements within a source program. Macro definitions consist of model statements and statements containing macro verbs. They are used to define macros and macro variables and to determine which model statements are assembled.

When the assembler processes a macro call, it substitutes the predefined statements of the macro definition for the macro call statement in the source program, and assembles the substituted statements as if they had been included in the source program.

Macro definitions are usually created by including lines of code in a predefined format within the assembler source file. In general, this format requires a symbolic line marking the start of a macro definition. The macro name is placed in the line's label field, and the string '\$MACRO' is placed in the operand field. A list of formal parameters separated by commas may be placed in the operand field.

The elements of the macro assembly language are labels, strings, constants, variables, operators, keywords, and verbs. A macro definition consists of model statements and statements containing macro verbs used to define the macro and macro variables and determine which model statements are assembled. All macro statements that do not contain verbs are processed as model statements. A model statement results in an assembly language source statement.

Macros may be defined in-line with the normal assembler source code, provided that the macro definition appears before that macro is called. Macro definitions are usually placed at the top of the assembler source file. This allows easy reference to the macro definitions since they are in one location.

Macros may also be defined in external files. These files are simply text files (like the assembler source file) that contain macros defined in the same manner as those defined in the main assembler source file. Only one macro may be defined in a file. The assembler is informed of the existence of a macro library (i.e., a collection of macro files) by means of the MLIB directive (see Section 7.6.5). An example of the use of the MLIB directive is:

MLIB 'E:'

The string enclosed in the quotes represents a directory name in the format required by the host operating system.

To illustrate the use of a macro library, a library of macro definitions is assumed to be contained in a directory named 'E:' and a file named 'CPXADD' that is a member of that directory. If the macro call

#### LABEL CPXADD CX1,CX2

is found in the assembler source, the in-memory macro table is first searched for the definition of CPXADD. CPXADD will be in the macro table if CPXADD was previously defined in the assembler source file or was previously encountered and read from a macro file. If the definition is not found in the macro table, a search of the normal assembler opcode/directive table is made. If found in the assembler opcode/directive table, the opcode is assembled as a normal machine instruction. If not, an attempt is made to find the file whose name is formed by appending the macro name to the MLIB name. If more than one MLIB directive has been encountered, the most recently defined library is searched first; then all remaining libraries are searched. If the file

is found, the macro definition is copied into the assembler's macro file (in a compressed format), and an entry is made in the macro table for later use.

Because of the sequential search for matching definitions (library search following the opcode/directive table search), a macro defined in a library will not automatically redefine a machine instruction, although this is easily done using an in-line macro definition. To extend this capability to the macro library, that library should include a text file named 'MLIST', which contains the names of the opcodes and currently defined macros (one name per line, starting with column one) which are to be redefined.

A typical MLIST file may be constructed as follows, using the appropriate system text editor:

file name	<mlib directory="" name=""></mlib>	. MLIST
record 1 record 2 record 3 record 4	ADD LACK DMOV FSUB	(opcode) (opcode) (opcode) (macro) eof(MLIST)

This MLIST file is read when the MLIB directive is processed. If a name found there matches a currently defined opcode or a name in the macro table, the matching entry is removed from its table. This forces a search of the libraries, since the name will not be found elsewhere. When a name is found matching an opcode, the message:

is printed in the assembler listing, following the printing of the MLIB statement. A similar message:

#### ' \*\*\*\* MACROS REDEFINED'

appears when currently defined macros are redefined. If this is intended, then no action is required; if not, then some action is necessary, such as the deletion of some or all of the records in the MLIST file.

The name of a macro in file should be the same as the file name; otherwise, some inefficiency in macro usage will result. If the file named CPXADD contains a definition line such as:

CPXMUL \$MACRO MR, MD

an entry for a macro named CPXMUL will be made in the internal macro table. The next call to CPXADD will be recognized as undefined and reentered into the internal macro table as CPXMUL.

Note that the use of an MLIST file to override the assembler opcode table can result in unpredictable behavior of the assembler. Care should be taken in using this option.

#### 8.1.1 Sample Macros

The following example defines a macro named INCX. \$MACRO identifies the beginning of the macro definition, and \$END identifies the end of the macro definition. LACK 1, ADD X, and SACL X are model statements which will be placed into the source program upon a macro call. The macro INCX may be used in the source program as often as necessary.

INCX	\$MACRO	
	LACK	1
	ADD	Х
	SACL	Х
	\$END	

The macro INCX may be called by simply placing the line INCX within the source file. The macro assembler will replace this line with the remainder of the definition, i.e.:

LACK	1
ADD	Х
SACL	Х

X must be a symbol representing a memory address in the source program assigned by the EQU directive. INCX is limited because the macro can only be used with the single memory location X. The INC macro can be used with any memory location:

INC	\$MACRO	М
	LACK	1
	ADD	:M.S:
	SACL	:M.S:
	\$END	

M is a macro parameter that is replaced by the actual parameter when the macro is called. M.S is the string component of this variable, i.e., the symbol representation of the variable. For example, the line INC Y will be replaced by:

> LACK 1 ADD Y SACL Υ

Likewise, INC Z will be replaced by:

LACK 1 ADD  $\mathbf{Z}$ SACL  $\mathbf{Z}$ 

Another component of a macro variable is the value component, as shown in the following example:

ADDK	\$MACRO LACK	X,NUM :NUM.V:
	ADD SACL \$END	:X.S: :X.S:

X and NUM are parameters. NUM V is the value component of parameter NUM.

The macro call ADDK Y,3 will result in:

LACK	3
ADD	Y
SACL	Y

## 8.2 Labels

A macro label consists of one to six characters. The first character must be alphabetic, optionally followed by alphanumeric characters. Macro labels are used to determine the sequence of processing of statements in a macro definition when the statements are not to be processed in order.

Examples of valid macro labels:

L1 NXTPNT C

#### 8.3 Strings

Macro strings consist of one or more characters with enclosing quotes. Macro strings are defined in the same manner as the character string used in the assembly language source statement (see Section 7.4).

Example of strings:

'ONE'

' (three blank spaces)

#### 8.4 Constants

Constants for macros are defined in the same manner as constants in the assembly language source statements (see Section 7.3).

Examples of constants:

>9F3C
\$ (current location counter value)

### 8.5 Variables

Variables are symbols, used within a macro, which take on values through various mechanisms in the macro definition language. The maximum length of a variable is six characters. Macro variables are strictly local, i.e., they are available only to the macro that defines them. Macro \$VAR (variable declaration verb) statements declare variables for a macro definition.

The macro assembly language permits concatenation of macro variable components with strings, characters of model statements, and other macro variables. Variables are represented in the same manner as symbols in the Assembler Symbol Table (AST). This table maintains all the references to the variables, symbols, and labels used.

#### 8.5.1 Parameters

Parameters are macro variables that are declared in the \$MACRO (macro definition verb) statement at the beginning of the macro definition. The sequence of parameters in the operand field of the \$MACRO statement corresponds to the sequence of operands in the operand field of the macro call. In the expansion of a macro call, the parameters have values that are associated with the corresponding operands in the macro call.

Examples of \$MACRO statements with parameters:

LABEL \$MACRO A,B3 NAME \$MACRO O,RC,AMT

#### 8.5.2 Macro Symbol Table (MST)

The macro translator maintains a Macro Symbol Table (MST) similar to the Assembler Symbol Table (AST). Each entry consists of four components: string, value, length, and attributes of a variable or parameter. The macro assembler places parameters in the MST while processing a macro call. Variables are placed in the MST as the assembler processes the macro \$VAR statements that declare variables.

An entry's string component in the MST contains a character string assigned to the macro variable or parameter by the macro expander. The value component contains the numerical equivalent of the string component if the string component is an integer. The value component can also contain the numerical value of the symbol if the string component is a symbol in the AST.

If a parameter is an operand list, the value is the length of the list. The length component contains the number of characters in the string component. The attribute component of the MST is a bit vector, the bits of which correspond to the attributes of the variable or parameter.

Macro definition example:

ADDK \$MACRO X, NUM The \$MACRO directive defines the beginning of the definition of the macro ADDK with parameters X and NUM.

Macro call example:

ADDK VAR1,3

With the MST now containing parameters X and NUM, the string component of parameter X is the character string VAR1. The attribute component indicates that the parameter is supplied in a macro call. The length component is four. The string component of parameter NUM is the ASCII character 3. The value component is three (expressed as a binary number) and the length component is one. The attribute component indicates that the parameter is supplied in the macro call.

Each macro variable component may be accessed individually. Reference to a variable component is made in either binary mode or string mode. In the binary mode, the referenced macro-variable component is treated as a signed 16-bit integer. Binary mode access is made by writing the variable name and component. When a reference is made to the string component of a macro variable in binary mode, the 16-bit integer value of the ASCII representation of the first two characters of the string is obtained. In the macro definition and call examples above, the binary-mode value of the string component of X is >5641, which is the ASCII representation for VA.

String-mode access of macro-variable components is signified by enclosing the variable in a pair of colons, e.g., :X:. Colons are always used in pairs to enclose a variable name. If a component qualifier is used, the pair of colons enclose the entire qualified name.

#### 8.5.3 Variable Qualifiers

Parameter or variable components may be specified using the names shown in Table 8-1. The variable name is followed by a period '.' and a single-letter qualifier. The following examples refer to previous macro examples using ADDK.

Examples of qualified variables:

- X.S String component of variable VAR1. X.S equals the binary equivalent for VA or >5641. A string mode indicated as :X.S: is equal to the string 'VAR1'.
- X.A Attribute component of variable X. This component may be accessed by use of logical operators and attribute keywords (described in Table 8-3).
- X.V Value component of variable X.
- X.L Length component of variable X. In the first example of the macro call for the macro ADDK,:X.L: = 4.

#### Table 8-1. Variable Qualifiers

QUALIFIER	MEANING
S	The string component of the variable
A	The attribute component of the variable
V	The value component of the variable
L	The length component of the variable

If a variable is not followed by a period '.' and a single-letter qualifier, it is referred to as an unqualified variable. Except in an \$ASG statement, an unqualified variable defaults to the string component of the variable. In the two following examples, the concatenated strings are equivalent:

Example 1:	:CT.S:'WAY'	Variable CT qualified
Example 2:	:CT:'WAY'	Variable CT unqualified

In model statements, binary references to macro variables MUST be qualified.

All symbols in the Assembler Symbol Table (AST) have symbol components. (All components of macro parameters and the values of all AST symbols are directly accessible.) In order for other components to be accessed in a macro, the symbol must be assigned to the string component of a macro variable, using \$ASG (value assignment verb). The additional qualifiers shown in Table 8-2 may be used with the macro variable to access the symbol components of the AST symbols.

QUALIFIER	MEANING
SS	String component of a symbol that is the string component of a variable
sv	Value component of a symbol that is the string component of a variable
SA	Attribute component of a symbol that is the string component of a variable
SL	Length component of a symbol that is the string component of a variable

 Table 8-2.
 Variable Qualifiers for Symbol Components

Assuming that V1.S is defined as MASK and the statement MASK EQU >FF has been previously encountered in the assembly language source program, the following examples of qualified variables specify symbol components of string components of variables:

- V1.SS String component of the symbol MASK. Null unless a macro instruction has caused a string to be associated with it by using a \$ASG statement.
- V1.SV Value component of the symbol MASK, i.e., >FF. In string mode, :V1.SV: equals the characters '255'.
- V1.SA Attribute component of the symbol MASK. May be accessed by logical operators and keywords.
- V1.SL Length component of the symbol MASK. If a string has been assigned to MASK, then V1.SL is the length of that string.

Concatenation is especially useful when a previously defined string is augmented with additional characters. The string ONE may be represented by a qualified variable such as CT.S. In that case, concatenation is expressed as:

:CT.S:' WAY'

and provides the same result as writing:

#### ONE WAY

If the qualified variable CT.S represented the string 'TWO', then the result of the concatenation in the example would be TWO WAY. Strings and qualified variables may be concatenated as required and the variable need not be first. Components of variables that are represented by a binary value (e.g., CT.V and CT.L) are converted to their ASCII decimal equivalents before concatenation. For example,

:CT.S:' WAY ':CT.L:

is expanded as

#### ONE WAY 3

since the length component of the variable CT is three.

## 8.6 Operators

Three types of operators are available for use in the macro assembler: arithmetic, relational, and logical operators.

## 8.6.1 Arithmetic Operators

Arithmetic operators, using the functions of +, -, \* (multiply), and / (divide), generate operand values.

Example of an arithmetic operator:

LABEL EQU \$+4 (current location counter value + 4)

#### 8.6.2 Relational Operators

Relational operators compare the values of two variables, or a variable and a constant, and return the answer of TRUE or FALSE. The relational operators are as follows:

– Equal	=	Equal	
---------	---	-------	--

- > Greater than
- < Less than
- ≠ Not equal

Examples of relational operators:

\$IF	A.V>3	Process succeeding block if value component of variable A is $>3$ .
\$IF	B.L≠A.L	Process succeeding block if length component of variable B is not equal to length component of variable A.

## 8.6.3 Logical Operators

Logical (Boolean) operators perform the desired operation and return either TRUE or FALSE. The following are logical operators:

&	AND
++	OR
	NOT

Example of a logical operator:

 $IF (A.V>3)\&(B.L \neq A.L)$  Process succeeding block if both expressions in parentheses are true.

#### 8.7 Keywords

The attribute component of assembler symbols and macro parameters contains information on various attributes of those symbols and parameters. The macro assembly language recognizes certain keywords that are used to access that information. A keyword is used with a logical operator and the attribute component to test or to set a specific attribute of a symbol or parameter.

#### 8.7.1 Symbol Attribute Component Keywords

The keywords listed in Table 8-3 may be used with a logical operator and the symbol attribute component (.SA) to test or set the corresponding attribute component in the Assembler Symbol Table (AST).

KEYWORD	SYMBOL MEANING
\$REL	Relocatable
\$REF	An operand of an REF directive
\$DEF	An operand of a DEF directive
\$STR	Assigned a component string
\$MAC	Defined as a macro name
\$UNDF	Not defined

 Table 8-3.
 Symbol Attribute Component Keywords

Note that the use of these attributes in conditional assembly (see \$IF) can lead to pass conflict errors if the symbol has not been defined before the macro call.

Examples using symbol attribute component keywords:

- V1.SA&\$STR The result of an AND operation between the attribute component of the symbol MASK (assuming V1.S has been defined as MASK) and a flag corresponding to keyword \$STR. The expression is TRUE when the contents of the string component of MASK are not null; otherwise, the expression is FALSE.
- V1.SA++\$REL The result of an OR operation between the attribute component of the symbol MASK and the flag corresponding to keyword \$REL.

#### 8.7.2 Parameter Attribute Component Keywords

The keywords listed in Table 8-4 may be used with a logical operator and the macro symbol attribute component to test or set the corresponding attribute in the MST attribute component or attributes of all variables in the MST.

KEYWORD	SYMBOL MEANING
\$PCALL	Appears as a macro instruction operand.
\$POPL	An operand list (the value component contains the number of operands in the list).
\$PSYM	A symbolic memory address (recog- nized when the variable is preceded by an @ character).

Table 8-4. Parameter Attribute Component Keyword	Table 8-4.	Parameter	Attribute	Component	Keyword
--	------------	-----------	-----------	-----------	---------

Examples using parameter attribute component keywords:

P6.A&\$PCALL	The result of an AND operation between the attribute component of variable P6 and the flag corresponding to keyword \$PCALL. The expression is TRUE when variable P6 is a parameter supplied in a macro call; otherwise, the expression is FALSE.
RA.A++\$PSYM	The result of an OR operation between the attribute component of variable RA and the flag corresponding to keyword \$PSYM.

## 8.8 Verb Statements

The following verbs may be used in macro statements:

\$ASG \$ELSE \$END \$ENDIF \$IF \$MACRO \$VAR

Any statement in a macro definition not containing a macro verb in the operation field is processed as a model statement.

The macro verb statements are listed in alphabetical order and described in the following pages. The syntax and an example are also given.

#### 8.8.1 \$ASG (Value Assignment Verb)

The \$ASG statement assigns values to the components of a variable. Variables that are not parameters do not have values for any components until values are assigned using \$ASG statements. Components of variables with previously assigned values may be assigned new values with \$ASG statements.

Syntax: \$ASG <expression/string> TO <var> [<comment>]

The expression operand may be any valid assembler expression and may contain binary-mode variable references and keywords.

A string may be one or more characters enclosed in single quotes or the concatenation of such a literal string with the string mode value of a qualified variable. The <var> may be either an unqualified or a qualified variable.

When the operands are both unqualified variables, all components are transferred to target variables. When the destination variable is qualified, only the specified component receives the corresponding component of the expression or string. An exception to this is when a string is assigned to the string component of a variable or symbol, the length component of that variable or symbol is set to the number of characters in the assigned string. If the attribute component of the destination variable is to be changed, only those attributes that can be tested using keywords are changed. Other attributes maintained by the macro assembler may or may not be changed as appropriate. A qualified variable that specifies the length component is illegal as a destination in a \$ASG statement, and will NOT set the length component.

The following examples illustrate the use of \$ASG. Variables P3, V3, and CT are assumed to have been previously declared either as parameters in a \$MACRO statement or as variables in a \$VAR statement.

\$ASG P3 TO V3 Assigns all the components of variable P3 to variable V3.
\$ASG :P3.S: 'ES' TO P3.S Concatenates string 'ES' to the string component of variable P3, and set the string component to the result. This adds 2 to the length component of P3.
\$ASG CT.A++\$PSYM TO CT.A Sets the flag in the attribute component of variable CT to indicate the symbolic address attribute.

The ASG statement may be used to modify symbol components as shown in the following examples. Assume that P3.V = 6 and P3.S = SUB.

- \$ASG 'TEN' TO G.S Assigns 'TEN' as the string component of variable G. When 'TEN' is a symbol in the AST, this statement allows the use of symbol component qualifiers to modify the components of symbol TEN.
- \$ASG P3.V TO G.SV Sets the value component of the symbol in the string component of variable G to the value component of variable P3. In this case, the value component of TEN is set to six.

\$ASG 'A':P3.S:'S' TO G.SS

Concatenates string 'A', the string component of variable P3, and string 'S', and places the result in the string component of the symbol in the string component of variable G. Also sets the length component of the same symbol. Thus, the string component of TEN is ASUBS, and the length component is five.

Keywords in a \$ASG statement must be used with a Boolean (logical) operator and an attribute component of a variable in the source field. The attribute component must come first. When quoted strings are assigned to the string component of some variable, that string may later appear in the list of undefined symbols.

#### 8.8.2 \$ELSE (Alternate Else Verb)

The \$ELSE statement begins an alternate block to be processed if the preceding \$IF expression was false.

Syntax: \$ELSE [<comment>]

Example: See \$IF.

#### 8.8.3 \$END (Macro Definition Termination Verb)

The \$END statement marks the end of the group of statements of the macro definition named in the operand. When executed, the \$END statement terminates the processing of the macro definition.

Syntax: \$END [<MACRO NAME>] [<COMMENT>]

Example: \$END FIX Terminates the definition of the FIX macro.

#### 8.8.4 \$ENDIF (IF Termination Verb)

The \$ENDIF statement terminates the conditional processing initiated by an \$IF statement in a macro definition.

Syntax: \$ENDIF [<comment>]

Example: See \$IF.

#### 8.8.5 \$IF (Conditional If Verb)

The \$IF statement provides conditional processing in a macro definition. The condition of the \$IF statement determines whether or not a block of statements is processed, or which of two blocks of statements is processed. A block may consist of zero or more statements.

An \$IF statement is followed by a block of macro language statements terminated by an \$ELSE statement or an \$ENDIF statement. When the \$ELSE statement is used, it is followed by another block of macro statements terminated by an \$ENDIF statement. When the expression in the \$IF statement has a nonzero value (or is evaluated as TRUE), the block of statements following the \$IF statement is processed. When the expression in the \$IF statement has a zero value (or is evaluated as FALSE), the block of statements following the \$IF statement is skipped. When the \$ELSE statement is used and the expression in the \$IF statement has a nonzero value, the block of statements following the \$ELSE statement and terminated by the \$ENDIF statement is skipped.

Syntax: \$IF <expression> [<comment>]

The <expression> may be any expression as defined for the \$ASG statement and may include qualified variables and keywords. The expression defines the condition for the \$IF statement.

Note that the expression is always evaluated in binary mode. Specifically, the relational operations  $(<,>,=,\neq)$  operate only on the binary mode values of macro variables. Logical operators may be nested. In addition, \$IF blocks may be nested up to 44 levels.

Ex	ample:	
\$IF	KY.SV	Process the statements of BLOCK A when the value component
ELSE	BLOCK A	of the symbol in the string component of variable KY contains a non-zero value. Process the statements of BLOCK B when the
\$ENDIF	BLOCK B	component contains zero. After processing either block of statements, continue processing at the statement following the \$ENDIF statement.
IF	(T.A &\$PCALL)	Process the statements of BLOCK A when the attribute
• •	BLOCK A	component of parameter T indicates that parameter T is not supplied in the macro instruction. If parameter T is supplied, do not process the statements of BLOCK A. Continue processing
\$ENDIF		at the statement following the \$ENDIF statements in either case.
: IF :	T.L=5 BLOCK A	Process the statements of BLOCK A when the length component of variable T is equal to 5; otherwise, do not process the state- ments of BLOCK A. Continue processing at the statement following the \$ENDIF statement.
•		

#### 8.8.6 \$MACRO (Macro Definition Verb)

The \$MACRO statement must be the first statement of a macro definition. It assigns a name to the macro and declares the parameters for the macro. The macro name consists of one to six alphanumeric characters, the first of which must be alphabetic. Each <parm> is a parameter for the macro. The operand field may contain as many parameters as the size of the field allows and must contain all parameters used in the macro definition. The comment field may not be used if there are no parameters.

Syntax: <macro name> \$MACRO [<parm-list>] [<comment>]

where <parm-list> is a sequence of parameters separated by commas. The macro definition is used in the expansion of macro calls where that macro name appears in the instruction field.

Syntax for a call:

<macro name> [<operand-list>] [<comment>]

where <operand-list> is a sequence of operands, separated by commas. The macro name specifies the macro definition to be used. Each operand may be any expression or address type recognized by the assembler, or a character string enclosed in quotes. Alternatively, a list that is a group of operands enclosed in parentheses and separated by commas (when two or more operands are in the list) may be used. A list is processed as a set after removal of the outer parentheses during macro expansion.

Operands (or lists) may be nested in parentheses in the macro call for use within macro definitions. For example, if the macro ONE is defined as

ONE \$MACRO P1,P2

then the statement

ONE PAR1, PAR2

results in PAR1 being associated with P1, and PAR2 being associated with P2. Similarly, the statement

ONE PAR1, (PAR21, PAR22)

results in PAR1 being associated with P1, and PAR21, PAR22 being associated with P2.

The macro expander is responsible for replacing the macro call with the appropriate source code. Processing of each macro call in a source program causes the macro expander to associate the first parameter in the \$MACRO statement with the first operand or operand list on the macro call line and the second parameter with the second operand or operand list, etc. Each parameter receiving a value has the \$PCALL attribute (see Table 8-4) set in the MST. When the macro call, the \$PCALL attribute is not set for the excess parameters. The \$PCALL attribute also is not set if an operand is null (i.e., the call line has two commas adjacent or an operand list has zero operands). Expansion of the macro can be controlled by the number of operands by using the \$PCALL attribute and \$IF statements.

For example, a macro definition containing

AMAC \$MACRO P1,P2,P3

when called by

AMAC AB1,AB2

sets \$PCALL parameters P1 and P2, but not P3. Similarly,

AMAC XY,,XY3

causes \$PCALL to be set for P1 and P3, but not P2.

When the macro call has more operands than the number of parameters in the \$MACRO statement, the excess operands are combined with the operand or list corresponding to the last parameter to form a list (or a longer list). In the macro statements shown below, the operands of the two macro calls would be assigned to the parameters in the same way.

Macro Call 1:

ONE TWO THREE FIX	EQU EQU EQU \$MACRO	9 43 86 P1,P2	MACRO FIZ	x
	•			
	•			
	\$END			
	•			
	•			
	FIX FIX	ONE, TWO, THREE ONE, (TWO, THREE)	MACRO CAI MACRO CAI	

Macro	Call 2:		
	A B C D E F G H I PARM	EQU EQU DATA DATA EQU EQU EQU EQU EQU EQU \$MACRO	7 15 17 63 95 47 58 101 119 P1,P2,P3,P4,P5,P6,P7,P8,P9
		\$END PARM	A,,B,(),C,(D),E,(G,(H,I))

For the above macro call, the parameter assignments for PARM are as follows:

P1.S = A	P2.S = (no string)
P1.A = \$PCALL	P2.A = (all false)
P1.L = 1	P2.L = 0
P1.V = 7	P2.V = 0
P3.S = B	P4.S = (no string)
P3.A = \$PCALL	P4.A = \$POPL
P3.L = 1	P4.L = 0
P3.V = 15	P4.V = 0
P5.S = C	P6.S = D
P5.A = \$PCALL	P6.A = \$PCALL,\$POPL
P5.L = 1	P6.L = 1
P5.V = 17	P6.V = 1
P7.S = E	P8.S = G,(H,I)
P7.A = \$PCALL	P8.A = \$PCALL,\$POPL
P7.L = 1	P8.L = 7
P7.V = 95	P8.V = 2
P9.S = (no string) P9.A = (all false) P9.L = 0	

P9.V = 0

A macro definition supercedes previous macro definitions and native instructions with the same name. Symbolic operands that appear in a macro call are treated as symbolic operands in native instructions; i.e., if they are not defined with the program in which they appear, they are listed as undefined symbols.

#### 8.8.7 \$VAR (Variable Declaration Verb)

The \$VAR statement declares the variables for a macro definition. The \$VAR statement is required only if the macro definition contains one or more variables other than parameters. More than one \$VAR statement may be included, and each \$VAR statement may declare more than one variable. Each <var> in the operand is a variable.

Syntax: \$VAR <var>[,<var>] [<comment>]

Example: \$VAR A, CT, V3 THREE VARIABLES FOR A MACRO

The example declares variables A, CT, and V3, which must not have been declared as parameters.

The \$VAR statement does not assign values to any components of the variables; that is the function of the \$ASG statement. \$VAR statements may appear anywhere in the macro definition to which they apply, provided each variable is declared before the first statement that uses the variable. Placing \$VAR statements immediately following the \$MACRO statement is recommended for clarity in reading the source code.

## 8.9 Model Statements

A macro definition consists of model statements and statements that contain macro verbs. Processing a model statement results in an assembly language statement. This statement may be composed of the usual elements of an assembly language statement combined with string mode qualified variable components.

Examples of model statements:

- IN \*+, PA7, 1 An assembly language source statement that contains a machine instruction.
- :P7.S: LAR :P2.S:,R8 :V4.S:

The string component of variable P7, followed by one blank, LAR, and one more blank, is concatenated to the string. The string component of variable P2 is concatenated to the result, to which R8 and three blanks are concatenated. A final concatenation places the string component of variable V4 in the model statement. The result is an assembly language machine instruction having the label and comment fields and part of the operand field supplied as string components.

:MS.S: The string component of variable MS. Preceding statements in the macro definition must place a valid assembly language source statement in the string component to prevent assembly errors.

Note that conditional assembly directives may not appear as operations in a model statement. Comments supplied in model statements may not contain periods since the macro assembler scans them. Improper use of punctuation may cause syntax errors.

## 8.10 Macro Examples

Macros may simply substitute a machine instruction for a macro instruction, or they may include conditional processing, access the Assembler Symbol Table (AST), and employ recursion. Several examples of macro definitions are described in the following paragraphs.

#### 8.10.1 ID (Identification Macro)

The ID macro, an example of a macro with a default value, supplies two DATA directives to the source program. The ID macro consists of nine other macro statements, four of which are model statements. The definition is as follows:

ID	\$MACRO	WS,PC	Defines ID with parameters WS and PC.
	DATA	:WS.S:	Model statement: places a DATA directive with the string of the first parameter as the operand in the source program.
	\$IF	PC.A&\$PCALL	Tests for presence of parameter PC.
	DATA	:PC.S:,15	Model statement: places a DATA directive in the source program. The first operand is the string of the second parameter, and the second operand is 15. This statement is processed if the second parameter is present.
	\$ELSE		Starts the alternate portion of the definition.
	DATA	START,15	Model statement: places a DATA directive in the source program. The first operand is label START, and the second operand is 15. This statement is processed if the second parameter is omitted.
START	EQU	\$	Model statement: places label START in the source program. This statement is processed if the second parameter is omitted.
	\$ENDIF		Ends the conditional processing.
	\$END		Ends the macro.

Syntax: [<label>] ID <exp>[,<exp>] [<comment>]

The addresses may be expressions or symbols.

Example of a macro call for macro ID:

ID WORK1,BEGIN

The resulting source code would be

DATA	WORK1
DATA	BEGIN,15

If only one operand is supplied, the macro instruction could be coded as follows:

This would result in the following source code:

	DATA	WORK2
	DATA	START,15
START	EQU	\$

This form of the macro instruction imposes two restrictions on the source program. The source program may only call the ID macro with a single parameter once. This is necessary to prevent the use of the label 'START' more than once. Problems with labels supplied in macros may be prevented by reserving certain characters for use in macro-generated labels. A macro definition may maintain a count of the number of times it is called, and use this count in each label generated by the macro.

#### 8.10.2 GENCMT (Generate Comment Macro)

The GENCMT macro implements only those comments that appear in the macro definition and the expansion of the macro. In the following example, the first five lines define the macro, followed by :V.S: that expands the macro definition.

Example of assembler list file:

0001						IDI	1	'(	GENCM	г'	
0002			GI	ENCMT		\$MA	CRO				
0003						\$VA	AR V				
0004			*	THIS	IS	Α	MACRO	DEFIN	ITIO	J COMMENT.	
0005						\$AS	G '*'	TO V.	S		
0006			: `	V.S: 1	CHI	S I	SAM	ACRO E	<b>XPANS</b>	SION COMMEN	NT.
0007						\$EN	D				
8000			*								
0009			*								
0010					(	GEN	ICMT				
0001			*	THIS	IS	А	MACRO	EXPAN	ISION	COMMENT.	
0011	0000	0000			]	DAI	'A 0,1				
	0001	0001									
0012							ICMT				
0001			*	THIS	IS	А	MACRO	EXPAN	ISION	COMMENT.	
0013					(	GEN	ICMT				
0001			*	THIS	IS	А	MACRO	EXPAN	ISION	COMMENT.	
0014	0002	0004			1	DAI	'A 4				
0015						ENE	)				
NO EF	RORS,	NO W	AR	NINGS							

### 8.10.3 FACT (Factorial Macro)

The FACT macro, an example of the recursive use of macros, produces the assembly code necessary to calculate the factorial of N where N is an immediate value, and store that value at data memory address LOC. FACT accomplishes this by calling FACT1, which calls itself recursively.

Example:

FACT * *	\$MACRO N,LOC	*	N IS AN INTEGER CONSTANT AND LOC IS THE DATA MEMORY ADDRESS WHERE N! IS TO BE STORED.
	\$IF N.V<2 LACK 1 SACL :LOC:	*	0!= 1! = 1
		*	N >= 2 SO, STORE N AT LOC, DECREMENT N, AND DO THE FACTORIAL OF N-1.
*	φ LIND		
FACT1	MPYK :M.V: PAC SACL :AREA:	* * *	MULTIPLY PRESENT FACTORIAL BY PRESENT POSITION. SAVE RESULT. DECREMENT POSITION. RECURSIVE CALL.

# 8.11 Macro Error Messages

Table 8-5 lists and defines the macro error messages, and gives correction information.

MESSAGE	DESCRIPTION
MACRO LINE TOO LONG	In a macro definition, macro directive lines may be only 58 characters long. Model statements, when fully expanded, may be only 60 characters long.
LONG MACRO VARIABLE QUALIFIER	Macro variable qualifiers may be only one or two characters long.
TOO MANY MACRO VARIABLES	The total number of macro parameter variables and labels in a single macro definition may not exceed 128.
INVALID MACRO QUALIFIER	The only valid macro qualifiers are: S, V, L, A, SS, SV, SL, and SA.
VARIABLE ALREADY DEFINED	A macro variable cannot be redefined within a macro.
IF LEVEL EXCEEDED	The maximum nesting level of \$IF directives is 44.
MACRO ASSEMBLER PROGRAM ERROR	The macro assembler has detected an internal error. These can be caused by incorrect syntax.

Table 8-5. Macro Error Messages

۳. .

# 9. Link Editor

The Link Editor combines separately generated object modules with associated procedures and overlays to form a single, linked, relocatable object module that can be installed and executed on various computer systems. The object code is generated by an assembler supplied with the TMS320C25 software development system. The link editor is currently available for the VAX (VMS) and TI/IBM PC (MS/PC-DOS) operating systems.

This section describes the Link Editor, its files and control commands, and gives examples of various linking procedures. Included in this section are the following major topics:

- Description (Section 9.1 on 9-2)
- Program definition (Section 9.2 on 9-2) Phase and task
- Link Editor Files (Section 9.3 on 9-2) Link control file Object modules Libraries Linked output file Listing file
- Linker Commands (Section 9.4 on 9-5) Entering a command Command set summary (listed according to function) Individual command descriptions (alphabetized)
- Linking Examples (Section 9.5 on 9-36) Simple link RAM/ROM partitioning Partial link Library creation
- Link Editor Error Messages (Section 9.6 on 9-49)

#### 9.1 Description

The Link Editor provides symbol resolution for external references and definitions created by the REF and DEF assembler directives (see Section 6). Without this function, all modules would have to be compiled or assembled at once, and modules written in different languages could not be mixed.

The Link Editor builds a list of symbols from the REF tags in the object modules that are included in the linking process. The Link Editor then resolves references by matching DEF tag symbols with the REF tags and inserting the correct values for these symbols in the linked object code.

The Link Editor can position the three defined segments (program, data, and common) to prescribed boundaries for eventual ROM/RAM partitioning. Program, data and common segments are defined by the PSEG, DSEG, and CSEG assembler directives, respectively. If these directives are not used, the entire object module is tagged as a program segment.

When PSEG, DSEG, and CSEG tags are encountered in the included modules, the Link Editor reorganizes segments from each module into three segments in the linked output. The first segment contains the PSEGs of all included modules, the second segment contains the DSEGs, and the third segment the CSEGs of all included modules. The beginning location for each segment can be user-defined.

The Link Editor also allows overlays and procedure/task segmentation. However, if the system being used loads only one module at a time, procedure/task segmentation and overlays cannot be used because they produce multiple output modules.

#### 9.2 Program Definition

To use the Link Editor, each program must be defined as a phase or a task. Below are the definitions of each.

Phase The smallest functional unit that can be loaded as a logical entity during execution in an overlay structure.

Each phase is identified by a name and a level number. The root phase is at level 0 and is that portion of the program that must remain memory resident. Other phases (level 1 and above) that do not have to be simultaneously memory-resident can overlay each other.

**Task** A complete program containing both variable data and executable code or the variable data portion of a program (for procedure/task segmentation).

#### 9.3 Link Editor Files

Executing the Link Editor utility begins by accessing the Linker and then responding to prompts for the link control file, linked output file, and listing file. The Link Editor utility uses the following five files in the linking process:

- Link control file
- Object modules
- Libraries
- Linked output file
- Listing file.

Each file is given a pathname so that when that pathname is entered, the Link Editor can search for that file. The pathnames for the link control file, object modules, declared libraries, the linked output file, and the listing file are in the listing file. An example of pathname structure (default value) for the link control file is given for the two operating systems currently available for the TMS320C25 Link Editor.

Pathname	System
[PROJECT.MACK]SEGMENT.CON	VAX (VMS)
A:PARTIAL.CTL	TI/IBM PC (MS/PC-DOS)

Each of the link editor files is described in the succeeding subsections.

#### 9.3.1 Link Control File

The link control file is an input file that controls the operation of the Link Editor. This file contains a set of link control commands called a control stream which defines the modules to be linked and how they are to be linked. The Link Editor links the object modules in the order specified by the linker commands. See Table 9-2 for a summary of all the linker commands.

The link control file must be created ahead of time. Entering a pathname instructs the editor to look for a file containing the necessary control commands.

#### 9.3.2 Object Modules

Object modules are the input programs that are to be linked together. They are contained in files and must consist of either ASCII or compressed 990-tagged object code. The ASCII 990-tagged object code is the type of code generated by the assembler supplied with the TMS320C25 Software Development System. The object code consists of ASCII tags followed by data fields (see Section 7.9 for a description of object code format).

As the Link Editor finishes writing out an object module, it names the module and gives the number of object records it contains. When the link terminates normally, the last line written reads '\*\*\* LINKING COMPLETED'. The date and time at the end of the link are printed on the last line. The date and time captured at the beginning of the link are printed at the top of every page and on the last card of every module in the linked object.

Object modules can be explicitly user-defined with the INCLUDE command in the control file, or automatically included by the Link Editor as a result of a search for unresolved references.

#### 9.3.3 Libraries

Libraries are directories or files containing collections of object modules. An object library may be either random or sequential. A random library is a directory of object modules in separate files, whereas a sequential library is a file containing one or more object modules concatenated together. See Section 8.5.4 for examples of library creation.

Libraries are used to automatically resolve the REF and DEF tag symbols between object modules specified in INCLUDE commands.

Two types of symbol resolution are implemented:

- Automatic symbol resolution by default (the AUTO command) when the END command is detected in the control file unless the NOAUTO command has been used.
- Symbol resolution at a user-defined point in the linking process when a SEARCH or FIND command is used. The SEARCH command is used with random libraries and the FIND command with sequential libraries.

Libraries defined by the LIBRARY command are searched in the same order they are defined. Any additional unresolved references created by modules to satisfy references are also resolved automatically. Automatic symbol resolution still occurs at the end of the linking process for any remaining unresolved references unless a NOAUTO command is in the control file.

#### 9.3.4 Linked Output File

The linked output file is an 80-character output file containing the 990-tagged object format load module in the "LINKED OUTPUT" file. This load module appears in ASCII or compressed format, depending on the use of the FORMAT command in the object link control file. The response to the linked output file name specifies the destination of the load module.

#### 9.3.5 Listing File

The listing file consists of a listing that includes the control stream and a link map that lists the modules with their origins and lengths. The link map consists of the following four sections:

- 1) Individual constituent object modules
- 2) Common segments
- 3) Symbols (external)
- 4) Unresolved references (identified even if the NOMAP option has been selected).

The response to the listing file access name specifies the destination of the listing generated during the link edit. The pathnames for the control file, the listing file, the linked object file, and declared libraries are in the listing file. Messages are listed for detected errors in the listing file.

The Link Editor creates two temporary files on the work file disk. Therefore, sufficient space for two disk or diskette files must be available.

#### 9.4 Linker Commands

Link control commands define the modules to be linked and how they are linked. This section gives some rules for entering a command in the link control file.

A command set summary of all the linker commands, arranged according to function, is provided for easy reference. Each command in the summary table is next described individually. Linker syntax and example(s) are also given for each command. The commands are listed in alphabetical order.

#### 9.4.1 Entering a Command

When entering a command in the control file, these rules should be followed:

- Either the entire command or only the first four characters may be specified.
- At least one space must separate the command from its parameters.
- Comments may be entered either on a separate line or following the command parameters.
- All comments must be preceded by a semicolon (;).
- The command must be contained within the first 72 characters of the line.

#### 9.4.2 Linker Command Set

Table 9-1 lists the symbols used in the syntax definitions of the linker commands.

 Table 9-1.
 Linker Syntax Symbols

SYMBOL	MEANING
< >	User-defined parameters.
[]	Optional parameters. They may be omitted.
{ }	Alternative parameters, one of which must be entered.
	The preceding parameter may be repeated.
()	Indicates "contents of".
<acnm></acnm>	An access name for a file or library must be entered for the parameter.
<base/>	The starting location of a segment, expressed as either a decimal or hexadecimal number up to five digits in length.
<level></level>	The level of a phase.
<name></name>	The name of a specified area. Consists of one to eight alphanumeric characters, the first of which must be alphabetic.
( <name>)</name>	The name of a member in a library.
` <value></value>	The number of lines, between 16 and 60, to be printed on a page. Replaces the default value of 60.
>	Represents hexadecimal, as does also a leading zero.
	Words shown in capital letters and special characters not listed here must be entered as shown.

The link command set summary of Table 9-2 is arranged according to function and alphabetized within each functional grouping. Of the four groups, the first group consists of basic commands that are required to perform basic Link Editor functions. The second group consists of ROM/RAM partitioning commands. The third group includes those miscellaneous commands that perform auxiliary link editor functions, such as specifying default conditions and procedure/task segmentation. The fourth group consists of the partial link commands.

.

	BASIC COMMANDS		
Command	Function		
END	Indicates the end of the control stream. This is a required command.		
FIND	Specifies a search of only sequential libraries for unresolved references at this point in the control stream.		
FORMAT	Defines the format of the linked output module as ASCII or COMPRESSED code The default is ASCII object code.		
INCLUDE	Defines one or more modules to be included in the linking process. At least on INCLUDE command is required in each control stream.		
LIBRARY	Defines a random library directory.		
PHASE	Defines the level and name of a phase in a program. Either the PHASE or the TAS command must appear in each control stream. Multiple phases are allowed whe overlays are used.		
SEARCH	Specifies a search of defined random libraries for unresolved references at this poir in the control stream.		
TASK	Defines a phase to be installed and executed as a task or standalone program. , name is assigned the task.		
	ROM/RAM PARTITIONING COMMANDS		
Command	Function		
ALLOCATE	Controls the relative positioning of the program, data, and common segment (PSEG, DSEG, and CSEG assembler directives, respectively).		
COMMON	Specifies the starting location of the common segment in the linked output.		
DATA	Specifies the starting location of the data segment in the linked output.		
PROGRAM	Specifies the starting location of the program segment in the linked output.		
	AUXILIARY FUNCTION COMMANDS		
Command	Function		
ADJUST	Aligns a phase or a module within a phase on a specified boundary.		
AUTO	Specifies automatic symbol resolution at the end of the control stream (defau condition).		
DUMMY	Suppresses generation of the linked output file. Useful for error identification when only a listing file is required.		
ENTRY	Specifies a symbol for an entry tag to be produced.		
NOAUTO	Inhibits automatic symbol resolution, allowing the user to explicitly control librar searching for unresolved references.		
NOMAP	Suppresses the output of the link map listing by omitting the module, common, an symbol maps from the listing.		
NOPAGE	Inhibits page ejects between the link maps of each phase.		
NOSYMT	Omits symbol tables from included modules in the linked output file (defau condition).		
PAGE	Causes page ejects between link maps for each phase (default condition).		
PROCEDURE	Defines a phase of the link edit structure which can be installed as a procedure Used for procedure/task segmentation only. An alternate version of this comman can be used to support levels 1 and 2.		
REPLACE	Replaces one external symbol name for another in the next object file read in.		
SYMT	Includes symbol tables in linked output files.		
	PARTIAL LINK COMMANDS		
Command	Function		
ALLGLOBAL	Declares all external definitions in included modules as global symbols for subsequent relinking (default condition).		
GLOBAL	Identifies the symbols defined in included modules to be processed as glob symbols for subsequent relinking.		
NOTGLOBAL	Declares either specified externally defined symbols or all externally defined symbo in included modules as local symbols.		
PARTIAL	Performs a partial link and outputs either ASCII or compressed object code. The output of a partial link must be linked again without the PARTIAL command before the program can be loaded and executed.		

Table 9-2.	Linker	Command	Set	Summary	

# 9.4.3 Individual Command Descriptions

Each command in the linker command set summary is described in the following pages. Information, such as linker syntax, a description, and example(s), is given for each command. The commands are listed in alphabetical order.

ADJUST [<n>]

where <n> =

a decimal number less than 16 specifying a power-oftwo bytes. A value greater than 15 causes an error. When the parameter is omitted or equal to zero, alignment is on the next word boundary.

Description

The ADJUST command specifies the alignment of a phase or of a module within a phase on a specified boundary.

When the ADJUST command appears immediately before a PHASE command, the next phase and all subsequent phases of the same level and with the same parent node are aligned on the specified boundary, relative to the beginning of the program.

If the ADJUST command follows a PHASE command but precedes all INCLUDE commands in the phase, the effect is the same as above. When the ADJUST command follows a PHASE command but precedes an INCLUDE command, the next module in that phase is aligned on the specified boundary, relative to the beginning of the phase.

Syntax ALLGLOBAL

**Description** The ALLGLOBAL (partial linking) command declares all external definitions in included modules as global symbols. ALLGLOBAL is a default condition.

Global symbols are externally defined in the linked output module and therefore may be re-linked in a subsequent linking process.

ALLOCATE

#### Syntax

Description

The ALLOCATE command controls the relative positioning of program, data, and common segments (PSEG, DSEG, and CSEG directives, respectively). ALLO-CATE has no parameters.

ALLOCATE directs the Link Editor to reserve space for all outstanding data and common segments as if no more object modules were to be included in the link. The primary purpose of the ALLOCATE command is to aid the user in sharing non-reentrant procedures between different tasks.

The ALLOCATE command only works if all read/write data is contained in data segments (DSEGs) or common segments (CSEGs).

AUTO	Automatic Symbol Resolution Command	

**AUTO** 

Syntax AUTO

Description

The AUTO command specifies automatic symbol resolution using defined libraries at the end of the linking process. The AUTO command has no parameters and is optional. It is the default condition.

# COMM Set Starting Location Counter for CSEG Command

Syntax	COMMON { <base/> [, <name>] [,<name>]}</name></name>			
	where <t< th=""><th>base&gt; =</th><th>the starting location of the common se be expressed as either a decimal or hexad up to five digits in length.</th><th></th></t<>	base> =	the starting location of the common se be expressed as either a decimal or hexad up to five digits in length.	
	<r< th=""><th>name&gt; =</th><th>the name of the common segment. common segment begins after the encountered. The commons are allocat in which the definitions appear in the ol</th><th>last data area ed in the order</th></r<>	name> =	the name of the common segment. common segment begins after the encountered. The commons are allocat in which the definitions appear in the ol	last data area ed in the order
Description	segment ( specifically	CSEG). Com / identified wit	d defines the starting address for the spe mons that are loaded at the specified ac hin this command. The COMMON comma OGRAM command and is ignored if used	ldress must be nd is only valid
	performed	by repeating t	DN command may be used, and a contir he command using a previously named co e COMMON command cannot be used ir	ommon instead
Example 1	COMMON	01000,COMA	Begin common COMA at loc >1000.	ation
Example 2	COMM	>1000,COMA	Results are the same as preceding example.	the
Example 3	COMMON	COMA,COMB	Begin common COMB immedi following COMA.	ately
Example 4	СОММ	4096,COMA,	COMB Results are the same as two preceding examples.	the

DATA	Set Starting Location Counter for DSEG Command DATA
Syntax	DATA <base/>
	where <base/> = the starting location of the data segment. It can be expressed as either a decimal or hexadecimal number up to five digits in length.
Description	The DATA command defines the absolute starting address for the data segment (DSEG) in the linked output. The DATA command is only valid when used with the PROGRAM command and is ignored if used alone.
	The DATA command may appear more than once in the control stream, but the first DATA command must appear before the first INCLUDE command. If the DATA command is omitted, the starting location for each data area defaults to the end of the corresponding program area.
	The DATA command cannot be used in partial links.
Example 1	DATA 01000 Begin data segment at location >1000.
Example 2	DATA 4096 Same as the preceding example.

# DUMM Suppress Generation of Linked Output File Command DUMM

Syntax

DUMMY

Description

The DUMMY command supresses generation of the linked output file. This command is useful for error identification or when only a listing file is needed. DUMMY has no parameters.

Syntax END

**Description** The END command specifies the end of the control stream. The command is required in every control stream.

ENTR	Specify	a Symbol fo	r an Entry	Tag Command	ENTR
				. · · ·	

ENTRY <symbol>

Description

The ENTRY command specifies a symbol for the entry point in order to produce an entry tag. This overrides all entry tags received in input object modules.

FIND	Search Sequential Libraries for Unresolved References Command FIND		
Syntax	FIND <acnm>[,<acnm>]</acnm></acnm>		
	where <acnm> = the access name of the sequential library that is to be searched for unresolved references.</acnm>		
Description	The FIND command specifies a search of sequential libraries for members representing unresolved references. Only one pass is made through a library in response to a single FIND command. The search occurs at the point in the linking process where the FIND command occurs.		
	The FIND command functions as a SEARCH command but applies to sequential libraries only. The FIND command is listed as a SEARCH command in the link map.		
Example	FIND A:*.EXT For PC/MS-DOS system.		

# FORMAT {ASCII,COMPRESSED}

Description

The FORMAT command defines the format of the linked output module.

The format specified may be either ASCII or COMPRESSED object code. In ASCII format, each integer value in the object is represented as a four-byte character string. ASCII format is also called 990-tagged object format and is the default condition. Compressed format is more efficient to use since each integer value is represented as a two-byte word.

Syntax GLOBAL [symbolname][,symbolname]...

where symbolname = a symbol that is to be processed as a global symbol. It is defined at assembly time and consists of six characters or less, the first of which must be alphabetic.

**Description** The GLOBAL command is a partial linking command, identifying the symbols defined in included modules to be processed as global symbols. Global symbols are externally defined in the output module that may be relinked.

Each parameter specifies a symbol that is to be processed as a global symbol. The command may include several parameters and may appear more than once in the command stream. If no parameters are specified, the command functions as an ALLGLOBAL command.

Symbols defined by the GLOBAL command are not affected by the NOTGLOBAL command (no parameters) that declares all symbols to be local.

INCLUDE {<acnm>[,<acnm>]...,(<name>)[,(<name>)]...}

Syntax

where <acnm> = the access name of a file containing the object

module(s) to be included in the linking process.

(<name>) = a member in a library.

Description

The INCLUDE command specifies modules to be included in the linking process. This command is required in the control stream. More than one INCLUDE command may be used as needed.

A PROCEDURE, TASK, or PHASE command must precede the first INCLUDE command.

If the <name> parameter is used, enclose only the file name or module name of the object modules (rather than the entire access name) in parentheses. The specified <name> must be of a file contained in a defined random library. The Link Editor searches the defined libraries for the specified module.

If no parameters are given, in-line text format (not compressed) object code is assumed. The in-line object (see Example 3) is delimited by either end-of-file or by a record with '/\*' in columns one and two. This method is suitable, for example, when the control file is read in from a card reader (in which case, end-of-file is denoted by a '/\*' card).

Example 1	INCLUDE	(X)	Search defined random libraries for a file named X and include the module(s) in that file.
Example 2	INCLUDE	TEST.MPO	Include the module TEST.MPO from the default directory on a PC/MS-DOS system.

# **Example 3**

INCLUDE K006CCARTMOND50020LBL2B150021LBL2B240000LBL2C240000LBL2D2A00207F1E7F BCE26BCE26BFE80E0000000BFE80E00010000BCE1BB0201B0388B4802B48A97F1E1F BFFEEBCE27BCE50BCE04BCE05BCE01B567BB568CBCE00BCE0FBCE1FB807AB81A87F048F : CARTMOND 4/10/85 10:53:14 ASM32020 PC 1.0 85.092 /\*

LIBR	Define Random Library Directories Command LIBR		
Syntax	LIBRARY <acnm>[,<acnm>]</acnm></acnm>		
	where <acnm> = the access name of the directory that is to be defined as a library.</acnm>		
Description	The LIBRARY command defines random library directories. Random libraries must consist of a directory, and the files in the directory must contain 990-tagged object modules. Sequential libraries, consisting of a sequential file of object modules, are indicated using the FIND command.		
Example	LIBR A:*.EXT Define drive A: as a random library of files with extension .EXT on a PC/MS-DOS system.		

NOAUTO

#### Syntax

Description

The NOAUTO command inhibits automatic symbol resolution at the end of the linking process. This command allows the user to explicitly control library searching for unresolved references through use of the SEARCH and FIND commands. NOAUTO has no parameters.

**NOMA** 

NOMAP

**Description** The NOMAP command specifies that the module, common, and symbol maps are to be omitted from the listing. This gives some improvement in terms of speed and number of symbols that can be processed. The following information is still printed on the listing file:

- Length of task and procedure(s)
- Unresolved references
- Release number of the Link Editor.

NOMAP must appear before any PHASE or TASK commands are used.

NOPAGE

# Syntax

Description

The NOPAGE command sets no page ejects between the link maps for each phase. New pages are started for the listing of the first phase and when the number of lines per page has been exceeded.

# Syntax NOSYMT

**Description** The NOSYMT command omits symbol tables from included modules in the linked output file. This provides for more compact object code but does not allow symbolic debugging.

The NOSYMT command may appear anywhere in the control file. However, if an overlay structure is used, the NOSYMT command must appear in the root phase (phase 0).

NOSYMT is the default option and is the inverse of SYMT.

NOTGLOBAL [symbolname][,symbolname]...

where symbolname = a symbol which is to be processed as a local symbol. It is defined at assembly time and consists of six characters or less, the first of which must be alphabetic.

**Description** The NOTGLOBAL command is a partial linking command, declaring that either specified externally defined symbols or all externally defined symbols in the included modules are to be processed as local (not global) symbols.

Local symbols are not externally defined in the partially linked output module and thus can only be referenced by modules included in the current partial link.

The command may include several parameters and may appear more than once in the command stream. If no parameters are specified, all symbols are processed as local, except those specified in the GLOBAL command.

PAGE S	et Page Eject to Separate Link Maps Command PAGE	
Syntax	PAGE [value] where value = the number of lines to be printed on a page, replacing	
	the default value of 60. The value parameter is optional, but when present, the value must be between 16 and 60.	
Description	The PAGE command causes page ejects to separate the beginning of each link map for each phase. This is the default condition.	

Description

PARTIAL

The PARTIAL command performs a partial link and outputs either ASCII or compressed object code. The output of a partial link is not executable and must be linked again without the PARTIAL directive before the program can be loaded and executed.

The PARTIAL command causes the Link Editor to do the following:

- 1) Resolve all external references defined by any module included in the partial link.
- 2) Retain all entry points in the partial link as an entry in the output (subject to GLOBAL, NOTGLOBAL, ALLGLOBAL commands).
- 3) Retain the common tags and update common numbers.
- 4) Output one data section that is the total of all input data sections.

Partial linking is allowed for single phases only, and the control stream must contain either a TASK or PHASE 0 command. If partial linking of overlays is required, each phase must be partially linked separately as a phase 0. The phase level and name may be redefined in subsequent links. The following commands are invalid with partial links: ALLOCATE, PROGRAM, DATA, COMMON, and DUMMY.

PHAS	Define Phase Leve	el and Name Command PHAS
Syntax	PHASE <level>,<name< th=""><th>&gt;</th></name<></level>	>
	where <level> =</level>	the level of the phase. Levels specified greater than zero can be used for overlay structures only. Level 0 defines the root (memory-resident) phase. Each subsequent PHASE command defines the level and name of an overlay.
	<name> =</name>	the name of the phase. It consists of one to eight alphanumeric characters, the first of which must be alphabetic. The name supplied becomes the IDT name, placed on the last card of the object module produced and on the identification fields of ASCII-formatted object records.
Description	The PHASE command d	efines the level and name of a phase in a program.
		nmands are logically identical; one and only one of these pear in each control stream.
	commands are followed	s an output module for each phase of the program. PHASE by INCLUDE commands that define the modules included hases are allowed when overlays are used.
Example 1	PHASE 0,MAIN I	Define phase MAIN at level 0.
Example 2	PHAS 2,DISK I	Define phase DISK at level 2.

PROCEDURE {<name>,<level,name>}

where <name> =

the identifier of the procedure to be used. The parameter consists of one to eight alphanumeric characters, the first of which must be alphabetic.

level> = the level of the phase.

Description

The PROCEDURE command provides procedure/task segmentation by defining a phase of the link edit structure, which can be installed as a procedure (a re-entrant procedure may be shared among several tasks). The name supplied becomes the IDT name, placed on the last record of the object module produced and on the identification field of ASCII-formatted object records. This command is useful in ROM/RAM partitioning for generating load modules with a level of root phase 0.

When used, the PROCEDURE command must precede the TASK command, all PHASE commands, and the INCLUDE command that defines the procedure module.

The PROCEDURE command is used with the INCLUDE command to define the procedure. The PROCEDURE command defines the name of the procedure, and the INCLUDE command defines the modules that are to be in that procedure. Procedures contain the program segment (PSEG), which may be the entire program but is usually only the executable code and read-only data.

A generalization of the standard PROCEDURE command is supported for levels 1 and 2. In place of a single first procedure, any number of other level-one procedures can be defined, any of which can be resident in memory at a given time under the user's control. The length of the first procedure area is the maximum of the lengths of the individual level-one modules. Analogous properties apply to second-level PROCEDURES. Modules brought in by automatic call to satisfy references in any procedure module are placed in the root.

Example 1	PROCEDURE	FORLIB	Define procedure FORLIB.
Example 2	PROC	RUNLIB	Define procedure RUNLIB.
Example 3	PROCEDURE	2.FILEMG	Define a procedure FILMG at level 2.

Syntax	PROGRAM	<base/>	
	where <ba< th=""><th>ISe&gt; =</th><th>the starting location of the program segment. It can be expressed as a decimal or hexadecimal number up to five digits in length.</th></ba<>	ISe> =	the starting location of the program segment. It can be expressed as a decimal or hexadecimal number up to five digits in length.
Description	The PROGRAM command defines the absolute starting address for the program segment (PSEG) in the linked output.		
	command m command b	iust appear y itself or v	nand may be used more than once. The first PROGRAM before the first INCLUDE command. Use of the PROGRAM with the DATA and COMMON commands causes the linked the specified address (base).
Example 1	PROGRAM	01F00	Begin program segment at location >1F00.
Example 2	PROG	>1F00	Same as the preceding example.
Example 3	PROG	7936	Begin program segment at location 7936 (>1F00).

# **Replace Oldsym with Newsym Command**

REPL

Syntax

REPLACE <oldsym(newsym)>[,<oldsym(newsym)>]...

where oldsym = the currently existing external symbol representing a

reference, definition, or common name.

Description

(newsym) = the new external symbol to replace the oldsym.

The REPLACE command specifies that in the next file read in, each occurrence of 'oldsym' as an external symbol is replaced by 'newsym'. The command applies to every module in a file containing multiple modules. It applies only to the first file in an INCLUDE command list. If the command immediately precedes a FIND, SEARCH, or END command, it still applies to the next single file read in.

If 'oldsym' is \$DATA and an affected module contains a DSEG, the link editor converts the DSEG to a common with the name 'newsym'. This means that no data segment is identified in the listing, and if other instances of the common name occur, the common may be extended in length or promoted (moved up to a lower-numbered phase).

Note that data segments can be shared by using the REPLACE command to convert them to a common. Appropriately used, this permits a module to share a data segment in an ancestor phase and places no restrictions on the order of definition of segments with different lengths.

SEAR	Search for Unres	olved References Command SEAR			
Syntax	SEARCH [ <acnm>]</acnm>	SEARCH [ <acnm>][,<acnm>]</acnm></acnm>			
	where <acnm> =</acnm>	the access name of random libraries to be searched. The order of these access names determines the order of the search. If no <acnm>s are specified, the libraries defined by the LIBRARY commands define the search ordering.</acnm>			
Description	The SEARCH command directs the Link Editor to search for unresolved refe at any point in the control stream.				
	If a SEARCH command is given in a phase other than the TASK or PHASE 0 phase, searching is performed only for symbols that are unresolved in that phase. Unre-solved references that were established in or promoted to other phases are ignored.				
	phase (for the given way the SEARCH co tering a phase define	nd in a TASK phase causes searching to be done for every phase and all its descendant and previous phases). The only ommand can be applied to more than one phase is by re-en- ed earlier. This is permitted only for the task phase and for the EARCHes and FINDs.			
Example 1	SEARCH	Search defined libraries for unresolved references.			
Example 2	SEARCH A:*.EX	E Search drive A: as a library of files with extension .EXE on a PC/MS-DOS system.			

Description

SYMT

The SYMT command causes the Link Editor to include symbol tables in the linked output file when the linker input files contain such symbols. These symbols were provided in the assembler as a result of selecting the SYMLST option (see the OPTION directive in Section 7.7). Although symbol tables make the linked module larger, they are useful for symbolic debugging.

SYMT is the inverse of the NOSYMT option.

16 A. A.

Syntax	TASK [<ı	name>]	
	where <	name> =	the identifier of the task module. The <name> can have up to eight characters. The name supplied becomes the IDT name, placed on the last record of the object module produced and on the ID fields of ASCII-for- matted records. If the parameter is omitted, the IDT name of the first included module is used as the task name.</name>
Description	The TASK command defines a phase that can be installed and executed as a task or standalone program, and assigns a name to the task.		
	code, or it tion). The	lete program, containing both variable data and executable ible data portion of a program (procedure/task segmenta- PHASE 0 commands are logically identical; one and only mands must appear in each control stream.	
	PROCEDL define the	segmentation is used, the TASK command must follow all nds and precede all PHASE and INCLUDE commands that a. The TASK command can be given after overlays have been be root phase).	
Example 1	TASK	FORPRG	Define task named FORPRG.
Example 2	TASK		Define task and assign it the IDT name of the first included module.

# 9.5 Linking Examples

Examples showing how and when to use the link control commands are provided in this section. Among the examples are a simple link (Section 8.5.1), ROM/RAM partitioning (Section 8.5.2), and a partial link (Section 8.5.3). In addition, examples are given for creating random and sequential libraries (Section 8.5.4).

Three separately assembled modules, MAIN, RESET, and INTRPT, are to be linked together. Figure 9-1, Figure 9-2, and Figure 9-3 contain the assembly language source for each module. The TMS320C25 Assembler produces 990-tagged object code that the Link Editor requires as input.

The first and third linking examples assume that each module is contained in a separate file named MAIN.MPO, RESET.MPO, and INTRPT.MPO, respectively, and that the three files are listed on a diskette in a TI/IBM PC (MS/PC-DOS) operating system. The second example is similar, but bases its file access on the VAX/VMS operating system.

				• • • • • •
*		IDT		'MAIN'
* DATA NEXTO SAMPLE *	PAGE	DEF REF 6 RAM EQU EQU	DEF	MAIN RESET,INTRPT INITION 0 32
BEGIN INTO *		PSEG B B		RESET INTRPT
MAIN		BSS LARP		28 AR1
LOOP		LDPK IDLF		6
		LALK		INPUT
		TBLR		SAMPLE
		LRLK		AR1,>0300+SAMPLE
		CNFP MPYK		0
		ZAC		0
		RPTK		31
		MACD		>FF00,*-
		APAC		>FF00,
		SACL		*
		CNFD		
		LALK		OUTPUT
		TBLW		NEXTO
		В		LOOP
		PEND		
*		0070		1.7.0.1
INPUT		CSEG BSS		'10'
OUTPUT		BSS		1 1
001101		CEND		-
*				
		END		

Figure 9-1. Source for Module MAIN

*	IDT	'RESET'
	DEF REF PSEG	RESET MAIN
RESET	LARP LRLK ZAC	AR1 AR1,>0300
	RPTK SACL	35 *+
*	LRLK RPTK BLKP B	AR1,>0200 31 CFIR,*+ MAIN
CFIR	DATA DATA DATA DATA PEND	176,-203,297,-398,493,-566,598,-567 448,-212,-176,772,-1684,3193,8,7 6,5,3193,-1684,772,-176,-212,448 -567,598,-566,493,-398,297,-203,176
0	END	

Figure 9-2. Source for Module RESET

.

# Link Editor

*	IDT	'INTRPT'
	DEF GE O RAM D EQU EQU EQU PSEG	INTRPT EFINITION 96 97 98
INTRPT	SST LDPK IN LALK TBLR TBLW LAC SUB SACL LALK TBLW LALK TBLR LAC ADD SACL OUT LALK TBLW LST RET PEND	STATUS O TEMP1,PAO LASTIN TEMP2 TEMP1 TEMP1 TEMP1 INPUT TEMP1 LASTO TEMP2 TEMP1 TEMP1 TEMP1 TEMP1 TEMP1 TEMP1 STATUS
INPUT OUTPUT *	CSEG BSS BSS CEND	'IO' 1 1
LASTIN LASTO	DSEG BSS BSS DEND	1 1
	END	

# Figure 9-3. Source for Module INTRPT

#### 9.5.1 Simple Linking

Every control stream must contain either a TASK or PHASE 0 command to define the name of the program being linked. In addition, the control stream must contain one or more INCLUDE commands to define modules that are being linked. The control stream is terminated with an END command. The following is an example control stream on the TI/IBM PC MS/PC-DOS operating system for linking the three example object modules generated for MAIN, RESET, and INTRPT.

PHASE	0,SIMPLE
INCLUDE	MAIN.MPO
INCLUDE	RESET.MPO
INCLUDE	INTRPT.MPO
END	

The three modules may be specified in one INCLUDE command rather than with three separate commands. The diskette containing the modules (A:) may also be defined as a library. When this is done, only the file name (enclosed in parentheses) need be specified. The Link Editor searches the defined library for the required files. An example of a control stream using the INCLUDE command is as follows:

PHASE 0,SIMPLE LIBRARY A:\*.MPO INCLUDE (MAIN),(RESET),(INTRPT) END

Since MAIN references RESET and INTRPT, and the directory containing these modules has been defined as a library, MAIN is the only module that must be specified in the INCLUDE command, as shown in the following example:

PHASE O,SIMPLE LIBR A:\*.MPO INCL (MAIN) END

At the end of the control stream, the Link Editor automatically searches the defined library for unresolved references and includes the modules that satisfy the references in the linking process.

The Link Editor produces a listing of the linking process and writes it to a specified file. Figure 9-4 is an example of the listing file produced. The listing file for this example consists of three pages. The first page contains a copy of the link control stream. The second page lists the parameters used when the Link Editor was initialized (access names of the control file, linked output file, and listing file) and the format of the linked output. Since the FORMAT command was not included in the control stream, the default, ASCII, is used.

The third page contains the link map, which is generated to facilitate debugging. The link map lists the origins and lengths of the phase being linked, the modules included in the link, and any common segments. The origins are relative to the beginning of the phase. The order in which the included modules are linked is indicated by the number listed next to the module name. The link map also lists the symbols defined in the included modules, indicating the module in which the symbol is defined (number) and the resolved location of the symbol (value). An asterisk (\*) preceding the symbol name indicates that the symbol is not referenced in the included modules. An asterisk to the right means the symbolic value is absolute.

PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:49:35 PAGE 1 COMMAND LIST PHASE 0,SIMPLE INCLUDE A:MAIN.MPO A:RESET.MPO INCLUDE INCLUDE A: INTRPT.MPO END PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:49:35 PAGE 2 LINK MAP CONTROL FILE = A:SIMPLE.CTL LINKED OUTPUT FILE = A:SIMPLE.LOD LIST FILE = A:SIMPLE.MAP OUTPUT FORMAT = ASCII PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:49:35 PAGE 3 PHASE 0 SIMPLE MODULE ORIGIN = 0000LENGTH = 0083MODULE NO ORIGIN LENGTH TYPE DATE TIME CREATOR INCLUDE 06/21/85 INCLUDE 06/21/85 INCLUDE 06/21/85 0000 0036 MAIN 1 08:48:34 ASM320 08:49:03 RESET 2 0036 002D ASM320 INTRPT 3 0063 001C 08:49:18 ASM320 3 \$DATA 007F 0002 COMMON NO ORIGIN LENGTH IO 1 0081 0002 DEFINITIONS NAME VALUE NO NAME VALUE NO NAME VALUE NO INTRPT 0063 MAIN 0020 RESET 0036 3 1 2 LENGTH OF REGION FOR TASK = 0083 NUMBER OF RECORDS FOR MODULE SIMPLE 10 = TOTAL RECORDS WRITTEN = 10 \*\*\*\* LINKING COMPLETED

#### Figure 9-4. Listing File for a Simple Link

06/21/85

08:49:42

#### 9.5.2 ROM/RAM Partitioning

Each example module has a program segment defined by the PSEG assembler directive, a data segment defined by the DSEG directive, and a common defined by the CSEG directive. Program segments generally contain instructions and nonvariable data (read only). Data segments generally contain variable data (read/write) and are labeled by the Link Editor as \$DATA. Common segments contain variable data that may be shared by more than one module.

The Link Editor automatically reorganizes the output so that all the program segments of the included modules are together, followed by the data segments and then the common segments. The link control commands PROGRAM, DATA, and COMMON can be used to specify the beginning location of each output segment. These commands cannot be used with a PROCEDURE command or a PHASE command with a level greater than zero.

The following is an example of the control stream for a VAX/VMS operating system, which is used to partition the program and data segments into potential ROM and RAM locations.

PHASE	0,SEGMENT
PROGRAM	>0000
DATA	>2000
COMMON	>3000,IO
INCLUDE	[PROJECT.MACK]MAIN.MPO
INCLUDE	[PROJECT.MACK]RESET.MPO
INCLUDE	[PROJECT.MACK]INTRPT.MPO
END	

The example assumes that location >0000 is in ROM and locations >2000 and >3000 are in RAM. This control stream causes the program segment of MAIN to begin at location >0000, followed by the program segment of RESET, and then INTRPT. The data segment begins at location >2000. The common segment that is to be shared by the modules begins at location >3000. Note that if the common segment is not specifically named in the COMMON command, the segment begins immediately following the last data segment.

Figure 9-5 contains the listing produced by this link. Use of the PROGRAM, DATA, and COMMON commands causes the phase length to be listed as zero and the origins to be listed as absolute locations. An asterisk(\*) preceding the symbol name indicates that the symbol is not referenced in the included modules. An asterisk following the value of a symbol name indicates an absolute location. Linking absolute code generated by the assembler (AORG assembler directive) also causes the phase length to be listed as zero and the origins to be absolute locations.

VAX/32020 LINKER VERSION v.2.3 85.084 6/21/85 08:49:53 PAGE 1 COMMAND LIST

)

VAX/32020 LINKER VERSION v.2.3 85.084 6/21/85 08:49:53 PAGE 2 LINK MAP

CONTROL FILE = [PROJECT.MACK]SEGMENT.CTL

LINKED OUTPUT FILE = [PROJECT.MACK]SEGMENT.LOD

LIST FILE = [PROJECT.MACK]SEGMENT.MAP

OUTPUT FORMAT = ASCII

VAX/32020 LINKER VERSION v.2.3 85.084 6/21/85 08:49:53 PAGE 3

PHASE 0 SEGMENT MODULE ORIGIN = 0000 LENGTH = 0000

MODULE	NO	ORIGIN	LENGTH	TYPE	DATE	TIME	CREATOR
MAIN RESET INTRPT \$DATA	1 2 3 3	0000 0036 0063 2000	0036 002D 001C 0002	INCLUDE INCLUDE INCLUDE	06/21/85 06/21/85 06/21/85	08:48:34 08:49:03 08:49:18	ASM320 ASM320 ASM320
COMMON		NO		ORIGIN	LENGTH		
IO		1		3000*	0002		
			DEF	INIT	IONS		
NAME	VA	LUE NO	NAME	VALUE N	IO NAME	VALUE	NO
INTRPT	000	63* 3	MAIN	0020*	1 RESED	r 0036*	2
LENGTH	OF R	EGION FO	OR TASK		= 00	00	
NUMBER	OF R	ECORDS H	OR MODUI	LE SEGMEN	т =	10	
TOTAL H	RECOR	NDS WRITT	EN		=	10	
**** L]	INKIN	IG COMPLE	ETED (	06/21/85	08:50:0	5	

## Figure 9-5. Listing File for ROM/RAM Partitioning

#### 9.5.3 Partial Linking

This section shows how to generate a partial link and then include the output of the partial link in a subsequent link. Only ASCII object code can be used in partial linking on the TMS320C25 device.

The PARTIAL command is used in the control stream to specify a partial link. In this example, modules RESET and INTRPT are to be linked together in a partial link. The output of the partial link is not executable and must be linked again without the PARTIAL command so that the output of this partial link will then be linked with module MAIN to produce an executable module. The following is the control stream for the partial link, using the TI/IBM PC (MS/PC-DOS) operating system:

PARTIAL	
PHASE	0,PARTIAL
INCLUDE	A:RESET.MPO
INCLUDE	A:INTRPT.MPO
END	

All commands pertaining to partial links must be issued before any INCLUDE, SEARCH, and FIND commands. The PARTIAL command must be given before the first INCLUDE command in the control stream. In a partial link, only one phase is allowed and must be defined by the PHASE 0 or TASK command.

The ALLGLOBAL, GLOBAL, and NOTGLOBAL commands are used with the PARTIAL command to define the scope of DEF tags in modules included in the partial link. These symbols are specified as either global or local. All externally-defined symbols are processed as global symbols. Global symbols are externally defined in the partially linked output modules and may be referenced in a subsequent link. Local symbols are not externally defined in the partially linked output module; therefore, they may be referenced in the current partial link. Since none of these commands are included in the control stream, the default, ALLGLOBAL, is used.

The output of the partial link can now be linked with module MAIN to produce an executable module, using the following control stream:

PHASE	0,PROJ
INCLUDE	B:MAIN.MPO
INCLUDE	B:PARTIAL.MPO
END	

The listing and object modules from a partial link using the PARTIAL command are given in Figure 9-6.

The second part of the link, in which the output of the partial link is relinked <u>without</u> using the PARTIAL command, is performed next. The listing and object files for relinking the output of the partial link are shown in Figure 9-7.

## **Link Editor**

PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:51:09 PAGE 1 COMMAND LIST PARTIAL 0,PARTIAL PHASE INCLUDE A:RESET.MPO INCLUDE A: INTRPT.MPO END PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:51:09 PAGE 2 LINK MAP CONTROL FILE = A:PARTIAL.CTL LINKED OUTPUT FILE = A:PARTIAL.MPO LIST FILE = A:PARTIAL.MAP OUTPUT FORMAT = ASCII PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:51:09 PAGE 3 ORIGIN = 0000PHASE 0 PARTIAL MODULE LENGTH = 004DMODULE NO ORIGIN LENGTH TYPE DATE TIME CREATOR RESET 0000 002D INCLUDE 06/21/85 08:49:03 ASM320 1 002D INCLUDE 06/21/85 08:49:18 INTRPT 2 2 001C ASM320 \$DATA 0000 0002 COMMON NO ORIGIN LENGTH 2 0000 0002 IO DEFINITIONS NAME VALUE NO NAME VALUE NO \*INTRPT 002D 2 \*RESET 0000 1 UNRESOLVED REFERENCES MAIN 1 LENGTH OF REGION FOR TASK = 004DNUMBER OF UNRESOLVED REFERENCES 1 = NUMBER OF RECORDS FOR MODULE PARTIAL 9 = TOTAL RECORDS WRITTEN 9 06/21/85 \*\*\*\* LINKING COMPLETED 08:51:17

a. Listing File for a Partial Link

Figure 9-6. Listing and Object Files for a Partial Link

K0049PARTIAL M0002\$DATA 0000M0002IO 000250000RESET 5002DINTRPT7F0EAF 40000MAIN A0000B5589BD100B0300BCA00BCB23B60A0BD100B0200BCB1FBFCA07F136F C000DBFF80E00000000B00B0BFF35B0129BFE72B01EDBFDCAB0256BFDC9B01C07F140F BFF2CBFF50B0304BF96CB0C79B0008B0007B0006B0005B0C79BF96CB0304BFF507F12EF BFF2CB01C0BFDC9B0256BFDCAB01EDBFE72B0129BFF35B00B0A002DB7860BC8007F0C4F B8061BD001T0000B5862B5961B2062B1061B6061BD001N00000002B5961BD0017F225F N00010002B5861BD001T0001B5862B2062B0061B6061BE161BD001T0001B59617F219F B5060BCE267FD8AF

: PARTIAL 06/21/85 08:51:09 XLNKPC v2.3 85.084

b. Object File for a Partial Link

#### Figure 9-6. Listing and Object Files for a Partial Link (Concluded)

The second part of the link, in which the output of the partial link is relinked without using the PARTIAL command, is performed next. The listing and object files for relinking the output of the partial link are shown in Figure 9-7.

## Link Editor

PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:51:33 PAGE 1 COMMAND LIST PHASE 0, PROJ INCLUDE A:MAIN.MPO INCLUDE A:PARTIAL.MPO END PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:51:33 PAGE 2 LINK MAP CONTROL FILE = A:PROJ.CTL LINKED OUTPUT FILE = A:PROJ.LOD LIST FILE = A:PROJ.MAP OUTPUT FORMAT = ASCII PC/CrossWare Family Linker v.2.3 85.084 6/21/85 08:51:33 PAGE 3 PHASE 0 PROJ MODULE ORIGIN = 0000LENGTH = 0083MODULE NO DATE TIME CREATOR ORIGIN LENGTH TYPE 0036 0049 INCLUDE 06/21/85 INCLUDE 06/21/85 0000 08:48:34 ASM320 MAIN ą 08:51:09 PARTIAL 0036 XLNKPC 2 \$DATA 007F 0002 COMMON NO ORIGIN LENGTH IO 1 0081 0002 DEFINITIONS NAME VALUE NO NAME VALUE NO NAME VALUE NO INTRPT 0063 2 MAIN 0020 RESET 0036 2 1 LENGTH OF REGION FOR TASK = 0083 NUMBER OF RECORDS FOR MODULE PROJ = 10 TOTAL RECORDS WRITTEN 10

#### a. Listing File for Relinking the Partial Link Output

08:51:40

06/21/85

 K0083PROJ
 A0000BFF80C0036BFF80C0063A0020B5589BC806BCE1FBD0017F1D8F

 C0081B5820BD100B0320BCE05BA000BCA00BCB1FB5C90BFF00BCE15B6080BCE047F129F

 BD001C0082B5900BFF80C0022A0036B5589BD100B0300BCA00BCB23B60A0BD1007F193F

 B0200BCB1FBFCA0C0043BFF80C0020B00B0BFF35B0129BFF72B01EDBFDCAB02567F0EDF

 BFDC9B01C0BFF2CBFF50B0304BF96CB0C79B0008B0007B0006B0005B0C79BF96C7F10CF

 B0304BFF50BFF2CB01C0BFDC9B0256BFDCAB01EDBFE72B0129BFF35B00B0A00637F0C9F

 B7860BC800B8061BD001C007FB5862B5961B2062B1061B6061BE1001C0081B59617F1C0F

 B001C0082B5861BD001C0080B5862B2062B0061B6061BE161BD001C0080B59617F1DAF

 B5060BCE267FD8AF

 :
 PROJ
 06/21/85
 08:51:33
 XLNKPC
 v2.3
 85.084

\*\*\*\* LINKING COMPLETED

b. Object File for Relinking the Partial Link Output

Figure 9-7. Listing and Object Files for Relinking the Partial Link Output

#### 9.5.4 Library Creation

The linker can accommodate two object library types: random and sequential.

A random library can be created almost automatically. Whenever one or more object files are placed in the same directory or sub-directory, that directory becomes a random library. Some examples of random libraries are as follows:

### DUA0:[USER07.PROJ2710.PARTS]

(VAX), where the example indicates a directory containing object file members named (e.g., PART1.OBJ, INITIAL.OBJ, CLEANUP.OBJ, etc.).

A:\*.MPO (MS-DOS), where the name indicates a drive and all files with the extension .MPO (e.g., QUICK.MPO, BTREE.MPO, SHELL.MPO, etc.).

The creation of sequential libraries is more involved. Since sequential libraries offer no advantages over random libraries, their use is probably restricted to those users of systems not supporting random libraries, i.e., not supporting multilevel directories or "wild-card" file specifications.

A sequential library is a single file and consists of a "dictionary," followed by one or more concatenated object modules. The user must order the elements in a sequential library so that no object segment contains an external reference to a preceding segment. The concatenated object files may be created by assembling a source file created by concatenating the source files of several proposed members of the sequential library. Such a source file may appear as shown in Figure 9-8.

*	IDT TITL DEF	'TRESRT' 'THIS IS THE FIRST LIB MEMBER' TRESRT,QUICK
QUICK	EQU :	\$
TRESRT	equ end	\$
*	IDT TITL DEF END	'ELEM' 'STILL IN SEQ LIB' ELEM
	IDT TITL END	'LASTPROG' 'ET CETERA'



The assembler output contains all modules within the same file, yet distinct. The use of a text editor allows the creation of such a file by appending the object files that result from independent assembly of the proposed library members. The dictionary structure must be created by use of the text editor. It precedes the first object module and must match the following pattern:

First line, the library 'IDT' record: OlllaaaaaaaaF

where 0 = tag IIII = length of the dictionary aaaaaaaa = library name F = end-of-record tag user-defined information out to 80th character

Example: 00000SEQLIB01F 04/10/85 08:15:00

One entry for each object module included in the library: FIIIIaaaaaaaa;

where F = tag

I = IDT marker IIII = length of PSEG of module aaaaaaaaa = IDT of the module ';' = record end marker

Example: FI00CEFASTSORT;

For each DEF within a module: FEtIIIIaaaaaaa{,tIIIIaaaaaaa};

where F = tag E = tag t = type of DEF ("A" = absolute, "R" = relative) IIII = value of the DEF'd symbol aaaaaa = 6-character name of symbol DEF'd in this module , = if more (up to five DEFs allowed per record ; = if no more

Example: FEA0050PACK ,R00ACUNPAK ,A0E08ENCODE;

For each REF within the module: FR aaaaaaa{, aaaaaa}

Х

Example: FR EXREF, ESYM,

For each COMMON segment contained within the module: FCIIIIaaaaaaa{,IIIIaaaaaaa};

where F = tag C = tag IIII = length of COMMON segment aaaaaa = 6-character COMMON segment name

#### Example: FC0140COMNAM,0266\$BLANK;

For each DATA segment defined within the module: FDIIII {,IIII }

where F = tag D = tag IIII = length of DATA segment ' ' = six blanks up to five DSEGs allowed, separated by commas terminated by ;

Example: FD0010 ,0032

This set of records is repeated for each object module in the library. The final record, just prior to the first record of the first library member, must contain a colon in the first character position. The remainder of this colon record is not specified. It can be used for date, time, and other user-defined information.

## 9.6 Link Editor Error Messages

Messages are listed for detected errors in the listing file. The Link Editor error messages are named and described below.

When the error-message description indicates that a malfunction of the link editor has occurred, please contact the Texas Instruments Customer Response Center (CRC) hotline number, 1-800-232-3200, extension 2171, for assistance.  $\eta_{13}$ -879

'(' EXPECTED: The REPLACE command expects a parenthesis.

ADDRESS SPACE HAS OVERFLOWED IN THIS MODULE: The maximum address required to represent this module is >10000 or greater. No valid object module can be produced for this phase. The linker continues to produce the map, but with increased likelihood that it will abort from internal errors.

**ADDRESS SPACE TRUNCATED FOR TAG = X IN THE SEGMENT START-ING AT YYYY:** The 320-specific tags have a seven-bit address field that has overflowed.

**ALIGNMENT VALUE MUST BE IN THE RANGE 0..15:** The value in the ADJUST command is out of range.

**AN ACTIVE BUFFER SHOULD HAVE BEEN CLOSED:** A buffer that needs to be closed is still marked as active.

**ATTEMPT MADE TO WRITE TO A NIL SEGMENT:** The linker attempted to write to a nonexistent segment. Indicates a malfunction of the link editor; call hotline immediately.

**ATTEMPT MADE TO WRITE TO INACTIVE SEGMENT:** The linker has attempted to write to an unopen segment. Indicates a malfunction of the link editor; call hotline immediately.

**ATTEMPT TO ACTIVATE AN ALREADY ACTIVE SEGMENT:** The linker has attempted to open a segment that is already active. Indicates a malfunction of the link editor; call hotline immediately.

2320

**ATTEMPT TO ACTIVATE NIL SEGMENT:** The linker has attempted to open a nonexistent segment. Indicates a malfunction of the link editor; call hotline immediately.

**ATTEMPT TO ALLOCATE AFTER DSEG OF CSEG DEFINED:** The ALLOCATE command has been given after data and/or common segments have been encountered.

**ATTEMPT TO MOVE NON-COMMON SEGMENT:** An attempt has been made to move a segment that is not a common. Indicates a malfunction of the link editor; call hotline immediately.

**ATTEMPT TO ORDER A NIL SEGMENT:** A common that was never defined cannot be placed in the stream of commons. Indicates a malfunction of the link editor; call hotline immediately.

**ATTEMPT TO REDEFINE COMMON ORIGIN:** Directives to place a common origin provide information that conflicts with information that has been already determined.

**BAD CHAIN FOR XXXX TO YYYY:** In a partial link, the reference chain for XXXX points to the address YYYY that is outside the scope of the segment.

**BAD INDEX** - COMMAND FORMAT NOT RECOGNIZED: In a partial link, an error was detected in the control record such that the current index is negative.

**BAD TAG IN CHAIN FOR XXXX AT YYYY:** In a partial link, an invalid tag was encountered in the processing of the reference chain. If this error occurs, the object module has been damaged.

**CANNOT ORDER COMMONS FROM DIFFERENT MODULES:** Commons that are overlayed in procedures of the same phase level cannot be ordered together. This usually occurs in a partial link.

**CAN'T ASSIGN LUNO TO LIBRARY:** The limit has been exceeded in the number of files that can be opened at one time.

**CAN'T OPEN FILE:** A file that should be opened cannot be opened. The system return code is identified in the immediate preceding warning.

**CAN'T OPEN LIBRARY:** An error code was returned or an attempt made to open the directory.

**CHAIN TO UNINITIALIZED LOCATION FOR XXXX AT YYYY:** The reference chain for value XXXX points from YYYY to an insignificant address. Processing of the chain is discontinued.

**COMMAND NOT VALID WITH PARTIAL LINK:** The specified command is not valid in producing a partial link.

**COMMAND ONLY VALID WITH PARTIAL LINK:** The GLOBAL, NOTGLOBAL, and ALLGLOBAL commands must follow a PARTIAL command in a control stream.

**COMMON HAS NOT BEEN PLACED VALIDLY:** An attempt has been made to place a common at two or more locations.

**COMMON NAME TRUNCATED:** The common name has been truncated to six characters. This is a trivial warning and processing proceeds with the truncated name.

**COMMON NUMBER INVALID:** The common number given an M tag is not in the valid range.

**COMMON ORIGIN HAS ALREADY BEEN SET:** An attempt has been made to define a common origin already set with a previous COMMON command.

**COMMON ORIGIN INVALID:** The origin for a common is not valid.

**COMMON ORIGIN WAS NOT DEFINED:** The first common name specified in a COMMON command was never defined in the link.

**COMMON SEGMENT HAS NO SYMBOL DEFINED:** A symbol has been given for a common segment, but the segment itself does not exist.

COMMON SYMBOL IS NOT VALID: The given common symbol is not legal.

**COMMON SYMBOL WAS NEVER DEFINED:** A common segment was not found corresponding to the common symbol.

**COMPRESSED FORMAT NOT SUPPORTED FOR 320 INPUT MODULES:** The linker only recognizes ASCII-formatted input modules for these object codes.

**CONFLICTING COMMON SYMBOL FOUND:** A common symbol that is not consistent with previous commons has been detected.

**CURRENT SEGMENT HAS NOT BEEN DEACTIVATED:** The segment that should be closed has been left active.

**DUPLICATE SYMBOL DEFINITION ENCOUNTERED:** Two definitions have been encountered for the same external symbol.

**ENTRY NAME TRUNCATED:** The entry name has been truncated to six characters. This is a trivial warning and processing proceeds with the truncated name.

**EXTERNAL REFERENCE INDEX OUT OF RANGE:** The index number specified by an E tag in an input object module is not valid.

**EXTERNAL SYMBOL TRUNCATED:** A symbol specified in a GLOBAL or NOTGLOBAL command exceeds six characters in length.

**FATAL ERROR DETECTED** -- \*LINKER ABORTING\*: An error that the linker cannot recover from has been detected. The user should repeat the process. If the message occurs again, then either check the procedures used or call the hotline for assistance.

**FIRST PHASE HAS ALREADY BEEN DEFINED:** A NOMAP command has appeared after a TASK or a PHASE command has been issued in the control stream.

**HEAP ERROR ENCOUNTERED IN PASS2:** A heap error was detected while trying to allocate data space for the second pass. Indicates a malfunction of the link editor; call hotline immediately.

**ILLEGAL INTERMEDIATE TAG ENCOUNTERED AT XXXX:** An encoded tag was encountered that was not valid. Indicates a malfunction of the link editor; call hotline immediately.

**ILLEGAL TAG FOUND IN INTERMEDIATE FILE; TAG=X:** An invalid tag was found in the intermediate file. Indicates a malfunction of the link editor; call hotline immediately.

**INTERMEDIATE FILE OVERFLOW:** The maximum number of records for intermediate object representation has been exceeded. Obtain more file space by making individual object modules smaller or call the hotline for assistance.

**INTERMEDIATE RECORD NUMBER INVALID:** The record index for the intermediate storage is not in the legal range.

**INTERNAL LINKER ERROR IN AUTOCALL:** An error has occurred in the automatic-call algorithm. This error should never occur. If it does, unresolved references may be the result of modules not having been read in; in other respects, the object module produced should be good. Relink using specific INCLUDES for the missing modules or call the hotline for assistance.

**INVALID ATTEMPT TO MOVE FIRST COMMON:** The linker has attempted to move a common that was specified as the first common by a COMMON command. Indicates a malfunction of the link editor; call hotline immediately.

**INVALID ATTEMPT TO READ BUFFER:** The linker has attempted to activate a buffer that is not of the correct type. Indicates a malfunction of the link editor; call hotline immediately.

**INVALID LEVEL FOR PHASE:** The level argument to a PHASE command is not appropriate. The first phase established must be a TASK or a phase of level 0. If the current level is N, a new phase must have level  $\leq$  N+1.

**INVALID PROCEDURE LEVEL:** The level for procedures must be 1 or 2.

**INVALID PROCEDURE SPECIFIED:** An illegal procedure has been declared.

**INVALID SYMBOL NAME FOR REPLACE:** The REPLACE command has encountered an illegal symbol name.

**INVALID VALUE FOR LINES PER PAGE:** The argument to a page command is not recognized as a positive integer or is out of the range of 16 to 60 lines per page.

**LAST COMMON IN LIST IS NIL:** The last common in a list of ordered commons does not exist. Indicates a malfunction of the link editor; call hotline immediately.

LAST MODULE FOR PHASE IS NIL: The linker cannot find the information about the current phase. Indicates a malfunction of the link editor; call hotline immediately.

**MAP RECORD INDEX IS OUT OF RANGE:** The map record is full or the index has been changed to an invalid value. Indicates a malfunction of the link editor; call hotline immediately.

**MEMBER NAME TOO LONG:** The member name exceeds eight characters. The command is not processed.

**MEMBER NAME TRUNCATED:** The member name has been truncated to eight characters. This is a trivial warning and processing proceeds with the truncated name.

**MINIMUM NUMBER OF LINES PER PAGE IS 16:** A PAGE N command may not specify a value of N less than 16.

**MODULE LENGTH IS ZERO:** The length for the module has been incorrectly specified as zero.

**MODULE ORIGIN IS NOT ZERO:** The origin for a module must be zero before the relocation is applied.

**NIL COMMON SEGMENT WAS ACTIVATED:** An attempt was made to activate a common segment that does not exist.

**NIL SEGMENT FOR M TAG SYMBOL:** An M tag definition applies to a segment that does not exist. Indicates a malfunction of the link editor; call hotline immediately.

**NO PHASE IS DEFINED:** No PROCEDURE, TASK, or PHASE 0 has been defined. A command has been given which requires that object modules be read in or that some phase be active.

**NO TASK PHASE IS DEFINED:** No TASK or PHASE 0 has been defined. A valid set of linked object modules cannot be produced.

**NOTGLOBAL MUST PRECEDE A GLOBAL COMMAND:** The GLOBAL command is only valid if it is preceded by a NOTGLOBAL command with no parameter.

**OBJECT CARD INDEX ERROR DETECTED:** After writing an object record, the index into the record was not equal to one. Indicates a malfunction of the link editor; call hotline immediately.

**ORIGIN CANNOT BE WRITTEN TO INACTIVE SEGMENT:** The linker has attempted to write origin information to a segment that is not open. Indicates a malfunction of the link editor; call hotline immediately.

**OVERWRITTEN BLOCKS FOR XXXX TO YYYY:** Absolutely placed object code overlaps at the given address.

**OVERWRITTEN SEGMENTS STARTING AT XXXX IN MODULE NNNNNNN:** Overlapping segments have been detected starting at location XXXX. The link map specifies which segment starts at that point. This is flagged as a warning.

**PARTIAL COMMAND INVALID IN CONTEXT:** The PARTIAL command was specified in the control stream after a command that is inconsistent with partial links (e.g., DUMMY, PROGRAM, DATA, COMMON, ALLOCATE, PROCEDURE, PHASE 1, etc.)

**PHASE LEVEL EXPECTED:** The level argument to a PHASE command must be a zero or a positive integer.

**PHASE LEVEL SPECIFIED IS NOT VALID:** The level specified in a PHASE command is not in the valid range.

**PHASE NAME TRUNCATED:** The phase name has been truncated to eight characters. This is a trivial warning, and processing proceeds with the truncated name.

**PHASE SEQUENCE IS NOT VALID:** The order in which the phases have been declared is not legal.

**PREMATURE END OF CONTROL FILE:** The control file has ended before an END command was encountered. No further processing is done.

**PROCEDURE CANNOT HAVE BROTHERS:** A procedure cannot have phases at the same level defined with it.

**PROCEDURE NAME TRUNCATED:** The procedure name has been truncated to eight characters. This is a trivial warning, and processing proceeds with the truncated name.

**PROC 1 MUST BE DUMMIED TO DUMMY PROC 2:** In order to dummy the second procedure, the first procedure must also be dummied.

**PROC 1 SYMBOL NUMBER IS NOT ZERO:** The symbol number for the procedure must be zero.

**PROC 2 SYMBOL NUMBER IS NOT ZERO:** The symbol number for the procedure must be zero.

**RELOCATABLE ADDRESS IS NOT VALID;SEGMENTS SHOULD BE PLACED AT ABSOLUTE LOCATIONS:** Certain TMS320-specific tags require that segments to which they refer be placed at absolute addresses.

**SEGMENT BUFFER HAS BEEN DAMAGED:** The current segment does not contain the expected information. Indicates a malfunction of the link editor; call hotline immediately.

**SEGMENT ORIGIN IS ZERO:** The origin for a segment has erroneously changed to zero. Indicates a malfunction of the link editor; call hotline immediately.

**TASK OR PHASE 0 IS ALREADY DEFINED:** A PROCEDURE command cannot be given once a task phase has been defined.

**TASK OR PHASE 0 MUST BE DEFINED BEFORE OVERLAY:** An overlay has been defined before the task or root phase.

**THE CURRENT SEGMENT IS NIL:** The segment that is being examined does not exist. Indicates a malfunction of the link editor; call hotline immediately.

**THE INPUT OBJECT MODULE HAS BEEN DAMAGED:** Unexpected or invalid tags and values have been encountered in the input object module.

**THE MAP RECORD IS NIL:** An attempt has been made to place information into the map record when the record does not exist. Indicates a malfunction of the link editor; call hotline immediately.

**THE OVERWRITTEN BLOCKS ARE NOT COMPATIBLE:** The types of the overlapping blocks are not the same, and a valid object module cannot be produced.

**THE PHASE TYPE IS NOT TASK, OVLY, OR PROC:** This error should never occur, because the only valid types are TASK, OVLY, and PROC.

**THE SEGMENT TYPE IS NOT PSEG, DSEG, OR CSEG:** The only valid segment types are PSEG, DSEG, and CSEG.

**TOO MANY SYMBOLS HAVE BEEN DEFINED:** The statically allocated arrays that contain the values for symbols (mostly external symbols and phase lengths, origins, etc.) have overflowed. The number of symbols allowed in a symbol table is 1110.

**UNABLE TO PROPERLY ORDER COMMONS:** The linker cannot order the commons as specified.

**UNEXPECTED TAG:** The input object module is not of the expected format. It may not really be an object module. Processing stops.

**UNRECOGNIZED FORMAT:** The argument to the FORMAT command is not recognized.

**UNRECOGNIZED COMMAND:** The command on the most recent line is not recognized as a linker command. The line is ignored.

**UNSUPPORTED INTER-SEGMENT LINK FOR XXXX FROM YYYY TO ZZZZ:** This message is printed by the second pass, and applies to the module in the linked output that is next identified. An external reference chain has pointed from one PSEG, DSEG, or CSEG into another. XXXX is the value of the external symbol to be filled in. (The second pass cannot identify it by symbol name. The name can often be found by examining the symbol definitions. A symbol with a value of zero may be an unresolved reference.) YYYY, the address where the chain starts, identifies the offending module. ZZZZ is the address to which the chain points. The only deficiency in the linked object is that incorrect values remain where the value of external symbol XXXX should have been inserted.

# ADVANCE INFORMATION


# TMS320C25 DIGITAL SIGNAL PROCESSOR

MAY 1986

- 100-ns Instruction Cycle Time
- 544 Words of Programmable On-Chip Data RAM
- 4K Words of On-Chip Program ROM
- 128K Words of Data/Program Space
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations, Adaptive Filtering, and Extended-Precision Arithmetic

- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signalling External Devices
- 1.8-μm CMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator





### **PIN NOMENCLATURE**

SIGNALS	I/O/Z†	DEFINITION
Vcc	I	5-V supply pins
V <sub>SS</sub>	I	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	. 1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	O	A second clock output signal
D15-D0	1/0/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O
		spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/W	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	1	Reset input
INT2-INTO	I	External user interrupt inputs
MP/MC	I	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	1	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction is complete.
BR	ο	Bus request signal. Asserted when the TMS320C25 requires access to an external global data memory space.
XF	ο	External flag output (latched software-programmable signal)
HOLD	I	Hold input. When asserted, TMS320C25 goes into an idle mode and places the data, address,
HOLD		and control lines in the high-impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	1	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR	1	Clock for receive input for serial port
FSR	1	Frame synchronization pulse for receive input
DX	0/Z	Serial data transmit output
CLKX	I	Clock for transmit output for serial port
FSX	I/O/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

<sup>†</sup>I/O/Z denotes input/output/high-impedance state.


### description

The TMS320C25 Digital Signal Processor is a member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the TMS320C25 performs operations necessary for many real-time digital signal processing algorithms. Since most instructions require only one cycle, the TMS320C25 is capable of executing ten million instructions per second. On-chip data RAM of 544 16-bit words, on-chip program ROM of 4K words, direct addressing of up to 64K words of external data memory space and 64K words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.



## functional block diagram





#### architecture

The TMS320C25 architecture is based upon that of the TMS32020, the second member of the TMS320 family. The TMS320C25 increases performance of DSP algorithms through innovative additions to the TMS320 family architecture. TMS32020 source code is upward-compatible with TMS320C25 source code and can be assembled using the TMS320C25 Macro Assembler. TMS32020 object code will run directly on the TMS320C25.

Increased throughput on the TMS320C25 for many DSP applications is accomplished by means of singlecycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C25 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces or as two contiguous data blocks, provide increased flexibility in system design. Programs of up to 4K words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A total of 64K data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the TMS320C25 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU/accumulator

The TMS320C25 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

#### scaling shifter

The TMS320C25 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register STO.



## 16 x 16-bit parallel multiplier

The TMS320C25 has a  $16 \times 16$ -bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the TMS320C25 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

### timer

The TMS320C25 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD +1 cycles of CLKOUT1.

## memory control

The TMS320C25 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS320C25 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.


When using on-chip program RAM, ROM, or high-speed external program memory, the TMS320C25 runs at full speed without wait states. However, the READY line can be used to interface the TMS320C25 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The TMS320C25 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block BO as data memory) and CNFP (configure block BO as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C25 has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



## TMS320C25 Digital Signal Processor



(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS



## interrupts and subroutines

The TMS320C25 has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

## external interface

The TMS320C25 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C25 processor waits until the other device completes its function and signals the processor via the READY line. Then, theTMS320C25 continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

### multiprocessing

The flexibility of the TMS320C25 allows configurations to satisfy a wide range of system requirements. The TMS320C25 can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS320C25 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS320C25's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C25 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C25's external memory by asserting HOLD low. This causes the TMS320C25 to place its address, data, and control lines in a high-impedance state, and assert HOLDA.



### instruction set

The TMS320C25 microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The TMS32020 source code is upward-compatible with TMS320C25 source code. TMS32020 object code runs directly on the TMS320C25.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

### addressing modes

The TMS320C25 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 through 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, single indirect addressing with no increment or decrement, and bit-reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (†) indicates those instructions that are not included in the TMS32010 instruction set. The symbol (‡) indicates instructions that are not included in the TMS32020 instruction set.



SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
I	Addressing mode bit
к	Immediate operand field
PA	Port address (PA0 through PA15 are predefined
	assembler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
х	3-bit accumulator left-shift field

## TABLE 1. INSTRUCTION SYMBOLS



MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE			
		WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1			
ABS	Absolute value of accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 1			
ADD	Add to accumulator with shift	1	0 0 0 0 <b>← S→ I ← D</b> →			
ADDC <sup>‡</sup>	Add to accumulator with carry	1	0 1 0 0 0 0 1 1 I <del>&lt;</del> D			
ADDH	Add to high accumulator	1	0 1 0 0 1 0 0 0 I <del>&lt;</del> D			
ADDK <sup>‡</sup>	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 <b>◄K</b>			
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I <b></b> D			
	extension suppressed					
ADDT <sup>†</sup>	Add to accumulator with shift specified by	1	0 1 0 0 1 0 1 0 I 🖛D			
	T register					
ADLK <sup>†</sup>	Add to accumulator long immediate with shift	2	1 1 0 1 <b>← S</b> → 0 0 0 0 0 0 1			
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I <b></b> D			
	AND immediate with accumulator with shift	2	$1 1 0 1 - S \rightarrow 0 0 0 0 0 1 0$			
CMPL <sup>†</sup>	Complement accumulator	1				
LAC	Load accumulator with shift	1	0 0 1 0 <b>←</b> S→► I <b>←</b> →−D→→			
	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <del>•</del>			
	Load accumulator with shift specified by T register	1	0 1 0 0 0 0 1 0 I <b></b> D			
	Load accumulator with shift specified by 1 register	2	1 1 0 1 <b>←</b> S→→ 0 0 0 0 0 0 0			
NEG <sup>†</sup>	-	1				
	Negate accumulator		1 1 0 0 1 1 1 0 0 0 1 0 0 0 1			
	Normalize contents of accumulator	1	1 1 0 0 1 1 1 0 1 <b>—</b> ——————————————————————————————————			
OR	OR with accumulator	1	0 1 0 0 1 1 0 1 I <b></b> D			
	OR immediate with accumulator with shift	2	1 1 0 1 ← S→ 0 0 0 0 0 1 0			
ROL <sup>‡</sup>	Rotate accumulator left	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0			
ROR <sup>‡</sup>	Rotate accumulator right	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 0			
SACH	Store high accumulator with shift	1	0 1 1 0 1 <b>←</b> X→ I <b>←</b> ───D			
SACL	Store low accumulator with shift	1	0 1 1 0 0 <b>←</b> X→ I <b>←</b> ───D────			
SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift	2	1 1 0 1 ◀S► 0 0 0 0 0 0 1			
SFL	Shift accumulator left	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0			
SFR†	Shift accumulator right	1	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0			
SUB	Subtract from accumulator with shift	1	0 0 0 1 <b>←</b> _S <b></b> ► I <b>←</b> D			
SUBB‡	Subtract from accumulator with borrow	1	0 1 0 0 1 1 1 1 I 🖛 D			
SUBC	Conditional subtract	1	0 1 0 0 0 1 1 1 I 🖛 D			
SUBH	Subtract from high accumulator	1	0 1 0 0 0 1 0 0 I 🖛 D			
SUBK‡	Subtract from accumulator short immediate	1	1 1 0 0 1 1 0 1 <b>←</b> ───K────K			
SUBS	Subtract from low accumulator with sign	1	0 1 0 0 0 1 0 1 I <b></b> D			
	extension suppressed					
SUBT <sup>†</sup>	Subtract from accumulator with shift specified by	1	0 1 0 0 0 1 1 0 I 🖛 D			
	T register					
XOR	Exclusive-OR with accumulator	1	0 1 0 0 1 1 0 0 I <del>4 D</del>			
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2	1 1 0 1 <b>←</b> S→> 0 0 0 0 0 1 1			
ZAC	Zero accumulator	1	1 1 0 0 1 0 1 0 0 0 0 0 0 0 0			
ZALH	Zero low accumulator and load high accumulator	1 1				
ZALR <sup>‡</sup>	Zero low accumulator and load high accumulator	1	0 1 1 1 1 0 1 1 1 <b></b> D			
	with rounding					
ZALS	Zero accumulator and load low accumulator with	1	0 1 0 0 0 0 0 1 I <b>4</b>			
-7-0	sign extension suppressed	'				

## TABLE 2. TMS320C25 INSTRUCTION SET SUMMARY

 $^{\dagger} \text{These}$  instructions are not included in the TMS32010 instruction set.

 $^{\ddagger}\mbox{These}$  instructions are not included in the TMS32020 instruction set.



MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE				
	DEGONIFTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	0 1 1 1 1 1 1 0 <b>←</b> ───K───►				
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register ARO	1	1 1 0 0 1 1 1 0 0 1 0 1 0 0 <b>&lt;</b> CM				
LAR	Load auxiliary register	1	0 0 1 1 0 <b>←</b> R→ I <b>←</b> ───D───→				
LARK	Load auxiliary register short immediate	1	1 1 0 0 0 <b>←</b> R→ <b>←</b> ───K───►				
LARP	Load auxiliary register pointer	1	0101010110001 <del>&lt; R &gt;</del>				
LDP	Load data memory page pointer	1	0 1 0 1 0 0 1 0 I 🖛 D Þ				
LDPK	Load data memory page pointer immediate	1	1 1 0 0 1 0 0 <b></b> DP				
LRLK <sup>†</sup>	Load auxiliary register long immediate	2	1 1 0 1 0 🖛 R-> 0 0 0 0 0 0 0 0				
MAR	Modify auxiliary register	1	0 1 0 1 0 1 0 1 I <b></b> D>				
SAR	Store auxiliary register	1	0 1 1 1 0 <b>←</b> R→ I <b>←</b> ───D───→				
SBRK‡	Subtract from auxiliary register short immediate	1	0 1 1 1 1 1 1 1 <b>∢</b> K				
	T REGISTER, P REGISTER, AND	MULTIPLY	INSTRUCTIONS				
		NO.	INSTRUCTION BIT CODE				
MNEMONIC	DESCRIPTION	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
APAC	Add P register to accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 1				
LPH <sup>†</sup>	Load high P register	1	0 1 0 1 0 0 1 1 I 🖛 D >				
LT	Load T register	1	001111001 <b></b> D <b>-</b>				
LTA	Load T register and accumulate previous product	1	0 0 1 1 1 1 0 1 I 🖛 D				
LTD	Load T register, accumulate previous product, and move data	1	0 0 1 1 1 1 1 1 ↓ ◀D>				
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 0 1 1 1 1 1 0 I 🖛				
lts†	Load T register and subtract previous product	1	0 1 0 1 1 0 1 1 I 🖛 D >				
MAC <sup>†</sup>	Multiply and accumulate	2	0 1 0 1 1 1 0 1 I <b>4</b> D				
MACD <sup>†</sup>	Multiply and accumulate with data move	2	0 1 0 1 1 1 0 0 I <b></b> D <b>-</b>				
MPY	Multiply (with T register, store product in P register)	1	00111000I <b></b> D <b>-</b> D				
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 0 1 1 1 0 1 0 I <b>←</b> D►				
ΜΡΥΚ	Multiply immediate	1	1 0 1 <b>∢</b> K▶				
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0 0 1 1 1 0 1 1 I 🖛 D >				
MPYU <sup>‡</sup>	Multiply unsigned	1	1 1 0 0 1 1 1 1 1 <b> </b>				
PAC	Load accumulator with P register	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 0 0				
SPAC	Subtract P register from accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 0 1 1 0				
SPH <sup>‡</sup>	Store high P register	1	0 1 1 1 1 1 0 1 I <b>4</b> D				
SPL <sup>‡</sup>	Store low P register	1	0 1 1 1 1 1 0 0 I <b></b> D				
SPM <sup>†</sup>	Set P register output shift mode	1	1 1 0 0 1 1 1 0 0 0 0 0 1 0 <b></b>				
SQRA <sup>†</sup>	Square and accumulate	1	0 0 1 1 1 0 0 1 1 <b></b>				

## TABLE 2. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



~

•	BRANCH/CALL IN	STRUCTIO	NS			
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE			
		Woneo	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <b>↓</b>			
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 1			
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <b>◀</b> D <b>→</b>			
BBNZ†	Branch if TC bit $\neq$ 0	2	1 1 1 1 1 0 0 1 1 <b>←−−−</b> D <b>−−−−</b> ►			
BBZ†	Branch if TC bit = $0$	2	1 1 1 1 1 0 0 0 1 <b>←−−−</b> D <b>−−−−</b> ►			
BC <sup>‡</sup>	Branch on carry	2	0 1 0 1 1 1 1 0 1 🖛 D D			
BGEZ	Branch if accumulator $\geq 0$	2	1 1 1 1 0 1 0 0 1 🖛 D			
BGZ	Branch if accumulator $> 0$	2	1 1 1 1 0 0 0 1 1 <b>◀───</b> D─── <b>→</b>			
BIOZ	Branch on I/O status = $0$	2	1 1 1 1 1 0 1 0 1 <b>∢</b> D►			
BLEZ	Branch if accumulator $\leq 0$	2	1 1 1 1 0 0 1 0 1 <b>←</b> D			
BLZ	Branch if accumulator < 0	2	1 1 1 1 0 0 1 1 1 <b>←−−−</b> D <b>−−−−</b> →			
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <b>4</b> D <b>-</b> D <b>-</b>			
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 <b> </b>			
BNZ	Branch if accumulator $\neq 0$	2	1 1 1 1 0 1 0 1 1 <b>←−−−−</b> D <b>−−−−</b> →			
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 <b></b> D			
BZ	Branch if accumulator $= 0$	2	1 1 1 1 0 1 1 0 1 <b>←−−−−</b> D <b>−−−−</b> ►			
CALA	Call subroutine indirect	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 0 0			
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <b>←───</b> D─── <b>→</b>			
RET	Return from subroutine	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 0			
	I/O AND DATA MEMO	DRY OPERA	TIONS			
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE			
		WUNDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
BLKD <sup>†</sup>	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1 I <b>◄</b> D►			
BLKP <sup>†</sup>	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <b>◄</b> D <b></b>			
DMOV	Data move in data memory	1	0 1 0 1 0 1 1 0 I 🖛 D			
FORT <sup>†</sup>	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 F			
IN	Input data from port	1	1 0 0 0 <b>←</b> PA→ I <b>←</b> →D→→			
OUT	Output data to port	1	1 1 1 0 ◀PA▶ I ◀D▶			
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0			
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0			
RXF <sup>†</sup>	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0			
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1			
STXM <sup>†</sup>	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1			
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0			
	-	1				
TBLR	Table read	1 1	0 1 0 1 1 0 0 0 I <b>◄</b> D <b>&gt;</b>			

## TABLE 2. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set. <sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



	CONTROL INST	RUCTIONS					
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE				
		Wondo	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
BIT <sup>†</sup>	Test bit	1	1 0 0 1 <b>← B → I  ← D → D</b>				
BITT <sup>†</sup>	Test bit specified by T register	1	0 1 0 1 0 1 1 1 I <b>←</b> D				
CNFD <sup>†</sup>	Configure block as data memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 0				
CNFP <sup>†</sup>	Configure block as program memory	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0 1				
DINT	Disable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 1				
EINT	Enable interrupt	1	1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0				
IDLE <sup>†</sup>	Idle until interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 1				
LST	Load status register STO	1	0 1 0 1 0 0 0 0 I <b></b> D				
LST1 <sup>†</sup>	Load status register ST1	1	0 1 0 1 0 0 0 1 I <b></b> D				
NOP	No operation	1	0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0				
POP	Pop top of stack to low accumulator	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 1				
POPD <sup>†</sup>	Pop top of stack to data memory	1	0 1 1 1 1 0 1 0 I <b>←−−−−</b> D <b>−−−−</b> ►				
PSHD <sup>†</sup>	Push data memory value onto stack	1	0 1 0 1 0 1 0 0 I <b>←───</b> D───►				
PUSH	Push low accumulator onto stack	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 0 0				
RC <sup>‡</sup>	Reset carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 0				
RHM <sup>‡</sup>	Reset hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0				
ROVM	Reset overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 0				
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1	0 1 0 0 1 0 1 1 I <b>←</b> D				
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1	1 1 0 0 1 0 1 1 <b>←−−−−</b> K−−−− <b>→</b>				
RSXM <sup>†</sup>	Reset sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1 0				
RTC <sup>‡</sup>	Reset test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 0				
sc‡	Set carry bit	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 1				
SHM‡	Set hold mode	1	1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 1				
SOVM	Set overflow mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1				
SST	Store status register ST0	1	0 1 1 1 1 0 0 0 I <b></b> D				
SST1 <sup>†</sup>	Store status register ST1	1	0 1 1 1 1 0 0 1 I <b></b> D				
SSXM <sup>†</sup>	Set sign-extension mode	1	1 1 0 0 1 1 1 0 0 0 0 0 0 1 1 1				
STC <sup>‡</sup>	Set test/control flag	1	1 1 0 0 1 1 1 0 0 0 1 1 0 0 1 1				
TRAP	Software interrupt	1	1 1 0 0 1 1 1 0 0 0 0 1 1 1 1 0				

# TABLE 2. TMS320C25 INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions are not included in the TMS32010 instruction set.

<sup>‡</sup>These instructions are not included in the TMS32020 instruction set.



#### development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing a TMS320C25-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS320C25 Macro Assembler/Linker, Simulator, and Emulator (XDS). The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS320C25 Simulator or Emulator. The simulator provides a quick means for initially debugging TMS320C25 software while the emulator provides the real-time in-circuit emulation necessary to perform system level debug efficiently.

Table 3 gives a complete list of TMS320C25 software and hardware development tools.

	MACRO ASSEMBLERS/LINKERS	
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242210-08
TI/IBM PC	MS/PC-DOS	TMDS3242810-02
	SIMULATORS	· · · · · · · · · · · · · · · · · · ·
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242211-08
TI/IBM PC	MS/PC-DOS	TMDS3242811-02
	EMULATORS	
Model	Power Supply	Part Number
XDS/22	Included	TMDS3262221

#### TABLE 3. TMS320C25 SOFTWARE AND HARDWARE SUPPORT



## absolute maximum ratings over specified temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> $\ddagger$ 0.3 V to 7 V
Input voltage range $\ldots \ldots -0.3$ V to 7 V
Output voltage range
Continuous power dissipation
Operating free-air temperature range
Storage temperature range

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

## recommended operating conditions

			MIN	NOM	МАХ	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0		V
		All inputs except CLKIN	2	V	/ <sub>CC</sub> +0.3	V
VIH	High-level input voltage	CLKIN	2.4	١	/CC+0.3	V
	V <sub>IL</sub> Low-level input voltage All inputs except CLKIN	All inputs except CLKIN	-0.3		0.8	V
۷L		CLKIN	-0.3		0.8	V
юн	High-level output current				300	μA
IOL	Low-level output current				2	mA
TA	Operating free-air temperature	3	0		70	°C

## electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		V
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
١z	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μA
lj –	Input current	$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
ICC	Supply current	$T_A = 0 \circ C$ , $V_{CC} = MAX$ , $f_X = MAX$			180	mA
Cl	Input capacitance			15		pF
CO	Output capacitance			15		рF

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferrably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.



## **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C25 can use either its internal oscillator or an external frequency source for a clock.

### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNIT
f <sub>x</sub>	Input clock frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	6.7	40	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0^{\circ}C$ to $70^{\circ}C$	0	5,000	kHz
C1, C	2	$T_A = 0^{\circ}C$ to $70^{\circ}C$		10	pF




FIGURE 2. INTERNAL CLOCK OPTION

### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching char	acteristics over	recommended	operating	conditions	(see Note	1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	100		597	ns
<sup>t</sup> d(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	12		25	ns
<sup>t</sup> f(C)	CLKOUT1/CLKOUT2/STRB fall time			5	ns
<sup>t</sup> r(C)	CLKOUT1/CLKOUT2/STRB rise time			5	ns
<sup>t</sup> w(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q-8	20	2Q + 8	ns
<sup>t</sup> w(CH)	CLKOUT1/CLKOUT2 high pulse duration	20-8	20	2Q + 8	ns
<sup>t</sup> d(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q - 5	Q	Q + 5	ns

NOTE 1:  $Q = 1/4t_{c(C)}$ .




timing requirements over recommended operating conditions (see N	lote	1	)
--	------	---	---


		MIN	NOM	MAX	UNIT
<sup>t</sup> c(CI)	CLKIN cycle time	25		150	ns
tf(CI)	CLKIN fall time			5	ns
t <sub>r</sub> (Cl)	CLKIN rise time			5	ns
<sup>t</sup> w(CIL)	CLKIN low pulse duration, $t_{c(CI)} = 50$ ns (Note 2)	5		20	ns
<sup>t</sup> w(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (Note 2)	5		20	ns
<sup>t</sup> su(S)	SYNC setup time before CKLIN low	5		Q – 5	ns
<sup>t</sup> h(S)	SYNC hold time from CLKIN low	8			ns

## NOTES: 1. $Q = 1/4t_{c(C)}$ .


2. CLKIN duty cycle  $[t_r(CI) + t_w(CIH)]/t_c(CI)$  must be within 40-60%.












(b) OUTPUTS

## FIGURE 4. VOLTAGE REFERENCE LEVELS







## MEMORY AND PERIPHERAL INTERFACE TIMING

switching characteristics over recommended operating conditions (see Note 1	switching characteris	tics over recomm	nended operating	conditions (se	e Note 1)
---	-----------------------	------------------	------------------	----------------	-----------

	PARAMETER	MIN	ТҮР	МАХ	UNIT
<sup>t</sup> d(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-8	۵	Q+8	ns
<sup>t</sup> d(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 8	0	8	ns
t <sub>su</sub> (A)	Address setup time before STRB low (Note 3)	Q-15			ns
<sup>t</sup> h(A)	Address hold time after STRB high (Note 3)	Q – 8			ns
tw(SL)	STRB low pulse duration (no wait states, Note 4)		20		ns
tw(SH)	STRB high pulse duration (between consecutive cycles, Note 4)		20		ns
t <sub>su</sub> (D)W	Data write setup time before STRB high (no wait states)	20 – 22			ns
<sup>t</sup> h(D)W	Data write hold time from STRB high	Q-8	Q		ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write cycle)	0			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		٥	Q+15	ns
<sup>t</sup> d(MSC)	MSC valid from CLKOUT1	- 12	0	12	ns

NOTES: 1. Q =  $1/4t_{C(C)}$ . 3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

4. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.

## timing requirements over recommended operating conditions (see Note 1)


		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, Notes 3 and 5)			3Q-35	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	20			ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0			ns
<sup>t</sup> d(SL-R)	READY valid after STRB low (no wait states)			Q – 20	ns
<sup>t</sup> d(C2H-R)	READY valid after CLKOUT2 high			Q – 20	ns
<sup>t</sup> h(SL-R)	READY hold time after STRB low (no wait states)	Q – 2			ns
<sup>t</sup> h(C2H-R)	READY hold after CLKOUT2 high	Q – 2			ns
<sup>t</sup> d(M-R)	READY valid after MSC valid			2Q – 25	ns
<sup>t</sup> h(M-R)	READY hold time after MSC valid	0			ns

NOTES: 1.  $Q = 1/4t_{C(C)}$ . 3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."


5. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .




## memory read timing



memory write timing







## one wait-state memory access timing



# RS, INT, BIO, and XF TIMING

## switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(RS)	CLKOUT1 low to reset state entered			22	ns
<sup>t</sup> d(IACK)	CLKOUT1 to IACK valid	- 12	0	12	ns
<sup>t</sup> d(XF)	XF valid before falling edge of STRB	Q – 15			ns

NOTES: 1.  $Q = 1/4t_{c(C)}$ .

6. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.


## timing requirements over recommended operating conditions (see Note 1)

· · · ·			MIN	NOM	MAX	UNIT
t <sub>su(IN)</sub>	INT/BIO/RS setup before CLKOUT1 high		25			ns
<sup>t</sup> h(IN)	INT/BIO/RS hold after CLKOUT1 high		0			ns
<sup>t</sup> f(IN)	INT/BIO fall time				8	ns
t <sub>w</sub> (IN)	INT/BIO low pulse duration	 ÷.,	<sup>t</sup> c(C)	*		ns
tw(RS)	RS low pulse duration		3t <sub>c(C)</sub>			ns

NOTES: 1.  $Q = 1/4t_{c(C)}$ .


6. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.


## reset timing




<sup>†</sup>Control signals are  $\overline{DS}$ ,  $\overline{IS}$ ,  $R/\overline{W}$  and XF. <sup>‡</sup>Serial port controls are  $\overline{DX}$  and FSX.













## **HOLD** TIMING

### switching characteristics over recommended operating conditions (see Note 1)

PARAMETER	MIN	ТҮР	MAX	UNIT
td(C1L-AL) HOLDA low after CLKOUT1 low	- 12		12	ns
t <sub>dis(AL-A)</sub> HOLDA low to address three-state		15		ns
tdis(C1L-A) Address three-state after CLKOUT1 low (HOLD mode, Note 3)			30	ns
t <sub>d(HH-AH)</sub> HOLD high to HOLDA high			25	ns
t <sub>en(A-C1L)</sub> Address driven before CLKOUT1 low (HOLD mode, Note 3)			5	ns


NOTES: 1. Q =  $1/4t_{C(C)}$ . 3. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

#### timing requirements over recommended operating conditions (see Note 1)

	MIN	NOM	МАХ	UNIT
t <sub>d</sub> (C2H-H) HOLD valid after CLKOUT2 high			Q – 20	ns

NOTE: 1. Q =  $1/4t_{c(C)}$ .

## HOLD timing (part A)



HOLD timing (part B) CLKOUT1 CLKOUT2 STRB . td(C2H-H) HOLD ⊢<sup>t</sup>en(A-C1L) N + 2 N + 2 A15-A0 -PS,DS, VALID OR IS R/W -D15-D0 -IN N + 2 FETCH İ N + 1EXECUTE ⊷td(HH-AH) HOLDA



1.44.5

## SERIAL PORT TIMING

### switching characteristics over recommended operating conditions (see Note 1)

	PARAMETER	MIN	ТҮР	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (Note 7)			50	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, Note 7)			25	ns
<sup>t</sup> d(CH-FS)	FSX valid after CLKX rising edge $(TXM = 1)$			30	ns

NOTES: 1. Q =  $1/4t_{c(C)}$ .

7. The last occurrence of FSX falling and CLKX rising.


### timing requirements over recommended operating conditions (see Note 1)

•		MIN	NOM	МАХ	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time	200			ns
t <sub>f</sub> (SCK)	Serial port clock (CLKX/CLKR) fall time			25	ns
<sup>t</sup> r(SCK)	Serial port clock (CLKX/CLKR) rise time			25	ns
<sup>t</sup> w(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 8)	80			ns
tw(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 8)	80			ns
t <sub>su</sub> (FS)	FSX/FSR setup time before (CLKX/CLKR) falling edge (TXM = $0$ )	10			ns
<sup>t</sup> h(FS)	FSX/FSR hold time after (CLKX/CLKR) falling edge (TXM = 0)	10			ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	10			ns
<sup>t</sup> h(DR)	DR hold time after CLKR falling edge	10			ns


NOTES: 1.  $Q = 1/4t_{c(C)}$ .

8. The duty cycle of the serial port clock must be within 40-60%.

### serial port receive timing




### serial port transmit timing





### **MECHANICAL DATA**

68-pin plastic leaded chip carrier package



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES




MARCH 1985-REVISED MAY 1986

- 200-ns Instruction Cycle Time
- 544 Words of Programmable On-Chip Data RAM
- 128K Words of Data/Program Space
- Sixteen Input and Sixteen Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply/Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations
- Block Moves for Data/Program Management

PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
A2	D8	C11	CLKOUT1	J10	PS
A3	D10	D1	D4	J11	<u>เร</u>
A4	D12	D2	D3	К1	AO
A5	D14	D10	CLKOUT2	К2	A 1
A6	Vcc	D11	XF	КЗ	A3
A7	HOLD	E1	D2	К4	A5
A8	RS	E2	D1	К5	A7
A9	CLKX	E10	HOLDA	К6	A8
A10	Vcc	E11	DX	К7	A10
B1	V <sub>SS</sub>	F1	DO	К8	A12
B2	D7	F2	SYNC	К9	A14
В3	D9	F10	FSX	К10	DS
B4	D11	F11	X2/CLKIN	К11	VSS
B5	D13	G1	INTO	L2	VSS
B6	D15	G2	ĪNT 1	L3	A2
B7	BIO	G10	X1	L4	A4
B8	READY	G11	BR	L5	A6
B9	CLKR	H1	ĪNT2	L6	Vcc
B10	Vcc	H2	V <sub>CC</sub>	LŻ	A9
B11	IACK	H10	STRB	L8	A11
C1	D6	H11	R/W	L9	A13
C2	D5	J1	DR	L10	A15
C10	MSC	J2	FSR		

#### **PIN ASSIGNMENTS**

- Repeat Instructions for Efficient Use of Program Space
- Five Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signalling External Devices
- 2.4-Micron NMOS Technology
- Single 5-V Supply
- On-Chip Clock Generator



<sup>†</sup> See Pin Assignments Table (Page 1) and Pin Nomenclature Table (Page 2) for location and description of all pins.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




## **PIN NOMENCLATURE**

NAME	I/O/Z†	DEFINITION
Vcc	1 I	5-V supply pins
VSS	1	Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	1	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	• I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/W	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	I I	Reset input
INT2-INTO	1	External user interrupt inputs
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	ł	Data ready input. Asserted by external logic when using slower devices to indicate that the
		current bus transaction is complete.
BR	0	Bus request signal. Asserted when the TMS32020 requires access to an external global data memory space.
XF	0	External flag output (latched software-programmable signal).
HOLD	I	Hold input. When asserted, TMS32020 goes into an idle mode and puts the data, address, and
		control lines in the high-impedance state.
HOLDA	0	Hold acknowledge signal
SYNC	I I	Clock synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR	I I	Clock for receive input for serial port
FSR	I I	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	1	Clock for transmit output for serial port
FSX	I/O/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

<sup>†</sup>I/O/Z = Input/Output/High-impedance state.



### functional block diagram





#### description

The TMS32020 Digital Signal Processor is the second member of the TMS320 family of VLSI digital signal processors and peripherals. The TMS320 family supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation-intensive applications.

With a 200-ns instruction cycle time and an innovative memory configuration, the TMS32020 performs operations necessary for many real-time digital signal processing algorithms. Since most instructions require only one cycle, the TMS32020 is capable of executing five million instructions per second. On-chip data RAM of 544 16-bit words, direct addressing of up to 64K words of external data memory space and 64K words of external program memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

#### architecture

The TMS32020 architecture is based upon that of the TMS32010, the first member of the TMS320 family. The TMS32020 increases performance of DSP algorithms through innovative additions to the TMS320 family architecture. TMS32010 source code is upward-compatible with TMS32020 source code and can be assembled using the TMS32020 Macro Assembler.

Increased throughput on the TMS32020 for many DSP applications is accomplished by means of singlecycle multiply/accumulate instructions with a data move option, five auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS32020 emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Two large on-chip RAM blocks, configurable either as separate program and data spaces or as two contiguous data blocks, provide increased flexibility in system design. Maintaining program memory offchip allows large address spaces from which large programs of up to 64K words can operate at full speed. Programs can also be downloaded from slow external memory to high-speed on-chip RAM. A total of 64K data memory address space is included to facilitate implementation of DSP algorithms. The VLSI implementation of the TMS32020 incorporates all of these features as well as many others, such as a hardware timer, serial port, and block data transfer capabilities.

#### 32-bit ALU/accumulator

The TMS32020 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.



#### scaling shifter

The TMS32020 scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST0.

#### 16 x 16-bit parallel multiplier

The TMS32020 has a two's complement  $16 \times 16$ -bit hardware multiplier, which is capable of computing a 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the TMS32020 instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations resides in the on-chip RAM blocks and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The TMS32020 provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by an internal clock. This clock is derived by dividing the CLKOUT1 frequency by 4. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the same cycle that it reaches zero so that interrupts may be programmed to occur at regular intervals of 4  $\times$  (PRD) cycles of CLKOUT1.

#### memory control

The TMS32020 provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS32020 to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM or high-speed external program memory, the TMS32020 runs at full speed without wait states. However, the READY line can be used to interface the TMS32020 to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The TMS32020 provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS32020 has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.






FIGURE 1. MEMORY MAPS



#### interrupts and subroutines

The TMS32020 has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

#### external interface

The TMS32020 supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data busses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS32020 processor waits until the other device completes its function and signals the processor via the READY line. Then, theTMS32020 continues execution.

A serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode.

### multiprocessing

The flexibility of the TMS32020 allows configurations to satisfy a wide range of system requirements. The TMS32020 can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS32020 has the capability of allocating global data memory space and communicating with that space via the BR (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS32020's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, BR is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS32020 supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS32020's external memory by asserting HOLD low. This causes the TMS32020 to place its address, data, and control lines in a high-impedance state and assert HOLDA.



#### instruction set

The TMS32020 microprocessor implements a comprehensive instruction set that supports both numericintensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The TMS32010 source code is upward-compatible with TMS32020 source code.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes

The TMS32020 instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the five auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Five auxiliary registers (ARO-AR4) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with either a 0, 1, 2, 3, or a 4 for ARO through AR4, respectively.

There are five types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, or single indirect addressing with no increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

#### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

#### instruction set summary

Table 1 lists the symbols and abbreviations used in Table 2, the instruction set summary. Table 2 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (†) indicates those instructions that are not included in the TMS32010 instruction set.



SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
	Addressing mode bit
K	Immediate operand field
PA	Port address (PA0 through PA15 are predefined assembler symbols equal to 0 through 15, respectively.)
РМ	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
X	3-bit accumulator left-shift field

### **TABLE 1. INSTRUCTION SYMBOLS**



ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS																		
	ACCOMOLATOR M	No.		Ent			131	nu			3							
Mnemon	ic Description	Words										it C						
			15			a de tar			. 9		7		5		-	_	1	0
ABS	Absolute value of accumulator	1	1	1	0	-			_1	-		0					1	1
ADD	Add to accumulator with shift	1	0	0	0			- S,				<b></b>			- D-			-
ADDH	Add to high accumulator		0	1 1	0	0	1	0	0	0					– D-			+
ADDS	Add to low accumulator with sign extension suppressed		0	1	0	0	· 1	0	0	1	1				- 0-			-
ADDTt	Add to accumulator with shift	1	0	1	0	0	1	0	1	0	1	4	_		<u>– n</u> .			-
ADDII	specified by T register	· · ·	Ĭ	•		v		. 0		<b>.</b>	•			1	0			
ADLKT	Add to accumulator	2	1	1	0	1-	<u>ــــــــــــــــــــــــــــــــــــ</u>	-s-			+ 0	0	0	0	0	0	1	0
	long immediate with shift							-			-	174		-	-	-		-
AND	AND with accumulator	1	0	1	0	0	1	1.	1	0	1				D -			-
ANDK†	AND immediate with accumulator with	2	1	1	0	1 -	•	-s·			► 0	0	0	0	0	1	0	0
	shift																	
CMPLt	Complement accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1
LAC	Load accumulator with shift	1 1	0	0	1	0	<del>ر نه</del>	-s			+	-		ć	-D			-
LACK	Load accumulator immediate short	1	1	1														+
LACTT	Load accumulator with shift	1	0	1	0	0	0	0	1	0	-	4			- D-			-
LALKT	specified by T register Load accumulator long	2	1	1	0	4	_	-s			+0	0	0	0	0	0	0	1
LALKI	immediate with shift	2	Ι'	1	U	1.		- 3 -			- 0	U	U	U	U	U	U	•
NEGT	Negate accumulator	1 1	1	1	0	0	1	1	1	0	0	0	1	0	0	Λ	1	1
NORMT	Normalize contents of accumulator		11	i	ŏ	-	1		1	-	1	ŏ	i		-	-		ò
OR	OR with accumulator		Ιċ	i	ŏ	-	1		ò	ĭ	i	<u>ــــــــــــــــــــــــــــــــــــ</u>			- Ď·			*
ÖRKt	OR immediate with accumulator with	2		i	ŏ	-		- s	-		►Ö	0	0	0	_	1	0	1
•	shift			•	•			•			-	•	•	-	-		-	·
SACH	Store high accumulator with shift	1	0	1	1	0	1		—X ·						- D -			-
SACL	Store low accumulator with shift	1	0	1	1	0	0		—X-						- D ·			-
SBLKt	Subtract from accumulator	2	1	1	0	1-	÷	-s			+0	0	0	0	0	0	1	1
	long immediate with shift																	
SFLt	Shift accumulator left	1	1	1	0	0	1	1	1	0	-	-	0		1	-	0	-
SFRt	Shift accumulator right	1	1	1	0	0	1	1	1	0		0		1			0	1
SUB	Subtract from accumulator with shift		0	0	0	1-		-s		4					- D - D			-
SUBC	Conditional subtract		0	1 1	0 0	0 0	0		1 0	1		-						+
SUBH SUBS	Subtract from high accumulator Subtract from low accumulator		ŏ	1	0	0	0	1	0	1		_						-
3063	with sign extension suppressed	'	1 .	•	0	0	0		U			•			-0			
SUBT	Subtract from accumulator with	1	0	1	0	0	0	1	1	0	1	<b>~</b>			– D			+
00011	shift specified by T register		ľ	•	Ŭ	Ũ	Ũ	•	•	Ũ					-			
XOR	Exclusive-OR with accumulator	1	0	1	0	0	1	1	0	0	ł	<b></b>			- D -			+
XORKT	Exclusive-OR immediate with	2	1	1	0	1-	<b>.</b>	-s			+0	0	0	0	0	1	1	0
	accumulator with shift																	
ZAC	Zero accumulator	1	1	1	0	0	1	0	1	0	0	0	0				0	0
ZALH	Zero low accumulator and load high	1	0	1	0	0	0	0	0	0	- 1				– D			-
	accumulator				_				-						_			
ZALS	Zero accumulator and load low	1	0	1	0	0	0	0	0	1	- 1	-			– D			+
	accumulator with sign extension																	
	suppressed	L	I			-												
	AUXILIARY REGISTERS A	ND DAT	A P	AG	E PO	DIN	TEF	RIN	STF	100	тю	)NS						
		No.						•	•									
Mnemon	ic Description	Words	L									it C						
			15	14	13	12	11	10	9	8	7	6	5				1	
CMPRt	Compare auxiliary register with auxiliary register AR0	1	1	1	0	0	1	1	1	0	0	1	0	1	0	0<	CM	>
LAR	Load auxiliary register	1	0	0	1	1	0		— R		+1				— D			-
LARK	Load auxiliary register immediate short	1	1	1	0	0	0		R-		-						-	-
LARP	Load auxiliary register pointer	1	0	1	0	1	0		-	1		0	O	0			R	
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1	0	1				- D			-
LDPK	Load data memory page pointer	1	1	1	0	0	1	0	0	+				— к				-
LUFK		1	1															
	immediate		l .		-		-		-			~	~	~	~	~	^	~
LRLK†	Load auxiliary register long immediate	2	1	1	0	1						0					0	0
		2 1 1	1 0 0	1 1 1	0 0 1	1 1 1	0	1		1	I	0			0 —D		0	0

TABLE 2. INSTRUCTION SET SUMMARY

<sup>†</sup>These instructions not included in the TMS32010 instruction set.

	T REGISTER, P REGI	STER, AN	ID I	NU		PLY	INS	TR	UCT	101	VS							
Mnemo	nic Description	No. Words						Inst	ruc	tior	n Bi	it Co	ode					
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APAC	Add P register to accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1
LPHt	Load high P register	1	0	1	0	1	0	0	1	1	1	-			- D.		-	
LT	Load T register	1	0	0	1	1	1	1	0	0	1				- D-			
LTA	Load T register and accumulate previous product	1	0	0	1	1	1	1	0	1	I				– D			
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	I				- D·			
LTPt	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	I	<b></b>			- D			
LTS†	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	I				- D			
MACt	Multiply and accumulate	2	0	1	0	1	1	1	0	1	I.	-			- D			
MACDt	Multiply and accumulate with data move	2	Ō	1	Ō	1	1	1	Ŏ	Ó	i				-D-			
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	I				- D	-		
MPYK	Multiply immediate	1 1	1	0	1.						– к	_						
PAC	Load accumulator with P register	l i	11	Ť	ò	0	1	1	1	0	Ő	0	0	1	0	1	0	0
SPAC	Subtract P register from accumulator	1 1	1	1	ŏ	õ	1	1	1	ō	ŏ	õ	ŏ	1	ō	1	1	õ
SPMt	Set P register output shift mode	l i	1	1	ŏ	ŏ	1	1	1	õ	ŏ	ŏ	õ	ò	1	Ó.	<pn< td=""><td>-</td></pn<>	-
SORAT	Square and accumulate	l i	İò	ò	ĭ	1	1	ò	ò	ĭ	Ĭ.	<u>ـــــ</u>			- D	<u> </u>		
SORST	Square and subtract previous product	1 1	ŏ	ĭ	ò	1	1	ŏ	1	ò	i.	<b>~</b>			- Ď			
	BRANCH/C	ALL INS		СТ	ION	S												
		No.						-,										
Mnemo	nic Description	Words							ruc	tior	n Bi	t Co	ode					
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B BACC†	Branch unconditionally Branch to address specified by accumulator	2	1	1 1	1 0	1 0	1 1	1 1	1 1	1 0	1 · 0	0	1	0	- D 0	1	0	1
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	1	0	1	1	1 -	<b>~</b>			• D			
BBNZT	Branch if TC bit $\neq 0$	2	1	1	1	1	1	ŏ	ò	1	1.				- D			
BBZT	Branch if TC bit = 0	2	1	1	1	1	1	ŏ	õ	Ó	1.				- D.			
BGEZ	Branch if accumulator > 0		1	1	1	1	ò	1	õ	ŏ	1	<b></b>			- D.			
BGZ	Branch if accumulator $> 0$	2	1	1	1	1	Õ	Ó	ŏ	1	1	+			- D.			
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	0	1	0	1	<b></b>			- D			
BLEZ	Branch if accumulator $\leq 0$	2	1	1	1	1	0	0	1	0	1				- D-			
BLZ	Branch if accumulator $\overline{<} 0$	2	1	1	1	1	0	0	1	1	1		_		- D-			
BNV†	Branch if no overflow	2	1	1	1	1	0	1	1	1	1				- D			
	Branch if accumulator ≠ 0	2	1	1	1	1	0	1	0	1	1				- D -			
BNZ																		-
BNZ BV	Branch on overflow	2	1	1	1	1	ŏ	ò	ŏ	0	1				- D.			
		2		1		1	-	•	0 1	0 0	1 1	+			- D-			-
BV	Branch on overflow	2 2 1	1	-	1		Ō	Ò	-	-	1 1 0	0	1	0	-	1	0	0
BV BZ	Branch on overflow Branch if accumulator = 0	2 2	1	1	1	1	0 0	0 1	1	Ō	1 1 0 1	0	1	0	- D·	1	0	0

### TABLE 2. INSTRUCTION SET SUMMARY (CONTINUED)

<sup>†</sup>These instructions not included in the TMS32010 instruction set.



	CON	TROL IN	STR	UC	TIO	NS									,				
Mnemon	ic Description	No. Words	2	۰.				Inst	ruc	tior	n B	it C	:00	le					
			15	14	13	12	11	10	9	8	7	6	, <sup>1</sup>	5	4	3	2	1	0
BITT	Test bit	1	1	0	0	1-			• в -		- 1	-	_			- D			
BITT	Test bit specified by T register	1	0	1	Ō	1	0	1	1	1	Ì	<b>~</b>	-			- D			
CNFDt	Configure block as data memory	1	11	1	Ō	Ó	1	1	1	Ó	0	0		0	0	ō	1	0	0
	Configure block as program memory	1	1	1	Ō	Ō	1	1	1	Õ	Ō			Ō	Ō	õ	1	õ	1
DINT	Disable interrupt	1	1	1	Õ	Õ	1	1	1	ŏ	Õ			õ	õ	õ	ò	ŏ	1
EINT	Enable interrupt	1 1	li	1	ō	õ	1	1	1	ŏ	ŏ	-		õ	ŏ	ŏ	ŏ	ŏ	ò
IDLET	Idle until interrupt	1	li	1	ŏ	ŏ	1	1	1	ŏ	ŏ			õ	1	1	ĭ	-	1
	Load status register ST0	1	Ó	1	Õ	1	ò	ò	ò	õ	-	-				- D			
	Load status register ST1	1	Ιŏ	1	ŏ	1	ŏ	ŏ	ŏ	1	i	-	-			-D			
NOP	No operation	1 1	ŏ	1	ŏ	1	ŏ	ĩ	ŏ	1	Ó	0		0	0	ō	0	0	0
	Pop top of stack to low accumulator	1 1	Ĭĭ	1	ŏ	ò	1	1	ĭ	ò	ŏ	-		ŏ	ĭ	1	ĭ	-	ĭ
POPDt	Pop top of stack to data memory	1	lò	1	1	ĭ	1	ò	1	ŏ	ĭ	-		<u> </u>		- D-	-	<u> </u>	
PSHDt	Push data memory value onto stack		١ŏ	1	ò	i	ò	1	ò	ŏ	i	-				- 0.			_
PUSH	Push low accumulator onto stack		Ĭĭ	1	νŏ	ò	1	1	1	ŏ	ò	0	e 1 *	0	1	1	1	0	0
ROVM	Reset overflow mode			1	Ő	ŏ	1	1	1	ő	0	-		ŏ	ò	ò	ò	1	0
RPTt				1	ő	ő	1	0	1	1		- 0		0	0	- n.	U	•	
RPII	Repeat instruction as specified	'	0	1	0	U	1	U	1	I	1	-				- 0.			
DDTKA	by data memory value				~	~		~								v			
RPTK†	Repeat instruction as specified	1	1	1	0	0	1	0		1	-					- K.			
	by immediate value				•	~				~				~	~	•			
	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0			0	0	0	1	1	0
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	ł	0	0	0	0	1	1
	Store status register ST0	1	0	1	1	1	1	0	Q	0	1	-				- D·			;
	Store status register ST1	1	0	1	1	1	1	0	0	1		-				- D			
	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0			0	0	0	1	1	1
TRAPT	Software interrupt	1	1	1	0	0	1	1	1	0	0	0		0	1	1	1	1	0
	I/O AND DA	ATA ME	NOF	RY (	OPE	RA	ΓΙΟ	NS											
		No.						1											
Mnemon	ic Description	Words						Inst											
			15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	0
	Block move from data memory to	2	1	1	1	1	1	1	0	1	t I	-		·····		- D-			
	data memory	1																	
BLKP†	Block move from program memory	2	1	1	1	1	1	1	0	0		-				-D-			
	to data memory																		
DMOV	Data move in data memory	1	0	1	0	1	0	1	1	0	- 1	-				- D			
FORT	Format serial port registers	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1	FO
IN	Input data from port	1	1	0	0	0 ·			PA-		+1	-				- D	<b></b>		
OUT	Output data to port	1	1	1	1	0			PA-		+1	+				- D			
<b>RTXM</b> †	Reset serial port transmit mode	1	1	1	0	Ó	1	1	1	0	0	0		1	0	0	0	0	0
RXF†	Reset external flag	1 1	1	1	ō	ŏ	1	1	1	ŏ	Õ			Ò	ŏ	1	1	Ō	Õ
	Set serial port transmit mode	1	li	1	ŏ	ŏ	1	1	1	ŏ	ŏ	-		1	õ	ò	ò	õ	1
SXFt	Set external flag	1 1	li	1	ŏ	ŏ	1	1	1	ŏ	ŏ			ò	ŏ	ĩ	-	ŏ	1
-	Table read		Ιċ	1	ŏ	ĭ	1	ò	ò	ŏ	ĭ	-		-		- D			
																_			
TBLW	Table write	1	0	1	0	1	1	0	0	1		-		-		- D			

## TABLE 2. INSTRUCTION SET SUMMARY (CONCLUDED)

<sup>†</sup>These instructions not included in the TMS32010 instruction set.



#### development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing a TMS32020-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS32020 Macro Assembler/Linker, Simulator, and Emulator (XDS). The macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form which can be loaded into the TMS32020 Simulator or Emulator. The simulator provides a quick means for initially debugging TMS32020 software while the emulator provides the real-time in-circuit emulation necessary to perform system level debug efficiently.

Table 3 gives a complete list of TMS32020 software and hardware development tools.

	MACRO ASSEMBLERS/LINKERS	
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3241210-08
TI/IBM PC	MS/PC-DOS	TMDS3241810-02
	SIMULATORS	
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3241211-08
TI/IBM PC	MS/PC-DOS	TMDS3241811-02
	EMULATORS	
Model	Power Supply	Part Number
XDS/11	5 V @ 5 A required	TMDS3261120
XDS/22	Included	TMDS3262220

#### TABLE 3. TMS32020 SOFTWARE AND HARDWARE SUPPORT



absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> <sup>‡</sup>	-0.3 V to 7 V
Input voltage range	–0.3 V to 7 V
Output voltage range	0.3 V to 7 V
Continuous power dissipation	2.0 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range –	55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VSS	Supply voltage			0		V
	High lovel input veltage	All inputs except CLKIN	2		V <sub>CC</sub> +0.3	V
VIH	High-level input voltage	CLKIN	2.4	V <sub>CC</sub> +C	V <sub>CC</sub> +0.3	V
		All inputs except CLKIN	- 0.3		0.8	V
$v_{IL}$	Low-level input voltage	CLKIN	- 0.3		0.8	V
ЮН	High-level output current				300	μA
IOL	Low-level output current	·			2	mA
ТА	Operating free-air temperature	e (Notes 1 and 2)	0		70	°C

NOTES: 1. Case temperature (T<sub>C</sub>) must be maintained below 90 °C.

2.  $R_{\theta JA} = 36 \,^{\circ}C/Watt; R_{\theta JC} = 6 \,^{\circ}C/Watt.$ 

#### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$V_{CC} = MIN, I_{OH} = MAX$	2.4	3		. V
VOL	Low-level output voltage	$V_{CC} = MIN, I_{OL} = MAX$		0.3	0.6	V
١z	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μA
4	Input current	$V_{I} = V_{SS}$ to $V_{CC}$	- 10		10	μA
		$T_A = 0^{\circ}C, V_{CC} = MAX, f_X = MAX$			360	mA
lcc	Supply current	$T_{A} = 25 ^{\circ}C, V_{CC} = 5 V, f_{X} = MAX$		250		mA
		$T_{C} = 90 ^{\circ}C, V_{CC} = MAX, f_{X} = MAX$			285	mA
CI	Input capacitance				15	pF
Со	Output capacitance				15	pF

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferrably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.



## **CLOCK CHARACTERISTICS AND TIMING**

The TMS32020 can use either its internal oscillator or an external frequency source for a clock.

### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f <sub>x</sub>	Input clock frequency	$T_A = 0^{\circ}C$ to 70°C	6.7		20.5	MHz
f <sub>sx</sub>	Serial port frequency	$T_A = 0^{\circ}C$ to 70°C	50		2563	kHz
C1, C2		$T_A = 0^{\circ}C$ to 70°C		10		pF




FIGURE 2. INTERNAL CLOCK OPTION

### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

switching characteristics over recommended operating conditions (see Note	કે દે	3)
---	-------	----

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> c(C)	CLKOUT1/CLKOUT2 cycle time	195		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	25		50	ns
<sup>t</sup> f(C)	CLKOUT1/CLKOUT2/STRB fall time			10	ns
<sup>t</sup> r(C)	CLKOUT1/CLKOUT2/STRB rise time			10	ns
<sup>t</sup> w(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q – 15	20	2Q + 15	ns
<sup>t</sup> w(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q-15	20	2Q + 15	ns
td(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q – 10	۵	Q + 10	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .




#### timing requirements over recommended operating conditions (see Note 3)


		MIN	NOM	MAX	UNIT
t <sub>c(CI)</sub>	CLKIN cycle time	48.8		150	ns
tf(CI)	CLKIN fall time			10	ns
tr(CI)	CLKIN rise time			10	ns
tw(CIL)	CLKIN low pulse duration, t <sub>c(CI)</sub> = 50 ns (Note 4)	10		40	ns
tw(CIH)	CLKIN high pulse duration, $t_{c(CI)} = 50$ ns (Note 4)	10	· · · · · · · · · · · · · · · · · · ·	40	ns
t <sub>su</sub> (S)	SYNC setup time before CLKIN low	10		Q – 10	ns
<sup>t</sup> h(S)	SYNC hold time from CLKIN low	15			ns

### NOTES: 3. $Q = 1/4t_{c(C)}$ .


4. CLKIN duty cycle  $[t_{r(CI)} + t_{w(CIH)}]/t_{c(CI)}$  must be within 40-60%.












#### (b) OUTPUTS

#### FIGURE 4. VOLTAGE REFERENCE LEVELS





### clock timing



### MEMORY AND PERIPHERAL INTERFACE TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> d(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q – 15	Q	Q+15	ns
<sup>t</sup> d(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 15	0	15	ns
t <sub>su(A)</sub>	Address setup time before STRB low (Note 5)	Q – 30			ns
<sup>t</sup> h(A)	Address hold time after STRB high (Note 5)	Q – 15		1	ns
<sup>t</sup> w(SL)	STRB low pulse duration (no wait states, Note 6)	· · ·	20		ns
<sup>t</sup> w(SH)	STRB high pulse duration (between consecutive cycles, Note 6)		20		ns
<sup>t</sup> su(D)W	Data write setup time before STRB high (no wait states)	2Q – 45			ns
<sup>t</sup> h(D)W	Data write hold time from STRB high	Q – 15	۵		ns
<sup>t</sup> en(D)	Data bus starts being driven after STRB low (write cycle)	0			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		Q	Q + 30	ns
<sup>t</sup> d(MSC)	MSC valid from CLKOUT1	- 2 <u>5</u>	0	25	ns

NOTES: 3. Q =  $1/4t_{C(C)}$ . 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as ''address.''

6. Delays between CLKOUT1/CLKOUT2 edges and  $\overline{\text{STRB}}$  edges track each other, resulting in  $t_{w(SL)}$  and  $t_{w(SH)}$  being 2Q with no wait states.

#### timing requirements over recommended operating conditions (see Note 3)


		MIN	NOM MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, Notes 5 and 7)		3Q – 70	ns
t <sub>su</sub> (D)R	Data read setup time before STRB high	40		ns
<sup>t</sup> h(D)R	Data read hold time from STRB high	0		ns
<sup>t</sup> d(SL-R)	READY valid after STRB low (no wait states)		Q - 40	ns
<sup>t</sup> d(C2H-R)	READY valid after CLKOUT2 high		Q – 40	ns
<sup>t</sup> h(SL-R)	READY hold time after STRB low (no wait states)	Q – 5		ns
<sup>t</sup> h(C2H-R)	READY hold after CLKOUT2 high	Q – 5		ns
<sup>t</sup> d(M-R)	READY valid after MSC valid		2Q – 50	ns
<sup>t</sup> h(M-R)	READY hold time after MSC valid	0		ns


NOTES: 3.  $Q = 1/4t_{C(C)}$ . 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as ''address.''

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ .



memory read timing






memory write timing



one wait-state memory access timing





## RS, INT, BIO, and XF TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	ТҮР	MAX	UNIT
<sup>t</sup> d(RS)	CLKOUT1 low to reset state entered			45	ns
<sup>t</sup> d(IACK)	CLKOUT1 to IACK valid	- 25	0	25	ns
<sup>t</sup> d(XF)	XF valid before falling edge of STRB	Q - 30			ns

NOTE 3:  $Q = 1/4t_{C(C)}$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.


#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (IN)	INT/BIO/RS setup before CLKOUT1 high	50			ns
<sup>t</sup> h(IN)	INT/BIO/RS hold after CLKOUT1 high	0			ns
t <sub>f(IN)</sub>	INT/BIO fall time			15	ns
t <sub>w</sub> (IN)	INT/BIO low pulse duration	t <sub>c(C)</sub>			ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>			ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .

8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.


#### reset timing




<sup>†</sup>Control signals are  $\overline{DS}$ ,  $\overline{IS}$ ,  $\overline{R/W}$  and XF. <sup>‡</sup>Serial port controls are  $\overline{DX}$  and FSX.



interrupt timing




**BIO** timing





### external flag timing





## HOLD TIMING

### switching characteristics over recommended operating conditions (see Note 3)

·	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(C1L-AL)	HOLDA low after CLKOUT1 low	- 25		25	ns
<sup>t</sup> dis(AL-A)	HOLDA low to address three-state		15		'ns
<sup>t</sup> dis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, Note 5)			30	ns
<sup>t</sup> d(HH-AH)	HOLD high to HOLDA high			50	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, Note 5)			10	ns


NOTES: 3. Q =  $1/4t_{C(C)}$ . 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as ''address.''

### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
t <sub>d(C2H-H)</sub> HOLD valid after CLKOUT2 high			Q-40	ns


NOTE: 3.  $Q = 1/4t_{c(C)}$ .

#### **HOLD** timing (part A)



**EXAS** INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

## HOLD timing (part B)





## SERIAL PORT TIMING

#### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	TYP	MAX	UNIT
t <sub>d(CH-DX)</sub> DX valid after CLKX rising edge (Note 9)	,		100	ns
$t_{d(FL-DX)}$ DX valid after FSX falling edge (TXM = 0, Note 9)			50	ns
td(CH-FS) FSX valid after CLKX rising edge (TXM = 1)	·		60	ns

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

9. The last occurrence of FSX falling and CLKX rising.


#### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time	390	20,000	ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time		50	ns
<sup>t</sup> r(SCK)	Serial port clock (CLKX/CLKR) rise time		50	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low pulse duration (see Note 10)	150	12,000	ns
<sup>t</sup> w(SCK)	Serial port clock (CLKX/CLKR) high pulse duration (see Note 10)	150	12,000	ns
t <sub>su</sub> (FS)	FSX/FSR setup time before (CLKX/CLKR) falling edge (TXM = $0$ )	20		ns
th(FS)	FSX/FSR hold time after (CLKX/CLKR) falling edge (TXM = 0)	20		ns
t <sub>su</sub> (DR)	DR setup time before CLKR falling edge	20		ns
th(DR)	DR hold time after CLKR falling edge	20		ns


NOTES: 3.  $Q = 1/4t_{C(C)}$ .

10. The duty cycle of the serial port clock must be within 40-60%.

### serial port receive timing




#### serial port transmit timing





## **MECHANICAL DATA**

68-pin GB pin grid array ceramic package



## THERMAL RESISTANCE CHARACTERISTICS

 $\begin{tabular}{|c|c|c|c|c|} \hline PARAMETER & MAX & UNIT \\ \hline R_{\theta}JA & \end{tabular} & \end{tab$ 

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



8

B-28

# ADVANCE INFORMATION

**JANUARY 1986** 


•	200-ns	Instruction	Cycle
---	--------	-------------	-------

- 144-Word On-Chip Data RAM
- ROMIess Version TMS320C10
- 1.5K-Word On-Chip Program ROM TMS320CM10
- External Memory Expansion to a Total of 4K Words at Full Speed
- 16-Bit Instruction/Data Word
- 32-Bit ALU/Accumulator
- 16 × 16-Bit Multiply in 200 ns
- 0 to 16-Bit Barrel Shifter
- Eight Input and Eight Output Channels
- 16-Bit Bidirectional Data Bus with 40-Megabits-per-Second Transfer Rate
- Interrupt with Full Context Save
- Signed Two's-Complement Fixed-Point Arithmetic
- CMOS Technology
- Single 5-V Supply

#### description

The TMS320C10 is the first low-power CMOS member of the Texas Instruments TMS320 family of Digital Signal Processors. This device is a CMOS pin-for-pin compatible version of the industry-standard TMS32010 Digital Signal Processor. The 100-mW typical power dissipation of the TMS320C10 enables powersensitive applications to take advantage of the TMS32010's high performance. The 16/32-bit microcomputer was designed to support a wide range of high-speed and numeric-intensive applications. The TMS320C10 combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The highly pipelined architecture and efficient instruction set of the TMS320C10 provides the capability of executing more than five million instructions per second. The instruction set is easily programmed and contains general-purpose as well as digital signal processing instructions.

IN PACKAGE			
()	TOP \	/IEW	')
A1/PA1			A2/PA2
A0/PA0 🗌	2	39	<b>A</b> 3
MC/MP	3	38	<b>D</b> A4
RS 🗌	4	37	<b>A</b> 5
	5	36	<b>A</b> 6
СLКОИТ [	6	35	<b>]</b> A7
X1 🖸	7	34	<b>A</b> 8
X2/CLKIN	8	33	MEN
BIO	9	32	DEN
∨ss □	10	31	
D8 🗌	11	30	D vcc
D9 🕻	12	29	<b>A</b> 9
D10 🗌	13	28	<b>A</b> 10
D11 🖸	14	27	<b>A</b> 11
D12	15	26	00
D13	16	25	D1
D14	17	24	D2
D15	18	23	Боз
	19	22	D4
D6	20	21	<b>D</b> 5
			,



ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



NAME	I/O	DEFINITION		
A11-A0/PA2-PA0	0	External address bus. I/O port address multiplexed over PA2-PA0.		
BIO	1	External polling input for bit test and jump operations.		
CLKOUT	0	System clock output, 1/4 crystal/CLKIN frequency.		
D15-D0	1/0	16-bit data bus.		
DEN	0	Data enable indicates the processor accepting input data on D15-D0.		
INT	1	Interrupt.		
MC/MP	1	Memory mode select pin. High selects microcomputer mode. Low selects microprocessor		
		mode.		
MEN	0	Memory enable indicates that D15-D0 will accept external memory instruction.		
NC		No connection.		
RS	1	Reset used to initialize the device.		
Vcc	1	Power.		
V <sub>SS</sub>	1	Ground.		
WE	0	Write enable indicates valid data on D15-D0.		
X1	1	Crystal input.		
X2/CLKIN	1	Crystal input or external clock input.		

#### PIN NOMENCLATURE

The TMS320 family's unique versatility and power give the design engineer a new approach to a variety of complex applications. In addition, these microcomputers are capable of providing the multiple functions often required for a single application. For example, the TMS320 family can enable an industrial robot to synthesize and recognize speech, sense objects with radar or optical intelligence, and perform mechanical operations through digital servo-loop computations.

#### architecture


The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of the instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

The TMS320C10 utilizes hardware to implement functions that other processors typically perform in software. For example, this device contains a hardware multiplier to perform a multiplication in a single 200-ns cycle. There is also a hardware barrel shifter for shifting data on its way into the ALU. Finally, extra hardware has been included so that auxiliary registers, which provide indirect data RAM addresses, can be configured in an autoincrement/decrement mode for single-cycle manipulation of data tables. This hardware-intensive approach gives the design engineer the type of power previously unavailable on a single chip.

#### 32-bit ALU/accumulator

The TMS320C10 contains a 32-bit ALU and accumulator that support double-precision arithmetic. The ALU operates on 16-bit words taken from the data RAM or derived from immediate instructions. Besides the usual arithmetic instructions, the ALU can perform Boolean operations, providing the bit manipulation ability required of a high-speed controller.







#### shifters

A barrel shifter is available for left-shifting data 0 to 15 places before it is loaded into, subtracted from, or added to the accumulator. This shifter extends the high-order bit of the data word and zero-fills the low-order bits for two's-complement arithmetic. A second shifter left-shifts the upper half of the accumulator 0, 1, or 4 places while it is being stored in the data RAM. Both shifters are useful for scaling and bit extraction.

#### 16 × 16-bit parallel multiplier

The TMS320C10's multiplier performs a  $16 \times 16$ -bit, two's-complement multiplication in one 200-ns instruction cycle. The 16-bit T Register temporarily stores the multiplicand; the P Register stores the 32-bit result. Multiplier values either come from the data memory or are derived immediately from the MPYK (multiply immediate) instruction word. The fast on-chip multiplier allows the TMS320C10 to perform such fundamental operations as convolution, correlation, and filtering at the rate of better than 3 million samples per second.

#### program memory expansion

The TMS320CM10 is equipped with a 1536-word ROM, which is mask-programmed at the factory with a customer's program. It can also execute from an additional 2560 words of off-chip program memory at full speed. This memory expansion capability is especially useful for those situations where a customer has a number of different applications that share the same subroutines. In this case, the common subroutines can be stored on-chip while the application specific code is stored off-chip.

The TMS320CM10 can operate in either of the following memory modes via the MC/MP pin:

Microcomputer Mode (MC) - Instruction addresses 0-1535 fetched from on-chip ROM; instruction addresses 1536-4095 fetched from off-chip memory at full speed.

Microprocessor Mode ( $\overline{MP}$ ) – Full-speed execution from all 4096 off-chip instruction addresses.

The TMS320C10 is identical to the TMS320CM10, except that the TMS320C10 operates only in the microprocessor mode. Henceforth, TMS320C10 refers to both versions.

The ability of the TMS320C10 to execute at full speed from off-chip memory provides the following important benefits:

- Easier prototyping and development work than possible with a device that can address only on-chip ROM,
- · Purchase of a standard off-the-shelf product rather than a semicustom mask-programmed device,
- · Ease of updating code,
- Execution from external RAM,
- Downloading of code from another microprocessor, and
- Use of off-chip RAM to expand data storage capability.

#### input/output

The TMS320C10's 16-bit parallel data bus can be utilized to perform I/O functions at burst rates of 40 million bits per second. Available for interfacing to peripheral devices are 128 input and 128 output bits consisting of eight 16-bit multiplexed input ports and eight 16-bit multiplexed output ports. In addition, a polling input for bit test and jump operations (BIO) and an interrupt pin (INT) have been incorporated for multitasking.

#### interrupts and subroutines

The TMS320C10 contains a four-level hardware stack for saving the contents of the program counter during interrupts and subroutine calls. Instructions are available for saving the TMS320C10's complete context. The instructions, PUSH stack from accumulator and POP stack to accumulator, permit a level of nesting restricted only by the amount of available RAM. The interrupts used in the TMS320C10 are maskable.



#### instruction set

The TMS320C10's comprehensive instruction set supports both numeric-intensive operations, such as signal processing, and general-purpose operations, such as high-speed control. The instruction set, explained in Tables 1 and 2, consists primarily of single-cycle single-word instructions, permitting execution rates of better than 5 million instructions per second. Only infrequently used branch and I/O instructions are multicycle.

The TMS320C10 also contains a number of instructions that shift data as part of an arithmetic operation. These all execute in a single cycle and are useful for scaling data in parallel with other operations.

Three main addressing modes are available with the TMS320C10 instruction set: direct, indirect, and immediate addressing.

#### direct addressing

In direct addressing, seven bits of the instruction word concatenated with the data page pointer form the data memory address. This implements a paging scheme in which the first page contains 128 words and the second page contains 16 words. In a typical application, infrequently accessed variables, such as those used for servicing an interrupt, are stored on the second page. The instruction format for direct addressing is shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OPC	ODE				0				dma			

Bit 7 = 0 defines direct addressing mode. The opcode is contained in bits 15 through 8. Bits 6 through 0 contain data memory address.

The seven bits of the data memory address (dma) field can directly address up to 128 words (1 page) of data memory. Use of the data memory page pointer is required to address the full 144 words of data memory.

Direct addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

#### indirect addressing

Indirect addressing forms the data memory address from the least significant eight bits of one of two auxiliary registers, ARO and AR1. The auxiliary register pointer (ARP) selects the current auxiliary register. The auxiliary registers can be automatically incremented or decremented in parallel with the execution of any indirect instruction to permit single-cycle manipulation of data tables. The instruction format for indirect addressing is as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			OPC	ODE				1	0	INC	DEC	ARP	0	0	ARP

Bit 7 = 1 defines the indirect addressing mode. The opcode is contained in bits 15 through 8. Bits 7 through 0 contain indirect addressing control bits.

Bit 3 and bit 0 control the Auxiliary Register Pointer (ARP). If bit 3 = 0, then the content of bit 0 is loaded into the ARP. If bit 3 = 1, then the content of ARP remains unchanged. ARP = 0 defines the contents of ARO as memory address. ARP = 1 defines the contents of AR1 as memory address.



# TMS320C10 Digital Signal Processor

Bit 5 and bit 4 control the auxiliary registers. If bit 5 = 1, then the ARP defines which auxiliary register is to be incremented by 1. If bit 4 = 1, then the ARP defines which auxiliary register is to be decremented by 1. If bit 5 and bit 4 are zero, then neither auxiliary register is incremented or decremented. Bits 6, 2, and 1 are reserved and should always be programmed to zero.

Indirect addressing can be used with all instructions requiring data operands, except for the immediate operand instructions.

#### immediate addressing

The TMS320C10 instruction set contains special "immediate" instructions. These instructions derive data from part of the instruction word rather than from the data RAM. Some useful immediate instructions are multiply immediate (MPYK), load accumulator immediate (LACK), and load auxiliary register immediate (LARK).

SYMBOL	MEANING							
ACC	Accumulator							
D	Data memory address field							
I	Addressing mode bit							
ĸ	Immediate operand field							
PA	3-bit port address field							
R	1-bit operand field specifying auxiliary register							
S	4-bit left-shift code							
х	3-bit accumulator left-shift field							

#### **TABLE 1. INSTRUCTION SYMBOLS**



. . . .

	ACCUMU	JLATOR IN	STRUCTIO	NS											
MNEMONIC	DESCRIPTION	NO. CYCLES	NO. WORDS	OPCODE INSTRUCTION REGISTER											
ABS	Absolute value of accumulator	1	1	<b>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</b> 0 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0											
ADD				0 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0											
	Add to accumulator with shift														
ADDH ADDS	Add to high-order accumulator bits Add to accumulator with no sign extension	1	1	0 1 1 0 0 0 0 0 1 $\leftarrow D \longrightarrow$											
AND	AND with accumulator	1	1	0 1 1 1 1 0 0 1 L <b>4</b>											
LAC	Load accumulator with shift	1	1												
LACK	Load accumulator immediate	1	1	0 1 1 1 1 1 0 <b>←</b>											
OR	OR with accumulator	1	1	0 1 1 1 1 0 1 0 I <b>4</b>											
SACH	Store high-order accumulator bits with shift	1	1	0 1 0 1 1 <b>4</b> X ► I <b>4</b> D►											
SACL	Store low-order accumulator bits	1	1	0 1 0 1 0 0 0 0 I <b>4D&gt;</b>											
SUB	Subtract from accumulator with shift	1	1	0 0 0 1 ◀S► I ◀Đ►											
SUBC	Conditional subtract (for divide)	1	1	0 1 1 0 0 1 0 0 I <b>4</b> D											
SUBH	Subtract from high-order accumulator bits	1	1	0 1 1 0 0 0 1 0 I 🛶 D											
SUBS	Subtract from accumulator with no sign extension	1	1	0 1 1 0 0 0 1 1 I 🖛 D											
XOR	Exclusive OR with accumulator	1	1	0 1 1 1 1 0 0 0 I <b>4</b> D <b></b>											
ZAC	Zero accumulator	1	1	0 1 1 1 1 1 1 1 0 0 0 1 0 0 1											
ZALH	Zero accumulator and load high-order bits	1	1	0 1 1 0 0 1 0 1 I <b>4</b>											
ZALS	Zero accumulator and load low-order bits with no sign extension	1	1	0 1 1 0 0 1 1 0 I <b>4</b>											

## TABLE 2. TMS320C10 INSTRUCTION SET SUMMARY

	AUXILIARY REGISTER AND DATA PAGE POINTER INSTRUCTIONS											
MNEMONIC	DESCRIPTION	NO.	NO. WORDS	OPCODE INSTRUCTION REGISTER								
		CYCLES	WUNDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
LAR	Load auxiliary register	1	1	0 0 1 1 1 0 0 R I 🔶 D								
LARK	Load auxiliary register immediate	1	1	0 1 1 1 0 0 0 R 🗲 K •								
LARP	Load auxiliary register pointer immediate	1	1	0 1 1 0 1 0 0 0 1 0 0 0 0 0 К								
LDP	Load data memory page pointer	1	1	0 1 1 0 1 1 1 1 I <b>↓</b> D								
LDPK	Load data memory page pointer immediate	1	1	0 1 1 0 1 1 1 0 0 0 0 0 0 0 К								
MAR	Modify auxiliary register and pointer	1	1	0 1 1 0 1 0 0 0 I <b>4</b> D								
SAR	Store auxiliary register	1	1	0011000RI <b>4</b> D>								

F



	TABLE 2. TMS320C10 INS	STRUCTI	ON SET	SUMMARY (CONTINUED)												
	BRAM	NCH INSTR	UCTIONS													
		NO.	NO.	OPCODE												
MNEMONIC	DESCRIPTION	CYCLES	WORDS	INSTRUCTION REGISTER												
				15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
в	Branch unconditionally	2	2	1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0												
				0 0 0 0												
BANZ	Branch on auxiliary register not zero	2	2	$\begin{array}{cccccccccccccccccccccccccccccccccccc$												
				1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 0												
BGEZ	Branch if accumulator $\geq 0$	2	2	0 0 0 0 <b>—</b> BRANCH ADDRESS ——•												
BGZ	Branch if accumulator $> 0$	2	2	0 0 0 0 <b>—</b> BRANCH ADDRESS —												
				1 1 1 1 0 1 1 0 0 0 0 0 0 0 0												
BIOZ	Branch on $\overline{BIO} = O$	2	2	0 0 0 0 🖛 BRANCH ADDRESS												
BLEZ	Branch if accumulator ≤ 0	2	2	1 1 1 1 1 0 1 1 0 0 0 0 0 0 0												
DLCZ	Branch in accumulator $\leq 0$	2	2	0 0 0 0 🖛 BRANCH ADDRESS>												
BLZ	Branch if accumulator $< 0$	2	2	1 1 1 1 1 0 1 0 0 0 0 0 0 0 0												
		-	-	0 0 0 0												
BNZ	Branch if accumulator $\neq 0$	2	2	1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0												
				0 0 0 0  BRANCH ADDRESS												
BV	Branch on overflow	2	2													
				0 0 0 0 • BRANCH ADDRESS												
BZ	Branch if accumulator $= 0$	2	2	0 0 0 0 <b>4</b> BRANCH ADDRESS												
CALA	Call subroutine from accumulator	2	1	0 1 1 1 1 1 1 1 1 0 0 0 1 1 0 0												
CALL	Call subroutine immediately	2	2	0 0 0 0 - BRANCH ADDRESS												
RET	Return from subroutine or interrupt routine	2	1	0 1 1 1 1 1 1 1 0 0 0 1 1 0 1												
		I		L												

TABLE 2. TMS320C10 INSTRUCTION S	SET SUMMARY	(CONTINUED)
----------------------------------	-------------	-------------

	T REGISTER, P REGIS	TER, AND	MULTIPLY	INSTRUCTIONS
MNEMONIC	DESCRIPTION	NO. CYCLES	NO. WORDS	OPCODE INSTRUCTION REGISTER
		CTCLES	WUNDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
APAC	Add P register to accumulator	1	1	0 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1
LT	Load T register	1	1	0 1 1 0 1 0 1 0 I <b>4</b> D
LTA	LTA combines LT and APAC into one instruction	1	1	0 1 1 0 1 1 0 0 I 🔶 D
LTD	LTD combines LT, APAC, and DMOV into one instruction	1	1	0 1 1 0 1 0 1 1 I 🖛 D>
MPY	Multiply with T register, store product in P register	1	1	0 1 1 0 1 1 0 1 I <b>←</b> D
МРҮК	Multiply T register with immediate operand; store product in P register	1	1	1 0 0 <b>←</b> K
PAC	Load accumulator from P register	1	1	0 1 1 1 1 1 1 1 0 0 0 1 1 1 0
SPAC	Subtract P register from accumulator	1	1	0 1 1 1 1 1 1 1 0 0 1 0 0 0



	CONTROL INSTRUCTIONS																			
MNEMONIC	DESCRIPTION	NO. CYCLES	NO. WORDS	OPCODE INSTRUCTION REGISTER																
		OTOLLO	Wonds		15 14 13 12 11 10 9 8 7 6					5	4	3	2	1	0					
DINT	Disable interrupt	1 '	1		0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1		0	1	1	1	1	1	1	1	1	0	0	0	0	0	1	0
LST	Load status register	1	1		0	1	1	1	1	0	1	1	I				- D ·			
NOP	No operation	1	1		0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
POP	POP stack to accumulator	2	1		0	1	1	1	1	1	1	1	1	0	0	1	1	1	0	1
PUSH	PUSH stack from accumulator	2	1		0	1	1	1	1	1	1	1	1	0	0	1	1	1	0	0
ROVM	Reset overflow mode	1	1		0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	0
SOVM	Set overflow mode	1	1		0	1	1	1	1	1	1	1	1	0	0	0	1	0	1	1
SST	Store status register	1	1		0	1	1	1	1	1	0	0	I				- D			

#### TABLE 2. TMS320C10 INSTRUCTION SET SUMMARY (CONCLUDED)

	I/O AND DATA MEMORY OPERATIONS												
MNEMONIC	DESCRIPTION	NO. CYCLES	NO. WORDS	OPCODE INSTRUCTION REGISTER									
		CTULES	WUNDS	1514131211109876543210									
DMOV	Copy contents of data memory location into next location	1	1	0 1 1 0 1 0 0 1 I 🔶 D									
IN	Input data from port	2	1	0 1 0 0 0 <b>●</b> PA <b>→</b> I <b>●</b> ─── <b>D</b> ─── <b>→</b>									
OUT	Output data to port	2	1	0 1 0 0 1 <b>€</b> PA <b>→</b> I <b>€→</b>									
TBLR	Table read from program memory to data RAM	3	1	0 1 1 0 0 1 1 1 I 🔶 D									
TBLW	Table write from data RAM to program	3	1	0 1 1 1 1 1 0 1 I 🔶 D									

#### development systems and software support

Texas Instruments offers concentrated development support and complete documentation for designing a TMS32010-based microprocessor system. When developing an application, tools are provided to evaluate the performance of the processor, to develop the algorithm implementation, and to fully integrate the design's software and hardware modules. When questions arise, additional support can be obtained by calling the nearest Texas Instruments Regional Technology Center (RTC).

Sophisticated development operations are performed with the TMS32010 Evaluation Module (EVM), Macro Assembler/Linker, Simulator, and Emulator (XDS). In the initial phase of developing an application, the evaluation module is used to characterize the performance of the TMS320C10. Once this evaluation phase is completed, the macro assembler and linker are used to translate program modules into object code and link them together. This puts the program modules into a form that can be loaded into the TMS32010 Evaluation Module, Simulator, or Emulator. The simulator provides a quick means for initially debugging TMS320C10 software while the emulator provides real-time in-circuit emulation necessary to perform system level debug efficiently.

A complete list of TMS320C10 software and hardware development tools is given in Table 3.



# TMS320C10 Digital Signal Processor

HOST	OPERATING	PART							
COMPUTER	SYSTEM	NUMBER							
TMS32010 MACRO ASSEMBLERS/LINKERS									
DEC VAX	VMS	TMDS3240210-08							
TI/IBM PC	MS/PC-DOS	TMDS3240810-02							
TMS32010 SIMULATORS									
DEC VAX	VMS	TMDS3240211-08							
TI/IBM PC	MS/PC-DOS	TMDS3240811-02							
TMS32010 DIGITAL	FILTER DESIGN PAC	KAGE (DFDP)							
TI PC	MS-DOS	DFDP-TI001							
IBM PC	PC-DOS	DFDP-IBM001							
TMS	32010 HARDWARE								
Evaluation Module (EVM)		RTC/EVM320A-03							
Analog Interface Board (AIB)		RTC/EVM320C-06							
Emulator:									
XDS/22		TMDS3262210							
Enhanced XDS/22 (available ea	irly 1986)	TMDS3262211							

#### TABLE 3. TMS320C10 SOFTWARE AND HARDWARE SUPPORT

#### absolute maximum ratings over specified temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> <sup>‡</sup>	-0.3 V to 7 V
All input voltages	-0.3 V to 15 V
Output voltage	-0.3 V to 15 V
Continuous power dissipation	0.4 W
Air temperature range above operating device	. 0°C to 70°C
Storage temperature range	°C to +150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage	· · · · · · · · · · · · · · · · · · ·	4.5	5	5.5	V
VSS	Supply voltage	·		0		V
	High-level input voltage	All inputs except CLKIN	2			v
VIH	High-level input voltage	CLKIN	2.8			
VIL	Low-level input voltage (all	inputs)			0.8	V
юн	High-level output current (a	all outputs)			300	μA
IOL	Low-level output current (a	III outputs)			2	mA
ТА	Operating free-air temperat	ure	0		70	°C

NOTE 1. For dual-in-line package:

 $R_{\theta JA} = 51.6 \,^{\circ}C/Watt$ 

 $R_{\theta JC} = 16.6 \,^{\circ}C/Watt.$ 

For plastic chip-carrier package:  $R_{\theta JA} = 70 \,^{\circ}C/Watt$ 

 $R_{\theta JC} = 20^{\circ}C/Watt.$ 



	PARAMETER		TEST (	CONDITIONS	MIN	TYP <sup>†</sup>	МАХ	UNIT
∨он	High-level output vo	ltage	I <sub>OH</sub> = MAX		2.4	3		V
VOL	Low-level output vol	tage	I <sub>OL</sub> = MAX			0.3	0.5	V
1		t		V <sub>0</sub> = 2.4 V			20	
loz	Off-state output cur	ent	$V_{CC} = MAX$	$V_0 = 0.4 V$			- 20	μΑ
Ц	Input current		$V_{I} = V_{SS}$ to $V_{CC}$				± 50	μA
<sup>I</sup> CC <sup>‡</sup>	Supply current		$T_A = 0^{\circ}C$			20		mA
с.	Input capacitance	Data bus		······································		25		pF
Ci	input capacitance	All others	f = 1 MHz,			15		μг
C	Output capacitance	Data bus	All other pins 0 V			25		~F
Co	output capacitance	All others	All other pins 0 v			10		pF

#### electrical characteristics over specified temperature range (unless otherwise noted)

<sup>†</sup>All typical values except for  $I_{CC}$  are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ .

<sup>‡</sup>I<sub>CC</sub> characteristics are inversely proportional to temperature; i.e., I<sub>CC</sub> decreases approximately linearly with temperature.

<sup>§</sup>Value derived from characterization data and not tested.


### **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C10 can use either its internal oscillator or an external frequency source for a clock.

#### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 1). The frequency of CLKOUT is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Crystal frequency f <sub>x</sub>	0°C – 70°C	6.7		20.5	MHz
C1, C2	0°C – 70°C		10		pF



**FIGURE 1. INTERNAL CLOCK OPTION** 



#### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the table below.

#### timing requirements over recommended operating conditions

		MIN	NOM	MAX	UNIT
<sup>t</sup> c(MC)	Master clock cycle time	48.78		150	ns
<sup>t</sup> r(MC)	Rise time master clock input		5	10	ns
<sup>t</sup> f(MC)	Fall time master clock input		5	10	ns
<sup>t</sup> w(MCP)	Pulse duration master clock	0.475t <sub>c(C)</sub>		0.525t <sub>C(C)</sub>	ns
<sup>t</sup> w(MCL)	Pulse duration master clock low, $t_{c(MC)} = 50$ ns		20		ns
<sup>t</sup> w(MCH)	Pulse duration master clock high, $t_{c(MC)} = 50$ ns		20		ns

#### switching characteristics over recommended operating conditions


PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>c(C)</sub> CLKOUT cycle time <sup>†</sup>		195.12			ns
t <sub>r(C)</sub> CLKOUT rise time	D 925 0		10		ns
t <sub>f(C)</sub> CLKOUT fall time	$R_{L} = 825 \Omega$ $C_{I} = 100 \text{ pF},$		8		ns
tw(CL) Pulse duration, CLKOUT low	C <sub>L</sub> = 100 pF, See Figure 2		92		ns
tw(CH) Pulse duration, CLKOUT high	See Figure 2		90		ns
t <sub>d(MCC)</sub> Delay time CLKIN↑ to CLKOUT↓ <sup>‡</sup>	· · · · · · · · · · · · · · · · · · ·	25	·	60	ns

 $t_{C(C)}$  is the cycle time of CLKOUT, i.e.,  $4*t_{C(MC)}$  (4 times CLKIN cycle time if an external oscillator is used). Values given were derived from characterization data and are not tested.





C-12

#### PARAMETER MEASUREMENT INFORMATION
















**NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8** volts and a high voltage of 2.0 volts, unless otherwise noted. <sup>†</sup>td(MCC) and tw(MCP) are referenced to an intermediate level of 1.5 volts on the CLKIN waveform.

#### MEMORY AND PERIPHERAL INTERFACE TIMING

#### switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNIT
td1	Delay time CLKOUT↓ to address bus valid (see Note 4)		10†	50	ns
<sup>t</sup> d2	Delay time CLKOUT↓ to MEN↓		$\frac{1}{4}t_{c(C)} - 5^{\dagger}$	<sup>1</sup> ⁄4t <sub>c(C)</sub> + 15	ns
td3	Delay time CLKOUT↓ to MEN↑		- 10 <sup>†</sup>	15	ns
<sup>t</sup> d4	Delay time CLKOUT↓ to DEN↓		<sup>1</sup> ⁄4t <sub>c(C)</sub> – 5 <sup>†</sup>	<sup>1</sup> ⁄4t <sub>c(C)</sub> + 15	ns
<sup>t</sup> d5	Delay time CLKOUT↓ to DEN↑		- 10 <sup>†</sup>	15	ns
<sup>t</sup> d6	Delay time CLKOUT↓ to WE↓	$R_{L} = 825 \Omega,$	<sup>1</sup> /2t <sub>C(C)</sub> - 5 <sup>†</sup>	<sup>1</sup> ⁄2t <sub>c(C)</sub> + 15	ns
<sup>t</sup> d7	Delay time CLKOUT↓ to WE↑	$C_{L} = 100 \text{ pF},$	- 10 <sup>†</sup>	15	ns
<sup>t</sup> d8	Delay time CLKOUT↓ to data bus OUT valid	See Figure 2		<sup>1</sup> ⁄4t <sub>C(C)</sub> + 65	ns
td9	Time after CLKOUT↓ that data bus starts to be driven		<sup>1</sup> /4t <sub>c(C)</sub> - 5 <sup>†</sup>		ns
<sup>t</sup> d10	Time after CLKOUT↓ that data bus stops being driven			<sup>1</sup> /4t <sub>c(C)</sub> + 30 <sup>†</sup>	ns
ty	Data bus OUT valid after CLKOUT↓		<sup>1</sup> /4t <sub>c(C)</sub> - 10		ns

NOTE 3: Address bus will be valid upon WE1, DEN1, or MEN1.


<sup>†</sup>These values were derived from characterization data and are not tested.

#### timing requirements over recommended operating conditions

		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>su</sub> (D)	Setup time data bus valid prior to CLKOUT↓	$R_{L} = 825 \Omega,$	50			ns
t <sub>su(A-MD)</sub>	Address bus setup time prior to $\overline{\text{MEN}}\downarrow$ or $\overline{\text{DEN}}\downarrow$	C <sub>L</sub> = 100 pF,	5			ns
<sup>t</sup> h(D)	Hold time data bus held valid after CLKOUT $\downarrow$	See Figure 2	0	`		ns

NOTE 4: Data may be removed from the data bus upon MEN<sup>↑</sup> or DEN<sup>↑</sup> preceding CLKOUT<sup>↓</sup>.






NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

C-15





- LEGEND:
- 1. TBLR INSTRUCTION PREFETCH
- 2. DUMMY PREFETCH
- 3. DATA FETCH
- 4. NEXT INSTRUCTION PREFETCH
- 5. ADDRESS BUS VALID
- 6. ADDRESS BUS VALID

INSTRUCTION IN VALID
 DATA IN VALID

ADDRESS BUS VALID

ADDRESS BUS VALID

INSTRUCTION IN VALID

12. INSTRUCTION IN VALID


7.

8.

9.

NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

TEXAS EXASTINATION TEXAS 7701




ADDRESS BUS VALID 5.

6.

- ADDRESS BUS VALID
- NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

**TBLW** instruction timing



NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


C-18

POST OFFICE BOX 1443

٠

HOUSTON, TEXAS 77001

TEXAS V INSTRUMENTS



NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

### **RESET (RS) TIMING**

#### timing requirements over recommended operating conditions


		MIN	NOM	MAX	UNIT
<sup>t</sup> su(R)	Reset (RS) setup time prior to CLKOUT. See Note 5.	50			ns
t <sub>w</sub> (R)	RS pulse duration	5t <sub>c(C)</sub>			ns

#### switching characteristics over recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
td11	Delay time $\overline{\text{DEN}}\uparrow$ , $\overline{\text{WE}}\uparrow$ , and $\overline{\text{MEN}}\uparrow$ from $\overline{\text{RS}}$	$R_{L} = 825 \Omega,$		1/21	t <sub>c(C)</sub> + 50 <sup>†</sup>	ns
<sup>t</sup> dis(R)	Data bus disable time after RS	C <sub>L</sub> = 100 pF, See Figure 2		1/41	t <sub>c(C)</sub> +50 <sup>†</sup>	ns

NOTE 5: RS can occur anytime during a clock cycle. Time given is minimum to ensure synchronous operation. <sup>†</sup>These values were derived from characterization data and are not tested.

#### reset timing



ES: 2. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

6. RS forces DEN, WE, and MEN high and tristates data bus D0 through D15. AB outputs (and program counter) are synchronously cleared to zero after the next complete CLK cycle from  $\downarrow \overline{RS}$ .

- 7. RS must be maintained for a minimum of five clock cycles.
- 8. Resumption of normal program will commence after one complete CLK cycle from 1RS.
- 9. Due to the synchronizing action on RS, time to execute the function can vary dependent upon when ↑RS or ↓RS occur in the CLK cycle.
- 10. Diagram shown is for definition purpose only. DEN, WE, and MEN are mutually exclusive.
- 11. During a write cycle,  $\overline{RS}$  may produce an invalid write address.




#### INTERRUPT (INT) TIMING

#### timing requirements over recommended operating conditions

		MIN	NOM	МАХ	UNIT
<sup>t</sup> f(INT)	Fall time INT			15	ns
t <sub>w</sub> (INT)	Pulse duration INT	t <sub>c(C)</sub>			ns
t <sub>su</sub> (INT)	Setup time INT↓ before CLKOUT↓	50			ns

#### interrupt timing




NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

## I/O (BIO) TIMING

#### timing requirements over recommended operating conditions

		MIN	NOM	МАХ	UNIT
<sup>t</sup> f(IO)	Fall time BIO			15	ns
t <sub>w</sub> (IO)	Pulse duration BIO	tc(C)			ns
t <sub>su</sub> (IO)	Setup time BIO↓ before CLKOUT↓	50			ns

# **BIO** timing



NOTE 2: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.




#### THERMAL DATA

#### thermal resistance characteristics

PACKAGE	R <sub>θ</sub> JA (°C/W)	R <sub>θ</sub> JC (°C/W)
40-pin plastic dual-in-line package	51.6	16.6
44-lead plastic chip carrier package	70	20

#### **MECHANICAL DATA**


#### 40-pin plastic dual-in-line package



NOTE A: Each pin centerline is located within 0,254 (0.010) of its true longitudinal position.



## 44-lead plastic chip carrier package





# 全球行政的复数形式 化化合金 化合金

C-24

# D. TMS32020/TMS320C25 System Migration

This appendix contains information necessary to upgrade a TMS32020 program to a TMS320C25-based system. The information consists of a detailed list of the programming differences and hardware and timing differences between the two processors. The following items should be considered in migrating from the TMS32020 to the TMS320C25:

- 1) Instructions are fully compatible at the object code level. TMS32020 object (memory image) code can be used directly on the TMS320C25 processor.
- 2) Instructions are compatible at the source code level. The NORM instruction that previously had no operands now has an optional operand to define the auxiliary register modification. Any comments on the same line in the source code file will be interpreted as the operand if no other operand is specified. NORM instructions should be modified to specify the default operand, \*+.
- 3) Execution cycle timings of instructions have been modified. Most TMS320C25 instructions execute in a single machine cycle. The number of cycles for some multicycle instructions have been changed. Refer to Appendix E for detailed information on instruction cycle timings. By following the entries in this appendix, the key timing differences can be noted.
- 4) The IDLE instruction automatically sets the INTM bit in status register ST0 to a zero. This assures that an external interrupt will 'wake up' the processor. The instruction also requires three memory cycles to execute on the TMS320C25 rather than one as on the TMS32020.
- 5) In general, all branch, call, and return instructions that reload the program counter (PC) should be counted as three-cycle instructions when evaluating code execution timings on the TMS320C25.
- The store instructions (SACH, SACL, etc.) execute in one less cycle on the TMS320C25 than on the TMS32020 when data is stored to external data memory.
- 7) The MAC and MACD instructions require one extra cycle, going from three to four cycles. The extra cycle is in the instruction read and setup overhead, and repeated execution will be one cycle per execution as on the TMS32020.
- 8) The delay for a new memory configuration to become effective when using the CNFD or CNFP instructions on the TMS320C25 is two instruction fetches (for single-cycle instructions) when executing from external memory or internal ROM, as compared to one instruction fetch for the TMS32020. Thus, on the TMS320C25, a CNFP instruction must be placed at location 65277 if execution is to continue from the first location in block B0. When execution is from internal RAM on the TMS320C25, however, this delay is one instruction fetch as on the TMS32020.
- 9) The timer on the TMS320C25 is clocked by CLKOUT1 and counts PRD + 1 CLKOUT1 cycles, whereas the timer on the TMS32020 is clocked by CLKOUT1/4 and counts 4 × PRD cycles. Therefore, to count an equivalent amount of time on the TMS320C25 using the same input clock frequency, PRD values from the TMS32020 must first be multiplied by four and then decremented by one. If different input clock frequencies are used, this must also be accounted for by multiplying the PRD value for the TMS320C25 obtained above by the ratio of the TMS320C25 input clock frequency to the TMS32020 input clock frequency.

- 10) On the TMS320C25, both the timer (TIM) and period (PRD) registers are initialized to >FFFF on reset, while on the TMS32020, only the TIM register is initialized.
- 11) Several bits (C, HM, and FSM) have been added to status register ST1 on the TMS320C25, as shown below.

TMS32020 Status Register ST1:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
А.	ARB		CNF	тС	SXM	.1	1	1	1	1	XF	FO	тхм	Ы	N

TMS320C25 Status Register ST1:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ARB		CNF	тС	SXM	С	1	- 1	нм	FSM	XF	FO	тхм	PI	N

The FSM, HM, and C status register bits are initialized by reset and are all set to one when reset occurs. Note that the new bits are assigned polarities in such a way that the values of the corresponding bits on the TMS32020 invoke a TMS32020-like operation on the TMS320C25.

The SXM and PM status register bits that were previously uninitialized on the TMS32020 are now initialized by reset on the TMS320C25. When the TMS320C25 is reset, SXM is set to one, and the PM bits are set to zero.

12) There are four differences between the serial ports on the TMS32020 and TMS320C25 that impact system migration. The two major differences are that the serial port on the TMS320C25 is double-buffered and is fully static in operation. Double-buffering greatly increases the amount of time available for processing serial port interrupts. Fully static operation effectively places no lower limit on serial port clock frequency. Neither of these features is present on the TMS32020.

Another difference in serial port operation between the two processors is that serial port interrupts are generated half of a CLKR or CLKX cycle later on the TMS320C25 than they are on the TMS32020. Specifically, on the TMS32020, RINT and XINT are generated on the falling edge of CLKR and CLKX, respectively, during transfer of the last bit. On the TMS320C25, RINT and XINT are generated on the rising edge of CLKR or CLKX after the last bit has been transferred. This should not be critical for TMS32020 programs running on the TMS320C25 since double-buffering of the serial port on the TMS320C25 allows more time for processing of serial port interrupts. Some modification of TMS32020 programs may, however, be required to take advantage of the double-buffering, depending on how serial port interrupt servicing is implemented.

Finally, when operating the TMS320C25 serial port in byte mode, DRR behaves differently than it does on the TMS32020. On the TMS32020, the contents of the most significant byte of DRR remain unchanged once byte mode is initiated by executing a FORT instruction. On the TMS320C25, however, each time a new byte is received, the previous contents of the least significant byte of DRR are transferred to the most significant byte of DRR. Figure D-1 illustrates the behavior of DRR on both the TMS32020 and the TMS320C25 processors.




Figure D-1. Serial Port System Migration

# 

# E. TMS320C25 Instruction Cycle Timings

This appendix details the instruction cycle timings for the TMS320C25. Table E-1 lists the instructions according to cycle classification.

CLASS	INSTRUCTION	
I	LACT LPH LT LTA LTD LTP LTS MPY MPYA M	LAC MPYS SUBH
	LAR LDP LST LST1	
	POPD SACH SACL SAR SPH SPL SST SST1	
IV	FORT LACK LARK LARP LDPK MAR MPYK NEG NOP M PAC POP PUSH RC RFSM RHM ROL ROR ROVM F	EINT NORM RPTK SHM
V	ADLK ANDK LALK LRLK ORK SBLK XORK (All not repeatable)	
VI	MAC MACD	
VII	BANZ BBNZ BBZ BC BGEZ BGZ BIOZ BLEZ BLZ B BNV BNZ BV BZ (All not repeatable)	BNC
VIII	B BACC CALA CALL RET TRAP (All not repeatable)	
IX	IN	
X	OUT	
XI	TBLR	
XII	TBLW (Table in ROM not applicable)	
XIII	BLKD	
XIV	BLKP	
XV	IDLE	

#### Table E-1. TMS320C25 Instructions by Cycle Class

Table E-2 and Table E-3 show the number of cycles required for a given TMS320C25 instruction to execute in a given memory configuration. The column headings in the tables indicate the program source location and data destination or source.

The number of cycles required for each instruction is given in terms of the program/data memory and I/O access times as defined in the following listing:

p - Program memory wait states. Represents the number of clock cycles the device waits for external program memory to respond to an access. T<sub>ac</sub> is the access time, in nanoseconds, (maximum) required by the TMS320C25 for an external memory access to be made with no wait states. T<sub>mem</sub> is the memory device access time, and T<sub>p</sub> is the clock period (4/crystal frequency).

 $\begin{array}{l} \mathsf{p} = \mathsf{0}; \quad \mathsf{lf} \; \mathsf{T}_{mem} \leq \mathsf{T}_{ac} \\ \mathsf{p} = \mathsf{1}; \quad \mathsf{lf} \; \mathsf{T}_{ac} < \mathsf{T}_{mem} \leq (\mathsf{T}_{\mathsf{p}} + \mathsf{T}_{ac}) \\ \mathsf{p} = \mathsf{2}; \quad \mathsf{lf} \; (\mathsf{T}_{\mathsf{p}} + \mathsf{T}_{ac}) < \mathsf{T}_{mem} \leq (\mathsf{T}_{\mathsf{p}} \times \mathsf{2} + \mathsf{T}_{ac}) \\ \mathsf{p} = \mathsf{k}; \quad \mathsf{lf} \; [\mathsf{T}_{\mathsf{p}} \times (\mathsf{k}\text{-}1) + \mathsf{T}_{ac}] < \mathsf{T}_{mem} \leq (\mathsf{T}_{\mathsf{p}} \times \mathsf{k} + \mathsf{T}_{ac}) \\ \end{array}$ 

- **d** Data memory wait states. Represents the number of cycles the device must wait for external data memory to respond to an access. This number is calculated in the same way as the p number.
- i I/O memory wait states. Represents the number of cycles the device must wait for external I/O memory to respond to an access. This number is calculated in the same way as the p number.

The other abbreviations used in the tables and their meanings are as follows:

- PI The instruction executes from internal program memory (RAM).
- **PR** The instruction executes from internal program memory (ROM).
- **PE** The instruction executes from external program memory.
- **DI** The instruction executes using internal data memory.
- **DE** The instruction executes using external data memory.
- **INT** Interrupt.
- n The number of times an instruction is executed when using the RPT or RPTK instruction.

#### Table E-2. Cycle Timings for Cycle Classes When Not in Repeat Mode

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE	
l	1	2+d	1+p	2+d+p	1	2+d	
	1	2+d	1+p	2+d+p	1	2+d	
111	1	1+d	1+p	2+d+p	1	1+d	
IV	1		1+	-p		1	
V	2	2	2+	2p	2		

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
VI	Table is in on-o 3	hip RAM: 4+d	4+2p	5+d+2p	4	5+d
	Table is in on-e	hip ROM: 5+d	4+2p	5+d+2p	4	5+d
	Table is in exte 4+p	rnal memory: 5+d+p	4+3p	5+d+3p	4+p	5+d+p
VII	True Condition Destinatio 2	s: n is on-chip RAN	1: 2+	·2p		2
	Destinatio 3	n is on-chip RON	1: 3+	2р		3
	Destinatio 3+	n is external mem p		Зр	3	+p
	False Condition Destinatio 2	n: n is anywhere:	2+	2p		2
VIII	Destination is o 2	on-chip RAM:		-p		2
	Destination is a 3	on-chip ROM:	3-	+p		3
	Destination is e 3+	external memory: p	3+	2p	3	+p
IX	2+i	2+d+i	2+p+i	3+d+p+i	2+i	2+d+i
х	1+i	2+d+i	2+p+i	3+d+p+i	1+i	2+d+i
XI	Table is in on-o 2	chip RAM: 2+d	3+p	3+d+p	3	3+d
	Table is in on- 3	3+d	4+p	4+d+p	4	4+d
	Table is in exte 3+p	rnal memory: 3+d+p	4+2p	4+d+2p	4+p	4+d+p
XII	Table is in on- 2	chip RAM: 3+d	3+p	4+d+p	3	4+d
	Table is in on-	chip ROM:	not ap	plicable		
	Table is in exte 2+p	3+d+p	3+2p	4+d+2p	3+p	4+d+p
XIII	3	in on-chip RAM: 3+d	3+2p	3+d+2p	3	3+d
	4+d	in external memo 4+2d	ry: 4+d+2p	4+2d+2p	4+d	4+2d
XIV	Table is in on- 3	3+d	4+2p	4+d+2p	4	4+d
	Table is in on- 4	4+d	4+2p	4+d+2p	4	4+d
	Table is in exte 4+p	4+d+p	4+3p	4+d+3p	4+p	4+d+p
XV		(Ir	terrupt) destina 3 (minimum	tion is on-chip RO waits for INT)	М	
		(Int		on is external mem m waits for INT)	ory	

# Table E-2. Cycle Timings for Cycle Classes When Not in Repeat Mode (Concluded)

CLASS	PI/DI	PI/DE	PE/DI	PE/DE	PR/DI	PR/DE
I	n	1+n+nd	n+p	1+n+nd+p	n	1+n+nd
11	n	2n+nd	n+p	2n+nd+p	n	2n+nd
111	n	n+nd	n+p	1+n+nd+p	n	n+nd
IV	n	n		+p		n
V			not re	epeatable		
VI	Table is in on- 2+n	chip RAM: 2+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table is in on- 3+n	chip ROM: 3+2n+nd	3+n+2p	3+2n+nd+2p	3+n	3+2n+nd
	Table is in exte 3+n+np	ernal memory: 3+2n+nd+np	3+n+np+2p	3+2n+nd+np+2p	3+n+np	3+2n+nd+np
VII			not re	epeatable		
VIII			not re	epeatable		,
IX	1+n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p+ni	1+n+ni	2n+nd+ni
X	n+ni	2n+nd+ni	1+n+p+ni	1+2n+nd+p+ni	n+ni+ni	2n+nd+ni
XI	Table is in on- 1+n	chip RAM: 1+n+nd	2+n+p	2+n+nd+p	2+n	2+n+nd
	Table is in on- 2+n	chip ROM: 2+n+nd	3+n+p	3+n+nd+p	3+n	3+n+nd
	Table is in exte 2+n+np	ernal memory: 1+2n+nd+np	3+n+np+p	2+2n+nd+np+p	3+n+np	2+2n+nd+np
XII	Table is in on- 1+n	chip RAM: 2+n+nd	2+n+p	3+n+nd+p	2+n	3+n+nd
	Table is in on-	chip ROM:	not a	pplicable		
	Table is in exte 1+n+np	rnal memory: 1+2n+nd+np	2+n+np+p	2+2n+nd+np+p	2+n+np	2+2n+nd+np
XIII	Source data is 2+n	in on-chip RAM: 2+n+nd	2+n+2p	2+n+nd+2p	2+n	2+n+nd
	Source data is 3+n+nd	in external memo 2+2n+2nd	ry: 3+n+nd+2p	2+2n+2nd+2p	3+n+nd	2+2n+2nd
XIV	Table is in on- 2+n	chip RAM: 2+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table is in on- 3+n	chip ROM: 3+n+nd	3+n+2p	3+n+nd+2p	3+n	3+n+nd
	Table is in exte 3+n+np	ernal memory: 2+2n+nd+np	3+n+np+2p	2+2n+nd+np+2p	3+n+np	2+2n+nd+np
XV			not re	epeatable		

Table E-3.	Cycle Timinas f	or Cycle Classes	When in Repeat Mod	le
	Oycie rinniga i	or oycle oldases	when in hepear wou	10

# F. TMS320C25 Development Support/Part Order Information

Texas Instruments offers extensive development support and complete documentation with the TMS320 family of digital signal processors (see Figure F-1). Tools are provided to evaluate the performance of the processor, develop algorithm implementations, and fully integrate the design's software and hardware modules.

The development support available for the TMS320C25 is listed below.

- Macro Assembler/Linker
- Simulator
- Emulator (XDS/22)

Key features, a description, and part order information for each TMS320C25 development support tool can be found in the following pages. Contact the nearest TI field sales office for availability or further details (see list of sales offices and distributors at end of book).



Figure F-1. TMS320 Family Development Support

#### F.1 TMS320C25 Macro Assembler/Linker

The TMS320C25 Macro Assembler translates TMS320C25 assembly language source code into executable object code. The assembler allows the programmer to work with mnemonics rather than hexadecimal machine instructions and to reference memory locations with symbolic addresses. The macro assembler supports macro calls and definitions along with conditional assembly.

The TMS320C25 Linker permits a program to be designed and implemented in separate modules that will later be linked together to form the complete program. The linker resolves external definitions and references for relocatable code, creating an object file that can be executed by the TMS320C25 Simulator, TMS320C25 Emulators, or TMS320C25 processor.

The following key features distinguish the TMS320C25 Macro Assembler/Linker:

- Macro Capabilities and Library Functions
- Conditional Assembly
- Relocatable Modules
- Complete Error Diagnostics
- Symbol Table and Cross Reference

The TMS320C25 Macro Assembler/Linker is currently available for the VAX/VMS, TI PC/MS-DOS, and IBM PC/PC-DOS operating systems.

HOST	OPERATING SYSTEM	PART NUMBER	MEDIUM
DEC VAX	VMS	TMDS3242210-08	1600 BPI MAG TAPE
TI/IBM PC	MS/PC-DOS	TMDS3242810-02	5 1/4″ FLOPPY

#### F.2 TMS320C25 Simulator

The TMS320C25 Simulator is a software program that simulates operation of the TMS320C25 to allow program verification. The debug mode enables the user to monitor the state of the simulated TMS320C25 while the program is executing. The simulator uses the TMS320C25 object code produced by the TMS320C25 Macro Assembler/Linker. During program execution, the internal registers and memory of the simulated TMS320C25 are modified as each instruction is interpreted by the host computer. Once program execution is suspended, the internal registers and both program and data memories can be inspected and/or modified. In addition, files can be associated with the I/O ports.

The following features highlight simulator capability for effective TMS320C25 software development:

- Program Debug/Verification
- Single-Step Option
- Trace/Breakpoint Capabilities
- Full Access to Simulated Registers and Memories
- I/O Device Simulation

The TMS320C25 Simulator is currently available for the VAX/VMS, TI PC/MS-DOS, and IBM PC/PC-DOS operating systems.

HOST	OPERATING SYSTEM	PART NUMBER	MEDIUM
DEC VAX	VMS	TMDS3242211-08	1600 BPI MAG TAPE
TI/IBM PC	MS/PC-DOS	TMDS3242811-02	5 1/4″ FLOPPY

#### F.3 TMS320C25 Emulator

The TMS320C25 Emulator (XDS/22) is a user-friendly system that has all the features necessary for realtime in-circuit emulation. This allows integration of hard-ware and software modules in the debug mode. By setting breakpoints based on internal conditions or external events, execution of the program can be suspended and control given to the debug mode. In the debug mode, all registers and memory locations can be inspected and modified. Single-step execution is available. Full-trace capabilities at full speed and a reverse assembler that translates machine code back into assembly instructions also increase debugging productivity. Using a standard RS-232-C port, the object file produced by the TMS320C25 Macro Assembler/Linker can be downloaded into the emulator, which then can be controlled through a terminal.

The XDS/22 provides 4K x 16 words of high-speed static RAM (zero wait states) for program memory and sockets for 4K x 16 words of high-speed static RAM for user-supplied data memory. It also has the capability of executing out of target memory to utilize the full TMS320C25 program/data address range. For multiprocessing configurations, up to nine emulators can be daisy-chained together.


The XDS/22 emulator is a completely self-contained system with power supply. This model also includes memory expansion with 64K x 16 words of DRAM (two wait states). This slower memory is configurable by the user as either all program memory, all data memory, or 32K words of each. With three RS-232-C ports, the XDS/22 Emulator can be interfaced to a terminal, host computer for source or object downloading/uploading capabilities, and printer or PROM programmer.

The key features of the XDS/22 Emulator are as follows:

- Full-Speed In-Circuit Emulation
- 4K Words of Program Memory for User Code
- Program/Data DRAM Memory Expansion to 64K Words
- Hardware Breakpoint on Program, Data, or I/O Conditions
- 2K Words of Full-Speed Hardware Trace
- Use of Target System Crystal, Internal Crystal, or External Clock Signal
- Up to Ten Software Breakpoints
- Single-Step Option
- Assembler/Reverse Assembler
- Host-Independent Upload/Download Capabilities to/from Program or Data Memory
- Ability to Inspect and Modify Registers and Program/Data Memory
- Multiprocessor System Development

MODEL	PART NUMBER	POWER SUPPLY
XDS/22	TMDS3262221	(Included)

Figure F-2 shows a block diagram of a typical system configuration using the TMS320C25 XDS/22 Emulator.



#### Figure F-2. TMS320C25 XDS/22 Emulator System Configuration

#### **F.4 Device Prefix Designators**

To provide expeditious system evaluations by customers during the product development cycle, Texas Instruments assigns a prefix designator with three options: TMX, TMP, and TMS. These prefixes are representative of the evolutionary stages of product development from engineering prototypes (TMX) through fully qualified production devices (TMS). This evolutionary development flow is defined below.

- **TMX** Experimental devices that are not representative of the final device's electrical specifications.
- **TMP** Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification.
- **TMS** Fully qualified production devices.

TMX devices are shipped against the following disclaimer:

- 1) Product is experimental and its reliability has not been characterized.
- 2) Product is sold "as is."
- 3) Product is not warranted to be exemplary of final production version if or when released by Texas Instruments.

TMP devices are shipped against the following disclaimer:

- Customer understands that the product purchased hereunder has not been fully characterized and the expectation of quality and reliability cannot be defined; therefore, Texas Instruments standard warranty refers only to the device's specifications.
- 2) No warranty of merchantability or fitness is expressed or implied.

#### Note:

Texas Instruments recommends that prototype devices (TMX or TMP) not be used in production systems since their expected end-use failure rate is undefined but predicted to be greater than standard qualified production devices.

TMS devices have been fully characterized and the quality and reliability of the device has been fully demonstrated. Texas Instruments standard warranty applies.

#### F.5 TMS320 Nomenclature

In addition to the prefix, the device family name, the specific device name, package type, and temperature range are designated in the device nomenclature. Figure F-3 provides a legend for reading the complete device name.




Figure F-3. TMS320 Nomenclature

.

.

. .

# G. TMS320C25 Macro Assembler and Link Editor Installation

This appendix contains step-by-step instructions for installing, verifying, and relinking the TMS320C25 Macro Assembler and Link Editor. This software can be installed on two operating systems:

- VAX/VMS (Digital Equipment Corporation VAX-11)<sup>1</sup>
- MS/PC-DOS (MS-DOS for the TI PC and PC-DOS for the IBM PC)<sup>2</sup>

The following style and symbol conventions are used to present information clearly and concisely:

- The symbol **<CR>** indicates that a carriage return should be entered.
- Screen displays are shown in a special font.
- Portions of a display that are <u>user responses</u> are underscored.

<sup>&</sup>lt;sup>1</sup> VAX-11 and VMS are trademarks of Digital Equipment Corporation.

<sup>&</sup>lt;sup>2</sup> PC-DOS is a trademark of International Business Machines.

### G.1 TMS320C25 VAX/VMS CrossWare Installation

The TMS320C25 CrossWare tape was created with the VMS BACKUP utility. The package is contained in two directories, shipped in two save-sets.

In the examples, replace <**directory**> with the name of the directory in which this package resides, e.g., DUA2:[DSP.ASM25]. Note the use of brackets in this section to indicate a directory.

The following subsections include the sequence of steps used for restoring the directories of the Macro Assembler and Link Editor, installing command files, providing transparent access, verifying the installation procedure, and relinking the product components. A list of the product directories is also provided.

#### G.1.1 Restoring the Distribution Tape to Disk

In the following examples, **MFA0** is the tape drive name and **DUA2** is the hard disk drive name. The tape drive and disk drive may have other names, dependent on a particular system.

#### • Mount the Tape

Place the tape on a tape drive. Mount it by entering:

ALLOC MFA0: <<u>CR></u> MOUNT MFA0:/OVER=ID/FOR/DEN=1600 <<u>CR></u>

If the mount is successful, the screen displays:

ASM25 MOUNTED ON MFA0

#### • Restore the Macro Assembler

Use the BACKUP utility to read the C25ASM save-set from the tape:

BACKUP/LOG/VERIFY MFA0:C25ASM.BCK DUA2:[<directory>]\*.\* << CR>

The CrossWare package can reside in either the user directory or a system directory. The examples copy the package into the user directory, copying the C25ASM.BCK directory structure on the tape into [<directory>] on disk DUA2.

A README file explaining the Macro Assembler validation procedure is contained in this directory:

[<directory>.C25ASM]README.DAT

If not installing the Link Editor, skip the next step and unload the tape.

#### Restore the Link Editor

Use the BACKUP utility to copy the LINKER save-set from the tape:

BACKUP/LOG/VERIFY MFA0:LINKER.BCK DUA2:[<directory>]\*.\* << CR>

The LINKER.BCK directory structure on the tape is copied into [<directory>] on disk DUA2.

A README file explaining the Link Editor validation procedure is contained in this directory:

[<directory>.LINKER]README.DAT

### • Dismount the Tape

Dismount the tape by entering:

DISMOUNT MFA0: <CR>

Remove the tape from the drive. Deallocate the tape drive by entering:

DEALLOCATE MFA0: <CR>

#### G.1.2 Installing Command Files

Two command procedures are provided to ensure correct system-dependent parse features. If the VAX/VMS system runs under Version 2.5, use the PARSE.C25 command procedure by renaming it PARSE.COM. If the system runs under Version 3.0, use the default PARSE.COM.

Set the default directory to the directory to which the Assembler and Linker have been restored. Edit the Assembler and Linker command files, replacing existing pathnames with the pathnames to which they have been restored:

Edit the file: [<directory>.C25ASM]XASM.COM

Insert the appropriate file pathnames in three places:

For the two calls to the PARSE command, which appear within the first
 20 lines, insert the appropriate file pathname after @ and before PARSE:

\$ @DUA2:[<directory>.C25ASM]PARSE 'P1' ...

 For the one RUN statement, which appears near the bottom of the file, insert the appropriate file pathname after RUN and before ASM32020:

\$ RUN <u>DUA2:[<directory>.C25ASM]</u>ASM32020

• Edit the file: [<directory>.LINKER]XLINKER.COM

Substitute the appropriate file pathnames in three places:

- Two calls to the PARSE command, marked in the file by a preceding line '\*\*\*\*\*...'.

\$ @[MOORE.LINKER]PARSE 'P1' ...

Change them to:

- \$ @DUA2:[<directory>.LINKER]PARSE 'P1' ...
- One RUN statement near the end of the file.

\$ RUN[MOORE.LINKER]LINKER

Change it to:

\$ RUN DUA2:[<directory>.LINKER]LINKER

#### G.1.3 Providing Transparent Access

Use the following procedure to provide transparent access to the Assembler and Link Editor for all users. After the directories are on disk, make the following assignments into the LOGIN.COM file:

\$ X320 :== @DUA2:[<directory>.C25ASM]XASM.COM \$ XLINK :== @DUA2:[<directory>.LINKER]XLINKER.COM

This defines the X320 and XLINK commands, which execute the Macro Assembler and Link Editor. Execute the Macro Assembler by entering X320 at the terminal in System Mode. Similarly, execute the Link Editor by entering XLINK.

#### G.1.4 Verifying Installation

This verification procedure is not designed to perform an exhaustive test. It simply verifies that the installation procedures were executed correctly. It also provides familiarity with the basic operation and data flow of this package.

The test procedure consists of creating a test directory, assembling three source files, and linking the assembler output files.

- Create a test directory. Copy the TEST.ASM, TEST1.ASM, TEST2.ASM, and TEST1.CON files from [.C25ASM] and [.LINKER] into the directory by entering these commands:
  - \$ CREATE/DIR [<userid>.TEST] <CR>
    \$ SET DEF [<userid>.TEST] <CR>
    \$ COPY [<directory>.C25ASM]TEST.ASM \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.ASM \* <CR>
    \$ COPY [<directory>.LINKER]TEST2.ASM \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST1.CON \* <CR>
    \$ COPY [<directory>.LINKER]TEST] <CR>
    \$ COPY [<directory>.LINKER]TEST] <CR>
- 2) In System Mode, enter: X320 <CR>

For the first input parameter in each of the three assembler runs, enter TEST.ASM, TEST1.ASM, and TEST2.ASM, respectively (ASM is the default). The command procedure parses the pathname and generates defaults for the output listing and object files. Press the carriage return to accept the defaults, or specify user file pathnames as follows:

\$ X320 TEST <CR>
Object file (TEST.MPO): <CR>
Listing file (TEST.LIS): <CR>
Messages (\_\_\_TXE1:): <CR>

\$ X320 TEST1 Object file (TEST1.MPO): <CR> Listing file (TEST1.LIS): <CR> Messages (\_\_\_TXE1:): <CR>

\$ X320 TEST2 Object file (TEST2.MPO): <CR> Listing file (TEST2.LIS): <CR> Messages (\_\_\_TXE1:): <CR>

This creates the TEST.MPO, TEST.LIS, TEST1.MPO, TEST1.LIS, TEST2.MPO and TEST2.LIS files in the directory [<userid>.TEST].

3) In System Mode, enter: XLINK <CR>

As the first input parameter, enter TEST1.CON. For the second and third parameters, the command procedure parses the pathname and generates

defaults for the output, load, and map files. This procedure links the object files for TEST1 and TEST2 into a single executable object file in TEST1.LOD (CON is the default for the first parameter):

\$ XLINK TEST1 <CR>
Linked object file (TEST1.LOD): <CR>
Map file (TEST1.MAP): <CR>

This creates the files TEST1.LOD and TEST1.MAP. These files should agree with the precompiled versions in the product directories for the Macro Assembler and Link Editor.

#### G.1.5 Relinking the Macro Assembler and Link Editor

It should not be necessary to relink the Macro Assembler or Link Editor, but command files have been provided to allow for this contingency.

To relink the Macro Assembler, edit the LINKASM.COM procedure file to put the correct pathname for the runtime library in the logical assignment statement. In System Mode, execute LINKASM.COM to relink the ASM32020.EXE file:

\$ SET DEF [<directory>.C25ASM] <CR>
\$ @LINKASM <CR>

Similarly, to relink the Link Editor, edit the LINKLINK.COM procedure file to put the correct pathname for the runtime library in the logical assignment statement. In System Mode, execute LINKLINK.COM to relink the LINKER.EXE file:

\$ SET DEF [<directory>.LINKER] <CR>
\$ @LINKLINK <CR>

#### G.1.6 Product Directories

The following listing contains the product directories found in the CrossWare package. These two directories contain a total of 40 files.

<u>SET DEF [<userid>.<directory>] <cr></cr></directory></userid></u> DIR <cr></cr>					
	Directory [ <directory>] C25ASM.DIR;1 LINKER.DIR;1 Total: 2 files</directory>				
DIR [ <directory>.</directory>	.C25ASM] <cr></cr>				
Directory [ <direc ASM.OBJ;1 A FORMO.LIS;1 F FORM1.MPO;1 F FORMREST.ASM;1 F PARSE.C25;1 P TEST.LIS;1 T Total: 23 files</direc 	ASM32020.EXE;1 FORM0.MP0;1 FORM2.ASM;1 FORMREST.LIS;1 PARSE.COM;1	ASMRTS.OLB;1 FORM1.ASM;1 FORM2.LIS;1 FORMREST.MPO;1 README.LIS;1 XASM.COM;1	FORMO.ASM;1 FORM1.LIS;1 FORM2.MPO;1 LINKASM.COM;1 TEST.ASM;1		
DIR [ <directory>.LINKER] <cr></cr></directory>					
Directory [ <direc XLINKER.COM;1 L LINKRTS.OLB;1 P TEST1.ASM;1 T TEST1.MAP;1 T TEST2.MPO;1 Total: 17 files</direc 	LINKĒR.EXE;1 PARSE.C25;1 FEST1.CON;1	LINKER.OBJ;1 PARSE.COM;1 TEST1.LIS;1 TEST2.ASM;1	LINKLINK.COM;1 README.LIS;1 TEST1.LOD;1 TEST2.LIS;1		

# G.2 TMS320C25 MS/PC-DOS CrossWare

The TMS320C25 CrossWare installation package is contained on a dual-density double-sided floppy diskette. The Macro Assembler and Link Editor execute in batch mode on MS-DOS (TI PC) and PC-DOS (IBM PC) systems. At least 256K bytes of memory space must be available.

Instructions are included for both hard-disk systems and dual floppy-drive systems. The examples use these symbols for drive names:

- A: Floppy-disk drive for hard-disk systems or source drive for dual floppy-drive systems.
- **B:** Destination or system disk drive for dual floppy-drive systems.
- E: Winchester (hard disk) for hard-disk systems.

The following subsections include a list of the files on the diskette and the sequence of steps used for restoring, executing, and testing the directories of the Macro Assembler and Link Editor.

### G.2.1 Diskette Files

The TMS320C25 Assembler portion of the diskette contains four files: an executable module and three test files.

**Executable Module:** 

XASM.EXE	Executes the	Macro Assembler

#### **Test Files:**

FFT.ASM	Source file for Assembler test program
FFT.LST	Correct output listing file for Assembler test program
FFT.MPO	Correct output object file for Assembler test program

 The TMS320C25 Linker portion of the diskette contains ten files: one executable module and nine test files.

#### **Executable Module:**

LINKER.EXE Executes the Link Editor

Test Files:

1 10 20

TST1.ASM	Source file for test program #1
TST1.LST	Correct output listing file for test program #1
TST1.MPO	Correct output object file for test program #1
TST2.ASM	Source file for test program #2
TST2.LST	Correct output listing file for test program #2
TST2.MPO	Correct output object file for test program #2
LNKTST.CTL	Linker test program (link control file)
LNKTST.MAP	Correct output listing file for the Linker test program
LNKTST.LOD	Correct output object file for the Linker test program

Instructions are provided for hard-disk systems and dual floppy-drive systems. If using a dual floppy-drive system, the MS/PC-DOS system diskette should be in drive B.

- 1) Make a backup diskette of the Macro Assembler and Linker.
  - On MS-DOS, insert the source diskette in drive A. Enter:

DISKCOPY A: A:/F/V <CR>

The /F (format) switch tells MS-DOS to format the new (destination) diskette before copying begins. The /V (verify) switch tells MS-DOS to verify that the source and destination diskettes are identical after the copy has completed.

• On PC-DOS, insert a blank diskette in drive A. Enter:

FORMAT A: <CR>

Then enter:

DISKCOPY A: A: <CR>

When MS/PC-DOS first prompts for the destination diskette, remove the source diskette and insert a blank diskette. Follow the prompts, removing and inserting the source and destination diskettes as directed. When MS/PC-DOS prompts:

COPY ANOTHER (Y/N)?

respond with N.

2) Copy the Macro Assembler onto the hard disk or the system disk.

On hard-disk systems, enter:

COPY A:XASM.EXE E:\*.\*/V << CR>

On dual floppy-drive systems, enter:

COPY A:XASM.EXE B:\*.\*/V <CR>

3) Copy the Link Editor onto the hard disk or the system disk:

On hard-disk systems, enter:

COPY A:LINKER.EXE E:\*.\*/V <CR>

On dual floppy-drive systems, enter:

COPY A:LINKER.EXE B:\*.\*/V <CR>

#### G.2.3 Executing the Macro Assembler

To execute the Macro Assembler, enter:

XASM <CR>

The command line parser prompts for the source, listing, and object file names:

Source File	Enter the source file name (if the source file does not have an extension, then type the file name with an explicit '.').
Listing File	Enter the output listing file name.
Object File	Enter the output object file name.

MS/PC-DOS creates defaults for the listing and object files and/or their extensions. The default extensions are:

.ASM	Source file
.LST	Listing file
.MPO	Object file

In the following examples, two special command characters are used: semicolon (;) and comma (,). Using a semicolon (;) followed immediately by a carriage return at any time after the first filename in a command line selects the default responses to the remaining prompts. The comma (,) separates responses to successive prompts.

#### **Examples:**

XASM <filename>.SRC;

- Uses <filename> with extension SRC.
- Generates defaults for the listing file <filename.LST> and object file <filename>.MPO.

XASM <filename>;

- Uses <filename> with default extension ASM.
- Generates defaults for the listing and object files as indicated above.

XASM <filename>,<newname>;

- Uses <filename> with default extension ASM.
- Generates listing file <newname>.LST and object file <newname>.MPO.

XASM <filename>,<newname>

- Uses <filename> with default extension ASM.
- Generates listing file <newname>.LST and prompts for object file name.

#### G.2.4 Executing the Link Editor

To execute the Linker, enter:

LINKER <CR>

The command line parser prompts for the control, linkmap, and load file names.

Control File	Enter the control file name with extension (if the control file does
	not have an extension, type the file name with an explicit '.').
Map File	Enter the linkmap file name with extension.
Load File	Enter the load module file name with extension.

MS/PC-DOS generates defaults for the linkmap and load files and/or their extensions. The default extensions are:

.CTL	Control file
.MAP	Linkmap file
.LOD	Load file

In the following examples, two special command characters are used: semicolon (;) and comma (,). Using a semicolon (;) followed immediately by a carriage return at any time after the first filename in a command line selects the default responses to the remaining prompts. The comma (,) separates responses to successive prompts.

#### **Examples:**

LINKER <filename>.SRC;

- Uses <filename> with extension SRC.
- Generates defaults for the linkmap and load files as indicated above.

LINKER <filename>;

- Uses <filename> with default extension CTL.
- Generates defaults for the linkmap and load files as indicated above.

LINKER <filename>,<newname>;

- Uses <filename> with default extension CTL.
- Generates linkmap file <newname>.MAP and load file <newname>.LOD.

LINKER <filename>,<newname>

- Uses <filename> with default extension CTL.
- Generates linkmap file <newname>.MAP and prompts for the load file name.

### G.2.5 Testing the Macro Assembler

- Hard-Disk Systems
  - Copy the FFT.ASM test file from the backup diskette onto the hard disk using the MS/PC-DOS COPY utility:

COPY A:FFT.ASM E:\*.\*/V <CR>

2) Execute the Macro Assembler using FFT.ASM as the source file. By entering:

XASM FFT; <CR>

in response to the system prompt, the Assembler generates the default object file, FFT.MPO and default listing file FFT.LST.

- Compare the listing and object files just created to those on the backup diskette:
  - On MS-DOS, use the FILCOM utility to make the comparison:

FILCOM	FFT.MPO	A:FFT.MPO	<cr></cr>
FILCOM	FFT.LST	A:FFT.LST	<cr></cr>

The contents of each file can be viewed with the TYPE utility.

 On PC-DOS, use the TYPE utility to show the contents of the two files and to visually check the contents for verification:

TYPE	<u>FFT.MPO</u> <cr></cr>
TYPE	A:FFT.MPO <cr></cr>
TYPE	FFT.LST <cr></cr>
TYPE	A:FFT.LST <cr></cr>

Only lines containing dates or times should differ.

- Floppy-Drive Systems:
  - 1) Insert the backup diskette into the default floppy drive.
  - 2) Execute the Macro Assembler using FFT.ASM as the source test file. It is important to use a different name for the object and listing files. Otherwise, the Assembler will write over these files on the backup diskette, and there will be no correct files with which to compare the created files. By entering:

XASM FFT, MYFFT; <CR>

in response to the system prompt, the Assembler generates object file MYFFT.MPO and listing file MYFFT.LST.

- Compare the listing and object files just created to those shipped on the backup diskette:
  - On MS-DOS, use the FILCOM utility to make the comparison:

FILCOM	<u>FFT.MPO</u>	<u>MYFFT.MPO</u>	<u> <cr></cr></u>
FILCOM	FFT.LST	MYFFT.LST	<cr></cr>

The contents of each file can be viewed with the TYPE utility.

- On PC-DOS, use the TYPE utility to show the contents of the two files and to visually check the contents for verification:

<u>TYPE FFT.MPO <CR></u> TYPE MYFFT.MPO <CR>

<u>TYPE FFT.LST <CR></u> TYPE MYFFT.LST <CR>

Only lines containing dates or times should differ.

#### Note:

The files TEST1.ASM and TEST2.ASM, contained in the Linker portion of the diskette, can also be used to test the Macro Assembler.

### G.2.6 Testing the Link Editor

- Hard-Disk Systems
  - 1) Copy the LNKTST.CTL, TST1.MPO, and TST2.MPO files from the backup diskette onto the hard disk using the MS/PC-DOS COPY utility:

COPY A:LNKTST.CTL E:\*.\*/V <CR> COPY A:TST\*.MPO E:\*.\*/V <CR>

2) Execute the Link Editor using LNKTST.CTL as the control file. By entering:

LINKER LNKTST; <CR>

in response to the system prompt, the Linker generates the default linkmap file LNKTST.MAP and default load file LNKTST.LOD.

3) Compare the map and load files just created to those on the backup diskette:

On MS-DOS, use the FILCOM utility to make the comparison:

FILCOM	LNKTST.MAP	A:LNKTST.MAP	<cr></cr>
FILCOM	LNKTST.LOD	A:LNKTST.LOD	<cr></cr>

The contents of each file can be viewed with the TYPE utility.

 On PC-DOS, use the TYPE utility to show the contents of the two files and to visually check the contents for verification:

 LNKTST.MAP <cr> A:LNKTST.MAP <cr></cr></cr>
 LNKTST.LOD <cr> A:LNKTST.LOD <cr></cr></cr>

Only lines containing dates or times should differ.

- Floppy-Drive Systems:
  - 1) Insert the backup diskette into the default floppy drive.
  - 2) Execute the Link Editor using LNKTST.CTL as the control file. It is important to use a different name for the map and load files. Otherwise, the Linker will write over these files on the backup diskette, and there will be no correct files with which to compare the created files. By entering:

LINKER LNKTST, MYLNK; <CR>

in response to the system prompt, the Linker generates the linkmap file MYLNK.MAP and load file MYLNK.LOD.

- Compare the map and load files just created to those shipped on the backup diskette:
  - On MS-DOS, use the FILCOM utility to make the comparison:

FILCOM LNKTST.LOD MYLNK.MAP <<u>CC></u>

The contents of each file can be viewed with the TYPE utility.

- On PC-DOS, use the TYPE utility to show the contents of the two files and to visually check the contents for verification:

TYPE	LNKTST.MAP	<u> <cr></cr></u>
TYPE	MYLNK.MAP	< <u>CR&gt;</u>

TYPE	LNKTST.LOI	) < CR >
TYPE	MYLNK.LOD	< <u>CR&gt;</u>

Only lines containing dates or times should differ.

G-12

# Index

# Α

ABS Absolute Value of Accumulator 4-16 accumulator 2-10, 3-3, 3-15 adaptor sockets 2-3 ADD Add to Accumulator with Shift 4-17 ADDC Add to Accumulator with Carry 4-18 ADDH Add to High Accumulator 4-19 ADDK Add to Accumulator Short Immediate 4-20 address bus (A15-A0) 2-5 addressing modes 2-15, 3-12, 4-2 direct addressing 2-16, 3-12, 4-2 immediate addressing 2-16, 3-12, 4-7 indirect addressing 2-16, 3-12, 4-3 ADDS Add to Accumulator with Sign-Extension Suppressed 4-21 ADDT 3-16 Add to Accumulator with Shift Specified by T Register 4-22 ADLK Add to Accumulator Long Immediate with Shift 4-23 ADRK Add to Auxiliary Register Short Immediate 4-24 AND AND with Accumulator 4-25 ANDK AND Immediate with Accumulator with Shift 4-26 APAC Add P Register to Accumulator 4-27 ARAU 3-10, 3-12, 5-37 ARB 3-11, 3-23 architectural overview 2-1 arithmetic logic unit (ALU) 3-3, 3-15 ARP 3-9, 3-12, 3-23 assembler 7-2

assembler directives 7-1, 7-9 AORG (Absolute Origin) 7-13 BES (Block Ending with Symbol) 7-14 BSS (Block Starting with Symbol) 7-15 7-16 CEND (Common Segment End) COPY (Copy Source File) 7-17 CSEG (Common Segment) 7-18 DATA (Initialize Word) 7-20 DEF (External Definition) 7-21 DEND (Data Segment End) 7-22 DORG (Dummy Origin) 7-23 DSEG (Data Segment) 7-24 DORG (Durning C.) DSEG (Data Segment) 7-25 EQU (Define Assembly-Time Constant) 7-26 EXEC (Independent Program Segment) 7-27 IDT (Program Identifier) 7-28 LIST (Restart Source Listing) 7-29 LOAD (Force Load) 7-30 MLIB (Define MACRO Library) 7-32 OPTION (Output Options) 7-33 PAGE (Eject Page) 7-34 PEND (Program Segment End) 7-35 PSEG (Program Segment) 7-36 REF (External Reference) 7-37 RORG (Relocatable Origin) 7-38 SREF (Secondary External Reference) 7-39 TEXT (Initialize Text) 7-40 TITL (Page Title) 7-41 UNL (Stop Source Listing) 7-42 XEND (Independent Segment End) 7-43 assembler error messages 7-51 assembly language instructions 2-17, 4-1 auxiliary register arithmetic unit (ARAU) 2-9, 3-3, 3-10, 3-12 auxiliary register file bus (AFB) 3-5, 3-12 auxiliary register pointer (ARP) 3-3, 3-9, 3-12, 3-23 auxiliary register pointer buffer (ARB) 3-4, 3-11, 3-23 auxiliary registers (AR0-AR7) 2-8, 3-3, 3-9, 4-3

# В

В Branch Unconditionally 4-28 BACC Branch to Address Specified by Accumulator 4-29 BANZ 3-20 Branch on Auxiliary Register Not Zero 4-30 BBNZ 5-24 Branch on Bit Not Equal to Zero 4-32 BBZ 5-24 Branch on Bit Equal to Zero 4-33 BC Branch on Carry 4-34 BGEZ Branch if Accumulator Greater Than or Equal to Zero 4-35 BGZ Branch if Accumulator Greater Than Zero 4-36 2-6, 3-49 BIO BIOZ Branch on I/O Status Equal to Zero 4-37 BIT 5-24 Test Bit 4-38 bit manipulation 5-24 bit-reversed addressing 2-16, 5-46 BITT 5-24 Test Bit Specified by T Register 4-39 BLEZ Branch if Accumulator Less Than or Equal to Zero 4-41 BLKD 3-13, 5-15 Block Move from Data Memory to Data Memory 4-42 BLKP 3-13, 5-15 Block Move from Program Memory to Data Memory 4-44 block diagram 2-3 block moves 3-13, 5-15 BLZ Branch if Accumulator Less Than Zero 4-46 BNC Branch on No Carry 4-47 BNV 5-25 Branch if No Overflow 4-48 BNZ Branch if Accumulator Not Equal to Zero 4-49 BR 2-5, 3-46 branches 3-20, 5-20, D-1 BV 5-25 Branch on Overflow 4-50

#### ΒZ

Branch if Accumulator Equals Zero 4-51

# С

CALA 5-4 Call Subroutine Indirect 4-52 CALL 5-4 Call Subroutine 4-53 calls 3-20, 5-20, D-1 carry bit (C) 2-10, 3-15, 3-23, 5-38, D-2 central arithmetic logic unit (CALU) 2-10, 3-3, 3-13 CLKOUT1 2-6 CLKOUT2 2-6 CLKR 2-6, 3-36, D-2 CLKX 2-6, 3-36, D-2 clock timing 3-28 CMPL Complement Accumulator 4-54 CMPR Compare Auxiliary Register with Auxiliary Register AR0 4-55 CNF 3-23 CNFD 3-7, 5-18, D-1 Configure Block as Data Memory 4-56 CNFP 3-7, 5-18, D-1 **Configure Block as Program** Memory 4-57 codec interface 6-7 commands (see linker commands) companding 5-42 computed GOTO 5-9 constants 7-4, 8-5 context switching 5-11 convolution 5-26 cycle timings (instructions) D-1, E-1

# D

data address bus (DAB) 3-5, 3-12 data bus (D15-D0) 2-5, 3-5 data memory addressing 3-12 data memory page pointer (DP) 3-4, 3-12, 3-23 data moves 3-13, 5-26 data receive register (DRR) 3-4, 3-35 data transmit register (DXR) 3-4, 3-35 denormalization 5-36 development support 2-22, F-1 emulator (XDS) 2-23, F-3 macro assembler/linker 2-23, F-2 simulator 2-23, F-2 digital filters 5-43 DINT Disable Interrupt 4-58 direct address bus (DRB) 3-5, 3-12 direct addressing mode 3-12, 4-2 direct memory access (DMA) 2-9, 2-14, 3-47, 6-4 directives (see assembler directives) 7-1 division 5-32 DMOV 3-13, 5-26 Data Move in Data Memory 4-59 DR 2-6 DRR 3-9, 3-35, D-2 DS 2-5 DX 2-6, 3-36 DXR 3-9, 3-35

# Ε

EINT 3-33, 3-34 Enable Interrupt 4-60 emulator (XDS) 2-23, F-3 EXAMPLE Example Instruction 4-14 extended-precision arithmetic 5-38 external clock (CLKX) 3-36 external flag (XF) 3-24, 3-50 external memory interface 3-26, 6-2 external read cycle 3-28 external write cycle 3-30

# F

Fast Fourier Transforms (FFT) 5-46 filtering 5-43 finite impulse response (FIR) filters 5-43 floating-point arithmetic 2-11, 3-16, 5-35 format bit (FO) 3-23, 3-35 FORT D-2 Format Serial Port Registers 4-61 frame sync mode 2-12 frame synchronization mode bit (FSM) 3-24, 3-35, D-2 FSR 2-6, 3-36 FSX 2-6, 3-36

# G

global memory 2-13, 3-45, 6-6 global memory allocation register (GREG) 3-4, 3-9, 3-45, 3-46, 6-7

# Η

hardware applications 6-1 hardware stack 2-9, 3-4, 5-6, 5-11 Harvard architecture 1-1, 2-1 HOLD 2-5, 3-47 hold mode (HM) 3-24, D-2 HOLDA 2-5, 3-47

# I

I/O interface 2-12, 3-26 I/O ports 2-12, 6-8 IACK 2-6, 3-32, 3-33 IBM/PC-DOS CrossWare installation G-1 IDLE D-1 Idle Until Interrupt 4-62 immediate addressing mode 3-12, 4-7 IN 5-15 Input Data from Port 4-63 indexed addressing 2-16, 5-37 indirect addressing mode 3-12, 4-3 infinite impulse response (IIR) filters 5-43 initialization 5-2 instruction cycle classes E-1 instruction cycle timings E-1 instruction pipeline 3-18, 3-19 instruction register (IR) 3-4, 3-18 instruction repeatability 4-15 instructions (assembly language) 4-1 interrupt acknowledge (IACK) 3-32, 3-33 interrupt flag register (IFR) 3-4, 3-32, 5-11 interrupt mask register (IMR) 3-4, 3-9, 3-32, 5-11 interrupt mode (INTM) 3-24, 3-32, 3-33 interrupts 2-11, 3-31, 3-47, 5-11 logic 3-34 priorities 3-32, 5-14 RS 3-21 service routine 5-11 vector locations 3-32, 5-11 INT2-INT0 2-6 ĪS 2-5

# Κ

keywords 8-10

# L

labels 8-5 LAC Load Accumulator with Shift 4-64 LACK Load Accumulator Immediate Short 4-65 LACT 3-16 Load Accumulator with Shift Specified by T Register 4-66 LALK Load Accumulator Long Immediate with Shift 4-67 LAR Load Auxiliary Register 4-68 LARK Load Auxiliary Register Immediate Short 4-70 LARP Load Auxiliary Register Pointer 4-71 LDP Load Data Memory Page Pointer 4-72 LDPK Load Data Memory Page Pointer Immediate 4-73 link editor 9-1 link editor files 9-3 libraries 9-4 library creation 9-47 symbol resolution 9-4 link control file 9-3 linked output file 9-4 listing file 9-4 link map 9-4 object modules 9-3 linker 2-23, F-2 description 9-2 error messages 9-50 examples 9-36 files 9-3 procedure/task segmentation 9-2, 9-30, 9-35 program definition 9-2 segment positioning 9-2, 9-10 linker command set summary 9-5 linker commands 9-5 ADJUST (Specify Alignment of Phase) 9-8 ALLGLOBAL (Declare Global Symbols) 9-9

**ALLOCATE** (Allocate Relative Positioning of Segments) 9-10 AUTO (Automatic Symbol Resolution) 9-11 COMMON (Set Starting Counter for CSEG) 9-12 DATA (Set Starting Counter for DSEG) 9-13 DUMMY (Supress Generation of Linked Output File) 9-14 END (Specify End of Control Stream) 9-15 ENTRY (Specify a Symbol for an Entry Tag) 9-16 FIND (Search Sequential Libraries for Unresolved References) 9-17 FORMAT (Define Format of Linked Output Module) 9-18 **GLOBAL** (Identify Global Symbols) 9-19 INCLUDE (Specify Modules To Be Included in Link) 9-20 LIBRARY (Define Random Library Directories) 9-21 NOAUTO (Inhibit Automatic Symbol Resolution) 9-22 NOMAP (Omit Module, Common, and Symbol Maps from Listing) 9-23 NOPAGE (Set No Page Ejects Between Link Maps) 9-24 NOSYMT (Omit Symbol Table from Modules) 9-25 NOTGLOBAL (Define Local Symbols) 9-26 PAGE (Set Page Eject to Separate Link Maps) 9-27 PARTIAL (Perform Partial Link) 9-28 PHASE (Define Phase Level and Name) 9-29 PROCEDURE (Define Phase as Procedure) 9-30 **PROGRAM** (Define Absolute Counter for PSEG) 9-31 **REPLACE** (Relate Oldsym with Newsym) 9-32 SEARCH (Search for Unresolved References) 9-33 SYMT (Include Symbol Tables in Linked Output File) 9-34 TASK (Define Phase as Task) 9-35 linking examples 9-36 library creation 9-47 partial linking 9-43 ROM/RAM partitioning 9-41 simple linking 9-39 listing file (linker) 9-4 logical operations 5-23 LPH

Load High P Register 4-74 LRLK Load Auxiliary Register Long Immediate 4-75 LST Load Status Register ST0 4-76 LST1 Load Status Register ST1 4-78 LT Load T Register 4-80 LTA 5-29 Load T Register and Accumulate Previous Product 4-81 LTD 5-29 Load T Register, Accumulate Previous Product, and Move Data 4-82 LTP Load T Register and Store P Register in Accumulator 4-83 LTS Load T Register, Subtract Previous Product 4-84

# Μ

MAC 2-11, 5-28, 5-29, D-1 Multiply and Accumulate 4-85 MACD 2-11, 5-26, 5-29, D-1 Multiply and Accumulate with Data Move 4-87 macro assembler 2-23, 8-1, F-2 absolute symbols 7-8 character strings 7-6 constants 7-4 cross-reference listing 7-50 error messages 7-51 object code 7-45 relocatable symbols 7-8 source listing format 7-44 symbols 7-4 macro definitions 8-2 macro error messages 8-20 macro examples 8-18 macros 8-1 MAR Modify Auxiliary Register 4-89 memory 2-7, 3-5, 5-15 block moves 5-15 global memory 3-45, 6-6 memory combinations 3-27 memory interface 2-9 memory management 5-15 memory maps 2-8, 3-7, 3-8 memory-mapped registers 3-7, 3-9 microcall stack (MCS) register 3-4, 3-18, 3-21

microstate complete (MSC) 6-3 model statements 8-17 MP/MC2-6 MPY 5-29 Multiply 4-90 MPYA Multiply and Accumulate Previous Product 4-91 MPYK Multiply Immediate 4-92 **MPYS Multiply and Subtract Previous** Product 4-93 MPYU 2-11, 3-17 Multiply Unsigned 4-94 2-6, 6-3 MSC multiplier 2-10, 3-3, 3-16, 5-28 multiprocessing 2-13, 3-44

# Ν

NEG Negate Accumulator 4-95 NOP No Operation 4-96 NORM 3-16 Normalize Contents of Accumulator 4-97 normalization 5-35, 5-36

# 0

object code 7-45 object modules (linker) 9-3 on-chip data RAM 2-7 on-chip program RAM execution 5-20 on-chip program ROM 3-5, 3-7 on-chip RAM 3-3, 3-6, 3-7, 5-17 on-chip RAM configuration control bit (CNF) 3-23 on-chip ROM 2-7 on-chip timer 2-11 operators 8-9 OR OR with Accumulator 4-99 order information F-1 ORK **OR Immediate with Accumulator with** Shift 4-100 OUT 5-15 Output Data to Port 4-101 overflow flag (OV) 3-24, 5-26 overflow management 5-25 overflow mode (OVM) 3-24, 5-23, 5-26 overflow saturation mode 2-10, 3-16

# Ρ

P register (PR) 3-15, 3-16, 5-28 PAC Load Accumulator with P Register 4-102 partial linking 9-43 PC stack 3-18, 3-21, 5-4 period register (PRD) 2-11, 3-3, 3-9, 3-24, 5-7, D-1 pinout 2-3 PM bits 3-24, 5-32, D-2 POP 3-21 Pop Top of Stack to Low Accumulator 4-103 POPD 3-21, 5-6 Pop Top of Stack to Data Memory 4-104 powerdown mode 3-26 prefetch counter (PFC) 3-3, 3-18 product register (PR) 2-10, 3-4, 3-16, 5-28 product shift mode (PM) bits 3-17, 3-24, 5-24, 5-32, D-2 program address bus (PAB) 3-5 program bus 3-5 program counter (PC) 3-3, 3-18 PS 2-5 PSHD 3-21, 5-6 Push Data Memory Value onto Stack 4-105 PUSH 3-21 Push Low Accumulator onto Stack 4-106

# Q

queue instruction register (QIR) 3-4, 3-18 Q15 format 3-17, 5-35

# R

R/W 2-5
random libraries (linker) 9-4
creation 9-47
definition 9-4, 9-21
search using SEARCH command 9-33
RC
Reset Carry Bit 4-107
READY 2-5, 3-30, 3-46
receive framing synchronization signal (FSR) 3-36

receive shift register (RSR) 3-4, 3-35 received serial data (RX) 3-36 repeat counter (RPTC) 2-11, 3-3, 3-21, 3-26, 3-32, 5-8 repeatability of instruction 4-15 2-6, 3-21, 3-32 reset (RS) RET 5-4 Return from Subroutine 4-108 RFSM **Reset Serial Port Frame Sync** Mode 4-109 RHM Reset Hold Mode 4-110 RINT 3-31, 3-32, D-2 ROL Rotate Accumulator Left 4-111 ROM/RAM partitioning 9-41 ROR Rotate Accumulator Right 4-112 ROVM 3-16, 5-23, 5-26 Reset Overflow Mode 4-113 RPT 3-26, 3-32, 5-8 Repeat Instruction as Specified by Data Memory Value 4-114 RPTK 3-26, 3-32, 5-8 Repeat Instruction as Specified by Immediate Value 4-115 RSR 3-4, 3-35 **RSXM 5-23** Reset Sign-Extension Mode 4-116 RTC Reset Test/Control Flag 4-117 RTXM Reset Serial Port Transmit Mode 4-118 RX 3-36 RXF 3-50 Reset External Flag 4-119

# S

SACH D-1 Store High Accumulator with Shift 4-120 SACL D-1 Store Low Accumulator with Shift 4-121 SAR Store Auxiliary Register 4-122 SBLK Subtract from Accumulator Long Immediate with Shift 4-123 SBRK Subtract from Auxiliary Register Short Immediate 4-124 SC Set Carry Bit 4-125

scaling 5-26 scaling shifter 2-10, 3-14 sequential libraries (linker) 9-4 creation 9-47 definition 9-4 search using FIND command 9-17 serial port 2-12, 3-35, 6-8, D-2 burst-mode operation 3-38 continuous-mode operation 3-40, 3-41 serial-port clock (CLKR) 3-36 SFL 3-16, 5-26 Shift Accumulator Left 4-126 SFR 3-16, 5-26 Shift Accumulator Right 4-127 SFSM Set Serial Port Frame Sync Mode 4-128 shifters 3-3 accumulator 2-10, 3-14 accumulator output 2-10, 3-14, 5-26 product register output 2-10, 3-14, 5-26 scaling shifter 2-10, 3-14 SHM Set Hold Mode 4-129 signal descriptions 2-3 sign-extension mode 5-23 sign-extension mode bit (SXM) 3-16, 3-24, 5-23, D-2 simulator 2-23, F-2 single-instruction loops 5-8 software applications 5-1 software stack 5-6 source listing format 7-44 SOVM 3-16, 5-23, 5-26 Set Overflow Mode 4-130 SPAC Subtract P Register from Accumulator 4-131 SPH Store High P Register 4-132 SPL Store Low P Register 4-133 SPM 5-24 Set P Register Output Shift Mode 4-134 SQRA 5-31 Square and Accumulate Previous Product 4-135 SQRS 5-31 Square and Subtract Previous Product 4-136 square-root routine 5-4 SST Store Status Register ST0 4-137 SST1 Store Status Register ST1 4-138 SSXM 5-23 Set Sign-Extension Mode 4-139

status registers 2-12, 3-4, 3-22, D-2 STC Set Test/Control Flag 4-140 STRB 2-5 strings 7-6, 8-5 STXM Set Serial Port Transmit Mode 4-141 SUB Subtract from Accumulator with Shift 4-142 SUBB Subtract from Accumulator with Borrow 4-143 SUBC 5-32 Conditional Subtract 4-144 SUBH Subtract from High Accumulator 4-145 SUBK Subtract from Accumulator Short Immediate 4-146 subroutines 5-4 SUBS Subtract from Low Accumulator with Sign-Extension Suppressed 4-147 SUBT 3-16 Subtract from Accumulator with Shift Specified by T Register 4-148 SXF 3-50 Set External Flag 4-149 SXM 3-16, 3-24, 5-23, D-2 symbol resolution (linker) 9-4 automatic resolution 9-4 inhibit resolution 9-22 user-defined resolution 9-4 SYNC 2-5, 3-45 synchronization 3-45 2-12 system configurations system control 2-11

# Т

T register (TR) 2-11, 3-16, 5-28 tag characters 7-46 TBLR 5-15 Table Read 4-150 TBLW 5-15 Table Write 4-151 temporary register (TR) 2-10, 3-4, 3-16, 5-28 test control flag bit (TC) 3-24 TI/MS-DOS CrossWare installation G-1 timer 3-3, 3-24, 5-7, D-1 timer interrupt (TINT) 3-25, 3-32, 5-7 timer register (TIM) 2-11, 3-9, 3-24, 5-7 TMS320 nomenclature F-5 TMS320C10 data sheet C-1

#### Index

TMS320C25 data sheet A-1 TMS32020 data sheet B-1 TMS32020/TMS320C25 system migration D-1 transmit framing synchronization signal (FSX) 3-36 transmit mode bit (TXM) 3-24, 3-35 transmit shift register (XSR) 3-4, 3-35 transmitted serial data (DX) 3-36 TRAP 3-32 Software Interrupt 4-152 typical applications 1-4

# V

variables 8-5 VAX/VMS CrossWare installation G-1 VCC 2-6 verb statements 8-11 \$ASG 8-11 \$ELSE 8-13 \$END 8-13 \$ENDIF 8-13 \$IF 8-13 \$MACRO 8-14 \$VAR 8-17 VSS 2-6

# W

wait states 6-3

## Χ

XDS emulator 2-23, F-3 XF 2-6, 3-24, 3-50 XINT 3-31, 3-32, D-2 XOR Exclusive-OR with Accumulator 4-153 XORK XOR Immediate with Accumulator with Shift 4-154 XSR 3-4, 3-35 X1 2-6 X2/CLKIN 2-6

# Ζ

ZAC Zero Accumulator 4-155 ZALH Zero Low Accumulator and Load High Accumulator 4-156 ZALR Zero Low Accumulator, Load High Accumulator with Rounding ressed 4-157 ZALS Zero Accumulator, Load Low Accumulator with Sign-Extension

Suppressed 4-158

# **TI Sales Offices** | **TI Distributors**

ALABAMA: Huntsville (205) 837-7530. ARIZONA: Phoenix (602) 995-1007; Tucson (602) 624-3276.

CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 929-1521; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074. FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420.

GEORGIA: Norcross (404) 662-7900.

ILLINOIS: Arlington Heights (312) 640-2925. INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550.

MARYLAND: Baltimore (301) 944-8600.

MASSACHUSETTS: Waltham (617) 895-9100. MICHIGAN: Farmington Hills (313) 553-1500; Grand Rapids (616) 957-4200.

MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsle (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877

OREGON: Beaverton (503) 643-6758.

PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.

PUERTO RICO: Hato Rey (809) 753-8700

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfax (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080. WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 335-8392.

# **TI Regional Technology Centers**

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220. GEORGIA: Norcross (404) 662-7945. ILLINOIS: Arlington Heights (312) 640-2909. MASSACHUSETTS: Waltham (617) 895-9197. TEXAS: Richardson (214) 680-5066 CANADA: Nepean, Ontario (613) 726-1970

# Customer **Response Center**

TOLL FREE: (800) 232-3200 OUTSIDE USA: (214) 995-6611 (8:00 a.m. - 5:00 p.m. CST)

**TI AUTHORIZED DISTRIBUTORS IN** USA

- **Arrow Electronics Diplomat Electronics General Radio Supply Company Graham Electronics** Hall-Mark Electronics **Kierulff Electronics Marshall Industries** Milgray Electronics Newark Electronics **Time Electronics** R.V. Weatherford Co.
- Wyle Laboratories Zeus Component, Inc. (Military)

**TI AUTHORIZED DISTRIBUTORS IN** CANADA

**Arrow Electronics Canada** Future Electronics

TI AUTHORIZED DISTRIBUTORS IN USA

-OBSOLETE PRODUCT ONLY-Rochester Electronics, Inc. Newburyport, Massachusetts (617) 462-9332

ALABAMA: Arrow (205) 837-6955; Hall-Mark (205) 837-8700; Kierulff (205) 883-6070; Marshall (205) 881-9235.

ARIZONA: Arrow (602) 968-4800; Hall-Mark (602) 437-1200; Kierulff (602) 437-0750; Marshall (602) 968-6181; Wyle (602) 866-2888.

Marshall (602) 968-6181; Wyle (602) 866-2888. **CALIFORNIA:** Los Angeles/Orange County: Arrow (818) 701-7500, (714) 838-5422; Hali-Mark (818) 716-7300, (714) 689-4700, (213) 217-8400; Kierulff (213) 725-0325, (714) 731-5711, (714) 220-6300; Marshall (818) 407-0101, (818) 442-7204, (714) 660-0951; R.V. Weatherford (714) 966-1447, (213) 849-3451, Wyle (213) 322-8100, (818) 880-9001, (714) 863-9953; Zeus (714) 632-6880; Sacramento: Arrow (916) 925-7456; Hali-Mark (916) 722-8600; Marshall (916) 635-9700; Wyle (916) 638-5282; San Diego: Arrow (619) 565-4800; Hali-Mark (619) 268-1201; Kierulff (619) 278-2112; Marshall (619) 578-9600; Wyle (619) 565-9171; San Francisco Bay Area: Arrow (408) 745-6600; Kierulff (408) 971-2600; Marshall (408) 943-4600; Wyle (408) 727-2500; Karshall (408) 943-4600; Kierulff (408) 971-2600; Marshall (408) 943-4600; Kierulff (408) 727-2500; Zeus (408) 988-5121. COLORADO: Arrow (303) 696-1111;

COLORADO: Arrow (303) 696-1111; Hall-Mark (303) 790-1662; Kierulff (303) 790-4444; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741; Diplomat (203) 797-9674; Hall-Mark (203) 269-0100; Kierulff (203) 265-1115; Marshall (203) 265-3822; Milgray (203) 795-0714.

FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Hall-Mark (305) 971-9280; Kierulff (305) 486-4004; Marshall (305) 928-0661; Orlando: Arrow (305) 725-1480; Hall-Mark (305) 855-4020; Marshall (305) 841-1878; Milgray (305) 647-5747; Zeus (305) 365-3000; Tampa: Arrow (813) 576-8995; Diplomat (813) 443-4514; Hall-Mark (813) 530-4543; Kierulff (813) 576-1966.

GEORGIA: Arrow (404) 449-8252; Hall-Mark (404) 447-8000; Kierulff (404) 447-5252; Marshall (404) 923-5750.



ILLINOIS: Arrow (312) 397-3440; Diplomat (312) 595-1000; Hall-Mark (312) 860-3800; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Hall-Mark (317) 872-8875; Marshali (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230.

KANSAS: Kansas City: Arrow (913) 541-9542; Hall-Mark (913) 888-4747; Marshall (913) 492-3121.

MARYLAND: Arrow (301) 995-0003; Diplomat (301) 995-1226; Hall-Mark (301) 988-9800; Kierulff (301) 636-5800; Milgray (301) 995-6169; Marshall (301) 840-9450; Zeus (301) 997-1118.

MASSACHUSETTS: Arrow (617) 933-8130; Diplomat (617) 667-4670; Hall-Mark (617) 667-0902; Klerulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 532-6200; Zeus (617) 863-8800.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Hall-Mark (612) 941-2600; Kierulff (612) 941-7500; Marshall (612) 559-2211.

MISSOURI: St. Louis: Arrow (314) 567-6888; Hall-Mark (314) 291-5350; Kierulff (314) 739-0855.

NEW HAMPSHIRE: Arrow (603) 668-6968.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000: Diplomat (201) 785-1830; General Radio (609) 964-8560; Hall-Mark (201) 575-4715, (609) 235-1900; Kierulff (201) 575-6750, (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566.

NEW YORK: Long Island: Arrow (516) 231-1000; Diplomat (516) 454-6400; Hall-Mark (516) 737-0600; Marshall (516) 273-2053; Milgray (516) 420-9800; Zeus (914) 937-7400; Rochester: Arrow (716) 427-0300; Marshall (716) 235-7620; Diplomat (716) 359-4400; Syracuse: Arrow (315) 652-1000; Marshall (607) 798-1611.

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Hall-Mark (919) 872-0712; Kierulff (919) 872-8410; Marshall (919) 878-9882.

OHIO: Cleveland: Arrow (216) 248-3990; Hall-Mark (216) 248-1788. Columbus: Arrow (414) 885-8362; Hall-Mark (614) 888-3313; Dayton: Arrow (513) 435-5563; Graham (513) 435-8660; Kierulff (513) 439-0045; Marshall (513) 236-8088.

OKLAHOMA: Arrow (918) 665-7700; Kierulff (918) 252-7537.

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980

TEXAS: Austin: Arrow (512) 335-4180; TEXAS: Austin: Arrow (512) 335-4180; Marshail (512) 258-8848; Kierulff (512) 835-2090; Marshail (512) 837-1991; Wyle (512) 834-9957; Dallas: Arrow (214) 330-6464; Hall-Mark (214) 233-5200; Wyle (214) 235-9953; Zeus (214) 233-5200; Wyle (214) 235-9953; Zeus (214) 783-7010; Houston: Arrow (713) 530-4700; Hall-Mark (713) 781-6100; Kierulff (713) 530-7030; Marshail (713) 895-9200; Wyle (713) 879-9953.

UTAH: Arrow (801) 972-0404; Diplomat (801) 486-4134; Hall-Mark (801) 268-3779; Kierulff (801) 973-6913; Wyle (801) 974-9953.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 792-0150; Hall-Mark (414) 797-7844; Kierulff (414) 784-8160; Marshall (414) 797-8400.

Marshail (414) /97/5400. CANADA: Calgary: Future (403) 235-5325; Edmonton: Future (403) 438-2858; Montreal: Arrow Canada (514) 735-5511; Future (513) 694-7710; Ottawa: Arrow Canada (613) 226-6903; Future (613) 820-8313; Guebec City: Arrow Canada (418) 687-4231; Toronto: Arrow Canada (416) 661-0220; Future (416) 638-4771; Vancouver: Future (604) 294-1166 Winnipeg: Future (204) 339-0554

BO

# **TI Worldwide Sales Offices**

ALABAMA: Huntsville: 500 Wynn Drive, Suite 514, Huntsville, AL 35805, (205) 837-7530.

ARIZONA: Phoenix: 8825 N. 23rd Ave.; Phoenix, AZ 85021, (602) 995-1007.

CALIFORNIA: Invine: 17891 Cartwright Rd., Irvine, CA 92714, (714) 660-8187; Sacramento: 1900 Point West Way, Suite 171, Sacramento, CA 95815, (916) 929-1521; San Diego: 4333 View Ridge Ave., Suite B., San Diego, CA 92123, (619) 278-9601; Santa Clara: 5353 Betsy Ross Dr., Santa Clara, CA 95054, (408) 980-9000; Torrance: 690 Knox St., Torrance, CA 90502, (213) 217-7010; Woodland Hills: 21220 Erwin St., Woodland Hills, CA 91367, (618) 704-7759. CA 91367, (818) 704-7759.

COLORADO: Aurora: 1400 S. Potomac Ave., Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 9 Barnes Industrial Park Rd., Barnes Industrial Park, Wallingford, CT 06492, (203) 269-0074.

FLORIDA: Ft. Lauderdale: 2765 N.W. 62nd St., Ft. Lauderdale, FL 33309, (305) 973-8502; Maitland: 2601 Maitland Center Parkway, Maitland, FL 32751, (305) 660-4600; Tampa: 5010 W. Kennedy Bivd., Suite 101, Tampa, FL 33609, (813) 870-6420.

GEORGIA: Norcross: 5515 Spalding Drive, Norcross, GA 30092, (404) 662-7900

ILLINOIS: Arlington Heights: 515 W. Algonquin, Arlington Heights, IL 60005, (312) 640-2925.

INDIANA: Ft. Wayne: 2020 Inwood Dr., Ft. Wayne, IN 46815, (219) 424-5174; Indianapolis: 2346 S. Lynhurst, Suite J-400, Indianapolis, IN 46241, (317) 248-8555.

IOWA: Cedar Rapids: 373 Collins Rd. NE, Suite 200, Cedar Rapids, IA 52402, (319) 395-9550.

MARYLAND: Baltimore: 1 Rutherford Pl 7133 Rutherford Rd., Baltimore, MD 21207, (301) 944-8600.

MASSACHUSETTS: Waltham: 504 Totten Pond Rd., Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Farmington Hills: 33737 W. 12 Mile Rd., Farmington Hills, MI 48018, (313) 553-1500.

MINNESOTA: Eden Prairie: 11000 W. 78th St., Eden Prairie, MN 55344 (612) 828-9300.

MISSOURI: Kansas City: 8080 Ward Pkwy., Kansas City, MO 64114, (816) 523-2500; St. Louis: 11816 Borman Drive, St. Louis, MO 63146, (314) 569-7600.

NEW JERSEY: Iselin: 485E U.S. Route 1 South, Parkway Towers, Iselin, NJ 08830 (201) 750-1050

NEW MEXICO: Albuquerque: 2820-D Broadbent Pkwy NE, Albuquerque, NM 87107, (505) 345-2555.

NE, Albuquerque, NM 8/107, (505) 345-2555.
 NEW YORK: East Syracuse: 6365 Collamer Dr., East Syracuse, NY 13057, (315) 463-9291;
 Endicott: 112 Nanticoke Ave., P.O. Box 618, Endicott, NY 13760, (607) 754-3900; Melville: 1 Huntington Quadrangle, Suite 3C10, P.O. Box 2936, Melville, NY 11747, (516) 454-6600; Pittsford: 2851 Clover St., Pittsford, NY 14534, (716) 385-6770;
 Poughkeepsie: 385 South Rd., Poughkeepsie, NY 12601, (914) 473-2900.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Woodlawn Rd., Charlotte, NC 28210, (704) 527-0930; Raleigh: 2809 Highwoods Blvd., Suite 100, Raleigh, NC 27625, (919) 876-2725.

OHIO: Beachwood: 23408 Commerce Park Rd., Beachwood, OH 44122, (216) 464-6100; Dayton: Kingsley Bidg., 4124 Linden Ave., Dayton, OH 45432, (513) 258-3877.

OREGON: Beaverton: 6700 SW 105th St., Suite 110, Beaverton, OR 97005, (503) 643-6758.

PENNSYLVANIA: Ft. Washington: 260 New York Dr., Ft. Washington, PA 19034, (215) 643-6450; Coraopolis: 420 Rouser Rd., 3 Airport Office Park, Coraopolis, PA 15108, (412) 771-8550.

PUERTO RICO: Hato Rey: Mercantil Plaza Bldg., Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: P.O. Box 2909, Austin, TX 78769, (512) 250-7855; Richardson: 1001 E. Campbell Rd., Richardson, TX 75080, (214) 680-5082; Houston: 9100 Southwest Frwy., Suite 237, Houston, TX 77036, (713) 778-6592; San Antonio: 1000 Central Parkway South, San Antonio, TX 78232, (512) 496-1779.

UTAH: Murray: 5201 South Green SE, Suite 200, Murray, UT 84107, (801) 266-8972.

VIRGINIA: Fairfax: 2750 Prosperity, Fairfax, VA 22031, (703) 849-1400.

WASHINGTON: Redmond: 5010 148th NE, Bldg B, Suite 107, Redmond, WA 98052, (206) 881-3080.

WISCONSIN: Brookfield: 450 N. Sunny Slope, Suite 150, Brookfield, WI 53005, (414) 785-7140.

CANADA: Nepean: 301 Moodie Drive, Mallorn Center, Nepean, Ontario, Canada, K2H9C4, (613) 726-1970. Richmond Hill: 280 Centre St. E., Richmond Hill L4C1B1, Ontario, Canada (416) 884-9181; St. Laurent, Ville St. Laurent Quebec, 9460 Trans Canada Hwy. St. Laurent, Quebec, Canada H4S1R7, (514) 335-8392.

ARGENTINA: Texas Instruments Argentina S.A.I.C.F.: Esmeralda 130, 15th Floor, 1035 Buenos Aires, Argentina, 1 + 394-3008.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd.: 6-10 Talavera Rd., North Ryde (Sydney), New South Wales, Australia 2113, 2 + 887-1122; 5th Floor, 418 St. Kilda Road, Melbourne, Victoria, Australia 3004, 3 + 267-4677; 171 Philip Highway, Elizabeth, South Australia 5112, 8 + 255-2066.

AUSTRIA: Texas Instruments Ges.m.b.H.: Industriestrabe B/16, A-2345 Brunn/Gebirge, 2236-846210.

**BELGIUM:** Texas Instruments N.V. Belgium S.A.: Mercure Centre, Raketstraat 100, Rue de la Fusee, 1130 Brussels, Belgium, 2/720.80.00.

BRAZIL: Texas Instruments Electronicos do Brasil Ltda.: Rua Paes Leme, 524-7 Andar Pinheiros, 05424 Sao Paulo, Brazil, 0815-6166.

DENMARK: Texas Instruments A/S, Mairelundvej 46E, DK-2730 Herlev, Denmark, 2 - 91 74 00.

FINLAND: Texas Instruments Finland OY: Teollisuuskatu 19D 00511 Helsinki 51, Finland, (90) 701-3133.

FRANCE: Texas Instruments France: Headquarters and Prod. Plant, BP 05, 06270 Villeneuve-Loubet, (93) 20-01-01; Paris Office, BP 67 8-10 Avenue Morane-Saulnier, 78141 Velizy-Villacoublay, (3) 946-97-12; Lyon Sales Office, L'Oree D'Ecully, Batiment B, Chemin de la Forestiere, 69130 Ecully, (7) 833-04-40; Strasbourg Sales Office, Le Sebastopol 3, Quai Kleber, 67055 Strasbourg Cedex, (88) 22-12-66; Rennes, 23-25 Rue du Puits Mauger, 35100 Rennes, (99) 31-54-86; Toulouse Sales Office, Le Peripole—2, Chemin du Pigeonnier de la Cepiere, 31100 Toulouse, (61) 44-18-19; Marseille Sales Office, Noilly Paradis—146 Rue Paradis, 13006 Marseille, (91) 37-25-30.



Creating useful products and services for you

GERMANY (Fed. Republic of Germany): Texas Instruments Deutschland GmbH: Haggertystrasse 1, D-8050 Freising, 8161 + 80-4591; Kurfuerstendamm 195/196, D-1000 Berlin 15, 30 + 882-7365; III, Hagen 43/Kibbelstrasse, 19, D-4300 Essen, 201-24250; Frankfurter Allee 6-8, D-6236 Eschborm 1, 06196 + 8070; Hamburgerstrasse 11, D-2000 Hamburg 76, 040 + 220-1154, Kirchhorsterstrasse 2, D-3000 Hannover 51, 511 + 648021; Maybachstrabe 11, D-7302 Ostfildern 2-Neingen, 711 + 547001; Mixikoring 19, D-2000 Hamburg 60, 40 + 637 + 0061; Postfach 1309, Roonstrasse 16, D-5400 Koblenz, 261 + 35044.

HONG KONG (+ PEOPLES REPUBLIC OF CHINA): Texas Instruments Asia Ltd., 8th Floor, World Shipping Ctr., Harbour City, 7 Canton Rd., Kowloon, Hong Kong, 3 + 722-1223.

IRELAND: Texas Instruments (Ireland) Limited: Brewery Rd., Stillorgan, County Dublin, Eire, 1 831311.

ITALY: Texas Instruments Semiconduttori Italia Spa: Viale Delle Scienze, 1, 02015 Cittaducale (Rieti), Italy, 746 694.1; Via Salaria KM 24 (Palazzo Cosma), Monterotondo Scalo (Rome), Italy, 6 + 9003241; Viale Europa, 38-44, 20093 Cologno Monzese (Milano), 2 2532541; Corso Svizzera, 185, 10100 Torino, Italy, 11 774545; Via J. Barozzi 6, 40100 Bologna, Italy, 51 355851 355851

JAPAN: Texas Instruments Asia Ltd.: 4F Aoyama JAPAN: Texas instruments Asia Lto: 4F Aoyama Fuji Bidg, 6-12, Kita Aoyama 3-Chome, Minato-ku, Tokyo, Japan 107, 3-498-2111; Osaka Branch, 5F, Nissho Iwai Bidg, 30 Imabashi 3-Chome, Higashi-ku, Osaka, Japan 541, 06-204-1881; Nagoya Branch, 7F Daini Toyota West Bidg, 10-27, Meieki 4-Chome, Nakamura-ku Nagoya, Japan 450, 52-583-8691.

KOREA: Texas Instruments Supply Co.: 3rd Floor, Samon Bidg., Yuksam-Dong, Gangnam-ku, 135 Seoul, Korea, 2+462-8001.

MEXICO: Texas Instruments de Mexico S.A.: Mexico City, AV Reforma No. 450 — 10th Floor, Mexico, D.F., 06600, 5+514-3003.

MIDDLE EAST: Texas Instruments: No. 13, 1st Floor Mannai Bldg., Diplomatic Area, P.O. Box 26335, Manama Bahrain, Arabian Gulf, 973+274681.

NETHERLANDS: Texas Instruments Holland B.V., P.O. Box 12995, (Bullewijk) 1100 CB Amsterdam, Zuid-Oost, Holland 20+5602911.

NORWAY: Texas Instruments Norway A/S: PB106, Refstad 131, Oslo 1, Norway, (2) 155090.

PHILIPPINES: Texas Instruments Asia Ltd.: 14th Floor, Ba-Lepanto Bidg., 8747 Paseo de Roxas, Makati, Metro Manila, Philippines, 2+8188987.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal), Lda.: Rua Eng. Frederico Ulrich, 2650 Moreira Da Maia, 4470 Maia, Portugal, 2-948-1003.

SINGAPORE (+ INDIA, INDONESIA, MALAYSIA, THAILAND): Texas Instruments Asia Ltd.: 12 Lorong Bakar Batu, Unit 01-02, Kolam Ayer Industrial Estate, Republic of Singapore, 747-2255.

SPAIN: Texas Instruments Espana, S.A.: C/Jos Lazaro Galdiano No. 6, Madrid 16, 1/458.14.58.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen): Box 39103, 10054 Stockholm, Sweden, 8 - 235480.

SWITZERLAND: Texas Instruments, Inc., Reidstrasse 6, CH-8953 Dietikon (Zuerich) Switzerland, 1-740 2220.

TAIWAN: Texas Instruments Supply Co.: Room 903, 205 Tun Hwan Rd., 71 Sung-Kiang Road, Taipei, Taiwan, Republic of China, 2 + 521-9321.

UNITED KINGDOM: Texas Instruments Limited: Manton Lane, Bedford, MK41 7PA, England, 0234 67466; St. James House, Wellington Road North, Stockport, SK4 2RT, England, 61+442-7162.

вм

# TMS320C25 User's Guide

Please use this form to communicate your comments about this document, its organization and subject matter, for the purpose of improving technical documentation.

<ol> <li>What do you feel are the best features of this documen</li> </ol>
--

2) How does this document meet your digital signal processing needs?

3) Do you find the organization of this document easy to follow? If not, why?

4) What additions do you think would enhance the structure and subject matter?

5) What deletions could be made without affecting overall usefulness? \_\_\_\_\_

6) Is there any incorrect or misleading information?

7) How would you improve this document? \_\_\_\_\_

If you would like a reply, please give your name and address below.

Name		
Company	Title	
Address		
City/State/Zip	Telephone	

Thank you for your cooperation.



#### Instruction Set Summary (Concluded)

Mnem	Mnemonic Description # Words Instruction Bit Code			
			FEDCBA9876543210	
STXM	Set serial port transmit mode	1	1100111000100001	
SUB	Subtract from accumulator with shift	1	0001+S-+I+-D+	
SUBB	Subtract from accumulator with borrow	1	01001111I ← D →	
SUBC		1	010001111 → D	
SUBH		1	01000100I - D	
SUBK		1	11001101 <del>←</del> K──→	
SUBS	accumulator with sign-	1	01000101I← D →	
SUBT	extension suppressed Subtract from accumulator with shift specified by	1	01000110I <del>∢</del> D	
	T register			
SXF	Set external flag	1	1100111000001101	
TBLR	Table read	1	01011000 I - D	
TBLW		1	01011001 I- D	
TRAP	Software interrupt	1	1100111000011110	
XOR	Exclusive-OR with accumulator	1	01001100 I← D →	
XORK	Exclusive-OR immediate with accumulator with shift	2	1101 <del>~</del> S→00000110	
ZAC	Zero accumulator	1	1100101000000000	
ZALH	Zero low accumulator and load high accumulator	1	01000000 I - D	
ZALR	Zero low accumulator and load high accumulator with rounding	1	01111011 I <del>∢</del> D →	
ZALS	Zero accumulator and load low accumulator with sign-extension suppressed	1	01000001 I <del>∢</del> D►	

#### Assembler Directives (Concluded)

LOAD (Force Load): Defines symbols for other programs. [<label>] LOAD <symbol>[,<symbol>] [<comment>]

**MLIB** (Define MACRO Library): Specifies the library containing macro definitions.

[<label>] MLIB '<pathname>' [<comment>]

**OPTION** (Output Options): Selects several options for the assembler listing output.

[<label>] OPTION <option list> [<comment>]

PAGE (Eject Page): Continues source listing on new page. [<label>] PAGE [<comment>]

PEND (Program Segment End): Terminates definition of a block of program-relocatable code. [<label>] PEND [<comment>]

**PSEG** (Program Segment): Defines succeeding locations as program-relocatable.

[<label>] PSEG [<comment>]

**REF** (External Reference): Provides access to symbols defined in other programs.

[<label>] REF <symbol>[,<symbol>] [<comment>]

**RORG** (Relocatable Origin): Defines succeeding locations as program-relocatable and initializes location counter. [<label>] RORG [[<exp>] /<comment>/]

**SREF** (Secondary External Reference): Provides secondary access to symbols defined in other programs.

[<label>] SREF <symbol>[,<symbol>] [<comment>]

**TEXT** (Initialize Text): Places a character string in successive program memory words.

[<label>] TEXT [-]'<string>' [<comment>]

TITL (Page Title): Supplies source listing page titles. [<label>] TITL '<string>' [<comment>]

UNL (Stop Source Listing): Halts source listing output until the occurrence of a LIST directive. [<label>] UNL [<comment>]

XEND (Independent Segment End): Terminates definition of an independently stored program segment, definedby EXEC. [<label>] XEND [<comment>]

#### TMS320C25 DIGITAL SIGNAL PROCESSOR Programmer's Reference Card

TI Customer Response Center (CRC) Hotline Number For help with the TMS320C25, call 1-800-232-3200.

Symbols for Instruction Set Summary

SYMBOL	MEANING
В	4-bit field specifying a bit code
CM	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
1	Addressing mode bit
К	1mmediate operand field
PA	Port address (PA0 through PA15 are predefined assem-
	bler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
X	3-bit accumulator left-shift field

#### **Assembler Directives**

AORG (Absolute Origin): Defines succeeding locations as absolute and places a value in the location counter. [<label>] AORG [<exp> /<comment>/]

BES (Block Ending with Symbol): Advances location counter and assigns a label the value of location following block. [<label>] BES <exp> [<comment>]

**BSS** (Block Starting with Symbol): Advances location counter and assigns a label the value of location of first word in block. [<label>] BSS <exp> [<comment>]

CEND (Common Segment End): Terminates definition of a block of common-relocatable code. [<label>] CEND [<comment>]

**COPY** (Copy Source File): Causes source statements to be read from a different file.

[<label>] COPY <file-name> [<comment>]

**CSEG** (Common Segment): Defines succeeding locations as common-relocatable.

[<label>] CSEG ['<string>' /<comment>/]

**DATA** (Initialize Word): Places values in successive program memory words.

[<label>] DATA <exp>[,<exp>] [<comment>]

DEF (External Definition): Defines symbols for other programs. [<label>] DEF <symbol>[,<symbol>] [<comment>]

DEND (Data Segment End): Terminates definition of a block of data-relocatable code. [<label>] DEND [<comment>]

**DORG** (Dummy Origin): Defines succeeding locations as a dummy block.

[<label>] DORG <exp> [<comment>]

**DSEG** (Data Segment): Defines succeeding locations as data-relocatable.

[<label>] DSEG [<comment>]

END (Program End): Terminates the assembly. [<label>] END [<symbol>/<comment/]

EQU (Define Assembly-Time Constant): Assigns symbol value. [<label>] EQU <exp> [<comment>]

EXEC (Independent Program Segment): Defines independently stored program segment and loads location counter. [<label>] EXEC <pma> [<comment>]

IDT (Program Identifier): Names the object module produced. [<label>] IDT '<string>' [<comment>]

LIST (Restart Source Listing): Resumes source listing. [<label>] LIST [<comment>]




### Instruction Set Summary

Mnem	onic Description #W	lore	Is Instruction Bit Code
willen	ionic Description # W		FEDCBA9876543210
ABS	Absolute value of accumu-	1	1100111000011011
ADD	lator Add to accumulator with	1	0000+SD
ADDC	shift Add to accumulator with	1	01000011 H- D
	carry Add to high accumulator Add to accumulator	1	01001000 I D D
	short immediate Acid to low accumulator	1	01001001 I+ D+
	with sign-extension suppressed	1	0100101010
ADDI	Add to accumulator with shift specified by T register Add to accumulator long	2	01001010 I → D → 1101 → S → 00000010
	immediate with shift Add to auxiliary register	1	01111110-K
AND	short immediate AND with accumulator	1	01001110 - D
APAC	AND immediate with accu- mulator with shift	2	1101→S→00000100 1100111000010101
B	Add P register to accumu- lator Branch unconditionally	2	111111111 <b>→</b> D
BACC	Branch to address specified by accumulator	1	1100111000100101
BANZ	Branch on auxiliary register not zero	2	111110111 <b></b> D→
BBNZ	Branch if TC bit $\neq 0$ Branch if TC bit = 0	2	111110011 D D
BC	Branch on carry	2	010111101-D
BGEZ	Branch if accumulator $\geq 0$	2	111101001-D
BGZ	Branch if accumulator > 0	2	111100011 - D
BIT	Test bit Test bit specified by T	1	111100011 - D
BIOZ	register Branch on I/O status = 0	2	111110101-D
BLEZ	Branch if accumulator $\leq 0$	2	111100101 D
BLKD	Block move from data mem-	2	11111101 I← D →
BLKP	ory to data memory Block move from program	2	11111100 I D
	memory to data memory	2	1111001111
BLZ BNC	Branch if accumulator < 0 Branch on no carry	2	111100111 ← D → 010111111 ← D →
BNV	Branch if no overflow	2	010111111 111101111 D
BNZ	Branch if accumulator $\neq 0$	2	111101011 ← D
BV	Branch on overflow Branch if accumulator = 0	2	111100001-D
BZ CALA	Call subroutine indirect	1	111101101 - D
CALL	Call subroutine	2	111111101 ← D>
CMPL	Complement accumulator	1	1100111000100111
CMPR	Compare auxiliary register with auxiliary register AR0	1	11001110010100 CM
CNFD	Configure block as data memory	1	1100111000000100
CNFP	Configure block as program memory	1	1100111000000101
DINT	Disable interrupt	1	1100111000000001 010101101 ← D →
EINT	Data move in data memory Enable interrupt	1	1100111000000000
FORT	Format serial port registers	1	110011100000111FO
IDLE	Idle until interrupt	1	1100111000011111
IN	Input data from port	1	1000-PA-I- D
LAC LACK	Load accumulator with Load accumulator imme-	1	0010 <del>4</del> S → I ← D → 11001010 ← K →
LACT	diate short Load accumulator with shift specified by T register	1	01000010I- D
LALK	Load accumulator long immediate with shift	2	1101 <del>+</del> S+00000001
LAR	Load auxiliary register	1	00110+R-I-D
LARK	Load auxiliary register immediate short	1	11000-R-I-K
LARP	Load auxiliary register pointer	1	0101010110001 <del>~</del> R-
LDP	Load data memory page pointer	1	01010010 I ← D →
LDPK	Load data memory page pointer immediate	1	1100100 ← K
LPH LST	Load high P register Load status register STO	1	010100011 - D
LST LST1	Load status register STO	1	01010011 I D D 01010000 I D 01010001 I D
LRLK	Load auxiliary register long immediate	2	11010-R-00000000
LT	Load T register	1	00111100I← D

### Instruction Set Summary (Continued)

	onic Description #W		s Instruction Bit Code FEDCBA9876543210
LTA	Load T register and accu-	1	00111101 I- D
-14	mulate previous product		oorrine B
LTD	Load T register, accumulate previous product, and	1	001111111 <b>→</b> D
	move data		
LTP	Load T register and store P register in accumulator	1	00111110I ← D
LTS	Load T register and subtract	1	010110111 - D-
	previous product		
MAC	Multiply and accumulate	2	01011101 I- D-
MACD	Multiply and accumulate with data move	2	01011100 I→ D
MAR	Modify auxiliary register	1	01010101 I- D-
MPY	Multiply (with T register,	1	00111000 I- D-
MPYA	store product in P register) Multiply and accumulate	1	001110101- D-
	previous product		
MPYK		1	101- K
MPYS	Multiply and subtract previous product	1	001110111 - D-
MPYU	Multiply unsigned	1	110011111 - D-
NEG	Negate accumulator	1	1100111000100011
NOP	No operation	1	0101010100000000
NORM	Normalize contents of accu- umulator	1	110011101 <del>←</del> D
OR	OR with accumulator	1	01001101 I+ D
ORK	OR immediate with accu-	2	1101+S-00000101
	mulator with shift		
OUT	Output data to port	1	1110 - PA-I - D- 1100111000010100
AC	Load accumulator with P register	1	
POP	Pop top of stack to low	1	1100111000011101
0000	accumulator		011110101
POPD	Pop top of stack to data memory	1	01111010 I → D
PSHD		1	01010100 I+ D
	onto stack		
PUSH	Push low accumulator	1	1100111000011100
PC	onto stack	1	1100111000110000
RC	Reset carry bit Return from subroutine	1	110011100010011
RFSM		1	1100111000110110
	synchronization mode		
RHM	Reset hold mode	1	1100111000111000
ROL	Rotate accumulator left Rotate accumulator right	1	1100111000110100
	Reset overflow mode	1	1100111000000010
RPT	Repeat instruction as speci-	1	01001011I → D —
DOTK	fied by data memory value		110010111
RPTK	Repeat instruction as speci- fied by immediate value	1	11001011 <del>←</del> K──
RSXM	Reset sign-extension mode	1	1100111000000110
RTC	Reset test/control flag	1	1100111000110010
RTXM	Reset serial port transmit	1	1100111000100000
RXF	mode Reset external flag	1	1100111000001100
SACH	Store high accumulator	1	01101-X-> D
	with shift		
SACL	Store low accumulator	1	01100 <del>4</del> X→I← D
SAR	with shift Store auxiliary register	1	01110 <del>∢</del> R→I→ D
SBLK	Subtract from accumulator	2	1101+S00000011
	long immediate with shift		
SBRK	Subtract from auxiliary	1	01111111 <b>K</b> −−−−
SC	register short immediate Set carry bit	1	110011100011000
SFL	Shift accumulator left	1	1100111000011000
SFR	Shift accumulator right	1	1100111000011001
SFSM	Set serial port frame	1	110011100011011
SHM	synchronization mode Set hold mode	1	1100111000111001
	Set overflow mode	1	1100111000000011
SPAC	Subtract P register from	1	1100111000010110
CDÚ	accumulator		011111011
SPH SPL	Store high P register Store low P register	1	01111101 I ← D
SPL	Set P register output	1	11001110000010 PI
	shift mode		
SORA		1	00111001 I D D D D D D D D D D D D D D D D D D
SQRS	Square and subtract	1	01011010I← D-
SST	previous product Store status register ST0	1	01111000 - D-
SST1	Store status register ST0	1	01111000 I D D D D D D D D D D D D D D D D D
SSXM	Set sign-extension mode	1	1100111000000111
STC	Set test/control flag	11	1100111000110011



July 1986 Printed in U.S.A.

SPRU012