

SYNERTEK 1981-1982 DATA CATALOG



Table of Contents

SYNERTEK 1981-1982 **DATA CATALOG**

Random Access Memories

Read Only Memories 🛛 🤰

Microprocessors



Logic Capabilities



Systems

Index



Quality Assurance







TEL. (408) 988-5600 • TWX: 910-338-0135

P.O. BOX 552 - MS/34 • SANTA CLARA, CA 95052

General Information



Page

Contents

CHAPTER 1

Random Access Memory	
RAM Selector Guide	1-2
SY2101, 256 x 4-Bit Static RAM	
SY2111, 256 x 4-Bit Static RAM	1-7
SY2112, 256 x 4-Bit Static RAM	
SY2114, 1024 x 4-Bit Static RAM	1-17
SY2114LV, 1024 x 4-Bit Static RAM	1-21
SY2128, 2048 x 8-Bit Static RAM	1-25
SY2142, 1024 x 4-Bit Static RAM	1-26
SY2142LV, 1024 x 4-Bit Static RAM	1-30
SY2147, 4096 x 1-Bit Static RAM	1-34
SY2147H, 4096 x 1-Bit Static RAM	
SYM2147, 4096 x 1-Bit Static RAM	1-39
SY2148H, 1024 x 4-Bit Static RAM	1-40
SYM2148, 1024 x 4-Bit Static RAM	
SY2149H, 1024 x 4-Bit Static RAM	1-45
SYM2149H, 1024 x 4-Bit Static RAM	1-49
	and the Annual Annua Annual Annual
CHAPTER 2 Dead Only Memory	
Read Only Memory	an an an tha th

CHAPTER 2 Read Only Memory

ROM Selector Guide	
SY2316A/B, 2048 x 8-Bit ROM	
SY2316B-2, 2048 x 8-Bit ROM	
SY2316B-3, 2048 x 8-Bit ROM	
SY2332/3, 4096 x 8-Bit ROM	
SY2332/3-3, 4096 x 8-Bit ROM	
SY2364/A, 8192 x 8-Bit ROM	
SY2365/A, 8192 x 8-Bit ROM	
SY23128, 16,384 x 8-Bit ROM	
SY3308, 1024 x 8-Bit ROM	
SY3316/A, 2048 x 8-Bit ROM	
SYM3316/A, 2048 x 8-Bit ROM	

CHAPTER 3

Mic

croprocessors		and the second second	
Microcomputers		a an	
Z8, Single Chip Microcomputer			.3-3
Microprocessors and Peripherals			
SY1791-02/SY1793-02, Floppy Disk Controller			3-23
SY2661, Enhanced Programmable Communicati	ons Interface	3	3-39
SY6500, 8-Bit Microprocessor Family			3-53
SY6520, Peripheral Interface Adapter			3-67
SY6521/SY6821, Peripheral Interface Adapter			3-81
SY6522, Versatile Interface Adapter			3-95
SY6530, Memory, I/O, Timer Array			117
SY6532, RAM, I/O, Timer Array			
SY6545, CRT Controller			
SY6551, Asynchronous Communication Interfac			
SY6591, Floppy Disk Controller			179
SY6691/SY6692, ANSI Rigid Disk Controller			
SY68045, CRT Controller			185

i

Contents (Contd.)

CHAPTER 4 Logic Capabilities	Page 4-1
CHAPTER 5 Systems	
CP110. Super Jolt CPU Board	
	······································
	ter Motorola Micromodule Replacement . 5-11
	Dynamic RAM Boards 5-14
······································	
MBC210. Floppy Disk Controller	
MDT2000, Micro Development System for Z8	and SY6500 Microprocessors 5-17
CHAPTER 6	
Quality Assurance	6-1
CHAPTER 7	
General Information	
Packaging Information	

Numerical Index

	Page
Z8™	Single-Chip Microcomputer
SY1791-02/	
SY1793-02 SY2101-1	Floppy Disk Controller (FDC)
SY2101-1	256x4 Bit Static MOS RAM (500 nsec) 1-3 256x4 Bit Static MOS RAM (350 nsec) 1-3
SY2101A-2	256x4 Bit Static MOS RAM (250 nsec) 1-3
SY2101A-4	256x4 Bit Static MOS RAM (450 nsec) 1-3
SY2111-1	256x4 Bit Static MOS RAM (500 nsec) 1-7
SY2111A	256x4 Bit Static MOS RAM (350 nsec) 1-7
SY2111A-2	256x4 Bit Static MOS RAM (250 nsec) 1-7
SY2111A-4 SY2112-1	256x4 Bit Static MOS RAM (450 nsec) 1-7 256x4 Bit Static MOS RAM (500 nsec) 1-11
SY2112-1	256x4 Bit Static MOS RAM (500 fisec) 1-11
SY2112A-2	256x4 Bit Static MOS RAM (250 nsec) 1-11
SY2112A-4	256x4 Bit Static MOS RAM (450 nsec) 1-11
SY2114	1024x4 Bit Static MOS RAM (450 nsec) 1-17
SY2114-1	1024x4 Bit Static MOS RAM (150 nsec) 1-17
SY2114-2 SY2114-3	1024x4 Bit Static MOS RAM (200 nsec) 1-17 1024x4 Bit Static MOS RAM (300 nsec) 1-17
SY2114-3	1024x4 Bit Static MOS RAM (S00 lisec) 1-17
0121112	Low Power (450 nsec) 1-17
SY2114L-1	1024x4 Bit Static MOS RAM
SY2114L-2	Low Power (150 nsec) 1-17 1024x4 Bit Static MOS RAM
0.10111	Low Power (200 nsec) 1-17
SY2114L-3	1024x4 Bit Static MOS RAM Low Power (300 nsec) 1-17
SY2114LV	1024x4 Bit Static MOS RAM
SY2114LV-2	Power Down (450 nsec) 1-21 1024x4 Bit Static MOS RAM
	Power Down (200 nsec) 1-21
SY2114LV-3	1024x4 Bit Static MOS RAM Power Down (300 nsec) 1-21
SY2128	2048x8 Bit Static MOS RAM (120 nsec) 1-25
SY2142	1024x4 Bit Static MOS RAM (450 nsec) 1-26
SY2142-2	1024x4 Bit Static MOS RAM (200 nsec) 1-26
SY2142-3	1024x4 Bit Static MOS RAM (300 nsec) 1-26
SY2142L SY2142L-2	1024x4 Bit Static MOS RAM (450 nsec) 1-26 1024x4 Bit Static MOS RAM (200 nsec) 1-26
SY2142L-3	1024x4 Bit Static MOS RAM
	Low Power (300 nsec) 1-26
SY2142LV	1024x4 Bit Static MOS RAM (450 nsec) 1-30
SY2142LV-2	1024x4 Bit Static MOS RAM (200 nsec) 1-30
SY2142LV-3 SY2147	1024x4 Bit Static MOS RAM (300 nsec) 1-30 4096x1 Bit Static MOS RAM (70 nsec) 1-34
SY2147	4096x1 Bit Static MOS RAM (70 nsec) 1-34 4096x1 Bit Static MOS RAM (55 nsec) 1-34
SY2147-6	4096x1 Bit Static MOS RAM (85 nsec) 1-34
SY2147L	4096x1 Bit Static MOS RAM (70 nsec) 1-34
SY2147H	4096x1 Bit Static MOS RAM (35-70 nsec) 1-38
SY2148H	1024x4 Bit Static MOS RAM (70 nsec) 1-40
SY2148H-2 SY2148H-3	1024x4 Bit Static MOS RAM (45 nsec) 1-40 1024x4 Bit Static MOS RAM (55 nsec) 1-40
SY2148HL	1024x4 Bit Static MOS RAM (55 nsec) 1-40 1024x4 Bit Static MOS RAM
	Low Power (70 nsec) 1-40
SY2148HL-3	1024x4 Bit Static MOS RAM Low Power (70 nsec) 1-40
SY2149H	1024x4 Bit Static MOS RAM (70 nsec) 1-45
SY2149H-2	1024x4 Bit Static MOS RAM (45 nsec) 1-45
SY2149H-3	1024x4 Bit Static MOS RAM (55 nsec) 1-45
SY2149HL	1024 x4 Bit Static MOS RAM Low Power (70 nsec)
SY2149HL-3	Low Power (70 nsec) 1-45 1024x4 Bit Static MOS RAM
CTENOTIE O	Low Power (55 nsec)
SY2316A	2048x8 Bit Static MOS ROM (550 nsec) 2-3
SY2316B	2048x8 Bit Static MOS ROM (450 nsec) 2-3
SY2316B-2	2048x8 Bit Static MOS ROM (200 nsec) 2-7

	Page
SY2316B-3	2048x8 Bit Static MOS ROM (300 nsec) 2-11
SY2332	4096x8 Bit Static MOS ROM (450 nsec) 2-15
SY2332-3	4096x8 Bit Static MOS ROM (300 nsec) 2-19
SY2333	4096x8 Bit Static MOS ROM (450 nsec) 2-15
SY2333-3	4096x8 Bit Static MOS ROM (300 nsec) 2-19
SY2364	8192x8 Bit Static MOS ROM (450 nsec) 2-23
SY2364-2	8192x8 Bit Static MOS ROM (200 nsec) 2-23
SY2364-3	8192x8 Bit Static MOS ROM (300 nsec) 2-23
SY2364A	8192x8 Bit Static MOS ROM (450 nsec) 2-23
SY2364A-2	8192x8 Bit Static MOS ROM (200 nsec) 2-23
SY2364A-3	8192x8 Bit Static MOS ROM (300 nsec) 2-23
SY2365	8192x8 Bit Static MOS ROM (450 nsec) 2-27
SY2365-2	8192x8 Bit Static MOS ROM (200 nsec) 2-27
SY2365-3	8192x8 Bit Static MOS ROM (300 nsec) 2-27
SY2365A	8192x8 Bit Static MOS ROM (450 nsec) 2-27
SY2365A-2	8192x8 Bit Static MOS ROM (200 nsec) 2-27
SY2365A-3	8192x8 Bit Static MOS ROM (300 nsec) 2-27
SY23128	16,384x8 Bit Static MOS ROM (200 nsec) 2-31
SY2661	Enhanced Programmable Communications
	Interface 3-39
SY3308	1024x8 Bit Static MOS ROM (70 nsec) 2-32
SY3316	2048x8 Bit Static MOS ROM (80 nsec) 2-36
SY3316A	2048x8 Bit Static MOS ROM (80 nsec) 2-36
SY6500	8-Bit Microprocessor Family 3-53
SYE6500/6500A	8-Bit Microprocessor Family
	(Extended Temperature) 3-65
SY6520/6520A	
SY6820/68B20	Peripheral Interface Adapter (PIA) 3-67
SYE6520/6820	Peripheral Interface Adapter
SYE6520A/68B2	0 (Extended Temperature) 3-79
SY6521/6821	Deviational Interface Adapter (DIA) 2.91
SY6521A/68B21	Peripheral Interface Adapter (PIA) 3-81 Peripheral Interface Adapter
SYE6521/6821 SYE6521A/68B2	
SY6522/6522A	Versatile Interface Adapter
SYE6522/6522A	Versatile Interface Adapter
	(Extended Temperature) 3-115
SY6530	Memory, I/O, Timer Array 3-117
SY6532	RAM, I/O, Timer Array 3-129
SYE6532	RAM, I/O, Timer Array
SYE6532A	(Extended Temperature)
SY6545 SY6545-1	CRT Controller 3-139 CRT Controller 3-155
SY6551	Asynchronous Communication Interface
0.0001	Adapter 3-169
SYE6551/6551A	Asynchronous Communication Interface
	Adapter (Extended Temperature) 3-177
SY6591/6591A	Floppy Disk Controller (FDC) 3-179
SY6691/6692	ANSI Rigid Disk Controller (ARDC [™]) 3-183
SY68045	CRT Controller (CRTC) 3-185

Military Grade Products: $T_A = -55^{\circ} C \text{ to } +125^{\circ} C$

SYM2147	4096x1 Bit Static MOS RAM (70 nsec)	1-39
SYM2147-6	4096x1 Bit Static MOS RAM (85 nsec)	1-39
SYM2148	1024x4 Bit Static MOS RAM (70 nsec)	1-44
SYM2148-6	1024x4 Bit Static MOS RAM (85 nsec)	1-44
SYM2149H	1024x4 Bit Static MOS RAM (70 nsec)	1-49
SYM2149H-3	1024x4 Bit Static MOS RAM (55 nsec)	1-49
SYM3316	2048x8 Bit Static MOS ROM (100 nsec)	2-40
SYM3316A	2048x8 Bit Static MOS ROM (100 nsec)	2-40

Numerical Index (Contd.)

Systems:	Page
CP110	Super Jolt CPU Board 5-2
AS200	Universal Card 5-2
EPS-1	SYM-1 Diagnostic Program
SYM-1	Single Board Computer 5-3
SYM-1/68;	
SYM-1/69	Single Board Computers 5-3
MOD-68;	
MOD-69	Adapter Boards for SYM-1 5-4
PEX-1	Port Expansion and Connector Kit 5-4
SRM-1/SRM-3	Static RAM Memory Kit 5-4
SM100	OEM Version of SYM-1 5-5
BAS-1	Full Function BASIC 5-5
RAE-1	Resident Assembler/Editor 5-5
KTM-2	Keyboard Terminal Module 5-6
KTM-3	Keyboard Terminal Module 5-7
MBC010	CPU Board 5-9
MBC020	CPU/Video Board 5-9
MBC01A2/	Single Board Computer,
MBC01A2-1	Motorola Micromodule Replacement 5-11
MBC008/016	Static RAM Modules 5-13
MBC016D	Dynamic RAM boards 5-14
MBC032D	
MBC048D	
MBC064D	
MBC081	EPROM Programmer 5-15
MBC091	Prototyping Board 5-15
MBC092/93	Extender Boards 5-15
MBC210	Floppy Disk Controller 5-16
MBC510	Combo I/O Board 5-16
MDT2000	Micro Development System for Z8 and SY6500 Microprocessors

The information contained in this document has been carefully checked and is believed to be reliable; however, Synertek shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon, the information contained in this document. Synertek makes no guarantee or warranty concerning the accuracy of such information, and this document does not in any way extend Synertek's warranty on any product beyond that set forth in Synertek's standard terms and conditions of sale. Synertek does not guarantee that the use of any information contained herein will not infringe upon the patent or other rights of third parties, and no patent or other license is implied hereby. Synertek reserves the right to make changes in the product without notification which would render the information contained in this document obsolete or inaccurate. Please contact Synertek for the latest information concerning this product.

NDEX



Commercial: $T_A = 0^\circ C$ to $+70^\circ C$

RAMs

RAM Selector Guide

			Access Time	Maximum Cu	ırrent (mA)	Power Supply	
Part No.	Organization	No. of Pins	(ns) Max.	Operating	Standby	(Volts)	Page
SY2101-1	256 x 4	22	500	70	_	+5	1-3
SY2101A	256 x 4	22	350	55		+5	1-3
SY2101A-2	256 x 4	22	250	55	- <u>-</u>	+5	1-3
SY2101A-4	256 x 4	22	450	55	. <u> </u>	+5	1-3
SY2111-1	256 x 4	18	500	70	<u> </u>	+5	1-7
SY2111A	256 x 4	18	350	55	· · ·	+5	1-7
SY2111A-2	256 x 4	18	250	55	<u> </u>	+5	1-7
SY2111A-4	256 x 4	18	450	55		+5	1-7
SY2112-1	256 x 4	16	500	70		+5	1-11
SY2112A	256 x 4	16	350	55	<u> </u>	+5	1-11
SY2112A-2	256 x 4	16	250	55		+5	1-11
SY2112A-4	256 x 4	16	450	55	$\left[\frac{1}{2} \left[\frac{1}{2$	+5	1-11
SY2114	1024 x 4	18	450	100	<u> </u>	+5	1-17
SY2114-1	1024 x 4	18	150	100	<u></u>	+5	1-17
SY2114-2	1024 x 4	18	200	100	_	+5	1-17
SY2114-3	1024 x 4	18	300	100	—	+5	1-17
SY2114L	1024 x 4	18	450	70		+5	1-17
SY2114L-1	1024 x 4	18	150	70	<u> </u>	+5	1-17
SY2114L-2	1024 x 4	18	200	70	_	+5	1-17
SY2114L-3	1024 x 4	18	300	70	_	+5	1-17
SY2114LV	1024 x 4	18	450	70	199 <u>1</u>	+5111	1-21
SY2114LV-2	1024 x 4	18	200	70		+5 1	1-21
SY2114LV-3	1024 x 4	18	300	70	1997 <u>- 1</u> 997 - 1997	+5 1	1-21
SY2142	1024 x 4	20	450	100	···	+5	1-26
SY2142 SY2142-2	1024 x 4	20	200	100		+5	1-20
SY2142-2 SY2142-3	1024 x 4	20	300	100		+5	1-20
SY2142-3 SY2142L		20		70	e e state de la secola	+5	1-26
	1024 x 4		450		1. 1. 1. 1. 1 . 1. 1.		1
SY2142L-2	1024 × 4	20	200	70		+5 +5	1-26
SY2142L-3	1024 × 4	20	300	70	_		1.1.1
SY2142LV	1024 x 4	20	450	70		+511	1-30
SY2142LV-2	1024 x 4	20	200	70	·—	+5111	1-30
SY2142LV-3	1024 x 4	20	300	70		+511	1-30
SY2148H	1024 x 4	18	70	150	30	+5	1-40
SY2148H-2	1024 x 4	18	45 55	150	30 30	+5 +5	1-40 1-40
SY2148H-3	1024 x 4	18		150		+5	
SY2148HL	1024 x 4	18	- 70	125	20	1	1-40
SY2148HL-3 SY2149H	1024 x 4 1024 x 4	18 18	55 70	125 150	20	+5+5	1-40
SY2149H SY2149H-2	1024 x 4	18	45	150		+5	1-45
			1		1	+5	1-45
SY2149H-3	1024 x 4	18	55	150		+5+5	1-45
SY2149HL	1024 x 4	18	70	125		+5	1-45
SY2149HL-3	1024 x 4	18	55	125			
SY2147	4096 x 1	18	70	160	20	+5	1-34
SY2147-3	4096 x 1	18	55	180	30	+5	1-34
SY2147-6	4096 x 1	18	85	160	20	+5	1-34
SY2147L	4096 x 1	18	70	140	10	+5	1-34
SY2147H ²	4096 x 1	18	35-70	180	30	+5	1-38
SY2128 ²	2048 x 8	24	120-200	100	30	+5	1-25

[SYM2148 ²	1024 x 4	18	70	150	30	+5	1-44
	SYM2148-6 2	1024 x 4	18	85	150	30	+5	1-44
	SYM2149H 2	1024 x 4	18	70	150	—	+5	1-49
	SYM2149H-3 ²	1024 x 4	18	55	150	in the second	+5	1-49
	SYM2147 ²	4096 x 1	18	70	180	30	+5	1-39
l	SYM2147-6 ⁻²	4096 x 1	18	85	180	30	+5	1-39

1-2

1. +2.5V Data Retention

2. To Be Announced.



256 x 4 Static Random Access Memory

SY2101

MEMORY PRODUCTS

- 256x4 Organization to Meet Needs For Small System Memories
- Access Time 250/350/450/500/ns
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Two Chip Enable Inputs

The SY2101 is a 256 word by 4 bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The SY2101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two Chip Enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided

PIN CONFIGURATION

A3 🗆	1	\sim	22	b vcc
A2 🗆	2		21	A4
A1 🗆	3		20	B/W
A0 🗆	4.		19	CE1
A5 🗖	5		18	00
A6 🗌	6		17	CE2
A7 🗖	7		16	D04
GND	8		15	D14
미미	9		14	D03
D01 🗖	10		13	DI3
	11		12	D02

ORDERING INFORMATION

Order Number	Package Type	Access Time	Temperature Range
SYP2101-1	Plastic DIP	500 ns	0°C to 70°C
SYC2101-1	Ceramic DIP	500 ns	0°C to 70°C
SYP2101A-2	Plastic DIP	250 ns	0°C to 70°C
SYC2101A-2	Ceramic DIP	250 ns	0°C to 70°C
SYP2101A	Plastic DIP	350 ns	0°C to 70°C
SYC2101A	Ceramic DIP	350 ns	0°C to 70°C
SYP2101A-4	Plastic DIP	450 ns	0°C to 70°C
SYC2101A-4	Ceramic DIP	450 ns	0°C to 70°C

- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided For Ease of Use in Common Data Bus Systems

so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bi-directional logic.

The SY2101 is fabricated with N-channel ion implanted silicon gate technology. This technology allows the design and production of high-performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N-channel silicon gate technology.

Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

BLOCK DIAGRAM



RAMS

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin With	
Respect to Ground	-0.5V to +7V

Power Dissipation 1 Watt

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

					2101A-2 2101A, 2101A-4			n for a standing and an	
Symbol	Parameter	Min.	2101-1 Typ.(1)	Max.	Min.	Typ.(1)	A-4 Max.	Unit	Test Conditions
ILI	Input Current			10			10	μA	V _{IN} = 0 to 5.25V
LOH	I/O Leakage Current(2)			15			10	μA	<u>CE</u> = 2.2V, V _{OUT} = 4.0V
LOL	I/O Leakage Current(2)			-50			~10 [°]	μA	<u>CE</u> = 2.2V, V _{OUT} = 0.45V
ICC1	Power Supply Current		30	60		30	50	mA	V _{IN} = 5.25V, I _O = 0mA T _A = 25°C
I _{CC2}	Power Supply Current		165 - 1	70	-		55	mA	$V_{IN} = 5.25V, I_O = 0mA$ $T_A = 0^{\circ}C$
VIL	Input Low Voltage	-0.5	1.1. 1.1.	+0.65	-0.5	100 - 601 1 1 - 6	+0.8	v	
VIH	Input High Voltage	2.2		Vcc	2.0		Vcc	V.	
VOL	Output Low Voltage	. •		+0.45		to a serie	+0.4	v	I _{OL} = 3.2mA (I _{OL} = 2.0mA 2101-1)
v _{он}	Output High Voltage	2.2			2.4	e -		V	I _{OH} = -150μA

COMMENT:

NOTE: 1. Typical Values are for $T_A = 25^{\circ}C$ and nominal supply voltage. 2. Input and Output tied together.

Stresses above those listed under "Absolute Maximum Rating" may cause per-manent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCE T_A = 25°C, f = 1MHz

Symbol	Test	Тур.	Max.	Unit
CIN	Input Capacitance (All Input Pins) VIN = 0V	4	8	pF
COUT	Output Capacitance VOUT = 0V	8	12	pF

A.C. CHARACTERISTICS - SY2101-1

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

Symbol	Parameter		Min.	Max.	Unit
READ CYCLE					
tRCY	Read Cycle		500		ns
t _A	Access Time		1.1.1	500	ns
tCO	Chip Enable To Output			350	ns
tOD	Output Disable To Output			300	ns
tDF ^[1]	Data Output to High Z State		0	150	ns
tOH	Previous Data Read Valid after chang	ge of Address	0		ns
VRITE CYCLE		4 . ¹			270-121-11
tWCY	Write Cycle		500		ns -
tAW	Write Delay		100	par perte	ns
tCW	Chip Enable To Write		400		ns
tDW	Data Setup		280	14. T	ns
tDH	Data Hold		100		ns
tWP	Write Pulse		300		ns
tWR	Write Recovery	and a second	50		ns

A.C. CHARACTERISTICS - SY2101A-2

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
READ CYCLE				
tRCY	Read Cycle	250		ns
tд	Access Time		250	ns
tCO	Chip Enable To Output		180	ns
tOD	Output Disable To Output		130	ns
tDF ^[1]	Data Output to High Z State	0	180	ns
tOH	Previous Data Read Valid after change of Address	40		ns
VRITE CYCLE				
tWCY	Write Cycle	250		ns
tAW	Write Delay	20		ns
tCW	Chip Enable To Write	150		ns
tDW	Data Setup	150		ns
^t DH	Data Hold	0		ns
tWP	Write Pulse	150		ns
tWR	Write Recovery	0		ns
tDS	Output Disable Setup	20		ns
	CTERISTICS — SY2101A °C, V _{CC} = 5V ±5% unless otherwise specified.			
Symbol	Parameter	Min.	Max.	Uni

•				
READ CYCLE		F		
tRCY	Read Cycle	350		ns
tA	Access Time		350	ns
tCO	Chip Enable To Output		240	ns
tOD	Output Disable To Output		180	ns
^t DF ^[1]	Data Output to High Z State	0	150	ns
tOH	Previous Data Read Valid after change of Address	40		ns
WRITE CYCLE				
tWCY	Write Cycle	350		ns
tAW	Write Delay	20		ns
tCW	Chip Enable To Write	200		ns
tDW	Data Setup	200		ns
^t DH	Data Hold	0.0		ns
tWP	Write Pulse	200		ns
tWR	Write Recovery	0		ns
tDS	Output Disable Setup	20	t - · · ·	ns

NOTE: 1 t_{DF} is with respect to the trailing edge of $\overline{CE1}$, CE2, or OD, whichever occurs first.

.

Input Pulse Levels: +0.8V to 2.		450 310 250 200	ns ns ns ns ns ns ns ns ns ns ns ns ns n
tA Access Time tCO Chip Enable To Output tOD Output Disable To Output tDF ^[1] Data Output to High Z State tOH Previous Data Read Valid after change of Address WRITE CYCLE Image: Comparison of the text of the text of te	0 40 20 250 250 0 250 0 250 0 250 0 250	310 250 200	ns ns ns ns ns ns ns ns ns ns ns ns ns n
tCO Chip Enable To Output tOD Output Disable To Output tDF[1] Data Output to High Z State tOH Previous Data Read Valid after change of Address WRITE CYCLE Image: Cycle tAW Write Cycle tAW Chip Enable To Write tDW Data Setup tDH Data Hold tWP Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2 Input Pulse Rise & Fall Times: 10	40 450 20 250 250 0 250 0 250 0 20	310 250 200	ns ns ns ns ns ns ns ns ns ns ns ns ns
top Output Disable To Output topF[1] Data Output to High Z State toH Previous Data Read Valid after change of Address WRITE CYCLE Image: Cycle tAW Write Cycle tAW Write Delay tCW Chip Enable To Write tDW Data Setup tDH Data Hold tWP Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. Input Pulse Rise & Fall Times: 10	40 450 20 250 250 0 250 0 250 0 20	250 200	ns ns ns ns ns ns ns ns ns ns ns ns
tDF ^[1] Data Output to High Z State tOH Previous Data Read Valid after change of Address WRITE CYCLE twcy tAW Write Cycle tAW Write Delay tCW Chip Enable To Write tDW Data Setup tDH Data Hold tWP Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. Input Pulse Rise & Fall Times: 10	40 450 20 250 250 0 250 0 250 0 20	200	ns ns ns ns ns ns ns ns ns ns ns
tOH Previous Data Read Valid after change of Address WRITE CYCLE twcy Write Cycle tAW Write Delay tcw tCW Chip Enable To Write tDW Data Setup tDH Data Hold tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. Input Pulse Rise & Fall Times: 10	40 450 20 250 250 0 250 0 250 0 20		ns ns ns ns ns ns ns ns
WRITE CYCLE tWCY Write Cycle tAW Write Delay tCW Chip Enable To Write tDW Data Setup tDH Data Hold tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. 10	450 20 250 250 0 250 0 250 0 20		ns ns ns ns ns ns ns
tWCY Write Cycle tAW Write Delay tCW Chip Enable To Write tDW Data Setup tDH Data Hold tWP Write Pulse tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. Input Pulse Rise & Fall Times: 10	20 250 250 0 250 0 250 0 20		ns ns ns ns ns ns
tAW Write Delay tAW Chip Enable To Write tDW Data Setup tDH Data Hold tWP Write Pulse tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. 10 Input Pulse Rise & Fall Times: 10	20 250 250 0 250 0 250 0 20		ns ns ns ns ns ns
tcw Chip Enable To Write tDW Data Setup tDH Data Hold tWP Write Pulse tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A-4 Input Pulse Levels: +0.8V to 2. 10 Input Pulse Rise & Fall Times: 10	250 250 0 250 0 250 0 20		ns ns ns ns ns
tDW Data Setup tDH Data Hold tWP Write Pulse tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A 2101A-4 Input Pulse Levels:	250 0 250 0 20		ns ns ns ns
tDH Data Hold tDH Data Hold tWP Write Pulse tWR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A 2101A-4 Input Pulse Levels: +0.8V to 2. 10 Input Pulse Rise & Fall Times: 10	0 250 0 20		ns ns ns
twp Write Pulse twR Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A 2101A-4 Input Pulse Levels: +0.8V to 2. 10 Input Pulse Rise & Fall Times: 10	250 0 20	0101.0	ns
twn Write Recovery tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A 2101A-4 Input Pulse Levels: +0.8V to 2. 10 Input Pulse Rise & Fall Times: 10	0 20 ³	0101.4	^{na} ns
tDS Output Disable Setup A.C. CONDITIONS OF TEST 2101A-2 2101A 2101A-4 Input Pulse Levels: +0.8V to 2. 10 Input Pulse Rise & Fall Times: 10	20		
A.C. CONDITIONS OF TEST 2101A-2 2101A 2101A-4 Input Pulse Levels: +0.8V to 2. Input Pulse Rise & Fall Times: 10	· · · · ·	0404.4	ns
Input Pulse Levels:		0404.4	
	0ns 5V	· · · · · · +0	10
Output Load:)pF 1	TTL Gate &	ι CL = 100
TIMING DIAGRAMS			
READ CYCLE WRITE	CYCLE	undi an Selata	
\'RCY►		-twcy	
		99	
			/
		cw	
		ta. Est	
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1
CE2 CE2		1 - N	
		cw	,,

0.1

5

DATA

NOTES:

DS

AW

DATA IN STABLE

tDW-

DATA IN

R/W

-tDF (1)

DATA OUT VALID

1. tpp is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first. 2. During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation. 3. OD should be tied low for separate I/O operation.



256 x 4 Static Random Access Memory

SY2111 MEMORY PRODUCTS

- Organization 256 Words By 4 Bits
- Common Data Input And Output
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Access Time 250/350/450/500ns
- Simple Memory Expansion 2 Chip Enable Inputs

The SY2111 is a 256 word by 4 bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The SY2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs,



ORDERING INFORMATION

Order Number	Package Type	Access Time	Temperature Range
SYP2111-1	Plastic DIP	500 ns	0°C to 70°C
SYD2111-1	Cerdip	500 ns	0°C to 70°C
SYP2111A-2	Plastic DIP	250 ns	0°C to 70°C
SYD2111A-2	Cerdip	250 ns	0°C to 70°C
SYP2111A	Plastic DIP	350 ns	0°C to 70°C
SYD2111A	Cerdip	350 ns	0°C to 70°C
SYP2111A-4	Plastic DIP	450 ns	0°C to 70°C
SYD2111A-4	Cerdip	450 ns	0°C to 70°C

- Fully Decoded On-Chip Address Decode
- Inputs Protected All Inputs have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150mW
- Three State Output OR Tie Capability

outputs, and a single +5V supply. Separate Chip Enable leads allow easy selection of an individual package when outputs are OR-tied.

The SY2111 is fabricated with N-channel ion-implanted silicon gate technology, which allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N-channel silicon gate technology.

Synertek's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

BLOCK DIAGRAM



RAMS

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias	–10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

						2111A			n an an an Anna Anna 1946. An Tanàna amin'
			2111-1			A-2, 211		n na stra Th	na sana na falipina di Matsa di Africa. Na sana sa Matsa di Africa.
Symbol	Parameter	Min.	Typ.(1)	Max.	Min.	Typ.(1)	Max.	Unit	Test Conditions
ILI	Input Load Current			10		1	10	μA	VIN = 0 to 5.25V
LOH	I/O Leakage Current			15			10	μA	\overline{CE} = 2.2V, V _{I/O} = 4.0V
LOL	I/O Leakage Current			-50		a da ser	-10	μA	CE = 2.2V, VI/O = 0.45V
ICC1	Power Supply Current	1.1	30	60		30	50	mA	V _{IN} = 5.25V
001		12		100	1.1		1.1.1.1.1.1.1	et de la L	II/O = 0mA, TA = 25°C
ICC2	Power Supply Current			70			55	mA	V _{IN} = 5.25V
									II/O = 0mA, T _A = 0°C
VIL	Input Low Voltage	-0.5		+0.65	-0.5	$(1, \dots, n_{k})$	+0.8	• V •	
VIH	Input High Voltage	2.2		Vcc	2.0		Vcc	V.,	
VOL	Output Low Voltage			0.45			0.4	v	IOL = 3.2mA
		3							(I _{OL} = 2.0mA - 2111-1)
VOH	Output High Voltage	2.2			2.4	1. A. A.		*** V *	I _{OH} = -150μA

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

NOTES: 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

A.C. CHARACTERISTICS - SY2111-1

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter		Min.	Max.	Unit
READ CYC	LE		Notes and the		- A
tRCY	Read Cycle	-	500		ns
tд	Access Time			500	ns
tCO	Chip Enable To Output			350	ns
tOD	Output Disable To Output		:	300	ns
tDF[1]	Data Output To High Z State		0	150	ns
tOH	Previous Data Read Valid After Change Of A	ddress	0		ns
VRITE CYC	CLE				alaafaa aha ahaa
tWCY	Write Cycle	•	500	1. No. 1. State	ns
tAW	Write Delay	이 관람이 있다.	100	e da de c	ns
tCW	Chip Enable To Write		400		ns
tDW	Data Setup		280	an Alaf Dashi ya Alaf	ns
tDH	Data Hold		100		ns
tWP	Write Pulse		300	and the second second	ns
tWR	Write Recovery		50		ns
tDS	Output Disable Setup	an a	20		ns

ns

A.C. CHARACTERISTICS – SY2111A-2

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
READ CYCLE				
tRCY	Read Cycle	250		ns
tA	Access Time		250	ns
tCO	Chip Enable To Output		180	ns
tOD	Output Disable To Output		130	ns
tDF[1]	Data Output To High Z State	0	180	ns
tOH	Previous Data Read Valid After Change Of Address	40		ns
WRITE CYC	CLE			
tWCY	Write Cycle	250		ns
tAW	Write Delay	20		ns
tCW	Chip Enable To Write	150		ns
tDW	Data Setup	150		ns
tDH	Data Hold	0		ns
tWP	Write Pulse	150		ns
tWR	Write Recovery	0		ns

20

A.C. CHARACTERISTICS - SY2111A

tDS

Output Disable Setup

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
READ CYC	EE .	* .	1	a transformation
tRCY	Read Cycle	350		ns
tĄ	Access Time		350	ns
tCO	Chip Enable To Output		240	ns
tOD	Output Disable To Output		180	ns
tDF[1]	Data Output To High Z State	0	150	ns
tOH	Previous Data Read Valid After Change Of Address	40		ns
WRITE CYC	CLE			
tWCY	Write Cycle	350		ns
tAW	Write Delay	20		์ทร
tCW	Chip Enable To Write	200		ns
tDW	Data Setup	200		ns
tDH	Data Hold	0		ns
tWP	Write Pulse	200		ns
tWR	Write Recovery	0		ns
tDS	Output Disable Setup	20		ns

NOTE: 1. t_{DF} is with respect to the trailing edge of $\overline{CE1}$, $\overline{CE2}$, or OD, whichever comes first.

A.C. CHARACTERISTICS - SY2111A-4

 $T_{\rm e} = 0^{\circ}C$ to $70^{\circ}C$ Mag = EV +EV uplace at horizon a position

Symbol	Parameter	Min.	Max.	Unit
EAD CYC	LE			
tRCY	Read Cycle	450		ns
tΑ	Access Time	1999 - 1999 -	450	ns
tCO	Chip Enable To Output		310	ns
tOD	Output Disable To Output		250	ns
tDF[1]	Data Output To High Z State	0	200	ns
tон	Previous Data Read Valid After Change Of Address	40	11.8% () 1.1.9%	
RITE CYC	CLE	L	*	
tWCY	Write Cycle	450		ns
tAW	Write Delay	20	1494 1	ns
tCW	Chip Enable To Write	250	(M^{*})	ns
tDW	Data Setup	250	and and a second se	'ns
^t DH	Data Hold	0 (8.315)		ns
tWP	Write Pulse	250		ns
twr	Write Recovery	0		ns
tDS	Output Disable Setup	20		ns
.C. CONI	DITIONS OF TEST 2111A, 2111A-2, 2111A-4	•	2111-1	

Input Pulse Rise & Fall Times:	10ns	10ns
Timing Measuremnt Reference Level	Inputs: 1.5V	
	Outputs: 0.8V & 2.0V	0.8V & 2.0V
Output Load:	1 TTL Gate & CL = 100pF	1 TTL Gate & CL = 100pF
[44] A. M.	n na hAra an an Ara	

CAPACITANCE T_A = 25°C, f = 1 MHz

Symbol	Test	Тур.	Max	Unit
CIN	Input Capacitance (All Input Pins) VIN = 0V	4	8	pF
COUT	Output Capacitance VOUT = 0V	10	15	рF

TIMING DIAGRAMS



And the second second

and the second second

5



256 x 4 Static Random Access Memory

SY2112 MEMORY PRODUCTS

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Access Time 250/350/450/500 ns
- Simple Memory Expansion Chip Enable Input

The SY2112 is a 256 word by 4 bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The SY2112 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate Chip



ORDERING INFORMATION

Order Number	Package Type	Access Time	Temperature Range
SYP2112A-2	Plastic DIP	250nsec	0°C to 70°C
SYD2112A-2	Cerdip	250nsec	0°C to 70°C
SYP2112A	Plastic DIP	350nsec	0°C to 70°C
SYD2112A	Cerdip	350nsec	0°C to 70°C
SYP2112A-4	Plastic Dip	450nsec	0°C to 70°C
SYD2112A-4	Cerdip	450nsec	0°C to 70°C
SYP2112-1	Plastic DIP	500nsec	0°C to 70°C
SYD2112-1	Cerdip	500nsec	0°C to 70°C

- Fully Decoded On-Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-tie Capability

Enable lead allows easy selection of an individual package when outputs are OR-tied.

The SY2112 is fabricated with ion implanted Nchannel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or N-channel silicon gate technology.

Synertek's ion implanted silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Voltage On Any Pin	
With Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D. C. AND OPERATING CHARACTERISTICS - SY2112A, SY2112A-2, SY2112A-4

T _A = 0°C to 7	70°C, V _{CC} =	5V ±5% unless	otherwise specified.
---------------------------	-------------------------	---------------	----------------------

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit	Test Conditions
ILI.	Input Current			10	μΑ	VIN = 0 to 5.25V
LOH	I/O Leakage Current			10	μΑ	CE = 2.2V, V _{I/O} = 4.0V
LOL	I/O Leakage Current			-10	μA	CE = 2.2V, V _{1/O} = 0.45V
ICC1	Power Supply Current		30	50	mA	V _{IN} = 5.25V, I _{I/O} = 0mA
						$T_A = 25^{\circ}C$
ICC2	Power Supply Current			55	mA	$V_{IN} = 5.25V, I_{I/O} = 0mA$
						$T_A = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.8	v	
VIH	Input "High" Voltage	2.0		Vcc	v	
VOL	Output "Low" Voltage			+0.4	v	IOL = 3.2mA
Vон	Output "High" Voltage	2.4		1	v	I _{OH} = -150μA

NOTES: 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

D. C. AND OPERATING CHARACTERISTICS - SY2112-1

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit	Test Conditions
ILI.	Input Current			10	μA	V _{IN} = 0 to 5.25V
^I LOH	I/O Leakage Current			15	μA	CE = 2.2V, V _{I/O} = 4.0V
LOL	I/O Leakage Current			-50	μA	CE = 2.2V, V _{I/O} = 0.45V
ICC1	Power Supply Current		30	60	mA	V _{IN} = 5.25V, I _{I/O} = 0mA
						T _A = 25°C
ICC2	Power Supply Current			70	mA	VIN = 5.25V, II/O = 0mA
			-		1. A.	T _A = 0°C
VIL	Input "Low" Voltage	-0.5		+0.65	v	
VIH	Input "High" Voltage	2.2		Vcc	V	and the second second
VOL	Output "Low" Voltage		1.1	+0.45	v	IOL = 2mA
VOH	Output "High" Voltage	2.2		1	v	ΙΟΗ = -150μΑ

NOTES: 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

A. C. CHARACTERISTICS – SY2112A-2

C-

READ CYCLE $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
tRCY	Read Cycle	250		ns
tA	Access Time		250	ns
tCO	Chip Enable to Output Time		180	ns
tCD	Chip Enable to Output Disable Time	0	120	ns
tон	Previous Read Data Valid After Change of Address	40		ns

WRITE CYCLE NO. 1 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit
tWCY1	Write Cycle	250		ns
^t AW1	Address to Write Setup Time	20		ns ns
^t DW1	Write Setup Time	180	1	ns
tWP1	Write Pulse Width	180		ns
tCS1	Chip Enable Setup Time	0	100	ns
^t CH1	Chip Enable Hold Time	0		ns
^t WR1	Write Recovery Time	0		ns
^t DH1	Data Hold Time	0		ns
tCW1	Chip Enable to Write Setup Time	180		ns

WRITE CYCLE NO. 2 T_A = 0° C to 70° C, V_{CC} = 5V ±5%

Symbol	Parameter	Min.	Max.	Unit
tWCY2	Write Cycle	250		ns
tAW2	Address to Write Setup Time	20		ns
tDW2	Write Setup Time	180		ns
tWD2	Write To Output Disable Time	120	100	ns
tCS2	Chip Enable Setup Time	0		ns
tCH2	Chip Enable Hold Time	0		ns
tWR2	Write Recovery Time	0		ns
tDH2	Data Hold Time	0	1	ns

A. C. CHARACTERISTICS - SY2112A

READ CYCLE T_A = 0°C to 70°C, V_{CC} = 5V \pm 5% unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
tRCY	Read Cycle	350		ns
tĄ	Access Time		350	ns
tco	Chip Enable to Output Time		240	ns
tCD	Chip Enable to Output Disable Time	0	200	ns
tон	Previous Read Data Valid After Change	40		ns
$ V_{i} = V_{i} = V_{i} $	of Address			

A. C. CHARACTERISTICS – SY2112A (Cont.)

WRITE CYCLE NO. 1 T_A = 0°C to 70°C, V_{CC} = 5V \pm 5%

Symbol	Parameter	Min.	Max.	Unit
tWCY1	Write Cycle	350	5 I	ns
tAW1	Address to Write Setup Time	20		ns
tDW1	Write Setup Time	250		ns
twP1	Write Pulse Width	250		ns
tCS1	Chip Enable Setup Time	0	100	ns
^t CH1	Chip Enable Hold Time	0		ns
twr 1	Write Recovery Time	0		ns
^t DH1	Data Hold Time	0		ns
tCW1	Chip Enable to Write Setup Time	250	, nairt i	ns

WRITE CYCLE NO. 2 T_A = 0°C to 70°C, V_{CC} = 5V \pm 5%

Symbol	Parameter	Min.	Max.	Unit
tWCY2	Write Cycle	350		ns
tAW2	Address to Write Setup Time	20		ns
tDW2	Write Setup Time	250		ns
tWD2	Write To Output Disable Time	200	130	ns
tCS2	Chip Enable Setup Time	0		ns
tCH2	Chip Enable Hold Time	0		ns
tWR2	Write Recovery Time	0		ns
tDH2	Data Hold Time	0		ns

A. C. CHARACTERISTICS – SY2112A-4

READ CYCLE $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

Symbol	Parameter		Min.	Max.	Unit
tRCY	Read Cycle	-	450		ns
tA	Access Time			450	ns
tCO	Chip Enable to Output Time			200	ns
tCD	Chip Enable to Output Disable Time		0	260	ns
tОН	Previous Read Data Valid After Change of Address	an a	40		ns

WRITE CYCLE NO. 1 T_A = 0°C to 70°C, V_{CC} = 5V \pm 5%

Symbol	Parameter	Min.	Max.	Unit
tWCY1	Write Cycle	450	•	ns
tAW1	Address to Write Setup Time	20		ns
^t DW1	Write Setup Time	300		ns
tWP1	Write Pulse Width	300		ns
tCS1	Chip Enable Setup Time	0	100	ns
tCH1	Chip Enable Hold Time	0		ns
twR1	Write Recovery Time	0 0	· · ·	ns
tDH1	Data Hold Time	0		ns
tCW1	Chip Enable to Write Setup Time	300		ns

A. C. CHARACTERISTICS - SY2112A-4 (Cont.)

WRITE CYCLE NO. 2 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit
^t WCY2	Write Cycle	450		ns
^t AW2	Address to Write Setup Time	20		ns
tDW2	Write Setup Time	300		ns
tWD2	Write To Output Disable Time	260	150	ns
tCS2	Chip Enable Setup Time	0		ns
^t CH2	Chip Enable Hold Time	0		ns
tWR2	Write Recovery Time	0		ns
^t DH2	Data Hold Time	0		ns

A. C. CHARACTERISTICS – SY2112-1

READ CYCLE $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tRCY	Read Cycle	500		ns	t _r , t _f ≪20ns
tĄ	Access Time		500	ns	0.65V ≥ V _{IN} ≥ 2.2V
tCO	Chip Enable To Output Time	}	350	ns	Timing Reference = 1.5V
tCD	Chip Enable To Output Disable Time	0	150	ns ·	Load = 1 TTL Gate
tOH	Previous Read Data Valid After Change of Address	0	· .	ns	C _L = 100pF

WRITE CYCLE NO. 1 T_A = 0°C to 70°C, V_{CC} = 5V \pm 5%

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tWCY1	Write Cycle	500		ns	t _r , t _f ≤20ns
^t AW1	Address To Write Setup Time	100	}	ns	0.65V ≥ V _{IN} ≥ 2.2V
^t DW1	Write Setup Time	200		ns	Timing Reference = 1.5V
tWP1	Write Pulse Width	300		ns	Load = 1 TTL Gate
^t CS1	Chip Enable Setup Time	0	100	ns	CL = 100pF
tCH1	Chip Enable Hold Time	0		ns	
tWR1	Write Recovery Time	50		ns	
^t DH1	Data Hold Time	100		ns	
^t CW1	Chip Enable to Write Setup Time	200		ns	and the second

WRITE CYCLE NO. 2 T_A = 0°C to 70°C, V_{CC} = 5V \pm 5%

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
tWCY2	Write Cycle	500		ns	t _r , t _f ≤20ns
tAW2	Address To Write Setup Time	100		ns	0.65V ≥ V _{IN} ≥ 2.2V
^t DW2	Write Setup Time	200		ns	Timing Reference = 1.5V
tWD2	Write To Output Disable Time	100		ns	Load = 1 TTL Gate
tCS2	Chip Enable Setup Time	0		ns	CL = 100pF
^t CH2	Chip Enable Hold Time	0		ns	
^t WR2	Write Recovery Time	50		ns	
^t DH2	Data Hold Time	100		ns	



WRITE CYCLE #1 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$



CAPACITANCE

0	Τ	Limits (pF)		
Symbol	Test	Typ.	Max.	
0	Input Capacitance	4		
CIN	(All Input Pins) VIN = 0V	4	. 8	
C1/0	I/O Capacitance $V_{I/O} = 0V$	10	18	

WRITE CYCLE #2 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V\pm5\%$



A.C. CONDITIONS OF TEST



PACKAGE DIAGRAM



PLASTIC PACKAGE



RAMs



1024 x 4 Static Random Access Memory

SY2114

MEMORY PRODUCTS

- 150 ns Maximum Access
- Low Operating Power Dissipation 0.1 mW/Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5V Supply

• Totally TTL Compatible: All Inputs, Outputs, and Power Supply

- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package

The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 1 TTL load.

PIN CONFIGURATION

	-	_		
^ ₆ □	1	$\overline{\mathbf{v}}$	18	⊐ v _{cc}
A₅ [2		17	□ ^7
A4 [3		16	
∧ ₃ [4		15	□ ^9
∧₀ [5	2114	14	1/01
A1 🗆	6		13	1/0 ₂
A₂ [17		12] 1/0 ₃
cs [- 8		11	1/04
GND	9		10	T WE

ORDERING INFORMATION

Order Number	Access Time	Supply Current		Temperature Range
SYD2114-1	150nsec	100mA	Cerdip	0°C to 70°C
SYP2114-1	150nsec	100mA	Plastic	0°C to 70°C
SYD2114-2	200nsec	100mA	Cerdip	.0°C to 70°C
SYP2114-2	200nsec	100mA	Plastic	0°C to 70°C
SYD2114-3	300nsec	100mA	Cerdip	0°C to 70°C
SYP2114-3	300nsec	100mA	Plastic	0°C to 70°C
SYD2114	450nsec	100mA	Cerdip	0°C to 70°C
SYP2114	450nsec	100mA	Plastic	0°C to 70°C
SYD2114L-1	150nsec	70mA	Cerdip	0°C to 70°C
SYP2114L-1	150nsec	70mA	Plastic	0°C to 70°C
SYD2114L-2	200nsec	70mA	Cerdip	0°C to 70°C
SYP2114L-2	200nsec	70mA	Plastic	0°C to 70°C
SYD2114L-3	300nsec	70mA	Cerdip	0°C to 70°C
SYP2114L-3	300nsec	70mA	Plastic	0°C to 70°C
SYD2114L	450nsec	70mA	Cerdip	0°C to 70°C
SYP2114L	450nsec	70mA	Plastic	0°C to 70°C

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select (CS) input allows easy selection of an individual device when outputs are or-tied.

The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology – a technology providing excellent performance characteristics as well as improved protection against contamination.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	-10° C to 80° C
Storage Temperature	–65°C to 150°C
Voltage on Any Pin with	
Respect to Ground	-0.5V to +7 V
Power Dissipation	1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ (Unless otherwise specified)

			-1,-2 3,2114		1,-2 2114L-3		
Symbol	Parameter	Min	Max	Min	Max	Unit	Conditions
ILI .	Input Load Current (All input pins)	in an Thài tra	10		10	μA	V _{IN} = 0 to 5.25V
ILO	I/O Leakage Current		10		10	μA	\overline{CS} = 2.0V, V _{I/O} = 0.4V to V _{CC}
	Power Supply Current		95	··· .	65	mA	$V_{CC} = 5.25V, I_{I/O} = 0 \text{ mA},$ $T_A = 25^{\circ}C$
ICC2	Power Supply Current		100		70	mA	$V_{CC} = 5.25V, I_{I/O} = 0 mA, T_A = 0^{\circ}C$
VIL	Input Low Voltage	-0.5	0.8	-0.5	0.8	V	
VIH	Input High Voltage	2.0	Vcc	2.0	Vcc	V	
VOL	Output Low Voltage		0.4		0.4	V	IOL = 3.2 mA
VOH	Output High Voltage	2.4	Vcc	2.4	Vcc	V	IOH = -1.0 mA

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	the second second	Тур	Max	Units
C _{I/O} C _{IN}	Input/Output Capacitance Input Capacitance			5 5	pF pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ (Unless Otherwise Specified)

		2114-1,	2114L-1	2114-2,	2114L-2	2114-3,	2114L-3	2114,	2114L	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle					-		1			
tRC	Read Cycle Time	150		200		300		450		nsec
t _A	Access Time		150		200		300		450	nsec
tco	Chip Select to Output Valid	1.00	70		70		100		120	nsec
tCX	Chip Select to Output Enabled	20		20		20		20		nsed
tOTD	Chip Deselect to Output Off	0	60	0	60	0	80	0	100	nsed
tOHA	Output Hold From Address	50		50		50		50		nse
	Change									
Write Cycle					1 A 4	and a second				
tWC	Write Cycle Time	150	• • · · ·	200		300		450		nsee
tAW	Address to Write Setup Time	0		0		0		0	С	nse
tw	Write Pulse Width	120		120	1997 - 1997 1997 - 1997	150	200 - Sec	200		nse
tWR	Write Release Time	0		0		0		0 '		nse
totw	Write to Output Off	0	60	0	60	. O	80	0,0	100	nse
tDW	Data to Write Overlap	120		120	1 v . v	150		200	1.3	nse
tDH	Data Hold	0		0		0		0	1	nse

A.C. Test Conditions

Input Pulse Levels	
Input Rise and Fall Time	
Timing Measurement Levels: Input	
	0.8 and 2.0V
Output Load	1TTL Gate and 50pF

SY2114



DATA STORAGE

When $\overline{\text{WE}}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{\text{WE}}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.

Data storage also cannot be affected by \overline{WE} , Addresses, or the I/O ports as long as \overline{CS} is high. Either \overline{CS} or \overline{WE} or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time – defined as the overlap of \overline{CS} low and

 $\overline{\text{WE}}$ low. The addresses must be properly established during the entire Write time plus t_{WR}

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for t_{DW} at the end of the Write time will be written into the addressed location.

TYPICAL CHARACTERISTICS













PACKAGE DIAGRAMS



PLASTIC PACKAGE



RAMs

5



1024 x 4 Static Random Access Memory Low Power Standby

SY2114LV

MEMORY PRODUCTS

• 200 ns Maximum Access

- Low Power: 0.1 mW/Bit Operating .03 mW/Bit Standby
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single Supply: +5V Operating +2.5V Standby

- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package

The SY2114LV is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. These advanced processing techniques allow the SY2114LV to maintain memory with V_{CC} reduced to 2.5V. This reduces standby power by 60% and simplifies the design of battery back-up systems. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

PIN CONFIGURATION



ORDERING INFORMATION

Order Number	Package Type	Access Time	Supply Current (Max)	Temperature Range
SYD2114LV	Cerdip	450nsec	70mA	0°C to +70°C ·
SYP2114LV	Molded	450nsec	70mA	0°C to +70°C
SYD2114LV-3	Cerdip	300nsec	70mA	0°C to +70°C
SYP2114LV-3	Molded	300nsec	70mA	0°C to +70°C
SYD2114LV-2	Cerdip	200nsec	70mA	0° C to +70° C
SYP2114LV-2	Molded	200nsec	70mA	0°C to +70°C

The SY2114LV is designed for memory applications where high performance, low power, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select (CS) input allows easy selection of an individual device when outputs are or-tied.

The SY2114LV is packaged in an 18-pin DIP for the highest possible density and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology – a technology providing excellent performance characteristics as well as improved protection against contamination.

BLOCK DIAGRAM



RAMIS

ABSOLUTE MAXIMUM RATINGS

– 10°C to 80°C
–65°C to 150°C
2
-0.5V to +7 V
1.0W

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ (Unless otherwise specified)

		2114LV-2, 2114LV-3, 2114LV			
Symbol	Parameter	Min	Max	Unit	Conditions
ILI.	Input Load Current (All input pins)		10	μA	V _{IN} = 0 to 5.25V
IL0	I/O Leakage Current		10	μA	$\overline{CS} = 2.0V$, VI/O = 0.4V to VCC
ICC1	Power Supply Current		65	mA	$V_{CC} = 5.25V, I_{I/O} = 0 \text{ mA},$ T _A = 25°C
ICC2	Power Supply Current		70	mA .	V _{CC} = 5.25V, I _{I/O} = 0 mA, T _A = 0°C
VIL	Input Low Voltage	-0.5	0.8	V I	and the second second second
VIH	Input High Voltage	2.0	Vcc	V	
VOL	Output Low Voltage	2.4	0.4	¹ V	IOL = 3.2 mA
VOH	Output High Voltage	ana da	V _{CC}	· V	IOH = -1.0 mA

COMMENT

CAPACITANCE T_A = 25°C, f = 1.0 MHz

Symbol	Test	Тур	Max	Units
CI/O	Input/Output Capacitance		5	pF
CIN	Input Capacitance		5	ist pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ (Unless Otherwise Specified)

		21141	_V-2	211	4LV-3	2114LV			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cycle	·								
t _{RC}	Read Cycle Time	200		300		450		nsec	
t _A	Access Time		200		300		450	nsec	
tco	Chip Select to Output Valid		70		100	}	120	nsec	
t _{CX}	Chip Select to Output Enabled	20		20		20		nsec	
tOTD	Chip Deselect to Output Off	0	60	0	80	0	100	nsec	
tона	Output Hold From Address Change	50		50		50		nsec	
Write Cycle									
twc	Write Cycle Time	200		300	. 1.19	450	11.13	nsec	
t _{AW}	Address to Write Setup Time	0		0		0	1.1	nsec	
tw	Write Pulse Width	120		150		200		nsec	
twR	Write Release Time	0		0		0	1.1	nsec	
totw	Write to Output Off	0	60	0	80	0	100	nsec	
t _{DW}	Data to Write Overlap	120		150		200		nsec	
t _{DH}	Data Hold	0		0		0		nsec	
.C. Test Con	ditions						1. 1.	• •	
	ls						a katala	0.8V to 2.0	
	all Time								
iming Measuren	nent Levels: Input							1.	
	Output							0.8 and 2.	
utput Load						1	TTL Ga	te and 100	

SY2114LV

twa

⊢⁺рн

STANDBY CHARACTERISTICS

$T_{\Delta} = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VPD	V _{CC} in Standby	2.5		V :	
V _{CSS} (2)	CS Bias in Standby	2.5	1	V	$2.5V \leq V_{PD} \leq V_{CC}$ Max.
IPD	Standby Current Drain		50	mA .	All Inputs = $V_{PD} = 2.5V$
tCP	Chip Deselect to Standby Time	0		ns	n an an Arrange ann a Arrange ann an Arrange
^t R	Standby Recovery Time	500		ns	

TIMING DIAGRAMS

Write Cycle





DATA STORAGE

When \overline{WE} is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as \overline{WE} remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.

Data storage also cannot be affected by WE, Addresses, or the I/O ports as long as \overline{CS} is high. Either \overline{CS} or WE or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time – defined as the overlap of \overline{CS} low and

Dout

D

1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

.

+-tow

-totw

2. Consider the test conditions as shown: If the standby voltage (Vpp) is between 5.25V (VCC Max.) and 2.5V, then CS must be held at 2.5V Min.

- 3. $\overline{\text{WE}}$ is high for a Read Cycle.
- 4. tw is measured from the latter of \overline{CS} or \overline{WE} going low to the earlier of \overline{CS} or \overline{WE} going high.
- 5. 4.75 Volts
- 6. 2.5 Volts

WE low. The addresses must be properly established during the entire Write time plus t_{WR}

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations. or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tow at the end of the Write time will be written into the addressed location.

RAMS

TYPICAL CHARACTERISTICS













PACKAGE DIAGRAM

n teorie de la competition de la compet Competition de la comp

CERDIP PACKAGE

MOLDED PACKAGE



RAMS

9



2048 x 8 Static Random Access Memory



MEMORY PRODUCTS

PRELIMINARY

RAMS

- 120nsec Maximum Access Time
- Fully Static Operation: No Clocks or Strobes Required
- Automatic CE Power Down
- Identical Cycle and Access Times
- Single +5V Supply (± 10%)

The Synertek SY2128 is a 16,384 bit static Random Access Memory organized 2048 words by eight bits and is fabricated using Synertek's new scaled n-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. The common data input and three-state output pins optimize compatibility with systems utilizing a bidirectional data bus.

The SY2128 offers an automatic power down feature under the control of the chip enable (\overline{CE}) input. When \overline{CE} goes high, deselecting the

PIN CONFIGURATION

	_		_	
A7 [1	-0-	24	
A ₆ []	2		23	
A5 🗆	3		22	🗆 A9
A₄□	4		21] WE
A3 [5		20] OE
A ₂ [6	SY	19	A10
A1	7	2128	18	D CE
A ₀ []	8		17] I/O ₈
1/01	9		16	1/07
1/0 2 🗌	10		15	1/O ₆
1/O 3 🗋	11		14] I/O5
GND 🗌	12		13] 1/0₄

- Pin Compatible with 2716 16K EPROM
- Totally TTL Compatible: All Inputs and Outputs
- Common Data Input and Output
- Three-State Output
- JEDEC Approved Pinout

chip, the device will automatically power down and remain in a standby power mode as long as \overrightarrow{CE} remains high. This feature provides significant system level power savings.

The SY2128 is configured in the JEDEC approved pinout for 24 pin byte organized memories and is pin compatible with 16K ROMs, EPROMs and EEPROMs. This offers the user the flexibility of being able to switch between RAM, ROM, EPROM, or EEPROM as his needs dictate with a minimum of board changes.

BLOCK DIAGRAM



1024 x 4 Static Random Access Memory

SY2142

MEMORY PRODUCTS

RAMs

• 200ns Maximum Access

SYNERTEK

- Low Operating Power Dissipation 0.1mW/Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5V Supply

- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400mv Noise Immunity
- High Density 20 Pin Package
- Two Chip Selects and Output Disable Functions Simplify Memory Expansion

The 2142 is a 4096-bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of bus oriented systems, and the outputs can drive 2 TTL loads.



A6 🗖	1	•	20	Vcc
A5 🗆	2		19	A7
A4 [3		18	A8 -
A3 🗆	4		17	A9
CS2	5		16	
A0 🗆	6		15	□ I/O1
A1 🗆	7		14	☐ I/O2
A2 🗆	8		13] I/O₃
cs₁ [9		12] 1/0₄
GND 🗌	10		11] WE

ORDERING INFORMATION

Order Number	Package Type	Access Time	Supply Current (Max)	Temperature Range	
SYD2142	Cerdip	450nsec	100mAmp	0°C to 70°C	
SYP2142	Plastic	450nsec	100mAmp	0°C to 70°C	
SYD2142-3	Cerdip	300nsec	100mAmp	0°C to 70°C	
SYP2142-3	Plastic	300nsec	100mAmp	0°C to 70°C	
SYD2142L	Cerdip	450nsec	70mAmp	0°C to 70°C	
SYP2142L	Plastic	450nsec	70mAmp	0°C to 70°C	
SYD2142L-3	Cerdip	300nsec	70mAmp	0°C to 70°C	
SYP2142L-3	Plastic	300nsec	70mAmp	0°C to 70°C	
SYD2142-2	Cerdip	200nsec	100mAmp	0°C to 70°C	
SYP2142-2	Plastic	200nsec	100mAmp	0°C to 70°C	
SYD2142L-2	Cerdip	200nsec	70mAmp	0°C to 70°C	
SYP2142L-2	Plastic	200nsec	70mAmp	0°C to 70°C	

The SY2142 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply.

Two Chip Selects (\overline{CS}_1 and CS_2) are provided to simplify systems where memory expansion is implemented by OR-tying several 2142's. Also an Output Disable directly controls the output stages.

The SY2142 is packaged in a 20-pin DIP and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology — a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.

BLOCK DIAGRAM



RAMs

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias10°C to 80°C
Storage Temperature65°C to 150°C
Voltage on Any Pin with
Respect to Ground
Power Dissipation 1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ (Unless Otherwise Specified)

		2142, 2142-2 2142L,2142 2142-3 2142L-3						
Symbol	Parameter	Min	Max	Min	Max	Unit	Conditions	
ILI	Input Load Current (All input pins)		10		10	μA	V _{IN} = 0 to 5.25V	
LO	I/O Leakage Current		10		10	μA	$\overline{CS} = 2.0V,$ V _{1/O} = 0.4V to V _{CC}	
ICC1	Power Supply Current		95		65	mA	$V_{CC} = 5.25V, I_{I/O} = 0 \text{ mA},$ $T_A = 25^{\circ}C$	
ICC2	Power Supply Current		100		70	mA	$V_{CC} = 5.25V, I_{1/O} = 0 \text{ mA}, T_A = 0^{\circ}C$	
VIL	Input Low Voltage	-0.5	0.8	-0.5	0.8	V V		
VIH	Input High Voltage	2.0	Vcc	2.0	Vcc	V		
VOL	Output Low Voltage		0.4		0.4	٧.	IOL = 3.2 mA	
Vон	Output High Voltage	2.4	Vcc	2.4	Vcc	V	I _{OH} = -1.0 mA	

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Тур	Max	Units
CI/O	Input/Output Capacitance		5	pF
CIN	Input Capacitance		5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ (Unless Otherwise Specified)

			2142-2,2142L-2		2142-3,2142L-3		2142,2142L	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
EAD CYCLE								
t _{RC}	Read Cycle Time	200		300		450		ns
t _A	Access Time		200	×.	300		450	ns
t _{OD}	Output Enable to Output Valid		70		100		120	ns
t _{ODX}	Output Enable to Output Active	20		20		20		ns
t _{CO}	Chip Selection to Output Valid		70	14	100	· · ·	120	ns
t _{CX}	Chip Selection to Output Active	20		20		20		ns
t _{OTD}	Output 3-state from Disable	0	60	0	80	0	100	ns
^t она	Output Hold from Address Change	50		50		50		ns
RITE CYCLE								
twc	Write Cycle Time	200	· · · ·	300	the second	450		ns
t _{AW}	Address to Write Setup Time	0		0		0		ns
tw	Write Pulse Width	120		150		200		ns
twr	Write Release Time	0		0	1.1	0		ns
totd	Output 3-state from Disable	0	60		80		100	ns
t _{DW}	Data to Write Time Overlap	120		150		200		ns
t _{DH}	Data Hold from Write Time	0	· · ·	0		0		ns
See follow	ving page for A.C. Test Conditions				· · · · ·			
SY2142

A.C. Test Conditions

Input Pulse Levels		0.8V to 2.0V
Input Rise and Fall Time	a na sa	
Timing Measurement Levels: Input		1.5V
Output		
Output Load		

TIMING DIAGRAMS



SY2142



G

_

1-29

RAMs



1024 x 4 Static Random Access Memory Low Power Standby

SY2142LV

MEMORY PRODUCTS

200 ns Maximum Access

SYNERTEK SUBSIDIARY OF HONEYWELL

- Low Power: 0,1 mW/Bit Operating .03 mW/Bit Standby
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single Supply: +5V Operating +2.5V Standby

The SY2142LV is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. These advanced processing techniques allow the SY2142LV to maintain memory with Vcc reduced to 2.5V. This reduces standby power by 60% and simplifies the design of battery back-up systems. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

PIN CONFIGURATION

		-	1
A6 🗖	1	20	
A5 🗆	2	19	🗆 A7
A4 🗖	3	18	🗆 A8
A3 🗆	4	17	🗋 A9
CS₂ □	5 SY 5 2142L\	, ¹⁶	00
A0 🗆	6	15	□ I/O1
A1 [7	14	D 1/0₂
A2 🗖	8	13	☐ I/O3
CS1 [9	12	1/04
	10	11	D WE

ORDERING INFORMATION

Package Type	Access Time	Supply Current (Max)	Temperature Range
Plastic	450nsec	70mA	0°C to +70°C
Plastic	300nsec	70m A	0°C to +70°C
Plastic	200nsec	70mA	0°C to +70°C
	Type Plastic Plastic	TypeTimePlastic450nsecPlastic300nsec	Package TypeAccess TimeCurrent (Max)Plastic450nsec70mAPlastic300nsec70mA

- Totally TTL Compatible: All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 mv Noise Immunity
- High Density 18 Pin Package
- Two Chip Selects and Output Disable Functions Simplify Memory Expansion

The SY2142LV is designed for memory applications where high performance, low power, large bit storage and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs. outputs, and the single +5V supply.

Two Chip Selects (\overline{CS}_1 and CS_2) are provided to simplify systems where memory expansion is implemented by OR-tying several 2142LVs. Also an Output Disable directly controls the output stages.

The SY2142LV is packaged in a 20-pin DIP and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology - a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.



ABSOLUTE MAXIMUM RATINGS

-10°C to 80°C
–65°C to 150°C
-0.5V to +7 V
1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

			2142LV-2 2142LV-3, 2142LV		
Symbol	Parameter	Min	Max	Unit	Conditions
I _{LI}	Input Load Current (All input pins)		10	μA	VIN = 0 to 5.25V
LO	I/O Leakage Current		10	μA	\overline{CS} = 2.0V, V _{1/O} = 0.4V to V _{CC}
ICC1	Power Supply Current		65	mA	$V_{CC} = 5.25V, I_{1/O} = 0 \text{ mA},$ T _A = 25°C
ICC2	Power Supply Current		70	mA	$V_{CC} = 5.25V, I_{1/O} = 0 \text{ mA}, T_A = 0^{\circ}C$
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	Vcc	V	
VOL	Output Low Voltage	2.4	0.4	V	I _{OL} = 3.2 mA
Vон	Output High Voltage		V _{CC}	V	IOH = -1.0 mA

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Тур	Max	Units
CI/O	Input/Output Capacitance		5	рF
CIN	Input Capacitance		5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ (Unless Otherwise Specified)

		2142	LV-2	2142	2LV-3	214	42LV		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Read Cycle									
t _{RC}	Read Cycle Time	200		300		450		nsec	
t _A	Access Time		200		300		450	nsec	
top	Output Enable to Output Valid		70		100		120	nsec	
todx	Output Enable to Output Active	20		20		20		nsec	
tco	Chip Select to Output Valid		70		100		120	nsec	
t _{CX}	Chip Select to Output Enabled	20		20		20		nsec	
totd	Chip Deselect to Output Off	0	60	0	80	0	100	nsec	
t _{OHA}	Output Hold From Address Change	50		50		50		nsec	
Write Cycle									
t _{WC}	Write Cycle Time	200		300		450		nsec	
t _{AW}	Address to Write Setup Time	0		0		0		nsec	
t _W	Write Pulse Width	120		150		200		nsec	
twr	Write Release Time	0		0		0		nsec	
tотw	Write to Output Off	0	60	0	80	0	100	nsec	
t _{DW}	Data to Write Overlap	120		150	· · ·	200		nsec	
tDH	Data Hold	0		0		0		nsec	

	1	I mining measurement Levels.	mput
Input Pulse Levels	to 2.0V		Output0.8 and 2.0V
Input Rise and Fall Time	10 n sec	Output Load	.1TTL Gate and 100pF

STANDBY CHARACTERISTICS

$T_A = 0^\circ C$ to $70^\circ C$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions	
VPD	V _{CC} in Standby	2.5		V		
V _{CSS} (2)	CS Bias in Standby	2.5		V	$2.5V \leq V_{PD} \leq V_{CC}$ Max.	
IPD	Standby Current Drain		50	mA	All Inputs = VPD = 2.5V	
tCP	Chip Deselect to Standby Time	0	-	ns		
tR	Standby Recovery Time	500		ns		

TIMING DIAGRAMS





Standby Operation



DATA STORAGE

When $\overline{\text{WE}}$ is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as $\overline{\text{WE}}$ remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.

Data storage also cannot be affected by \overline{WE} , Addresses, or the I/O ports as long as \overline{CS} is high. Either \overline{CS} or \overline{WE} or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time – defined as the overlap of \overline{CS} low and

Write Cycle



NOTES

- 1. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.
- Consider the test conditions as shown: If the standby voltage (VpD) is between 5.25V (VCC Max.) and 2.5V, then CS must be held at 2.5V Min.
- 3. WE is high for a Read Cycle.
- 4. t_W is measured from the latter of \overline{CS} or \overline{WE} going low to the earlier of \overline{CS} or \overline{WE} going high.
- 5. 4.75 Volts
- 6. 2.5 Volts

 $\overline{\text{WE}}$ low. The addresses must be properly established during the entire Write time plus t_{WB}.

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.

RAMs

TYPICAL CHARACTERISTICS













PACKAGE DIAGRAM

PLASTIC PACKAGE





1-33



4096 x 1 Static Random Access Memory

- 55 ns Maximum Access
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5V Supply

The Synertek SY2147 is a 4096-Bit Static Random Access Memory organized 4096 words by 1-bit and is fabricated using Synertek's new N-Channel Silicon-Gate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.



ORDERING INFORMATION

Order Number	Access Time (Max)	Operating Current (Max)	Standby Current (Max)	Package Type
SYC2147-3	55ns	180mA	30mA	Ceramic
SYD2147-3	55ns	180mA	30mA	Cerdip
SYC2147	70ns	160mA	20mA	Ceramic
SYD2147	70ns	160mA	20mA	Cerdip
SYC2147L	70ns	140mA	10mA	Ceramic
SYD2147L	70ns	140mA	10mA	Cerdip
SYC2147-6	85ns	160mA	20mA	Ceramic
SYD2147-6	85ns	160mA	20mA	Cerdip

- Totally TTL Compatible All Inputs and Outputs
- Separate Data Input and Output
- High Density 18-Pin Package
- Three-State Output

The SY2147 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select (\overline{CS}) goes high, thus de-selecting the SY2147, the device will automatically power down and remain in a standby power mode as long as \overline{CS} remain high. This unique feature provides system level power savings as much as 80%.

The SY2147 is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	10°C to 85°C
Storage Temperature	-65°C to 150°C
Voltage on Any Pin with	

Respect to Ground -3.5V to +7V Power Dissipation 1.2W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS	$T_A = 0^{\circ}C$ to $+70^{\circ}C$,	$V_{CC} = 5V \pm 10\%$ (Unless otherwise specified) (Note 8)
----------------------	--	--

		2147-3 2147, 2147-6 2147L			the second se					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions	
LI	Input Load Current (All input pins)		10		10		10	μA	$V_{CC} = Max, V_{IN} = Gnd to V_{CC}$	
110	Output Leakage Current		50		50		50	μA	CS = VIH, V _{CC} = Max V _{OUT} = Gnd to 4.5V	
lcc	Power Supply Current		170		150		135	mA	$T_A = 25^{\circ}C$ $V_{CC} = Max, \overline{CS} = V_{IL}$	
			180		160		140	mA	T _A = 0°C Outputs Open	
ISB	Standby Current		30		20		10	'mA	V_{CC} = Min to Max, \overline{CS} = V_{IH}	
IPO	Peak Power-on Current (Note 9)		70		50		30	mA	$V_{CC} = Gnd to V_{CC} Min$ $\overline{CS} = Lower of V_{CC} or V_{IH} Min$	
VIL	Input Low Voltage	-3.0	0.8	-3.0	0.8	-3.0	0.8	V		
VIH	Input High Voltage	2.0	6.0	2.0	6.0	2.0	6.0	v		
VOL	Output Low Voltage		0.4		0.4		0.4	v	IOL = 8mA	
Voн	Output High Voltage	2.4		2.4		2.4		V	I _{OH} = -4.0mA	
los	Output Short Circuit Current (Note 10)	-120	120	-120	120	-120	120	mA	V _{OUT} = GND to V _{CC}	

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Typ.	Max.	Unit
COUT	Output Capacitance		6	pF
CIN	Input Capacitance	· · · ·	5	рF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 10\%$ (Unless otherwise specified) (Note 8) READ CYCLE

		21	47-3	2147,	2147L	214	17-6		Conditions
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tRC	Read Cycle Time	55		70		85		ns	
tAA	Address Access Time		55		70		85	ns	
tACS1	Chip Select Access Time		55		70		85	ns	Note 1
tACS2	Chip Select Access Time		65		80		85	ns	Note 2
tOH	Output Hold from Address Change	5		5		5		ns	
tLZ	Chip Selection to Output in Low Z	10		10		10		ns	Note 7
tHZ	Chip Deselection to Output in High Z	0	40	0	40	0	40	ns	Note 7
tPU	Chip Selection to Power Up Time	0		0		0		ns	
tPD	Chip Deselection to Power Down Time	1	30		30		30	ns	
RITECY	CLE					1997 - 14			
tWC	Write Cycle Time	55		70	1.12	85		ns	
tCW	Chip Selection to End of Write	45		55		65		ns	
tCW tAW	Chip Selection to End of Write Address Valid to End of Write	45 45							
				55		65	-	ns	
tAW	Address Valid to End of Write	45		55 55		65 65		ns ns	
t _{AW} t _{AS}	Address Valid to End of Write Address Setup Time	45		55 55 0		65 65 0		ns ns ns	
tAW tAS tWP	Address Valid to End of Write Address Setup Time Write Pulse Width	45 0 35		55 55 0 40		65 65 0 45		ns ns ns ns	
tAW tAS tWP tWR	Address Valid to End of Write Address Setup Time Write Pulse Width Write Recovery Time	45 0 35 10		55 55 0 40 15		65 65 0 45 20		ns ns ns ns ns	
tAW tAS tWP tWR tDW	Address Valid to End of Write Address Setup Time Write Pulse Width Write Recovery Time Data Valid to End of Write	45 0 35 10 25	30	55 55 0 40 15 30	35	65 65 0 45 20 30	40	ns ns ns ns ns ns	Note 7



RAMs



1-37

RAMs

4096 x 1 Static Random Access Memory



SYNERTEK

PRELIMINARY

- 35–70 ns Maximum Access Time
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5V Supply (±10%)
- Pinout and Function Compatible to SY2147

The Synertek SY2147H is a 4096-Bit Static Random Access Memory organized 4096 words by 1-bit and is fabricated using Synertek's new scaled n-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The threestate output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.



1		٦)	_	1
A0	1	Ŭ	18	□Vcc
A1	2		17	
A₂[3		16	
A3	4	SY 2147	15	
A₄□	5	147	14	
A ₅	6		13] A10
	7		12	A11
WE	8		11	
	9		10	□cs

ORDERING INFORMATION

Order Number	Access Time (Max)	Operating Current (Max)	Standby Package (Max)	Туре
SYC2147H-1	35ns	180mA	30mA	Ceramic
SYD2147H-1	35ns	180mA	30mA	Cerdip
SYC2147H-2	45ns	180mA	30mA	Ceramic
SYD2147H-2	45ns	180mA	30mA	Cerdip
SYC2147H-3	55ns	180mA	30mA	Ceramic
SYD2147H-3	55ns	180mA	30mA	Cerdip
SYC2147HL-3	55ns	125mA	15mA	Ceramic
SYD2147HL-3	55ns	125mA	15mA	Cerdip
SYC2147H	70ns	160mA	20mA	Ceramic
SYD2147H	70ns	160mA	20mA	Cerdip
SYC2147HL	70ns	140mA	10mA	Ceramic
SYD2147HL	70ns	140mA	10mA	Cerdip

- Direct Performance Upgrade For SY2147
- Totally TTL Compatible
- All Inputs and Outputs
- Separate Data Input and Output
- High Density 18-Pin Package
- Three-State Output

The SY2147H offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select (\overline{CS}) goes high, thus deselecting the SY2147H, the device will automatically power down and remain in a standby power mode as long as \overline{CS} remain high. This unique feature provides system level power savings as much as 80%.

The SY2147H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.





Military 4096 x 1 Static Random Access Memory

Extended Temperature SYNERTEK Range (-55° C to +125° C)

SYM2147

MEMORY PRODUCTS

PRELIMINARY

- 70 ns Maximum Access
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5∨ Supply (±10%)

All Inputs and Outputs Separate Data Input and Output

Totally TTL Compatible

- High Density 18-Pin Package
- Three-State Output

The Synertek SYM2147 is a 4096-Bit Static Random Access Memory organized 4096 words by 1-bit and is fabricated using Synertek's new N-Channel Silicon-Gate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Separate data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

PIN CONFIGURATION

1	_	~ /	_	
A₀□	1	\cup	18	□v _{cc}
A1	2		17	$\Box A_6$
A2	3		16	
A3	4	SYM	15	□A ₈
A₄□	5	2147	14	□ A ₉
A ₅	6		13	A10
Роит	7		12	□A ₁₁
WE	8		11	
GND	9		10	□cs
		_	_	

ORDERING INFORMATION

Order Number	Access Time (Max)	Operating Current (Max)	Standby Current (Max)	Package Type
SYMC2147	70ns	180mA	30mA	Ceramic
SYMD2147	70ns	180mA	30mA	Cerdip
SYMF2147	70ns	180mA	30mA	Flatpak
SYMC2147-6	85ns	180mA	30mA	Ceramic
SYMD2147-6	85ns	180mA	30mA	Cerdip
SYMF2147-6	85ns	180mA	30mA	Flatpak

The SYM2147 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select (\overline{CS}) goes high, thus de-selecting the SYM2147, the device will automatically power down and remain in a standby power mode as long as \overline{CS} remains high. This unique feature provides system level power savings as much as 80%.

The SYM2147 is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.



RAMs



- 35-70 ns Maximum Access Time
- No Clocks or Strobes Required
- Automatic CS Power Down
- Identical Cycle and Access Times
- Single +5V Supply (±10%)
- Pinout and Function Compatible to SY2148

The Synertek SY2148H is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new scaled n-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

Performance Upgrade for SY2148

- Industry Standard 2114 Pinout
- Totally TTL Compatible All Inputs and Outputs
- Common Data Input and Output
- High Density 18-Pin Package
- Three-State Output

The SY2148H offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select (\overline{CS}) goes high, thus de-selecting the SY2148H, the device will automatically power down and remain in a standby power mode as long as CS remains high. This unique feature provides system level power savings as much as 85%.

The SY2148H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.

PIN CONFIGURATION

1				
A6 🗆	1		18	□vcc
A5 🗆	2		17	🗆 A7
A₄□	3		16] A8
A3	4 2.	SY 148	ս ⁵	🗆 A9
A ₀	5	140	14]ı/0₁
A1 🗌	6		13]1/O₂
A2	7		12]ı/0₃
cs□	8		11]I/O₄
	9		10	WE

ORDERING INFORMATION

Order Number	Access Time (Max)	Operating Current (Max)	Standby Current (Max)	Package Type
SYC2148H	70ns	150mA	30mA	Ceramic
SYD2148H	70ns	150mA	30mA	Cerdip
SYC2148H-2	45ns	150mA	30mA	Ceramic
SYD2148H-2	45ns	150mA	30mA	Cerdip
SYC2148H-3	55ns	150mA	30mA	Ceramic
SYD2148H-3	55ns	150mA	30mA	Cerdip
SYC2148HL	70ns	125mA	20mA	Ceramic
SYD2148HL	70ns	125mA	20mA	Cerdip
SYC2148HL-3	55ns	125mA	20mA	Ceramic
SYD2148HL-3	55ns	125mA	20mA	Cerdip



BLOCK DIAGRAM

RAMs

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	. –10°C to 85°C
Storage Temperature	-65°C to 150°C
Voltage on Any Pin with	
Respect to Ground	3.5V to +7V
Power Dissipation	1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS	5 T _A = 0	°C to +70°C,	$V_{CC} = 5V \pm 10\%$ (Unless otherwise specified) (note 8)
----------------------	----------------------	--------------	--

			2148H/H-2/H-3		2148HL/HL-3			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions	
ILI	Input Load Current (All input pins)		10		10	μA	V_{CC} = Max, V_{IN} = Gnd to V_{CC}	
ILO	Output Leakage Current		50		50	μA	$\overline{CS} = V_{IH}, V_{CC} = Max$ VOUT = Gnd to 4.5V	
ICC	Power Supply Current		140		115	mA	$T_A = 25^{\circ}C$	$V_{CC} = M_{ax}, \overline{CS} = V_{1L}$
			150		125	mA	$T_A = 0^{\circ}C$	Outputs Open
ISB	Standby Current		30		20	mA	V _{CC} = Min t	to Max, CS = VIH
IPO	Peak Power-on Current Note 9		50		30	mA	$V_{CC} = G_{nd}$ to V_{CC} Min CS = Lower of V_{CC} or V_{IH} Min	
VIL	Input Low Voltage	-3.0	0.8	-3.0	0.8	V		
VIH	Input High Voltage	2.1	6.0	2.1	6.0	V		
VOL	Output Low Voltage		0.4		0.4	V	I _{OL} = 8mA	
Voн	Output High Voltage	2.4		2.4		V	IOH = -4m.	Α

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Typ.	Max.	Unit
COUT	Output Capacitance		7	pF
CIN	Input Capacitance		.5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 10\%$ (Unless otherwise specified) (note 8) READ CYCLE

			8H-2	2148H-	3/HL-3	2148	H/HL		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
tRC	Read Cycle Time	45		55		70		ns	
tAA	Address Access Time		45		55		70	ns	
tACS1	Chip Select Access Time		45		55		70	ns	Note 1
tACS2	Chip Select Access Time		55		60		80	ns	Note 2
tон	Output Hold from Address Change	5		5		5		ns	
tLZ	Chip Selection to Output in Low Z	20		20		20		ns	Note 7
tHZ	Chip Deselection to Output in High Z	0	20	0	20	0	20	ns	Note 7
tPU	Chip Selection to Power Up Time	0		0		0		ns	
tPD	Chip Deselection to Power Down Time		30		30		30	ns	
RITE CY	CLE								
tWC	Write Cycle Time	45		55		70		ns	
tCW	Chip Selection to End of Write	40		50		65		ns	
tAW	Address Valid to End of Write	40		50		65		ns	
tAS	Address Setup Time	0		0		0		ns	
tWP	Write Pulse Width	35		40		50		ns	
tWR	Write Recovery Time	5		5		5		ns	
tDW	Data Valid to End of Write	20		20	·	25		ns	
^t DH	Data Hold Time	0		0		0		ns	
twz	Write Enabled to Output in High Z	0	15	0	20	0	25	ns	Note 7
tow	Output Active from End of Write	0		0		0		ns	Note 7
	· · · · · · · · · · · · · · · · · · ·	-		•	•			See follo	wing page for r



3. WE is high for Read Cycles.

RAMs

4. Device is continuously selected, $\overline{CS} = V_{1L}$.

- 5. Addresses valid prior to or coincident with CS transition low.
- 6. If CS goes high simultaneously with WE high, the outputs remain in the high impedance state.
- 7. Transition is measured ±500mV from low or high impedance voltage with load B. This parameter is sampled and not 100% tested.
- 8. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
- 9. A pullup resistor to V_{CC} on the CS input is required to keep the device deselected: otherwise, power-on current approaches I_{CC} active.



1-43

RAMs



- Identical Cycle and Access Times.
- Single +5V Supply (±10%)

RAMS

- High Density 18-Pin Package
- Three-State Output

The Synertek SYM2148 is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new N-Channel Silicon-Gate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices. The SYM2148 offers an automatic power down feature. Power down is controlled by the Chip Select input. When Chip Select (\overline{CS}) goes high, thus deselecting the SYM2148, the device will automatically power down and remain in a standby power mode as long as \overline{CS} remains high. This unique feature provides system level power savings as much as 85%.

The SYM2148 is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.

PIN CONFIGURATION



BLOCK DIAGRAM



ORDERING INFORMATION

Order Number	Access Time (Max)	Operating Current (Max)	Standby Current (Max)	Package Type
SYMC2148	70ns	150mA	30mA	Ceramic
SYMD2148	70ns	150mA	30mA	Cerdip
SYMF2148	70ns	150mA	30mA	Flatpak
SYMC2148-6	85ns	150mA	30mA	Ceramic
SYMD2148-6	85ns	150mA	30mA	Cerdip
SYMF2148-6	85ns	150mA	30mA	Flatpak



1024 x 4 Static Random Access Memory

RAMs

- 45 ns Maximum Address Access
- Fully Static Operation: No Clocks or Strobes Required
- Fast Chip Select Access Time: 20ns Max.
- Identical Cycle and Access Times
- Single +5V Supply

- Industry Standard 2114 Pinout
- Totally TTL Compatible: All Inputs and Outputs
- Common Data Input and Outputs
- High Density 18-Pin Package
- Three-State Output

The Synertek SY2149H is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new N-Channel Silicon-Gate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices. The SY2149H offers a chip select access that is faster than its address access. In a typical application, the address access begins as soon as the address is valid. At this time, the high order addresses are decoded and the desired memory is then selected. With the faster chip select access, this decode time will not add to the overall access time thus significantly improving system performance.

The SY2149H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.



ORDERING INFORMATION

Order Number	Access Time (Max)	Supply Current (Max)	Package Type
SYC2149H-2	45nsec	150mA	Ceramic
SYD2149H-2	45nsec	150mA	Cerdip
SYC2149H-3	55nsec	150mA	Ceramic
SYD2149H-3	55nsec	150mA	Cerdip
SYC2149HL-3	55nsec	125mA	Ceramic
SYD2149HL-3	55nsec	125mA	Cerdip
SYC2149H	70nsec	150mA	Ceramic
SYD2149H	70nsec	150mA	Cerdip
SYC2149HL	70nsec	125mA	Ceramic
SYD2149HL	70nsec	125mA	Cerdip



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias
Storage Temperature65°C to 150°C
Voltage on Any Pin with
Respect to Ground3.5V to +7V
Power Dissipation 1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 10\%$ (Unless otherwise specified) (Note 6)

	e al de la composition de la compositio En la composition de la	2149HL-3, 2149HL		2149H-2, 2149H-3, 2149H					
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions	the second second	
1 LI ···	Input Load Current (All input pins).		10		10	μA	V _{CC} = Max	, V _{IN} = Gnd to V _{CC}	
1LO	Output Leakage Current	· ,	50		50	μA	$\overline{CS} = V_{IH}, V_{CC} = Max$ VOUT = Gnd to 4.5V		
ICC	Power Supply Current		115		140	mA	T _A = 25°C	$V_{CC} = Max, \overline{CS} = V_{IL}$	
	and the second second		125	1	150	mA	T _A = 0°C	Outputs Open	
VIL	Input Low Voltage	-3.0	0.8	-3.0	0.8	V		11 - E.S. 447	
VIH	Input High Voltage	2.0	6.0	2.0	6.0	^r V			
VOL	Output Low Voltage		0.4		0.4	V	I _{OL} = 8mA		
Voн	Output High Voltage	2.4	system s	2.4		v	IOH = -4.0	mA	
los	Output Short Circuit Current		±200		±200	mA	V _{OUT} = GI	ND to V _{CC}	

CAPACITANCE $T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$

Symbol	Test	Typ.	Max.	Unit
COUT	Output Capacitance		7	pF
CIN	Input Capacitance		5	pF

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 10\%$ (Unless otherwise specified) (Note 6) READ CYCLE

		2149H-2		2149HL-3 2149H-3		2149HL 2149H			
Symbol	Para meter	Min.	Max.	Min.	Max.	Min.	Max.	Ünit	Conditions
tRC	Read Cycle Time	45		55		70		ns	
tAA	Address Access Time		45		55		70	ns	
tACS	Chip Select Access Time	1	20		25		30	ns	
tон	Output Hold from Address Change	5		5		5		ns	
tLZ	Chip Selection to Output in Low Z	5		5		5		ns	Note 5
tHZ	Chip Deselectio to Output in High Z	0	15	0	15	. 0	15	ns	Note 5

WRITE CYCLE

HILCH									
twc	Write Cycle Time	45		55		70		ns	· ·
tCW	Chip Selection to End of Write	40		50		65		ns	
tAW	Address Valid to End of Write	40		50	1.1	65		ns	
tAS	Address Setup Time	0		0		0	5	ns	
tWP	Write Pulse Width	35	· ·	40		50	1. 1.	ns	and the second second
tWR	Write Recovery Time	5		5	÷	5		ns	
tDW	Data Valid to End of Write	20		20		25	1997 - 1997 19	ns	
tDH	Data Hold Time	0		0		0	1	ns	
twz	Write Enabled to Output in High Z	0	15	0	20	0	25	ns	Note 5
tow	Output Active from End of Write	0		0		0		ns	Note 5

(See following page for notes)



RAMs

SY2149H



RAMS



Military 1024 x 4 Static Random Access Memory Extended Temperature Range (-55°C to +125°C)

SYM2149H

MEMORY PRODUCTS

PRELIMINARY

RAMs

- 55 ns Maximum Address Access
- Fully Static Operation: No Clocks or Strobes Required
- Fast Chip Select Access Time: 25 ns Max.
- Identical Cycle and Access Times
- Single +5V Supply (±10%)

- Industry Standard 2114 Pinout
- Totally TTL Compatible:
 All Inputs and Outputs
- Common Data Input and Outputs
- High Density 18-Pin Package
- Three-State Output

The Synertek SYM2149H is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new N-Channel Silicon-Gate HMOS technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices. The SYM2149H offers a chip select access that is faster than its address access. In a typical application, the address access begins as soon as the address is valid. At this time, the high order addresses are decoded and the desired memory is then selected. With the faster chip select access, this decode time will not add to the overall access time thus significantly improving system performance.

The SYM2149H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.



ORDERING INFORMATION

	Order Number	Access Time (Max)	Supply Current (Max)	Package Type
ſ	SYMC2149H-3	55 nsec	150mA	Ceramic
	SYMD2149H-3	55 nsec	150mA	Cerdip
	SYMC2149H	70 nsec	150mA	Ceramic
	SYMD2149H	70 nsec	150mA	Cerdip

BLOCK DIAGRAM



Read Only Memories

ROM Selector Guide

Commercial: $T_A~=0^\circ\,C$ to $+70^\circ\,C$

		Access Time	Supply (Max.		Power Supply	No. of	Pin Compatible	1774 (1994) 1977 - 1977 1977 - 1977
Part No.	Organization	Max. (ns)	Operating	Standby	(Volts)	Pins	EPROM/PROM	Page
SY3308	1024 x 8	70	120	-	+5	24	82S181	2-32
SY2316A	2048 x 8	550	98		+5	24	_	2-3
SY2316B	2048 x 8	450	98		+5	24	2716	2-3
SY2316B-2	2048 x 8	200	98	· · · <u>-</u> ·	+5	24	2716	2-7
SY2316B-3	2048 x 8	300	98	_	+5	24	2716	2-11
SY3316	2048 x 8	80	120	· —	+5	24	82S191	2-36
SY3316A	2048 x 8	80	120	20	+5	24	82S191	2-36
SY2332	4096 x 8	450	100		+5	24	TMS2532	2-15
SY2332-3	4096 x 8	300	100	· · _	+5	24	TMS2532	2-19
SY2333	4096 x 8	450	100	· ·	+5	24	2732/A	2-15
SY2333-3	4096 x 8	300	100	<u> </u>	+5	24	2732/A	2-19
SY2364	8192 x 8	450	100	-	+5	24	TMS2564	2-23
SY2364-2	8192 x 8	200	100		+5	24	TMS2564	2-23
SY2364-3	8192 x 8	300	100	· · · · · ·	+5	24	TMS2564	2-23
SY2364A	8192 x 8	450	100	12	+5	24	TMS2564	2-23
SY2364A-2	8192 x 8	200	100	12	+5	24	TMS2564	2-23
SY2364A-3	8192 x 8	300	100	12	+5	24	TMS2564	2-23
SY2365	8192 x 8	450	100		+5	28	2764	2-27
SY2365-2	8192 x 8	200	100	· · · · ·	+5	28	2764	2-27
SY2365-3	8192 x 8	300	100	· · - · ·	.+5	28	2764	2-27
SY2365A	8192 x 8	450	100	12	+5	28	2764	2-27
SY2365A-2	8192 x 8	200	100	12	+5	28	2764	2-27
SY2365A-3	8192 x 8	300	100	12	+5	28	2764	2-27
SY23128[1]	16,384 x 8	200	100	10	+5	28	—	2-31

Military: -55°C to +125°C

Note 1. To Be Announced.



- 2048x8 Bit Organization
- Single +5 Volt Supply
- Metal Mask Programming
- Two Week Prototype Turnaround
- Access Time—550ns /450ns (max.)
- Totally Static Operation

Completely TTL Compatible

- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316A Replacement for Intel 2316A

state output buffers for memory expansion.

• SY2316B — Pin Compatible with 2716 EPROM — Replacement for Two 2708s

The SY2316A and SY2316B high performance read only memories are organized 2048 words by 8 bits with access times of less than 550 ns and 450 ns. These ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. These devices offer TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN CONFIGURATIONS

	SY231	6A	•	SY2316	В
A7 🗖	1	24 🗌 Vcc	A7	1	24 🗌 Vcc
As 🗖	2	23 🗋 01 -	A6 🗌	2	23 🗋 Ав
A9 🗖	3	22 🗍 02.	A5	3	22 🔲 A9
A10	4	21 03	A4	4	21 🔲 CS3
A0 🗖	5	20 🛄 🗛	A3 [5	20 🗌 CS1
A1 🗖	6	19 🗖 05	A2 🗌	6	19 🗖 A10
A2	7	18 🗖 06	A1 🗔	7 .	18 🔲 CS2
A3 [-8	17 . 07	A0	8	17 08
A4 🗖	9	16 Os	01	9	16 07
A5 🖂	10	15 🗖 CS1	02	10	15 🔲 06
A6 🗖	11	14 🔲 CS2	03	11	14 🔲 05
GND 🗖	12	13 🔲 CS3	GND	12	13 04
	OR	DERING IN	IFORM	IATION	Red La Sur
Or	der	Package	Access	Tem	perature
Nur	nber	Туре	Time	R	ange
SYD:	2316A	Cerdip	550ns	0°C t	o +70°C
	2316A	Plastic	550ns		o +70°C
	2316B	Cerdip	450ns		o +70°C
.010.	20100	ociuip	-100113		

A custom number will be assigned by Synertek.

Plastic

450ns

SYP2316B

The SY2316A/B operate totally asynchronously. No clock input is required. The three programmable Chip Select inputs allow eight 16K ROMs to be OR-tied without external decoding. Both devices offer three-

Designed to replace the 2716 16K EPROM, the SY2316B can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.



BLOCK DIAGRAM

 0° C to +70 $^{\circ}$ C

ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	–0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

$T_A = 0^{\circ}C$	to $+70^{\circ}$ C, Vcc = 5.0V ± 5%	and the second			
Symbol	Parameter	Min.	Max.	Units	Test Conditions
Vон	Output HIGH Voltage	2.4	Vcc	Volts	Vcc = 4.75V, Іон = -200 µА
Vol	Output LOW Voltage		0.4	Volts	Vcc = 4.75V, lo∟ = 2.1 mA
Vін	Input HIGH Voltage	2.0	Vcc	Volts	
• VIL •	Input LOW Voltage	0.5	0.8	Volts	See Note 1
т ILI — 22 м.	Input Load Current	a ser a ana s	10	uA	Vcc = 5.25V, 0V ≤ Vin ≤ 5.25V
LO	Output Leakage Current	l Alexandre de la compañía	10	μA	Chip Deselected
	and Constants of the second	in e la constante la constante de la setta			Vout = +0.4V to Vcc
Icc	Power Supply Current	n an	98	mA	Output Unloaded
- <u></u>		an a			Vcc = 5.25V, Vin = Vcc

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device. y alf Friday and a second and a s Second and a second a

A.C. CHARACTERISTICS TA = 0°C to +70°C, Vcc = 5.0V ± 5% (unless otherwise specified)

Symbol		SY2316B		SY2316A			-
	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
tACC	Address Access Time		450		550	ns	Output load: 1 TTL load
t co	Chip Select Delay		120		300	ns	and 100 pf
t DF	Chip Deselect Delay		100		150	ns	Input transition time: 20ns
tон	Previous Data Valid After	10		20	$(1,2)^{-1}$	ns	Timing reference levels:
	Address Change Delay	· ·					Input: 1.5V
							Output: 0.8V and 2.2V

CAPACITANCE

tA = 25°C, f = 1.0MHz, See Note 2

Symbol	Parameter	Min.	Max.	Units	Test Conditions
C I	Input Capacitance		7	pF	All pins except pin under
C O	Output Capacitance		10	pF	test tied to AC ground

Note 2: This parameter is periodically sampled and is not 100% tested.



PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "O" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1–30 31–50 60–72	Customer name Customer part number Synertek part number (punch "2316A" or "2316B")
Second Card	1–30 31–50	Customer contact (name) Customer telephone number
Third Card	1–6	Leave blank – pattern number to be assigned by Synertek
	30	CS3/CS3 chip select logic level (if LOW selects chip, punch "0"; if HIGH selects chip, punch "1")
	31	CS2/CS2 chip select logic level.
	32	CS1/CS1 chip select logic level.
Fourth Card	1–8	Data Format. Synertek, or Intel data card format may be used. Specify for- mat by punching "Synertek," or "Intel" starting in column one.
	15-28	Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
	35-57	Truth table verification code; punch either "VERIFICATION HOLD" (man- ufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output 8 (OB) is the MSB, and Output 1 (O1) is the LSB.

	COLUMN	INFORMATION
Data Cards	1-4	Decimal address
	6–13	Output (MSB-LSB)
	15–17	Octal equivalent of output data
	22-25	Decimal address
	27-34	Output (MSB-LSB)
	36-38	Octal equivalent of output data
	43-46	Decimal address
	48-55	Output (MSB-LSB)
	57-59	Octal equivalent of output data
	64-67	Decimal address
	69-76	Output (MSB-LSB)
	78-80	Octal equivalent of output data

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Os) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

	COLUMN	INFORMATION
Data Cards	1–5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. 00000, 00008, 00016, etc.
	7–14	Output data (MSB-LSB) for initial input address.
	16-23	Output data for initial input address +1
	25-32	Output data for initial input address +2
	34-41	Output data for initial input address +3
	43-50	Output data for initial input address +4
	52-59	Output data for initial input address +5
	61-68	Output data for initial input address +6
	70-77	Output data for initial input address +7
	79–80	ROM pattern number (may be left blank)
_		

Send bit pattern data to the following special address:

Synertek - ROM P.O. Box 552 Santa Clara, CA 95052

TYPICAL CHARACTERISTICS







SUPPLY CURRENT VS. SUPPLY VOLTAGE



SUPPLY CURRENT VS. AMBIENT TEMPERATURE









PLASTIC PACKAGE



ROMs



2048x8 Static Read Only Memory

SY2316B-2

MEMORY PRODUCTS

- - Access Time—200ns (max.)
 2048x8 Bit Organization
 - Single +5 Volt Supply
 - Single +5 Volt Supply
 - Totally Static Operation
 Metal Mask Programming
 - -Two Week Prototype Turnaround

- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316B Pin Compatible with 2716 EPROM - Replacement for Two 2708s

The SY2316B-2 high performance Read Only Memory is organized 2048 words by 8 bits with an access time of less than 200ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply. The SY2316B-2 operates totally asynchronously. No clock input is required. The three programmable Chip Select inputs allow eight 16K ROMs to be OR-tied without external decoding. The device offers three-state output buffers for memory expansion.

Designed to replace the 2716 16K EPROM, the SY2316B-2 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

SY2316B A7 🗆 🗆 Vcc 24 A6 🕅 2 23 🗌 A8 A5 🕅 🗖 A9 3 22 A4 🗔 21 CS3 A3 🚞 5 20 CS1 19 🗖 A10 A2 ____ 6 A1 🗖 7 18 CS2 A0 🗌 8 17 08 01 🗖 9 16 🗖 07 02 10 15 🗔 06 03 11 14 05 GND 🗌 12 13 04

PIN CONFIGURATION

ORDERING INFORMATION

Order	Package	Access	Temperature
Number	Type	Time	Range
SYD2316B-2	Cerdip	200ns	0°C to +70°C
SYP2316B-2	Plastic	200ns	0°C to +70°C

A custom number will be assigned by Synertek.



ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	–10° to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Vон	Output HIGH Voltage	2.4	Vcc	Volts	Vcc = 4.75V, Іон = -200 µА
Vol	Output LOW Voltage		0.4	Volts	Vcc = 4.75V, loL = 2.1 mA
ViH	Input HIGH Voltage	2.0	Vcc	Volts	
VIL	Input LOW Voltage	-0.5	0.8	Volts	See Note 1
ILI	Input Load Current		10	uA	Vcc = 5.25V, 0V ≤ Vin ≤ 5.25V
LO	Output Leakage Current		10	uA	Chip Deselected
					$V_{out} = +0.4V$ to Vcc
Icc	Power Supply Current		98	mA	Output Unloaded
					Vcc = 5.25V, Vin = Vcc

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 10\%$ (unless otherwise specified)

Conditions
1: 1 TTL load
pF
tion time: 20ns
rence levels:
.5V
0.8V and 2.0V

CAPACITANCE

tA = 25°C, f = 1.0MHz, See Note 2

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Ci	Input Capacitance		7	рF	All pins except pin under
Co	Output Capacitance		10	pF	test tied to AC ground

Note 2: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM





PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards, Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS, Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1-30	Customer name
	31-50	Customer part number
	60-72	Synertek part number (punch "2316B–2")
Second Card	1-30	Customer contact (name)
	31–50	Customer telephone number
Third Card	1-6	Leave blank – pattern number to be assigned by Synertek
	30	CS3/CS3 chip select logic level (if LOW
		selects chip, punch "0"; if HIGH selects
		chip, punch "1")
	31	CS2/CS2 chip select logic level.
	32	CS1/CS1 chip select logic level.
Fourth Card	1–8	Data Format. Synertek, or Intel data
		card format may be used. Specify for-
		mat by punching "Synertek," or "Intel"
		starting in column one.
	1528	Logic format; punch "POSITIVE
		LOGIC" or "NEGATIVE LOGIC."
	35–57	Truth table verification code; punch either "VERIFICATION HOLD" (man-
		ufacturing starts after customer approval of bit pattern data supplied by Synertek)
		or "VERIFICATION NOT NEEDED"
		(manufacturing starts immediately upon
		receipt of customer card deck)

SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output 8 (Os) is the MSB, and Output 1 (O1) is the LSB.

	COLUMN	INFORMATION
Data Cards	1-4	Decimal address
	6-13	Output (MSB-LSB)
	15–17	Octal equivalent of output data
	22-25	Decimal address
	27-34	Output (MSB-LSB)
	36-38	Octal equivalent of output data
	43-46	Decimal address
	48-55	Output (MSB-LSB)
	57-59	Octal equivalent of output data
	64-67	Decimal address
	69-76	Output (MSB-LSB)
	78-80	Octal equivalent of output data

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (O8) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

	COLUMN	INFORMATION
Data Cards	1–5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. 00000, 00008, 00016, etc.
	7-14	Output data (MSB-LSB) for initial input address.
	16-23	Output data for initial input address +1
	25-32	Output data for initial input address +2
	34-41	Output data for initial input address +3
	43-50	Output data for initial input address +4
	5259	Output data for initial input address +5
	61–68	Output data for initial input address +6
	70-77	Output data for initial input address +7
	79–80	ROM pattern number (may be left blank)

Send bit pattern data to the following special address:

Synertek – ROM P.O. Box 552 Santa Clara, CA 95052









TA - AMBIENT TEMPERATURE - °C



SUPPLY CURRENT vs. SUPPLY VOLTAGE



PACKAGING DIAGRAMS









SYNERTEK

2048 x 8 Static Read Only Memory

SY2316B-3

MEMORY PRODUCTS

- Access Time—300ns (max.)
- 2048x8 Bit Organization
- Single +5 Volt Supply
- Totally Static Operation

- Completely TTL Compatible
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects
- SY2316B Pin Compatible with 2716 EPROM – Replacement for Two 2708s

The SY2316B-3 high performance Read Only Memory is organized 2048 words by 8 bits with an access time of less than 300 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN CONFIGURATION

The SY2316B-3 operates totally asynchronously. No clock input is required. The three programmable Chip Select inputs allow eight 16K ROMs to be OR-tied without external decoding. The device offers three-state output buffers for memory expansion.

Designed to replace the 2716 16K EPROM, the SY2316B-3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.



ORDERING INFORMATION

Order	Package	Access	Temperature
Number	Type	Time	Range
SYD2316B-3	Cerdip	300ns	0°C to +70°C
SYP2316B-3	Plastic	300ns	0°C to +70°C

A custom number will be assigned by Synertek.



ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	-10° to +80°C
Storage Temperature	–65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

TA = 0° C to +70°C, Vcc = 5.0V ± 5% (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V он	Output HIGH Voltage	2.4	Vcc	Volts	Vcc = 4.75V, Іон = –200 µА
Vol ·	Output LOW Voltage		0.4	Volts	Vcc = 4.75V, loL = 2.1 mA
Vін	Input HIGH Voltage	2.0	Vcc	Volts	
VIL	Input LOW Voltage	-0.5	0.8	Volts	See Note 1
ΊLI -	Input Load Current	· · · ·	10	uA	Vcc = $5.25V$, $0V \le V$ in $\le 5.25V$
	Output Leakage Current		10	uA	Chip Deselected Vout = +0.4V to Vcc
Icc	Power Supply Current	n ta ser an ann Ann Anns Airtín Anns Anns Anns Anns	98	mA	Output Unloaded Vcc = 5.25V, Vin = Vcc

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

A.C. CHARACTERISTICS

 $TA = 0^{\circ}C$ to $+70^{\circ}C$, $Vcc = 5.0V \pm 5\%$ (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
tACC	Address Access Time		300	ns	Output load: 1 TTL load
tco	Chip Select Delay		130	ns	and 100 pF
tDF	Chip Deselect Delay		130	ns	Input transition time: 20ns
tон	Previous Data Valid After	20		ns	Timing reference levels:
	Address Change Delay	l			Input: 1.5V
					Output: 0.8V and 2.0V

CAPACITANCE

tA = 25°C, f = 1.0MHz, See Note 2

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Cı	Input Capacitance		7	pF	All pins except pin under
Co	Output Capacitance		10	pF	test tied to AC ground

Note 2: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1-30	Customer name
	31-50	Customer part number
	60-72	Synertek part number (punch
		"2316B-3")
Second Card	1-30	Customer contact (name)
	31–50	Customer telephone number
Third Card	1–6	Leave blank – pattern number to be
		assigned by Synertek
	30	CS3/CS3 chip select logic level (if LOW
		selects chip, punch "0"; if HIGH selects
		chip, punch "1")
	31	CS ₂ /CS ₂ chip select logic level.
	32	CS1/CS1 chip select logic level.
Fourth Card	1–8	Data Format. Synertek, or Intel data
		card format may be used. Specify for-
		mat by punching "Synertek," or "Intel"
		starting in column one.
	15–28	Logic format; punch "POSITIVE
		LOGIC" or "NEGATIVE LOGIC."
	35-57	Truth table verification code; punch
		either "VERIFICATION HOLD" (man-
		ufacturing starts after customer approval
		of bit pattern data supplied by Synertek)
		or "VERIFICATION NOT NEEDED"
		(manufacturing starts immediately upon
		receipt of customer card deck)

SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output 8 (O8) is the MSB, and Output 1 (O1) is the LSB.

	COLUMN	INFORMATION
Data Cards	1-4	Decimal address
	6-13	Output (MSB-LSB)
	15-17	Octal equivalent of output data
	22-25	Decimal address
	27-34	Output (MSB-LSB)
	36-38	Octal equivalent of output data
	43-46	Decimal address
	48-55	Output (MSB-LSB)
	57-59	Octal equivalent of output data
	64-67	Decimal address
	69-76	Output (MSB-LSB)
	78-80	Octal equivalent of output data

INTEL DATA CARD FORMAT

.....

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Oa) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

	COLUMN	INFORMATION
Data Cards	1–5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified, i.e. 00000, 00008, 00016, etc.
	7–14	Output data (MSB-LSB) for initial input address.
	16-23	Output data for initial input address +1
	25-32	Output data for initial input address +2
	34-41	Output data for initial input address +3
	43-50	Output data for initial input address +4
	52-59	Output data for initial input address +5
	61–68	Output data for initial input address +6
	70–77	Output data for initial input address +7
	79–80	ROM pattern number (may be left blank)

Send bit pattern data to the following special address:

Synertek – ROM P.O. Box 552 Santa Clara, CA 95052


ROMs



4096 x 8 Static Read Only Memory



- SY2333-2732 EPROM Pin Compatible
- 4096 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time-450ns (max)
- Totally Static Operation
- Completely TTL Compatible

- SY2332-2532 EPROM Pin Compatible
- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- 2708/2716/2532/2732 EPROMs Accepted as Program Data Inputs

The SY2332/3 high performance read only memory is organized 4096 words by 8 bits with access times of less than 450 ns. This ROM is designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. This device offers TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN CONFIGURATIONS

	SY2332				SY2333		
A7 🗆		24	L Vcc	A7C	1.	24	hvcc
A6 🗆	2	23		A6 🗆	2	23	
A5 🗌	3 .	22	□ A9	A ₅	3	22	
A4 🗆	4	21	□cs₂	A4 🗆	4	21	□ A ₁₁
A3 🗆	5	20	□cs₁	A3 🗆	5	20	□cs₁
A2 🗆	6	19	A10	A2 []	6	19	A10
A1 🗆	7	18	D A11	A1	7	18	□cs₂
A0 🗆	8	17	08	A0 🗆	8	17	0,
01	9	16	07	00□	9	16	□o₀
O₂ [10	15	D06	01	10	15	⊡o₅
0₃ [11	14] o₅	o₂⊑	11	14	⊒o₄
GND 🗌	12	13	⊐o₄	GND 🗌	12	13	□ 0₃

ORDERING INFORMATION

Order Number	Package Type	Access Time	Temperature Range
SYD2333	Cerdip	450ns	0°C to +70°C
SYP2333	Plastic	450ns	0°C to +70°C
SYD2332	Cerdip	450ns	0°C to +70°C
SYP2332	Plastic	450ns	0°C to +70°C

A custom number will be assigned by Synertek.

The SY2332/3 operates totally asynchronously. No clock input is required. The two programmable Chip Select inputs allow four 32K ROMs to be OR-tied without external decoding. Both devices offer three-

Designed to replace either the 2732 or 2532 32K EPROMs, the SY2332/3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

state output buffers for memory expansion.



BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	-10°C to +85°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$ (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Vон	Output HIGH Voltage	2.4	Vcc	Volts	V _{CC} = 4.75V, I _{OH} = -200µA
VOL	Output LOW Voltage		0.4	Volts	V _{CC} = 4.75V, I _{OL} = 2.1 mA
VIH	Input HIGH Voltage	2.0	Vcc	Volts	
VIL	Input LOW Voltage	-0.5	0.8	Volts	See Note 1
LI	Input Load Current		10	μA	V _{CC} = 5.25V, 0V ≪V _{IN} ≪5.25V
LO	Output Leakage Current		10	μA	Chip Deselected
					$V_{OUT} = +0.4 V$ to V_{CC}
ICC	Power Supply Current		100	mA	Output Unloaded, Chip Enabled
					$V_{CC} = 5.25V, V_{IN} = V_{CC}$

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$ (unless otherwise specified)

Cumbal	Dementer	SY2332/33		Units	Test Conditions	
Symbol	Parameter	Min.	Min. Max.			
tACC	Address Access Time		450	ns	Output load: 1 TTL load and 100pF	
tCO	Chip Select Delay		150	ns	Input Pulse Levels: 0.8 to 2.4V	
^t DF	Chip Deselect Delay		150	ns	Input transition time: 20ns	
tOH	Previous Data Valid After	20		ns	Timing reference levels:	
	Address Change Delay				Input: 1.5V	
					Output: 0.8V and 2.0V	

CAPACITANCE

 $t_A = 25^{\circ}C$, f = 1.0MHz, See Note 2

Symbol	Parameter	Min.	Max.	Units	Test Conditions
CI	Input Capacitance		7	рF	All pins except pin under
с _О	Output Capacitance		10	рF	test tied to AC ground

Note 2: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards or 1" wide paper tape.

CARD FORMAT

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMs. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMs. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1-30	Customer name
	31-50	Customer part number
	60-72	Synertek part number (punch
		2333 or 2332)
Second Card	1-30	Customer contact (name)
	31-50	Customer telephone number
Third Card	1-6	Leave blank - pattern number to
		be assigned by Synertek
	30	CS2/CS2 chip select logic level (if
		LOW selects chip, punch "0"; if
		HIGH selects chip, punch "1"; if
		DON'T CARE, punch "2"
	31	CS1/CS1 chip select logic level.
Fourth Card	1-8	Data Format. Punch "Intel" starting
		in column one.
	15-28	Logic Format; punch "POSITIVE
		LOGIC" or NEGATIVE LOGIC."
	35-37	Truth table verification code; punch
		either "VERIFICATION HOLD"
		(manufacturing starts after customer
		approval of bit pattern data supplied
		by Synertek) or "VERIFICATION
		NOT NEEDED" (manufacturing
		starts immediately upon receipt of
	-	customer card deck)

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH and an "N" is defined as a LOW. Output 8 (Og or O₇) is the MSB and Output 1 (O₁ or O₀) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

COLUMN INFORMATION

Data Cards	1-5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the inital input address. The address is right justified, i.e. 00000, 00008, 00016, etc.

- 7-14 Output data (MSB-LSB) for initial input address.
- 16-23 Output data for initial input address +1
- 25-32 Output data for initial input address +2

34-41	Output data for initial input address +3
43-50	Output data for initial input address +4
52-59	Output data for initial input address +5
61-68	Output data for initial input address +6
70-77	Output data for initial input address +7
79-80	ROM pattern number (may be left
	blank)

INTEL PAPER TAPE FORMAT

The paper tape which should be used is 1" wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.

BPNF Format

The format requirements are as follows:

- All word fields are to be punched in consecutive order, starting with word field Ø (all addresses low). There must be exactly N word fields for the N x 8 ROM organization.
- Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F for the N x 8 organization.

NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the B and F must be rubbed out. Within the word field, a P results in a high tape level output, and an N results in a low level output.

- Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
- 4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
- Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
- MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

HEXADECIMAL PROGRAM TAPE FORMAT

The hexadecimal tape format used by the INTELLEC 8 system is a modified memory image, blocked into discrete records. Each record contains record length, record type, memory address, and checksum information in addition to data. A frame by frame description is as follows:

```
Frame 0
                     Record mark. Signals the start of a
                     record. The ASCII character colon (":"
                     HEX 3A) is used as the record mark.
Frames 1, 2
                     Record length. Two ASCII characters
(0-9, A-F)
                     representing a hexadecimal number in
                     the range 0 to 'FF' (0 to 255). This is
                     the count of the actual data bytes in
                     the record type or checksum. A record
                     length of 0 indicates end of file.
Frames 3 to 6
                     Load Address. Four ASCII characters
                     that represent the initial memory will
                     be loaded. The first data byte is stored
                     in the location pointed to by the load
                     address, succeeding data bytes are
                     loaded into ascending addresses.
```

SY2332/33

Frames 7, 8 Frames 9 to 9+2* (Record Length) -1 Frames 9+2* (Record Length) to 9+2* (Record Length) +1	Record type. Two ASCII characters. Currently all records are type 0, this field is reserved for future expansion. Data. Each 8 bit memory word is repre- sented by two frames containing the ASCII characters (0 to 9, A to F) to represent a hexadecimal value 0 to 'FF' (0 to 255). Checksum. The checksum is the nega- tive of the sum of all 8 bit bytes in the record since the record mark (":") evaluated modulus 256. That is, if you	ing all carries out of an 8-bit sum, then add the checksum, the result is zero. Example: If memory locations 1 through 3 contain 53F8EC, the format of the hex file produced when these locations are punched is: :0300010053F8ECC5 Send bit pattern data to the following special address: Synertek – ROM P.O. Box 552 3050 Coronado Drive
Length) +1	add together all the 8 bit bytes, ignor-	Santa Clara, CA 95051
AC 700 600 500 1 400 200		ACCESS TIME VS. SUPPLY VOLTAGE
100	1 TTL LOAD Ci = 100pF	100 100 CL = 100pF
o [
U	CL - pF	V _{CC} - VOLTS
140 120 100	RRENT VS. AMBIENT TEMPERATURE	SUPPLY CURRENT VS. SUPPLY VOLTAGE 140 120 100
- 08 - 20 - 60	TYPICAL	









ICC = mA

60

40

20

0 L 3.5

4.0 4.5



VCC - VOLTS

TA = 25°C

5.0 5.5 6.0 6.5 7.0

PIN NO. 1 IDENT

5



4096 x 8 Static Read Only Memory

SY2332-3 SY2333-3 MEMORY PRODUCTS

SMOR

- SY2333-2732 EPROM Pin Compatible
- 4096 x 8 Bit Organization
- Single +5 Volt Supply (±10%)
- Access Time-300ns (max)
- Totally Static Operation
- Completely TTL Compatible

The SY2332-3 and SY2333-3 high performance read only memories are organized 4096 words by 8 bits with access times of less than 300 ns. They are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. These devices offer TTL input and output levels with a minimum of 0.4 Volt noise immunity in conjunction with a +5 Volt power supply.

PIN CONFIGURATIONS

SY2332-3			SY2333-3			
A7 🗆	10 24	b vcc	A7C	10	24	
A6 🗆	2 23	🗆 A8	A ₆	2 .	23	DA8
A5 🗌	3 22	🗋 A9	A5 🗆	3	22	DA9
A4 []	4 21	□cs₂	A4 C	4	21	
A3 🗆	5 20	□cs₁	A3C	5	20	□cs₁
A2 🗆	6 19	A10	A ₂	6	19	□ A ₁₀
A1	7 18	🗆 A11	A1	7	18	□cs₂
A ₀	8 17	□ 08	A0 [8	17	0 7
01	9 1 6	07	0₀ [9	16	0 ₆
0₂ [10 15	06	01	10	15	□ 0₅
03	11 14	05	0 ₂ [11	14	□o₄
GND	12 13	□ 0₄	GND 🗌	12	13	□ 0₃

ORDERING INFORMATION

Order	Package	Access	Temperature
Number	Type	Time	Range
SYC2333-3	Ceramic	300ns	0°C to +70°C
SYP2333-3	Plastic	300ns	0°C to +70°C
SYC2332-3	Ceramic	300ns	0°C to +70°C
SYP2332-3	Plastic	300ns	0°C to +70°C

A custom number will be assigned by Synertek.

- SY2332-2716 EPROM Pin Compatible
- Three-State Outputs for Wire-OR Expansion
- Two Programmable Chip Selects
- 2708/2716/2732 EPROMs Accepted as Program Data Inputs

The SY2332-3 and SY2333-3 operate totally asynchronously. No clock input is required. The two programmable Chip Select inputs allow four 32K ROMs to be OR-tied without external decoding. Both devices offer three-state output buffers for memory expansion.

Designed to replace 2716 or 2732 32K EPROMs, the SY2332-3 and SY2333-3 can eliminate the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Vон	Output HIGH Voltage	2.4	Vcc	Volts	$V_{CC} = 4.5V, I_{OH} = -400\mu A$
VOL	Output LOW Voltage		0.4	Volts	V _{CC} = 4.5V, I _{OL} = 2.1 mA
ViH	Input HIGH Voltage	2.0	Vcc	Volts	
VIL	Input LOW Voltage	-0.5	0.8	Volts	See Note 1
1LI	Input Load Current		10	μA	$V_{CC} = 5.5V, 0V \le V_{IN} \le 5.5V$
LO	Output Leakage Current		10	μA	Chip Deselected
					$V_{OUT} = +0.4 V$ to V_{CC}
ICC	Power Supply Current		100	mA	Output Unloaded, Chip Enabled
			e e e e		$V_{CC} = 5.5V, V_{IN} = V_{CC}$

Note 1: Input levels that swing more negative than -0.5V will be clamped and may cause damage to the device.

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5.0V \pm 10\%$ (unless otherwise specified)

Symbol	Demonstra	SY2332-3 and SY2333-3			Test Conditions	
Symbol	Parameter -	Min.	Max.	Units	Test Conditions	
tACC	Address Access Time		300	ns	Output load: 1 TTL load	
tCO	Chip Select Delay		100	ns	and 100pF	
^t DF	Chip Deselect Delay		100	ns	Input transition time: 20ns	
tOH	Previous Data Valid After	20		ns	Timing reference levels:	
	Address Change Delay			1.	Input: 1.5V	
				1	Output: 0.8V and 2.0V	

CAPACITANCE

 $t_A = 25^{\circ}C$, f = 1.0MHz, See Note 2

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Cl	Input Capacitance		7	рF	All pins except pin under
CO	Output Capacitance	A CARLER AND A CAR	10	рF	test tied to AC ground

Note 2: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards or 1" wide paper tape.

CARD FORMAT

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMs. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMs. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1-30	Customer name
	31-50	Customer part number
	60-72	Synertek part number (punch
		2333 or 2332)
Second Card	1-30	Customer contact (name)
	31-50	Customer telephone number
Third Card	1-6	Leave blank - pattern number to
		be assigned by Synertek
	30	CS2/CS2 chip select logic level (if
		LOW selects chip, punch "0"; if
		HIGH selects chip, punch "1"; if
		DON <u>'T</u> CARE, punch "2"
	31	CS1/CS1 chip select logic level.
Fourth Card	1-8	Data Format. Punch "Intel" starting
		in column one.
	15-28	Logic Format; punch "POSITIVE LOGIC" or NEGATIVE LOGIC."
	35-37	Truth table verification code; punch
		either "VERIFICATION HOLD"
		(manufacturing starts after customer
		approval of bit pattern data supplied
		by Synertek) or "VERIFICATION
		NOT NEEDED" (manufacturing
		starts immediately upon receipt of
		customer card deck)
INTEL DAT	A CARD	FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH and an "N" is defined as a LOW. Output 8 (Og or O₇) is the MSB and Output 1 (O₁ or O₀) is the LSB. The four Title Cards listed above must accompany the Intel

card deck.		
	COLUMN	INFORMATION
Data Cards	1-5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the inital input address. The address is right justified, i.e. 00000, 00008, 00016, etc.

- 7-14 Output data (MSB-LSB) for initial input address.
- 16-23 Output data for initial input address +1 25-32 Output data for initial input address +2

- 34-41 Output data for initial input address +3
- 43-50 Output data for initial input address +4
- 52-59 Output data for initial input address +5
- 61-68 Output data for initial input address +6
- 70-77 Output data for initial input address +7
 79-80 ROM pattern number (may be left blank)

INTEL PAPER TAPE FORMAT

The paper tape which should be used is 1" wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces.

BPNF Format

The format requirements are as follows:

- All word fields are to be punched in consecutive order, starting with word field Ø (all addresses low). There must be exactly N word fields for the N x 8 ROM organization.
- Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 data characters between the B and F for the N x 8 organization.

NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the B and F must be rubbed out. Within the word field, a P results in a high tape level output, and an N results in a low level output.

- Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
- 4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
- Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
- MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

HEXADECIMAL PROGRAM TAPE FORMAT

The hexadecimal tape format used by the INTELLEC 8 system is a modified memory image, blocked into discrete records. Each record contains record length, record type, memory address, and checksum information in addition to data. A frame by frame description is as follows:

Frame 0	Record mark. Signals the start of a record. The ASCII character colon (":" HEX 3A) is used as the record mark.
Frames 1, 2	Record length. Two ASCII characters
(0-9, A-F)	representing a hexadecimal number in
	the range 0 to 'FF' (0 to 255). This is
	the count of the actual data bytes in
	the record type or checksum. A record
	length of 0 indicates end of file.
Frames 3 to 6	Load Address. Four ASCII characters
	that represent the initial memory will
	be loaded. The first data byte is stored
	in the location pointed to by the load
	address, succeeding data bytes are
	loaded into ascending addresses.

SY2332-3/SY2333-3

Frames 7, 8

Frames 9 to 9+2* (Record Length) -1

Frames 9+2* (Record Length) to 9+2* (Record Length) +1 Record type. Two ASCII characters. Currently all records are type 0, this field is reserved for future expansion. Data. Each 8 bit memory word is represented by two frames containing the ASCII characters (0 to 9, A to F) to represent a hexadecimal value 0 to 'FF' (0 to 255).

Checksum. The checksum is the negative of the sum of all 8 bit bytes in the record since the record mark (":") evaluated modulus 256. That is, if you add together all the 8 bit bytes, ignor

TYPICAL CHARACTERISTICS



SUPPLY CURRENT VS. AMBIENT TEMPERATURE



PACKAGE DIAGRAMS



ing all carries out of an 8-bit sum, then add the checksum, the result is zero.

Example: If memory locations 1 through 3 contain 53F8EC, the format of the hex file produced when these locations are punched is:

:0300010053F8ECC5

Send bit pattern data to the following special address:

Synertek – ROM P.O. Box 552 3050 Coronado Drive Santa Clara, CA 95051



SUPPLY CURRENT VS. SUPPLY VOLTAGE









8192 x 8 Static Read Only Memory

MEMORY PRODUCTS

SY2364/SY2364A

- 2564 EPROM Pin Compatible
- 8192 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time 200/300/450 ns (max)
- Totally Static Operation
- Completely TTL Compatible

- 24 Pin JEDEC Approved Pinout
- SY2364A Automatic Power Down (CE)
- SY2364 Non Power Down Version
 Programmable Chip Select
- Three State Outputs for Wire-OR Expansion
- EPROMs Accepted as Program Data Input

The SY2364 and SY2364A high performance Read Only Memories are organized 8192 words by 8 bits with access times from 200 ns to 450 ns. The ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. Both ROMs conform to the JEDEC approved pinout for 24 pin 64K ROMs.

The SY2364 offers the simplest operation (no power down.) Its programmable chip select allows two 64K ROMs to be OR-tied without external decoding.

The SY2364A offers an automatic power down feature. Power down is controlled by the Chip Enable (\overline{CE}) input. When \overline{CE} goes high, the device will automatically power down and remain in a low power standby mode as long as \overline{CE} remains high. This unique feature provides system level power savings as much as 90%.

Both the SY2364 and SY2364A are pin compatible with the 2564 EPROM thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.

PIN CONFIGURATIONS

	SY2364			SY2364	A
	1. 2			1.	24 🗆 V _{CC}
	2 2		A6 🗆	2	23 🗋 A ₈
A5 🗆	3 2	2 🗖 Ag	A5 🗆	3	22 🗖 Ag
A4 🗆	4 2	1 🗖 A ₁₂	A4 🗆	4	21 🗋 A ₁₂
A3 🗆	5 2	cs	A3 🗆	5	20 🗋 CE
A2 🗆	6 1	9 🗖 A ₁₀	A2 🗆	6	19 🗖 A ₁₀
A1 🗆	7 1	3 🗖 A11	A1 🗆	7	18 🗋 A ₁₁
A0 🗆	8 1	7 🗖 08	Ao 🗆	8	17 🗋 0 ₈
o₁ []	9 1	5 0 7	01 🗆	9	16 07
0₂ [10 1	5 D 06	O ₂ []	10	15 🗋 O ₆
0₃ [11 14	4 □ 05	0₃ []	11	14 🗋 O ₅
GND	12 1:	3 04	GND 🗌	12	13 🗋 04

ORDERING INFORMATION

Order Number	Access Time	Operating Current	Standby Current	Package Type
SYD2364	450 ns	100 mA	N.A.*	Cerdip
SYP2364	450 ns	100 mA	N.A.	Plastic
SYD2364-3	300 ns	100 mA	N.A.	Cerdip
SYP2364-3	300 ns	100 mA	N.A.	Plastic
SYD2364-2	200 ns	100 mA	N.A.	Cerdip
SYP2364-2	200 ns	100 mA	N.A.	Plastic
SYD2364A	450 ns	100 mA	12 mA	Cerdip
SYP2364A	450 ns	100 mA	12 mA	Plastic
SYD2364A-3	300 ns	100 mA	12 mA	Cerdip
SYP2364A-3	300 ns	100 mA	12 mA	Plastic
SYD2364A-2	200 ns	100 mA	12 mA	Cerdip
SYP2364A-2	200 ns	100 mA	12 mA	Plastic

BLOCK DIAGRAM



*CHIP SELECT (CS) IS PROGRAMMABLE LOW ACTIVE OR HIGH ACTIVE

ABSOLUTE MAXIMUM RATINGS

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
V _{OH}	Output HIGH Level	2.4		V _{CC}	V	I _{OH} = -1.0 mA
V _{OL}	Output LOW Level			0.4	٧	I _{OL} = 3.2 mA
V _{IH}	Input HIGH Level	2.0		V _{cc}	V	
V _{IL}	Input LOW Level	-0.5		0.8	V	
ILI	Input Leakage Current			10	μA	$V_{IN} = OV \text{ to } V_{CC}$
I _{LO}	Output Leakage Current			10	μA	$V_{OUT} = OV to V_{CC}$
I _{cc}	Operating Supply Current			100	mA	Note 1
I _{SB}	Standby Supply Current			12	mA	Note 2
los	Output Short Circuit Current			90	mA	Note 3

CAPACITANCE

T_A = 25°C, f = 1.0 MHz

Note: This parameter is periodically sampled and is not 100% tested.

Symbol	Parameter	Min.	Max.	Unit	Conditions
CI	Input Capacitance		5	pf	V _{IN} = OV
Co	Output Capacitance		5	pf	V _{OUT} = OV

A.C. CHARACTERISTICS

 $T_A = 0^{\circ} C$ to +70° C, $V_{CC} = +5V \pm 10\%$

Symbol	Parameter	2364-2 2364A-2		2364-3 2364A-3		2364 2364A		Unit	Conditions
	· · · · · · · · · · · · · · · · · · ·	Min.	Max.	Min.	Max.	Min.	Max.		
t _{CYC}	Cycle Time	200		300		450		ns	
t _{AA}	Address Access Time		200		300		450	ns	
t _{OH}	Output Hold After Address Change	10		10		10	* <u>-</u>	ns	
t _{ACE}	Chip Enable Access Time		200		300		450	ns	Note 4
t _{ACS}	Chip Select Access Time	2	85		100		150	ns	
t _{LZ}	Ouput LOW Z Delay	10		10		10		ns	Note 5
t _{HZ}	Output HIGH Z Delay	1.1	85		100		150	ns	Note 6
t _{PU}	Power Up Time	0		0	1 ²¹	0		ns	Note 4
t _{PD}	Power Down Time		85		100		150	ns	Note 4

2-24

Notes:

- 1. Measured with device selected and outputs unloaded.
- 2. Applies to "A" versions only and measured with \overline{CE} = 2.0V.

For a duration not to exceed 30 seconds.
 Applies to "A" versions (power down) only.

- 5. Output low impedance delay (tLz) is measured from TE going low or CS going active.
- 6. Output high impedance delay (t_{HZ}) is measured from \overline{CE} going high or CS going inactive.



Input Pulse Levels		2.0V to 2.2V
Input Rise and Fall Times		10 nsec
Timing Measurement Leve	els: Input	1.5V
	Output	0.8V and 2.0V
Output Load		See Figure 1

PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1–30	Customer name
	31–50	Customer part number
	60-72	Synertek part number (punch
		"2364" or "2364A")
Second Card	1-30	Customer contact (name)
	31–50	Customer telephone number



Figure 1.

- * .		
Third Card	1–6	Leave blank – pattern number to be assigned by Synertek
	32	CS chip select logic level (if LOW selects chip, punch "0"; if HIGH selects chip, punch "1"). If 2364A, leave blank.
Fourth Card	1–8	Data Format. Synertek, or Intel data card format may be used. Specify for- mat by punching "Synertek," or "Intel" starting in column one.
	15–28	Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
	35–57	Truth table verification code; punch either "VERIFICATION HOLD" (man- ufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

SY2364/SY2364A

SYNERTEK DATA CA	RD FORMAT		COLUMN	INFORMATION
	in decimal form (0 through 2047). All out- th in binary and octal forms. Output 8 (Oa) 1 (O1) is the LSB.	Data Cards	1–5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input
COLUM	N INFORMATION			address. The address is right justified, i.e. 00000, 00008, 00016, etc.
Data Cards 1–4	Decimal address		7-14	Output data (MSB-LSB) for initial input
6-13	Output (MSB-LSB)			address.
15-17	Octal equivalent of output data		16-23	Output data for initial input address +1
22-25	Decimal address		25-32	Output data for initial input address +2
27-34	Output (MSB-LSB)		34-41	Output data for initial input address +3
36-38	Octal equivalent of output data		43-50	Output data for initial input address +4
43-46	Decimal address		52-59	Output data for initial input address +5
48-55	Output (MSB-LSB)		61-68	Output data for initial input address +6
57-59	Octal equivalent of output data		70-77	Output data for initial input address +7
64-67	Decimal address		79-80	ROM pattern number (may be left
69-76	Output (MSB-LSB)	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		blank)
78-80	Octal equivalent of output data			Signit,

Send bit pattern data to the following special address: Synertek – ROM P.O. Box 552 Santa Clara, CA 95052

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Os) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

PACKAGE DIAGRAMS

CERDIP PACKAGE PLASTIC PACKAGE . . . <u>. . . .</u> PIN NO. 1 IDENT 0 550 0 530 0.550 PIN NO т 0.180 0.625 1 260 1.290 MAX 0 050 0 020 0 160 0 140 0 150 0.015 0 700 0.200 0.023 0.125 0.015 0.023 0.060 0.110 0.070 0.700



8192 x 8 Static Read Only Memory

SY2365/SY2365A

MEMORY PRODUCTS

- 2764 EPROM Pin Compatible
- 8192 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time 200/300/450 ns (max)
- Totally Static Operation
- Completely TTL Compatible
- 28 Pin JEDEC Approved Pinout

The SY2365 and SY2365A high performance Read Only Memories are organized 8192 words by 8 bits with access times from 200 ns to 450 ns. The ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. Both ROMs conform to the JEDEC approved pinout for 28 pin 64K ROMs. The SY2365 offers the simplest operation (no power down.)

Its four programmable chip selects allow up to sixteen 64K ROMs to be OR-tied without external decoding.

The SY2365A offers an automatic power down feature. Power down is controlled by the Chip Enable $(\overline{\text{CE}})$ input.

PIN CONFIGURATIONS

						_	
	10	28] V _{cc}	ис 🗖	10	28	□ v _{cc}
A12	2	27] cs1	A12	2	27] cs₁
A7 🗖	3	26] cs2	A7 🗖	3	26] cs₂
A6 🗖	4	25] A ₈	A6 🗆	4	25	🗆 A8
A5 🗋	5	24	A9	A5 🗖	5	24] A9
A4 🗖	6	23] A ₁₁	A4 🗖	6	23	A11
A3 🗖	⁷ SY2365	22] cs3	A3 🗖	⁷ SY2365A	22	D OE
A2 [8 812305	21] A ₁₀	A2 🗖	8 7 2 3 6 5 A	21	A10
	9	20] CS4		9	20] CE
A0 [10	19	08	A0 🗖	10	19] 08
01 🗆	11	18] 07	01	11	18	07
0₂ [12	17] O ₆	0₂ [12	17	06
03 [13	16	05	0₃ [13	16]0₅
GND	14	15]0₄	GND	14	15	04

ORDERING INFORMATION

Order Number	Access Time	Operating Current	Standby Current	Package Type
SYD2365	450ns	100 mA	N.A.*	Cerdip
SYP2365	450 ns	100 mA	N.A.	Plastic
SYD2365-3	300 ns	100 mA	N.A.	Cerdip
SYP2365-3	300 ns	100 mA	N.A.	Plastic
SYD2365-2	200 ns	100 mA	N.A.	Cerdip
SYP2365-2	200 ns	100 mA	N.A.	Plastic
SYD2365A	450 ns	100 mA	12 mA	Cerdip
SYP2365A	450 ns	100 mA	12 mA	Plastic
SYD2365A-3	300 ns	100 mA	12 mA	Cerdip
SYP2365A-3	300 ns	100 mA	12 mA	Plastic
SYD2365A-2	200 ns	100 mA	12 mA	Cerdip
SYP2365A-2	200 ns	100 mA	12 mA	Plastic

- SY2365A Automatic Power Down (CE) — Output Enable Function (OE) — Two Programmable Chip Selects
- SY2365 Non Power Down Version — Four Programmable Chip Selects
- Three State Outputs for Wire-OR Expansion
- EPROMs Accepted as Program Data Input

When \overline{CE} goes high, the device will automatically power down and remain in a low power standby mode as long as \overline{CE} remains high. This unique feature provides system level power savings as much as 90%. An additional feature of the SY2365A is the Output Enable(\overline{OE}) function. This eliminates bus contention in multiple bus microprocessor systems. The two programmable chip selects allow up to four 64K ROMs to be OR-tied without external decoding.

Both the SY2365 and SY2365A are pin compatible with the 2764 EPROM thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.



*CHIP SELECTS (CS) ARE PROGRAMMABLE LOW ACTIVE, HIGH ACTIVE OR DON'T CARE.

ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	-10°C to +80°C
Storage Temperature	-65°C to +150°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
Applied Output Voltage	-0.5V to +7.0V
Applied Input Voltage	-0.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}$ C to +70°C, $V_{CC} = +5V \pm 10\%$

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{OH}	Output HIGH Level	2.4		V _{CC}	V	Iон = -1.0 mA
V _{OL}	Output LOW Level			0.4	V	I _{OL} = 3.2 mA
VIH	Input HIGH Level	2.0		V _{CC}	V	and the second second
VIL	Input LOW Level	-0.5		0.8	V	
I _{LI}	Input Leakage Current			10	μA	V _{IN} = OV to V _{CC}
ILO I	Output Leakage Current			10	μΑ	V _{OUT} = OV to V _{CC}
Icc	Operating Supply Current	1		100	mA	Note 1
I _{SB}	Standby Supply Current	1.1		12	mA	Note 2
los	Output Short Circuit Current			70	mA	Note 3

CAPACITANCE

 $T_{\Delta} = 25^{\circ}C, f = 1.0 \text{ MHz}$

Note: This parameter is periodically sampled and is not 100% tested.

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cl	Input Capacitance		5	pf	V _{IN} = OV
Co	Output Capacitance		5	pf	V _{OUT} = OV

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 10\%$

Symbol	Parameter	2365-2 2365A-2		2365-3 2365A-3		2365 2365A		Unit	Condition
	n ar an	Min.	Max.	Min.	Max.	Min.	Max.		
t _{CYC}	Cycle Time	200		300		450		ns	100 A. 100 A.
t _{AA}	Address Access Time	1.0	200		300		450	ns	
t _{OH}	Output Hold After Address Change	10		10		10		ns	
t _{ACE}	Chip Enable Access Time		200		300		450	ns	Note 4
t _{ACS}	Chip Select Access Time		85		100		150	ns	
t _{AOE}	Output Enable Access Time		85		100		150	ns	Note 4
t _{LZ}	Ouput LOW Z Delay	10		10		10		ns	Note 5
t _{HZ}	Output HIGH Z Delay		85		100		150	ns	Note 6
t _{PU}	Power Up Time	0		0	1. a	0		ns	Note 4
t _{PD}	Power Down Time		85		100	1. 20	150	ns	Note 4

Notes:

1. Measured with device selected and outputs unloaded.

2. Applies to "A" versions only and measured with \overline{CE} = 2.0V.

3. For a duration not to exceed 30 seconds.

4. Applies to "A" versions (power down) only.

Output low impedance delay (t_{1Z}) is measured from CE and OE going low and CS going active, whichever occurs last.
 Output high impedance delay (t_{1Z}) is measured from either CE or OE going high or CS going inactive, whichever occurs first.



PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

	COLUMN	INFORMATION
First Card	1-30	Customer name
	31-50	Customer part number
	60-72	Synertek part number (punch "2365" or "2365A")
Second Card	1–30	Customer contact (name)
	31–50	Customer telephone number

		<u>–</u>
		Figure 1.
Third Card	1–6	Leave blank – pattern number to be assigned by Synertek
	29	CS ₄ chip select logic level (if LOW selects chip, punch "0"; if HIGH selects chip, punch "1"; if DON'T CARE, punch "2"). If 2365A, leave blank.
	30	CS ₃ chip select logic level. If 2365A, leave blank.
	. 31	CS ₂ chip select logic level.
	32	CS ₁ chip select logic level.
Fourth Card	1–8	Data Format. Synertek, or Intel data card format may be used. Specify for- mat by punching "Synertek," or "Intel" starting in column one.
	15-28	Logic format; punch "POSITIVE LOGIC" or "NEGATIVE LOGIC."
	35–57	Truth table verification code; punch either "VERIFICATION HOLD" (man- ufacturing starts after customer approval of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED" (manufacturing starts immediately upon receipt of customer card deck)

SYNERTEK D	ATA CARD	FORMAT		COLUMN	INFORMATION
	coded both	decimal form (0 through 2047). All out- in binary and octal forms. Output 8 (Oa) O1) is the LSB.	Data Cards	1–5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input
	COLUMN	INFORMATION			address. The address is right justified, i.e. 00000, 00008, 00016, etc.
Data Cards	1-4	Decimal address		7-14	Output data (MSB-LSB) for initial input
	6-13	Output (MSB-LSB)			address.
	15-17	Octal equivalent of output data		16–23	Output data for initial input address +1
	22-25	Decimal address		25-32	Output data for initial input address +2
	27-34	Output (MSB-LSB)		34-41	Output data for initial input address +3
	36-38	Octal equivalent of output data		43-50	Output data for initial input address +4
	43–46	Decimal address		52-59	Output data for initial input address +5
	48-55	Output (MSB-LSB)		61-68	Output data for initial input address +6
	57-59	Octal equivalent of output data		70-77	Output data for initial input address +7
	64-67	Decimal address		79-80	ROM pattern number (may be left
	69-76	Output (MSB-LSB)			blank)
	78-80	Octal equivalent of output data			

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Os) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

PACKAGE DIAGRAMS



Send bit pattern data to the following special address:

Synertek - ROM P.O. Box 552 Santa Clara, CA 95052







16,384 x 8 Static Read Only Memory

SY23128 MEMORY PRODUCTS

PRELIMINARY

- 9 2764 EPROM Pin Compatible
- 16,384 x 8 Bit Organization
- Single +5 Volt Supply
- Access Time 200 ns (max)
- Totally Static Operation
- Completely TTL Compatible

The SY23128 high performance Read Only Memory is organized 16,384 words by 8 bits with an access time of 200ns. The ROM is designed to be compatible with all microprocessor and similar applications where high performance large bit storage and simple interfacing are important design considerations. It conforms to the

The SY23128 offers an automatic power down feature. Power down is controlled by the Chip Enable (\overline{CE}) input. When \overline{CE} goes high, the device will automatically power down and remain in a low power

JEDEC approved pinout for 28 pin 128K ROMs.

standby mode as long as $\overline{\text{CE}}$ remains high. This unique feature provides system level power savings as much as 90%. An additional feature of the SY23128 is the Output Enable ($\overline{\text{OE}}$) function. This eliminates bus contention in multiple bus microprocessor systems. The programmable chip select allows up to two 128K ROMs to be OR-tied without external decoding.

The SY23128 is pin compatible with the 2764 EPROM thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after proto-typing with EPROMs.

PIN CONFIGURATION

1.	-0-	28	hvcc
2		27] cs₁
3		26	A13
4		25	
5		24	
6		23	A11
7	SY23128	22	DOE
8		21	A10
9		20	
10		19	08
11		18	07
12		17	06
13		16]0₅
14		15	□ 0₄
	3 4 5 6 7 8 9 10 11 12 13	3 4 5 6 7 8 9 10 11 12 13	2 27 3 26 4 25 5 24 6 23 7 SY23128 22 8 21 9 20 10 19 11 18 12 17 13 16

ROW Decoder 131,072 BIT ROM ARRAY (512 x 256) (1 OF 512 A13 COLUMN SELECT CIRCUITRY (8 OF 256) DECODER DRIVER (1 OF 32) A₁₀ Α., POWER DOW) CIRCUITAY ŌĒ CHIP* SELECT CIRCUITR POWER DOWN OUTPUT ENABLE CS1 *CHIP SELECT (CS) IS PROGRAMMABLE LOW ACTIVE OR HIGH ACTIVE

BLOCK DIAGRAM

28 Pin JEDEC Approved Pinout

Three State Outputs for Wire-OR Expansion

EPROMs Accepted as Program Data Input

Automatic Power Down (CE)

Output Enable Function (OE)

Programmable Chip Select

ROMs



1024 x 8 High Speed Read Only Memory

- Access Time 70 ns (max)
- Single +5 Volt Supply
- Contact Programming
- Four Week Prototype Turnaround
- Completely TTL Compatible
- Totally Static Operation

The Synertek SY3308 is a high speed 8192-bit static mask programmable Read Only Memory organized 1024 words by 8 bits. Designed to be compatible with industry standard 8K bipolar PROMs, it eliminates the need to redesign printed circuit boards for volume production after prototyping with PROM's. The device offers full TTL compatibility on all inputs and outputs and operates on a single +5V power supply. The three-state output buffers facilitate system expansion by allowing outputs to be wire-ORed together. These features, combined with a maximum access time of 70 nsec, make the SY3308 suitable for application where high performance, large bit storage





ORDERING INFORMATION

Order Number	Package Type	Access Time	Temperature Range
SYC3308	Ceramic	70 ns	0°C to +75°C
SYD3308	Cerdip	70 ns	0°C to +75°C

A custom number will be assigned by Synertek.

- Pin Compatible with 8K Bipolar PROMs Replaces 7681 or 82S181
- Three-State Outputs for Wire-OR Expansion
- Four Programmable Chip Selects
- 8K Bipolar PROMs Accepted as Program Data Inputs

and simple interface are important design considerations.

The SY3308 utilizes fully static circuitry and operates asynchronously so no clocks are required. The four chip select buffers are mask programmable to be any combination of high active, low active or don't care that is desired. This allows up to sixteen ROM's to be OR-tied without external decoding.

The SY3308 is fabricated using Synertek's scaled, high performance N-channel MOS technology, This, combined with innovative design techniques, provides the high performance and ease-of-use features associated with non-clocked static memories.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	–10°C to +85°C
Storage Temperature	–65°C to +150°C
Supply Voltage to Ground Potential	-1.5V to +7.0V
Applied Output Voltage	-1.5V to +7.0V
Applied Input Voltage	-1.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 10\%$ (unless otherwise specified) (Note 1)

		-				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Vон	Output HIGH Voltage	2.4		Vcc	Volts	$V_{CC} = 4.5V, I_{OH} = -2.4mA$
Vol	Output LOW Voltage			0.45	Volts	$V_{CC} = 4.5V, I_{OL} = 10mA$
Vін	Input HIGH Voltage	2.0		Vcc	Volts	
VIL	Input LOW Voltage	-1.0	1	0.8	Volts	
L	Input Load Current		}	10	μA	$V_{CC} = 5.5 V, 0 V \leq V_{in} \leq V_{CC}$
LO	Output Leakage Current	-10	1	10	μA	Chip Deselected, $V_{out} = 0V$ to V_{CC}
I _{SC}	Output Short Circuit Current	-80	{		mÁ	Duration not to exceed 30 sec.
lcc	Power Supply Current			120	mA	Output Unloaded
			1			V_{CC} = 5.5V, V_{in} = V_{CC}

A.C. CHARACTERISTICS

 T_A = 0°C to +75°C, V_{CC} = 5.0V \pm 10% (unless otherwise specified) (Note 1)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
tACC	Address Access Time		70	ns	
tco	Chip Select Delay		40	ns	
t df	Chip Deselect Delay	0	40	ns	See A.C. Test Conditions
t он	Previous Data Valid After Address Change Delay	5		ns	

CAPACITANCE

 $t_{A} = 25^{\circ}C, f = 1.0MHz$

Symbol	Parameter	Min.	Max.	Units	Test Conditions
C	Input Capacitance		5	pF	$V_{in} = 0V$
Co	Output Capacitance		8	pF	V _{out} = 0V

NOTE: This parameter is periodically sampled and is not 100% tested.

TIMING DIAGRAM



A.C. TEST CONDITIONS

Input Pulse Levels	GND to 3.0 Volts
Input Rise and Fall Times	5 nsec
Input and Output Timing	And Contractor and
Reference Levels	1.5 Volts
Output Load	See Figure 1



PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

TITLE CARDS

First Card

Second Card

Third Card

Fourth Card

COLUMN

1-30

31-50

60-72

1-30

31 - 50

1-6

29

30

31

32

1 - 8

15–28

35-57

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

Customer name

"3308")

Customer part number

Synertek part number (punch

receipt of customer card deck)

INFORMATION

SYNERTEK DATA CARD FORMAT

All addresses are coded in decimal form (0 through 2047). All output words are coded both in binary and octal forms. Output 8 (O8) is the MSB, and Output 1 (O1) is the LSB.

	COLUMN	INFORMATION
Data Cards	1-4	Decimal address
	6-13	Output (MSB-LSB)
	15-17	Octal equivalent of output data
	22-25	Decimal address
	27-34	Output (MSB-LSB)
	36-38	Octal equivalent of output data
	43-46	Decimal address
	48-55	Output (MSB-LSB)
	57-59	Octal equivalent of output data
	64-67	Decimal address
	69-76	Output (MSB-LSB)
	78-80	Octal equivalent of output data

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N": a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Os) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

Customer contact (name)			
Customer telephone number		COLUMN	INFORMATION
Leave blank – pattern number to be assigned by Synertek	Data Cards	1-5	Punch the 5-digit decimal equivalent of the binary coded address which begins
CS4 chip select logic level (if LOW selects chip, punch "0"; if HIGH			each card. This is the initial input address. The address is right justified,
selects chip, punch "1"; if DON'T			i.e. 00000, 00008, 00016, etc.
CARE, punch "2").		7-14	Output data (MSB-LSB) for initial input
CS ₃ chip select logic level.			address.
CS ₂ chip select logic level.		16-23	Output data for initial input address +1
CS ₁ chip select logic level.		25-32	Output data for initial input address +2
Data Format. Synertek, or Intel data		34-41	Output data for initial input address +3
card format may be used. Specify for-		43-50	Output data for initial input address +4
mat by punching "Synertek," or "Intel"		52-59	Output data for initial input address +5
starting in column one.		61-68	Output data for initial input address +6
Logic format; punch "POSITIVE		70-77	Output data for initial input address +7
LOGIC" or "NEGATIVE LOGIC."		79-80	ROM pattern number (may be left
Truth table verification code; punch either "VERIFICATION HOLD" (man-			blank)
ufacturing starts after customer approval	Send bit patte	ern data to th	e following special address:
of bit pattern data supplied by Synertek)	Synerte	k – ROM	
or "VERIFICATION NOT NEEDED"	P.O. Bo	x 552	
(manufacturing starts immediately upon	Santa C	lara, CA 95	052

NOTES:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

SY3308

PACKAGING DIAGRAM

5

CERAMIC PACKAGE



CERDIP PACKAGE



2-35

ROMs



2048 x 8 High Speed SY3316/SY3316A **Read Only Memory**

MEMORY PRODUCTS

- Access Time 80ns (max)
- Single +5 Volt Supply (± 10%)
- Contact Programming
- Four Week Prototype Turnaround
- Completely TTL Compatible
- **Totally Static Operation**

- SY3316A Automatic Power Down (CE) . Pin Compatible with 16K Bipolar PROMs -
- Replaces 3636 or 82S191
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects (two on SY3316A)
- 16K Bipolar PROMs Accepted as Program Data Inputs

The SY3316 and SY3316A are high speed 16.384 bit static mask programmable Read Only Memories organized 2048 words by 8 bits. Designed to be pin compatible with 16K bipolar PROMs, they eliminate the need to redesign printed circuit boards for volume production after prototyping with PROMs.

The SY3316A offers an automatic power down feature. Power down is controlled by the Chip Enable (\overline{CE}) input. When CE goes high, the device will automatically power down and remain in a standby power mode as long as \overline{CE} remains high. This unique feature provides system level

PIN CONFIGURATIONS

power savings of as much as 80%. The two programmable chip selects (CS) allow as many as four ROMs to be OR-tied without external decoding.

The SY3316 offers somewhat simpler operation than the SY3316A. It's three programmable chip selects allow up to eight ROMs to be OR-tied without external decoding.

Both devices are fabricated using Synertek's scaled high performance N-channel MOS technology. This, combined with innovative design techniques, provides the high performance and ease-of-use features associated with static memories.

□ v_{cc} 24 A7 [A7 [24 Vcc A6 🗆 2 23 A8 A6 🗆 2 23 A A5 🗌 3 22] Ag A5 🗌 3 22] A9 A4 [4 21 A10 A₄ [4 21 A10 A₃ 5 CE 20 A3 🗋 5 20 A₂ 6 19 6 19 A2 [SY3316 SY 3316A A1 7 18 A1 18 CS₂ An [17 A0 [____0 8 8 17 01 07 9 16 01 16 707 9 02 10 15] O₆ 15 06 10 02 03 111 14 05 03 111 14 __ O₅ GND [12 13 04 GND [12 13 04

ORDERING INFORMATION

Order Number	Access Time	Operating Current	Standby Current	Package Type
SYC3316	80 ns	120 mA	N.A.	Ceramic
SYD3316	80 ns	120 mA	N.A.	Cerdip
SYC3316A	80 ns	120 mA	20 mA	Ceramic
SYD3316A	80 ns	120 mA	20 mA	Cerdip

A custom number will be assigned by Synertek.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Ambient Operating Temperature	–10°C to +85°C
Storage Temperature	–65°C to +150°C
Supply Voltage to Ground Potential	-1.5V to +7.0V
Applied Output Voltage	-1.5V to +7.0V
Applied Input Voltage	-1.5V to +7.0V
Power Dissipation	1.0W

COMMENT*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C \text{ to } +75^{\circ}C, V_{CC} = 5.0V \pm 10\%$ (Note 1)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Vон	Output HIGH Voltage	2.4		Vcc	Volts	$V_{CC} = 4.5V, I_{OH} = -2.4mA$
Vol	Output LOW Voltage		ł	0.45	Volts	$V_{CC} = 4.5V, I_{OL} = 10mA$
Vін	Input HIGH Voltage	2.0		Vcc	Volts	
VIL	Input LOW Voltage	-1.0	}	0.8	Volts	
ILI	Input Load Current		1	10	μA	$V_{CC} = 5.5V, 0V \leq V_{in} \leq V_{CC}$
LO	Output Leakage Current	-10		10	μA	Chip Deselected, $V_{out} = 0V$ to V_{CC}
Isc	Output Short Circuit Current	-100	ļ		mA	Note 5
lcc	Power Supply Current			120	mA	Note 2
I _{SB}	Standby Supply Current			20	mA	Note 3

A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = +5V \pm 10\%$ (Note 1)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
tACC	Address Access Time			80	ns	
t _{ACE}	Chip Enable Access Time			80	ns	Note 4
t _{ACS}	Chip Select Access Time			40	ns	
tOFF	Chip Deselect Time	0		40	ns	
tон	Output Hold Time	5			ns	
t _{PU}	Power Up Time	0			ns	Note 4
t _{PD}	Power Down Time			40	ns	Note 4

CAPACITANCE

 $t_{A} = 25^{\circ}C, f = 1.0MHz$

Symbol	Parameter	Min.	Max.	Units	Test Conditions
Ci	Input Capacitance		5	pF	V _{in} = 0V
C o	Output Capacitance		8	pF	V _{out} = 0V

NOTE: This parameter is periodically sampled and is not 100% tested.

NOTES:

1. The operating ambient temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2. Device selected with outputs unloaded.

3. Applies to SY3316A only with CE = 2.0V.

4. Applies to SY3316A only.

5. Output short circuit current is measured with VOUT = 0V, one output at a time with a maximum duration of 30 seconds.

SY3316/A



Fio	u	е	1.

PROGRAMMING INSTRUCTIONS

All Synertek read only memories utilize computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information is supplied on standard 80 column computer cards in the format described below.

All addresses and related output patterns must be completely defined. Each deck of cards defining a specific ROM bit pattern consists of 1) four Title Cards and 2) address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "O" is the most negative or LOW level. Synertek can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Synertek representative for details.

TITLE CARDS

A set of four Title Cards should accompany each data deck. These cards give our computer programs additional information necessary to accurately produce high density ROMS. These four Title Cards must contain the following information:

COLUMN

INFORMATION

First Card	

1 - 30Customer name 31-50 Customer part number 60-72 Synertek part number (punch "3316" or "3316A")

Second Card	1–30	Customer contact (name)
	31-50	Customer telephone number
Third Card	1–6	Leave blank - pattern number to be
		assigned by Synertek
	30	CS3/CS3 chip select logic level (if LOW
		selects chip, punch "0"; if HIGH selects
		chip, punch "1"; if DON'T CARE, punch "2")
	31	CS2/CS2 chip select logic level.
	32	CS1/CS1 chip select logic level.
Fourth Card	1-8-	Data Format. Synertek, or Intel data
		card format may be used. Specify for-
		mat by punching "Synertek," or "Intel"
		starting in column one.
	15-28	Logic format; punch "POSITIVE
		LOGIC" or "NEGATIVE LOGIC."
	35-57	Truth table verification code; punch either "VERIFICATION HOLD" (man- ufacturing starts after customer approval
		of bit pattern data supplied by Synertek) or "VERIFICATION NOT NEEDED"
		(manufacturing starts immediately upon receipt of customer card deck)

SY3316/A

SYNERTEK DA	TA CARD	FORMAT		COLUMN	INFORMATION
put words are c is the MSB, and	oded .both	decimal form (0 through 2047). All out- in binary and octal forms. Output 8 (O8) O1) is the LSB. INFORMATION	Data Cards	1–5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified,
Data Cards	1-4 6-13 15-17 22-25 27-34 36-38 43-46 48-55 57-59 64-67 69-76 78-80	Decimal address Output (MSB-LSB) Octal equivalent of output data Decimal address Output (MSB-LSB) Octal equivalent of output data Decimal address Output (MSB-LSB) Octal equivalent of output data Decimal address Output (MSB-LSB) Octal equivalent of output data		7-14 16-23 25-32 34-41 43-50 52-59 61-68 70-77 79-80	i.e. 00000, 00008, 00016, etc. Output data (MSB-LSB) for initial input address. Output data for initial input address +1 Output data for initial input address +2 Output data for initial input address +4 Output data for initial input address +5 Output data for initial input address +6 Output data for initial input address +7 ROM pattern number (may be left blank)

Send bit pattern data to the following special address:

Synertek - ROM

Santa Clara, CA 95052

P.O. Box 552

INTEL DATA CARD FORMAT

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Oa) is the MSB and Output 1 (O1) is the LSB. The four Title Cards listed above must accompany the Intel card deck.

PACKAGE DIAGRAMS



Cerdip Package



ROMS



2048 x 8 High Speed Read Only Memory

Extended Temperature Range (-55°C to +125°C)

MEMORY PRODUCTS

PRELIMINARY

SYM3316/ SYM3316A

- Access Time 100ns (max.)
- Single +5 Volt Supply (± 10%)
- Contact Programming
- Four Week Prototype Turnaround
- Completely TTL Compatible
- Totally Static Operation

- SYM 3316A Automatic Power Down (CE)
- Pin Compatible with 16K Bipolar PROMs Replaces 3636 or 82S191
- Three-State Outputs for Wire-OR Expansion
- Three Programmable Chip Selects (two on SYM 3316A)
- 16K Bipolar PROMs Accepted as Program Data Inputs

The SYM3316 and SYM3316A are high speed 16,384 bit static mask programmable Read Only Memories organized 2048 words by 8 bits. Designed to be pin compatible with 16K bipolar PROMs, they eliminate the need to redesign printed circuit boards for volume production after prototyping with PROMs.

The SYM3316A offers an automatic power down feature. Power down is controlled by the Chip Enable (\overline{CE}) input. When \overline{CE} goes high, the device will automatically power down and remain in a standby power mode as long as \overline{CE} remains high. This unique feature provides system level

PIN CONFIGURATIONS

power savings of as much as 80%. The two programmable chip selects (CS) allow as many as four ROMs to be OR-tied without external decoding.

The SYM3316 offers somewhat simpler operation than the SYM3316A. It's three programmable chip selects allow up to eight ROMs to be OR-tied without external decoding.

Both devices are fabricated using Synertek's scaled high performance N-channel MOS technology. This, combined with innovative design techniques, provides the high performance and ease-of-use features associated with static memories.

□ v_{cc} ⊇ vcc A7 [24 A₇ 24 A6 [23 _ A8] A8 2 A₆ [2 23 A5 🗀] A9 3 22 A5 🗆 3 22 A4 🗀 4 21 ___ A₁₀ 4 21 A4 [___ A₁₀ A3 🗌 5 20 5 20 🗀 CĒ A₃ A2 [6 19 CS2 A2 [⁶SYM3316A 19 SYM 3316 7 18 CS3 18 A1 A1 A₀ 8 17 🗖 08 A₀ 8 17 08 9 07 07 01 16 01 9 16 _ O6 02 10 15 02 10 15 06 14 05 11 ___ 0₅ 03 111 03 14 GND [12 13 0 GND [12 13 04

ORDERING INFORMATION

Order Number	Access Time	Operating Current		
SYMC3316	100 ns	120 mA	N.A.	Ceramic
SYMD3316	100 ns	120 mA	N.A.	Cerdip
SYMC3316A	100 ns	120 mA	20 mA	Ceramic
SYMD3316A	100 ns	120 mA	20 mA	Cerdip

A custom number will be assigned by Synertek.

BLOCK DIAGRAM



2-40



Microprocessors

	Page
Microcomputers	
Ζ8™	Single-Chip Microcomputer 3-3
Microprocessors and Pe	ripherals
SY1791-02/ SY1793-02	Floppy Disk Controller (FDC) 3-23
SY2661	Enhanced Programmable Communications Interface 3-39
SY6500	8-Bit Microprocessor Family 3-53
SYE6500/6500A	8-Bit Microprocessor Family (Extended Temperature) 3-65
SY6520/6520A; SY6820/68B20	Peripheral Interface Adapter (PIA)
SYE6520/6820; SYE6520A/68B20	Peripheral Interface Adapter (Extended Temperature) 3-79
SY6521/6821; SY6521A/68B21	Peripheral Interface Adapter (PIA) 3-81
SYE6521/6821; SYE6521A/68B21	Peripheral Interface Adapter (Extended Temperature) 3-93
SY6522/6522A	Versatile Interface Adapter 3-95
SYE6522/6522A	Versatile Interface Adapter (Extended Temperature) 3-115
SY6530	Memory, I/O, Timer Array 3-117
SY6532	RAM, I/O, Timer Array 3-129
SYE6532/6532A	RAM, I/O, Timer Array (Extended Temperature) 3-137
SY6545	CRT Controller 3-139
SY6545-1	CRT Controller
SY6551	Asynchronous Communication Interface Adapter 3-169
SYE6551/6551A	Asynchronous Communication Interface Adapter (Extended Temperature) 3-177
SY6591/6591A	Floppy Disk Controller (FDC) 3-179
SY6691/6692	ANSI Rigid Disk Controller (ARDC [™]) 3-183
SY68045	CRT Controller (CRTC) 3-185



Description

Features

Pin

Description

Single-Chip **Microcomputer**



PRELIMINARY

78™

The Z8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier singlechip microcomputers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 2K of internal ROM, a traditional microprocessor that manages up to 124K of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-Bus. In all configurations, a large number of pins remain available for I/O.

□ Complete microcomputer with on-chip RAM, ROM and I/O

- 0 128 bytes of on-chip RAM
- 2K bytes of on-chip ROM
- o 32 I/O lines
- □ Two programmable 8-bit counter/timers. each with a 6-bit programmable prescaler
- □ Full-duplex UART clocked by an internal timer
- □ 144-byte register file includes:
 - o 124 general-purpose registers, each of which can be used as an accumulator, index register, storage element, address register or part of the internal stack
 - Four I/O port registers
 - Sixteen status and control registers for programming and polling the Z8 Microcomputer
- □ Register pointer permits shorter, faster instructions to access one of nine workingregister groups
- □ Vectored, prioritized interrupts for I/O, counter/timers and UART
- □ Expandable bus interfaces up to 62K bytes each of external program memory and external data memory
- □ On-chip oscillator can be driven by a crystal, RC, LC or external clock source
- High-speed instruction execution

P00-P07, P10-P17, P20-P27, P30-P37. I/O Port Lines (Input/Outputs, TTL compatible). These 32 lines are divided into four 8-bit I/O ports



Figure 1. Z8 Block Diagram

- \circ Working-register operations = 1.5 μ s
- Average instruction execution = 2.2 μ s
- \circ Longest instruction = 5 μ s
- □ Low-power standby mode retains contents of general-purpose registers
- □ Single +5 V supply
- □ All pins TTL compatible

that can be configured under program control for I/O or external memory interface.

Copyright 1979 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog. Reproduced by permission.

78. Z-UPC, Z-Bus are trademarks of Zilog, Inc.

Pin Description (Cont.)

AS. Address Strobe (output, active Low), Address Strobe is pulsed once at the beginning of each machine cycle. Addresses are output via Ports 0 and 1 for internal and external program fetches and external data memory transfers. The addresses for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the high-impedance state along with Ports 0 and 1. Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

40 P3 V_{CC} 1 XTAL2 2 39 P3, XTALL 3 38 P27 P37 37 P2₆ 4 P30 5 36 P25 RESET 6 35 P24 R/W 7 Π 34 P23 DS 8 33 P2, П AS 9 h 32 P21 P3- 10 31 P2o ٦ GND 11 30 P3₃ ٦ 29 P34 P3- 12 28 P17 P00 13 P01 14 27 P16 ٦ P02 15

R/W. Read/Write (output). R/W is Low when the Z8 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a seriesresonant crystal (8 MHz maximum), LC network, RC network or an external single-phase clock (8 MHz maximum) to the on-chip clock oscillator and buffer.

RESET. Reset (input, active Low). RESET initializes the Z8. When **RESET** is deactivated, the Z8 begins program execution from internal program location 000C_H.



Figure 2. Pin Assignments

Architecture

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 2048 bytes consist of on-chip mask-programmed ROM. At microprocessor that can address 124K of external memory.

Figure 3. Pin Functions

The Z8 offers three basic address spaces to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, 4 I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, the Z8 offers an on-chip asynchronous receiver/transmitter (UART), and two counter/timers with a large number of user-selectable modes. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

addresses 2048 and greater, the Z8 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Address Spaces (Cont.)

Data Memory. The Z8 can address 62K bytes of external data memory beginning at locations 2048 (Figure 5). External data memory may be included with or separated from the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (RO-R3), 124 general-purpose registers (R4-R127) and sixteen control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8 instructions can access registers directly or indirectly with an 8-bit address field. The Z8 also allows short 4-bit register addressing





LOCATION IDENTIFIERS 255 STACK POINTER (BITS 7-0) SPL 254 STACK POINTER (BITS 15-8) SPH 253 REGISTER POINTER RP 252 PROGRAM CONTROL FLAGS FLAGS 251 INTERRUPT MASK REGISTER IMR 250 INTERRUPT REQUEST REGISTER IRO 249 INTERRUPT PRIORITY REGISTER IPR 248 PORTS 0-1 MODE P01M 247 PORT 3 MODE РЗМ 246 POBT 2 MODE P2M 245 TO PRESCALER PREO 244 TIMER/COUNTER 0 то 243 PRE1 T1 PRESCALER 242 TIMER/COUNTER 1 T1 тмв 241 TIMER MODE 240 SERIAL I/O SIO NOT 127 GENERAL-PURPOSE REGISTERS PORT 3 3 P3 PORT 2 P2 2 PORT 1 P1 ٥ PORT 0 DO

Figure 6. The Register File

using the register pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying sixteen contiguous locations (Figure 7). The register pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit stack pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 and 65535. An 8-bit stack pointer (R255) is used for the internal stack which resides within the 124 general-purpose registers (R4-R127).



Figure 5. Data Memory Map





3-5

MICRO PROCESSORS

I/O Ports	The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to pro- vide address outputs, timing, status signals,	serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.
Port 1	Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake con- trol. In this configuration, Port 3 lines P3 ₃ and P3 ₄ are used as the handshake controls RDY1 and DAV1 (Ready and Data Available). Memory locations greater than 2048 are referenced through Port 1. To interface exter- nal memory, Port 1 must be programmed for the multiplexed address/data mode (AD ₀ - AD ₇). If more than 256 external locations are required, Port 0 must output the additional lines. Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/\overline{W} ,	HANDSHAKE CONTROLS DAVI AND ROV1 (NO OR AD ₀ -AD ₇) HANDSHAKE CONTROLS DAVI AND ROV1 (P3 ₃ AND P3 ₃) Port 1 allowing the Z8 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3 ₃ a a Bus Acknowledge input, and P3 ₄ as a Bus Request output.
Port 0	Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P32 and P <u>35 are</u> used as the handshake controls DAV0 and RDY0. For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is	HANDSHAKE CONTROLS HANDSHAKE CONTROLS DAVO AND PAJO Port 0 USED for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and to control signals AS, DS and R/W.
Port 2	Each bit of Port 2 can be programmed independently as an input or an output, and is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs. Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this con- figuration, Port 3 lines P3 ₁ and P3 ₆ are used as the handshake controls lines DAV2 and RDY2. The handshake signal assignment for Port 3 lines P3 ₁ and P3 ₆ is dictated by the direction	PORT 2(//0) HANDSHAKE CONTROLS DAV2 AND RDV2 (P3, AND P3 ₀) Port 2 (input or output) assigned to bit 7 of Port 2.
Port 3	Port 3 lines can be configured as I/O or con- trol lines: In either case, the direction of the eight lines is fixed as four input (P3 ₀ -P3 ₃) and four output (P3 ₄ -P3 ₇). For serial I/O, lines P3 ₀ and P3 ₇ are programmed as serial in and serial out respectively. Port 3 can also provide the following control f <u>unctions</u> : handshake for Ports 0, 1 and 2 (DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T _{IN} and T _{OUT}) and Data Memory Select (DM).	PORT 3 (I/O OR CONTROL) Port 3



Figure 8. Serial Data Formats

Counter/ Timers

The Z8 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (singlepass mode), or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P36 also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output. PROCESSI

JHS

Interrupts	The Z8 allows six different interrupts from eight sources: the four Port 3 lines P3 ₀ -P3 ₃ , Serial In, Serial Out, and the two counter/ timers. These interrupts are both maskable and prioritized. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is con- trolled by the Interrupt Priority Register. All Z8 interrupts are vectored. When an interrupt machine cycle that disables all subse-	quent interrupts, saves the program counter and status flags, and branches to the program memory vector location reserved for that inter- rupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z8 also supports polled systems. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request Register polled to determine which of the interrupt requests needs service.
Clock	The on-chip oscillator has a high-gain, series-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal source is connected across XTAL1 and XTAL2, using the recom-	 mended capacitors (C₁ = 15 pF) from each pin to ground. The specifications for the crystal are as follows: AT cut, series resonant Fundamental type, 8 MHz maximum Series resistance, R_S ≤ 100 Ω
Power Down Standby Option	The low-power standby mode allows power to be removed without losing the contents of the 124 general-purpose regis- ters. This mode is available to the user as a bonding option whereby pin 2 (normally XTAL2) is replaced by the V _{MM} (standby) power supply input. This necessitates the use of an external clock generator (input = XTAL1) rather than a crystal source.	The removal of power, whether intended or due to power failure, must be preceded by a software routine that stores the appropriate status into the register file. Figure 9 shows the recommended circuit for a battery back-up supply system.



Figure 9. Recommended Driver Circuit for Power Down Operation

.

The 64-pin development version of the 40-pin mask-programmed Z8 allows the user to prototype the system in hardware with an actual Z8 device, and develop the code that is eventually mask-programmed into the on-chip ROM of the Z8-01. The Z8-02 is identical to the Z8-01 with the	 following exceptions: The internal ROM has been removed The ROM address lines and data lines are buffered and brought out to external pins Control lines for the new memory have been added 									
The functions of the Z8-02 I/O lines, \overline{AS} , \overline{DS} , R/\overline{W} , XTAL1, XTAL2 and \overline{RESET} are identical to those of their Z8-01 counterparts. The functions of the remaining 24 pins are as follows:	$\begin{array}{cccc} P3_{6} \begin{bmatrix} 1 & 64 \end{bmatrix} V_{CC} \\ P3_{1} \end{bmatrix} 2 & 63 \end{bmatrix} XTAL2 \\ P2_{7} \begin{bmatrix} 3 & 62 \end{bmatrix} XTAL1 \\ P2_{6} \end{bmatrix} 4 & 61 \end{bmatrix} P3_{7}$									
A₀-A₁₁. Program Memory Address (outputs). A ₀ -A ₁₁ access the first 2K bytes of program memory. A ₁₁ is a reserved pin.	$P2_5$ 5 60 $P3_0$ $P2_4$ 6 59 RESET $P2_5$ 7 58 RI/\overline{W} $P2_2$ 8 57 \overline{OS} $P2_2$ 9 56 \overline{AS}									
D ₀ - D ₇ . <i>Program Data</i> (inputs). Program data from the first 2K bytes of program memory is input through pins D ₀ -D ₇ .	$\begin{array}{cccccccccccccccccccccccccccccccccccc$									
MDS. Program Memory Data Strobe (output, active Low). MDS is Low during an instruction fetch cycle when the first 2K bytes of program memory are being accessed. MDS remains High during other program memory and guides.	P1_6 14 51 $P0_2$ P1_6 15 50 $P0_3$ P1_4 16 Z8-02 49 $P0_4$ P1_3 17 48 GND P1_2 18 47 $P0_5$ P1_1 19 46 $P0_6$									
SYNC. Instruction Sync (output, active Low). This strobe output is forced Low during the internal clock period preceding the beginning of an opcode fetch.	$\begin{array}{cccccccccccccccccccccccccccccccccccc$									
SCLK. System Clock (output). SCLK is the internal clock output through a buffer. The clock rate is equal to one-half the crystal frequency.	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									
IACK. Interrupt Acknowledge (output, active High). IACK is driven High in response to an interrupt during the interrupt machine cycle.	Figure 10. Z8-02 Pin Assignments									
The following notation is used to describe the addressing modes and instruction operations as	shown in the instruction summary.									
IRR Indirect register pair or indirect working-register pair address	 Register or working-register address r Working-register address only 									
X Indexed address	IR Indirect-register or indirect working-register address									
DA Direct address RA Relative address IM Immediate	Ir Indirect working-register address only RR Register pair or working register pair address									
dst Destination location or contents src Source location or contents	Assignment of a value is indicated by the symbol "←". For example,									
cc Condition code (see list) @ Indirect address prefix SP Stack pointer (control registers 254-255) PC Program counter	$dst \leftarrow dst + src$ indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used									
_	 40-pin mask-programmed Z8 allows the user to prototype the system in hardware with an actual Z8 device, and develop the code that is eventually mask-programmed into the on-chip ROM of the Z8-01. The Z8-02 is identical to the Z8-01 with the The functions of the Z8-02 I/O lines, AS, DS, R/W, XTAL1, XTAL2 and RESET are identical to those of their Z9-01 counterparts. The functions of the remaining 24 pins are as follows: Ao-A11. Program Memory Address (outputs). Ao-A11 access the first 2K bytes of program memory. A11 is a reserved pin. Dg-D7. Program Data (inputs). Program data from the first 2K bytes of program memory is input through pins D0-D7. MDS. Program Memory Data Strobe (output, active Low). MDS is Low during an instruction fetch cycle when the first 2K bytes of program memory are being accessed. MDS remains High during other program memory read cycles. SYNC. Instruction Sync (output, active Low). This strobe output is forced Low during the internal clock period preceding the beginning of an opcode fetch. SCLK. System Clock (output). SCLK is the internal clock output through a buffer. The clock rate is equal to one-half the crystal frequency. IACK. Interrupt Acknowledge (output, active High). IACK is driven High in response to an interrupt during the interrupt machine cycle. The following notation is used to describe the addressing modes and instruction operations as IRR Indirect register pair or indirect working-register pair address IM Indexed address IM Relative address IM Immediate 									
Flags	flags:	a or negi	ster n	202 Condina	s the l	ollowing six	All		re indicated by:	
--	--------	-----------	---------	-------------	---------	-----------------	------------------	--	---------------------------	-------
	nags.						0	Cleared to a	zero	
	С	Carry fla	a				1	Set to one		
	Z	Zero flag					*	Set or clear	ed according to operation	1
	s .	Sign flag					5 <u>–</u> 58. S	Unaffected		
	v	Overflow					x	Undefined		
	•		2	0			•	Undernied	1	
	D	Decimal-		flag						
	н	Half-carr	y flag							
				···· ·· ··						· · ·
Condition		Con	dition	Codes						
Codes		Value	union	Mnemonic		ľ	feaning	and and a second se	Flags Set	
•	44 Q	value	- 1 f.,	Mnemonic				12.00		
	· · ·	1000				Always true				
		0111		C		Carry			C = 1	
		1111		NC		No carry			C = 0	
		0110		Z		Zero			Z = 1	
		1110		NZ		Not zero			Z = 0	
		1101		PL		Plus			S = 0	
		0101		MI		Minus			S = 1	
		0100		OV		Overflow			V = 1	
		1100		NOV		No overflow			V = 0	
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1		0110		EQ		Egual			Z = 1	
		1110		NE		Not equal			Z = 0	
		1001		GE		Greater than o	r equal		(S XOR V) = 0	
		0001	11	LT		Less than			(S XOR V) = 1	
		1010		GT		Greater than			[Z OR (S XOR V)] = 0	
		0010		LE		Less than or eo			[Z OR (S XOR V)] = 1	
		1111		UGE		Unsigned grea		qual	. C = 0	
		0111		ULT		Unsigned less	than	·	C = 1	
		1011		UGT		Unsigned grea			(C = 0 AND Z = 0) = 1	

Instruction Formats

0011

0000

ULE



CCF, DI, EI, IRET, NOP, RCF, RET, SCF

(C OR Z) = 1

INC r

One-Byte Instructions

Unsigned less than or equal

Never true



Figure 11. Instruction Formats

Z8	Opcode
Mo	αp

Lower Nibble (Hex)

									Lower N	ibble (H	ex)						
		0	1	2	3	- 4	5	6	7	8	9	A	В	C	D	E	F
	0	6, 5 DEC R1	6,5 · DEC IR1	6, 5 ADD 11, 12	6, 5 ADD r1, Ir2	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R ₁ , IM	10, 5 ADD IR ₁ , IM	6,5 LD r1, R2	6,5 LD r2, R1	12/10, 5 DJNZ r1, RĂ	12/10,0 JR cc,RA	6,5 LD 11, IM	12/10,0 JP cc, DA	6,5 INC 11	
	1	6,5 RLC R1	6,5 RLC IR1	6,5 ADC 11,12	6,5 ADC 11,112	10, 5 ADC R ₂ , R ₁	10, 5 ADC IR ₂ , R ₁	10,5 ADC R1,1M	10, 5 ADC IR1, IM								
	2	6,5 INC R1	6,5 INC IR1	6,5 SUB 11,12	6,5 SUB r1, Ir2	10,5 SUB R2, R1	10, 5 SUB IR2, R1	10, 5 SUB R1, IM	10, 5 SUB IR1, IM								
	3	8,0 JP IRR1	6, 1 SRP IM	6,5 SBC 11,12	6,5 SBC 11, Ir2	10, 5 SBC R ₂ , R ₁	10, 5 SBC IR ₂ , R ₁	10,5 SBC R1, IM	10,5 SBC IR1, IM								
	4	8,5 DA R1	8,5 DA IR1	6,5 OR 11,12	6,5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR2, R1	10, 5 OR R1, IM	10, 5 OR IR1, IM								
	5	10,5 POP R1	10, 5 POP IR1	6,5 AND 11,12	6,5 AND r1, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10,5 AND R1,IM	10, 5 AND IR1, IM)	
(×	6	6,5 COM R1	6,5 COM IR1	6,5 TCM 11,12	6,5 TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10,5 TCM IR ₂ , R ₁	10,5 TCM R1, IM	10, 5 TCM IR1, IM								
Upper Nibble (Hex)	7	10/12, 1 PUSH R2	12/14, 1 PUSH IR2	6,5 TM 11,12	6,5 TM r1,Ir2	10, 5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10, 5 TM R ₁ , IM	10, 5 TM IR ₁ , IM								
pper Ni	8	10, 5 DECW RR1	10,5 DECW IR1	12,0 LDE r1,Irr2	18,0 LDEI lr1, lrr2												6, 1 DI
þ	9	6,5 RL R1	6,5 RL IR1	12,0 LDE r2, Irr1	18,0 LDEI Ir2, Irr1												6, 1 EI
	A	10, 5 INCW RR1	10,5 INCW IR1	6,5 CP 11,12	6,5 CP r1, Ir2	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10, 5 CP R1, IM	10, 5 CP IR1, IM								14,0 RET
	в	6,5 CLR R1	6,5 CLR IR1	6,5 XOR 11,12	6,5 XOR 11, Ir2	10, 5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10, 5 XOR R1, IM	10, 5 XOR IR1, IM								16,0 IRET
	с	6,5 RRC R1	6,5 RRC IR1	12,0 LDC 11, Irr2	18,0 LDCI Ir1, Irr2			,	10, 5 LD r1, x, R2								6,5 RCF
	D	6,5 SRA R1	6,5 SRA IR1	12,0 LDC r2, Irr1	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20, 0 CALL DA	10, 5 LD r2, x, R1								6,5 SCF
	E	6,5 RR R1	6,5 RR IR1		6, 5 LD r1, Ir2	10, 5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10, 5 LD R1, IM	10,5 LD IR1, IM								6,5 CCF
	F	6,7 SWAP R1	6,7 SWAP IR1		6, 5 LD Ir1, r2		10, 5 LD R ₂ , IR ₁			V	V			ļ	•		6, 0 NOP
	Bytes	_				\sim				\sim		~				\sim	
	istruc			2			:	3			et j	2			3		1
					Lower	Opcode	Nibble	÷				Legen					
			, ' . F ure			1	-		C				Bit Add Bit Add				
			Exect	ition Cy	C168	¥ 1	· / P	ipeline	Cycles			\mathbb{R}_1 or \mathbb{R}_1	$r_1 = Dst$	Addre			
					```	<u> </u>	/					R ₂ or 1	2 = Src	Addre	ess		



 $R_2 \text{ or } r_2 = \text{Src Address}$ 

### Sequence:

Opcode, First Operand, Second Operand

Note: The blank areas are reserved instructions.

*2-byte instruction; fetch cycle appears as a 3-byte instruction.

## _____

Instruction Summary

Instruction	Addr	Mode	Opcode	Flags Affected					
and Operation	dst	src	Byte (Hex)	С	Z	S	V	D	н
ADC dst,src dst - dst + src + C		te l)	10	*	*	*	*	0	*
ADD dst,src dst – dst + src	(No	te l)	0□	*	*	*	*	0	*
AND dst,src dst – dst AND src	(No	tel)	5	-	*	*	0	-	-
<b>CALL</b> dst SP - SP - 2 @SP - PC; PC - c	DA IRR İst		D6 D4		-		- 1	-	-
CCF C - NOT C	1		EF	*	-	-,	-	-	-
<b>CLR</b> dst dst - 0	R IR		B0 B1	-	-			-	-
<b>COM</b> dst dst - NOT dst	R IR		60 61	_	*	*	0		-
CP dst,src dst - src	(No	te l)	A	*	*	*	*	-	
<b>DA</b> dst dst – DA dst	R IR	•	40 41	*	*	;*;	Х	-	<u>-</u>
DEC dst dst - dst - 1	R IR		00 01	-	*	*	*	-	-
DECW dst dst - dst - 1	RR IR		80 81	-	*	*	*	-	-
<b>DI</b> IMR (7) - 0			8F	-	-	-	-	-	-
<b>DJNZ</b> r,dst r $-$ r - 1	RA	1	rA r=0-F	-	-		-	-	-
if $r \neq 0$ PC $\leftarrow$ PC + Range: +127, -128			1			, i			
<b>EI</b> IMR (7) + 1	1		9F	-	-	. <del></del> . 	-	2	-
INC dst dst – dst + 1	r		rE r = 0-F	-	*	*	*	-	-
	R IR		20 21						
INCW dst dst dst + 1	RR IR		A0 A1	_	*	*	*	-	
<b>IRET</b> FLAGS $- @SP; SP$ PC $- @SP; SP - S$	$P \leftarrow SP$ SP + 2:	+ 1 IMR (	BF 7) - 1	*	*	*	*	*	.*.
JP cc,dst if cc is true	DA		cD c=0-F	-	-	-	-	-	-
PC - dst	IRR		30						
JR cc,dst if cc is true, PC ← PC + dst Range: +127, -128	пА		cB c=0-F	-	-	-	-	-	-
LD dst,src dst – src	r r	IM R	rC r8	_	-	-	-	-	
	R	r	r9 r = 0-F						
	r X r	r Ir	C7 D7 E3						
in gent of a Mag Angel	Ir R R R	r R IR IM	F3 E4 E5 E6						
	IR IR	IM R	E7 F5						
LDC dst,src dst ← src	r Irr	Irr r	C2 D2	_	-	-	~	-	
<b>LDCI</b> dst, src dst $\leftarrow$ src r $\leftarrow$ r + 1; rr $\leftarrow$ rr +	Ir Irr 1	Irr Ir	C3 D3	-	-	-	-	-	-
LDE dst,src dst - src	r Irr	Irr r	82 92	-	-	-	-		-
									_

	ddr M	lode	Opcode Byte	Fle	ıg	s A	ffe	ct	ed
and Operation	lst	src	(Hex)	С	z	S	V	D	н
	Ir Irr	Irr Ir	83 93	-	-	-	-	-	-
NOP			FF	-	-	-	-	-	-
<b>OR</b> dst, src dst – dst OR src	(Note		4□	-	*	*	0		-
	R IR	×.	50 51	-	-	-	-	-	-
<b>PUSH</b> src SP → SP - 1; @ SP → s	rc	R IR	70 71	-	-	-	-	-	-
<b>RCF</b> C - 0			CF	0	-	-	-	-	-
RET PC - @SP; SP - SP	+ 2		AF	-	-	-	-	-	-
	R IR		90 91	*	*	*	*	-	-
	R IR		10 11	*	*	*	*	-	-
	R IR		EO E1	*	*	*	*		-
	R IR		C0 C1	*	*	*	*	-	-
<b>SBC</b> dst,src dst – dst – src – C	(Note	1)	3□	*	*	*	*	1	*
<b>SCF</b> C - 1			DF	1	-	-	-	-	-
	R IR		D0 D1	*	*	*	0	-	-
<b>SRP</b> src RP – src		IM	31	-	-	-	-	-	
SUB dst,src dst – dst – src	(Note	1)	2□	*	*	*	*	1	*
	R IR		FO F1	х	*	*	Х	-	-
<b>TCM</b> dst,src (NOT dst) AND src	(Note	1)	6□	-	*	*	0	-	-
TM dst,src dst AND src	(Note	1)	70	-	*	*	0	-	
<b>XOR</b> dst,src dst – dst XOR src	(Note	1) [•] .	В□	-	*	*	0	-	

**Z8**™

## Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity in this table. The higher opcode nibble is found in the instruction set table above. The lower nibble is expressed symbolically by a Li in the table above, and its value is found in the following table to the right of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower	
dst	src	Opcode Nibble	
r	r	2	
r	Ir	3	
R	R	4	
R	IR	5	
R	IM	6	
IR	IM	7	



PROCESSORS



Absolute Maximum Ratings	Voltages on all inputs and outputs with respect to GND0.3 V to +7.0 V Operating Ambient Temperature0°C to +70°C Storage Temperature65°C to +150°C	mu Th co: of de
Standard Test Conditions	The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference	

pin. Standard conditions are as follows:

Stresses greater than those listed under Absolute Maxiuum Ratings may cause permanent damage to the device. his is a stress rating only; operation of the device at any ondition above those indicated in the operational sections these specifications is not implied. Exposure to absolute aximum rating conditions for extended periods may affect evice reliability.

 $\exists +4.75 \text{ V} \leq \text{V}_{\text{CC}} \leq +5.25 \text{ V}$  $\Box$  GND = 0 V  $\Box 0^{\circ}C \leq T_{A} \leq +70^{\circ}C$ 

DC	Symb	ol Parameter	Min	Μαχ	Unit	Condition	Notes
Charac- teristics	V _{CH}	Clock Input High Voltage	3.8	V _{CC}	v	Driven by External Clock Generator	
	V _{CL}	Clock Input Low Voltage	-0.3	0.8	v	Driven by External Clock Generator	
	V _{IH}	Input High Voltage	2.0	V _{CC}	v	· · ·	
	VIL	Input Low Voltage	-0.3	0.8	v	······································	
	V _{RH}	Reset Input High Voltage	3.8	Vcc	v		
	V _{RL}	Reset Input Low Voltage	-0.3	0.8	v		
	V _{OH}	Output High Voltage	2.4		v	$I_{OH} = -250 \ \mu A$	1
	V _{OL}	Output Low Voltage		0.4	v	$I_{OL} = +2.0 \text{ mA}$	1
	I _{IL}	Input Leakage		±10	μA	$0V \le V_{IN} \le +5.25V$	
	I _{OL}	Output Leakage		±10	μA	$0V \le V_{IN} \le +5.25V$	
	I _{IR}	Reset Input Current		-50	μA	$V_{\rm CC} = +5.25 \text{ V}, \text{ V}_{\rm RL} = 0 \text{ V}$	
	I _{CC}	V _{CC} Supply Current		180	mA	V _{CC} = 5.25V	
	I _{MM}	V _{MM} Supply Current		10	mA	Power Down Mode	
	v _{mm}	Backup Supply Voltage	3.0	V _{CC}	v	Power Down Mode	

1. For  $A_0-A_{11}$ ,  $\overline{MDS}$ ,  $\overline{SYNC}$ , SCLK and IACK on the Z8-02 version,  $I_{OH} = -100 \ \mu$  A and  $I_{OL} = 1.0 \ mA$ .



External Clock Interface Circuit

3-15

Symbol	Parameter	Min	Μαχ	Unit	Condition	Notes
TdA(AS)	Address Valid to Address Strobe Delay	50		ns	Test Load 1	1
TdAS(A)	Address Strobe to Address Float Delay	60		ns	Test Load 1	1
TdAS(DI)	Address Strobe to Data In Valid Delay		320	ns	Test Load 1	3
TwAS	Address Strobe Width	80		ns	Test Load 1	1
TdA(DS)	Address Float to Data Strobe Delay	0		ns	Test Load 1	A.
TwDS	Data Strobe Width (Read) (Write)	250 160		ns	Test Load 1	2
TdDS(DI)	Data Strobe to Data In Valid Delay		200	ns	Test Load 1	3
ThDS(DI)	Data In Hold Time	0		ns		
TdDS(A)	Data Strobe to Address Change Delay	80		ns	Test Load 1	1
TdDS(AS)	Data Strobe to Address Strobe Delay	70		ns	Test Load 1	1
TdR(AS)	Read Valid to Address Strobe Delay	50		ns	Test Load 1	1
TdDS(R)	Data Strobe to Read Change Delay	60	,	ns	Test Load 1	1
TdDO(DS)	Data Out Valid to Data Strobe Delay	50		ns	Test Load 1	1
TdDS(DO)	Data Strobe to Data Out Change Delay	80		ns	Test Load 1	1
TdW(AS)	Write Valid to Address Strobe Delay	50		ns	Test Load 1	1
TdDS(W)	Data Strobe to Write Change Delay	60		ns	Test Load 1	, 1

 Delay times are specified for an input clock frequency of 8 MHz. When operating at a lower frequency, the increase in input clock period must be added to the specified delay time.

 Data Strobe Width is specified for an input clock frequency of 8 MHz. When operating at a lower frequency, the increase in three input clock periods must be added to the specified width. Data Strobe Width varies according to the instruction being executed.  Address Strobe and Data Strobe to Data In Valid delay times represent memory system access times and are given for an 8 MHz crystal input frequency. For lower frequencies; the change in four clock periods must be added to TdAS(DI) and the change in three clock periods added to TdAS(DI).

**Z8**™

 All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0."



PROCESS

## Additional Timing

Symbol	Parameter	Min	Μαχ	Unit	Condition	Notes
TpC	Input Clock Period	125	1000	ns		
TrC, TíC	Input Clock Rise and Fall Times		25	ns	From Ex- ternal Clock Generator	
TwC	Input Clock Width	37		ns	From Ex- ternal Clock Generator	
TdSC(AS)	System Clock Out to Address Strobe Delay Time			ns		1
TdSY(DS)	Instruction Sync Out to Data Strobe Delay Time	200		ns		1, 2
TwSY	Instruction Sync Out Width	160		ns		1, 2
TwI	Width of Interrupt Request via Port 3 Input	100	n or aite 1 ogé	ns		

Test Conditions use Test Load 1 for SCLK when output through Port 3 and Test Load 2 on the SCLK and SYNC direct outputs on the Z8-02.

lower frequencies, the change in two clock periods must be added.

2. Times given assume an 8 MHz crystal input frequency. For

All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0."



**Z8**[™]

andshake	Symbol		Parameter	Min	Μαχ	Unit	Condition
iming	TsDI(DA)	Data In	Setup Time	0		ns	
	ThDA(DI)	Data In	Hold Time	230		ns	
	TwDA	Data Av	ailable Width	175	· .	ns	Input Handshake Test Load 1
	TdDAL(RY)	Data Av	ailable Low to Ready	20	175	ns	Input Handshake Test Load 1
		Delay T	ime	0		ns	Output Handshake Test Load 1
	TdDAH(RY)	Data Av	ailable High to Ready		150	ns	Input Handshake Test Load 1
	IdDAH(h1)	Delay T	ime	<b>0</b>		ns	Output Handshake Test Load 1
	TdDO(DA)	Data Ou Delay T	ut to Data Available ime	50		ns	Test Load 1
	TdRY(DA)	Ready to Time	o Data Available Delay	0	205	ns	Test Load 1
DATA IN	·		DATA IN VALID				
Param		TsDI(DA)	ThDA(DI	» <b>/</b>			
DAV (INPUT)			TwDA	/	1		1
			TdDAL(RY)			i(RY) +	and the second sec
RDY (OUTPUT)					TdDAH	i(RY) -	
RDY (OUTPUT)			Input Hands	shake	TdDAH	H(RY) -	PORT READ
RDY (OUTPUT) DATA OUT		X	Input Hands	shake JT VALID	TdDAH	((RY)	PORT READ
DATA OUT		TdDO(DA)	Input Hands DATA OL			1(RY) -	PORT READ
		X	Input Hands DATA OL PORT WRITE				READ
DATA OUT DAV (OUTPUT) RDY		X	Input Hands DATA OL				READ
DATA OUT DAV (OUTPUT)		X	Input Hands DATA OL PORT WRITE				READ
DATA OUT (OUTPUT) RDY (INPUT) Z8-02, -03		X	Input Hands DATA OL WRITE TdDAL(RY)	hake		TdDAH	READ
DATA OUT DAV (OUTPUT) (INPUT)		TdD0(DA)	Input Hands DATA OL PORT WRITE TdDAL(RY)- Output Hands Parameter Address Valid to Data	JT VALID		TdDAH	((RY)
DATA OUT OUTPUT) RDY (INPUT) Z8-02, -03 Memory J		Symbol	Input Hands DATA OL PORT WRITE TdDAL(RY) - Output Hands Parameter	hake In	TdRY fin Max	Unit	(RY) Condition
DATA OUT OUTPUT) RDY (INPUT) Z8-02, -03 Memory J		Symbol TdA(DI) ThDI(A)	Input Hands DATA OL PORT WRITE TdDAL(RY) Output Hands Parameter Address Valid to Data Valid Delay Time	hake	Tin Max 460	Unit	(RY) Condition
DATA OUT OUTPUT) RDY (INPUT) Z8-02, -03 Memory J		Symbol TdA(DI) ThDI(A) 1. Delay times 8 MHz. 2. All timing re	Input Hands DATA OL PORT WRITE TdDAL(RY) - Output Hands Parameter Address Valid to Data Valid Delay Time Data In Hold Time are specified for an input clock	In frequency of	Tin Max 460	Unit	(RY) Condition
DATA OUT OUTPUT) RDY (INPUT) Z8-02, -03 Memory J		Symbol TdA(DI) ThDI(A) 1. Delay times 8 MHz.	Input Hands DATA OL PORT WRITE TdDAL(RY) - Output Hands Parameter Address Valid to Data Valid Delay Time Data In Hold Time are specified for an input clock	In frequency of	Tin Max 460	Unit	(RY) Condition
DATA OUT OUTPUT) RDY (INPUT) Z8-02, -03 Memory J		Symbol TdA(DI) ThDI(A) 1. Delay times 8 MHz. 2. All timing re	Input Hands DATA OL PORT WRITE TdDAL(RY) - Output Hands Parameter Address Valid to Data Valid Delay Time Data In Hold Time are specified for an input clock	In frequency of	Tin Max 460	Unit	(RY) Condition
DATA OUT (OUTPUT) RDY (INPUT) ZB-02, -00 Memory I Timing		Symbol TdA(DI) ThDI(A) 1. Delay times 8 MHz. 2. All timing re	Input Hands DATA OL PORT WRITE TdDAL(RY) - Output Hands Parameter Address Valid to Data Valid Delay Time Data In Hold Time are specified for an input clock	In frequency of	<b>Tin Max</b> 460	Unit	READ ((RY)

-----

and the second s

**Z8**™

Ordering Information	Part Number	Temperature Range	Number of Pins	Package	Description
	<b>Z8</b> -01 PS	0°C to +70°C	40	Plastic	8-Bit Single-Chip Microcomputer Circuit
	<b>Z8</b> -01 CS	0°C to +70°C	40	Ceramic	8-Bit Single-Chip Microcomputer Circuit
	<b>Z8</b> -02 QS	0°C to +70°C	64	Ceramic	8-Bit Microcomputer Development Device
	<b>Z8</b> -03 RS	0°C to +70°C	40	Ceramic	8-Bit Microcomputer Protopack Emulator

## Package Information

5



40-Pin Ceramic Package Dimensions (CS Package)



40-Pin Plastic Package Dimensions (PS Package)

## Microcomputer Protopack[™]-Emulator



## **PRODUCT** SPECIFICATION

PRELIMINARY

**Z8[™]-03** 

- Prototyping version of Synertek Z8.
- Piggyback 2716 EPROM program memory.
- Pin-compatible with Z8-01 masked-ROM for hardware debugging or low-volume production.
- Complete microcomputer on-chip 128 bytes of on-chip data RAM 32 I/O lines
  - Socket for 2716 2Kx8 EPROM
- Two 14-bit counter/timers.
- Duplex UART and baud-rate generator.

- Vectored priority interrupt system.
- Up to 62K of external data memory.
- Up to 62K of external program memory.
- On-chip crystal, RC, or LC oscillator.
- High-speed instruction execution.
  Working-register operations = 1.5µs Average instruction = 2.2µs
- Single +5V supply voltage.
- All inputs/outputs TTL compatible.

The Synertek Z8-03 Microcomputer Protopack Emulator is a ROM-less version of the Synertek Z8 single-chip microcomputer. A removable 2716 EPROM plugged into the 24-pin "piggy-back" socket atop the Z8-03 allows pin-compatible emulation of the Z8-01 masked-ROM version.



## **BLOCK DIAGRAM**

## PACKAGE DRAWING



Z8 and Protopack are trademarks of Zilog, Inc.

## **Z8™-0**3



3-21

PROCESSO MICR



# Floppy Disk SY1791-02/SY1793-02 Controller (FDC) MICROPROCESSOR

## MICROPROCESSOR PRODUCTS

- Pin and function compatible with Western-Digital FD1791-02 and FD1793-02
- Single 5-volt power supply
- Accommodates both Single Density (FM) and Double Density (MFM) formats
- IBM format compatibility: IBM 3740 Single-Density IBM System-34 Double-Density
- Numerous automatic control functions

The SY1791-02/SY1793-02 Floppy Disk Controller is a fully programmable device intended for microprocessor based systems. Autonomous operation permits complete control of floppy disk functions with minimum CPU intervention required. Programmability is provided to allow

either single-density (FM) or double-density (MFM) formats compatible with IBM standards, or formats uniquely defined by the user. The SY1791-02 uses negative-true data bus logic; the SY1793-02 uses positive-true.



3-23

## **DETAILED LIST OF FEATURES**

- Replaces Western-Digital FD1791-02 and FD1793-02
- Single 5-volt power supply
- 40-pin DIP package
- Automatic track seek with verification
- Accommodates single-density (FM) and double-density (MFM) formats
- Soft-sector format compatibility
- IBM 3740 (single-density) and System 34 (double-density) compatible
- Single or multiple record read with automatic sector search or entire track read
- Selectable record length (128, 256, 512, 1024 bytes)

## **1.0 GENERAL DESCRIPTION**

## 1.1 Functional Blocks in the SY1791-02/SY1793-02

The SY1791-02/SY1793-02 Floppy Disk Controller (FDC) consists of several functional sections, as shown in Figure 1. Detailed operation of each section is described below.

- DATA REGISTER (DR) This 8-bit read/write register is used as a holding register during Disk Read and Write operations. During Disk Read operations, serial data is assembled in the Data Shift Register then transferred in parallel to the DR, where it is made available to the data bus. In a Disk Write operation, parallel data is transferred from the data bus to the DR to await transfer to the Data Shift Register. The DR is also used, while executing a Seek command, to hold the Track address.
- TRACK REGISTER (TR) This 8-bit read/write register holds the track number of the current Read/Write head position. It can be incremented (decremented) by one each time the head is stepped in (out), toward track 76 (00). The TR's contents are compared with the track number (recorded in the disk's ID field) during Read, Write, or Verify operations. This register should not be loaded when the device is busy.
- SECTOR REGISTER (SR) This 8-bit read/write register holds the address of the desired sector position. The contents of the register are compared with the recorded sector number in the ID field during disk Read or Write operations. This register should not be loaded when the device is busy.
- COMMAND REGISTER (CR) This 8-bit write only register holds the command which is being executed. This register should not be loaded when the device is busy unless the execution of the current command is to be overridden. This is accomplished with the Interrupt command.
- STATUS REGISTER (STR) This 8-bit read only register holds device status information. The meaning of the STR bits is a function of the contents of the Command Register.

## SY1791-02/SY1793-02

- Single or multiple record write with automatic sector search
- Entire track write for initialization
- Programmable Controls Selectable track-to-track stepping time Selectable head settling and engage times Head position verification Side verification
- Double-buffered read and write data flow
- DMA or programmed data transfers
- TTL-compatible inputs and outputs
- Write precompensation (FM and MFM)
- Comprehensive Status Register
- DATA SHIFT REGISTER (DSR) As part of the Disk Interface Logic and Control, this 8-bit register assembles serial data from RAW READ input during READ operations, prior to transfer to the DR. During WRITE operations it accepts parallel data from the DR and serially transfers it to the Write Data output.
- CRC LOGIC This logic, part of Disk Interface Logic and Control, does the checking or the generating of the 16bit Cyclic Redundancy Check (CRC). The polynominal is: G(X) = X¹⁶ + X¹² + X⁵ + 1. The CRC logic checks all information, starting with the address mark, up to the CRC characters. The CRC register is preset to ones before data is shifted through the circuit.
- ARITHMETIC/LOGIC UNIT (ALU) A part of Disk Interface Logic and Control, the ALU does serial comparisons, increments, and decrements. It is used for register modification and comparisons with the ID field recorded on the disk.
- TIMING AND CONTROL All Processor and Floppy Disk interface controls are generated through this logic. The internal device timing is generated from an external clock.
- AM DETECTOR The Address Mark Detector, part of Disk Interface Logic and Control, detects ID, Data and Index Address Marks during read and write operations.

### **1.2 MPU Interface Pin Functions**

- MASTER RESET (MR) A low on this input resets the device and loads hex 03 into the command register. The Not Ready status bit (status bit 7) is reset during MR low. When MR is driven high, a Restore command is executed regardless of the state of the Ready signal, and hex 01 is loaded into the Sector Register.
- CHIP SELECT (CS) A low level on this input selects the FDC and enables processor communications with the FDC.
- DATA BUS LINES (DB0-DB7 on SY1791-02 and DB0-DB7 on SY1793-02) — Bi-directional data bus used for transfer of data between the system MPU and the FDC (negative-true for the SY1791-02, positive-true for the SY1793-02).

## SY1791-02/SY1793-02

• REGISTER ADDRESS LINES (A0-A1) — These inputs address the internal registers for access by the Data Bus lines under RE and WE control.

## **REGISTER ADDRESS CODES**

A1	A0	READ	WRITE		
0	0	STATUS	COMMAND .		
0	1	TRACK			
1	0	SECTOR			
1	1	DATA			

- READ ENABLE (RE) If CS is low, a low on this input enables the addressed internal register to output data onto the data bus.
- WRITE ENABLE (WE) If CS is low, then a low on this input gates data from the data bus into the addressed register.
- INTERRUPT REQUEST (INTRQ) This open drain output is set high at the completion or termination of any operation and is reset when a new command is loaded into the Command Register or when the Status Register is read. Use 10KΩ pull-up resistor to V_{CC}.
- DATA REQUEST (DRQ) DRQ is an open drain output. DRQ high during read operations indicates that the Data Register (DR) contains data. When high during write operations, DRQ indicates that the DR is empty and ready to be loaded. DRQ is reset by reading or loading the DR during read or write operations, respectively. Use 10K pull-up resistor to Vcc.
- CLOCK (CLK) This input requires a square wave clock for internal timing reference (2 MHz for 8-inch drives, 1 MHz for 5-inch drives).

#### 1.3 Floppy Disk Interface Pin Functions

- READ GATE (RG) A high on this output indicates that a field of zeroes (zeroes or ones) has been detected in FM (MFM) encoded information. This can be used to indicate to a data separator that a sync field has been found.
- WRITE DATA (WD) This output to the disk drive electronics supplies one pulse per required flux transition.
- READ CLOCK (RCLK) The RCLK input is a nominal square-wave clock signal derived from the data stream. Phasing (RCLK relative to RAW READ) is important, but polarity (RCLK high or low) is not.
- RAW READ (RAW READ) This is the data input to the FDC from the drive. This input must be a negative pulse for each recorded flux transition.
- HEAD LOAD (HLD) The HLD output notifies the drive to engage the Read/Write head against the medium.
- HEAD LOAD TIMING (HLT) The HLT input, which is generated by external logic, indicates that a sufficient time has elapsed for the head to have engaged.
- STEP The step output provides a pulse to the disk drive electronics to cause each incremental head movement.
- DIRECTION (DIRC) The DIRC output defines the direction of the step. It is high for stepping the head in towards track 76, and low for stepping the head out towards track 0.

- EARLY A high EARLY output indicates to external circuitry that the WD pulse should be shifted early for write precompensation.
- LATE A high LATE output indicates to external circuitry that the WD pulse should be shifted late for write precompensation.
- TRACK GREATER THAN 43 (TG43) This output informs the drive that the Read/Write head is positioned between tracks 44-255 inclusive. This output is valid during Read and Write commands.
- WRITE GATE (WG) The WG output is set high when writing to the disk if all the Write prerequisites have been met. WG is used to enable the drive's write circuitry.
- READY This input indicates disk readiness to perform any Read or Write command. READY must he high for a Read or Write command to be accepted. If READY is low and the FDC receives any such command, the command is not executed and an interrupt is generated if the Not-Ready status bit is set.
- WRITE FAULT (WF)/VFO ENABLE (VFOE) This pin is used as both an input and output. During Write operations after WG is high, this pin acts as an input to sense a negative transition indicating a Write Fault. If a Write Fault is detected, the Write command is terminated, the Write Fault status bit is set, and INTRQ goes high.

During Read operations,  $\overline{\text{WE/VFOE}}$  is an output used to synchronously control external RCLK circuitry.  $\overline{\text{VFOE}}$  will go true (low) when the following are all true:

- 1. HLD and HLT are true;
- 2. settling time, if programmed, has expired;
- 3. the SY1791-02/SY1793-02 is inspecting data from the disk.
- TRACK 00 (TROO) This input, when low, indicates to the FDC that the Read/Write head is positioned over track Ø.
- INDEX PULSE (IP) This input is generated by the drive electronics to indicate the start of a track.
- WRITE PROTECT (WPRT) This input is sampled whenever a Write command is received. A low terminates the command and sets the Write Protect status bit.
- DOUBLE DENSITY (DDEN) This input selects either single or double density operation. When DDEN is low, double density is selected. When DDEN is high, single density is selected.
- TEST (TEST) This input is used for testing purposes and should be tied to +5V, or left open, by the user unless interfacing to voice coil motors. When low, the motor stepping rate is increased (see Figure 3b).

## 2.0 FUNCTIONAL OPERATION

### 2.1 Single/Double Density Selection

The SY1791-02/SY1793-02 has two selectable data densities, determined by input DDEN.

#### 2.2 Clock Selection

In addition to DDEN, the CLK input determines overall circuit timings, and must be properly selected. A 1MHz CLK input is normally used for 5" mini-diskette drives and 2MHz for standard 8" drives.

## 2.3 DRQ Operation

The DRQ output indicates that a data transfer operation is required. For disk read operations, DRQ signifies that the Data Register needs to be read so that the next data byte can be received. For disk write operations, DRQ signifies that a data byte has been transmitted and another must be entered. DRQ may be used as a "handshake" control signal in a DMA based system.

### 2.4 DMA Sequences

In disk read operations, DRQ goes high when a serial data byte is assembled in the Data Register. DRQ is reset when the byte is read by the DMA controller (or system processor). If a newly assembled byte is transferred into the DR (from the DSR) before the DR has been read, then the overwritten byte in the DR is lost. Furthermore, the Lost Data status bit in the Status Register is set, to indicate this condition. Read operations continue until the end of sector is encountered.

Disk write operations are similar. DRQ is activated when the data byte is transferred from the Data Register to the Data Shift Register, indicating that the DR is ready to be loaded with another byte. It is cleared when the new byte is loaded by the DMA controller (or system processor). However, if the new byte is not loaded by the time the prior byte is shifted out, then a byte of all zeroes is written on the diskette and the Lost Data status bit in the Status Register is set.

### 2.5 Disk Read Operations

For disk read operations, the FDC requires RAW READ and RCLK inputs. RAW READ is a low going pulse for each flux transition. The FDC detects the rising and falling edges of RCLK and uses these edges to frame RAW READ data/ clock inputs. RCLK is provided by some drives, but if not it must be provided externally (phase-lock-loops, one-shots, counters, etc.) To assist in generating RCLK, the FDC has a RG (Read Gate) output, which may be used to acquire synchronization. Whenever two bytes of zeroes are detected in read operations (in single-density mode), RG is activated (high) and the FDC must find a valid AM (Address Mark) within the next 10 bytes. If the AM is not found, RG is deactivated (low) and the search for two bytes of zeroes is re-started. If the AM is found, RG remains active as long as the FDC is deriving data from the diskette. For double-density mode, RG is activated when 4 bytes of hex ØØ or hex FF are detected and the FDC must find the AM within 16 bytes.

### 2.6 Disk Write Operations

The fundamental signals in write operations are: WD (Write Data) output, WG (Write Gate) output, WPRT (Write Protect) input, and WF (Write Fault) input. When writing to the diskette, WG goes high enabling the disk drive write electronics. However, WG will <u>not</u> be activated until the first data byte has been loaded in the Data Register. This ensures that false writing will not occur. Writing is inhibited when WPRT is low. This sets the Write Protect status bit and an interrupt (INTRQ) is generated.

The WF input signifies a fault condition at the disk drive. When low, it causes the current command to terminate, sets the Write Fault bit in the Status Register, and generates the INTRQ interrupt.

## 2.7 Write Precompensation

EARLY and LATE are two additional signals which are generated by the SY1791-02/SY1793-02 during write operations. They are used for write precompensation functions. Both signals are active-high. The EARLY signal is active when the WD pulse is to be written early; the LATE signal is active when WD is to be written late. If neither signal is active, then WD is to be written at its normal time. EARLY and LATE are valid for both single and double density modes.

## 3.0 COMMAND WORDS

The FDC accepts eleven commands. Command words should be loaded in the Command Register only when the Busy status bit (status bit  $\emptyset$ ) is low. The sole exception is the Force Interrupt command. Whenever a command is being executed, the Busy status bit is set. When a command is completed, an interrupt is generated and the Busy status bit is reset. The Status Register indicates whether the completed command encountered an error or was fault free. For ease of discussion, commands are divided into four types. Commands and types are summarized in Figure 2.

					В	IT	÷.,		
TYPE	COMMAND	7	6	5	4	3	2	1	0
	RESTORE	0	0	0	0	h	V	r1	ro
1	SEEK	0	0	0	1	h	V	<b>r</b> 1	ro
1	STEP	0	0	1	ิ่น	h	v	r1	ro
	STEP IN	0	1	0.	u	h	v	r1	ro
	STEP OUT	0	1	1	u	h	v	<b>r</b> 1	ro
	READ SECTOR	1	0	0	m	S	Е	С	0
	WRITE SECTOR	1	0	1	m	S	Е	С	ao
	READ ADDRESS	1	1	0	0	0	E	.0	0
ш	READ TRACK	1	1	1	0	0	Е	0	0
1.1.1	WRITE TRACK	1	1	1	1	0	E	0	0
IV	FORCE INTERRUPT	1	1	0	1	l ₃	l2	I ₁	10

1 = HIGH LEVEL 0 = LOW LEVEL

#### Figure 2. Command Summary

#### 3.1 Type I Commands

The Type I commands are Restore, Seek, Step, Step-In, and Step-Out.

RESTORE — The RESTORE command is used to position the Read/Write head to track Ø of the diskette. Upon the receipt of this command, the TROO input is sampled. If TROO is low, indicating the Read/Write head is positioned over track Ø, the Track Register is loaded with zeroes and an interrupt is generated. If TROO is not low, step pulses at a rate specified by the r1r0 field are issued until the TROO input is asserted. At this time, the TR is loaded with zeroes and an interrupt is generated. If the TROO input does not go low after 255 stepping pulses, the FDC terminates operation, interrupts and sets the Seek Error status bit. A verification operation takes place if the V bit is set. The h bit allows the head to be loaded at the start of the command. Note that the Restore command is executed when MR goes from low (true) to high (false).

## 5

- SEEK This command assumes that the Track Register contains the track number of the current position of the Read/Write head and the Data Register contains the desired track number. The FDC will update the Track Register and issue stepping pulses until the contents of the Track Register are equal to the contents of the Data Register (the desired track location). A verification operation takes place if the V bit is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.
- STEP Upon receipt of this command, the FDC issues one stepping pulse to the disk drive. The stepping motor direction is the same as in the previous step command. After a delay determined by the r₁r₀ field, a verification takes place if the V bit is on. If the u bit is on, the TR is updated. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.
- STEP-IN Upon receipt of this command, the FDC sets DIRC high and issues one stepping pulse. If the u bit is on, the Track Register is incremented. After a delay determined by the  $r_1r_0$  field, a verification takes place if the V bit is on. The h bit allows the head to be loaded at the start of the command. An interrupt is generated at the completion of the command.
- STEP-OUT This command is identical to the Step-In command, except that DIRC is set low and the Track Register is decremented for each step pulse if the u bit is high.

## 3.1.1 Type I Command Option Bits

The operation of the option determining bits for Type I commands is summarized in Figures 3a and 3b.

The detailed descriptions of the Type I option bits follow.

- r₁r₀ (Step Rate) These bits select the rate at which step pulses are issued. Note that the stepping rates are independent of DDEN select. Both single and doubledensity modes step at the same rate.
- V(VERIFY) This bit is used to select track verification at the end of the stepping sequence. During verification, the head is loaded and after an internal 15*ms delay, the HLT input is sampled. Note: If TEST = 0, the internal delay to HLT sampling is  $< = 300 \mu s$ . When HLT is true, the first encountered ID field is read from the disk. The track address of the ID field is then compared to the Track Register. If there is a match and a valid ID CRC, the verification is complete, an interrupt is generated and the Busy status bit is reset. If there is not a match, but there is a valid ID CRC, an interrupt is generated, the Seek Error status bit (status bit 4) is set, and the Busy status bit is reset. If there is a match but not a valid CRC, the CRC Error status bit (status bit 3) is set, and the next encountered ID field is read from the disk for the verification operation. If an ID field with a valid CRC cannot be found after four revolutions of the disk, the FDC terminates the operation and generates an interrupt.
- h (Head Load) This bit determines if the head is to be loaded at the beginning of the command. If so, the HLD output goes high (active) and remains in this state until

## SY1791-02/SY1793-02





ſ				STEPPI	NG RATE
	TEST	r ₁	ro	CLK = 1MHz	CLK = 2MHz
	Н	0	0	6 ms	3 ms
ſ	н	0	-1	12 ms	6 ms
	Н	1	0	20 ms	10 ms
ſ	Н	1	1	30 ms	15 ms
ſ	L		-	~ 400µs	~200µs

#### Figure 3b. Stepping Motor Rates

the FDC receives a command to disengage the head. If the FDC is idle (not Busy) for 15 disk revolutions, then the head is automatically disengaged (HLD goes low). If track verification is selected (V = "1"), then the head loading is affected, as follows:

— h = 0, V = 1

HLD is activated <u>near the end</u> of the sequence, an internal 15* msec delay occurs, and the FDC waits for the HLT input to go active (high) before verifying track identification.

- h = 1, V = 1

HLD is activated <u>at the start</u> of the sequence. Then an internal 15^{*} msec delay occurs and the FDC waits for HLT to go active before verification.

 u (Update) — With Update selected ( u = "1"), the Track Register is updated at each step pulse. The update operation increments the Track Register for stepping in toward track 76 and decrements it for stepping out toward track 0.

*30 msec delay for 1 MHz CLK.

### 3.2.1 Type I Command Signals

Type I commands control the operation of the STEP and DIRC (Direction) output signals of the FDC.

- STEP A 2 μs (MFM) or 4 μs (FM) positive-true output pulse is generated at a rate determined by the r₁r₀ field of the command (see Figure 3b). Each step pulse moves the Read/Write head one track location in a direction controlled by the DIRC output.
- DIRC The DIRC output determines the direction of the track stepping. A high level indicates step direction IN towards track 76, a low level indicating direction OUT towards track Ø.

In addition, the Type I commands use the following signals:

- HLD (Head Load) This output is used to control movement of the Read/Write head against the recording medium. HLD is set at the beginning of a Type I command if h = "1", near the end of a Type I command if V = "1" and h = "0", or immediately when a TYPE II or TYPE III command is executed. Once HLD is set it remains high until a subsequent Type I command with h = "0" is loaded, or until the FDC goes into its non-busy state after 15 index pulses.
- HLT (Head Load Timing) The low to high transition of this input indicates that a sufficient time has elapsed for the drive's head to become engaged. It typically follows HLD going high, by a time delay which is dependent on the particular drive's characteristics. If not available from the drive electronics, this input must be generated by the user (typically by means of one-shot timers). Figure 4 illustrates an example of HLD and HLT timing.

The logical AND of HLD and HLT is status bit 5 for Type I commands, and it controls the operation of the disk read and write functions.



Figure 4. HLD/HLT Timing Example

### 3.2 Type II Commands

The Type II commands, Read Sector and Write Sector, permit actual data to be read from or written onto the diskette. Before the command is entered, it is necessary for the processor to have loaded the Sector Register with the number of the desired sector. Figure 5 is useful for understanding the operation of Type II commands.

#### 3.2.1 Type II Command Basic Operation Sequence

The basic operation of Type II commands is outlined as the following sequence:

- The ID field is located by the detection of the ID AM (ID Address Mark).
- The Track Number in the ID field is compared to the contents of the Track Register. If it does not match, then the ID AM search begins again.
- As a selectable option, the Side Number is checked for a match. If selected, a failure to match again causes the ID AM search to re-start.
- The Sector Number is compared to the contents of the Sector Register. If there is not a match, the ID AM search is again begun.
- The Sector Length field is entered into the FDC and stored internally for use in Read or Write operations.
   The value of the Sector Length byte is determined when the diskette is formatted (initialized) and must have one of the values in the table of Figure 6.
- The ID field CRC1 and CRC2 bytes are checked with internally generated CRC. If they match, then the command (Read or Write) is permitted; if not, the CRC Error status bit is set and the search for the ID AM is begun again.

If the Track Number, Side Number, Sector Number, and CRC all check properly within 4 disk revolutions (5 index pulses), then the command continues; otherwise the Record-Not-Found status bit is set and the command is terminated with an interrupt (INTRQ).

SECTOR LENGTH FIELD (hex)	NUMBER OF BYTES IN SECTOR
00	128
01	256
02	512
03	1024

#### Figure 6. Sector Length Field Codes



## SY1791-02/SY1793-02



Figure 7. Type II Command Option Bits

## 3.2.2 Type II Command Option Bits

Several bits in the Type II command words are used to select various options. Figure 7 summarizes the special control bits which are outlined, as follows:

- a₀ (Data AM) The a₀ bit is used to select which of two Data Address Mark bytes is to be stored in the Data AM field for Write Sector operations. A "1" in a₀ causes hex F8 to be stored, indicating that the data field is actually deleted data. A "0" in a₀ causes hex FB to be stored, indicating undeleted data.
- S (Side) The S bit is compared with the LSB of the Side Number (in the ID field), if the side number compare option has been enabled by the C bit.
- C (Compare) This bit enables the comparison of the Side Number (in the ID field) with the S bit of the Type II command.
- E (Delay) The E bit causes a 15 msec delay to be inserted between the time the HLD (Head Load) output is activated and the time the HLT (Head Load Timing) input is strobed and checked.
- m (multiple Records) This bit is used to select whether one sector (m = "0") or more than one sector (m = "1") is to be read or written. For single sector operation, the interrupt is generated and the command is terminated immediately after the sector operation is complete. Multiple sector operation, however, is somewhat different. After the first sector operation is complete, the FDC Sector Register is incremented and the sequence is re-started. In this way, the next sequential sector number is read or written. Likewise, after it is complete, the Sector Register is again updated and the sequence re-started. This continues until the Sector Register has incremented to a number higher than any sector on the current track. At this point, the sequence terminates.

## 3.2.3 Type II Command Operation

The specific operation of the Read Sector and Write Sector commands, once the ID field is properly encountered, is outlined below:

- READ SECTOR When the correct Track Number, Side Number (if selected), Sector Number, and CRC have been identified, the Data Field check commences. The Data AM must be found within 30 bytes for single-density (or 43 bytes for double-density) from the time the last CRC byte for the ID field was encountered. If not, the Record-Not-Found bit in the Status Register is set and the command is terminated. After the Data AM is found, the data bytes are entered through the internal Data Shift Register and transferred to the Data Register. Each byte transferred results in a DRQ. The Data Register must be unloaded (read) by the MPU or DMA controller before the next byte is fully received. If not, then the new byte is written over the previous byte in the Data Register, the previous byte is lost, and the Lost Data status bit is set. At the end of the Data Field, the CRC bytes are compared to the internal CRC generated by the FDC. If they do not match, the CRC Error status bit is set and the command is terminated, even if it is a multiplerecord command (m = "1"). At the end of the sequence, the Data AM encountered in the Data Field determines bit 5 of the Status Register. If the Data AM was hex FB (undeleted), then bit 5 is set to "0"; hex F8 (deleted data) causes bit 5 to be set to "1".
- WRITE SECTOR The Write Sector command operates in a fashion very similar to Read Sector. When the correct Track Number, Side Number (if selected), Sector Number, and CRC have been identified, a DRQ is generated, requesting the first data byte which is to be written on the diskette. The FDC then counts 11 bytes for single-density (or 22 bytes for doubledensity) to account for part of the gap between the ID

and DATA fields (Gap 2 in Figure 5). At this point, if the DRQ has been serviced and a data byte stored in the Data Register, the WG output goes true (high) and 6 bytes of zeroes for single-density (12 bytes for double-density) are written on the diskette. This accounts for the remainder of Gap 2. (If the DRQ had not been serviced, the Lost Data status bit would have been set and the command terminated). Following Gap 2, the Data AM is written. This byte is either hex FB (undeleted data) or hex F8 (deleted data) and is determined by the state of the an bit in the command byte, (see Figure 7). Finally, the data is written on the diskette, starting with the byte already loaded in the Data Register. As each byte is transferred from the Data Register to the Data Shift Register to be stored on the diskette, a DRQ is generated to the MPU or DMA control unit requesting the next data. If any DRQ is not serviced in time, the Lost Data status bit is set and a byte of zeroes is stored on the diskette, but the command is not terminated. After the last data byte is stored on the diskette, the two-byte CRC (generated in the FDC) is then stored on the diskette. Finally, after the CRC bytes, the FDC stores one more byte (hex FF), the WG output goes low (false), and the command is terminated.

### 3.3 Type III Commands

There are three Type III Commands:

- READ ADDRESS Read the next ID field (6 bytes) into the FDC.
- READ TRACK Read all bytes of the entire track, including gaps.
- WRITE TRACK Write all bytes to the entire track, including gaps.

## 3.3.1 Type III Command Option Bit

There is one option bit for Type III commands.

• E (DELAY) — This option bit acts the same for Type III commands as it does for Type II commands. See section 3.2.2 for further information.

## 3.3.2 Type III Command Operation

- READ ADDRESS When this command is issued, the head is loaded (HLD high) and the Busy status bit is set. The next ID field encountered on the diskette is then read a byte at a time, using DRQ initiated data transfers to the MPU or DMA controller. Six bytes are entered, comprising the entire ID field. They are: Track Number (1 byte); Side Number (1 byte); Sector Number (1 byte); Sector Length (1 byte); and CRC (2 bytes). Although the CRC bytes are passed unaltered, the FDC checks their validity and sets the CRC Error status bit accordingly. Part of the operation of this command causes the Track Number to be stored in the Sector Register of the FDC. The command ends with the generation of an interrupt (INTRQ) and the clearing of the Busy status bit.
- READ TRACK The initiation of this command causes the head to be loaded (HLD active) and the

## SY1791-02/SY1793-02

Busy status bit to be set. Reading of the track starts with the next encountered Index pulse and continues until the following Index Pulse. Each byte is assembled and transferred to the Data Register. As in any normal read operation, a DRQ output is generated with each byte, signalling to the MPU or DMA control unit that the byte is ready. CRC and Gap bytes are treated as any other byte. No CRC checking is performed. When all bytes are transferred, the Busy status bit is cleared, and INTRQ goes high.

WRITE TRACK — The start of this command causes the head to be loaded (HLD active) and the Busy status bit to be set. Data is written onto the track when the first Index pulse is encountered, and terminated at the subsequent Index Pulse. DRQ is activated immediately after the command is issued to permit adequate time for the first byte to be made available before the Index is found. If this time is not enough and the Index Pulse occurs before the Data Register is loaded, then the command is terminated. Once the data transfers begin, the DRQ is generated for each byte as needed. Any byte which is not transferred into the FDC in time causes a byte of all zeroes to be stored on the diskette instead. Address Marks and CRC bytes are generated by the FDC in response to format control bytes supplied by the system MPU or DMA control unit. When all bytes are transferred, the command is terminated, the Busy status bit is cleared, and INTRQ is set high.

#### 3.4 Type IV Command

Force Interrupt is the only Type IV command. This command permits the MPU to terminate (abort) any command in progress. Figure 8 tabulates the Type IV command option bits.

The four bits, Io-I₃, are used to select the condition of the interrupt occurrence. Regardless of which bit is set, any command currently being executed is immediately terminated and the Busy status bit is cleared, indicating "Not Busy". Then, when the condition is met, INTRO goes high, causing the required interrupt.

If Io-I₃ are all "O", no interrupt occurs, but any currently executing command is immediately terminated. If more than one condition is selected, then the interrupt occurs when any of the conditions is met.

To clear the interrupt, it is necessary to read the Status Register or to write the Command Register. An exception, however, is for  $I_3 = 1$  (Immediate Interrupt). For this case, the interrupt is cleared with another Force Interrupt command with Io-I₃ all O.

## 3.5 Status Register

The Status Register permits the MPU to monitor a variety of conditions in the FDC. For each command, the individual status bits have their own meaning. When a command is initiated (except for the Force Interrupt command), the Busy status bit is set and the others are cleared or updated. If the Force Interrupt command is entered when another command is in progress, the Busy status bit is cleared, but the others remain unaffected. However, if the Force Interrupt command is initiated

## SY1791-02/SY1793-02





COMMAND				STATU	S BIT			
COMMAND	7	6	5	4	3	2	1	0
ALL TYPE I	Not Ready	Write Protect	Head Loaded	Seek Error	CRC Error	Track 0	Index	Busy
READ SECTOR	Not Ready	0	Record Type	Rec not Found	CRC Error	Lost Data	DRQ	Busy
WRITE SECTOR	Not Ready	Write Protect	Write Fault	Rec not Found	CRC Error	Lost Data	DRQ	Busy
READ ADDRESS	Not Ready	0	0	Rec not Found	CRC Error	Lost Data	DRQ	Busy
READ TRACK	Not Ready	0	0	0	0	Lost Data	DRQ	Busy
WRITE TRACK	Not Ready	Write Protect	Write Fault	0	0	Lost Data	DRQ	Busy

Figure 9. Status Register Summary

when there is not another command in progress, the other status bits are cleared or updated and represent the Type I Command status. Figure 9 illustrates the meaning of the status bits for each command.

Detailed descriptions of each status bit function follow:

- NOT READY ۰
  - 0 = Drive is Ready
  - 1 = Drive is Not Ready
- WRITE PROTECT
  - $O = \overline{WPRT}$  input is high (unprotected)
  - $1 = \overline{WPRT}$  input is low (protected)
- HEAD LOADED
  - 0 = Head is not currently loaded
  - 1 = Head is loaded and engaged (both HLD and HLT are active)
- SEEK ERROR
  - 0 = Desired track was found. Updating clears this bit 1 = Desired track was not found
- TRACK 0
  - $0 = \overline{TR00}$  input is high
  - 1 = TROO input is low (Read/Write head is on Track Ø)
- INDEX
  - $0 = \overline{IP}$  input is high (no index mark)
  - $1 = \overline{IP}$  input is low (index mark)

- BUSY
  - 0 = Not Busy
- 1 = Busy (Command sequence in progress)
- BECORD TYPE
  - 0 = Non-deleted data mark
  - 1 = Deleted data mark
- WRITE FAULT 0 = No write fault
- RECORD NOT FOUND
  - 0 = Desired track and sector properly found. Updating clears this bit
  - 1 = Desired track and sector not found
- CRC ERROR
  - 0 = No CRC error. Updating clears this bit
  - 1 = CRC check error encountered
- LOST DATA 0 = No data lost. Updating clears this bit
  - 1 = MPU did not respond to DRQ. Data was lost
- DATA REQUEST (DRQ) 0 = DRQ not in progress. Updating clears this bit.
  - 1 = DRQ currently in progress
- 3-31

1 = Write fault has occurred





## **4.0 DISK FORMATTING**

Disk formatting (initialization) is accomplished by the Write Track command. Each byte for the entire track must be provided for proper formatting. This includes gap as well as data bytes.

The sequence required to format a diskette begins with positioning the Read/Write head at the desired track. Once this has been done, it is necessary to perform a Write Track command to store all the information on a track. The Write Track command uses DRQ to request each byte from the system MPU, starting with the byte at the beginning of the physical Index Pulse and ending with the last gap bytes at the end of the track. Figure 10 illustrates the IBM standard for track formatting.

Normally, each data byte stored on the diskette must be generated by the system MPU and passed into the FDC Data Register. However, there are exceptions to this rule. If a data byte of hex F5 through FE is entered into the Data Register, then the FDC recognizes this as Data AM with missing clocks or CRC generation code. Consequently, F5 through FE must not be used in gaps, data fields, or ID fields, as this will disrupt normal operation of the FDC during formatting.

the state of the second second second

and the stand of the second and the second secon

## 4.1 IBM 3740 Format

This single-density (FM) format utilizes 128 bytes/ sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown in Figure 11.

## 4.2 IBM System 34 Format

This double-density (MFM) format utilizes 256 bytes/ sector. The bytes to be generated by the system MPU for use in the execution of the Write Track command are shown in Figure 12.

## 4.3 Non-IBM Formats

Unique (non-IBM) formats are permissible providing the following restrictions are understood.

- 0 Sector length may only be 128, 256, 512, or 1024 bytes.
- Gap sizes must conform to Figure 13. ٠

	DATA BYTE (hex)	NO. OF BYTES	COMMENTS
	FF	40	_ Gap 5
			(Post Index)
	00	6]	
	FC	1	Index AM
	FF	26	– Gap 1
ſ	00	6	
	FE	1	ID AM
	xx	1	Track Number (00-4A)
	οx	1	Side Number (00 or 01)
	хх	1	Sector Number (01-1A)
	00	1	Sector Length (128 bytes)
ONE SECTOR	F7	1	Causes 2-Byte CRC to be Written
	FF	11]	– Gap 2 (ID Gap)
	00	6	
	FB	1	Data AM
	E5	128	Data Field
	F7	1	Causes 2-Byte CRC to be Written
	FF	27	Part of Gap 3
L		(2)	(Data Gap)
	FF	247	Gap 4 (Pre Index)

NOTES: 1. THIS PATTERN MUST BE WRITTEN 26 TIMES PER TRACK. 2. CONTINUE WRITING HEX FF UNTIL FDC COMPLETES SEQUENCE AND GENERATES INTRO INTERRUPT

## SY1791-02/SY1793-02



Gap I	To bytes FF	16 bytes 4E	L 2 .
Gap 2	11 bytes FF	22 bytes 4F	
	6 bytes 00	12 bytes 00	1
		3 bytes A1	
Gap 3	10 bytes FF	16 bytes 4E	
	4 bytes 00	8 bytes 00	2
		3 bytes A1	
Gap 4	16 bytes FF	16 bytes 4E	2
NOTI		ES COUNTS ARE EX	

EXCEPT FOR 3 BYTES A1, WHICH IS EXACT.

Figure 13. Gap Size Limitations

## **5.0 ELECTRICAL SPECIFICATIONS**

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Allowable Range
Supply Voltage	V _{CC}	-0.3V to +7.0V
Input/Output Voltage	VIN	-0.3V to +7.0V
Operating Temp.	T _{OP}	0°C to 70°C
Storage Temp.	T _{STG}	-55°C to 150°C

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. CHARACTERISTICS** ( $V_{CC} = 5V \pm 5\%$ , $T_A = 0-70^{\circ}C$ )

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT
Input High Voltage	VIH	2.6	-	Ň
Input Low Voltage	VIL	. – .	0.8	V
Input Leakage Current, $V_{IN} = 0V$ to $V_{CC}$	IIL .		±10	μA
Output High Voltage, $I_{LOAD} = -100 \ \mu A$	V _{OH}	2.8	-	V
Output Low Voltage, I _{LOAD} = 1.6 mA	V _{OL}	<u> </u>	0.45	V
Output Leakage Current, $V_{OUT} = V_{CC}$	IOL		10	μΑ
Power Dissipation ( $V_{CC} = 5.25V$ )	PD		525	mW
Input Capacitance	CIN	-	15	pF



## MPU READ CYCLE TIMING





MPU WRITE CYCLE TIMING

## MPU READ CYCLE REQUIREMENTS (V_{CC} = 5V $\pm$ 5%, T_A = 0 – 70°C)

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT	NOTE
Address and $\overline{\text{CS}}$ Setup Time	T _{SET}	50	-	ns	
RE Pulse Width	T _{RE}	400	-	ns	
Address and $\overline{CS}$ Hold Time	T _{HLD}	10	-	ns	
Data Access Time	T _{DACC}	-	300	ns	$C_L = 50 pF$
Data Hold Time	Т _{DOH}	50	150	ns	$C_L = 50 pF$
DRQ Reset Delay	T _{DRR}	_	500	ns	
INTRO Reset Delay	T _{IRR}	-	3000	ns	1

1. Timing shown is for 2MHz CLK frequency. For 1 MHz, this parameter is doubled.

## MPU WRITE CYCLE CHARACTERISTICS (V $_{CC}$ = 5V $\pm$ 5%, T $_{A}$ = 0 – 70°C)

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT	NOTE
Address and $\overline{\text{CS}}$ Setup Time	T _{SET}	50	-	ns	
WE Pulse Width	T _{WE}	350	-	ns	
Address and $\overline{\text{CS}}$ Hold Time	T _{HLD}	10	_	ns	
Data Setup Time	T _{DS}	250	-	ns	
Data Hold Time	Т _{DH}	20	-	ns	
DRQ Reset Delay	T _{DRR}	-	500	ns	
INTRO Rest Delay	T _{IRR}	-	3000	ns	1

1. Timing shown is for 2MHz CLK frequency. For 1MHz, this parameter is doubled.

## SY1791-02/SY1793-02

## SYSTEM CLOCK REFERENCE

5



## INDEX PULSE INPUT



WRITE FAULT INPUT



## MASTER RESET INPUT



## MISCELLANEOUS TIMINGS (V_{CC} = 5V $\pm$ 5%, T_A = 0 – 70°C)

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT	NOTE
Clock Low Time	T _{CD1}	230	20000	ns	2
Clock High Time	T _{CD2}	200	20000	ns	2
DIRC Setup Time	T _{DIR}	12		μs	2
STEP Pulse Width	T _{STP}	2, 4 or 8	<u> </u>	μs	1
Index Pulse Width	T _{IP}	10	_ ·	μs	2
Write Fault Pulse Width	TWF	10		μs	2
Master Reset Pulse Width	T _{MR}	50	·	μs	2

-- ---

1. Depends upon FM/MFM mode and CLK frequency. See timing figure below.

2. Timing shown is for 2 MHz clock: Minimum time doubles for 1 MHz clock.

## STEP AND DIRECTION MOTOR CONTROL TIMING



T _{STP} PULSE WIDTH									
CLK	MO	DE							
FREQ.	MFM FM								
1MHz	<b>4</b> μs	8μs							
2MHz	2μs	<b>4</b> μs							

/

## INPUT DATA TIMING CHARACTERISTICS

5



SYMBOL	DESCRIPTION	COMMENTS						
т _с	T _C , RCLK's period, must be greater than 1.5 $\mu$ sec.		CLK FREQ.	MODE			K TIMES	UNIT
T _A T _B	T _A and T _B must each be greater than 800 nsec.		1MHz	MFM FM	2 4	2 4	4	μs μs
			2MHz	MFM FM	1 2	1	2 4	μs μs
T _{PW}	RAW READ Pulse Width. Normally is 100-300 ns. May be any width providing it is entirely within RCLK stable time. If it extends beyond RCLK transition, then it must be constrained by the values in the table.		CLK FREQ. 1MHz 2MHz	MO MFM ≤ 600ns ≤ 300ns	DE FM ≤ 1200 ≤ 6000	)ns	- - -	•
T _{BC}	RAW READ Pulse Period 1.6 μs min. at 2 MHz 3.2 μs min. at 1 MHz		CLK FREQ. 1MHz 2MHz	4, 6	MO FM or 8μs or 4μs	DE FM 4 or 8μ 2 or 4μ		
Т ₁ , Т ₂	$T_1$ and $T_2$ must each be greater than 40 ns.						-	

3-37

## DISKETTE DATA TIMING CHARACTERISTICS



5





CLK FREQ.	MODE	T _{DR} nom.	T _{RD} max.	T _{DW} nom.	T _{WD} max.	UNIT
1MHz	MFM	32	27.0	32	23.0	μs
INTIZ	FM	64	55.0	64	47.0	μs
20411-	MFM	16	13.5	16	11.5	μs
2MHz	FM	32	27.5	32	23.5	μs

## WRITE DATA TIMING



## WRITE GATE TIMING

-----

WRITE ENABLE TIMING



	CLK FREQ	MODE	T, min.	wp max.	T _s min.	T _h min.	T _{Wg} nom.	T _{wf} nom.	UNIT
	1 MHz	MFM	300	500	250	250	2000	2000	nsec
		FM	900	1100	-	-	4000	4000	nsec
-	2 MHz	MFM	150	250	125	125	1000	1000	nsec
		FM	450	550			2000	2000	nsec

MICRO-



## Enhanced Programmable Communications SYNERTEK Interface

# MICROPROCESSOR **PRODUCTS**

PRELIMINARY

SY2661

## SYNCHRONOUS OPERATION

- 5 to 8-bit characters plus parity
- · Single or double SYN operation
- Internal or external character synchronization
- Transparent or non-transparent mode
- Transparent mode DLE stuffing (Tx) and detection (Rx) .
- . Automatic SYN or DLE-SYN insertion
- SYN, DLE and DLE-SYN stripping .
- . Odd, even, or no parity
- Local or remote maintenance loop back mode
- Baud rate: dc to 1M bps (1X clock) .

### ASYNCHRONOUS OPERATION

- 5 to 8-bit characters plus parity
- . 1, 11/2 or 2 stop bits transmitted
- Odd, even, or no parity •
- . Parity, overrun and framing error detection
- Line break detection and generation
- ۰ False start bit detection

- Automatic serial echo mode (echoplex)
- Local or remote maintenance loop back mode
- dc to 62.5K bps (16X clock)
- dc to 15.625K bps (64X clock)

- Internal or external baud rate clock
- 3 baud rate sets (2661-1, -2, -3)
- 16 internal rates for each set
- Double buffered transmitter and receiver
- Dynamic character length switching ۰
- Full or half duplex operation •
- TTL compatible inputs and outputs
- RxC and TxC pins are short circuit protected
- 3 open drain MOS outputs can be wire-ORed •
- Single 5V power supply •
- No system clock required
- 28-pin dual-in-line package



Figure 1. Block Diagram

## Ceramic

X = 1.2 or 3 (See Table 1)

3-39

Baud rate: dc to 1M bps (1X clock)

#### **OTHER FEATURES**

## Table 1 Baud Rate Generator Characteristics

2661-1	(BRCLK =	4.9152 MHz)	

. [	11	MF	۲2			Actual Frequency		
· [	3	2	1	0	Baud Rate	16X Clock (KHz)	Percent Error	Divisor
- [	0	0	0	0	50	0.8	— ·	6144
	0	0	0	1	75	1.2	<u> </u>	4096
	0	0	1	0	110	1.7598	-0.01	2793
	0	0	1	1	134.5	2.152	—	2284
- 1	0	1	0	0	150	2.4		2048
5.0	0	1	0	1	200	3.2	— , , , · ·	1536
	0	1	1	0	300	4.8	_	1024
	0	1	1	1	600	9.6		512
	1	0	0	0	1050	16.8329	0.196	292
	1	0	0	1	1200	19.2		256
.	1	0	1	0	1800	28.7438	-0.19	171
	1	0	1	1	2000	31.9168	-0.26	154
	1	1	0	0	2400	38.4	—	128
	1	1	0	1	4800	76.8	—	64
	1	1	1	0	9600	153.6	-	32
	1	1	1	1	19200	307.2	_	16

and the second s

## 2661-2 (BRCLK = 4.9152 MHz)

MR 2					Actual Frequency		1
3	2	1	0	Baud Rate	16X Clock (KHz)	Percent Error	Divisor
0	0	0	0	45.5	0.7279	0.005	6752
0	0	0	1	50	0.8		6144
0	0	1	0	75	1.2	·	4096
0	0	1	1	110	1.7598	-0.01	2793
0	1	0	0	134.5	2.152	_	2284
0	1	0	1	150	2.4	N N	2048
0	-1	1	0	300	4.8	_	1024
0	1	1	1	600	9.6	) - , , <u>-</u> , , , , ,	512
1	0	0	0	1200	19.2		256
- 1	0	0	1	1800	28.7438	-0.19	171
1	0	1	0	2000	31.9168	-0.26	154
1	0	1	1	2400	38.4		128
1	1	0	0	4800	76.8	·	64
1	1	0	1	9600	153.6	the second <del>sec</del>	32
1	1	1	0 ·	19200	307.2	· · · ·	16
1	1	1	1	38400	614.4	·	8

## 2661-3 (BRCLK = 5.0688 MHz)

. . . .

	MF	12		and the second	Actual Frequency		
3	2	1	0	Baud Rate	16X Clock (KHz)	Percent Error	Divisor
0	0	0	0	50	0.8		6336
0	0.0	0	1	75	1.2		4224
0	0	1	0	110	1.76	<u> </u>	2880
0	0	1	1	134.5	2.1523	0.016	2355
0	. 1	0	0	150	2.4		2112
0	1	0	~ 1 ·	300	4.8	_	1056
0	1	1	0	600	9.6	an in <del>-</del> in the	528
0	1.	1	1	1200	19.2	-	264
1	0	.Ó	0	1800	28.8		[~] 176
1	0	0	1	2000	32.081	0.253	158
1	0	1	0	2400	38.4		132
1	0	1	1	3600	57.6		88
1	1	0	0	4800	76.8	1	66
1	1	0	1	7200	115.2		44
1	1	1	0	9600	153.6		33
1	1	1	1	19200	316.8	3.125	16

Note: 16X CLK is used in asynchronous mode. In synchronous mode, clock multiplier is 1X and BRG can be used only for TxC.

## SIGNAL DESCRIPTIONS

#### **RESET** (Reset)

A high on this input performs a master reset on the SY2661. This signal asynchronously terminates any device activity and clears the mode, command and status registers. The device assumes the idle state and remains there until initialized with the appropriate control words.

## A₀, A₁ (Address 0, 1)

Address lines used to select the internal registers.

### R/W (Read/Write)

The direction of data transfers between the EPCI and the CPU is controlled by the  $\overline{R}/W$  input. When  $\overline{CE}$  and  $\overline{R}/W$  are both low the contents of the selected registers will be transferred to the data bus. With  $\overline{CE}$  low and  $\overline{R}/W$  high a write to the selected register is performed.

### CE (Chip Enable)

When low, the selected register will be accessed. When high the  $D_0$ - $D_7$  lines will be placed in the high impedance state.

### DB₀-DB₇ (Data Bus)

An 8-bit three-state positive true data bus used to transfer commands, data and status between the EPCI and the CPU.

### TxRDY (Transmitter Ready)

This output is the complement of status register bit SR0. When low, it indicates that the transmit data holding register (TxHR) is ready to accept a data character from the CPU. It goes high when the data character is loaded. This output is valid only when the transmitter is enabled. It is an open drain output which can be "wire-ORed" to the CPU interrupt.

#### **RxRDY** (Receiver Ready)

This output is the complement of status register bit SR1. When low, it indicates that the receive data holding register (RxHR) has a character ready for input to the CPU. It goes high when the RxHR is read by the CPU and also when the receiver is disabled. It is an open drain output which can be "wire-ORed" to the CPU interrupt line.

#### TxEMT/DSCHG

This output is the complement of status register bit SR2. When low, it indicates that the transmitter has completed serialization of the last character loaded by the CPU, or that a change of state of the DSR or DCD inputs has occurred. This output goes high when the status register is read by the CPU if the TxEMT condition does not exist. Otherwise, the TxHR must be loaded by the CPU for this line to go high. It is an open drain output which can be "wire OR-ed" to the CPU interrupt line.

## TRANSMITTER/RECEIVER SIGNALS

### BRCLK (Baud Rate Clock)

Clock input to the internal baud rate generator. This is not required when external receiver and transmitter clocks are used.

RxC/BKDET (Receiver Clock, Break Detect)

When the EPCI is programmed for External Receiver Clock, this pin will act as an input and control the rate at which a character is received. The frequency is programmed in Mode Register 1 and may be 1X, 16X or 64X the baud rate. Data are sampled on the rising edge. If internal Receiver Clock is programmed this pin will provide an output, either a 1X/16X clock or Break Detect signal determined by programming Mode Register 2.

## TxC/XSYNC (Transmitter Clock/External SYNC)

When the EPCI is programmed for External Transmitter clock, this pin will act as an input and control the rate at which the character is transmitted. The frequency is programmed in Mode Register 1 and may be 1X, 16X or 64X the baud rate. Data changes on the falling edge of this clock. If the UPCI is programmed for Internal Transmitter clock, this pin can be either an output providing a 1X/16X clock or an input for External Synchronization determined by Mode Register 2 programming.

### RxD (Receive Data)

RxD is the serial data input to the receiver.

#### TxD (Transmit Data)

TxD is the serial data output from the transmitter. When the transmitter is disabled the output will be in the high, "Mark", state.

## DSR (Data Set Ready)

 $\overline{\text{DSR}}$  is an input that can be used to indicate to the UPCI Data Set Ready or Ring Indicator. Its complement appears in the Status Register as bit SR7. A change of state on  $\overline{\text{DSR}}$  will cause  $\overline{\text{TxEMT}}/\overline{\text{DSCHG}}$  to go low if either CR0 or CR2 = 1.

## DCD (Data Carrier Detect)

The DCD input must be low for the receiver to operate. If DCD goes high while receiving, the RxC is internally inhibited. The complement of DCD appears in the Status Register as bit SR6. A change of state in DCD will cause TxEMT/DSCHG to go low if either CR0 or CR2 = 1.

### CTS (Clear To Send)

The CTS input must be low for the transmitter to operate. If CTS goes high while transmitting, the character currently in the Transmit Shift Register will be transmitted before termination TxD will then go to the high level (Mark).

## DTR (Data Terminal Ready)

The DTR output is the complement of CR1. It is normally used to indicate Data Terminal Ready.

### RTS (Request To Send)

The RTS output is the complement of CR5. If the Transmit Shift Register is not empty when CR5 is reset, RTS will not go high until one TxC after the last serial bit is transmitted.

## FUNCTIONAL DESCRIPTION

The internal organization of the EPCI consists of six major blocks, (see Fig. 1). These are the Transmitter, Receiver, Clock Control, Operation Control, Modem Control and SYN-/DLE Control. These blocks internally communicate over common data and control buses. The data bus is also linked to the CPU via a bi-directional three-state interface.

Briefly, these blocks perform the following functions:

### Transmitter

The Transmitter receives parallel data from the CPU and converts it to a serial bit stream, inserting Start, Stop, and Parity bits, as selected by the user, and outputs a composite serial data stream.

## Receiver

The Receiver accepts serial data from the sending device, converts it to a parallel format checking for appropriate Start, Stop and Parity bits and Control Characters, as selected by the user, and sends the assembled character to the CPU.

## **Timing Control**

The Timing Control block contains a programmable Baud Rate Generator (BRG) which is able to accept external Transmit (TxC) or Receive ( $\overline{RxC}$ ) clocks or to divide external clock (BRCLK) for controlling data transfers. The BRCLK input allows the user to program one of 16 commonly used baud rates.

## **Operating Control**

The Operation Control block contains four registers; Mode Registers 1 and 2, (MR1, MR2) the Command Register (CR) and Status Register (SR). These registers are used to store configuration and operation commands from the CPU. They generate the necessary internal control signals for proper device operation, and maintain status information for the CPU.

## Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

## SYN/DLE Control

This section contains control circuitry and three 8-bit registers storing the SYN1, SYN2, and DLE character provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

## OPERATION

The EPCI's operation is determined by programming the Mode and Command Registers. Baud rate, asynchronous or synchronous communication, and SYN characters are determined before enabling the transmitter or receiver.

## **Asynchronous Receiver Operation**

After the Mode Registers are configured the receiver is enabled when the RxEN bit in the Command Register (CR2) is set to a 1 and DCD is low. The EPCI then monitors the RxD input waiting for a high to low transition. If a transition is detected, the RxD input is again sampled one-half bit time later. If RxD is now high, a search for a valid start bit is begun again. If RxD is still low a valid start bit is assumed and the receiver continues to sample the RxD input at one bit time intervals until the correct number of data bits, parity bit and one stop bit have been assembled. The character is then transferred to the Receive Data Holding Register (RxHR); RxRDY in the status Register is set (SR1); the RxRDY output goes low. If the character length is less than 8 bits, the high order unused bits in the holding register are set to zero. The parity error, framing error, and overrun error status bits are strobed into the status register on the positive going edge of RxC corresponding to the received character boundry. See Figure 6 and 8.

If the stop bit is present, the receiver will immediately begin its search for the next start bit. If the stop bit is absent (framing error), the receiver will interpret a space bit if it persists into the next bit time interval. If a break condition is detected (RxD is low for the entire character as well as the stop bit), only one character consisting of all zeros (with the FE status bit set) will be transferred to the holding register. The RxD input must return to a high condition before a search for the next start bit begins. See Figure 9.

Pin 25 can be programmed as a Break Detect (BKDET) output by setting both bits 4 and 7 of Mode Register 2 (MR2). When these bits are set and a break is detected, the BKDET output will go high. If RxD returns high for at least one RxD time, BKDET will return low.

## Synchronous Receiver Operation

When the EPCI is programmed for synchronous operation the receiver will remain idle until the receiver enable bit (CR2) is set. At this time the EPCI enters the hunt mode. Data are shifted into the receive data shift register (RxSR) one bit at a time. The contents of RxSR are then compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two registers match, the hunt mode is terminated and character assembly mode begins. If single SYN operation is programmed, the SYN DETECT status bit is set. If double SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set. Otherwise the EPCI returns to the hunt mode. (Note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization). See Figure 6.

When synchronization has been achieved, the EPCI continues to assemble characters and transfer them to the holding register, setting the RxRDY status bit and asserting the RxRDY output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriate SYN sequence sets the SYN DETECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the holding register. Note: the SYN characters used to establish initial synchronization are not transferred to the holding register in any case.

By setting MR24 (MR2 bit 4) and MR27 = 1 pin 9 (RxC/XSYNC) will be programmed as an external jam synchronization input. When XSYNC is selected internal SYN1, SYN1-SYN2 and DLE-SYN1 detection is disabled. Each positive going signal on XSYNC will cause the receiver to establish synchronization on the rising edge of the next RxC pulse. Character assembly will start with the RxD input at this edge. XSYNC must be lowered prior to the next rising edge of RxC. This external synchronization will cause the SYN DETECT status bit to be set until the status register is read. Refer to XSYNC timing diagram.

## ASYNCHRONOUS TRANSMITTER OPERATION

When the EPCI is programmed to transmit the transmitter will remain idle until CTS is low and the TxEN bit (CRO) is set. The EPCI will respond by setting status register (SR) bit 0 and asserting the TxRDY output. When the CPU writes a character into the transmit data holding register (TxHR), SRO is reset and TxRDY returns high. The character is then transferred to the transmits shift register (TxSR) when it is idle or has completed transmission of the previous character. SRO is again set, and TxRDY goes low. See Figure 7.

3-42

In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the data bits, a new character is not available in the transmit holding register, the TxD output remains in the marking (high) condition and the TxEMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the holding register. The transmitter can be forced to output a continuous low (BREAK) condition by setting CR3.

## SYNCHRONOUS TRANSMITTER OPERATION

When the EPCI is initially programmed for synchronous transmission it will remain in the idle state (RxD high) until TxEN is set. At this point TxD remains high, TxRDY will go low and both will stay in this state until the first character (usually a SYN character) is written into the TxHR. This starts transmission, with TxRDY going low each time a character is shifted from the TxHR to the TxSR. If TxRDY is not serviced before the previous character is shifted out of the TxSR, the TxEMT output will go low and the EPCI will automatically fill the pending gap with SYN1, SYN1, SYN2 doublets, or DLE-SYN1 doublets, depending on the state of MR6 and MR17. Transmission will be continuous until TxEN is reset to 0. See Figure 7.

If the send DLE bit (CR3) is set, the DLE character is automatically transmitted prior to the transmission of any character stored in the TxHR. Since this is a one time command, CR3 does not have to be reset.

## **EPCI PROGRAMMING**

Before data communications can be started the EPCI must be programmed by writing to its mode and command registers. Additionally, if synchronous communication has been selected the appropriate SYN1, SYN2 and DLE registers must be loaded. Reference the Register Addressing Table and Initialization Flow Chart for address requirements and programming procedure.

The Register Addressing table shows MR1 and MR2 at the same address. The EPCI has an internal pointer that initially directs the first read or write to MR1, then on the next access at that same address the pointer directs the operation to MR2. A similar sequence occurs for the SYN and DLE registers; first SYN1 then SYN2 then DLE. If more than the required number of accesses are made the internal pointer resets to the first register. The pointer is also reset to MR1 and SYN1 by a RESET input or a read of the Command Register, but unaffected by any other read or write operation.

## **REGISTER FORMATS**

The register formats are summarized in Figures 2 through 5. MR1 and MR2 define the general operating characteristics. The Command Register controls the basic operation defined by MR1 and MR2. The Status Register indicates the EPCI operating status and the condition of external inputs. These registers are cleared by a RESET input (SR6 and SR7 excepted).

## MODE REGISTER 1 (MR1)

MR11 and MR10 select the communication mode and baud rate multiplier. Note: the multiplier in asynchronous mode applies only if the external input option is selected by MR24 and MR25.

MR13 and MR12 select Character length. Character length does not include the parity bit, when selected, and does not include the start and stop bits in asynchronous operation.

MR14, when set, selects parity. A parity bit will be transmitted with each character, and a parity check will be performed on each character received.

MR15 selects either odd or even parity.

In the asynchronous mode MR16 and MR17 select the number of stop bits; 1, 1.5 or 2. If 1X baud rate is programmed 1.5 stop bits defaults to 1 on transmit.

In the synchronous mode MR17 controls the number of SYN characters used to establish synchronization, and the number of fill characters to be transmitted when TxRDY and TxEMT are 0.

MR16 controls selection of the transparent mode. When MR16 is set (transparent selected) DLE-SYN1 is used for character fill and SYN detect (SR 5), but the normal synchronization sequence is used to establish character sync. When transmitting in the synchronous transparent mode, a DLE character in the TxHR will cause a second DLE character to be transmitted. Note: if the send DLE command (CR3) is active when a DLE character is in the TxHR only one additional DLE will be transmitted.

The bits in the mode register affecting character assembly and disassembly (MR12-MR16) can be changed dynamically (during active receive/transmit operation). The character mode register affects both the transmitter and receiver; therefore in synchronous mode, changes should be made only in half duplex mode (RxEN = 1 or TxEN = 1, but not both simultaneously = 1). In asynchronous mode, character changes should be made when RxEN and TxEN = 0 or when TxEN = 1 and the transmitter is marking in half duplex mode (RxEN = 0).

To effect assembly/disassembly of the next received/transmitted character, MR12-15 must be changed within n bit times of the active going state of  $\overline{RxRDY}/\overline{TxRDY}$ . Transparent and non-transparent mode changes (MR16) must occur within n-1 bit times of the character to be affected when the receiver or transmitter is active. (n = smaller of the new and old character lengths.)

## MODE REGISTER 2 (MR2)

MR20 through MR23 select the internal Baud Rate Generator (BRG). There are sixteen selectable rates for each version as outlined in Table 1.

MR24 through MR27 define the receive and transmit clock source and the function of pins 9 and 25. Reference Figure 3.

ĊE	A ₁	A ₀	<b>R</b> ∕W	Function
1	х	Х	Х	Three-state Data Bus
0	0	0	0	Read Receive Holding Register (RxHR)
0	0	0	1	Write Transmit Holding Register (TxHR)
0	0	1	0.01	Read Status Register (SR)
0	0	1	1	Write SYN1/SYN2/DLE Registers
0	1	0	0	Read Mode Registers (MR1, MR1/MR2)
0	1	0	1	Write Mode Registers (MR1, MR1/MR2)
0	1	1	0	Read Command Register
0	1	1	1	Write Command Register

Table 2 SY2661 Register Addressing

**EPCI Initialization Flow Chart** 







	1								
ſ	7	6	5	4	3 2	1	0		
Ī					L				
						L	SEE	BAUD RA	TE TABLES
ſ	7	6	5	4	TxC	RxC	PIN9	PIN25	MODE
ł	<u> </u>	Ļ.			1.0	1120	11113	111425	MODE
	0	0	0	0	E	E	TxC	RxC	SYNC/ASYNC
	0	0	0	1	È E	- I	TxC	1 x	SYNC/ASYNC
	0	0	1	0		E	1x	RxC	SYNC/ASYNC
	0	0	1	1		1	1x	1x	SYNC/ASYNC
1	0	1	0	0	E	E	TxC	RxC	SYNC/ASYNC
	0	1	0	1	E	1	TxC	16x	SYNC/ASYNC
	0	1	1	0	1	E	16x	RxC	SYNC/ASYNC
1	0	1	1	1	1.	1	16x	16x	SYNC/ASYNC
	1	0	0	0		E	XSYNC	RxC	SYNC
	1	0	0	1	E	1	TxC	BKDET	ASYNC
	1	0	1	0	L .	E	XSYNC	RxC	SYNC
	1	0	1	1		1	1x	BKDET	ASYNC
	1	1	0	0	4	E	XSYNC	RxC	SYNC
	1	1	0	1	E		TxC	BKDET	ASYNC
	1	1	1	0		E	XSYNC	RxC	SYNC
	1	1	1	1		- I-	16x	BKDET	ASYNC

Figure 3. Mode Register 2

## COMMAND REGISTER (CR)

CR0 (TxEN) will enable or disable the transmitter. When TxEN = 0, TxO, TxRDY and TxEMT are all high, the transmitter is disabled. When TxEN goes active, TxRDY will go low requesting the first character to be written to the TxHR, and the TxD output will be enabled to transmit. When TxEN goes inactive, the UPCI will complete transmission of any charac-

ter still in the TxSR. TxD will then go to the marking state and TxRDY and TxEMT will go high. Refer to Transmit timing diagram.

CR1 controls the DTR output. The DTR output is a logical complement of CR1.

CR2 (RxEN) will enable or disable the receiver. When RxEN = 0, the receiver is in an idle mode with  $\overline{\text{RxRDY}}$  high. A 0 to 1 transition of RxEN will initiate a start bit search in asynchronous mode or initiate the hunt mode in synchronous transmission. A 1 to 0 transition of RxEN immediately terminates receiver operation.

In the asynchronous mode setting CR3 will force the TxD output low (break condition) at the end of the current transmitted character. TxD will then remain low until CR3 is cleared; at that time TxD will go high for a minimum 1 bit time before resuming normal transmission.

In the synchronous mode setting CR3 will force the transmission of the DLE character prior to sending the character in the TxHR. Because this is a one-time command, bit 3 will automatically reset.

CR5 controls the state of the  $\overline{\text{RTS}}$  output. When CR5 = 1,  $\overline{\text{RTS}}$  will go low and the transmit logic will be enabled. A 1 to 0 transition of CR5 will cause  $\overline{\text{RTS}}$  to go high one TxC time after the last serial bit is transmitted, (if the TxSR was not already empty).

CR7 and CR6 provide four alternate modes of operation in both synchronous and asynchronous operation. When both bits are 0 normal operation is selected.

In the asynchronous mode, when only CR6 is set automatic echo mode is selected. Clocked, regenerated received data are automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled
- Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
- 2. Transmit clock = receive clock.
- 3.  $\overline{\text{TxRDY}}$  output = 1.
- The TxEMT/DSCHG pin will reflect only the data set change condition.
- 5. The TxEN command (CRO) is ignored.

In the synchronous mode, when only CR6 is set automatic SYN/DLE stripping is performed. The state of MR17 and MR16 controls which characters are stripped. Reference Figure 6 for a detailed example of the characters stripped. Note: automatic stripping does not affect setting of the SYN and DLE detect status bits.

Two diagnostic modes are achievable in both synchronous and asynchronous operation; local loop back with CR7 = 1 and CR6 = 0, and remote loopback with both bits = 1.

### Local Loop Back

- 1. The transmitter output is connected to the receiver input.
- 2. DTR is connected to DCD and RTS is connected to CTS.
- 3. Transmit clock is connected to the receive clock.
- 4. The DTR, RTS and TxD outputs are held high.
- 5. The CTS, DCD, DSR and RxD inputs are ignored.

Note: CR bits 0, 1 and 5 must be set, CR2 is a don't care.

### **Remote Loop Back**

- Data assembled by the receiver are automatically placed in the transmit holding register and retransmitted by the transmitter on the TxD output.
- 2. Receive clock is connected to the transmit clock.
- 3. No data are sent to the local CPU, but the error status conditions (PE, OE, FE) are set.
- 4. The RxRDY, TxRDY, and TxEMT/DSCHG outputs are held high.
- 5. CR1 (TxEN) is ignored.
- 6. All other signals operate normally.

### STATUS REGISTER

SRO is the transmitter ready (TxRDY) status, it is the logical complement of the TxRDY output. This bit indicates the state of the TxHR when the transmitter is enabled (TxEN = 1). A 0 indicates TxHR is full, a 1 indicates TxHR is empty and requires servicing by the CPU. This bit is cleared by writing to TxHR or by disabling the transmitter (TxEN = 0). Note: SRO is not set in either the auto echo or remote loop back modes.

SR1 is the receiver ready (RxRDY) status, it is the logical complement of the RxRDY output. This bit indicates the state of the RxHR when the receiver is enabled (RxEN = 1). A 0 indicates the RxHR is empty, a 1 indicates the RxHR is full and requires servicing by the CPU. This bit is cleared by writing to the TxHR or by disabling the receiver. (RxEN = 0).

SR2 indicates a change of state of either  $\overline{\text{DSR}}$  or  $\overline{\text{DCD}}$  or that the TxSR is empty. This bit is the logical complement of the TxEMT/DSCHG output. A read of the status register will clear bit 2 if a state change on  $\overline{\text{DSR}}$  or  $\overline{\text{DCD}}$  has occurred. If a



Figure 4. Command Register

second successive read of the status register indicates bit 2 = 0, then  $\overline{DCD}$  or  $\overline{DSR}$  changed. If bit 2 is still set, then the TxSR is empty. Because the transmitter does not start until the first character has been written to the TxHR, TxEMT status will not be reflected until transmission of the first character is complete, TxEMT status is cleared by writing to the TxHR or disabling the transmitter. Note: TxEMT status will be set in synchronous mode even though "fill" characters are being transmitted.

SR3 when set reflects a parity error when parity checking is enabled in both the synchronous and asynchronous modes. In the synchronous transparent mode, (MR16 = 1) and the parity enable bit (MR14) is 0, SR3 will then indicate DLE detect when set. This indicates that a character matching DLE register was received and the present character is neither SYN1 nor DLE. This bit is cleared when the next character following the above sequence is loaded into the RxHR, when the receiver is disabled or by a reset error command. SR4 indicates an overrun error when set. An overrun condition exists when the CPU does not read the RxHR before the next received character is transferred to it. (The previous character is lost.) SR4 is cleared by the reset error command and when the receiver is disabled.

In the asynchronous mode SR5 indicates that the received character was not framed by a stop bit. If the RxHR is all O's when bit 5 is set, a break condition was present. In synchronous non-transparent mode, it indicates receipt of the SYN1 character in single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and after synchronization has been achieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the reset error command is given in asynchronous mode, and when the status register is read by the CPU in the synchronous mode.

SR6 and SR7 reflect the condition of the  $\overline{\text{DCD}}$  and  $\overline{\text{DSR}}$  inputs respectively. Their state is the logical complement of their respective inputs.



Figure 5. Status Register

MICRU Processi

## ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Allowable Range
Supply Voltage	V _{CC}	0.3°V to +7.0V
Input/Output Voltage	V _{IN}	
Operating Temperature	T _{OP}	0°C to 70°C
Storage Temperature	T _{STG}	

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **D.C. CHARACTERISTICS** $V_{CC} = 5.0V \pm 5\%$ , $T_A = 0-70^{\circ}$ C, unless otherwise noted

Characteristic	Symbol	Min.	Тур.	Max.	Unit
- Input High Voltager and an interaction state of the state state of the	N VIH SA SA SA	2.0	t de la s	Vcc	V.
Inpút Low Voltage	VIL	nafor - Qeog Station	illian dir 4	0.8	V
Input Leakage Current VIN = 0 to 5.5V	lin In		autori (n. 1	10	μA
Input Leakage Current for High Impedance State	ITSI			10	μA
Output High Voltage: $I_{LOAD} = -400 \ \mu A$	VOH	2.4		-	V
Output Low Voltage: ILOAD = 2.2 mA	VOL COL	· · · · ·	· · · · · · · · · · · · · · · · · · ·	0.4	V V V
Input Capacitance: f _C = 1 MHz	CIN			20	pF
Output Capacitance	COUT			20	pF
Power Dissipation (V _{CC} = 5.25V)	PD			800	mW

# **RECEIVER/TRANSMITTER SIGNAL TIMING**





# TRANSMIT TIMING

5. 14



## **RECEIVE TIMING**



Symbol	Characteristic	MIN	ТҮР	MAX	UNIT
T _B /TH	TxC or RxC HIGH	500			ns
T _B /TL	TxC or RxC LOW	500		1.0	ns
fR/T	TxC or RxC freq.	DC		1.0	MHz
TBRH	BROLK HIGH	70			ns
TBRL	BRCLK LOW	70			ns
f BRG	BRCLK freq. [1]		4,9152		MHz
T _{RxS}	RxD SETUP	300			ns
TRxH	RxD HOLD	350			ns
TTxD	TxD DELAY FROM TxC			650	ns
	CL = 150 pF				
TTCS	SKEW TxD vs TxC		0		ns
	CL = 150 pF				
Sugara S	Charles Contraction	L	I	L	4

Note:

1.  $F_{BRG} = 4.9152$  applicable for -1 and -2,  $F_{BRG} = 5.0688$  for -3.

# SY2661

# **READ/WRITE TIMING CHARACTERISTICS**

 $V_{CC}$  = 5.0V  $\pm$  5%,  $T_A$  = 0-70°C, unless otherwise noted



Symbol	Characteristic	MIN	MAX	UNIT
TCE	CE Pulse Width	250		ns
TCED	CE to CE Delay	600		ns
TSET	Address and R/W	10		ns
	Set Up			
THLD	Address and R/W Hold	10		ns
TDS	Write Data Set Up	150		ns
TDH	Write Data Hold	0		ns
TDD	Read Data Delay	f .	200	ns
1	CL = 150 pF			
TDF	READ DATA HOLD		100	ns
	CL = 150 pF			

Table 3	Effect of MR17 and MR16 on Character	Fill and Character Stripping (Synchronous Mode)
---------	--------------------------------------	-------------------------------------------------

MR17	MR16	Mode	Synchronizing Sequence	Character Fill	Character(s) Stripped CR7 = 0, CR6 = 1
0	0	Double SYN Normal	SYN1-SYN2	SYN1-SYN2	SYN1 SYN1-SYN2 ^[1]
1	0	Single SYN Normal	SYN1	SYN1	SYN1 ^[1]
0	1	Double SYN Transparent	SYN1-SYN2	DLE-SYN1	DLE-SYN1 ^[1] SYN1-SYN2 ^[1] (Only Initial Synchronizing Sequence)
					DLE (also Sets SR3 if Parity Disabled and it is not Following a DLE or SYN1)
					In a DLE-DLE Sequence Only the First DLE is Stripped
1	1	Single SYN Transparent	SYN1	DLE-SYN1	DLE-SYN1 ^[1] SYN1 (only Initial Synchronizing Sequence) DLE and DLE-DLE same as Double SYN Transparent

### Note:

-

1. Symbol indicates SYN DET status set upon detection of initial synchronizing characters and after SYNC has been achieved by detection of a DLE-SYN1 pair.

LBOCESSOBS WICBO



SY266

Ŋ

SYNCHRONOUS MODE 7-BIT CHARACTER, NO PARITY TxC (IX) RTS CTS DATA 1 DATA 2 DATA 3 SYN 1 DATA 4 DATA 5 TxD CE WRITE DATA 1 WRITE DATA 2 WRITE DATA 3 WRITE DATA 4 WRITE DATA 5 TxEN TxRDY TxEMT ASYNCHRONOUS MODE 7-BIT CHARACTER, NO PARITY, 1 STOP BIT MARK DATA 1 DATA 2 DATA 3 DATA 4 TxD CE L WRITE DATA 1 WRITE DATA 2 WRITE DATA 3 WRITE DATA 4 WRITE FOR LE BREAK CMD TxEN TxRDY TxEMT Figure 7. Transmitter Operation Timing Diagram MICRO ROCESSORS

α-51

SY266

IJ

# SY2661



. . .

MICRO-Processor 5

# **8-Bit Microprocessor**

# SY6500

# MICROPROCESSOR PRODUCTS

• Single 5 V ±5% power supply

**Family** 

- N channel, silicon gate, depletion load technology
- Eight bit parallel processing
- 56 Instructions

SYNERTEK

- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory
- Bi-directional Data Bus

- Instruction decoding and control
- Addressable memory range of up to 65 K bytes
- "Ready" input
- Direct memory access capability
- Bus compatible with MC6800
- Choice of external or on-board clocks
- 1 MHz, 2 MHz, 3 MHz and 4 MHz operation
- On-chip clock options
  - * External single clock input * Crystal time base input
- 40 and 28 pin package versions
- Pipeline architecture

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz, 3 MHz and 4 MHz maximum operating frequencies.

PART NUMBERS	CLOCKS	PINS	IRQ	NMI	RYD	ADDRESSING
SY6502	On-Chip	40	$\checkmark$	$\checkmark$		64 K
SY6503	"	28				4 K
SY6504	"	28				8 K
SY6505		28	$\checkmark$		$\checkmark$	4 K
SY6506	"	28	$\checkmark$			4 K
SY6507		28			$\checkmark$	8 K
SY6512	External	40	$\checkmark$		$\checkmark$	64 K
SY6513	"	28	$\checkmark$			4 K
SY6514		28	$\checkmark$			8 K
SY6515		28	$\checkmark$		$\checkmark$	4 K

### MEMBERS OF THE FAMILY

## ORDERING INFORMATION



Only 6502 and 6512 are available in 3 and 4 MHz

# COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" – those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.

. . . . .....

## SY6500 INTERNAL ARCHITECTURE



NOTE: 1. CLOCK GENERATOR IS NOT INCLUDED ON \$Y651X. 2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS.

ROCESSORS

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{STG}	-55 to +150	°C

# D.C. CHARACTERISTICS (V_{CC} = 5.0V $\pm 5\%,\, T_A$ = 0-70°C)

( $\emptyset_1, \emptyset_2$  applies to SY651X,  $\emptyset_{o(in)}$  applies to SY650X)

### COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Symbol	Characteristic	Min.	Max.	Unit
V _{IH}	Input High VoltageLogic and $\emptyset_0$ (in) forall 650X devices	+2.4 +3.3	V _{CC} V _{CC}	V V
	Ø ₁ and Ø ₂ only for all 651X devices. Logic. as 650X	V _{CC} -0.5	V _{CC} + 0.25	, v
V _{IL}	Input Low Voltage Logic, $\emptyset_{o(in)}$ (650X) $\emptyset_1, \emptyset_2$ (651X)	-0.3 -0.3	+0.4 +0.2	V
۱L	Input Loading $(V_{in} = 0 V, V_{cc} = 5.25 V)$ RDY, S.O.	-10	-300	μA
in	Input Leakage Current $(V_{in} = 0 \text{ to } 5.25 \text{ V}, V_{CC} = 0)$ Logic (Excl. RDY, S.O.) $\emptyset_1, \emptyset_2$ (651X) $\emptyset_{o(in)}$ (650X)		2.5 100 10,0	μΑ μΑ μΑ
TSI	Three-State (Off State) Input Current ( $V_{in} = 0.4$ to 2.4 V, $V_{cc} = 5.25$ V) DB0-DB7		±10	μΑ
V _{он}	Output High Voltage (I _{LOAD} = -100μAdc, V _{cc} = 4.75 V) 1,2,3 MHz SYNC, DB0-DB7, A0-A15, R/W 4 MHz	2.4 2.0		V V
V _{ol}	Output Low Voltage (I _{LOAD} = 1.6mAdc, V _{cc} = 4.75 V) 1,2,3 MHz SYNC, DB0-DB7, A0-A15, R/W 4 MHz		0.4 0.8	V V
P _D	Power Dissipation 1 MHz and 2 MHz (V _{CC} = 5.25V) 3 MHz 4 MHz		700 800 900	mW mW mW
2	Capacitance ( $V_{in} = 0$ , $T_A = 25^{\circ}$ C, f = 1 MHz)			
Cin	RES, NMI, RDY, IRQ, S.O., DBE DB0-DB7		10 15	
Cout	A0-A15, R/W, SYNC Ø _{0 (m)} (650X)	-	12 15	pF
^C Ø _{0(in)} ^C Ø ₁ C _{Ø2}	Ø _{o (in)} (650X) Ø ₁ (651X) Ø ₂ (651X)		50 80	

MICRO-Processor:





G

## DYNAMIC OPERATING CHARACTERISTICS

 $(V_{CC} = 5.0 \pm 5\%, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C})$ 

		1 N	ЛНz	2 1	ЛНz	3 1	/Hz	4 N	1Hz	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
651X	_						••			
Cycle Time	TCYC	1.00	40	0.50	40	0.33	40	0.25	40	μs
Ø ₁ Pulse Width	T _{PWHØ1}	430	-	215	-	150	—			ns
Ø ₂ Pulse Width	T _{PWHØ2}	470	—	235	—	160	-			ns
Delay Between $\emptyset_1$ and $\emptyset_2$	TD	0		0	-	0	— . [•]		)	ns
$\emptyset_1$ and $\emptyset_2$ Rise and Fall Times ^[1]	Т _R , Т _F	0	25	0	20	0	15			ns
650X Cycle Time	T _{CYC}	1.00	40	0.50	40	0.33	40	0.25	40	μs
Ø _{o(IN)} Low Time ^[2]	TLØO	480	-	240	—	160	—	110	— ·	ns
Ø _{o(IN)} High Time ^[2]	T _{HØo}	460	_	240	_	160	-	115	— ·	ns
Ø _o Neg to Ø ₁ Pos Delay ^[5]	T ₀₁₊	10	70	10	70	10	.70	10	70	ns
Ø _o Neg to Ø ₂ Neg Delay ^[5]	T ₀₂	5	65	5	65	5	65	5	65	ns
Ø _o Pos to Ø ₁ Neg Delay ^[5]	T ₀₁	5	65	5	65	5	65	; 5.	65	ns
Ø _o Pos to Ø ₂ Pos Delay ^[5]	T ₀₂₊	15	75	15	75	15	75	15	75	ns
Ø _{o(IN)} Rise and Fall Time ^[1]	T _{RO} , T _{FO}	0	30	0	20	0	15	0	10	ns
Ø ₁ (OUT) Pulse Width	T _{PWHØ1}	Τ _{LØo} -20	Τ _{LØo}	Τ _{LØo} -20	Τ _{LØo}	Τ _{LØo} -20	Τ _{LØo}	T _{LØ0} -20	TLØO	ns
Ø _{2(OUT)} Pulse Width	T _{PWHØ2}	T _{LØ0} -40	T _{LØo} -10	Т _{LØo} -40	T _{LØo} -10	Τ _{LØo} -40	Т _{LØo} -10	T _{LØo} -40	T _{LØ0} -10	ns
Delay Between $\emptyset_1$ and $\emptyset_2$	TD	5	-	5	-	5	-	5		ns
$\emptyset_1$ and $\emptyset_2$ Rise and Fall Times ^[1,3]	T _R , T _F	-	25		25		15	-	15	ns
650X, 651X R/W Setup Time	T _{RWS}	_	225	_	140	-	110	— ·	90	ns
R∕₩ Hold Time	T _{RWH}	30	—	30	-	15	—	10	-	ns
Address Setup Time	T _{ADS}	-	225	-	140	-	110		90	ns
Address Hold Time	T _{ADH}	30	-	30	_	15	_	10	-	ns
Read Access Time	T _{ACC}	-	650		310	— ·	170	-	110	ns
Read Data Setup Time	T _{DSU}	100	_	50		50		50	-	ns
Read Data Hold Time	T _{HB}	10	_	10	_	10	_	10	_	ns
Write Data Setup Time	T _{MDS}	20	175	20	100	20	75	- 1	70	ns
Write Data Hold Time	T _{HW}	60	150	60	150	30	130	20		ns
Sync Setup Time	T _{SYS}		350	_	175	-	100	_	90	ns
Sync Hold Time	T _{SYH}	30	_	30	_	15	_	15,	-	ns
RDY Setup Time ^[4]	T _{RS}	200	_	200	_	150		120	-	ns

### NOTES:

- 1. Measured between 10% and 90% points on waveform.
- 2. Measured at 50% points.
- 3. Load = 1 TTL load +30 pF.
- 4. RDY must never switch states within  $T_{RS}$  to end of  $\theta_2$ .
- 5. Load = 100 pF.

- 6. The 2 MHz devices are identified by an "A" suffix.
- 7. The 3 MHz devices are identified by a "B" suffix.
- 8. The 4 MHz devices are identified by a "C" suffix.

#### TIMING DIAGRAM NOTE:

Because the clock generation for the SY650X and SY651X is different, the two clock timing sections are referenced to the main timing diagram by three reference lines marked REF 'A', REF 'B' and REF 'C'. Reference between the two sets of clock timings is without meaning. Timing parameters are referred to these lines and scale variations in the diagrams are of no consequence.

MICRO-PROCESSOR

## **PIN FUNCTIONS**

### Clocks $(\emptyset_1, \emptyset_2)$

The SY651X requires a two phase non-overlapping clock that runs at the  $\rm V_{cc}$  voltage level.

The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus  $(A_0-A_{15})$  (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130  $\ensuremath{\mathsf{pF}}$  .

### Data Bus (DB0-DB7)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.

### Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two  $(\emptyset_2)$  clock, thus allowing data output from microprocessor only during  $\emptyset_2$ . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

### Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one  $(\emptyset_1)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two  $(\emptyset_2)$  in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read operation. Ready transitions must not be permitted during  $\emptyset_2$ time.

### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A  $3K\Omega$  external resistor should be used for proper wire-OR operation.

#### Non-Maskable Interrupt (MMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state interrupt mask flag. The vestor address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$  also requires an external  $3K\Omega$  resistor to  $V_{\text{CC}}$  for proper wire-OR operations.

Inputs  $\overline{IRQ}$  and  $\overline{NMI}$  are hardware interrupts lines that are sampled during  $\emptyset_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\emptyset_1$  (phase 1) following the completion of the current instruction.

### Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\emptyset_1$ .

### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\emptyset_1$  of an OP. CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\emptyset_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

### Reset (RES)

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After  $V_{\text{CC}}$  reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the  $R/\overline{W}$  and SYNC signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

#### Read/Write (R/W)

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on  $R/\overline{W}$  signifies data into the processor; a low is for data transfer out of the processor.

# SY6500

# PROGRAMMING CHARACTERISTICS

ADC Add Memory to Accumulator with Carry	DEC	Decrement Memory by One	PHA	Push Accumulator on Stack
AND "AND" Memory with Accumulator	DEX	Decrement Index X by One	PHP	Push Processor Status on Stack
ASL Shift left One Bit (Memory or Accumulator)	DEY	Decrement Index Y by One	PLA	Pull Accumulator from Stack
			PLP	Pull Processor Status from Stack
BCC Branch on Carry Clear	EOR	"Exclusive-or" Memory with Accumulator		
BCS Branch on Carry Set			ROL	Rotate One Bit Left (Memory or Accumulator)
BEQ Branch on Result Zero	INC	Increment Memory by One	ROR	Rotate One Bit Right (Memory or Accumulator)
BIT Test Bits in Memory with Accumulator	INX	Increment Index X by One	RTI	Return from Interrupt
BMI Branch on Result Minus	INY	Increment Index Y by One	RTS	Return from Subroutine
BNE Branch on Result not Zero				
BPL Branch on Result Plus	JMP	Jump to New Location	SBC	Subtract Memory from Accumulator with Borrow
BRK Force Break	JSR	Jump to New Location Saving Return Address	SEC	Set Carry Flag
BVC Branch on Overflow Clear			SED	Set Decimal Mode
BVS Branch on Overflow Set	LDA	Load Accumulator with Memory	SEI	Set Interupt Disable Status
	LDX	Load Index X with Memory	STA	Store Accumulator in Memory
CLC Clear Carry Flag	LDY	Load Index Y with Memory	STX	Store Index X in Memory
CLD Clear Decimal Mode	LSR	Shift One Bit Right (Memory or Accumulator)	STY	Store Index Y in Memory
CLI Clear Interrupt Disable Bit				
CLV Clear Overflow Flag	NOP	No Operation	TAX	Transfer Accumulator to Index X
CMP Compare Memory and Accumulator			TAY	Transfer Accumulator to Index Y
CPX Compare Memory and Index X -	. ORA	"OR" Memory with Accumulator	TSX	Transfer Stack Pointer to Index X
CPY Compare Memory and Index Y			TXA	Transfer Index X to Accumulator
			TXS	Transfer Index X to Stack Pointer
			TYA	Transfer Index Y to Accumulator

### ADDRESSING MODES

### Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

### Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

### Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

### Zero Page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

### Indexed Zero Page Addressing - (X, Y indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calcuated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

### Indexed Absolute Addressing - (X, Y indexing)

This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

### Implied Addressing

In the implied addressing mode, the address containing w the operand is implicitly stated in the operation code of the instruction.

### **Relative Addressing**

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

### Indexed Indirect Addressing

In indexed indirect addressing (referred to as (Indirect,X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

### Indirect Indexed Addressing

In indirect indexed addressing (referred to as (Indirect),Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

#### Absolute Indirect

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.



# INSTRUCTION SET - OP CODES, EXECUTION TIME, MEMORY REQUIREMENTS

		INSTRUCTIONS		EDIA	ATE		\$011	ITE	1 71	RO	PAG	T	ACC	UN		APLIEC	T	UND	(X)		IND)	T	2 94	6E #				<b></b>	ABS.	v I	84	LAT	VF	INC		**	1 2		GE 1	7	10		-	CODES	
1	MNEMONIC		OP	****	-	OF		-		-	-	+-	<b>T</b>	-			+		1	-	<b>T T</b>	-		-	+	1.00	<b>-</b>	-		-		-	-		-	÷	-	-	-	-		_	_		
	and in case of the local division of the loc													- "	OP	IN			#				PN		OF						OP	N	#	OP	N	-	OF	PN	1	-		_		D	V
	ADC	A + M + C → A (4) (1)																	2			2 7										1				1					1.				1
1	AND	$A \land M \rightarrow A$ (1)	29	2										1			2	16	2	31	5								4	3		1			İ.	1			ŀ		ι.	-	-	-	-
	ASL	C <b>∢</b> 7 0 <b>∢</b> 0				ØE	6	3	66	5 5	2	0,	12	1								1	6 6	5 2	16	7	3								F						1.	,	-	-	
	BCC.	BRANCH ON C=Ø (2)					1		l		ł	1																				2				· ·							-		-
	BCS	BRANCH ON C=1 (2)	_			_					1															1						2			1		1						-	-	-
	BEQ	BRANCH ON Z=1 (2)															Т	T				Т	T	Т	Г						FØ	2	2		1	Γ		Т	Т	Т			-		
	BIT	AAM				20	4	3	24	3	2			1										1		li						1					Ľ.	L		N	۸, .	-	_		м.
	BMI	BRANCH ON N=1 (2)						1																							30	2	2		i.							_		_	_
	BNE	BRANCH ON Z=Ø (2)						1						1											1						DØ	2	2										-	-	1
	BPL	BRANCH ON N=Ø (2)			1																										10	2	2		Ļ	l i	1						_	-	_
1	BAK	(See Fig. 1)					1	t		1	+	1	1	1	00	7	1	+				+	+	+-	t							-	-		+-	1-1	-	+	+	t			,		
1	віс	BRANCH ON V=0 (2)						•	1		i								1				1			1					50	2	2						i	1			·	_	_
	BVS	BRANCH ON V=1 (2)							1	1			1								11		1		1							2			1	11	ł			1					_
- 1	CLC	0-c					F				1			1.	18	2	1	1						1								1	-							Г				_	_
	CLD	0-D									1				08			Ì							1										1					T			-	0	
	CLI	0-1			H		+-	+-		+	+	+	+-	+		2	· .	+	-	$\vdash$	+	+		+	+-	+			- 1			1			-	+	-	+-	+	÷	-		0		-
	CLV	0 - V					1	1								2									1															T		-	-		_
	CMP	A-M (1)	C٥	2	2			12	CF	1	1,		1	11	100	•		1 6	2	h.,	5	-		1.	1		1,1	00				1								1			-		v
	CPX	х-м	FØ	5	2	EC	4	1	E.A	1,	1						ľ	1	1	ľ''	1"	٦ľ		12	100	1"	1	59	1	ľ										1		•			7
	CPY	Y-M	cø	2	2	cc	4	3	64	1	2						1								1.							1								ŀ					
ł	DEC	M-1 → M		-		CE							+-	+-	-		+	+	+			-	c .	1	DE	1	-			-				-				+	+-	÷				-	-
	DEX	X-1 → X		1			ľ	Ľ	100	ľ	1				6	2						ľ	"	14	106	'	3														/ ,			-	-
	DEY	Y-1 → Y					1						ļ			2								1	L												Į.							Ĵ.	
	EOR	A <del>v</del> M → A (1)	40	2	2	40	1		40	1.			1		00	4					5							-	.																
	INC	M+1→M	43	1		EE											14	10	12	51	2				FE			59	4	3					ŀ					Ŀ					
ł	INX	X + 1 - X		-	$\vdash$	ee	P	3	20	13	12	╀	+-	+	50	2	+	+-	-			+r	6 6	2	FE	7	3	-					-		-			╀	+-	÷				-	
	INY	$Y + 1 \rightarrow Y$										1																								11	1		1	ŀ	/ 3			-	
- 1	1 14 7	1 1 1 - 1		1 1								1			CB	2	1							1	1	i I												1		1.	/ .	-	-	-	-
				121															[ ]					1																					
	JMP	JUMP TO NEW LOC				4C					1			11									÷.											6C	5	3				1		-	-	-	-
	JSR	(See Fig. 2) JUMP SUB				20	6	3																										6C	5	3								-	
			A9	2		20	6	3		3	2						A	1 6	2	В1	5	2 в	5 4	2	BC	4	3	в9	4	3				6C	5	3								-	
	JSR	(See Fig. 2) JUMP SUB M → A (1)			2	20 AD	6 4	3 3	A5		1	-	ACC			PLIED	_				_	-	_				_	_		_								PAG		_	/ .	-	-	-	-
	JSR LDA	(See Fig. 2) JUMP SUB M → A (1)	-	EDIA	2	20 AD	6 4	3 3	A5	RO	PAGE	l	ACC			PLIED	Т	(140)	, <b>x</b> )	0	NO).	T	2, PA	6E, X		88, X			<b>1</b>	-			VE	180	HAE	CT CT	2,			1	/ , 	-	-	0065	-
	JSR LDA	(See Fig. 2) JUMP SUB M → A (1) OPERATION	OP	EDIA	2 (TE	20 AD AB	6 4	3 3 TE #	А5 28 ОР		PAGE	0				PLIED	Т	(140)	, <b>x</b> )	0	NO).	T	2, PA	6E, X		88, X	#	OP	N	#			VE	180	HAE	CT CT	OP	N	#	1	/ , co	NDIT	-	- 0065 D	- v
	JSR LDA MEMORIC LDX	(See Fig. 2) JUMP SUB $M \rightarrow A$ (1) OPERATION $M \rightarrow X$ (1)	OP A2	EDIA N	2 # 2	20 AD AB AB	6 4 50LU	3 3 11 # 3	A5 OF A6	R0 1	PAG	0					Т	(140)	, <b>x</b> )	0	NO).	# 0	P N	6E.X	OP	88, X	#		N	-			VE	180	HAE	CT CT		N	#	1	/ , co	nDIT		- 0065 D	- v -
	JSR LDA WAEWONIC LDX LDY	(See Fig. 2) JUMP SUB $M \rightarrow A$ (1) OPERATION $M \rightarrow X$ (1) $M \rightarrow Y$ (1)	OP A2	EDIA N	2 # 2 2	AD AD AD AD AD	6 4 50LU 4 4	3 3 1 1 1 3 3	28 OF A6 A4	R0 1	2	0	N	#			Т	(140)	, <b>x</b> )	0	NO).	/ i # 0 B	P N	SE X	OP	##, X N 4	#	OP	N	#			VE	180	HAE	CT CT	OP	N	#	1		C	ION C	- 00ES - -	- -
	JSR LDA WEENOMIC LDX LDY LSR	(See Fig. 2) JUMP SUB $M \rightarrow A$ (1) OPERATION $M \rightarrow X$ (1) $M \rightarrow Y$ (1) $0 \rightarrow 7$ $0 \rightarrow C$	OP A2	EDIA N	2 # 2 2	20 AD AB AB	6 4 50LU 4 4	3 3 1 1 1 3 3	28 OF A6 A4	R0 1	2	0	N	#	OP	N	# 0	(140)	, <b>x</b> )	0	NO).	/ i # 0 B	P N	SE X	OP	##, X N 4	#	OP	N	#			VE	180	HAE	CT CT	OP	N	#	1		C	ION C	- 0065 D	- -
	JSR LDA LDA LDX LDY LSR NOP	(See Fig. 2) JUMP SUB $M \rightarrow A$ (1) $M \rightarrow X$ (1) $M \rightarrow Y$ (1) $G \rightarrow [7 ] O \rightarrow C$ NO OPERATION	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD AD AD AD AD AD	6 4 80LU 4 4 6	3 3 # 3 3 3	28 OF A6 46	N 1 3	22	4,	N	#	OP		# 0	PN	, X) #	OP	N	# 0 B 5	P N 4 4 6 6	se x # 2 2	OP BC 5E	88,X N 4 7	# 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	1		NDIT		D D - - -	- - - -
	JSR LDA LDA LDX LDY LSR NOP ORA	(See Fig. 2) JUMP SUB $M \rightarrow A$ (1)	OP A2 AØ	EDIA N 2 2	2 # 2 2	AD AD AD AD AD	6 4 80LU 4 4 6	3 3 # 3 3 3	28 OF A6 46	N 1 3	22	4,	N	#	OP EA	N 2	# O	PN	, X) #	OP	NO).	# 0 B 5	P N 4 4 6 6	se x # 2 2	OP BC 5E	88,X N 4 7	# 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	1		NDIT		- 00ES - -	- - - -
	JSR LDA MERIONIC LDX LDY LSR NOP ORA PHA	$\begin{array}{c} (See \ Fig. \ 2) \ JUMP \ SUB} \\ M \rightarrow A & (1) \\ \hline \\ \hline \\ \hline \\ M \rightarrow X & (1) \\ M \rightarrow Y & (1) \\ 0 \rightarrow [7 \ c] \ OPERATION \\ A \lor M \rightarrow A \\ A - M_5 \ S-1 - S \end{array}$	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD AD AD AD AD	6 4 80LU 4 4 6	3 3 # 3 3 3	28 OF A6 46	N 1 3	22	4,	N	#	ОР ЕА 48	N 2 3	# OI	PN	, X) #	OP	N	# 0 B 5	P N 4 4 6 6	se x # 2 2	OP BC 5E	88,X N 4 7	# 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	1		NDITI		D D - - - -	v 
	JSR LDA WEENOMIC LDX LDY LSR NOP ORA PHA PHP	$\begin{array}{c} (\text{See Fig. 2) JUMP SUB} \\ M \rightarrow A & (1) \\ \hline \\ \hline \\ \hline \\ M \rightarrow X & (1) \\ \hline \\ M \rightarrow Y & (1) \\ 0 \rightarrow \boxed{7 & 0} \rightarrow C \\ NO OPERATION \\ A \lor M \rightarrow A \\ A \rightarrow Ms & S-1 \rightarrow S \\ P \rightarrow Ms & S-1 \rightarrow S \end{array}$	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD AD AD AD AD AD	6 4 80LU 4 4 6	3 3 # 3 3 3	28 OF A6 46	N 1 3	22	4,	N	#	ОР ЕА 48 Ø8	N 2 3 3	# O	PN	, X) #	OP	N	# 0 B 5	P N 4 4 6 6	se x # 2 2	OP BC 5E	88,X N 4 7	# 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	* 1		NDITI C			v
	JSR LDA WHEWOMIC LDX LDY LSR NOP ORA PHA PHP PLA	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB}{M-A} & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD AD AD AD AD AD	6 4 80LU 4 4 6	3 3 # 3 3 3	28 OF A6 46	N 1 3	22	4,	N	#	OP EA 48 Ø8 68	N 2 3 3 4	1 0 ¹	PN	, X) #	OP	N	# 0 B 5	P N 4 4 6 6	se x # 2 2	OP BC 5E	88,X N 4 7	# 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	* 1				D D - - - - - -	v 
	JSR LDA LDA LDX LDY LSR NOP ORA PHA PHP PLA PLP	$ \begin{array}{c} (See \; Fig. 2) \; JUMP \; SUB \\ M \rightarrow A & (1) \\ \hline \\ \hline \\ \hline \\ PFEATIOE \\ M \rightarrow Y & (1) \\ 0 \rightarrow \hline \\ \hline \\ D \rightarrow \hline \\ D \rightarrow \hline \\ C \\ NO OPERATION \\ A \lor M & S \\ -1 \rightarrow S \\ S + 1 \rightarrow S \\ M \rightarrow P \\ \end{array} $	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD OP AE AC 4E	6 4 80LU N 4 6 4	3 3 3 3 3 3 3	A5 OF A6 46 05	N 3	2222	4/	2	1	OP EA 48 Ø8 68	N 2 3 3	1 0 ¹	PN	, X) #	OP	N	# 0 B 5 2 1	4 4 5 4	5E,X 2 2 2 2	OP BC 5E	88, X N 4 7 4	# 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	* 1					v 
	JSR LDA LDA LDX LDY LSR NOP ORA PHA PHP PLA PLP ROL	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB} M - A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD OP AE 40 40 20	6 4 8010 N 4 6	3 3 3 3 3 3 3 3	A5 OF A6 46 05	N 3 3 3 5 3 3 5 5 5 5 5 5 5 5 5 5 5 5 5	2222	4,	2	1	OP EA 48 Ø8 68	N 2 3 3 4	1 0 ¹	PN	, X) #	OP	N	/ 1 # 0 8 5 2 1	P N 4 4 4 6 6 6	5 2 5 2	OP BC 5E 1D	88,X N 4 7 4 7	# 3 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	¥ !				D D - - - - - -	v
	JSR LDA WEENOMIC LDX LDY LSR NOP ORA PHA PHA PHA PHA PHA PLA PLA ROL ROR	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB \\ M - A & (1) \\ \hline \\ \hline \\ \hline \\ PPEATON \\ M - Y & (1) \\ M - Y & (1) \\ M - Y & (1) \\ M - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\ N - Y & (1) \\$	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD OP AE 40 40 20	6 4 8010 N 4 6	3 3 3 3 3 3 3 3	A5 OF A6 46 05	N 3 3 3 5 3 3 5 5 5 5 5 5 5 5 5 5 5 5 5	2222	4,	2	1	OP EA 48 98 68 28	N 2 3 3 4 4	1 0 ¹	PN	, X) #	OP	N	/ 1 # 0 8 5 2 1	P N 4 4 4 6 6 6	5 2 5 2	OP BC 5E	88,X N 4 7 4 7	# 3 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	¥ 1		C V ES			- · · · · · · · · · · · · · · · · · · ·
	JSR LDA WEENONIC LDX LDY LSR NOP ORA PHA PHA PLA PLA PLA ROL ROR RTI	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OP A2 AØ	EDIA N 2 2	2 # 2 2	20 AD OP AE 40 40 20	6 4 8010 N 4 6	3 3 3 3 3 3 3 3	A5 OF A6 46 05	N 3 3 3 5 3 3 5 5 5 5 5 5 5 5 5 5 5 5 5	2222	4,	2	1	OP EA 48 98 68 28 40	N 2 3 3 4 4 4	# OI	PN	, X) #	OP	N	/ 1 # 0 8 5 2 1	P N 4 4 4 6 6 6 6 6 6 6 6	5 2 5 2	OP BC 5E 1D	88,X N 4 7 4	# 3 3 3	OP BE	N 4	# 3			VE	180	HAE	CT CT	OP	N	#	¥ 1				000ES	<pre>&gt; &gt; &gt;</pre>
	JSR LDA HERIONIC LDX LSY NOP ORA PHA PHP PLA PHP ROL ROR RTI RTS	$(See Fig. 2) JUMP SUBM - A (1) \hline M \rightarrow X (1) \\ \hline M \rightarrow Y (1) \\ \hline M \rightarrow Y (1) \\ \hline M \rightarrow Y (1) \\ \hline M \rightarrow Y (1) \\ \hline M \rightarrow Y (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \hline M \rightarrow X (1) \\ \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1) \hline \hline M \rightarrow X (1$	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E	6 4 80LU N 4 6 6 6	3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	NO 1 3 3 5 3 5 5 5 5	2 2 2 2 2	4,	2	1	OP EA 48 98 68 28 40	N 2 3 3 4 4	# OI 1 1 1 1 1	(IND) P N 1 6	, x) # 2	0 0P	N).	# 0 B 5 2 1 3 7	P N 4 4 6 6 6 6 6 6 6	51 x 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 5E 1D 3E 7E	4 7 4 7 7	# 3 3 3 3 3	0P 8E	4 4	* # 3			VE	180	HAE	CT CT	OP	N	#	¥ 1				D 	<pre>&gt; &gt; &gt;</pre>
	JSR LDA HERIORIC LDX LDY LSR ORA PHA PHP PLA PHP ROL ROR RTI RTS SBC	$\begin{array}{c c} (See Fig. 2) JUMP SUB \\ M - A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E	6 4 80LU N 4 6 6 6	3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	NO 1 3 3 5 3 5 5 5 5	2 2 2 2 2	4,	2	1	OP EA 48 98 68 28 40	N 2 3 3 4 4 4	# OI 1 1 1 1 1	(IND) P N 1 6	, x) # 2	0 0P	N	# 0 B 5 2 1 3 7	P N 4 4 6 6 6 6 6 6 6	51 x 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 5E 1D 3E 7E	4 7 4 7 7 7	# 3 3 3 3 3	0P 8E	4 4	* # 3			VE	180	HAE	CT CT	OP	N	#	¥ 1				D 	× · · · · · · · · · · · · · · · · · · ·
	JSR LDA WEWONE LDX LDY LSR NOP ORA PHA PHA PLA PLA PLA ROL ROL RTS SBC SEC	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB \\ M-A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E	6 4 80LU N 4 6 6 6	3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	NO 1 3 3 5 3 5 5 5 5	2 2 2 2 2	4,	2	1	OP EA 48 68 28 40 60	N 2 3 3 4 4 4	# 01 1 0 1 1 1 1 1 1 1 E	(IND) P N 1 6	, x) # 2	0 0P	N).	# 0 B 5 2 1 3 7	P N 4 4 6 6 6 6 6 6 6	51 x 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 5E 1D 3E 7E	4 7 4 7 7 7	# 3 3 3 3 3	0P 8E	4 4	* # 3			VE	180	HAE	CT CT	OP	N	#	¥ 1				- D - - - - - - - - - - - - - - - - - -	>
	JSR LDA HERIORIC LDX LDY LSR ORA PHA PHA PHA PHA PLA PLA ROL ROR RTI RTS SBC	$\begin{array}{c c} (See Fig. 2) JUMP SUB \\ M - A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E	6 4 80LU N 4 6 6 6	3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	NO 1 3 3 5 3 5 5 5 5	2 2 2 2 2	4,	2	1	OP EA 48 68 28 40 60	N 2 3 3 4 4 4 6 6 6 2	# 01 1 0 1 1 1 1 1 1 1 E	(IND) P N 1 6	, x) # 2	0 0P	N).	# 0 B 5 2 1 3 7	P N 4 4 6 6 6 6 6 6 6	51 x 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 5E 1D 3E 7E	4 7 4 7 7 7	# 3 3 3 3 3	0P 8E	4 4	* # 3			VE	180	HAE	CT CT	OP	N	#	¥ 1					>
	JSR LDA WERMONE LDX LDY LSR NOP ORA PHA PHA PLA PLA PLA ROL ROL RTS SBC SEC	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB \\ M-A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E	6 4 80LU N 4 6 6 6	3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	NO 1 3 3 5 3 5 5 5 5	2 2 2 2 2	4,	2	1	OP EA 48 68 28 40 60 38 F8	N 2 3 3 4 4 4 6 6 6 2	# OI 1 0 1 1 1 1 1 1 1 1 1 E	(IND) P N 1 6	, x) # 2	0 0P	N).	# 0 B 5 2 1 3 7	P N 4 4 6 6 6 6 6 6 6	51 x 2 2 2 2 2 2 2 2 2 2 2 2 2	0P 5E 1D 3E 7E	4 7 4 7 7 7	# 3 3 3 3 3	0P 8E	4 4	* # 3			VE	180	HAE	CT CT	OP	N	#	¥ 1				- - - - - - - - - - - - - - - - - - -	>
	JSR LDA bitelonec LDX LDY LSR NOP ORA PHA PHA PHP ROL RTI RTS SBC SEC SED	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB \\ M - A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ PPEATON \\ M - Y & (1) \\ \hline \\ \hline \\ PPEATON \\ M - X & (1) \\ \hline \\ \hline \\ PPEATON \\ A & (1) \\ \hline \\ \hline \\ PPEATON \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E ED	6 4 5010 1 4 6 6 6 6	3 3 3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	N 3 3 3 5 5 5 3	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4/ 2/ 6/	2	1	OP EA 48 68 28 40 60 38 F8	N 2 3 3 4 4 4 6 6 6 2 2 2	# OI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 NO P N 1 6	, x) # 2	0 0P 111 F1	NO)."	# 0 B 5 2 1 3 7 2 F	4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 2 5 2 5 2 5 2	OP BC 5E 1D 3E 7E	88,X N 4 7 7 7	# 3 3 3 3 3 3	0P BE 19	4	* # 3			VE	180	HAE	CT CT	OP	N	#	¥ 1				- - - - - - - - - - - - - - - - - - -	>
	JSR LDA HEREORIC LDX LDX LSR NOP ORA PHA PHP PLA PHP ROR RTI RTS SBC SED SE1	$\begin{array}{c} (\text{Ger Fig. 2) JUMP SUB} \\ M-A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE AC 4E 0D 2E 6E ED 8D	6 4 50LU N 4 6 6 6 6 4 4	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	A5 OF A6 46 05 26 66	N 1 3 3 3 5 5 3 3 5 3 3 5 3 3 5 3 3 5 3 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 3 5 5 3 5 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	22222	2) 6)	2	1	OP EA 48 68 28 40 60 38 F8	N 2 3 3 4 4 4 6 6 6 2 2 2	# OI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 NO P N 1 6	, x) # 2	0 0P 111 F1	NO)."	# 0 B 5 2 1 3 7	4 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5 2 5 2 5 2 5 2	OP BC 5E 1D 3E 7E	88,X N 4 7 7 7	# 3 3 3 3 3 3	0P BE 19	4	* # 3 3			VE	180	HAE	CT CT	BE	> N 5 4	#	2				- - - - - - - - - - - - - - - - - - -	>
	JSR LDA HERADHIC LDX LDY LSR NOP A PHA PHA PHA PHP ROL RTI SBC SEC SEC SE1 STA	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB \\ M-A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE OP AE AC 4E 0D 2E 6E ED 8D 8E	6 4 501U N 4 6 6 6 6 4 4 4	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	A5 OF A6 A4 46 05 26 66 66 85	NO 1 3 3 5 5 5 5 5 3 5 3 5 3 5 3	2222	2) 6/	2	1	OP EA 48 68 28 40 60 38 F8	N 2 3 3 4 4 4 6 6 6 2 2 2	# OI 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 NO P N 1 6	, x) # 2	0 0P 111 F1	NO)."	# 0 B 5 2 1 3 7 2 F 2 9	P N 4 4 6 6 5 4 6 6 6 6 5 4 5 4	5 2 5 2 5 2 5 2	OP BC 5E 1D 3E 7E FC	88,X N 4 7 7 7	# 3 3 3 3 3 3	0P BE 19	4	* # 3 3			VE	180	HAE	CT CT	BE	> N 5 4		2				- - - - - - - - - - - - - - - - - - -	>
	JSR LDA WEWWOWC LDA LDX LDX LDX LDX LSR NOP A PHA PHA PHA PHP PLA ROR RTI RTS SEC SEC SED SET STA STX	$\begin{array}{c c} \text{Gre Fig. 2) JUMP SUB} \\ M \to A & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE OP AE AC 4E 0D 2E 6E ED 8D 8E	6 4 5010 4 6 6 6 6 4 4 4 4 4 4	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	A5 OF A6 44 46 66 66 66 85 85	NO 1 3 3 5 5 5 5 5 3 5 3 5 3 5 3	2222	2) 6/	2	1	OP EA 48 68 28 40 60 38 F8 78	N 2 3 3 4 4 4 6 6 6 2 2 2 2	1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 NO P N 1 6	, x) # 2	0 0P 111 F1	NO)."	# 0 B 5 2 1 3 7 2 F 2 9	P N 4 4 6 6 5 4 6 6 6 6 5 4 5 4	5E.x 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	OP BC 5E 1D 3E 7E FC	88,X N 4 7 7 7	# 3 3 3 3 3 3	0P BE 19	4	* # 3 3			VE	180	HAE	CT CT	BE	> N 5 4		2				- - - - - - - - - - - - - - - - - - -	>
	JSR LDA Watatent LDX LDY LSR NOP ORA PHA PHA PLA PLA PLA PLA RTI RTS SBC SEC SEC SET STA STX STX	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB}{M-A} & (1) \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ $	0P A2 A0	2 2 2	2 # 2 2	20 AD AE OP AE AC 4E 0D 2E 6E ED 8D 8E	6 4 5010 4 6 6 6 6 4 4 4 4 4 4	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	A5 OF A6 44 46 66 66 66 85 85	NO 1 3 3 5 5 5 5 5 3 5 3 5 3 5 3	2222	2) 6/	2	1	OP EA 48 98 68 28 40 60 38 F8 78 AA	N 2 3 3 4 4 4 6 6 6 2 2 2	1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 NO P N 1 6	, x) # 2	0 0P 111 F1	NO)."	# 0 B 5 2 1 3 7 2 F 2 9	P N 4 4 6 6 5 4 6 6 6 6 5 4 5 4	5E.x 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	OP BC 5E 1D 3E 7E FC	88,X N 4 7 7 7	# 3 3 3 3 3 3	0P BE 19	4	* # 3 3			VE	180	HAE	CT CT	BE	> N 5 4		2				- - - - - - - - - - - - - - - - - - -	>
	JSR LDA LDA LDX LDX LDY NOP ORA PHP PHA PHP PLA PHP PLA RTI RTS SEC SEC SEC SEC SEC SEC SET STA STX TAX	$\begin{array}{c} (See \ Fig. 2) \ JUMP \ SUB \\ M - A & (1) \\ \hline \\ \hline \\ \hline \\ PPEATOR \\ M - Y & (1) \\ \hline \\ M - Y & (1) \\ \hline \\ PPEATOR \\ M - X & (1) \\ \hline \\ PPEATOR \\ M - X & (1) \\ \hline \\ PPEATOR \\ M - X & (1) \\ \hline \\ N - Y & (1) \\ N - Y & (1) \\ \hline \\ PPEATOR \\ N - X & (1) \\ N - Y & (1) \\ A - M & S - 1 - S \\ N - A & S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ S + 1 - S & M - A \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\$	0P A2 A0	2 2 2	2 # 2 2	20 AD AE OP AE AC 4E 0D 2E 6E ED 8D 8E	6 4 501U N 4 6 6 6 6 4 4 4	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	A5 OF A6 44 46 66 66 66 85 85	NO 1 3 3 5 5 5 5 5 3 5 3 5 3 5 3	2222	2) 6/	2	1	OP EA 48 98 68 28 40 60 38 F8 78 AA AB	N 2 3 3 4 4 4 6 6 6 2 2 2 2 2 2	# OI 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 8 1 1 1 1	0 NO P N 1 6	, x) # 2	0 0P 111 F1	NO)."	# 0 B 5 2 1 3 7 2 F 2 9	P N 4 4 6 6 5 4 6 6 6 6 5 4 5 4	5E.x 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	OP BC 5E 1D 3E 7E FC	88,X N 4 7 7 7	# 3 3 3 3 3 3	0P BE 19	4	* # 3 3			VE	180	HAE	CT CT	BE	> N 5 4		2				- - - - - - - - - - - - - - - - - - -	

+ ADD

A AND

V OR

-- SUBTRACT

V EXCLUSIVE OR

- NOT MODIFIED

M, MEMORY BIT 7

MA MEMORY BIT 6

N NO. CYCLES

# NO BYTES

TXA X→A TXS X→S TYA Y→A (1) ADD 1 TO "N" IF PAGE BOUNDARY IS CROSSED X INDEX X (2) ADD 1 TO "N" IF BRANCH OCCURS TO SAME PAGE ADD 2 TO "N" IF BRANCH OCCURS TO DIFFERENT PAGE Y (3) CARRY NOT - BELOW

A ACCUMULATOR M MEMORY PER EFFECTIVE ADDRESS (4) IF IN DECIMAL MODE Z FLAG IS INVALID ACCUMULATOR MUST BE CHECKED FOR ZERO RESULT Ms MEMORY PER STACK POINTER

INDEX Y

3-60







### SY6506 - 28 Pin Package

RES	1 28			Features	
V _{ss} [	2 27	ם¢ ₀ (IN)			
ø ₁ (оит) [	3 26	B/₩	<ul> <li>4K Addressable Byte</li> </ul>	o of Mamony (APO	0 4 9 1 1
IRO [	4 25	DB0	• 4K Addressable Byte	s of Memory (Abu	U-ADII)
V _{cc} [	5 24	DB1	<ul> <li>On-the-chip Clock</li> </ul>		
AB0 [	6 23	DB2			
AB1	7 22	]DB3	IRQ Interrupt		21,032
AB2	8 21	DB4			
AB3 [	9 20	DB5	<ul> <li>Two phases off</li> </ul>		a de la compañía de l
AB4	10 19	DB6			
AB5	11 18	DB7	<ul> <li>8 Bit Bi-Directional I</li> </ul>	Data Bus	
AB6 🗋	12 17	<b>AB11</b>			
AB7 [	13 16	AB10			
AB8	14 15				

### SY6512 – 40 Pin Package

AB11 20

21 Vss

∨ _{ss} ⊏	1	<u>_</u>	40	RES		-
RDY 🗖	2		39	]ø ₂ (OUT)		Features
ø ₁ C	3		38	] s.o.		
ם סאו	4		37	Dø ₂	• 65K Addressable B	vtes of Memory
Vss□	5		36	DBE		y les of memory
NMI 🗋	6		35	] N.C.	IRQ Interrupt	
SYNC	7		34	]R/₩		
	8		33	DB0	<ul> <li>NMI Interrupt</li> </ul>	
АВО 🗖	9		32	DB1	RDY Signal	40 ⁷
AB1	10		31	DB2	• ND F Signal	1. 1. N. M. M. M.
AB2	11		30	DB3	• 8 Bit Bi-Directiona	l Data Bus
AB3 🗌	12		29	DDB4		and the second
АВ4 🗌	13		28	DB2	<ul> <li>SYNC Signal</li> </ul>	
AB5	14		27	DB6	- Two photo input	
АВ6 🗖	15		26	DB7	<ul> <li>Two phase input</li> </ul>	and the second second
АВ7 🗖	16		25	AB15	<ul> <li>Data Bus Enable</li> </ul>	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
AB8	17		24	AB14 A A A A A A A A A A A A A A A A A A A	et et en e	
АВ9 🗌	18		23	ДАВ13		
AB10	19		22	DAB12		

# SY6500



## SY6515 – 28 Pin Package

∨ _{ss} []	$_{1}$ U	28	RES
RDY	2	27	□ø₂
ø₁□	3	26	]R/₩
	4	25	] DB0
V _{cc} □	5	24	DB1
АВО 🗌	6	23	DB2
AB1	7	22	DB3
AB2	8	21	DB4
АВЗ 🗋	9	20	DB5
АВ4 🗌	10	19	DB6
AB5 🗋	11	18	DB7
АВ6 🗌	12	17	<b>AB11</b>
АВ7 🗋	13	16	AB10
АВ8 🗌	14	15	ав9

### Features

- 4K Addressable Bytes of Memory (AB00-AB11)
- Two phase clock input
- IRQ Interrupt
- 8 Bit Bi-Directional Data Bus

# SY6500

## **CLOCK GENERATION CIRCUITS***

*For further details refer to Synertek SY6500 Applications Information Note AN2. Crystals used are CTS Knight MP Series or equivalents. (Series Mode)



MICRO-Iocessors



- Choice of external or on-board clocks
  - 1 MHz and 2 MHz operation
  - On-chip clock options
    - * External single clock input
    - * Crystal time base input
  - 40 and 28 pin package versions
  - Pipeline architecture
  - Operation over wide temperature range  $(-40^{\circ}C \text{ to } +85^{\circ}C)$

The SYE6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SYE6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz maximum operating frequencies.

### MEMBERS OF THE FAMILY

True indexing capability

• Variable length stack

• Bi-directional Data Bus

 Interrupt capability • Non-maskable interrupt

• Programmable stack pointer

• Use with any type or speed memory

PART NUMBERS		ART NUMBERS		PINS	IRQ	NMI	RDY	ADDRESSING
Plastic	Cerdip	Ceramic	CLOCKS	FINO		NIVIT	זעה	ADDRESSING
SYEP6502	SYED6502	SYEC6502	On-Chip	40	$\checkmark$	$\sqrt{2}$	$\checkmark$	16 (64 K)
SYEP6503	SYED6503	SYEC6503	"	28	$\checkmark$	$\checkmark$		12 (4 K)
SYEP6504	SYED6504	SYEC6504	"	28				13 (8 K)
SYEP6505	SYED6505	SYEC6505	"	28	$\checkmark$		$\checkmark$	12 (4 K)
SYEP6506	SYED6506	SYEC6506	"	28	$\sim$			12 (4 K)
SYEP6507	SYED6507	SYEC6507	"	28			$\checkmark$	13 (8 K)
SYEP6512	SYED6512	SYEC6512	External	40	$\checkmark$	· · • • √ - • •	$\sim$	16 (64 K)
SYEP6513	SYED6513	SYEC6513	"	28	$\checkmark$			12 (4 K)
SYEP6514	SYED6514	SYEC6514	"	28	$\checkmark$			13 (8 K)
SYEP6515	SYED6515	SYEC6515	"	28	$\checkmark$		$\checkmark$	12 (4 K)

# **D.C. CHARACTERISTICS** MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	V
Operating Temperature	TA	-40 to +85	°C
Storage Temperature	T _{STG}	-55 to +150	°C

### COMMENT

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

# **D.C. CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = -40^{\circ}C$ to +85°C) ( $\phi_1$ , $\phi_2$ applies to SYE651X, $\phi_0$ (in) applies to SYE650X)

Symbol	Characteristic	Min.	Max.	Unit
V _{IH}	Input High Voltage			
	Logic, Ø _{o (in)} (650X)	+2.4	V _{cc}	
	Ø ₁ , Ø ₂ (651X)	V _{cc} – 0.5	V _{cc} + 0.25	V
VIL	Input Low Voltage	· · ·		
	Logic, Ø _{o (in)} (650X)	-0.3	+0.4	
	Ø ₁ , Ø ₂ (651X)	-0.3	+0.2	V
I _{IL}	Input Loading			
	$(V_{in} = 0 V, V_{cc} = 5.25 V)$	-10	-300	μA
	"' RDY, S.O.			
l _{in}	Input Leakage Current			
	$(V_{in} = 0 \text{ to } 5.25 \text{ V}, V_{CC} = 0)$			
	Logic (Excl. RDY, S.O.)	-	2.5	μA
	Ø ₁ , Ø ₂ (651X)	-	100	μA
	Ø _{o (in)} (650X)	-	10.0	μA
TSI	Three-State (Off State) Input Current			<i></i>
	(V _{in} = 0.4 to 2.4 V, V _{cc} = 5.25 V)			
	DB0-DB7		10	μΑ
V _{OH}	Output High Voltage			
	(I _{LOAD} = -100µAdc, V _{cc} = 4.75 V)			
	SYNC, DB0-DB7, A0-A15, R/W	2.4	_	V
V _{OL}	Output Low Voltage			
01	(I _{LOAD} = 1.6mAdc, V _{cc} = 4.75 V)			
	SYNC, DB0-DB7, A0-A15, R/W	_	0.4	V
PD	Power Dissipation V _{CC} = 5.25V			
	1 MHz and 2 MHz		700	mW
С	Capacitance			
-	$(V_{in} = 0, T_{\Delta} = 25^{\circ}C, f = 1 \text{ MHz})$			
C _{in}	RES, NMI, RDY, IRQ, S.O., DBE		10	
~in	DB0-DB7		15	
c	A0-A15, R/W, SYNC	— .	12	pF
C _{out}		*		· ·
C _{Øo(in)}	Ø _{o (in)} (650X)		15	
01	Ø ₁ (651X)		50	
C _{Ø2}	Ø ₂ (651X)		80	

Note: IRQ and NMI require 3 K pull-up resistors.



# Peripheral Interface Adapter (PIA)



- Direct Replacement for MC6820
- Single +5V Power Supply
- Two 8-bit Bi-directional I/O Ports with Individual Data Direction Control
- CMOS-Compatible Peripheral Port A Lines
- Automatic "Handshake" Control of Data Transfers
- Programmable Interrupt Capability
- Automatic Initialization on Power Up
- 1 and 2 MHz Versions

The SY6520 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. Control of peripheral devices is accomplished through two 8-bit bi-directional I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

### BASIC SY6520 INTERFACE DIAGRAM



# **ORDERING INFORMATION**

Part Number	Package	Speed
SYC6520/6820	Ceramic	1MHz
SYD6520/6820	Cerdip	1MHz
SYP6520/6820	Plastic	1MHz
SYC6520A/68B20	Ceramic	2MHz
SYD6520A/68B20	Cerdip	2MHz
SYP6520A/68B20	Plastic	2MHz

## **PIN ASSIGNMENTS**

1					
Vss □	1	$\bigcirc$	40	þ	$CA_1$
PA ₀	2		39	Þ	$CA_2$
PA1	3		38	þ	IRQA
PA2	4		37	Þ	IRQB
РАз 🗆	5		36	Þ	$RS_0$
PA4	6		35	Þ	$RS_1$
РА5	7		34	Þ	RES
PA ₆	8		33	Þ	D ₀
PA7	9		32	þ	D1
РВ₀ 🗌	10	SY6520	31	þ	D ₂
РВ1	11		30	Þ	D ₃
РВ₂ [	12		29	Þ	D4
РВ3	13		28	Þ	D ₅
РВ4	14		27	Þ	D ₆
РВ5	15		26	Þ	D7
РВ6 [	16		25	þ	¢2
РВ7 🗋	17		24	Þ	$CS_1$
СВ1	18		23	Þ	$\overline{\text{CS}_2}$
СВ2	19		22	þ	CS ₀
Vcc 🗌	20		21	þ	R/W
1					

# MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

# D.C. CHARACTERISTICS ( $V_{CC}$ = 5.0V ± 5%, $V_{SS}$ = 0, $T_A$ = 0-70°C unless otherwise noted)

Characteristic	Symbol	Min.	Max.	Unit
Input High Voltage	V _{IH} .	+2.0	V _{CC}	ν.
Input Low Voltage	V _{IL}	-0.3	+0.8	V
Input Leakage Current $V_{IN} = 0$ to 5.0 V $R/\overline{W}$ , Reset, RS ₀ , RS ₁ , CS ₀ , CS ₁ , $\overline{CS_2}$ , CA ₁ , CB ₁ , $\phi_2$	I _{IN}		±2.5	μΑ
Three-State (Off State Input Current) ( $V_{IN} = 0.4$ to 2.4 V, $V_{CC} = max$ ), $D_0$ - $D_7$ , $PB_0$ - $PB_7$ , $CB_2$	I _{TSI}		±10	μΑ
Input High Current ( $V_{IH} = 2.4 V$ ), $PA_0$ - $PA_7$ , $CA_2$	I _{IH}	-100		μA
Input Low Current ( $V_{IL} = 0.4 V$ ), $PA_0$ - $PA_7$ , $CA_2$	I _{IL}		1.6	mA
Output High Voltage ( $V_{CC}$ = min, $I_{OH}$ = -100 $\mu$ A)	V _{OH}	2.4	-	v
Output Low Voltage $(V_{CC} = min, I_{OL} = 1.6mA)$	V _{OL}	· . _	+0.4	v
Output High Current (Sourcing) ( $V_{OH} = 2.4 V$ ) ( $V_O = 1.5 V$ , the current for driving other than TTL, e.g., Darlington Base ), PB ₀ -PB ₇ , CB ₂	I _{ОН}	-100 -1.0	-10	μA mA
Output Low Current (Sinking) (V _{OL} = 0.4 V)	I _{OL}	1.6		mA
Output Leakage Current (Off-State), IRQA, IRQB	IOFF	·	10	μA
Power Dissipation (V _{CC} = 5.25 V)	P _D		500	mW
Input Capacitance $(V_{IN} - 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ $D_0 - D_7, PA_0 - PA_7, PB_0 - PB_7, CA_2, CB_2$ $R/W, Reset, RS_0, RS_1, CS_0, CS_1, CS_2,$ $CA_1, CB_1, \phi_2$	C _{IN}		10 7.0 20	pF
Output Capacitance ( $V_{IN} - 0$ , $T_A = 25^{\circ}C$ , f = 1.0 MHz)	С _{ОИТ}	_	10	pF

Note: Negative sign indicates outward current flow, positive indicates inward flow.





57

3-69

MICRO-PROCESSOR

		SY6520 (1 MHz)		SY6520A (2 MHz)		
Characteristic	Symbol	Min.	Max.	Min.	Max.	Unit
READ TIMING CHARACTERISTICS						
Delay Time, Address Valid to $\phi_2$ Positive Transition	TAEW	180	-	90		ns
Delay Time, $\phi_2$ Positive Transition to Data Valid on Bus	T _{EDR}		395		190	ns
Peripheral Data Setup Time	TPDSU	300	-	150	_	ns
Data Bus Hold Time	T _{HR}	10		10		ns
Delay Time, $\phi_2$ Negative Transition to CA2 Negative Transition	T _{CA2}	· · – ·	1.0	_	0.5	μs
Delay Time, $\phi_2$ Negative Transition to CA2 Positive Transition	T _{RS1}		1.0	-	0.5	μs
Rise and Fall Time for CA1 and CA2 Input Signals	t _r , t _f	-	1.0	-	0.5	μs
Delay Time from CA1 Active Transition to CA2 Positive Transition	T _{RS2}		2.0	_	1.0	μs
Rise and Fall Time for $\phi_2$ Input	t _{rE} , t _{fE}	-	25	· _ ·	25	ns
WRITE TIMING CHARACTERISTICS						
$\phi_2$ Pulse Width	TE	0.440	1	0.200	_	μs
Delay Time, Address Valid to $\phi_2$ Positive Transition	TAEW	180	-	90	-	ns
Delay Time, Data Valid to $\phi_2$ Negative Transition	T _{DSU}	300	-	150	-	ns
Delay Time, Read/Write Negative Transition to $\phi_2$ Positive Transition	Twe	130	_	65	-	ns
Data Bus Hold Time	T _{HW}	10	_	10		ns
Delay Time, $\phi_{2}$ Negative Transition to Peripheral Data Valid	TPDW	-	1.0	-	0.5	μs
Delay Time, $\phi_2$ Negative Transition to Peripheral Data Valid CMOS (V _{CC} – 30%) PA0-PA7, CA2	T _{CMOS}	_	2.0	-	1.0	μs
Delay Time, $\phi_2$ Positive Transition to CB2 Negative Transition	T _{CB2}		1.0	<u> </u>	0.5	μs
Delay Time, Peripheral Data Valid to CB2 Negative Transition	TDC	0	1.5	0	0.75	μs
Delay Time, $\phi_2$ Positive Transition CB2 Positive Transition	T _{RS1}	-	1.0		0.5	μs
Rise and Fall Time for CB1 and CB2 Input Signals	t _r , t _f	-	1.0	-	0.5	μs
Delay Time, CB1 Active Transition to CB2 Positive Transition	T _{RS2}		2.0	_	1.0	μs
Delay Time, $\phi_2$ Negative Transition to Read/Write Positive Transition	T _{RW}	50	_	25	_	ns
		1				

- -

# SWITCHING CHARACTERISTICS ( $V_{CC}$ = +5V ± 5%, $T_A$ = 0-70°C, unless otherwise noted)





9

## INTERFACE SIGNAL DESCRIPTION

### RES (Reset)

This signal is used to initialize the PIA. A low signal on the  $\overline{\text{RES}}$  input causes all internal registers to be cleared.

### $\phi_2$ (Input Clock)

This input is the system  $\phi_2$  clock and is used to trigger all data transfers between the microprocessor and the PIA.

### R/W (Read/Write)

This signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the  $R/\overline{W}$  signal permits the processor to read data supplied by the PIA; a low on the  $R/\overline{W}$  signal permits the processor to Write into the PIA.

### IROA, IROB (Interrupt Requests)

 $\overline{IRQA}$  and  $\overline{IRQB}$  are interrupt lines generated by the PIA for ports A and B respectively. These signals are active low signals and have open-drain outputs, thus allowing multiple IRQ signals from multiple PIA's to be wire-ORed together before connecting to the processor IRQ signal input.

### D₀-D₇ (Data Bus)

These eight data bus lines are used to transfer data information between the processor and the PIA. These signals are bi-directional and are normally highimpedance except when selected for a read operation.

### CS0, CS1, CS2 (Chip Selects)

The PIA is selected when CS0 and CS1 are high and  $\overline{\text{CS2}}$  is low. These three chip select lines are normally connected to the processor address lines either directly or through external decoder circuits.

### RSO, RS1 (Register Selects)

These two signals are used to select the various registers inside the PIA.

## INTERNAL ARCHITECTURE

The SY6520 is organized into two independent sections referred to as the "A Side" and the "B Side." Each section consists of a Control Register (CRA, CRB), Data Direction Register (DDRA, DDRB), Output Register (ORA, ORB), Interrupt Status Control and the buffers necessary to drive the Peripheral Interface buses. Figure 3 is a block diagram of the SY6520.



n e esta e	, <b>7</b> .	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	<b></b>	CA2 Control	· · ·	DDRA Access	CA1	Control
	7	6	5		3	2	1	0
CRB	IRQB1	IRQB2		CB2 Control		DDRB Access	CB1 C	Control

Figure 4. Control Registers

### Data Input Register

When the microprocessor writes data into the SY6520, the data which appears on the data bus during the Phase Two clock pulse is latched into the Data Input Register. It is then transferred into one of six internal registers of the SY6520 after the trailing edge of Phase Two. This assures that the data on the peripheral output lines will make smooth transitions from high to low or from low to high and the voltage will remain stable except when it is going to the opposite polarity.

### Control Registers (CRA and CRB)

Figure 4 illustrates the bit designation and functions in the Control Registers. The Control Registers allow the microprocessor to control the operation of the Interrupt Control inputs (CA1, CA2, CB1, CB2), and Peripheral Control outputs (CA2, CB2). Bit 2 in each register controls the addressing of the Data Direction Registers (DDRA, DDRB) and the Output Registers (ORA, ORB). In addition, two bits (bit 6 and 7) are provided in each control register to indicate the status of the interrupt input lines (CA1, CA2, CB1, CB2). These interrupt status bits (IRQA1, IRQB1) are normally interrogated by the microprocessor during the interrupt service routine to determine the source of an active interrupt. These are the interrupt lines which drive the interrupt input (IRQ, NMI) of the microprocessor.

### Data Direction Registers (DDRA, DDRB)

The Data Direction Registers allow the processor to program each line in the 8-bit Peripheral I/O port to be either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral A port and each bit in DDRB controls the corresponding line in the Peripheral B port. Placing a "0" in a bit position in the Data Direction Register causes the corresponding Peripheral I/O line to act as an input; a "1" causes it to act as an output.

SY6520/6520A SY6820/68B20

### Peripheral Output Registers (ORA, ORB)

The Peripheral Output Registers store the output data which appears on the Peripheral I/O port. Writing a "0" into a bit in ORA causes the corresponding line on the Peripheral A port to go low (< 0.4V) if that line is programmed to act as an output. A "1" causes the corresponding output to go high. The lines of the Peripheral B port are controlled by ORB in the same manner.

### Interrupt Status Control

The four interrupt/peripheral control lines (CA1, CA2, CB1, CB2) are controlled by the Interrupt Status Control logic (A, B). This logic interprets the contents of the corresponding Control Register, detects active transitions on the interrupt inputs and performs those operations necessary to assure proper operation of these four peripheral interface lines.

Peripheral Interface Buffers (A, B) and Data Bus Buffers (DBB)

These Buffers provide the necessary current and voltage drive on the peripheral I/O ports and data bus to assure proper system operation and to meet the device specifications.

3-72

### FUNCTIONAL DESCRIPTION

Bit 2 (DDR) in each Control Register (CRA and CRB) controls the accessing to the Data Direction Register or the Peripheral interface. If bit 2 is a "1", a Peripheral Output register (ORA, ORB) is selected, and if bit 2 is a "0", a Data Direction Register (DDRA, DDRB) is selected. The Data Direction Register Access Control bit, together with the Register Select lines (RS0, RS1) selects the various internal registers as shown in Figure 5.

In order to write data into DDRA, ORA, DDRB, or ORB registers, bit 2 in the proper Control Register must first be set. The desired register may then be accessed with the address determined by the address interconnect technique used.

#### Register Select Lines (RS0), (RS1)

These two register select lines are used to select the various registers inside the SY6520. These input lines are used in conjunction with internal control registers to select a particular register that is to be accessed by the microprocessor. These lines are normally connected to microprocessor address output lines. These lines operate in conjunction with the chip-select inputs to allow the microprocessor to address a single 8-bit register within the microprocessor address space. This register may be an internal register (CRA, ORA, etc.) or it may be a Peripheral I/O port.

The processor may write directly into the Control Registers (CRA, CRB), the Data Direction Registers (DDRA, DDRB) and the Peripheral Output Registers (ORA, ORB). In addition, the processor may directly read the contents of the Control Registers and the Data Direction Registers. Accessing the Peripheral Output Register for the purpose of reading data back into the processor operates differently on the ORA and the ORB registers and therefore are discussed separately below.

### Reading the Peripheral A I/O Port

The Peripheral A I/O port consists of 8 lines which can be programmed to act as inputs or outputs. When programmed to act as outputs, each line reflects the contents of the corresponding bit in the Peripheral Output Register. When programmed to act as inputs, these lines will go high or low depending on the input data. The Peripheral Output Register (ORA) has no effect on those lines programmed to act as inputs. The eight lines of the Peripheral A I/O port therefore contain either input or output data depending on whether the line is programmed to act as an input or an output.

Performing a Read operation with RS1 = 0, RS0 = 0and the Data Direction Register Access Control bit (CRA-2) = 1, directly transfers the data on the Peripheral A I/O lines into the processor (via the data bus). This will contain both the input and output data. The processor must be programmed to recognize and interpret only those bits which are important to the particular peripheral operation being performed.

Since the processor always reads the Peripheral A I/O port pins instead of the actual Peripheral Output Register (ORA), it is possible for the data read into the processor to differ from the contents of the Peripheral Output Register for an output line. This is true when the I/O pin is not allowed to go to a full +2.4V DC when the Peripheral Output register contains a logic 1. In this case, the processor will read a 0 from the Peripheral A pin, even though the corresponding bit in the Peripheral Output register is a 1.

### Reading the Peripheral B I/O Port

Reading the Peripheral B I/O port yields a combination of input and output data in a manner similar to the Peripheral A port. However, data is read directly from the Peripheral B Output Register (ORB) for

	r Access	Register Data Direction Select Register Access Pin Control Bit		Select		
Register Selected	CRB-2	CRA-2	RS0	RS1		
Peripheral Interface A		1	0	0		
Data Direction Register A	_	0	0	0		
Control Register A		_	1	0		
Peripheral Interface B	1	ан на <del>–</del> ра	0	1		
Data Direction Register B	0	-	0	1		
Control Register B	_	-	1	1		

Figure 5. Register Addressing

those lines programmed to act as outputs. It is therefore possible to load down the Peripheral B Output lines without causing incorrect data to be transferred back into the processor on a Read operation.

### Interrupt Request Lines (IRQA, IRQB)

The active low Interrupt Request lines (IRQA and IRQB) act to interrupt the microprocessor either directly or through external interrupt priority circuitry. These lines are "open drain" and are capable of sinking 1.6 milliamps from an external source. This permits all interrupt request lines to be tied together in a "wired-OR" configuration. The "A" and "B" in the titles of these lines correspond to the "A" peripheral port and the "B" peripheral port. Hence each interrupt request line services one peripheral data port.

Each Interrupt Request line has two interrupt flag bits which can cause the Interrupt Request line to go low. These flags are bits 6 and 7 in the two Control Registers. These flags act as the link between the peripheral interrupt signals and the microprocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs (CA1, CA2, CB1, CB2).

The four interrupt flags are set by active transitions of the signal on the interrupt input (CA1, CA2, CB1, CB2).

### Control of IRQA

Control Register A bit 7 is always set by an active transition of the CA1 interrupt input signal. Interrupting from this flag can be disabled by setting bit 0 in the Control Register A (CRA) to a logic 0. Likewise, Control Register A bit 6 can be set by an active transition of the CA2 interrupt input signal. Interrupting from this flag can be disabled by setting bit 3 in the Control Register to a logic 0.

Both bit 6 and bit 7 in CRA are reset by a "Read Peripheral Output Register A" operation. This is defined as an operation in which the proper chip-select and register-select signals are provided to allow the processor to read the Peripheral A I/O port.

### Control of IRQB

Control of  $\overline{IRQB}$  is performed in exactly the same manner as that described above for  $\overline{IRQA}$ . Bit 7 in CRB is set by an active transition on CB1; interrupting from this flag is controlled by CRB bit 0. Likewise, bit 6 in CRB is set by an active transition on CB2; interrupting from this flag is controlled by CRB bit 3.

Also, both bit 6 and bit 7 are reset by a "Read Peripheral B Output Register" operation.

SUMMARY:

IROA goes low when CRA-7 = 1 and CRA-0 = 1 or when CRA-6 = 1 and CRA-3 = 1

IRQB goes low when CRB-7 = 1 and CRB-0 = 1 or when CRB-6 = 1 and CRB-3 = 1

It should be stressed at this point that the flags act as the link between the peripheral interrupt signals and the processor interrupt inputs. The interrupt disable bits allow the processor to control the interrupt function.

Interface Between SY6520 and Peripheral Devices

The SY6520 provides two 8-bit bi-directional ports and 4 interrupt/control lines for interfacing to peripheral devices. These ports and the associated interrupt/ control lines are referred to as the "A" side and the "B" side. Each side has its own unique characteristics and will therefore be discussed separately below.

#### Peripheral I/O Ports

The Peripheral A and Peripheral B I/O ports allow the microprocessor to interface to the input lines on the peripheral device by loading data into the Peripheral Output Register. They also allow the processor to interface with the peripheral device output lines by reading the data on the Peripheral Port input lines directly onto the data bus and into the internal registers of the processor.

#### Peripheral A I/O Port (PA0-PA7)

Each of the Peripheral I/O lines can be programmed to act as an input or an output. This is accomplished by setting a "1" in the corresponding bit in the Data Direction Register for those lines which are to act as outputs. A "0" in a bit of the Data Direction Register causes the corresponding Peripheral I/O lines to act as an input.

The buffers which drive the Peripheral A I/O lines contain "passive" pull-ups as shown in Figure 6. These pull-up devices are resistive in nature and therefore allow the output voltage to go to  $V_{CC}$  for a logic 1. The switches can sink a full 1.6mA, making these buffers capable of driving one standard TTL load.

In the input mode, the pull-up devices shown in Figure 6 are still connected to the I/O pin and still supply current to this pin. For this reason, these lines represent one standard TTL load in the input mode.

### Peripheral B I/O Port (PB0-PB7)

The Peripheral B I/O port duplicates many of the functions of the Peripheral A port. The process of programming these lines to act as an input or an out-

put has been discussed previously. Likewise, the effect of reading or writing this port has been discussed. However, there are several characteristics of the buffers driving these lines which affect their use in peripheral interfacing.

The Peripheral B I/O port buffers are push-pull devices as shown in Figure 7. The pull-up devices are switched "OFF" in the "0" state and "ON" for a logic 1. Since these pull-ups are active devices, the logic "1" voltage is not guaranteed to go higher than +2.4V. They are TTL compatible but are not CMOS compatible.

However, the active pull-up devices can source up to

1mA at 1.5V. This current drive capability is provided to allow direct connection to Darlington transistor switches. This allows very simple control of relays, lamps, etc.

Because these outputs are designed to drive transistors directly, the output data is read directly from the Peripheral Output Register for those lines programmed to act as inputs.

The final characteristic which is a function of the Peripheral B push-pull buffers is the high-impedance input state. When the Peripheral B I/O lines are programmed to act as inputs, the output buffer enters the high impedance state.







Interrupt Input/Peripheral Control Lines (CA1, CA2, CB1, CB2)

The four interrupt input/peripheral control lines provide a number of special peripheral control functions. These lines greatly enhance the power of the two general purpose interface ports (PA0-PA7, PB0-PB7). Figure 8 summarizes the operation of these control lines.

Peripheral A Interrupt Input/Peripheral Control Lines (CA1, CA2)

CA1 is an interrupt input only. An active transition of the signal on this input will set bit 7 of the Control Register A to a logic 1. The active transition can be programmed by setting a "0" in bit 1 of the CRA if the interrupt flag (bit 7 of CRA) is to be set on a negative transition of the CA1 signal or a "1" if it is to be set on a positive transition.

NOTE: A negative transition is defined as a transition from a high to a low, and a positive transition is defined as a transition from a low to a high voltage.

Setting the interrupt flag will interrupt the processor through  $\overline{IRQA}$  if bit 0 of CRA is a 1 as described previously.

CA2 can act as a totally independent interrupt input or as a peripheral control output. As an input (CRA, bit 5 = 0) it acts to set the interrupt flag, bit 6 of CRA, to a logic 1 on the active transition selected by bit 4 of CRA.

These control register bits and interrupt inputs serve the same basic function as that described above for CA1. The input signal sets the interrupt flag which serves as the link between the peripheral device and the processor interrupt structure. The interrupt disable bit allows the processor to exercise control over the system interrupts. In the Output mode (CRA, bit 5 = 1), CA2 can operate independently to generate a simple pulse each time the microprocessor reads the data on the Peripheral A I/O port. This mode is selected by setting CRA, bit 4 to a "0" and CRA, bit 3 to a "1". This pulse output can be used to control the counters, shift registers, etc. which make sequential data available on the Peripheral input lines.

A second output mode allows CA2 to be used in conjunction with CA1 to "handshake" between the processor and the peripheral device. On the A side, this technique allows positive control of data transfers from the peripheral device into the microprocessor. The CA1 input signals the processor that data is available by interrupting the processor. The processor reads the data and sets CA2 low. This signals the peripheral device that it can make new data available.

The final output mode can be selected by setting bit 4 of CRA to a 1. In this mode, CA2 is a simple peripheral control output which can be set high or low by setting bit 3 of CRA to a 1 or a 0 respectively.

Peripheral B Interrupt Input/Peripheral Control Lines (CB1, CB2)

CB1 operates as an interrupt input only in the same manner as CA1. Bit 7 of CRB is set by the active transition selected by bit 0 of CRB. Likewise, the CB2 input mode operates exactly the same as the CA2 input modes. The CB2 output modes, CRB bit 5 = 1, differ somewhat from those of CA2. The pulse output occurs when the processor writes data into the Peripheral B Output Register. Also, the "handshaking" operates on data transfers from the processor into the peripheral device.

CRA (CRB)		Active Transition			
Bit 1	Bit 0	of Input Signal*	IRQA (IRQB) Interrupt Outputs		
0	0	Negative	Disable — remain high		
0	1	Negative	Enable — goes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1)		
1	0	Positive	Disable — remain high		
1	1	Positive	Enable — as explained above		

*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

## CA2/CB2 INPUT MODES

С	CRA (CRB) Active Transition		RB) Active Transition		
Bit 5	Bit 4	Bit 3	of Input Signal*	IRQA (IRQB) Interrupt Outputs	
0	0	0	Negative	Disable — remains high	
0	0	1	Negative	Enable – goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2)	
0	1	0	Positive	Disable — remains high	
0	1	1	Positive	Enable – as explained above	

*Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).

# CA2 OUTPUT MODES

	CRA			
Bit 5	Bit 4	Bit 3	Mode	Description
1	0	0	"Handshake" on Read	CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor.
1	0	1	Pulse Output	CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken.
1	1	0	Manual Output	CA2 set low
1	1	1	Manual Output	CA2 set high

## **CB2 OUTPUT MODES**

	CRB						
Bit 5	Bit 4	Bit 3	Mode	Description			
1	0	0	"Handshake" on Write	CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device.			
1	0	1	Pulse Output	CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available.			
1	1	0	Manual Output	CB2 set low			
1	1	1	Manual Output	CB2 set high			

Figure 8. Summary of Operation of Control Lines

3-77

# PACKAGE OUTLINE



NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation



The SYE6520 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. Control of peripheral devices is accomplished through two 8-bit bi-directional

I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

### BASIC SY6520 INTERFACE DIAGRAM



### ORDERING INFORMATION

Part Number	Package	Clock Frequency
SYEC6520	Ceramic	1 MHz
SYED6520	Cerdip	1 MHz
SYEP6520	Plastic	1 MHz
SYEC6520A	Ceramic	2 MHz
SYED6520A	Cerdip	2 MHz
SYEP6520A	Plastic	2 MHz
SYEC6820	Ceramic	1 MHz
SYED6820	Cerdip	1 MHz
SYEP6820	Plastic	1 MHz
SYEC68B20	Ceramic	2 MHz
SYED68B20	Cerdip	2 MHz
SYEP68B20	Plastic	2 MHz

### **PIN ASSIGNMENTS**

		-		
∨ss □		40	þ	CA1
PA0	2	39	Þ	CA2
PA1	3	38	Þ	IRQA
PA2	4	37	Þ	IRQB
PA3	5	36	Þ	RS ₀
PA4	6	35	Þ	RS ₁
PA5	7	34	Þ	RES
PA6	8	33	Þ	D ₀
PA7	9	32	Þ	D ₁
РВо 🗋	10 SY E6520	31	Þ	D ₂
. РВ1 🗌	11	30	Þ	D ₃
РВ2	12	29	Þ	D4
РВ3	13	28	Þ	D ₅
РВ4	14	27	Þ	$D_6$
PB5	15	26	Þ	D7
PB6	16	25		¢2
РВ7	17	24	白	CS1
СВ1	18	23	Þ	$\overline{\text{CS}_2}$
СВ2	19	22	Þ	CS ₀
Vcc 🗌	20	21	Þ	R/W

# SYE6520/SYE6820 SYE6520A/SYE68B20

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	V _{in}	-0.3 to +7.0	v
Operating Temperature Range	TA	-40 to +85	°c
Storage Temperature Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

# **D.C. CHARACTERISTICS** ( $V_{CC}$ = 5.0V ± 5%, $V_{SS}$ = 0, $T_A$ = -40°C to +85°C unless otherwise noted)

Characteristic	Symbol	Min.	Max.	Unit
Input High Voltage	V _{IH}	2.4	V _{CC}	V ^a stat
Input Low Voltage	VIL	-0.3	0.4	V
Input Leakage Current $V_{IN} = 0$ to 5.0 V $R/\overline{W}$ , Reset, RS ₀ , RS ₁ , CS ₀ , CS ₁ , $\overline{CS_2}$ , CA ₁ , CB ₁ , $\phi_2$	l _{IN}	_	±2.5	μΑ
Three-State (Off State Input Current) ( $V_{IN}$ = 0.4 to 2.4 V, $V_{CC}$ = max), D ₀ -D ₇ , PB ₀ -PB ₇ , CB ₂	I _{TSI}		±10	μΑ
Input High Current (V _{IH} = 2.4 V), PA ₀ -PA ₇ , CA ₂	I III	-100	_	μΑ
Input Low Current (V _{IL} = 0.4 V), PA ₀ -PA ₇ , CA ₂	I _{IL}	_	1.6	mA
Output High Voltage (V _{CC} = min, $I_{OH}$ = -100 $\mu$ A)	V _{OH}	2.4	<u> </u>	v
Output Low Voltage (V _{CC} = min, I _{OL} = 1.6mA)	V _{OL}	-	+0.4	v
Output High Current (Sourcing) $(V_{OH} = 2.4 V)$ $(V_O = 1.5 V, the current for driving other than TTL, e.g., Darlington Base ), PB0-PB7, CB2$	Гон	-100	-10	μA mA
Output Low Current (Sinking) (V _{OL} = 0.4 V)	IOL	1.6	_	mA
Output Leakage Current (Off-State), IRQA, IRQB	IOFF	-	10	μA
Power Dissipation V _{CC} = 5.25V	PD	. <u> </u>	500	mW
Input Capacitance $(V_{IN} - 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ $D_0 \cdot D_7, PA_0 \cdot PA_7, PB_0 \cdot PB_7, CA_2, CB_2$ $R/W, Reset, RS_0, RS_1, CS_0, CS_1, CS_2,$ $CA_1, CB_1, \phi_2$	C _{IN}		10 7.0 20	pF
Output Capacitance $(V_{IN} - 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$	C _{OUT}	_	10	pF

Note: Negative sign indicates outward current flow, positive indicates inward flow.



# Peripheral Interface Adapter (PIA)

# SY6521/SY6821 SY6521A/SY68B21

# MICROPROCESSOR PRODUCTS

- Extended Performance Version of SY6520
- Single +5V Power Supply
- Two 8-bit Bi-directional I/O Ports with Individual Data Direction Control
- CMOS-Compatible Peripheral Port A lines
- Automatic "Handshake" Control of Data Transfers

- Programmable Interrupt Capability
- Automatic Initialization on Power Up
- 1 and 2 MHz Versions
- Direct Replacement for MC6821

The SY6521 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. It is functionally compatible with the SY6520, but with more drive capability and improved performance. Control of peripheral devices is accomplished through two 8-bit bidirectional I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

### **PIN ASSIGNMENTS**



**BASIC SY6521 INTERFACE DIAGRAM** 

### ORDERING INFORMATION

Part Number	Package	Speed
SYC6521	Ceramic	1 MHz
SYD6521	Cerdip	1 MHz
SYP6521	Plastic	1 MHz
SYC6521A	Ceramic	2 MHz
SYD6521A	Cerdip	2 MHz
SYP6521A	Plastic	2 MHz
SYC6821	Ceramic	1 MHz
SYD6821	Cerdip	1 MHz
SYP6821	Pastic	1 MHz
SYC68B21	Ceramic	2 MHz
SYD68B21	Cerdip	2 MHz
SYP68B21	Plastic	2 MHz

Vss 🗆	1	<u> </u>	40	μ	CA1
PA0	2		39	白。	CA2
PA1	3		38	þi	RQA
PA ₂	4		37	þī	RQB
PA3	5		36	þ	٦S ₀
PA4	6		35	þ	RS1
PA ₅	7		34	þi	RES
PA ₆	8		33	Þ١	D ₀
PA7	9		32	Þ٩	D ₁
РВ₀ [	10	SY6521	31		D ₂
РВ1	11		30	þι	03
PB ₂	12		29	þ	D4
РВ3	13		28	Ьi	05
РВ4	14		27	口 u	D ₆
РВ5 🗌	15		26	þ	D7
РВ6	16		25	þ,	52
РВ7	17		24	口。	CS ₁
СВ1	18		23	Ъ	CS ₂
СВ2	19		22	þ	CS ₀
Vcc 🗌	20		21	Þ١	₹/₩
	_				
### ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	VIN	-0.3 to +7.0	v
Operating Temperature Range	TA	0 to +7.0	°c
Storage Temperature Range	T _{STG}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

### **D.C. CHARACTERISTICS** ( $V_{CC}$ = 5.0V ± 5%, $V_{SS}$ = 0, $T_A$ = 0°C to 70°C unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
V _{IH}	Input High Voltage	+2.0	V _{CC}	v
VIL	Input Low Voltage	-0.3	+0.8	V
l _{IN}	Input Leakage Current $V_{IN} = 0 \text{ to } 5.0V$ $R/W$ , Reset, RS ₀ , RS ₁ , CS ₀ , CS ₁ , $\overline{CS}_2$ , CA ₁ , CB ₁ , $\phi_2$	_	±2.5	μΑ
ITSI	Three-State (Off-State Input Current) ( $V_{IN} = 0.4$ to 2.4V, $V_{CC} = max$ ), $D_0-D_7$ , $PB_0-PB_7$ , $CB_2$		±10	μA
I ^{IH}	Input High Current ( $V_{IH} = 2.4V$ ), PA ₀ -PA ₇ , CA ₂	-200		μA
IIL	Input Low Current (V _{IL} = 0.4V), PA ₀ -PA ₇ , CA ₂	_	2.4	mA
V _{OL}	Output Low Voltage (I _L = 3.2 mA), IRQA, IRQB	-	0.4	v
V _{OH}	Output High Voltage ( $I_L = -205 \ \mu A$ ), D ₀ -D ₇	2.4	-	V
VOL	Output Low Voltage (I _L = 3.2mA), PA ₀ -PA ₇ , PB ₀ -PB ₇ , CA ₂ , CB ₂	_	0.4	v
V _{OH}	Output High Voltage (I _H = -200μA), PA ₀ -PA ₇ , PB ₀ -PB ₇ , CA ₂ , CB ₂	2.4	_	v
I _{OH}	Output High Current (Direct Transistor Drive Outputs) (V _{OUT} = 1.5V), PB ₀ -PB ₇ , CB ₂	-1.0	-10.0	mA
IOFF	Output Leakage Current (Off-State), IRQA, IRQB	_	10	μΑ
P _D	Power Dissipation (V _{CC} = 5.25V)	- ,	500	mW
C _{IN}	Input Capacitance $(V_{IN} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ $D_0 - D_7, PA_0 - PA_7, PB_0 - PB_7, CA_2, CB_2$ $R/W, Reset, RS_0, RS_1, CS_0, CS_1, \overline{CS_2},$ $CA_1, CB_1, \phi_2$		10 7.0 20	pF pF pF
C _{OUT}	Output Capacitance $(V_{IN} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$		10	pF

Note: Negative sign indicates outward current flow, positive indicates inward flow.





3-83

**PROCESSOR INTERFACE TIMING** ( $V_{CC} = 5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C unless otherwise noted)

		SY6	521	SY65		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tCY	Cycle Time	1000	_	500	-	ns
t _{EH}	$\phi_2$ Pulse Width	440	· · · <u>- ·</u>	200		ns
tel	$\phi_2$ Pulse Delay	430	-	210	-	ns
t _{AS}	CS, RS, R/W Setup Time	160	-	70	, <b>—</b>	ns
t _{AH}	CS, RS, R/W Hold Time	10		10	-	ns
tDDR	Data Delay Time, Read Cycle	_	320	<u> </u>	180	ns
tDHR	Data Hold Time, Read Cycle	10	-	10	-	ns
tDSW	Data Setup Time, Write Cycle	195	_	60	-	ns
tDHW	Data Hold Time, Write Cycle	10	_	10	_	ns

## **PERIPHERAL INTERFACE TIMING** (V_{CC} = 5V $\pm$ 5%, T_A = 0°C to 70°C unless otherwise noted)

		SY6	521	SY65	521A	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{PDSU}	Peripheral Data Setup Time	200	-	100	-	ns
t _{CA2}	CA ₂ Delay Time, High-to-Low	_	1.0	-	0.5	μs
t _{RS1}	CA ₂ Delay Time, Low-to-High		1.0	-	0.5	μs
t _{RS2}	CA ₂ Delay Time, Handshake Mode	-	2.0	_	1.0	μs
t _{CB2}	CB ₂ Delay Time, High-to-Low		1.0	. –	0.5	μs
t _{RS1}	t _{RS1} CB ₂ Delay Time, Low-to-High		1.0	· · · _ ·	0.5	μs
t _{RS2}	CB ₂ Delay Time, Handshake Mode	_	2.0	_	1.0	μs
t _{PDW}	Peripheral Port Delay Time	-	1.0	.—	0.5	μs
tcmos	Peripheral Port Delay Time (CMOS)		2.0	-	1.0	μs
t _{DC}	CB ₂ Delay Time from Data Valid	20	-	20	-	ns
P _{WI}	Interrupt Input Pulse Width	500	-	500	-	ns
t _{RS3}	Interrupt Response Time		1.0	. —	1.0	μs
t _{IR}	Interrupt Clear Delay	_	1.6	-	0.85	μs
t _R , t _F	Rise and Fall Times – CA1, CA2, CB1, CB2	<u> </u>	1.0	_	1.0	μs

### INTERFACE SIGNAL DESCRIPTION

### RES (Reset)

This signal is used to initialize the PIA. A low signal on the  $\overline{\text{RES}}$  input causes all internal registers to be cleared.

### $\phi_2$ (Input Clock)

This input is the system  $\phi_2$  clock and is used to trigger all data transfers between the microprocessor and the PIA.

### R/W (Read/Write)

This signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the  $R/\overline{W}$  signal permits the processor to read data supplied by the PIA; a low on the  $R/\overline{W}$  signal permits the processor to Write into the PIA.

### IRQA, IRQB (Interrupt Requests)

IRQA and IRQB are interrupt lines generated by the PIA for ports A and B respectively. These signals are active low signals and have open-drain outputs, thus allowing multiple IRQ signals from multiple PIA's to be wire-ORed together before connecting to the processor IRQ signal input.

### D₀-D₇ (Data Bus)

These eight data bus lines are used to transfer data information between the processor and the PIA. These signals are bi-directional and are normally highimpedance except when selected for a read operation.

### CS0, CS1, CS2 (Chip Selects)

The PIA is selected when CS0 and CS1 are high and  $\overline{\text{CS2}}$  is low. These three chip select lines are normally connected to the processor address lines either directly or through external decoder circuits.

#### RS0, RS1 (Register Selects)

These two signals are used to select the various registers inside the PIA.

### INTERNAL ARCHITECTURE

The SY6520 is organized into two independent sections referred to as the "A Side" and the "B Side." Each section consists of a Control Register (CRA, CRB), Data Direction Register (DDRA, DDRB), Output Register (ORA, ORB), Interrupt Status Control and the buffers necessary to drive the Peripheral Interface buses. Figure 12 is a block diagram of the SY6521.



	۰,	2	1					
-	-	-	-	-	-	-	-	

	7	6	5	4	3	2	1	0
CRA	IRQA1	IRQA2	r	CA2 Control		DDRA Access		Control
	7	6	5	4	3	2	1	0
CRB	IRQB1	IRQB2	r	CB2 Control		DDRB Access	CB1 Co	ontrol

Figure 13, Control Registers

#### Data Input Register

When the microprocessor writes data into the SY6521 the data which appears on the data bus during the Phase Two clock pulse is latched into the Data Input Register. It is then transferred into one of six internal registers of the SY6521 after the trailing edge of Phase Two. This assures that the data on the peripheral output lines will make smooth transitions from high to low or from low to high and the voltage will remain stable except when it is going to the opposite polarity.

### Control Registers (CRA and CRB)

Figure 4 illustrates the bit designation and functions in the Control Registers. The Control Registers allow the microprocessor to control the operation of the Interrupt Control inputs (CA1, CA2, CB1, CB2), and Peripheral Control outputs (CA2, CB2). Bit 2 in each register controls the addressing of the Data Direction Registers (DDRA, DDRB) and the Output Registers (ORA, ORB). In addition, two bits (bit 6 and 7) are provided in each control register to indicate the status of the interrupt input lines (CA1, CA2, CB1, CB2). These interrupt status bits (IRQA1, IRQB1) are normally interrogated by the microprocessor during the interrupt service routine to determine the source of an active interrupt. These are the interrupt lines which drive the interrupt input (IRQ, NMI) of the microprocessor.

#### Data Direction Registers (DDRA, DDRB)

The Data Direction Registers allow the processor to program each line in the 8-bit Peripheral I/O port to be either an input or an output. Each bit in DDRA controls the corresponding line in the Peripheral A port and each bit in DDRB controls the corresponding line in the Peripheral B port. Placing a "O" in a bit position in the Data Direction Register causes the corresponding Peripheral I/O line to act as an input; a "1" causes it to act as an output.

#### Peripheral Output Registers (ORA, ORB)

The Peripheral Output Registers store the output data which appears on the Peripheral I/O port. Writing a "0" into a bit in ORA causes the corresponding line on the Peripheral A port to go low (< 0.4V) if that line is programmed to act as an output. A "1" causes the corresponding output to go high. The lines of the Peripheral B port are controlled by ORB in the same manner.

#### Interrupt Status Control

The four interrupt/peripheral control lines (CA1, CA2, CB1, CB2) are controlled by the Interrupt Status Control logic (A, B). This logic interprets the contents of the corresponding Control Register, detects active transitions on the interrupt inputs and performs those operations necessary to assure proper operation of these four peripheral interface lines.

Peripheral Interface Buffers (A, B) and Data Bus Buffers (DBB)

These Buffers provide the necessary current and voltage drive on the peripheral I/O ports and data bus to assure proper system operation and to meet the device specifications.

### FUNCTIONAL DESCRIPTION

Bit 2 (DDR) in each Control Register (CRA and CRB) controls the accessing to the Data Direction Register or the Peripheral interface. If bit 2 is a "1", a Peripheral Output register (ORA, ORB) is selected, and if bit 2 is a "0", a Data Direction Register (DDRA, DDRB) is selected. The Data Direction Register Access Control bit, together with the Register Select lines (RSO, RS1) selects the various internal registers as shown in Figure 14.

In order to write data into DDRA, ORA, DDRB, or ORB registers, bit 2 in the proper Control Register must first be set. The desired register may then be accessed with the address determined by the address interconnect technique used.

Register Select Lines (RS0), (RS1)

These two register select lines are used to select the various registers inside the SY6521. These input lines are used in conjunction with internal control registers to select a particular register that is to be accessed by the microprocessor. These lines are normally connected to microprocessor address output lines. These lines operate in conjunction with the chip-select inputs to allow the microprocessor to address a single 8-bit register within the microprocessor address space. This register may be an internal register (CRA, ORA, etc.) or it may be a Peripheral I/O port.

The processor may write directly into the Control Registers (CRA, CRB), the Data Direction Registers (DDRA, DDRB) and the Peripheral Output Registers (ORA, ORB). In addition, the processor may directly read the contents of the Control Registers and the Data Direction Registers. Accessing the Peripheral Output Register for the purpose of reading data back into the processor operates differently on the ORA and the ORB registers and therefore are discussed separately below. Reading the Peripheral A I/O Port

The Peripheral A I/O port consists of 8 lines which can be programmed to act as inputs or outputs. When programmed to act as outputs, each line reflects the contents of the corresponding bit in the Peripheral Output Register. When programmed to act as inputs, these lines will go high or low depending on the input data. The Peripheral Output Register (ORA) has no effect on those lines programmed to act as inputs. The eight lines of the Peripheral A I/O port therefore contain either input or output data depending on whether the line is programmed to act as an input or an output.

Performing a Read operation with RS1 = 0, RS0 = 0and the Data Direction Register Access Control bit (CRA-2) = 1, directly transfers the data on the Peripheral A I/O lines into the processor (via the data bus). This will contain both the input and output data. The processor must be programmed to recognize and interpret only those bits which are important to the particular peripheral operation being performed.

Since the processor always reads the Peripheral A I/O port pins instead of the actual Peripheral Output Register (ORA), it is possible for the data read into the processor to differ from the contents of the Peripheral Output Register for an output line. This is true when the I/O pin is not allowed to go to a full +2.4V DC when the Peripheral Output register contains a logic 1. In this case, the processor will read a 0 from the Peripheral A pin, even though the corresponding bit in the Peripheral Output register is a 1.

### Reading the Peripheral B I/O Port

Reading the Peripheral B I/O port yields a combination of input and output data in a manner similar to the Peripheral A port. However, data is read directly from the Peripheral B Output Register (ORB) for

	Data Direction Register Access Control Bit		Select Register Access		Select		
Register Selected	CRB-2	CRA-2	RSO	RS1			
Peripheral Interface A	-	1	0	0			
Data Direction Register A		0	0	0			
Control Register A	_	_	1	0			
Peripheral Interface B	1	-	0	1			
Data Direction Register B	0	. –	0	1			
Control Register B	-	-	1	1			

Figure 14. Register Addressing

those lines programmed to act as outputs. It is therefore possible to load down the Peripheral B Output lines without causing incorrect data to be transferred back into the processor on a Read operation.

### Interrupt Request Lines (IRQA, IRQB)

The active low Interrupt Request lines (IRQA and IRQB) act to interrupt the microprocessor either directly or through external interrupt priority circuitry. These lines are "open drain" and are capable of sinking 1.6 milliamps from an external source. This permits all interrupt request lines to be tied together in a "wired-OR" configuration. The "A" and "B" in the titles of these lines correspond to the "A" peripheral port and the "B" peripheral port. Hence each interrupt request line services one peripheral data port.

Each Interrupt Request line has two interrupt flag bits which can cause the Interrupt Request line to go low. These flags are bits 6 and 7 in the two Control Registers. These flags act as the link between the peripheral interrupt signals and the microprocessor interrupt inputs. Each flag has a corresponding interrupt disable bit which allows the processor to enable or disable the interrupt from each of the four interrupt inputs (CA1, CA2, CB1, CB2).

The four interrupt flags are set by active transitions of the signal on the interrupt input (CA1, CA2, CB1, CB2).

### Control of IRQA

Control Register A bit 7 is always set by an active transition of the CA1 interrupt input signal. Interrupting from this flag can be disabled by setting bit 0 in the Control Register A (CRA) to a logic 0. Likewise, Control Register A bit 6 can be set by an active transition of the CA2 interrupt input signal. Interrupting from this flag can be disabled by setting bit 3 in the Control Register to a logic 0.

Both bit 6 and bit 7 in CRA are reset by a "Read Peripheral Output Register A" operation. This is defined as an operation in which the proper chip-select and register-select signals are provided to allow the processor to read the Peripheral A I/O port.

### Control of IRQB

Control of  $\overline{IRQB}$  is performed in exactly the same manner as that described above for  $\overline{IRQA}$ . Bit 7 in CRB is set by an active transition on CB1; interrupting from this flag is controlled by CRB bit 0. Likewise, bit 6 in CRB is set by an active transition on CB2; interrupting from this flag is controlled by CRB bit 3.

Also, both bit 6 and bit 7 are reset by a "Read Peripheral B Output Register" operation.

## SY6521/SY6521A

SUMMARY:

IROA goes low when CRA-7 = 1 and CRA-0 = 1 or when CRA-6 = 1 and CRA-3 = 1

IRQB goes low when CRB-7 = 1 and CRB-0 = 1 or when CRB-6 = 1 and CRB-3 = 1

It should be stressed at this point that the flags act as the link between the peripheral interrupt signals and the processor interrupt inputs. The interrupt disable bits allow the processor to control the interrupt function.

Interface Between SY6521 and Peripheral Devices

The SY6521 provides two 8-bit bi-directional ports and 4 interrupt/control lines for interfacing to peripheral devices. These ports and the associated interrupt/ control lines are referred to as the "A" side and the "B" side. Each side has its own unique characteristics and will therefore be discussed separately below.

#### Peripheral I/O Ports

The Peripheral A and Peripheral B I/O ports allow the microprocessor to interface to the input lines on the peripheral device by loading data into the Peripheral Output Register. They also allow the processor to interface with the peripheral device output lines by reading the data on the Peripheral Port input lines directly onto the data bus and into the internal registers of the processor.

#### Peripheral A I/O Port (PA0-PA7)

Each of the Peripheral I/O lines can be programmed to act as an input or an output. This is accomplished by setting a "1" in the corresponding bit in the Data Direction Register for those lines which are to act as outputs. A "0" in a bit of the Data Direction Register causes the corresponding Peripheral I/O lines to act as an input.

The buffers which drive the Peripheral A I/O lines contain "passive" pull-ups as shown in Figure 15. These pull-up devices are resistive in nature and therefore allow the output voltage to go to  $V_{CC}$  for a logic 1. The switches can sink a full 1.6mA, making these buffers capable of driving one standard TTL load.

In the input mode, the pull-up devices shown in Figure 15 are still connected to the I/O pin and still supply current to this pin. For this reason, these lines represent one standard TTL load in the input mode.

#### Peripheral B I/O Port (PB0-PB7)

The Peripheral B I/O port duplicates many of the functions of the Peripheral A port. The process of programming these lines to act as an input or an out-

put has been discussed previously. Likewise, the effect of reading or writing this port has been discussed. However, there are several characteristics of the buffers driving these lines which affect their use in peripheral interfacing.

The Peripheral B I/O port buffers are push-pull devices as shown in Figure 16. The pull-up devices are switched "OFF" in the "0" state and "ON" for a logic 1. Since these pull-ups are active devices, the logic "1" voltage is not guaranteed to go higher than +2.4V. They are TTL compatible but are not CMOS compatible.

However, the active pull-up devices can source up to

1mA at 1.5V. This current drive capability is provided to allow direct connection to Darlington transistor switches. This allows very simple control of relays, lamps, etc.

Because these outputs are designed to drive transistors directly, the output data is read directly from the Peripheral Output Register for those lines programmed to act as inputs.

The final characteristic which is a function of the Peripheral B push-pull buffers is the high-impedance input state. When the Peripheral B I/O lines are programmed to act as inputs, the output buffer enters the high impedance state.



5

Interrupt Input/Peripheral Control Lines (CA1, CA2, CB1, CB2)

The four interrupt input/peripheral control lines provide a number of special peripheral control functions. These lines greatly enhance the power of the two general purpose interface ports (PA0-PA7, PB0-PB7). Figure 17 summarizes the operation of these control lines.

Peripheral A Interrupt Input/Peripheral Control Lines (CA1, CA2)

CA1 is an interrupt input only. An active transition of the signal on this input will set bit 7 of the Control Register A to a logic 1. The active transition can be programmed by setting a "0" in bit 1 of the CRA if the interrupt flag (bit 7 of CRA) is to be set on a negative transition of the CA1 signal or a "1" if it is to be set on a positive transition.

NOTE: A negative transition is defined as a transition from a high to a low, and a positive transition is defined as a transition from a low to a high voltage.

Setting the interrupt flag will interrupt the processor through  $\overline{IRQA}$  if bit 0 of CRA is a 1 as described previously.

CA2 can act as a totally independent interrupt input or as a peripheral control output. As an input (CRA, bit 5 = 0) it acts to set the interrupt flag, bit 6 of CRA, to a logic 1 on the active transition selected by bit 4 of CRA.

These control register bits and interrupt inputs serve the same basic function as that described above for CA1. The input signal sets the interrupt flag which serves as the link between the peripheral device and the processor interrupt structure. The interrupt disable bit allows the processor to exercise control over the system interrupts. In the Output mode (CRA, bit 5 = 1), CA2 can operate independently to generate a simple pulse each time the microprocessor reads the data on the Peripheral A I/O port. This mode is selected by setting CRA, bit 4 to a "0" and CRA, bit 3 to a "1". This pulse output can be used to control the counters, shift registers, etc. which make sequential data available on the Peripheral input lines.

A second output mode allows CA2 to be used in conjunction with CA1 to "handshake" between the processor and the peripheral device. On the A side, this technique allows positive control of data transfers from the peripheral device into the microprocessor. The CA1 input signals the processor that data is available by interrupting the processor. The processor reads the data and sets CA2 low. This signals the peripheral device that it can make new data available.

The final output mode can be selected by setting bit 4 of CRA to a 1. In this mode, CA2 is a simple peripheral control output which can be set high or low by setting bit 3 of CRA to a 1 or a 0 respectively.

Peripheral B Interrupt Input/Peripheral Control Lines (CB1, CB2)

CB1 operates as an interrupt input only in the same manner as CA1. Bit 7 of CRB is set by the active transition selected by bit 0 of CRB. Likewise, the CB2 input mode operates exactly the same as the CA2 input modes. The CB2 output modes, CRB bit 5 = 1, differ somewhat from those of CA2. The pulse output occurs when the processor writes data into the Peripheral B Output Register. Also, the "handshaking" operates on data transfers from the processor into the peripheral device.

	CA1/CB1 CONTROL							
CRA	(CRB)	Active Transition						
Bit 1	Bit 0	of Input Signal*	IRQA (IRQB) Interrupt Outputs					
0	0	Negative	Disable — remain high					
0	1	Negative	Enable — goes low when bit 7 in CRA (CRB) is set by active transition of signal on CA1 (CB1)					
1	0	Positive	Disable — remain high					
1	1	Positive	Positive Enable – as explained above					

*Note: Bit 7 of CRA (CRB) will be set to a logic 1 by an active transition of the CA1 (CB1) signal. This is independent of the state of Bit 0 in CRA (CRB).

### CA2/CB2 INPUT MODES

CRA (CRB)		3)	Active Transition			
Bit 5	Bit 4	Bit 3	of Input Signal*	IRQA (IRQB) Interrupt Outputs		
0	0	0 Neg	Negative	Disable — remains high		
0	0	1	Negative	Enable – goes low when bit 6 in CRA (CRB) is set by active transition of signal on CA2 (CB2)		
0	1	0	Positive	Disable — remains high		
0	1	1	Positive	Enable – as explained above		

*Note: Bit 6 of CRA (CRB) will be set to a logic 1 by an active transition of the CA2 (CB2) signal. This is independent of the state of Bit 3 in CRA (CRB).

### CA2 OUTPUT MODES

	CRA			
Bit 5	Bit 4	Bit 3	Mode	Description
1	0	0	"Handshake" on Read	CA2 is set high on an active transition of the CA1 interrupt input signal and set low by a microprocessor "Read A Data" operation. This allows positive control of data transfers from the peripheral device to the microprocessor.
1	0	1	Pulse Output	CA2 goes low for one cycle after a "Read A Data" operation. This pulse can be used to signal the peripheral device that data was taken.
1	1	0	Manual Output	CA2 set low
1	1	1	Manual Output	CA2 set high

### **CB2 OUTPUT MODES**

CRB				
Bit 5	Bit 4	Bit 3	Mode	Description
1	0	0	"Handshake" on Write	CB2 is set low on microprocessor "Write B Data" operation and is set high by an active transition of the CB1 interrupt input signal. This allows positive control of data transfers from the microprocessor to the peripheral device.
1	0	1	Pulse Output	CB2 goes low for one cycle after a microprocessor "Write B Data" operation. This can be used to signal the peripheral device that data is available.
1	1	0	Manual Output	CB2 set low
1	1	1	Manual Output	CB2 set high

Figure 17. Summary of Operation of Control Lines

3-91







- CMOS-Compatible Peripheral Port A lines
- Automatic "Handshake" Control of Data Transfers

 Operation over wide temperature range (-40°C to +85°C)

The SYE6521 Peripheral Interface Adapter (PIA) is designed to provide a broad range of peripheral control to microcomputer systems. It is functionally compatible with the SYE6520, but with more drive capability and improved performance. Control of peripheral devices is accomplished through two 8-bit bidirectional I/O ports. Each I/O line may be programmed to be either an input or an output. In addition, four peripheral control lines are provided to perform "handshaking" during data transfers.

### **BASIC SY6521 INTERFACE DIAGRAM**



### ORDERING INFORMATION

Part Number	Package	Clock Frequency
SYEC6521	Ceramic	1 MHz
SYED6521	Cerdip	1 MHz
SY EP6521	Plastic	1 MHz
SYEC6521A	Ceramic	2 MHz
SYED6521A	Cerdip	2 MHz
SYEP6521A	Plastic	2 MHz
SYEC6821	Ceramic	1 MHz
SYED6821	Cerdip	1 MHz
SYEP6821	Plastic	1 MHz
SYEC68B21	Ceramic	2 MHz
SYED68B21	Cerdip	2 MHz
SYEP68B21	Plastic	2 MHz

### **PIN ASSIGNMENTS**

		1 A.			
Vss	d	$\overline{1}$	40	Ь	CA1
PA ₀	d	2	39		CA2
PA ₁	d	3	38	b	IRQA
PA ₂	d	4	37	þ	IRQE
PA ₃	С	5	36	Þ	RS ₀
PA ₄	d	6	35	Þ	RS ₁
PA ₅	C	7	34	Þ	RES
$PA_6$		8	33	Þ	D ₀
PA7	Ę	9	32	Þ	D1
PB ₀	С	¹⁰ SYE6521	31	Þ	D ₂
PB1		11	30	Þ	D ₃
PB ₂	C	12	29	Þ	D4
$PB_3$	d	13	28	Þ	D ₅
PB ₄	d	14	27	Þ	$D_6$
PB ₅	d	15	26	Þ	D7
PB ₆	q	16	25	Þ	<b>02</b>
PB7	q	17	24	Þ	$CS_1$
CB1		18	23	Þ	CS2
CB2	C	19	22	Þ	$CS_0$
Vcc		20	21	Þ	R/W
	- 1				

### ABSOLUTE MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	VIN	-0.3 to +7.0	V
Operating Temperature Range	т _А	-40 to +85	°c
Storage Temperature Range	T _{STG}	-55 to +150	°c

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

### **D.C. CHARACTERISTICS** ( $V_{CC}$ = 5.0V ± 5%, $V_{SS}$ = 0, $T_A$ = -40°C to +85°C unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
VIH	Input High Voltage	+2.0	Vcc	v
VIL	Input Low Voltage	-0.3	+0.8	V
l _{IN}	Input Leakage Current $V_{IN} = 0$ to 5.0V $R/W$ , Reset, RS ₀ , RS ₁ , CS ₀ , CS ₁ , $\overline{CS}_2$ , CA ₁ , CB ₁ , $\phi_2$	_	±2.5	μA
I _{TSI}	Three-State (Off-State Input Current) ( $V_{IN} = 0.4$ to 2.4V, $V_{CC} = max$ ), $D_0-D_7$ , $PB_0-PB_7$ , $CB_2$		±10 [´]	μA
Iн	Input High Current ( $V_{IH} = 2.4V$ ), $PA_0$ - $PA_7$ , $CA_2$	-200		μA
IIL	Input Low Current ( $V_{IL} = 0.4V$ ), PA ₀ -PA ₇ , CA ₂		2.4	mA
V _{OL}	Output Low Voltage (I _L = 3.2 mA), IRQA, IRQB		0.4	v
V _{OH}	Output High Voltage (I _L - 205 $\mu$ A), D ₀ -D ₇	2.4	-	v
V _{OL}	Output Low Voltage (I _L = 3.2mA), PA ₀ -PA ₇ , PB ₀ -PB ₇ , CA ₂ , CB ₂		0.4	v
V _{OH}	Output High Voltage ( $I_H = -200\mu A$ ), PA ₀ -PA ₇ , PB ₀ -PB ₇ , CA ₂ , CB ₂	2.4	-	v
ІОН	Output High Current (Direct Transistor Drive Outputs) (V _{OUT} = 1.5V), PB ₀ -PB ₇ , CB ₂	-1.0	-10.0	mA
IOFF	Output Leakage Current (Off-State), IRQA, IRQB	-	10	μΑ
PD	Power Dissipation (V _{CC} = 5.25V)		500	mW
C _{IN}	Input Capacitance $(V_{IN} = 0, T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ $D_0-D_7, PA_0-PA_7, PB_0-PB_7, CA_2, CB_2$ $R/W, Reset, RS_0, RS_1, CS_0, CS_1, \overline{CS_2},$		10 7.0	pF pF
	$CA_1, CB_1, \phi_2$		20	pF
COUT	Output Capacitance ( $V_{IN} = 0$ , $T_A = 25^{\circ}$ C, f = 1.0 MHz)		10	pF

Note: Negative sign indicates outward current flow, positive indicates inward flow.



# Versatile Interface Adapter (VIA)

# SY6522 SY6522A

## MICROPROCESSOR PRODUCTS

- Two 8-Bit Bidirectional I/O Ports
- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Port A lines
- Expanded "Handshake" Capability Allows Positive Control of Data Transfers Between Processor and Peripheral Devices
- Latched Output and Input Registers
- 1 MHz and 2 MHz Operation

The SY6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16-bit interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can

be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.



MICRO-PROCESSOR

### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage	VIN	-0.3 to +7.0	V
Operating Temperature Range	TA	0 to +70	°c
Storage Temperature Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

### ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = 0-70^{\circ}C$ unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
V _{IH}	Input High Voltage (all except $\phi$ 2)	2.4	V _{CC}	V
V _{CH}	Clock High Voltage	2.4	V _{CC}	V
VIL	Input Low Voltage	-0.3	0.4	V
I _{IN}	Input Leakage Current – V _{IN} = 0 to 5 Vdc R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, CA1, Φ2	_	±2.5	μΑ
ITSI	Off-state Input Current – $V_{IN}$ = .4 to 2.4V V _{CC} = Max, D0 to D7	-	±10	μΑ
Тін	Input High Current – V _{IH} = 2.4V PA0-PA7, CA2, PB0-PB7, CB1, CB2	-100	-	μΑ
IIL	Input Low Current – V _{IL} = 0.4 Vdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	_	-1.6	mA
V _{OH}	Output High Voltage V _{CC} = min, I _{load} = -100 μAdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	2.4	_	V
V _{OL}	Output Low Voltage V _{CC} = min, I _{load} = 1.6 mAdc	_	0.4	V
I _{ОН}	Output High Current (Sourcing) V _{OH} = 2.4V V _{OH} = 1.5V (PB0-PB7)	-100 -1.0		μA mA
IOL	Output Low Current (Sinking) V _{OL} = 0.4 Vdc	1.6	· · ·	mA
IOFF	Output Leakage Current (Off state)		10	μA
C _{IN}	Input Capacitance — T _A = 25°C, f = 1 MHz (R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, D0-D7, PA0-PA7, CA1, CA2, PB0-PB7)	-	7.0	pF
	(CB1, CB2) (∯2 Input)	_	10 20	pF pF
COUT	Output Capacitance – $T_A = 25^{\circ}C$ , f = 1 MHz		10	рF
PD	Power Dissipation ( $V_{CC} = 5.25V$ )	-	700	mW



	n and an and a second second second second second second second second second second second second second second	SY	6522	SY6			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit µs	
T _{CY}	Cycle Time	1	50	0.5	50		
T _{ACR}	Address Set-Up Time	180	_	90	-	ns	
T _{CAR}	Address Hold Time	0	-	0	-	ns	
T _{PCR}	Peripheral Data Set-Up Time	300	-	300	-	ns	
T _{CDR}	Data Bus Delay Time	-	340	-	200	ns	
THR	Data Bus Hold Time	10	-	10		ns	

NOTE: tr, tf = 10 to 30ns.



Figure 4. Write Timing Characteristics

### WRITE TIMING CHARACTERISTICS (FIGURE 4)

		SY6	522	SY65	22A	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.50	50	μs
T _C	$\phi$ 2 Pulse Width	0.44	25	0.22	25	μs
T _{ACW}	Address Set-Up Time	180		90	— 1. s ⁻¹	ns
T _{CAW}	Address Hold Time	0	· _	0		ns
T _{WCW}	R/W Set-Up Time	180	s a <del>T</del> opa ¹	90		ns
T _{CWW}	R/₩ Hold Time	0	-	0	. —	ns
T _{DCW}	Data Bus Set-Up Time	300		200	-	ns
T _{HW}	Data Bus Hold Time	10	-	10	—	ns
T _{CPW}	Peripheral Data Delay Time	-	1.0	a and an and a state of the	1.0	μs
T _{CMOS}	Peripheral Data Delay Time to CMOS Levels	_	2.0		2.0	μs

NOTE: tr, tf = 10 to 30ns.

Symbol	Characteristic	Min.	Max.	Unit	Figure
tr, tf	Rise and Fall Time for CA1, CB1, CA2, and CB2		1.0	μs	
T _{CA2}	Delay Time, Clock Negative Transition to CA2 Negative Transition (read handshake or pulse mode)	-	1.0	μs	5a, 5b
T _{RS1}	Delay Time, Clock Negative Transition to CA2 Positive Transition (pulse mode)	-	1.0	μs	5a
T _{RS2}	Delay Time, CA1 Active Transition to CA2 Positive Transition (handshake mode)	-	2.0	μs	5b
T _{WHS}	Delay Time, Clock Positive Transition to CA2 or CB2 Negative Transition (write handshake)	0.05	1.0	μs	5c, 5d
T _{DS}	Delay Time, Peripheral Data Valid to CB2 Negative Transition	0.20	1.5	μs	5c, 5d
T _{RS3}	Delay Time, Clock Positive Transition to CA2 or CB2 Positive Transition (pulse mode)	-	1.0	μs	5c
T _{RS4}	Delay Time, CA1 or CB1 Active Transition to CA2 or CB2 Positive Transition (handshake mode)		2.0	μs	5d
T ₂₁	Delay Time Required from CA2 Output to CA1 Active Transition (handshake mode)	400		ns	5d
TIL	Set-up Time, Peripheral Data Valid to CA1 or CB1 Active Transition (input latching)	300	_	ns	5e
T _{SR1}	Shift-Out Delay Time — Time from $\phi_2$ Falling Edge to CB2 Data Out	_	300	ns	5f
T _{SR2}	Shift-In Setup Time – Time from CB2 Data In to $\phi_2$ Rising Edge	300	_	ns	5g
T _{SR3}	External Shift Clock (CB1) Setup Time Relative To $\phi_2$ Trailing Edge	100	T _{CY}	ns	5g
TIPW	Pulse Width – PB6 Input Pulse	2 x T _{CY}			5i
TICW	Pulse Width – CB1 Input Clock	2 x T _{CY}	_		5h
T _{IPS}	Pulse Spacing – PB6 Input Pulse	2 x T _{CY}	-		5i
T _{ICS}	Pulse Spacing – CB1 Input Pulse	2 x T _{CY}	_		5h
T _{AL}	CA1, CB1 Set Up Prior to Transition to Arm Latch	300	<u> </u>	ns	5e
T _{PDH}	Peripheral Data Hold After CA1, CB1 Transition	150	-	ns	5e

### PERIPHERAL INTERFACE CHARACTERISTICS

5



MICRO-Processors



3-101

MICRO-Rocessor



3-102

# MICHU-PROCESSORS

### **PIN DESCRIPTIONS**

### RES (Reset)

The reset input clears all internal registers to logic 0 (except T1 and T2 latches and counters and the Shift Register). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

### φ2 (Input Clock)

The input clock is the system  $\phi 2$  clock and is used to trigger all data transfers between the system processor and the SY6522.

### R/W (Read/Write)

The direction of the data transfers between the SY6522 and the system processor is controlled by the  $R/\overline{W}$  line. If  $R/\overline{W}$  is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If  $R/\overline{W}$  is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

### DB0-DB7 (Data Bus)

The eight bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. During read cycles, the contents of the selected SY6522 register are placed on the data bus lines and transferred into the processor. During write cycles, these lines are high-impedance inputs and data is transferred from the processor into the selected register. When the SY6522 is unselected, the data bus lines are high-impedance.

### CS1, CS2 (Chip Selects)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and  $\overline{\text{CS2}}$  is low.

### RSO-RS3 (Register Selects)

The four Register Select inputs permit the system processor to select one of the 16 internal registers of the SY6522, as shown in Figure 6.

Register	Register RS Coding		Register		Desc	ription		
Number	RS3	RS2	RS1	RS0	Desig.	Write	Read	
0	0	0	0	0	ORB/IRB	Output Register "B"	Input Register "B"	
1	0	0	0	1	ORA/IRA	Output Register "A"	Input Register "A"	
2	0	0	1	0	DDRB	Data Direction Register	"В"	
3	0	0	1	1	DDRA	Data Direction Register	"A"	
4	0	1	0	0	T1C-L	T1 Low-Order Latches	T1 Low-Order Counter	
5	0	1	0	1	T1C-H	T1 High-Order Counter		
6	0	1	1	0	T1L-L	T1 Low-Order Latches		
7	0	1	1	1	T1L-H	T1 High-Order Latches		
8	1	0	0	0	T2C-L	T2 Low-Order Latches	T2 Low-Order Counter	
9	1	0	0	1	T2C-H	T2 High-Order Counter		
10	1	0	1	0	SR	Shift Register		
11	1	0	1	1	ACR	Auxiliary Control Regist	er	
12	1	1	0	0	PCR	Peripheral Control Register		
13	1	1	0	1	IFR	Interrupt Flag Register		
14	1	1	1	0	IER	Interrupt Enable Register		
15	1	1	1	1	ORA/IRA	Same as Reg 1 Except No "Handshake"		

Figure 6. SY6522 Internal Register Summary

5

### IRQ (Interrupt Request)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "opendrain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

#### PA0-PA7 (Peripheral A Port)

The Peripheral A port consists of 8 lines which can be individually programmed to act as inputs or outputs under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data may be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Figure 7 illustrates the output circuit.

### CA1, CA2 (Peripheral A Control Lines)

The two Peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A port input lines. CA1 is a highimpedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.



Figure 7. Peripheral A Port Output Circuit

### PB0-PB7 (Peripheral B Port)

The Peripheral B port consists of eight bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the PA port. In addition, the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. Peripheral B lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 1.0mA at 1.5VDC in the output mode to allow the outputs to directly drive Darlington transistor circuits. Figure 8 is the circuit schematic.

### CB1, CB2 (Peripheral B Control Lines)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. Unlike PB0-PB7, CB1 and CB2 <u>cannot</u> drive Darlington transistor circuits.



Figure 8. Peripheral B Port Output Circuit

### FUNCTIONAL DESCRIPTION

### Port A and Port B Operation

Each 8-bit peripheral port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

When programmed as an output each peripheral pin is also controlled by a corresponding bit in the Output Register (ORA, ORB). A 1 in the Output Register causes the output to go high, and a "0" causes the output to go low. Data may be written into Output Register bits corresponding to pins which are pro-

MPU reads IRA bit which is

the level of the PA pin at the time of the last CA1 active

transition.

grammed as inputs. In this case, however, the output signal is unaffected.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferred onto the Data Bus. With input latching disabled, IRA will always reflect the levels on the PA pins. With input latching enabled and the selected active transition on CA1 having occurred, IRA will contain the data present on the PA lines at the time of the transition. Once IRA is read, however, it will appear transparent, reflecting the current state of the PA lines until the next "latching" transition.

The IRB register operates similar to the IRA register. However, for pins programmed as outputs there is a difference. When reading IRA, the <u>level on the pin</u> determines whether a 0 or a 1 is sensed. When reading IRB, however, the bit stored in the <u>output register</u>, ORB, is the bit sensed. Thus, for outputs which have large loading effects and which pull an output "1" down or which pull an output "0" up, reading IRA may result in reading a "0" when a "1" was actually programmed, and reading a "1" when a "0" was programmed. Reading IRB, on the other hand, will read the "1" or "0" level actually programmed, no matter what the loading on the pin.

Figures 9, 10, and 11 illustrate the formats of the port registers. In addition, the input latching modes are selected by the Auxiliary Control Register (Figure 16.)

### Handshake Control of Data Transfers

The SY6522 allows positive control of data transfers between the system processor and peripheral devices



DDRB = 1 (001P01)	(ORB)	in ORB. Pin level has no affect.
DDRB = "0" (INPUT) (Input latching disabled)	MPU writes into ORB, but no effect on pin level, until DDRB changed.	MPU reads input level on PB . pin.
DDRB = "0" (INPUT) (Input latching enabled)		MPU reads IRB bit, which is the level of the PB pin at the time of the last CB1 active transition.

Figure 9. Output Register B (ORB), Input Register B (IRB)



DDBA = "0" (INPUT)

(Input latching enabled)





REG 2 (DDRB) AND REG 3 (DDRA)



" ASSOCIATED PB/PA PIN IS AN OUTPUT WHOSE LEVEL IS DETERMINED BY ORB/ORA BEGISTER BIT



through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

#### Read Handshake

Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using Read Handshaking. In this case, the peripheral device must generate the equivalent of a "Data Ready" signal to the processor signifying that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.



In the SY6522, automatic "Read" Handshaking is

possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The "Data Ready" signal will set an internal flag which may interrupt the processor or which may be polled under program control. The "Data Taken" signal can either be a pulse or a level which is set low by the system processor and is cleared by the "Data Ready" signal. These options are shown in Figure 12 which illustrates the normal Read Handshaking sequence.

### Write Handshake

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described for Read Handshaking. However, for Write Handshaking, the SY6522 generates the "Data Ready" signal and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 act as a "Data Ready" output in either the handshake mode or pulse mode and CA1 or CB1 accept the "Data Taken" signal from the peripheral device, setting the interrupt flag and cleaning the "Data Ready" output. This sequence is shown in Figure 13.

Selection of operating modes for CA1, CA2, CB1, and CB2 is accomplished by the Peripheral Control Register (Figure 14).

### Timer Operation

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at  $\phi$ 2 clock rate. Upon reaching zero, an interrupt flag will be set, and IRQ will go low if the interrupt is enabled. The timer will then disable any further interrupts, or (when programmed to) will automatically transfer the contents of the latches into the counter and begin to decrement again. In addition, the timer may be programmed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is discussed separately below.

The T1 counter is depicted in Figure 15 and the latches in Figure 16.





Note: The processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.



Figure 18. Timer 1 and Timer 2 One-Shot Mode Timing

#### Timer 1 One-Shot Mode

The interval timer one-shot mode allows generation of a single interrupt for each Timer load operation. In addition, Timer 1 can be programmed to produce a single negative pulse on PB7.

To generate a single interrupt ACR bits 6 and 7 must be 0 then either TIL-L or TIC-L must be written with the low-order count value. (A write to TIC-L is effectively a Write to TIL-L). Next the high-order count value is written to TIC-H, (the value is simultaneously written into TIL-H), and TIL-L is transferred to TIC-L. Countdown begins on the  $\phi_2$  following the write TIC-H and decrements at the  $\phi_2$  rate. T1 interrupt occurs when the counters reach 0. Generation of a negative pulse on PB7 is done in the same manner except ACR bit 7 must be a one. PB7 will go low after a Write TIC-H and go high again when the counters reach 0.

The T1 interrupt flag is reset by either writing TIC-H (starting a new count) or by reading TIC-L.

Timing for the one-shot mode is illustrated in Figure 18.

#### Timer 1 Free-Run Mode

The most important advantage associated with the latches in T1 is the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode, the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. It is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out. The interrupt flag can be cleared by reading TIC-L, by writing directly into the flag as described later, or if a new count value is desired by a write to TIC-H.

All interval timers in the SY6522 are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next timeout period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 19.



Note: A precaution to take in the use of PB7 as the timer output concerns the Data Direction Register contents for PB7. <u>Both</u> DDRB bit 7 and ACR bit 7 must be 1 for PB7 to function as the timer output. If either is a 0, then PB7 functions as a normal output pin, controlled by ORB bit 7.

Figure 19. Timer 1 Free-Run Mode Timing

### Timer 2 Operation

Timer 2 operates as an interval timer (in the "oneslot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16-bit counter which decrements at  $\Phi 2$  rate. Figure 20 illustrates the T2 Counter Registers.

### Timer 2 One-Shot Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, (reading 0) the counters "roll-over" to all 1's ( $FFFF_{16}$ ) and continue decrementing, allowing the user to read them and determine how long T2 interrupt has been set. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 18.



Figure 20. T2 Counter Registers

### Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 21. The pulse must be low on the leading edge of  $\Phi 2$ .

### Shift Register Operation

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. Figure 22 illustrates the configuration of the SR data bits and the SR control bits of the ACR.

Figures 23 and 24 illustrate the operation of the various shift register modes.

### Interrupt Operation

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signaling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions. to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1, the Interrupt Request Output (IRO) will go low. IRO is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.

In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.



### SR Disabled (000)

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

### Shift in Under Control of T2 (001)

In the 001 mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch (N).

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit of the shift register on the negative-going edge of each clock pulse. The input data should change before the positive-going edge of the CB1 clock pulse. This data is shifted into the shift register during the  $\phi_2$  clock cycle following the positive-going edge of the CB1 clock pulse. After 8 CB1 clock pulses, the shift register interrupt flag will be set and  $\overline{IRQ}$  will go low.



### Shift in Under Control of $\phi_2$ (010)

In mode 010 the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each  $\phi_2$  clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.



### Shift in Under Control of External CB1 Clock (011)

In mode 011 CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.

Note that the data is shifted during the first system clock cycle following the positive-going edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high.

<b>∲₂</b> ∭	wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
CB1 INPUT SHIFT CLOCK	
CB2 INPUT DATA	
ĪRO	
	Figure 23 Shift Begister Input Modes





3-112

The Interrupt Flag Register (IFR) and Interrupt Enable Register (IER) are depicted in Figures 25 and 26, respectively,

The IFR may be read directly by the processor. In addition, individual flag bits may be cleared by writing a "1" into the appropriate bit of the IFR. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the IRQ output. This bit corresponds to the logic function: IRQ = IFR6 x IER6 + IFR5 x IER5 + IFR4 x IER4 + IFR3 x IER3 + IFR2 x IER2 + IFR1 x IER1 + IFR0 x IER0. Note: X = logic AND, + = Logic OR.

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.



J	7	6	5	4	3	2	1	0			
1	Т	Τ	T	T	┢	+	4	Т	1	SET BY	CLEARED BY
								L	CA2-	CA2 ACTIVE EDGE	READ OR WRITE REG 1 (ORA)*
			ł				L	CA1		CA1 ACTIVE EDGE	READ OR WRITE REG 1 (ORA)
	ł		ł			L	SH	FT	REG-	COMPLETE 8 SHIFTS	READ OR WRITE SHIFT REG
	1				L	CB2				CB2 ACTIVE EDGE	READ OR WRITE ORB*
				L	CB	1				CB1 ACTIVE EDGE	READ OR WRITE ORB
		LTIMER 2						TIME-OUT OF T2	READ T2 LOW OR WRITE T2 HIGH		
	-TIMER 1						TIME-OUT OF T1	READ T1 LOW OR WRITE T1 HIGH			
	LIRQ						ANY ENABLED	CLEAR ALL INTERRUPTS			

* IF THE CA2/CB2 CONTROL IN THE PCR IS SELECTED AS "INDEPENDENT" INTERRUPT INPUT, THEN READING OR WRITING THE OUTPUT REGISTER ORA/ORB WILL NOT CLEAR THE FLAG BIT. INSTEAD, THE BIT MUST BE CLEARED BY WRITING INTO THE IFR, AS DESCRIBED PREVIOUSLY

Figure 25. Interrupt Flag Register (IFR)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished

by writing to address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the  $R/\overline{W}$  line high. Bit 7 will be read as a logic 1.



1. IF BIT 7 IS A "0", THEN EACH "1" IN BITS 0 - 6 DISABLES THE CORRESPONDING INTERRUPT. IF BIT 7 IS A "1", THEN EACH "1" IN BITS 0 - 6 ENABLES THE CORRESPONDING INTERRUPT.

2. IF BIT 7 IS A "1" 3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE "1" AND

ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure 26. Interrupt Enable Register (IER)

5

# SY6522/SY6522A



Order

Number

G INFORM	ATION	P	IN C	ON	FIGU	RAT	ION
Package F Type	requency Option		Vss [	- -	<u>1915 - 191</u> 1917 - 19	-	CA1
Plastic Plastic	1 MHz 2 MHz	n de la sec An	^{РАО} [ РА1 [	2	at sui Ustaine	39 🗌 38 🗐	CA2 RS0
Ceramic Ceramic	1 MHz 2 MHz		PA2 [	4		37 36	RS1 RS2
			PA4 [ PA5 [	6		35	RS3 RES
narian 491 Princersi	tine en s An antes	n trê piş. Girin Ara	PA6 [ PA7 [	8 9		33	D0
n dy'r t		at tinge Staarse	. РВО [ РВ1 [	10	SY6522	- T	D2 D3
			. PB2 [ PB3 [	12 13	· *4.		D4
n Mariatan Ing. Na Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén	er and Frank		РВ4 [ РВ5 [	14		27	D6 D7
ана стала 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 - 1911 -	 	la se tra el Tra como	PB6 [	16		25	Ф2 CS1
n Na na sa sa			СВ1 [ СВ2 [	18		23	CS2
	. 4 Å	5. SA	Vcc E	20		21	IRQ
						(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,	1.12

ĵ.



- Two 16-Bit Programmable Timer/Counters
- Serial Data Port
- Single +5V Power Supply
- TTL Compatible
- CMOS Compatible Peripheral Port A Lines
- Expanded "Handshake" Capability Allows Positive

The SYE6522 Versatile Interface Adapter (VIA) is a very flexible I/O control device. In addition, this device contains a pair of very powerful 16-bit interval. timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each line can Peripheral Devices

- Latched Output and Input Registers
- 1 MHz Operation
- o Operation over wide temperature range  $(-40^{\circ}C \text{ to } +85^{\circ}C)$

be programmed as either an input or an output. Several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves or for counting externally generated pulses. To facilitate control of the many powerful features of this chip, an interrupt flag register, an interrupt enable register and a pair of function control registers are provided.



### ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltage	VIN	-0.3 to +7.0	V
Operating Temperature Range	TA	-40 to +85	°c
Storage Temperature Range	T _{stg}	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

### **ORDERING INFORMATION**

Part Number	Package	Clock Frequency		
SYEC6522	Ceramic	1 MHz		
SYED6522	Cerdip	1 MHz		
SYEP6522	Plastic	1 MHz		

### **D.C. CHARACTERISTICS** ( $V_{CC}$ = 5.0V ± 5%, $T_A$ = -40 °C to +85 °C unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
VIH	Input High Voltage (all except $\phi$ 2)	2.4	V _{CC}	V
V _{CH}	Clock High Voltage	2.4	V _{CC}	V
VIL C	Input Low Voltage	-0.3	0.4	V
an I _{IN} - Car 2 S	Input Leakage Current – V _{IN} = 0 to 5 Vdc R/Ŵ, RES, RS0, RS1, RS2, RS3, CS1, CS2, CA1, Φ2	1. 1. 1. <u>-</u> , 1. 1. 1. <u>-</u> , 1. 1. 1. <u>-</u> ,	±2.5	μΑ
ITSI	Off-state Input Current – $V_{IN}$ = .4 to 2.4V V _{CC} = Max, D0 to D7		±10	μA
Іін	Input High Current – V _{IH} = 2.4V PA0-PA7, CA2, PB0-PB7, CB1, CB2	-100	_	μΑ,
Ι _Ι	Input Low Current – V _{IL} = 0.4 Vdc PA0-PA7, CA2, PB0-PB7, CB1, CB2		-1.6	mA
V _{OH}	Output High Voltage V _{CC} = min, I _{load} = -100 μAdc PA0-PA7, CA2, PB0-PB7, CB1, CB2	2.4	_	V
V _{OL}	Output Low Voltage V _{CC} = min, I _{load} = 1.6 mAdc	-	0.4	V
ІОН	Output High Current (Sourcing) V _{OH} = 2.4V V _{OH} = 1.5V (PB0-PB7)	-100 -1.0		μA mA
I _{OL}	Output Low Current (Sinking) V _{OL} = 0.4 Vdc	1.6		mA
IOFF	Output Leakage Current (Off state)	n	10	μA
C _{IN}	Input Capacitance — T _A = 25°C, f = 1 MHz (R/W, RES, RS0, RS1, RS2, RS3, CS1, CS2, D0-D7, PA0-PA7, CA1, CA2, PB0-PB7)		7.0	pF
	(CB1, CB2) (Φ2 Input)		10 20	pF pF
COUT	Output Capacitance – $T_A = 25^{\circ}C$ , f = 1 MHz	_	10	pF
PD	Power Dissipation V _{CC} = 5.25V		750	mW

MICRO-Processors



DATA DATA CHIP ADDRESS 64 X 8 1 K X 8 CONTROL BUS SELECT DECODER RAM ROM REGISTER BUFFER R/W в D0 D7 A0 A9 RS CS1 CS2 Ø2 R/W RES

3-117
## ABSOLUTE MAXIMUM RATINGS

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , $V_{SS} = 0V$ , $T_A = 0^{\circ}C$ to $70^{\circ}C$ )

	Symbol	Min.	Тур.	Max.	Unit
Input High Voltage	VIH	2.4		Vcc	V
Input Low Voltage	VIL	-0.3		0.4	V
Input Leakage Current; V _{IN} = V _{SS} +5V AØ-A9, RS, R/W, RES, Ø2, PB6*, PB5*	ЧN		1.0	2.5	μΑ
Input Leakage Current for High Impedence State (Three State); V _{IN} = .4V to 2.4V; DØ-D7	ITSI		±1.0	±10.0	μΑ
Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7	ЧН	-100.	-300.		μΑ
Low Input Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7	11L		1.0	1.6	mA
Output High Voltage	VOH				V
V _{CC} = MIN, I _{LOAD} ≤ -100µA (PAØ-PA7, PBØ-PB7, DØ-D7)		2.4			·
I _{LOAD} ≤ -3mA (PAØ, PBØ)		1.5			1
Output Low Voltage	N.S.			0.4	v
$V_{CC} = MIN, I_{LOAD} \le 1.6 mA$	VOL			0.4	V
Output High Current (Sourcing);	ЮН				
V _{OH} ≥2.4V (PAØ-PA7, PBØ-PB7, DØ-D7)		-100	-1000		μA
≥ 1.5V Available for other than TTL (Darlingtons) (PAØ, PBØ)		-3.0	-5.0		mA
Output Low Current (Sinking); $V_{OL} \le .4V$	IOL	1.6			mA
Clock Input Capacitance	CCLK			30	pF
Input Capacitance	CIN			10	pF
Output Capacitance	COUT			10	pF
Power Dissipation (V _{CC} = 5.25V)	PD		e at a e	700	mW

*When Programmed as address pins All values are D.C. readings

## WRITE TIMING CHARACTERISTICS

Characteristic	Symbol	Min.	Тур.	Max.	Unit
Clock Period	TCYC	1		10	μs
Rise & Fall Times	T _R , T _F			25	ns
Clock Pulse Width	тс	470			ns
$R/\overline{W}$ valid before positive transition of clock	TWCW	180			ns
Address valid before positive transition of clock	TACW	180	1.11		ns
Data bus valid before negative transition of clock	TDCW	300			ns
Data Bus Hold Time	THW	10			ns
Peripheral data valid after negative transition of clock	TCPW	;		1	μs
Peripheral data valid after negative transition of clock driving CMOS	TCMOS			2	μs
(Level = V _{CC} -30%)	n an	1.1		1. A.	
R/W hold time after negative clock transition	TCWW	0		1	ns
Address hold time	ТСАН	0			ns

## **BEAD TIMING CHARACTERISTICS**

Characteristic	Symbol	Min.	Тур.	Max.	Unit
R/W valid before positive transition of clock	TWCR	180	· · · · · · ·		ns
Address valid before positive transition of clock	TACR	180			ns
Peripheral data valid before positive transition of clock	TPCR	300			ns
Data bus valid after positive transition of clock	TCDR			395	ns
Data Bus Hold Time	THR	10			ns
IRQ (Interval Timer Interrupt) valid before positive transition of clock	TIC	200			ns
R/W hold time after negative clock transition	TCWR	0			ns
Address hold time	ТСАН	0			ns

Loading = 30 pF + 1 TTL load for PAØ-PA7, PBØ-PB7

= 130 pF + 1 TTL load for DØ-D7

## INTERFACE SIGNAL DESCRIPTION

## Reset (RES)

During system initialization a low ( $\leq 0.4V$ ) on the  $\overline{\text{RES}}$ input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs, protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during reset. Interrupt capability is disabled with the RES signal. The RES signal must be held low for at least one clock period when reset is required.

## Input Clock ( $\phi$ 2)

The input clock is a system Phase Two clock.

## Read/Write (R/W)

 $R/\overline{W}$  is supplied by the microprocessor and is used to control the transfer of data to and from the SY6530. A high on the  $R/\overline{W}$  pin allows the processor to read (with proper addressing) the SY6530. A low on the R/ $\overline{W}$  pin allows a write (with proper addressing) to the SY6530.

## Interrupt Request (IRQ)

The IRQ output is derived from the interval timer. The same line, if not used as an interrupt, can be used as a peripheral I/O (PB7). When used as an interrupt, the pin should be set to an input in the data direction register. As IRQ the output will be normally high with a low indicating an interrupt from the SY6530. An external pull-up device is not required; however, if collector-OR'd with other devices, the internal pull-up may be omitted with a mask option.

## Data Bus (D0-D7)

The SY6530 has eight bi-directional data lines (DO-D7). These lines connect to the system's data bus and allow transfer of data to and from the microprocessor. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports (PAO-PA7, PBO-PB7)

The SY6530 has two 8-bit peripheral I/O ports, Port A (lines PAO-PA7) and Port B (lines PBO-PB7). Each line is individually software programmable as either an input or an output. By writing a "0" to any bit position of the Data Direction Register (DDRA or DDRB) the corresponding line will be programmed as an input. Likewise, by writing "1" to any bit position in the DDR will cause the corresponding line to act as an output.

When the Ports are programmed as inputs and their output registers (ORA and ORB) are read by the MPU, the level on the port lines will be transferred to the Data Bus. When the ports are programmed as outputs the lines will reflect the data written by the MPU into the output registers.

PAO and PBO are capable of direct transistor drive (source 3mA at 1.5V).

## Address and Select Lines (A0-A9, RS, PB5 and PB6)

A0-A9 and ROM SELECT (RS) are always used as addressing lines. There are 2 additional lines which are mask programmable and can be used either individually or together as CHIP SELECTS. They are PB5 and PB6. When used as peripheral data lines they cannot be used as chip selects.



9

## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6530 is divided into four basic sections, RAM, ROM, I/O and TIMER. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

## ROM 1 K Byte (8 K Bits)

The 8K ROM is in a 1024 x 8 configuration. Address lines A0-A9, as well as RS are needed to address the entire ROM. With the addition of CS1 and CS2, seven SY6530's may be addressed, giving 7168 x 8 bits of contiguous ROM.

#### RAM-64 Bytes (512 Bits)

A 64 x 8 static RAM is contained on the SY6530. It is addressed by A0-A5 (Byte Select), RS, A6, A7, A8, A9, and, depending on the number of chips in the system, CS1 and CS2.

#### Internal Peripheral Registers

There are four 8-bit internal registers, two data direction registers (DDRA and DDRB) and two peripheral I/O data registers (ORA and ORB). The two data direction registers control the direction of the data into and out of the peripheral line. A "1" written into the Data Direction Register sets up the corresponding peripheral buffer line as an output. Therefore, anything then written into the I/O Register will appear on that corresponding peripheral pin. A "0" written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a "1" loaded into data direction A, position 3, sets up peripheral line PA3 as an output. If a "O" had been loaded, PA3 would be configured as an input and remain in the high state. The two data I/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor.

During a read operation by the microprocessor the SY6530 transfers the TTL level on the peripheral data lines to the data bus. For the peripheral data lines which are programmed as outputs the microprocessor will read the corresponding data bits of the I/O Register. The only way the I/O Register data can be changed is by a microprocessor Write operation. The I/O Register is not affected by a Read of the data on the peripheral lines.

## **Interval Timer**

The Timer section of the SY6530 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 4.

The Interval Timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, the interrupt flag is set to a logic "1". After the interrupt flag is set the internal clock continues counting down at a 1T rate to a maximum of -255T. This allows the user to read the counter and then determine how long the interrupt has been set.

The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 00110100would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written into the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines AO and A1. During a Read or Write operation address line A3 controls the interrupt capability of PB7, i.e.,  $A_3 = 1$  enables IRQ on PB7,  $A_3 = 0$  disables IRQ on PB7. When PB7 is used as IRQ with the Interval Timer it should be programmed as an input. If PB7 is enabled by A3 and an interrupt occurs PB7 will go low. When the Timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the Timer has counted down to 0000000 an interrupt will occur on the next count and the counter will read 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the Timer is read and a value of 1.1.10011 is read, the time since interrupt is 28T. The value read is in two's complement.

Value Read	=	11100100
Complement	=	00011011
ADD 1	=	00011100 = 28.

Thus, to arrive at the total elapsed time, merely do a two's complement and add to the original time written into the Timer. Again, assume time written as 00110  $1 \ 0 \ 0 \ (= 52)$ . With a divide by 8, total time to interrupt is  $(52 \times 8) + 1 = 417$ T. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was  $1 \ 1 \ 0 \ 0 \ 0 \ 0$ .

After an interrupt, whenever the Timer is written or read the interrupt is reset. However, the reading of the Timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 5 illustrates an example of interrupt.



3. Data in Interval Timer is  $0\ 0\ 0\ 0\ 0\ 0\ 0 = 0_{10}$ 

$$52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$$

- 4. Interrupt has occured at  $\phi_2$  pulse #416 Data in Interval Timer = 1 1 1 1 1 1 1 1
- 5. Data in Interval Timer is 10101100
  - two's complement is 0 1 0 1 0 1 0 0 =  $84_{10}$ 84 + (52 x 8) =  $500_{10}$

When reading the Timer after an interrupt, A3 should be low so as to disable the IRO output. This is done so as to avoid future interrupts until another Write timer operation.

## ADDRESSING

Because the address decode matrix is maskable the SY6530 offers many variations to the user. RAM, ROM and the I/O — Interval Timer block may be enabled individually by any combination of A6-A9 plus RS, CS1 and CS2 (refer to Figure 6 for a typical configuration). Because CS1 and CS2 are mask

options and act independently neither, either, or both may be masked as Chip Selects or Port B lines.

SY6530

## **One-Chip Addressing**

Figure 6 illustrates a 1-chip system for the SY6530, and Figure 8 details address decoding.

5

SY6530



RAM select = CS1 • RSO • A9 • A7 • A6

I/O TIMER SELECT = CS1•RSO•A9•A8•A7•A6

B. Notice that A8 is a don't care for RAM select

C. The CS2/PB5 pin functions as PB5 in this example.

## Seven Chip Addressing

In the 7-chip system the objective would be to have 7K of contiguous ROM, with RAM in low order memory. The 7K of ROM could be placed between addresses 65,535 and 1024. For this case, assume A13, A14, and A15 are all 1 when addressing ROM, and 0 when addressing RAM or I/O. This would place the 7K ROM between addresses 65,535 and 58,367. The 2 lines designated as chip-select or I/O would be mask programmed as chip select. RS would be connected to address line A10. CS1 and CS2 would be connected to address lines A11 and A12 respectively. See Figure 7.

## I/O Register — Timer Addressing

The previous two examples have illustrated how to address the ROM, RAM and the general I/O Register

— Timer Block. A0 thru A3 specify which of the four I/O registers are selected and select the modes of operation for the Timer. Figure 8 illustrates the internal decoding of these address bits and their function.

Address line A2 selects I/O or Timer. If I/O-Timer Select is enabled and A2 is low the I/O registers are selected and bits A0 and A1 are decoded to select the individual register.

During a write when I/O-Timer Select is enabled and A2 is high the Timer is selected. Bits A0 and A1 select the  $\div$  by rate (the data lines should at this time have the count value to be written), and A3 determines if PB7 is to act as an IRQ output.

	The addressing of the	ROM select, RAM sel FIGURE 7. SY								
	۵۰ (۲۹۹۰ ۲۰۵۵ ۲۵) ۱۹۰۹ - ۲۰۰۹ ۲۵ ۱۹۰۹ - ۲۰۰۹ - ۲۰۰۹ ۲۰۰۹ ۲۰۰۹ ۲۰۰۹ ۲۰۰۹ ۲۰			CS2 A12	CS1 A11	RS A10	A9	A8	A7	A6
	SY6530 #1,	ROM SELECT	an a standard and a standard and a standard and a standard and a standard and a standard and a standard and a s Standard and a standard	0,0,0	0.	1	X	X	X	X
		RAM SELECT		0	0	0	0	0	0	0
		I/O TIMER		0	0	0	1	0	0	0
4	SY6530 #2,	ROM SELECT	1	0	1	0	X	X	X	х
		RAM SELECT		0, .,	0	0 .	0	0	0	1
		I/O TIMER	and the second	0	0	0	1	0	0	1
	SY6530 #3,	ROM SELECT		0	1	1	X	х	x	х
		RAM SELECT		0	0	0	0	0	1	0
		I/O TIMER		0	0	0	1	0	1	0
	SY6530 #4,	ROM SELECT		1	0	0	X	X	х	х
	1	RAM SELECT		0	0	0	0	0	1	1
		I/O TIMER		0	0	0	1	0	1	1
	SY6530 #5,	ROM SELECT		1	0	"	X	<b>X</b> ,	X	X
		RAM SELECT		0	0	0	0	1	0	0
	an an an an an an an an Arran br>Arran an Arran an Arr	I/O TIMER		0	0	0	1	1	,0	0
	SY6530 #6,	ROM SELECT		1	1	0	X	X	X	X
		RAM SELECT	a a transformation de la companya de la companya de la companya de la companya de la companya de la companya de	. 0	0	0	0	. 1	0	1
		I/O TIMER		0	0	0	÷1 …	1.	0	1
	SY6530 #7,	ROM SELECT	· · ·	1	_1 - 1	1.1.1.	X	X	х	х
		RAM SELECT		0	0	0	0	1	1	0
		I/O TIMER		0	0	0	1	1	1	0

* RAM select for SY6530 #5 would read =  $\overline{A12} \cdot \overline{A11} \cdot \overline{A10} \cdot \overline{A9} \cdot A8 \cdot \overline{A7} \cdot \overline{A6}$ 

FIGURE 8. ADDRESSING DECODE FOR I/O REGISTER AND TIMER

ADDRESSING DECODE

	ROM	RAM	I/O-TIMER	مستقد میں میں میں میں میں میں میں میں میں میں				
	SELECT	SELECT	SELECT	R/W	A3	A2	A1	A0
READ ROM	1	. 0	0	1	X	X	X	х
WRITE RAM	0	1	0	0	X	х	Х	×
READ RAM	0	1	0	1	X	X	X	X
WRITE DDRA	0	0	1	0	X	0	0	1
READ DDRA	0	0	1	1	X	0	0	-1
WRITE DDRB	<b>0</b>	<b></b>	. <b>1</b>	0	х	0	1	1
READ DDRB	0	0	1	1	X	0	1	. 1
WRITE ORA	0	0	1 .	0	X	0	0	0
WRITE ORA	0	0	1	1		0	0	0
	<b>.</b>	0	1	·•• 0••• ;;	X	0	1. <b>1</b>	0
WRITE ORB	0	0	n n n n n n n n n n n n n n n n n n n	1	X	0	1	0
WRITE TIMER		1. 1. A.	tites and the second second			42 min - 1	- 44 - 3 - 44 - 3	
÷. † 1T.	0	0	1	0	*	1	0	0
÷87	a statisti <b>o</b> saster	<b> </b>	1	0	*	1	0	1
÷ 64T	<b>0</b>	<b>0</b>	1	0	*	1		0
÷ 1024T	0	0	1	0	*	1	1	1
READ TIMER	0	0	1	1	*	1 1	х	0
READ INTERRUPT FLAG	0 a 18	0	1	.1	X	1	X	
X = Don't care condition	્ય પ્રશુપ્તિ અને સંગ સંસ્થાર			s antary Agenty Collin				an 255 Aliga Aliga
* A ₃ = 1 Enables IRQ to PB			i gaid i,	nen leda	n i		1.19	n al trans
$A_3 = 0$ Disables IRQ to PE								

5





## PROGRAMMING INSTRUCTIONS

The SY6530 utilizes computer aided techniques to manufacture and test custom ROM patterns. The pattern and address coding is supplied to Synertek in any of several formats.

- 1) 2708-type EPROMs.
- 2) Synertek data card formats.
- 3) Other input formats, providing they can be translated into one of the above.

### Synertek Data Card Format

A. The format for the first and all succeeding records, except for the last record in a file is as follows:

; N1N0 A3A2A1A0 (D1D0)1 (D1D0)2 X3X2X1X0

where:

- 1. All characters (N,A,D,X) are the ASCII characters 0 through F, each representing a hexadecimal digit.
- 2. ; is a record mark indicating the start of a record.
- 3.  $N_1N_0$  = the number of bytes of data in this record (in hexadecimal). Each pair of hexadecimal characters ( $D_1D_0$ ) represents a single byte in the record.
- A3A2A1A0 = the hexadecimal starting address for the record. A3 represents address bits 15 through 12, etc. The 8-bit byte represented by (D1D0)1 is stored in address A3A2A1A0; (D1D0)2 is stored in (A3A2A1A0) + 1, etc.
- 5.  $(D_1D_0)$  = two hexadecimal digits representing an 8-bit byte of data.  $(D_1 = high order 4 binary bits and D_0 = low-order 4 bits)$ . A maximum of 18 (Hex) or 24 (decimal) bytes of data per record is permitted.
- 6. X₃X₂X₁X₀ = record check sum. This is the hexadecimal sum of all characters in the record, including N₁N₀ and A₃A₂A₁A₀ but exclucing the record mark and the check sum characters. To generate the check sum, each byte of data (represented by two ASCII characters), is treated as 8 binary bits. The binary sum of these 8-bit bytes is truncated to 16 binary bits (4 hexadecimal digits) and is then represented in the record as four ASCII characters (X₃X₂X₁X₀).

B. The format for the last record in a file is as follows:

- ; 00 C₃C₂C₁C₀ X₃X₂X₁X₀
- 1. 00 = zero bytes of data in this record. This identifies this as the final record in a file.
- 2.  $C_3C_2C_1C_0$  = the total number of records (in hexadecimal) in this file, including the last record.
- 3.  $X_3X_2X_1X_0$  = check sum for this record.

## C. Example

The following example illustrates the exact format of the hex interface file in both listing and punched paper tape form.

; 1 8 F0 0 0 C A8 6 0 0 4 C 0 0 F 0 F D F 9 2 1 2 D 2 1 F F 2 9 2 D B F 2 1 6 1 F 5 F 7 F F 6 5 7 D 6 7 7 D 0 D 4 0 ; 1 8 F0 1 8 E 5 6 4 6 7 2 D F D 7 5 7 5 E 5 0 0 0 0 C F 4 1 1 2 F 8 0 0 9 2 5 1 9 8 D 2 0 0 5 3 9 1 9 2 F 2 0 C 9 8 ; 1 8 F0 3 0 0 8 D B 0 2 8 8 0 8 1 0 D E 1 2 D 8 9 4 1 8 9 A C 2 8 3 0 E 9 8 0 0 F B B 6 2 3 2 F 0 8 7 F 6 5 0 A A 5 ; 1 8 F0 4 8 0 3 6 E 2 0 E F 2 F A 5 8 D 4 4 6 5 E 8 F D F 9 3 D E 7 7 5 E F 2 5 7 F B 5 2 0 E D 6 4 6 5 7 C 0 D E B ; 1 8 F0 6 0 7 F 1 1 D 0 5 A 1 E D F 0 2 5 0 B 0 D A F E 0 0 9 2 5 2 9 0 9 9 1 2 D B 1 0 8 A 0 2 9 8 D E 0 8 0 C 0 D ; 1 8 F0 7 8 D 9 5 0 5 8 D F 8 2 D 2 D 7 9 A 0 0 E D 6 5 E 6 8 7 2 4 E E 0 5 2 1 2 7 6 4 A 5 F 5 B D A 9 0 5 0 E 2 C ; 1 8 F 0 9 0 E C 2 0 F F 6 5 2 5 2 5 2 4 6 9 3 3 2 1 3 F 2 0 F F 3 1 2 9 3 B 7 E 1 8 D 6 5 0 4 2 D E 4 0 5 0 0 A 9 2 ; 1 8 F 0 A 8 1 E 5 E 5 B 0 2 5 3 4 A 5 3 D E 4 A 9 B 1 8 9 2 5 9 9 6 9 F 5 8 9 E 5 E 9 2 D F 5 2 D E 9 E 9 A 0 C A 2 ; 1 8 F 0 C 0 0 D B 3 2 6 8 D 2 4 0 0 E F 6 7 6 5 E 7 A 0 B 5 6 0 6 7 2 5 2 1 7 D 2 0 A F 3 5 E D F 5 2 0 2 F 0 C 0 8 ; 1 8 F 0 D 8 6 9 2 5 2 5 3 4 2 B 3 5 2 5 6 C D F 1 2 F 2 7 8 5 F F F 5 4 7 F D 2 E 2 D 6 5 2 5 B D F 5 A 7 2 0 D 2 6 ; 1 0 F 0 F 0 1 2 D B 0 2 0 F 1 A 1 A B F 8 6 D 2 D A 9 A D A C 8 D E C A 1 B 0 A 1 2 ; 0 0 0 0 B 0 0 0 B

## ADDITIONAL PATTERN INFORMATION

In addition to the ROM data patterns, it is necessary to provide the information outlined below.

CUSTOMER NAME CUSTOMER PART NO. CUSTOMER CONTACT (NAME) CUSTOMER TELEPHONE NO. CS1/PB6 (ENTER "CS1" OR "PB6") CS2/PB5 (ENTER "CS2" OR "PB5") PULL-UP RESISTOR ON PB7 ("YES" OR "NO") LOGIC FORMAT ("POS" OR "NEG")

DEVICE ADDRESSING (Enter "H" for High, "L" for Low, or "N" for don't care)

	RS	CS1	CS2	A9	A8	A7	A6
ROM SELECT			1. S.			$\square$	XIIIIX
RAM SELECT							
I/O TIMER SELECT							

Send Information To:

Synertek – ROM P.O. Box 552 Santa Clara, CA 95052

## SY6530 CUSTOMER SPECIFICATION FORM

- 1. Date.
- 2. Customer name.
- 3. Customer part no. (maximum 10 digits)
- 4. Synertek "C" number.
- 5. Customer Contact.
- 6. Customer phone number
- Chip Select Code (Check one square in each block)

CS1	CS2	PULL UP YES
PB6	PB5	ON PB7 NO

8. ROM/RAM/I-O SELECTS (Specify H or L or N (don't care) in each box.

	RS	CS1	CS2	A9	A8	A7	A6
ROM SELECT				N	N	N	N
RAM SELECT							
I/O SELECT							

9. Customer's Input

Punched Cards □ Punched Tape □

10. Data Format

MOS Technology	
Intel Hex	
Intel BPNF	
Binarv	

11. Logic Format

Positive □ Negative □

## 12. Verification Status

Hold □ Not Required □ MICRO-Processors

# RAM, I/O, Timer Array

# 

# ADDACESSAD

SY6532

## MICROPROCESSOR PRODUCTS

The SY6532 is designed to operate in conjunction with the SY6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins



3-129

## MAXIMUM RATINGS

RATING	SYMBOL	VOLTAGE	UNIT
Supply Voltage	VCC	3 to +7.0	V
Input/Output Voltage	VIN	3 to +7.0	V
Operating Temperature Range	TOP	0 to 70	°C
Storage Femperature Range	TSTG	-55 to +150	°C

## **D.C. CHARACTERISTICS** (V_{CC} = 5.0V $\pm$ 5%, V_{SS} = 0V, T_A = 0 - 70°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	2.4		V _{CC}	v
Input Low Voltage	VIL	.3		.4	V
Input Leakage Current; VIN = VSS + 5V	IIN		1.0	2.5	μA
$A\phi$ -A6, $\overline{RS}$ , R/W, $\overline{RES}$ , $\phi$ 2, CS1, $\overline{CS2}$					
Input Leakage Current for High Impedance State	ITSI	· •	±1.0	±10.0	μA
(Three State); $V_{IN}$ = .4V to 2.4V; DØ-D7					
Input High Current; VIN = 2.4V	IIH	-100.	-300.		μA
PAØ-PA7, PBØ-PB7					
Input Low Current; $V_{IN} = .4V$	IIL		1.0	1.6	mA
PAØ-PA7, PBØ-PB7					1997 - 1997 - 1997 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
Output High Voltage	VOH				V
$V_{CC} = MIN, I_{LOAD} \leq -100 \mu A (PA \phi PA 7, PB \phi PB 7, D \phi D 7)$					
$I_{LOAD} \leq 3 MA (PB \phi - PB7)$					
Output Low Voltage					
$V_{CC} = MIN, I_{LOAD} \le 1.6MA$	VOL			.4	V
Output High Current (Sourcing);	IOH				
$V_{OH} \ge 2.4V$ (PAØ-PA7, PBØ-PB7, DØ-D7)		-100	-1000		μA
$\geq$ 1.5V Available for direct transistor		-3.0	-5.0		mA
drive (PBØ-PB7)					
Output Low Current (Sinking); $V_{OL} \le .4V$	IOL	1.6			mA
Clock Input Capacitance	C _{Clk}			30	pf
Input Capacitance	CIN			10	pf
, Output Capacitance	COUT			10	pf
Power Dissipation ( $V_{CC} = 5.25 V$ )	P _D			660	mW

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.



## WRITE TIMING CHARACTERISTICS

		SY6532		SY65		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
T _{CY}	Cycle Time	1	50	0.50	50	μs
T _C	$\phi$ 2 Pulse Width	0.44	25	0.22	25	μs
TACW	Address Set-Up Time	180	, <del>-</del>	90	-	ns
TCAW	Address Hold Time	0	-	0	-	ns
T _{WCW}	R/W Set-Up Time	180	-	90	·	ns
T _{CWW}	R/W Hold Time	0	-	0	_	ns
T _{DCW}	Data Bus Set-Up Time	265	-	100	-	ns
T _{HW}	Data Bus Hold Time	10		10	-	ns
T _{CPW}	Peripheral Data Delay Time	<b>—</b> .	1.0	-	1.0	μs
T _{CMOS}	Peripheral Data Delay Time to CMOS Levels		2.0	_	2.0	μs

NOTE: tr, tf = 10 to 30ns.

## **READ TIMING CHARACTERISTICS**

			SY6532		SY6532A		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
TCY	Cycle Time	1	50	0.5	50	μs	
T _{ACR}	Address Set-Up Time	180	—	90		ns	
T _{CAR}	Address Hold Time	0	-	0		ns	
T _{PCR}	Peripheral Data Set-Up Time	300	· _	300		ns	
T _{CDR}	Data Bus Delay Time	_	340		200	ns	
T _{HR}	Data Bus Hold Time	10	-	10	-	ns	

NOTE: tr, tf = 10 to 30ns.

## INTERFACE SIGNAL DESCRIPTION

## Reset (RES)

During system initialization a Logic "0" on the  $\overline{\text{RES}}$  input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the  $\overline{\text{RES}}$  signal. The  $\overline{\text{RES}}$  signal must be held low for at least one clock period when reset is required.

## Input Clock

The input clock is a system Phase Two clock which can be either a low level clock (VIL < 0.4, VIH > 2.4) or high level clock (VIL < 0.2, VIH = Vcc  $\stackrel{+.3}{\xrightarrow{}}$ ).

## Read/Write (R/W)

The  $R/\overline{W}$  signal is supplied by the microprocessor and is used to control the transfer of data to and from the SY6532. A high on the  $R/\overline{W}$  pin allows the processor to read (with proper addressing) the SY6532. A low on the  $R/\overline{W}$  pin allows a write (with proper addressing) to the SY6532.

## Interrupt Request (IRQ)

The  $\overline{IRQ}$  output is derived from the interrupt control logic. It will normally be high with a low indicating an interrupt from the SY6532.  $\overline{IRQ}$  is an open-drain output, permitting several units to be wire-or'ed to the common  $\overline{IRQ}$  microprocessor input pin. The  $\overline{IRQ}$  output may be activated by a transition on PA7 or timeout of the Interval Timer.

## Data Bus (D0-D7)

The SY6532 has eight bi-directional data lines (D0-D7). These lines connect to the system's data bus and allow transfer of data to and from the microprocessor. The output buffers remain in the off state except when a Read operation occurs.

## Peripheral Data Ports (PA0-PA7, PB0-PB7)

The SY6532 has two 8-bit peripheral I/O Ports, Port A (lines PA0-PA7) and Port B (lines PB0-PB7). Each line is individually programmable as either an input or an output. By writing a "0" to any bit position of the Data Direction Register (DDRA or DDRB) the corresponding line will be programmed as an input. Likewise, by writing a "1" to any bit position in DDRA or DDRB will cause the corresponding line to act as an output.

When a Port line is programmed as an input and its ouput register (ORA or ORB) is read by the MPU, the TTL level on the Port line will be transferred to the data bus. When the Port lines are programmed as outputs, the lines will reflect the data written by the MPU into the output registers. See Edge Sense Interrupt Section for an additional use of PA7.

## Address and Select Lines (A0-A6, RS, CS1 and CS2)

A0-A6 and  $\overline{RS}$  are used to address the RAM, I/O registers, Timer and Flag register. CS1 and  $\overline{CS2}$  are used to select (enable access to) the SY6532.

## INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.

## RAM 128 Bytes (1024 Bits)

A 128 x 8 static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select),  $\overline{RS}$ , CS1, and  $\overline{CS2}$ .

## **Internal Peripheral Registers**

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and B side) control the direction of the data into and out of the peripheral I/O. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding line of the I/O port to act as an input. A logic one causes the corresponding line to act as an output. The voltage on any line programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA lines during a peripheral read operation. For a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the line is allowed to be  $\geq 2.4$  volts for a logic one and  $\leq 0.4$  volts for a zero. If the loading on the line does not allow this, then the data resulting from the read operation may not match the contents of ORA.

The output buffers for the PB lines are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3 mA at 1.5 volts. This allows these lines to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB lines.

#### Interval Timer

The Timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The Interval Timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T, or 1024T increments, where T is the system clock period. When a full count is reached, the interrupt flag is set to a logic "1". After the interrupt flag is set the internal clock continues counting down, but at a 1T rate to a maximum of -255T. This allows the user to read the counter and then determine how long the interrupt has been set.

The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern  $0\ 0\ 1\ 1\ 0\ 1\ 0\ 0$  would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of  $\overline{IRQ}$ , i.e., A₃ = 1 enables  $\overline{IRQ}$ , A₃ = 0 disables  $\overline{IRQ}$ . In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If  $\overline{IRQ}$  is enabled by A3 and an interrupt occurs  $\overline{IRQ}$  will go low. When the Timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the Timer has counted down to  $0\ 0\ 0\ 0\ 0\ 0\ 0\ 0$  an interrupt will occur on the next count time and the counter will read  $1\ 1\ 1\ 1\ 1\ 1\ 1\ 1$ . After interrupt, the Timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the Timer is read and a value of  $1\ 1\ 1\ 0\ 0\ 1\ 0\ 0$  is read, the time since interrupt is 28T. The value read is in two's complement.

Value read	= 1 1 1 0 0 1 0 0
Complement	= 0 0 0 1 1 0 1 1
Add 1	= 0 0 0 1 1 1 0 0 = 28.



## Figure 2. BASIC ELEMENTS OF INTERVAL TIMER

Thus, to arrive at the total elapsed time, merely do a two's complement and add to the original time written into the Timer. Again, assume time written as  $0\ 0\ 1\ 1\ 0\ 1\ 0\ 0\ (=52)$ . With a divide by 8, total time to interrupt is  $(52\ x\ 8) + 1 = 417T$ . Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was  $1\ 1\ 1\ 0\ 0\ 1\ 0\ 0$ .

After an interrupt, whenever the Timer is written or read the interrupt is reset. However, the reading of the Timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.





## SY6532

- 1. Data written into Interval Timers is  $0\ 0\ 1\ 1\ 0\ 1\ 0\ 0 = 52_{10}$ 2. Data in Interval timer is  $0\ 0\ 0\ 1\ 1\ 0\ 0\ 1 = 25_{10}$  $52 - \frac{213}{8} - 1 = 52-26-1 = 25$
- 3. Data in Interval Timer is  $0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 = 0_{10}$  $52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$
- 4. Interrupt has occurred at Ø2 pulse #416 Data in Interval Timer = 1 1 1 1 1 1 1 1 1
  5. Data in Interval Timer is 1 0 1 0 1 1 0 0 two's complement is 0 1 0 1 0 1 0 0 = 8410 84 + (52 x 8) = 50010

When reading the Timer after an interrupt, A3 should be low so as to disable the  $\overline{IRQ}$  pin. This is done so as to avoid future interrupts until after another Write operation.

## Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.



The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

## ADDRESSING

Addressing of the SY6532 is accomplished by the 7 address inputs, the  $\overline{RS}$  input and the two chip select inputs CS1 and  $\overline{CS2}$ . To address the RAM, CS1 must be high with  $\overline{CS2}$  and  $\overline{RS}$  low. To address the I/O and Interval Timer CS1 and  $\overline{RS}$  must be high with  $\overline{CS2}$  low. As can be seen to access the chip CS1 is high and  $\overline{CS2}$  is low. To distinguish between RAM or I/O-Timer Section the  $\overline{RS}$  input is used. When this input is low the RAM is addressed, when high the I/O Interval Timer section is addressed. To distinguish between Timer and I/O, address line A2 is utilized. When A2 is high the Interval Timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

## **Edge Sense Interrupt**

In addition to its use as a peripheral I/O line, PA7 can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the  $\overline{IRQ}$  output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Table 1.

The setting of the internal interrupt flag by an active transition on PA7 is always enabled, whether PA7 is set up as an input or an output.

The RES signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register.

## I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinguishes I/O registers from the Timer. When A2 is low and  $\overline{RS}$  is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to  $\overline{IRQ}$ .

Table 1 ADDRESSING D	ECODE		en estatut							
FUNCTION	RS	A6	A5 .	A4	A3	A2	Al	A0	WR	RD
RAM	L	X	X	X	Х	X	X	х	$\checkmark$	$\checkmark$
ORA	$\sim$ $\mathbf{H}_{\mathrm{out}}$	: ~ <del>`</del>	-	-	<u> </u>	L	L	$\mathbf{L} \in \mathbb{R}^{d}$		$\sqrt{2}$
DDRA	н	· _	-	—	-	L	L	н	$\sim$	$\checkmark$
ORB	н	-	-	-	—	L	н	L	$\checkmark$	$\checkmark$
DDRB	н	—	-	-	—	L	н	Н	$\checkmark$	$\checkmark$
Timer, ÷1, IRQ ON	H	— · :		Н	L	$\sim 10^{-1}$ H $^{-1}$	$\cdots \mathbf{L} =$	L	n av √ av a	
Timer, ÷8, IRQ ON	Н	_	_	н	$\mathbf{L} \in \mathcal{X}$	H	$\mathbf{r} \in \mathbf{\Gamma}_{\mathcal{T}}$	H	$\sim$	$\Delta x = x$
Timer, ÷64, IRQ ON	н	_	-	Н	L	Н	Н	$\mathbf{L}_{1}$	$\checkmark$ .	
Timer, ÷1024, IRQ ON	н	. –	<u> </u>	н	$\sim \Gamma$	Н	Н	Н	$\checkmark$	
Timer, ÷1, IRQ OFF	Н	— ⁻	-	Н	Н	Н	L	L	$\sim$	
Timer, ÷8, IRQ OFF	Н		<u> </u>	н	н	Н	L	Н	$\checkmark$	
Timer, ÷64, IRQ OFF	Н	-	-	Н	н	Н	Н	L	$\checkmark$	
Timer, ÷1024, IRQ OFF	H	<u>,</u> —	— · ·	Н	н	H ·	н	Н	$\checkmark$	
Read Timer, IRQ ON	Н		-	_	L	Н	-	L		$\checkmark$
Read Timer, IRQ OFF	н	_	_	<del>.</del>	H	Н	-	$\mathbf{L}$		$\checkmark$
Read Interrupt Flags	н	-	·	<u> </u>	·	н	— ·	Н		$\checkmark$
PA7 IRQ OFF, NEG EDGE	н	—		L	-	н	L	L	*	
PA7 IRQ OFF, POS EDGE	н	_	1	L	-	Н	L	Н	*	
PA7 IRQ ON, NEG EDGE	H	— .		L L	-	н	Н	L	*	н. 1
PA7 IRQ ON, POS EDGE	H	—	-	L	—	н	Н	Н	*	

NOTES: X = ADDRESS -- = ADDRESS BITS DON'T CARE *= DATA BITS ARE "DON'T CARE"

## PIN DESIGNATION

ORDERIN	IG INFOR	MATION	1	1.1		
1						

Part Number	Package	Speed	1
SYC6532	Ceramic	1 MHz	1
SYD6532	Cerdip	1 MHz	
SYP6532	Plastic	1 MHz	
SYC6532A	Ceramic	2 MHz	A State of the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec
SYD6532A	Cerdip	2 MHz	
SYP6532A	Plastic	2 MHz	and the second second second second second second second second second second second second second second second

		Vss□	1	40 🗖 A6
		A5 🗖	2	39 🗖 Ø2
		A4	3	38 CS1
		A3	4	37 CS2
		A2 🗖	5	36 .RS
		A1 [	6	35 R/W
		AØ 🗖	7	34 RES
		PAØ	8	33 00
		PA1	9 <u>6</u>	32 01
		PA2	9 6 5 10 3	31 02
		. PA3		30 🗖 D3
and Anna Anna		PA4	12	29 🗖 D4
		PA5	13	28 D D5
		PA6	14	27 🗖 D6
		PA7	15	26 D7
and the second		PB7 [	16	25 IRQ
	fa da co	РВ6	17	24 🗌 РВØ
		PB5 [	18	23 PB1
		PB4	19	22 🗖 PB2
			20	21 PB3

[4] A. S. S. S. Market, K. S. S. S. S. BRELL, "In the second sequence of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second sequences of the second s



# RAM, I/O, Timer Array

Extended Temperature (-40°C to +85°C)

## SYE6532A MICROPROCESSOR PRODUCTS

SYE6532

The SYE6532 is designed to operate in conjunction with the SYE6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins
- Operation over wide temperature range (-40°C to +85°C)



## MAXIMUM RATINGS

RATING	SYMBOL	VOLTAGE	UNIT	
Supply Voltage	V _{CC}	3 to +7.0	V	
Input/Output Voltage	VIN	3 to +7.0	V	
Operating Temperature Range	Тор	-40 to +85	°.C	
Storage Temperature Range	T _{STG}	-55 to +150	°C	

D. C. CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_A = 25^{\circ}C$ )

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage	VIH	V _{SS} + 2.4		VCC	v
Input Low Voltage	VIL	-0.3		0.4	v
Input Leakage Current; $V_{IN} = V_{SS} + 5V$ AØ-A6, $\overrightarrow{RS}$ , R/W, $\overrightarrow{RES}$ , Ø2, CS1, $\overrightarrow{CS2}$	IIN		1.0	2.5	μΑ
Input Leakage Current for High Impedance State (Three State); V _{IN} = .4V to 2.4V; DØ-D7	ITSI		±1.0	±10.0	μA
Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7	IIH	-100.	-300.		μA
Input Low Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7	IIL		1.0	1.6	mA
Output High Voltage $V_{CC} = MIN, I_{LOAD} \le -100\mu A (PA\emptyset-PA7, PB\emptyset-PB7, D\emptyset-D7)$ $I_{LOAD} \le 3 MA (PB\emptyset-PB7)$	V _{OH}	V _{SS} + 2.4 V _{SS} + 1.5			
Output Low Voltage V _{CC} = MIN, I _{LOAD} ≤ 1.6MA	V _{OL}			0.4	V
Output High Current (Sourcing); V _{OH} ≥ 2.4V (PAØ-PA7, PBØ-PB7, DØ-D7) ≥ 1.5V Available for direct transistor drive (PBØ-PB7)	IOH	-100 -3.0	-1000 -5.0		μA mA
Output Low Current (Sinking); $V_{OL} \le .4V$	IOL	1.6			mA
Clock Input Capacitance	C _{Clk}		o alar	30	pf
Input Capacitance	CIN			10	pf
Output Capacitance	COUT			10	pf
Power Dissipation $V_{CC} = 5.25V$	PD			735	mW

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

## **ORDERING INFORMATION**

Part Number	Package	Clock Frequency
SYEC6532	Ceramic	1 MHz
SYED6532	Cerdip	1 MHz
SYEP6532	Plastic	1 MHz
SYEC6532A	Ceramic	2 MHz
SYED6532A	Cerdip	2 MHz
SYEP6532A	Plastic	2 MHz



# SY6545



## MICROPROCESSOR PRODUCTS

PRELIMINARY

- Single +5 volt (±5%) power supply.
- Alphanumeric and limited graphics capabilities.
- Fully programmable display (rows, columns, blanking, etc.).
- Interlaced or non-interlaced scan.
- 50/60 Hz operation.
- Fully programmable cursor.
- External light pen capability.
- Capable of addressing up to 16K character Video Display RAM.

- No DMA required.
- Pin-compatible with MC6845.
- Row/Column or straight-binary addressing for Video Display RAM.
- Video Display RAM may be configured as part of microprocessor memory field or independently slaved to 6545.
- Internal status register.

The SY6545 is a CRT Controller intended to provide capability for interfacing the 6500/6800 microprocessor families to CRT or TV-type raster scan displays. A unique

feature is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.



## **ORDERING INFORMATION**

Part Number	Package	Clock Rate
SYC6545	Ceramic	1 MHz
SYD6545	Cerdip	1 MHz
SYP6545	Plastic	1 MHz
SYC6545A	Ceramic	2 MHz
SYD6545A	Cerdip	2 MHz
SYP6545A	Plastic	2 MHz

**PIN DESIGNATION** 

GND	1	$\sim$	40	VSYNC
RES	2		39	HSYNC
LPEN	3		38	RAO
СС0/МАО	4		37	BA1
CC1/MA1	5		36	RA2
CC2/MA2	6.	• •	35	RA3
ССЗ/МАЗ 🗌	7		34	RA4/STE
CC4/MA4 [	8		33	] DB0
CC5/MA5	9	SY6545	32	] DB1
СС6/МАб 🗌	10		31	DB2
CC7/MA7	11		30	DB3
CR0/MA8	12		29	DB4
CR1/MA9	13		28	] DB5
CR2/MA10	14		27	DB6
CR3/MA11	15		26	] DB7
CR4/MA12	16		25	CS
CR5/MA13 🗌	17		24	] RS
DISPLAY ENABLE	18		23	]¢2
CURSOR	19		22	] R/₩
Vcc [	20		21	CCLK

## MAXIMUM RATINGS

Supply Voltage, V _{CC}	-0.3V to +7.0V
Input/Output Voltage, V _{IN}	-0.3V to +7.0V
Operating Temperature, T _{OP}	0°C to 70°C
Storage Temperature, $T_{STG}$	-55°C to 150°C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = 0-70^{\circ}$ C, unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
VIH	Input High Voltage	2.0	V _{CC}	V
VIL	Input Low Voltage	-0.3	0.8	V
IIN	Input Leakage ( $\phi$ 2, R/ $\overline{w}$ , RES, CS, RS, LPEN, CCLK)	a a <del>n</del> a t	2.5	μA
I _{TSI}	Three-State Input Leakage (DB0-DB7) V _{IN} = 0.4 to 2.4V	· _ ·	±10.0	μA
V _{OH}	Output High Voltage $I_{LOAD} = 205\mu A (DB0-DB7)$ $I_{LOAD} = 100\mu A (all others)$	2.4	-	V
V _{OL}	Output Low Voltage I _{LOAD} = 1.6mA	·	0.4	V
PD	Power Dissipation (V _{CC} = 5.25V)	-	800	mW
C _{IN}	Input Capacitance ¢2, R/₩, RES, CS, RS, LPEN, CCLK DB0-DB7		10.0 12.5	pF pF
C _{OUT}	Output Capacitance	—	10.0	рF

## TEST LOAD



R = 11KΩ FOR DB₀-DB₇ = 24KΩ FOR ALL OTHER OUTPUTS

## MPU BUS INTERFACE CHARACTERISTICS

5





## WRITE TIMING CHARACTERISTICS ( $V_{CC}$ = 5.0V ± 5%, $T_A$ = 0-70°C, unless otherwise noted)

		SYE	6545	SY6		
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit
t _{CYC}	Cycle Time	1.0		0.5	-	μs
t _C	$\phi$ 2 Pulse Width	470	-	235	-	ns
^t ACW	Address Set-Up Time	180		90	-	ns
^t CAH	Address Hold Time	0		0	-	ns
twcw	R/W Set-Up Time	180	-	90	_	ns
t _{CWH}	R/W Hold Time	0	-	0		ns
t _{DCW}	Data Bus Set-Up Time	300	-	150	-	ns
t _{HW}	Data Bus Hold Time	10	-	10	-	ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 

## READ TIMING CHARACTERISTICS (V_{CC} = $5.0V \pm 5\%$ , T_A = $0-70^{\circ}$ C, unless otherwise noted)

		SY	6545	SY6			
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit	
tcyc	Cycle Time	1.0		0.5	-	μs	
tc	$\phi$ 2 Pulse Width	470	-	235	-	ns	
tACR	Address Set-Up Time	Address Set-Up Time 180	180	-	90	-	ns
tCAR	Address Hold Time	0	-	0	_	ns	
twcr	R/W Set-Up Time	180		90		ns	
tCDR	Read Access Time (Valid Data)	- 1	395	-	200	ns	
t _{HR}	Read Hold Time	10		10	-	ns	
t _{CDA}	Data Bus Active Time (Invalid Data)	40	-	40	-	ns	

:ROssonss

## MEMORY AND VIDEO INTERFACE CHARACTERISTICS

(V_{CC} = 5.0V  $\pm$  5%, T_A = 0 to 70°C, unless otherwise noted)

## SYSTEM TIMING

5



Output X	Parameter
MA0-MA13	tMAD
RA0-RA4	tRAD
DISPLAY-ENABLE	totd
HSYNC	t _{HSD}
VSYNC	tvsd
CURSOR	, ^t CDD

		SI	6545	SY6		
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit
tCCY	Character Clock Cycle Time	0.40	40	0.40	40	μs
tCCH	Character Clock Pulse Width	200	-	200	-	ns
t _{MAD}	MA0-MA13 Propagation Delay	_	160	-	160	ns
t _{RAD}	RA0-RA4 Propagation Delay	-	160	-	160	ns
t _{DTD}	DISPLAY ENABLE Propagation Delay	-	300	-	300	ns
t _{HSD}	HSYNC Propagation Delay		300	-	300	ns
t _{VSD}	VSYNC Propagation Delay	-	300	-	300	ns
t _{CDD}	CURSOR Propagation Delay	-	300	-	300	ns

## LIGHT PEN STROBE TIMING



NOTE: "Safe" time position for LPEN positive edge to cause address n+2 to load into Light Pen Register.  $t_{LP2}$  and  $t_{LP1}$  are time positions causing uncertain results.

		SY65	545	SY6		
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit
t _{LPH}	LPEN Strobe Width	100	_	100	-	ns
t _{LP1}	LPEN to CCLK Delay	120	-	120	-	ns
t _{LP2}	CCLK to LPEN Delay	0	-	0	-	ns

## MPU INTERFACE SIGNAL DESCRIPTION

## $\phi$ 2 (Clock)

The input clock is the system  $\phi 2$  clock and is used to trigger all data transfers between the system microprocessor and the SY6545. Since there is no maximum limit to the allowable  $\phi 2$  cycle time, it is not necessary for it to be a continuous clock. This capability permits the SY6545 to be easily interfaced to non-6500-compatible microprocessors.

## R/W (Read/Write)

The R/ $\overline{W}$  signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/ $\overline{W}$  pin allows the processor to read the data supplied by the SY6545; a low on the R/ $\overline{W}$  pin allows a write to the SY6545.

## CS (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6545 is selected when  $\overline{CS}$  is low.

## RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

## DB₀-DB₇ (Data Bus)

The  $DB_0$ - $DB_7$  pins are the eight data lines used for transfer of data between the processor and the SY6545. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

## VIDEO INTERFACE SIGNAL DESCRIPTION HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

## VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

## DISPLAY ENABLE

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6545 is generating active display information. The number of horizontal displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal. DISPLAY ENABLE may be delayed by one character time by setting bit 4 of R8 to a "1".

## CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The CURSOR position may be delayed by one character time by setting bit 5 of R8 to a "1".

## LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

## CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

## RES

The  $\overline{\text{RES}}$  signal is an active-low input used to initialize all internal scan counter circuits. When  $\overline{\text{RES}}$  is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected.  $\overline{\text{RES}}$  must stay low for at least one CCLK period. All scan timing is initiated when  $\overline{\text{RES}}$  goes high. In this way,  $\overline{\text{RES}}$  can be used to synchronize display frame timing with line frequency.

## MEMORY ADDRESS SIGNAL DESCRIPTION

## MA0-MA13 (Video Display RAM Address Lines)

These signals are active-high outputs and are used to address the Video Display RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/ frame.

There are two selectable address modes for MA0-MA13:

Binary

Characters are stored in successive memory locations. Thus, the software must be developed so that row and column co-ordinates are translated to sequentiallynumbered addresses for video display memory operations.

Row/Column

In this mode, MAO-MA7 function as column addresses CCO-CC7, and MA8-MA13, as row addresses CRO-CR5. In this case, the software may handle addresses in terms of row and column locations, but additional address compression circuits are needed to convert CC0-CC7 and CR0-CR5 into a memory-efficient binary scheme.

## **RA0-RA4 (Raster Address Lines)**

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

The high-order line, RA4, is unique in that it can also function as a strobe output pin when the SY6545 is programmed to operate in the "Transparent Address Mode". In this case the strobe is an active-high output and is true at the time the Video Display RAM update address is gated on to the address lines, MA0-MA13. In this way, updates and readouts of the Video Display RAM can be made under control of the SY6545 with only a small amount of external circuitry.

## **DESCRIPTION OF INTERNAL REGISTERS**

Figure 1 illustrates the format of a typical video display and is necessary to understand the functions of the various SY6545 internal registers. Figure 2 illustrates vertical and horizontal timing. Figure 3 summarizes the internal registers and indicates their address selection and read/write capabilities.

## Address Register

This is a 5-bit register which is used as a "pointer" to direct SY6545 data transfers to and from the system MPU. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

#### Status Register

This 3-bit register is used to monitor the status of the



#### Horizontal Total (R0)

CRTC, as follows:

This 8-bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

## Horizontal Displayed (R1)

This 8-bit register contains the number of displayed characters per horizontal line.

#### Horizontal Sync Position (R2)

This 8-bit register contains the position of the HSYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left-to-right location of the displayed text on the video screen. In this way, the side margins are adjusted.



3-144



MICRO PROCESSOR

3-145

## Horizontal and Vertical SYNC Widths (R3)

This 8-bit register contains the widths of both HSYNC and VSYNC, as follows:



*IF BITS 4-7 ARE ALL "0", THEN VSYNC WILL BE 16 SCAN LINES WIDE.

Control of these parameters allows the SY6545 to be

interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one-shot timing.

## Vertical Total (R4)

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then RES may be used to provide absolute synchronism.

	Address Reg.		Reg.							Re	giste	er E	Bit							
	ĊŚ	RS	4	3	2	1	0	No.	Register Name	Stored Info.	RD	WR	7	6	5	4	3	2	1	0
	1		-	-	-	-	-	-					M	M	M	M	M	M	$\langle D \rangle$	M
1	0	5. C.	0	-	-	-	-	Г	Address Reg.	Reg. No.		$\checkmark$	$V \ $	$\eta \lambda$	$\chi$	A4	A ₃	A ₂	A ₁	A ₀
:	0		0	-	-	-	-	1	Status Reg.		$\checkmark$		U	L	V	M	M	M	$\overline{M}$	M
	0	1	0	0	0	0	0	RO	Horiz. Total	# Charac. –1		$\checkmark$	•	•	•	•	•	•	•	•
	0	1	0	0	0	0	1	R1	Horiz. Displayed	# Charac.		$\checkmark$	٠	•	•	•	•	•	•	•
	0	1	0	0	0	1	0	R2	Horiz. Sync Position	# Charac.		$\checkmark$	•	•	•	•	•	•	•	•
	0	1	0	0	0	1	1	R3	VSYNC, HSYNC Widths	≠ Scan Lines and ≠ Char. Times		$\checkmark$	V ₃	$V_2$	V ₁	Vo	H ₃	H ₂	H ₁	H ₀
1	0	1	0	0	1	0	0	R4	Vert. Total	≓ Charac. Row –1		$\checkmark$	///	•	•	•	•	•	•	•
	0	1	0	0	1	0	1	R5	Vert. Total Adjust	# Scan Lines		$\checkmark$	M	///	M	•	•	٠	•	•
	0	1	0	0	1	1	0	R6	Vert. Displayed	# Charac. Rows		$\checkmark$	M		•	•	•	۲	•	0
	0	1.	0	0	1	1	1	R7	Vert. Sync Position	# Charac. Rows		$\checkmark$	M	•	•	•	•	•	•	0
	0	1	0	1	0	0	0	R8	Mode Control			$\checkmark$	U ₁	U	С	D	Т	RC	I ₁	I0
	0	1	0	1	0	0	1	R9	Scan Line	# Scan Lines –1		$\checkmark$	$\overline{W}$	N	Ŋ	•	•	•	0	0
	0	1	0	1	0	1	0	R10	Cursor Start	Scan Line No.		$\checkmark$	M	B ₁	B ₀	•	•	•	•	•
	0	1	0	1	0	1	1	R11	Cursor End	Scan Line No.		$\checkmark$	M	$\Lambda$	$\chi$	e	e	e	0	0
	0	1	0	1	1	0	0	R12	Display Start Addr (H)			$\checkmark$		$\langle \rangle$	•	•	•	9	8	9
	0	1	0	1	1	0	1	R13	Display Start Addr (L)			$\sim$	•	•	•	•	•	•	•	•
	0	1	0	1	1	1	0	R14	Cursor Position (H)		$\checkmark$	$\checkmark$		M	•	٠	•		9	
	0	1	0	1	1	1	1	R15	Cursor Position (L)		$\checkmark$	$\checkmark$	•	•	•	٠	•	•	•	•
	0	1	1	0	0	0	0	R16	Light Pen Reg (H)		$\checkmark$		M	M	•	•	•	•	•	•
	0	1	1	0	0	0	1	R17	Light Pen Reg (L)		$\checkmark$	-	•	•	•	•	•	•	•	•
	0	1	1	0	0	1	0	R18	Update Location (H)			$\checkmark$		$\int \int$	•	•	•	•	•	•
	0	1	1	0	0	1	1.	R19	Update Location (L)			$\checkmark$	•	•	•	•	۲	•	•	•
	0	1	1	1	1	1	1	R31	Dummy Location	1. A.			M	M	M	///	M	M	M	M

 $\mathbb{N}$ 

Notes: Designates binary bit

Designates unused bit. Reading this bit is always "O", except for R31, which does not drive the data bus at all, and for  $\overline{CS}$  = "1" which operates likewise.

Figure 3. Internal Register Summary

## Vertical Total Adjust (R5)

The Vertical Total Adjust Register is a 5-bit write only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

## Vertical Displayed (R6)

This 7-bit register contains the number of displayed character rows in each frame. In this way, the vertical size of the displayed text is determined.

#### Vertical Sync Position (R7)

This 7-bit register is used to select the character row time at which the VSYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

## Mode Control (R8)

This register is used to select the operating modes of the SY6545 and is outlined as follows:



#### Scan Line (R9)

This 5-bit register contains the number of scan lines per character row, including spacing minus one.

## Cursor Start (R10) and Cursor End (R11)

These 5-bit registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor mode, as follows:

В	ΙТ	CURSOR MODE
6	5	
0	0	No Blinking
0	1	No Cursor
1	0	Blink at 1/16 field rate
1	1	Blink at 1/32 field rate

Note that the ability to program both the start and end scan line for the cursor enables either block cursor or underline to be accommodated. Registers R14 and R15 are used to control the character position of the cursor over the entire 16K address field.

### Display Start Address High (R12) and Low (R13)

These registers together comprise a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the SY6545 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.

## Cursor Position High (R14) and Low (R15)

These registers together comprise a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

#### LPEN High (R16) and Low (R17)

These registers together comprise a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

## Update Address High (R18) and Low (R19)

These registers together comprise a 14-bit register whose contents is the memory address at which the next read or update will occur (for transparent address mode, only). Whenever a read/update occurs, the update location automatically increments to allow for fast updates or readouts of consecutive character locations. This is described elsewhere in this document.

## **Dummy Location (R31)**

This register does not store any data, but is required to detect when transparent addressing updates occur. This is necessary to increment the Update Address Register and to set the Update Ready bit in the status register.

## DETAILED DESCRIPTION OF OPERATION

## **Register Formats**

Register pairs R12/R13, R14/R15, R16/R17, and R18/ R19 are formatted in one of two ways:

- 1. Straight binary if register R8, bit 2 is a "0".
- 2. Row/Column if register R8, bit 2 is a "1". In this case the low byte is the Character Column and the high byte is the Character Row.

Figure 4 illustrates the address sequence for the video display control for each mode.

Note from Figure 4 that the straight-binary mode has the advantage that all display memory addresses are stored in a continuous memory block, starting with address 0 and ending at 1919. The disadvantage with this method is that, if it is desired to change a displayed character location, the row and column identity of the location must be converted to its binary address before the memory may be written. The row/column mode, on the other hand, does not need to undergo this conversion. However, memory is not used as efficiently, since the memory addresses are not continuous, but gaps exist. This requires that the system be equipped with more memory than is actually used and this extra memory is wasted. Alternatively, address compression logic may be employed to translate the row/column format into a continuous address block.

In this way, the user may select whichever mode is best for the given application. The trade-offs between the modes are software versus hardware. Straight-binary mode minimizes hardware requirements and row/column requires minimum software.

						T	ΟΤΑΙ	. = 90				<u> </u>	
				C	DISPL	AY =	80 —					÷.,	
1		0	1	2			77	78	79	80	81		89
		80	81	82			157	158	159	160	161		169
	- 24	160	161	162			237	238	239	240	241		249
1	DISPLAY = 24												
TOTAL = 34	J S												
AL.	ā											:	
101		1760	1761	1762			1837	1838	1839	1840	1841		1849
Ϊ.		1840	1841	1842			1917	1918	1919	1920	1921		1929
		1920	1921	1922			1997	1998	1999	2000	2001		2009
		2000	2001	2002			2077	2078	2079	2080	2081		2089
									ł				
		2640	2641	2642			2717	2718	2719	2720	2721		2729

STRAIGHT BINARY ADDRESSING SEQUENCE



## ROW/COLUMN ADDRESSING SEQUENCE

## Video Display RAM Addressing

There are two modes of addressing for the video display memory:

1. Shared Memory

In this mode the memory is shared between the MPU address bus and the SY6545 address bus. For this case, memory contention must be resolved by means of external timing and control circuits. Both the MPU and the SY6545 must have access to the video display RAM and the contention circuits must resolve this multiple access requirement. Figure 5 illustrates the system configuration.

2. Transparent Memory Addressing

For this mode, the display RAM is not directly accessible by the MPU, but is controlled entirely by the SY6545. All MPU accesses are made via the SY6545 and a small amount of external circuits. Figure 6 shows the system configuration for this approach.









## Memory Contention Schemes for Shared Memory Addressing

From the diagram of Figure 4, it is clear that both the SY6545 and the system MPU must be capable of addressing the video display memory. The SY6545 repetitively fetches character information to generate the video signals in order to keep the screen display active. The MPU occasionally accesses the memory to change the displayed information or to read out current data characters. Three ways of resolving this dual-contention requirement are apparent:

MPU Priority

In this technique, the address lines to the video display memory are normally driven by the SY6545 unless the MPU needs access, in which case the MPU addresses immediately override those from the SY6545 and the MPU has immediate access.

This method permits both the SY6545 and the MPU access to the video display memory by time-sharing via the system  $\phi 1$  and  $\phi 2$  clocks. During the  $\phi 1$  portion of each cycle (the time when  $\phi 2$  is low), the SY6545 address outputs are gated to the video display memory. In the  $\phi 2$  time, the MPU address lines are switched in. In this way, both the SY6545 and the MPU have unimpeded access to the memory. Figure 7 illustrates the timings.





Vertical Blanking

With this approach, the address circuitry is identical to the case for MPU Priority updates. The only difference is that the Vertical Retrace status bit (bit 5 of the Status Register) is used by the MPU so that access to the video display memory is only made during vertical blanking time (when bit 5 is a "1"). In this way, no visible screen perturbations result.

### **Transparent Memory Addressing**

In this mode of operation, the video display memory address lines are not switched by contention circuits, but are generated by the SY6545. In effect, the contention is handled by the SY6545. As a result, the schemes for accomplishing MPU memory access are different:

• \u03c61/\u03c62 Interleaving

This mode is similar to the Interleave mode used with shared memory. In this case, however, the  $\phi 2$  address is generated from the Update Address Register (Registers R18 and R19) in the SY6545. Thus, the MPU must first load the address to be accessed into R18/R19 and then this address is always gated onto the MA lines during  $\phi 2$ . Figure 8 shows the timing.



## Figure 8. $\phi 1/\phi 2$ Transparent Interleaving

## • Horizontal/Vertical Blanking

In this mode, the Update Address is loaded by the MPU, but is only gated onto the MA lines during horizontal or vertical blank times, so memory accesses do not interfere with the display appearance. To signal when the update address is on the MA lines, an update strobe (STB) is provided as an alternate function of pin 34. Data hold latches are necessary to temporarily retain the character to be stored until the retrace time occurs. In this way, the system MPU is not halted waiting for the blanking time to arrive. Figure 9 illustrates the address and strobe timing for this mode.

Transparent address modes are quite complex and offer significant advantages in system implementation. The details of their application are covered thoroughly in a related Technical Note available from Synertek.



Figure 9. Retrace Update Timings

## Interlace Modes

There are three raster-scan display modes (see Figure 10).

a) <u>Non-Interlaced Mode.</u> In this mode each scan line is refreshed at the vertical field rate (50 or 60 Hz).

In the interlaced scan modes, even and odd fields alternate to generate frames. The horizontal and vertical timing relationship causes the scan lines in the odd fields to be displaced from those in the even fields. The two additional raster-scan display modes pertain to interlaced scans.

b) Interlace-Sync Mode. This mode is used when the same information is to be displayed in both odd and even fields. Enhanced readability results because the

spaces between adjacent rows are filled and a higher quality character is displayed. This is achieved with only a slight alteration in the device operation: in alternate fields, the position of the VSYNC signal is delayed by  $\frac{1}{2}$  of a scan line time. This is illustrated in Figure 11 and is the only difference in the SY6545 operation in this mode.

c) Interlaced Sync and Video Mode. This mode is used to double the character density on the screen by displaying the even lines in even fields and the odd lines in odd fields. As in the Interlace-Sync mode, the VSYNC position is delayed in alternate display fields. In addition, the address generation is altered. Figure 12 illustrates the timing.





MICRO PROCESSORS

S



MICRU-PROCESSORS

## SY6545

Some restrictions on interlace modes of operation are:

- a) The Horizontal Total Character count (register R0) must be odd, in order to represent an even number of character times.
- b) For Interlaced Sync and Video mode, only, the following registers must be programmed in a non-standard fashion:
  - R4 (Vertical Total) must be programmed to <u>one-half</u> the actual number desired, <u>minus one</u>. For example, for a total of 24 characters high, R4 must contain 11 (decimal).
  - R6 (Vertical Displayed) must be programmed to <u>one-half</u> the actual number desired. For example, for 16 displayed characters high, R6 must contain 8 (decimal).
  - R7 (Vertical Sync Position) must be programmed to <u>one-half</u> the actual number desired.
  - R9 # of scan lines per character row must be odd (i.e.) even number of scan lines)

## **Cursor and Display Enable Skew Control**

Bits 4 and 5 of the Mode Control register (R8) are used to delay the Display Enable and Cursor outputs, respectively. Figure 13 illustrates the effect of the delays.



Figure 13. Cursor and Display Enable Skew






# **CRT Controller**

# SY6545-1



- Single +5 volt (±5%) power supply.
- Alphanumeric and limited graphics capabilities.
- Fully programmable display (rows, columns, blanking, etc.).
- Non-interlaced scan.

SYNERTEK BSIDIABLOF HONE

- 50/60 Hz operation. 0
- Fully programmable cursor.
- External light pen capability.

- Capable of addressing up to 16K character Video Display RAM.
- No DMA required.
- Pin-compatible with MC6845.
- Row/Column or straight-binary addressing for Video Display RAM.
- Internal status register.
- Video Display RAM may be configured as part of microprocessor memory field or independently slaved to 6545 (Transparent Addressing).

The SY6545-1 is a CRT Controller intended to provide capability for interfacing the 6500/6800 microprocessor families to CRT or TV-type raster scan displays. A unique

INTERFACE DIAGRAM

feature is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.



## ORDERING INFORMATION

Part Number	Package	
SYP6545-1	Plastic	1 MHz
SYC6545-1	Ceramic	1 MHz
SYD6545-1	Cerdip	1 MHz
SYP6545A-1	Plastic	2 MHz
SYC6545A-1	Ceramic	2 MHz
SYD6545A-1	Cerdip	2 MHz
01004041		2 101112

1		$\neg$ $r$	_	
GND 🗌	1	0	40	VSYNC
RES	2		39	HSYNC
LPEN	3		38	RA0
ССО/МАО 🗖	4		37	RA1
CC1/MA1	5		36	RA2
CC2/MA2	6		35	RA3
ССЗ/МАЗ 🗖	7		34	RA4
CC4/MA4	8		33	DB0
CC5/MA5	9	SY6545-1	32	DB1
СС6/МАб 🗖	10		31	DB2
CC7/MA7	11		30	DB3
CR0/MA8	12		29	DB4
CR1/MA9	13		28	DB5
CR2/MA10	14		27	DB6

	 	 ٦	

**PIN DESIGNATION** 

			40	
RES	2		39	HSYNC
LPEN [	3		38	RA0
CC0/MA0	4		37	BA1
CC1/MA1	5		36	RA2
CC2/MA2	6		35	RA3
ССЗ/МАЗ	7		34	RA4
CC4/MA4	8		33	рово
CC5/MA5	9	SY6545-1	32	DB1
СС6/МА6 🗖	10		31	DB2
CC7/MA7	11		30	DB3
CR0/MA8	12		29	DB4
CR1/MA9	13		28	DB5
CR2/MA10	14		27	DB6
CR3/MA11	15		26	] DB7
CR4/MA12	16		25	
CR5/MA13	17		24	□ RS
DISPLAY ENABLE	18		23	] <i></i> ¢2
CURSOR	19		22	] R/₩
V _{cc}	20		21	CCLK

## MAXIMUM RATINGS

Supply Voltage, V _{CC}	-0.3V to +7.0V
Input/Output Voltage, VIN	-0.3V to +7.0V
Operating Temperature, T _{OP}	0°C to 70°C
Storage Temperature, T _{STG}	-55°C to 150°C

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , GND = 0V, $T_A = 0 - 70^{\circ}$ C, unless otherwise noted)

Symbol	Characteristic	Min.	Max.	Unit
VIH	Input High Voltage	2.4	V _{CC}	V
VIL	Input Low Voltage	-0.3	0.4	V
I _{IN}	Input Leakage ( $\phi$ 2, R/ $\overline{w}$ , $\overline{RES}$ , $\overline{CS}$ , RS, LPEN, CCLK)	_	2.5	μA
ITSI	Three-State Input Leakage (DB0-DB7) V _{IN} = 0.4 to 2.4V	-	±10.0	μA
V _{OH}	Output High Voltage $I_{LOAD} = -205\mu A (DB0-DB7)$ $I_{LOAD} = -100\mu A (all others)$	2.4	_	V
VOL	Output Low Voltage I _{LOAD} = 1.6mA	-	0.4	V
PD	Power Dissipation ( $T_A = 25^{\circ}C$ ), $V_{CC} = 5.25V$	· _	900	mW
C _{IN}	Input Capacitance ¢2, R/w, RES, CS, RS, LPEN, CCLK DB0-DB7		10.0 12.5	pF pF
Соит	Output Capacitance	_	10.0	pF

## TEST LOAD



R = 11KΩ FOR DB₀-DB₇ = 24KΩ FOR ALL OTHER OUTPUTS

## MPU BUS INTERFACE CHARACTERISTICS





## WRITE TIMING CHARACTERISTICS ( $V_{CC}$ = 5.0V ± 5%, $T_A$ = 0-70°C, unless otherwise noted)

		SY6	545-1	SY65			
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit	
tCYC	Cycle Time	1.0	<u> </u>	0.5	-	μs	
t _C	φ2 Pulse Width	440	·	200	2010 <u>-</u> 510	ns	
tACW	Address Set-Up Time	180	-	90	-	ns	
t _{CAH}	Address Hold Time	0	-	0		ns	
twcw	R/W Set-Up Time	180	-	90	-	ns	
t _{CWH}	R/W Hold Time	0		0	-	ns	
t _{DCW}	Data Bus Set-Up Time	265	-	100	-	ns	
t _{HW}	Data Bus Hold Time	10	_	10	-	ns	

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 

## **READ TIMING CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = 0-70^{\circ}$ C, unless otherwise noted)

		SY6	545-1	SY65		
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit
tcyc	Cycle Time	1.0	-	0.5	-	μs
t _C	$\phi$ 2 Pulse Width	440	_	200		ns
t _{ACR}	Address Set-Up Time	180	-	90	-	ns
tCAR	Address Hold Time	0	-	0	-	ns
twcr	R/W Set-Up Time	180	-	90	-	ns
t _{CDR}	Read Access Time (Valid Data)	_	340	_ · · ·	150	ns
t _{HR}	Read Hold Time	10	-	10	-	ns
t _{CDA}	Data Bus Active Time (Invalid Data)	40	-	40	-	ns

## MEMORY AND VIDEO INTERFACE CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 5\%, T_A = 0 \text{ to } 70^{\circ}C, \text{ unless otherwise noted})$ 



# TRANSPARENT ADDRESSING $(\phi_1/\phi_2 \text{ INTERLEAVING})$



		SY6	545-1	SY654		
Symbol	Characteristic		Max.	Min.	Max.	Unit
tccy	Character Clock Cycle Time	0.40	40	0.40	40	μs
^t ссн	Character Clock Pulse Width	200	-	200		ns
(X)t _{MAD}	MA0-MA13 Propagation Delay	-	· 300	-	300	ns
(X)t _{RAD}	RA0-RA4 Propagation Delay		300	300 – 300		
(X)t _{DTD}	DISPLAY ENABLE Propagation Delay	-	450	-	450	ns
(X)t _{HSD}	HSYNC Propagation Delay	-	450	-	450	ns
(X)t _{VSD}	VSYNC Propagation Delay	- 1	450		450	ns
(X)t _{CDD}	CURSOR Propagation Delay	-	450	-	450	ns
t _{TAD}	MA0-MA13 Switching Delay	-	200	-	200	ns

## LIGHT PEN STROBE TIMING



NOTE: "Safe" time position for LPEN positive edge to cause address n+2 to load into Light Pen Register.  $t_{LP2}$  and  $t_{LP1}$  are time positions causing uncertain results.

		SY6	545-1	SY65		
Symbol	Characteristic	Min.	Max.	Min.	Max.	Unit
tLPH	LPEN Hold Time	150	— · ·	150		ns
t _{LP1}	LPEN Setup Time	20	-	20	-	ns
t _{LP2}	CCLK to LPEN Delay	0		0		ns

## MPU INTERFACE SIGNAL DESCRIPTION

## $\phi$ 2 (Clock)

The input clock is the system  $\phi 2$  clock and is used to trigger all data transfers between the system microprocessor and the SY6545. Since there is no maximum limit to the allowable  $\phi 2$  cycle time, it is not necessary for it to be a continuous clock. This capability permits the SY6545 to be easily interfaced to non-6500-compatible microprocessors.

#### R/W (Read/Write)

The  $R\overline{W}$  signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the  $R\overline{W}$  pin allows the processor to read the data supplied by the SY6545; a low on the  $R\overline{W}$  pin allows a write to the SY6545.

#### CS (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6545 is selected when  $\overline{CS}$  is low.

#### **RS** (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

#### DB₀-DB₇ (Data Bus)

The  $DB_0$ - $DB_7$  pins are the eight data lines used for transfer of data between the processor and the SY6545. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

## VIDEO INTERFACE SIGNAL DESCRIPTION HSYNC (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

#### VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

#### DISPLAY ENABLE

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6545 is generating active display information. The number of horizontal displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal. DISPLAY ENABLE may be delayed by one character time by setting bit 4 of R8 to a "1".

### CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The CURSOR position may be delayed by one character time by setting bit 5 of R8 to a "1".

#### LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

#### CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

### RES

The  $\overline{\text{RES}}$  signal is an active-low input used to initialize all internal scan counter circuits. When  $\overline{\text{RES}}$  is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected.  $\overline{\text{RES}}$  must stay low for at least one CCLK period. All scan timing is initiated when  $\overline{\text{RES}}$  goes high. In this way,  $\overline{\text{RES}}$  can be used to synchronize display frame timing with line frequency.

## MEMORY ADDRESS SIGNAL DESCRIPTION

#### MA0-MA13 (Video Display RAM Address Lines)

These signals are active-high outputs and are used to address the Video Display RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/ frame.

There are two selectable address modes for MA0-MA13:

Binary

Characters are stored in successive memory locations. Thus, the software must be developed so that row and column co-ordinates are translated to sequentiallynumbered addresses for video display memory operations.

• Row/Column

In this mode, MA0-MA7 function as column addresses CC0-CC7, and MA8-MA13, as row addresses CR0-CR5. In this case, the software may handle addresses in terms of row and column locations, but additional

MICRO-Processors address compression circuits are needed to convert CC0-CC7 and CR0-CR5 into a memory-efficient binary scheme.

#### **RA0-RA4 (Raster Address Lines)**

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

The high-order line, RA4, is unique in that it can also function as a strobe output pin when the SY6545 is programmed to operate in the "Transparent Address Mode". In this case the strobe is an active-high output and is true at the time the Video Display RAM update address is gated on to the address lines, MA0-MA13. In this way, updates and readouts of the Video Display RAM can be made under control of the SY6545 with only a small amount of external circuitry.

## **DESCRIPTION OF INTERNAL REGISTERS**

Figure 1 illustrates the format of a typical video display and is necessary to understand the functions of the various SY6545 internal registers. Figure 2 illustrates vertical and horizontal timing. Figure 3 summarizes the internal registers and indicates their address selection and read/write capabilities.

#### Address Register

This is a 5-bit register which is used as a "pointer" to direct SY6545 data transfers to and from the system MPU. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

#### Status Register

This 3-bit register is used to monitor the status of the

CRTC, as follows:



#### Horizontal Total (R0)

This 8-bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

#### Horizontal Displayed (R1)

This 8-bit register contains the number of displayed characters per horizontal line

#### Horizontal Sync Position (R2)

This 8-bit register contains the position of the HSYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left-to-right location of the displayed text on the video screen. In this way, the side margins are adjusted.



Figure 1. Video Display Format



MICRO-Processors

3-161

### Horizontal and Vertical SYNC Widths (R3)

This 8-bit register contains the widths of both HSYNC and VSYNC, as follows:



Control of these parameters allows the SY6545 to be

interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one-shot timing.

#### Vertical Total (R4)

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then RES may be used to provide absolute synchronism.

			A	ddr	ess	Re	eg.	Req.			· · ·				Reg	gisto	er E	Bit		÷,
	CS	RS	4	3	2	1	0	No.	Register Name	Stored Info.	RD	WR	7	6	5	4	3	2	1	0
	1	-		-	-	-	-	-	-		1.1		///	$\overline{M}$	$\overline{M}$	///	$\overline{\Lambda}$	$\langle   \rangle$	$\prod$	M
	0	0	-	-	-	-		-	Address Reg.	Reg. No.		$\checkmark$	$\langle \rangle \rangle$	$\square$	M	A4	A ₃	A ₂	A ₁	A ₀
	0	0	-	-	-	-	-		Status Reg.				U	L	V	///	///	M	$\langle   \rangle$	$\overline{M}$
	0	: 1	0	0	0	0	0	R0	Horiz. Total - 1	# Charac.		$\checkmark$	0	0	0	0	0	0	0	0
	0	1	0	0	0	0	1	R1	Horiz. Displayed	# Charac.	-	$\sim$	0	0	0	0	ò	0	0	o
	0	. 1	,0	0	0	1	0	R2	Horiz. Sync Position	# Charac.		$\checkmark$	0	0	0	0	0	0	0	0
-	0	1	0	0	0	1	1	R3	VSYNC, HSYNC Widths	# Scan Lines and # Char. Times		$\checkmark$	V ₃	V ₂	V1	vo	H ₃	H ₂	H1	H ₀
	0	1	0	0	1	0	0	R4	Vert. Total – 1	# Charac. Row		$\checkmark$	$\overline{U}$	0	0	0	0	0	0	0
	0	1	0	0	1	0	1	R5 -	Vert. Total Adjust	# Scan Lines		$\checkmark$	M	$\langle   \rangle$	$\langle \rangle \rangle$	0	0	0	0	0
·	0	1	0	0	1	1	0	R6	Vert. Displayed	# Charac. Rows		$\checkmark$	$\langle    $	0	0	0	0	0	0	0
-	0	1	0	0	1	1	1	R7	Vert. Sync Position	# Charac.Rows	-	$\checkmark$	())	0	0	0	0	0	0	0
	0	1	0	1	0	0	0	R8 .	Mode Control			$-\sqrt{2}$	0	0	0	0	0	0	0	0
2	0	1	0	1	0	0	1	R9	Scan Lines – 1	# Scan Lines		$\checkmark$	$\langle \rangle \rangle$	$\overline{V}$	$\square$	0	0	0	0	0
	0	_ 1	0	1	0	1	0	R10	Cursor Start	Scan Line No.	1. 1. a. a. a.	$\sim$	M	B ₁	B ₀	0	0	0	0	0
	Q	1	0	1	0	1	1	R11	Cursor End	Scan Line No.		$\checkmark$	$\langle \rangle \rangle$	$\langle \rangle \rangle$	$\langle \rangle \rangle$	0	e	e	0	0
	0	1	0	1	1	0	0	R12	Display Start Addr (H)			$\sim$			0	0	0	0	0	0
ŀ	0	1	0	1	1	0	1	R13	Display Start Addr (L)			√ ,	0	: 0	0	0	0	0	0	0
	Ó	1	0	1	1	1	0	R14	Cursor Position (H)		$\checkmark$	$\checkmark$	$\langle    $	$\langle   \rangle$	0	0	0	0	0	0
	0	1 .	0	1	1	1	1	R15	Cursor Position (L)	1	$\checkmark$	$\sim$	0	0	0	0	0	0	0	0
а. С	0	- 1	1	0	0	0	0	R16	Light Pen Reg (H)	and the second second	$\checkmark$		M	[]	0	0	0	0	0	0
	0	1	1	0	0	0	1	R17	Light Pen Reg (L)				0	0	0	0	0	0	0	0
	Ó	1	1	0	0	1	0	R18	Update Address Reg (H)			$\sqrt{2}$			0	0	0	0	ଚ	0
	0	1	1	0	0	1	1	R 19	Update Address Reg (L)	a di Antonio di Antonio di Antonio di Antonio di Antonio di Antonio di Antonio di Antonio di Antonio di Antonio Antonio di Antonio di An		$\checkmark$	0	0	0	0	0	0	•	0
L	0	1	1	1	1	1	1	R31	Dummy Location				M	$\mathbb{N}$	$\mathcal{N}$	M	M	M	$\langle    \rangle$	M

Notes:

• Designates binary bit

Designates unused bit. Reading this bit is always "0", except for R31, which does not drive the data bus at all, and for CS = "1" which operates likewise.

Figure 3. Internal Register Summary

### Vertical Total Adjust (R5)

The Vertical Total Adjust Register is a 5-bit write only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

#### Vertical Displayed (R6)

This 7-bit register contains the number of displayed character rows in each frame. In this way, the vertical size of the displayed text is determined.

#### Vertical Sync Position (R7)

This 7-bit register is used to select the character row time at which the VSYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

#### Mode Control (R8)

This register is used to select the operating modes of the SY6545 and is outlined as follows:



#### Scan Line (R9)

This 5-bit register contains the number of scan lines per character row, including spacing, minus 1.

#### Cursor Start (R10) and Cursor End (R11)

These 5-bit registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor mode, as follows:

В	IT	CURSOR MODE
6	5	
0	0	No Blinking
0	1	No Cursor
1	0	Blink at 1/16 field rate
1	1	Blink at 1/32 field rate

Note that the ability to program both the start and end scan line for the cursor enables either block cursor or underline to be accommodated. Registers R14 and R15 are used to control the character position of the cursor over the entire 16K address field.

#### Display Start Address High (R12) and Low (R13)

These registers together comprise a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the SY6545 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.

#### Cursor Position High (R14) and Low (R15)

These registers together comprise a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

#### LPEN High (R16) and Low (R17)

These registers together comprise a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

#### Update Address High (R18) and Low (R19)

These registers together comprise a 14-bit register whose contents is the memory address at which the next read or update will occur (for transparent address mode, only). Whenever a read/update occurs, the update location automatically increments to allow for fast updates or readouts of consecutive character locations. This is described elsewhere in this document.

#### Dummy Location (R31)

This register does not store any data, but is required to detect when transparent addressing updates occur. This is necessary to increment the Update Address Register and to set the Update Ready bit in the status register.

## DETAILED DESCRIPTION OF OPERATION

#### **Register Formats**

Register pairs R12/R13, R14/R15, R16/R17, and R18/ R19 are formatted in one of two ways:

- 1. Straight binary if register R8, bit 2 is a "0".
- 2. Row/Column if register R8, bit 2 is a "1". In this case the low byte is the Character Column and the high byte is the Character Row.

Figure 4 illustrates the address sequence for the video display control for each mode.

Note from Figure 4 that the straight-binary mode has the advantage that all display memory addresses are stored in a continuous memory block, starting with address 0 and ending at 1919. The disadvantage with this method is that, if it is desired to change a displayed character location, the row and column identity of the location must be converted to its binary address before the memory may be written. The row/column mode, on the other hand, does not need to undergo this conversion. However, memory is not used as efficiently, since the memory addresses are not continuous, but gaps exist. This requires that the system be equipped with more memory than is actually used and this extra memory is wasted. Alternatively, address compression logic may be employed to translate the row/column format into a continuous address block.

In this way, the user may select whichever mode is best for the given application. The trade-offs between the modes are software versus hardware. Straight-binary mode minimizes hardware requirements and row/column requires minimum software.

	1	TOTAL = 90 -											
				(	DISPL	AY =	80 —						
ſ		0 .	1	2			77	78	79	80	81		89
		80	81	82			157	158	159	160	161		169
	24	160	161	162			237	238	-239	240	241		249
Į.	۵۲ = ۲	. 1		- 5									1
= 34	DISPLAY								-				1
T0TAL = 34	õ,	1											1
101		1760	1761	1762			1837	1838	1839	1840	1841		1849
1		1840	1841	1842			1917	1918	1919	1920	1921		1929
	1.00	1920	1921	1922			1997	1998	1999	2000	2001		2009
		2000	2001	2002			2077	2078	2079	2080	2081	`-	2089
									1				- 1
		2640	2641	2642			2717	2718	2719	2720	2721		2729

#### STRAIGHT BINARY ADDRESSING SEQUENCE

							 	тоти	\L ≈ 9	0 —					
									ESS (1	MA0-N	407)				ì
				0	1	2		77	78	79	80	81		89	
	-Γ	Γ	0	0	1	2	 	77	78	79	80	81		89	
			1	256	257	258	 	333	334	335	336	337		345	ŀ
	24-	13)	2	512	513	514	 	589	590	591	592	593		601	ŀ
	DISPLAY = 24	ROW ADDRESS (MA8-MA13)	- []	1						1				1	È
34	PLA	1A8	. j	l k											
ΑΓ	DIS	5	21	1						;				1	ŀ
TOTAL = 34		Ë.	22	5632	5633	5634	 	5709	5710	5711	5712	5713		5721	
ī	L	8_	23	5888	5889	5890	 	5965	5966	5967	5968	5969		5977	
		Ň.	24	6144	6145	6146	 	6221	6222	6223	6224	6225	· · · -	6233	
		Ĕ	25	6400	6401	6402	 	6477	6478	6479	6480	6481		6489	
				1						1				-	
-1		1	33	8448	8449	8450	 	8525	8526	8527	8528	8529	7	8537	

#### ROW/COLUMN ADDRESSING SEQUENCE



#### Video Display RAM Addressing

There are two modes of addressing for the video display memory:

1. Shared Memory

In this mode the memory is shared between the MPU address bus and the SY6545 address bus. For this case, memory contention must be resolved by means of external timing and control circuits. Both the MPU and the SY6545 must have access to the video display RAM and the contention circuits must resolve this multiple access requirement. Figure 5 illustrates the system configuration.

2. Transparent Memory Addressing

For this mode, the display RAM is not directly accessible by the MPU, but is controlled entirely by the SY6545. All MPU accesses are made via the SY6545 and a small amount of external circuits. Figure 6 shows the system configuration for this approach.









### Memory Contention Schemes for Shared Memory Addressing

From the diagram of Figure 5, it is clear that both the SY6545 and the system MPU must be capable of addressing the video display memory. The SY6545 repetitively fetches character information to generate the video signals in order to keep the screen display active. The MPU occasionally accesses the memory to change the displayed information or to read out current data characters. Three ways of resolving this dual-contention requirement are apparent:

MPU Priority

In this technique, the address lines to the video display memory are normally driven by the SY6545 unless the MPU needs access, in which case the MPU addresses immediately override those from the SY6545 and the MPU has immediate access.

•  $\phi 1/\phi 2$  Memory Interleaving

This method permits both the SY6545 and the MPU access to the video display memory by time-sharing via the system  $\phi 1$  and  $\phi 2$  clocks. During the  $\phi 1$  portion of each cycle (the time when  $\phi 2$  is low), the SY6545 address outputs are gated to the video display memory. In the  $\phi 2$  time, the MPU address lines are switched in. In this way, both the SY6545 and the MPU have unimpeded access to the memory. Figure 7 illustrates the timings.





Vertical Blanking

With this approach, the address circuitry is identical to the case for MPU Priority updates. The only difference is that the Vertical Retrace status bit (bit 5 of the Status Register) is used by the MPU so that access to the video display memory is only made during vertical blanking time (when bit 5 is a "1"). In this way, no visible screen perturbations result.

#### Transparent Memory Addressing

In this mode of operation, the video display memory address lines are not switched by contention circuits, but are generated by the SY6545. In effect, the contention is handled by the SY6545. As a result, the schemes for accomplishing MPU memory access are different:

•  $\phi 1/\phi 2$  Interleaving

This mode is similar to the Interleave mode used with shared memory. In this case, however, the  $\phi 2$  address is generated from the Update Address Register (Registers R18 and R19) in the SY6545. Thus, the MPU must first load the address to be accessed into R18/R19 and then this address is always gated onto the MA lines during  $\phi 2$ . Figure 8 shows the timing.



#### Figure 8. $\phi 1/\phi 2$ Transparent Interleaving

#### Horizontal/Vertical Blanking

In this mode, the Update Address is loaded by the MPU, but is only gated onto the MA lines during horizontal or vertical blank times, so memory accesses do not interfere with the display appearance. To signal when the update address is on the MA lines, an update strobe (STB) is provided as an alternate function of pin 34. Data hold latches are necessary to temporarily retain the character to be stored until the retrace time occurs. In this way, the system MPU is not halted waiting for the blanking time to arrive. Figure 9 illustrates the address and strobe timing for this mode.

Transparent address modes are quite complex and offer significant advantages in system implementation. The details of their application are covered thoroughly in related Technical Notes available from Synertek.



Figure 9. Retrace Update Timings

### Cursor and Display Enable Skew Control

Bits 4 and 5 of the Mode Control register (R8) are used to delay the Display Enable and Cursor outputs, respectively. Figure 10 illustrates the effect of the delays.



Figure 10. Cursor and Display Enable Skew

3-167



Figure 11. Operation of Vertical Blanking Status Bit

# Asynchronous Communication Interface Adapter

# SY6551

## MICROPROCESSOR PRODUCTS

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal (50 to 19,200 baud).
- Programmable interrupt and status register to simplify software design.
- Single +5 volt power supply.
- Serial echo mode.

SYNERTEK:

• False start bit detection.

- 8-bit bi-directional data bus for direct communication with the microprocessor.
- External 16x clock input for non-standard baud rates (up to 125 Kbaud).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5, 6, 7, 8 and 9 bit transmission.

The SY6551 is an Asynchronous Communication Adapter (ACIA) intended to provide for interfacing the 6500/ 6800 microprocessor families to serial communication data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.



## ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Allowable Range
Supply Voltage	V _{CC}	-0.3V to +7.0V
Input/Output Voltage	V _{IN}	-0.3V to +7.0V
Operating Temperature	T _{OP}	0°C to 70°C
Storage Temperature	T _{STG}	-55°C to 150°C

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **D.C. CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = 0.70^{\circ}C$ , unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage	V _{IH}	2.0	_	V _{cc}	V
Input Low Voltage	V _{IL}	-0.3		0.8	V
Input Leakage Current: $V_{IN} = 0$ to 5V ( $\phi_2$ , R/W, RES, CS ₀ , $\overline{CS}_1$ , RS ₀ ; RS ₁ , $\overline{CTS}$ , RxD, $\overline{DCD}$ , $\overline{DSR}$ )	IIN	_ * *	±1.0	±2.5	μA
Input Leakage Current for High Impedance State (Three State)	I _{TSI}	_	±2.0	±10.0	μA
Output High Voltage: I _{LOAD} = -100μA (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR)	v _{он}	2.4		—	V
Output Low Voltage: I _{LOAD} = 1.6mA (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR, IRQ)	V _{OL}	-	-	0.4	V
Output High Current (Sourcing): $V_{OH} = 2.4V$ (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR)	I _{ОН}	-100		-	μA
Output Low Current (Sinking): $V_{OL} = 0.4V$ (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR, IRQ)	lol	1.6	1 1 <u>1</u> 1 <del>-</del> 1 1	<u> </u>	mA
Output Leakage Current (Off State): V _{OUT} = 5V (IRQ)	IOFF	-	1.0	10.0	μΑ
Clock Capacitance (\$\$\phi2\$)	C _{CLK}	-	_	20	pF
Input Capacitance (Except XTAL1 and XTAL2)	C _{IN}	-		10	рF
Output Capacitance	С _{ОИТ}		-	10	pF
Power Dissipation (See Graph) ( $T_A = 0^{\circ}C$ ) $V_{CC} = 5.25V$	PD		170	300	mW

## **POWER DISSIPATION vs TEMPERATURE**



3-170





## WRITE CYCLE (V_{CC} = 5.0V $\pm$ 5%, T_A = 0 to 70 $^{\circ}C$ , unless otherwise noted)

		SYE	6551	SY6	551A	1997 - 19 <b>6</b> - 1
Characteristic	Symbol	Min	[∞] Max	Min	Мах	Unit
Cycle Time	tCYC	1.0	-	0.5	-	μs
φ2 Pulse Width	t _C	400	1	200	_	ns
Address Set-Up Time	t _{ACW}	120	-	70		ns
Address Hold Time	^t CAH	0	· · · · ·	0.,	_ `	ns
R/W Set-Up Time	twcw	120	····· ·	70	-	ns
R/W Hold Time	^t CWH	0	-	0	. —	ns
Data Bus Set-Up Time	tDCW	150	-	60	<u></u>	ns
Data Bus Hold Time	t _{HW}	20		20	-	ns

3-171

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 

## CRYSTAL SPECIFICATION

- 1. Temperature stability  $\pm$  0.01% (0° to 70°C)
- 2. Characteristics at  $25^{\circ}C \pm 2^{\circ}C$

a. Frequency (MHz)	1.8432
b. Frequency tolerance (±%)	0.02
c. Resonance mode	Series
d. Equivalent resistance (ohm)	400 max.
e. Drive level mW	2
f. Shunt capacitance pF	7 max.
g. Oscillation mode	Fundamental
المتحافية والمتحد والمتحد والمتحد والمتحافة الما	d to a fin where

No other external components should be in the crystal circuit

## **CLOCK GENERATION**







## **READ CYCLE** (V_{CC} = 5.0V $\pm$ 5%, T_A = 0 to 70°C, unless otherwise noted)

		SY6	551	SY6	551A	
Characteristic	Symbol	Min	Max	Min	Max	Unit
Cycle Time	tcyc	1.0	-	0.5	-	μs
Pulse Width (¢2)	t _C	400		200	-	ns
Address Set-Up Time	tACR	120	_ '	70		ns
Address Hold Time	^t CAR	0	-	0	-	ns
R/W Set-Up Time	^t wcr	120	-	70		ns
Read Access Time (Valid Data)	^t CDR	-	200	-	150	ns
Read Data Hold Time	t _{HR}	20	-	20		ns
Bus Active Time (Invalid Data)	^t CDA	40	_	40	_	ns



## TEST LOAD FOR DATA BUS ( $DB_0 - DB_7$ ), TxD, DTR, RTS OUTPUTS

## SY6551







NOTE: RxD rate is 1/16 RxC rate.



## TRANSMIT/RECEIVE CHARACTERISTICS

		SY	6551	SY6	551A	e an teach
Characteristic	Symbol	Min	Max	Min	Max	Unit
Transmit/Receive Clock Rate	tCCY	400*	-	400*	_	ns
Transmit/Receive Clock High Time	· t _{CH}	175	-	175	-	ns
Transmit/Receive Clock Low Time	tCL	175	-	175	-	ns
XTAL1 to TxD Propagation Delay	t _{DD}	-	500	-	500	ns
Propagation Delay (RTS, DTR)	tDLY	-	500	-	500	ns
IRQ Propagation Delay (Clear)	tiro	· _	500	· – (	500	ns

 $(t_r, t_f = 10 \text{ to } 30 \text{ nsec})$ 

*The baud rate with external clocking is:

Baud Rate =  $\frac{16 \times 10^{-5}}{16 \times 10^{-5}}$ 

## INTERFACE SIGNAL DESCRIPTION

#### RES (Reset)

During system initialization a low on the RES input will cause internal registers to be cleared.

#### φ2 (Input Clock)

The input clock is the system  $\phi 2$  clock and is used to trigger all data transfers between the system microprocessor and the SY6551.

## R/W (Read/Write)

The  $R/\overline{W}$  is generated by the microprocessor and is used to control the direction of data transfers. A high on the  $R/\overline{W}$  pin allows the processor to read the data supplied by the SY6551. A low on the  $R/\overline{W}$  pin allows a write to the SY6551.

#### IRO (Interrupt Request)

The IRQ pin is an interrupt signal from the interrupt control logic. It is an open drain output, permitting

## $te = 16 \times T_{CCY}$

several devices to be connected to the common  $\overline{IRQ}$  microprocessor input. Normally a high level,  $\overline{IRQ}$  goes low when an interrupt occurs.

#### DB₀ - DB₇ (Data Bus)

The  $DB_0$ - $DB_7$  pins are the eight data lines used for transfer of data between the processor and the SY6551. These lines are bi-directional and are normally high-impedance except during Read cycles when selected.

#### CS0, CS1 (Chip Selects)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The SY6551 is selected when  $CS_0$  is high and  $\overline{CS}_1$  is low.

### $RS_{\phi}$ , $RS_1$ (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various SY6551 internal registers. The following table indicates the internal register select coding:





RS ₁	RS ₀	Write	Read			
0	0	Transmit Data Register	Receiver Data Register			
0	1	Programmed Reset (Data is "Don't Care")	Status Register			
1	0	Command Register				
1_	1	Control Register				

The table shows that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear the SY6551 registers. The Programmed Reset is slightly different from the Hardware Reset ( $\overline{\text{RES}}$ ) and these differences are described in the individual register definitions.

# ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

#### XTAL1, XTAL2 (Crystal Pins)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin, in which case the XTAL2 pin must float.

#### TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

#### RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

### RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

#### RTS (Request to Send)

The  $\overline{\text{RTS}}$  output pin is used to control the modem from the processor. The state of the  $\overline{\text{RTS}}$  pin is determined by the contents of the Command Register.

### CTS (Clear to Send)

The  $\overline{\text{CTS}}$  input pin is used to control the transmitter operation. The enable state is with  $\overline{\text{CTS}}$  low. The transmitter is automatically disabled if  $\overline{\text{CTS}}$  is high.

#### DTR (Data Terminal Ready)

This output pin is used to indicate the status of the SY6551 to the modem. A low on  $\overline{\text{DTR}}$  indicates the SY6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

## DSR (Data Set Ready)

The DSR input pin is used to indicate to the SY6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready." DSR is a high-impedance input and must not be a no-connect. If unused, it should be driven high or low, but not switched.

Note: If Command Register Bit 0 = 1 and a change of state on  $\overrightarrow{DSR}$  occurs,  $\overrightarrow{IRO}$  will be set, and Status Register Bit 6 will reflect the new level. The state of  $\overrightarrow{DSR}$  does not affect either Transmitter or Receiver operation.

### DCD (Data Carrier Detect)

The DCD input pin is used to indicate to the SY6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not. DCD, like DSR, is a high-impedance input and must not be a no-connect.

Note: If Command Register Bit 0 = 1 and a change of state on DCD occurs, IRO will be set, and Status Register Bit 5 will reflect the new level. The state of DCD does not affect Transmitter operation, but must be low for the Receiver to operate.

## INTERNAL ORGANIZATION

The Transmitter/Receiver sections of the SY6551 are depicted by the block diagram in Figure 5.



Figure 5. Transmitter/Receiver Clock Circuits

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the SY6551.

### CONTROL REGISTER

The Control Register is used to select the desired mode for the SY6551. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 6.



Figure 6. Control Register Format

## COMMAND REGISTER

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 7.



Figure 7. Command Register Format

## STATUS REGISTER

The Status Register is used to indicate to the processor the status of various SY6551 functions and is outlined in Figure 8.

## 76543210

	STATUS	SET BY	CLEARED BY
L	Parity Error*	0 = No Error 1 = Error	Self Clearing**
	Framing Error*	0 = No Error 1 = Error	Self Clearing**
╽╽╽╏╵╽┖┈┈	Overrun*	0 = No Error 1 = Error	Self Clearing**
	Receive Data Register Full	0 = Not Full 1 = Full	Read Receive Data Register
	Transmit Data Register Empty	0 = Not Empty 1 = Empty	Write Transmit Data Register
	DCD	0 = DCD Low 1 = DCD High	Not Resettable Reflects DCD State
	DSR	0 = <u>DSR</u> Low 1 = DSR High	Not Resettable Reflects DSR State
L	IRQ	0 = No Interrupt 1 = Interrupt	Read Status Register

*NO INTERRUPT GENERATED FOR THESE CONDITIONS. **CLEARED AUTOMATICALLY AFTER A READ OF RDR AND THE NEXT ERROR FREE RECEIPT OF DATA.



Figure 8. Status Register Format

## TRANSMIT AND RECEIVE DATA REGISTERS

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:

- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are "0".

Figure 9 illustrates a single transmitted or received data word, for the example of 8 data bits, parity, and 1 stop bit.



Figure 9. Serial Data Stream Example



3-176



# Asynchronous Communication **Interface Adapter**

## SYE6551 SYE6551A MICROPROCESSOR PRODUCTS

**Extended** Temperature  $(-40^{\circ}C \text{ to } +85^{\circ}C)$ 

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal (50 to 19,200 baud).
- Programmable interrupt and status register to simplify software design.
- Single +5 volt power supply. ٥
- Serial echo mode.
- False start bit detection.
- 8-bit bi-directional data bus for direct communication ۵ with the microprocessor.
- External 16x clock input for non-standard baud rates (up to 125 Kbaud).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5, 6, 7, 8 and 9 bit transmission.
- Operation over wide temperature range  $(-40^{\circ}C \text{ to } +85^{\circ}C)$

The SYE6551 is an Asynchronous Communication Adapter (ACIA) intended to provide for interfacing the 6500/ 6800 microprocessor families to serial communication data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.

TRANSMIT

CONTROL

TRANSMIT

SHIFT

REGISTER

INTERBURT

LOGIC

BAUD

RATE

GENERATOR

RECEIVE

SHIFT

REGISTER

RECEIVE

CONTROL

CTS

TxD

IRA

DCD

DSR

R×C

XTAL1

XTAL2

RxD

675 676



**PIN CONFIGURATION** 

cs₀ [	2		27	<b>]</b> ¢2
<u>cs</u> ₁ [	3		26	
RES	4		25	
R×C [	5		24	
XTAL1	6		23	
XTAL2	7	6551	22	
RTS [	8		21	DB3
CTS [	9		20	DB2
TxD [	10		19	
DTR [	11		18	DB0
RxD	12		17	DSR
RS ₀	13		16	DCD
RS1	14		15	□ v _{cc}
	<b></b>			



## **ORDERING INFORMATION**

Part Number	Package	Clock Frequency
SYEC6551	Ceramic	1 MHz
SYED6551	Cerdip	1 MHz
SYEP6551	Plastic	1 MHz
SYEC6551A	Ceramic	2 MHz
SYED6551A	Cerdip	2 MHz
SYEP6551A	Plastic	2 MHz

## Figure 1. Block Diagram

3-177

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Allowable Range
Supply Voltage	V _{CC}	-0.3V to +7.0V
Input/Output Voltage	VIN	-0.3V to +7.0V
Operating Temperature	T _{OP}	-40°C to +85°C
Storage Temperature	T _{STG}	-55°C to 150°C

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.



## **D.C. CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 5\%$ , $T_A = -40^{\circ}C$ to +85°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage	V _{IH}	2.0	-	V _{cc}	V
Input Low Voltage	V _{IL}	0.3		0.8	V
Input Leakage Current: $V_{IN} = 0$ to 5V ( $\phi$ 2, R/W, RES, CS ₀ , $\overline{CS}_1$ , RS ₀ ; RS ₁ , $\overline{CTS}$ , RxD, $\overline{DCD}$ , $\overline{DSR}$ )	I _{IN}		±1.0	±2.5	μΑ
Input Leakage Current for High Impedance State (Three State)	I _{TSI}	-	±2.0	±10.0	μA
Output High Voltage: I _{LOAD} = -100μA (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR)	v _{он}	2.4		_	. <b>V</b>
Output Low Voltage: I _{LOAD} = 1.6mA (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR, IRQ)	V _{OL}	_		0.4	V
Output High Current (Sourcing): V _{OH} = 2.4V (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR)	Гон	-100		_	μA
Output Low Current (Sinking): V _{OL} = 0.4V (DB ₀ - DB ₇ , TxD, RxC, RTS, DTR, IRQ)	I _{OL}	1.6	-		mA
Output Leakage Current (Off State): V _{OUT} = 5V (IRQ)	OFF	-	1.0	10.0	μA
Clock Capacitance ( <i>φ</i> 2)	C _{CLK}	_	-	20	pF
Input Capacitance (Except XTAL1 and XTAL2)	C _{IN}	-	-	10	рF
Output Capacitance	С _{ОUT}	<del>-</del> ; :	N.1 <b>≓</b> 311	10	pF
Power Dissipation (See Graph) ( $T_A = 0^{\circ}C$ ) $V_{CC} = 5.25V$	PD	— .	220	350	mW

5

## MICRO. DCESSORS



# Floppy Disk Controller (FDC)

SY6591/SY6591A

## MICROPROCESSOR PRODUCTS

PRELIMINARY

- Functionally compatible with SY1791-02/SY1793-02
- MPU bus interface directly compatible with SY6500 and MC6800 microprocessors.
- Single 5 volt power supply

- Accommodates both single-density (FM) and double-density (MFM) formats
- IBM format compatibility:
  - IBM 3740 Single-Density
  - IBM System-34 Double-Density

The SY6591 Floppy Disk Controller is a fully programmable device intended for SY6500 or MC6800 microprocessor-based systems. Floppy disk control functions are fully autonomous and are thoroughly described in the SY1791-02/SY1793-02 data sheet. The SY6591 version is different only in the MPU bus interface characteristics.



### ORDERING INFORMATION

		MPU Clock
Part Number	Package	Rate
SYC6591	Ceramic	1MHz
SYD6591	Cerdip	1MHz
SYP6591	Plastic	1MHz
SYC6591A	Ceramic	2MHz
SY D6591A	Cerdip	2MHz
SYP6591A	Plastic	2MHz

## **PIN ASSIGNMENTS**

		40	
B/W C	2	39	
			-
CS [	3	38	DRQ
φ2 🗖	4	37	DDEN
A0 🗆	5	36	WPRT
A1 []	6	35	- FP
DB0 🗆	7	34	TROO
DB1	8	33	WF/VFOE
DB2	9	32	READY
DB3 🗌	10	31	] wd
DB4 🗌	11	30	🗋 wg 🗄
DB5 🗌	12	29	🗍 TG43
DB6	13	28	] нго
. DB7	14	27	RAW READ
STEP 🗖	15	26	RCLK
DIRC 🗌	16	25	RG
EARLY	17	24	CLK
LATE	18	23	П нгт
RES	19	22	TEST
GND	20	21	VCC (+5V)

MICRO-Processor

## DETAILED LIST OF FEATURES

- Single 5 volt (±5%) power supply
- 40-pin package
- Automatic track seek with verification
- Accommodates single-density (FM) and doubledensity (MFM) formats
- Soft-sector format compatibility
- IBM 3740 (single-density) and System-34 (double-density) compatible
- Single or multiple record read with automatic sector search or entire track read
- Selectable record length (128, 256, 512 or 1024 bytes)

- Single or multiple record write with automatic sector search
- Entire track write for initialization
- Programmable controls:
  - Selectable track-to-track stepping time
  - Selectable head settling and engage times
  - Head position verification
  - Side verification
- Double-buffered read and write data flow
- DMA or programmed data transfers
- TTL-compatible inputs and outputs
- Write precompensation (FM and MFM)
- Comprehensive status register

## PROCESSOR INTERFACE SIGNALS

- $\phi 2 (\phi 2)$  The  $\phi 2$  signal is combined with  $\overline{CS}$  to gate the processor interface signals AO, A1 and  $R/\overline{W}$  into the floppy disk controller (FDC).
- DATA BUS (DB0-DB7) This 8-bit non-inverting bidirectional data bus is used for transferring data, control, and status words. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.
- READ/WRITE (R/W) This input signal is used to control the direction of data transfers. A high on the R/W pin allows the processor to read data supplied by the FDC. A low on the R/W pin allows data to be written to the FDC.
- INTERRUPT REQUEST (IRQ) The IRQ is an open drain output. This signal goes low at the completion or termination of any operation and is reset when a new command is loaded into the command register or when the status register is read. An external pull-up resistor to V_{CC} is required when using the SY6591 with a SY6500 or a MC6800 MPU.
- RESET (RES) This signal is identical to MR on the SY1791-02/SY1793-02. A low on this input resets the device and loads hex 03 into the command register. The Not Ready status bit (status bit 7) is reset during RES low. When RES is driven high, a Restore command is executed regardless of the state of the Ready signal, and hex 01 is loaded into the Sector Register.
- REGISTER ADDRESS LINES (A0-A1) These inputs address the internal registers for access by the Data Bus lines under R/W and φ2 control.

#### **REGISTER ADDRESS CODES**

A1	A0	READ	WRITE		
0	0	STATUS	COMMAND		
0	1	TRACK			
1	0	SECTOR			
1	1	DATA			

- READ/WRITE  $(R/\overline{W})$  If  $\overline{CS}$  is low, a high on this input enables the addressed internal register to output data onto the data bus when  $\phi 2$  is high. If  $\overline{CS}$  is low, then a low on this input gates data from the data bus into the addressed register when  $\phi 2$  is high.
- CHIP SELECT (CS) A low level on this input selects the FDC and enables processor communications with the FDC.
- DATA REQUEST (DRQ) DRQ is an opendrain output. DRQ high during read operations indicates that the Data Register (DR) contains data. When high during write operations, DRQ indicates that the DR is empty and ready to be loaded. DRQ is reset by reading or loading the DR during read or write operations, respectively. Use 10K pull-up resistor to V_{CC}.
- CLOCK (CLK) This input requires a square wave clock for internal timing reference (2 MHz for 8-inch drives, 1 MHz for 5-inch drives).

## FLOPPY DISK CONTROL FUNCTIONS

These functions are identical to those of the SY1791-02/ SY1793-02, and are fully described in the corresponding data sheet.

## **D.C. CHARACTERISTICS** ( $V_{CC} = 5V \pm 5\%$ , $T_A = 0-70^{\circ}C$ ) PRELIMINARY

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT
Input High Voltage	VIH	2.0	_	V
Input Low Voltage	VIL	-	0.8	V
Input Leakage Current, V _{IN} = 0V to V _{CC}	I _{IL}	-	± 10	μA
Output High Voltage, $I_{LOAD} = -100 \mu A$	V _{OH}	2.4		V
Output Low Voltage, I _{LOAD} = 1.6 mA	V _{OL}		0.4	V
Output Leakage Current, V _{OUT} = V _{CC}	I _{OL}	-	10	μΑ
Power Dissipation ( $V_{CC} = 5.25 V$ )	PD		525	mW
Input Capacitance	CIN	-	15	pF

## **READ CYCLE** ( $V_{CC}$ = 5.0V ±5%, $T_A$ = 0 to 70°C, unless otherwise noted)

		6591		65		
Characteristic	Symbol	Mın.	Max.	Min.	Max.	Units
φ2 Pulse Width	t _C	470	-	235	-	'ns
DRQ Reset From $\phi$ 2	^t DRR	-	500	-	500	ns
$\overline{IRQ}$ Reset From $\phi 2$	t _{IRR}		3	_	3	μs
Address Setup Time	tACR	180		90	_	ns
Address Hold Time	^t CAR	0	_	0	-	ns
R/W Setup Time	^t WCR	180	-	90		ns
R/₩ Hold Time	tсwн	0	_	0	-	ns
Data Bus Access Time	tCDR		395	-	200	ns
Data Bus Hold Time	t _{HR}	10	-	10	-	ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 

## **READ TIMING**



5.

## WRITE CYCLE (V_{CC} = 5.0V $\pm$ 5%, T_A = 0 to 70°C, unless otherwise noted)

	6591			659	ļ.	
Characteristic	Symbol	Min.	Max.	Min.	Max.	Units
$\phi$ 2 Pulse Width	t _C	470	_	235	-	ns
DRQ Reset From $\phi$ 2	t _{DRR}		500	_	500	ns
$\overline{IRQ}$ Reset From $\phi$ 2	tiRB	_	3	— ·	3	μs
Address Setup Time	tACW	180		90	<del></del>	ns
Address Hold Time	tCAH	0	_	0	-	ns
R/W Setup Time	twcw	180	-	90		ns
R/W Hold Time	tcwh	0	-	0		ns
Data Bus Setup Time	tDCW	300	_	150		ns
Data Bus Hold Time	t _{HW}	10		10	. — .	ns

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 

## WRITE TIMING





## ANSI Rigid Disk Controller (ARDC[™])



## MICROPROCESSOR PRODUCTS

ADVANCED INFORMATION

- Meets proposed ANSI Interface Standard*
- Built-in self-check capability
- Single +5 volt supply
- Works with all ANSI commands

- High level (Macro) commands
- Internal CRC generation and checking
- 8-bit or 16-bit data bus
- Handles up to 8 drives

The Synertek SY6691/2 ANSI Rigid Disk Controller (ARDC) is fully programmable by a host system. The ARDC is intended for the control of ANSI interface Winchester-type disk drives in micro-

processor based systems. The use of high-level commands minimizes CPU intervention. The SY6691 has an 8-bit data bus, the SY6692 a 16-bit data bus.

## **BLOCK DIAGRAM**



*External line drivers/receivers

## FEATURES

- Meets proposed ANSI interface standard
- Built-in self-check capability
- Single +5 volt supply
- Designed in high-density NMOS
- Host uses high-level commands
- Host may issue primitive commands
- CRC is generated by the ARDC
- CRC checked on all data read
- ARDC holds an image of the drive parameters
- Up to 8 drives may be controlled
- Communication with host memory is via DMA

LOGICAL BLOCK DIAGRAM (ARDC)

- Available with 8-bit or 16-bit data bus
- Data rate up to 10 Megabits/sec
- Data synch signal for ECC

### High Level Commands Include:

- Initialize All Drives
- Initialize Drive N
- Ready Drive N
- Read, Write, and Verify with implied Seek
- Read N sectors
- Diagnostic Read
- Write N sectors
- Verify Disk, Track, or Sector
- Implied Retry with offset
- Abort
- Erase Address Mark
- Format Disk, Track, or Sector



## ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ , $T_A = 0-70^{\circ}C$ )

CHARACTERISTIC	SYMBOL	MIN	MAX	UNIT
Input High Voltage	VIH	2.0	1.11	V
Input Low Voltage	V _{IL}		0.8	V
Input Leakage Current, VIN =VCC	liL.	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	10	μA
Output High Voltage, $I_{LOAD} = -100 \ \mu A$	Voн	2.4		V
Output Low Voltage, I _{LOAD} = 1.6 mA	V _{OL}		0.45	u V
Output Leakage Current, V _{OUT} = V _{CC}	I _{OL}		10	μA



# **CRT** Controller (CRTC)



## SY68045

PRELIMINARY

## FEATURES

- Generates refresh addresses and row selects
- Generates video monitor inputs: horizontal and 0 vertical sync and display enable
- Low cost; MC6845/SY6545 pin compatible
- ٠ Text can be scrolled on a character, line or page basis
- . Addresses 16K bytes of memory
- 0 Screen can be up to 128 characters tall by 256 wide
- Character font can be 32 lines high with any width 0
- 0 Two complete ROM programs
- 0 Cursor and/or display can be delayed 0, 1 or 2 clock cycles

- Four cursor modes:
  - Non-blink
  - Slow blink
  - Fast blink
  - Reverse video with addition of a single TTL gate
- Three interface modes
  - Normal sync
  - Interlace sync
  - Interlace sync and video
- Full hardware scrolling
- NMOS silicon gate technology
- TTL-compatible, single +5 volt supply

## **PIN CONFIGURATION**



## **ORDERING INFORMATION**

Part Number	Package	Clock Rate
SYC68045	Ceramic	1 MHz
SYD68045	Cerdip	1 MHz
SYP68045	Plastic	1 MHz

## BLOCK DIAGRAM







Why Go Custom And Why Use Synertek?

Your decision to use a Custom circuit rests basically on the requirements of your system. You'll want to consider the <u>alternatives available</u> to you:

• Standard circuits are offthe-shelf products designed for general product applications. If your yearly system volume will be less than 10,000, SSI (small scale integration) and MSI (medium scale integration) circuits may be your best solution.  Microprocessors may fill your need if your application requires great flexibility and cost is not an overriding factor. They are most practical when total circuit volume does not exceed 50,000. Advantages of Custom Circuits A Custom circuit is an exclusive proprietary design built specifically-to-meet-your-product requirements. Its advantages are:

- Reduced system cost— Through circuit integration the total number of discrete and integrated components can be cut by 75-90%. This dramatically reduces component inventory, PC board assembly, and power supply costs.
- Increased reliability—As circuit device count and total system size is reduced, system reliability increases.
  For you, the more reliable a system you sell to your

customers, the less you will have to expend on warranty costs.

• Features—. Special features not available in standard circuits or microprocessors can be cost-effectively designed into a Custom circuit.

 Market leadership— CUSTOM MOS/LSI technology can revolutionize a product. It enables new features to be built which would otherwise be unavailable or too expensive to implement. When your product-is-manufactured with a proprietary design, competitors have a more difficult time copying it. As a result, you can enjoy longer periods of market leadership and penetration.

#### Why Use Synertek?

You don't want just anyone to develop your Custom design. You want a company with experience, skill and an understanding of how important your design is to you. As a major supplier of Custom circuits, we fulfill those requirements and offer competitive design and process solutions.

Our ability to develop sophisticated technologies insures our market leadership position in custom integrated circuits. We currently offer silicon gate HMOS, NMOS, and HCMOS technologies. Our advanced computer-aided design facilities, projection alignment equipment, 4-inch wafer fabrication lines, and VLSI testing equipment further demonstrate Synertek's commitment to state-of-the-art technology. Your choice depends on your need.

 Classic Custom circuit design—We will design your circuit from concept. You may initially provide us with a written explanation o[®] the function you want, or with a logic diagram of the circuit, or with just a
specification. We will create your work-of-art from beginning to full production.

- C.O.T."—Synertek will become the manufacturing arm of your in-house design group or your consulting design house. By providing you with process design rules, parameters, computer simulation programs and, most of all, our total cooperation, we can assure you the manufacturing capability you want.
- Cooperative design, training, and production-You may want to set up your own CUSTOM LSI design group for reasons of design control and flexibility. We can help you achieve this on a joint-development basis. Your engineers would come to Synertek and work with our engineers through a complete design cycle. This training method shortens your learning curve and enables you to develop a technical and manufacturing partnership with a major Custom vendor.

We advocate a firm policy of partnership in all three of these circuit production services. Your success is directly related to ours, and a close working relationship promotes understanding and efficiency between us. It also insures that the Custom circuit is produced exactly to your specifications. This spirit of cooperation and teamwork will heighten your feeling of ownership for your proprietary Custom circuit.


Évolution Of A Masterplece

A masterpiece is never developed overnight. An artist needs time to think, plan, and create. At Synertek, the average length of time needed to bring a circuit from the concept stage to prototype production is 6-9 months. Depending on the complexity of the device, this may be longer or shorter. Simple circuits can be completed within 3-4 months. All circuits, however, are subjected to the same stringent testing, quality control, and verification checks.

Keeping with our philosophy of partnership, our engineers will confer with you often throughout the design and development phases.



Reticles are used for mask production and are made from database tapes. One reticle represents one layer of the circuit. Some circuits have up to ten layers.

The Design and Development Process

 System definition— Synertek and the customer establish block diagrams, flow charts, and mechanical and electrical specifications. A program milestone schedule is confirmed.

Logic design and computer simulation-Our design engineers convert system functions to MOS logic. Computer simulations of critical logic design characteristics are done in our DA (design automation) center. SCEPT™ (Synertek Circuit Emulation Program and Test) is a conventionally designed breadboard which duplicates MOS logic. We consider SCEPT™ an indispensable tool for verifying the functionality of the design. It also gives you your first opportunity for hands-on verification of the actual logic functions. Once approved by you, SCEPT™ is used to write and debug a test program. From this point, SCEPT™ is the functional reference for the remaining design steps.

1-10 wks.



Synertek engineers perform the initial logic design. In the case of C.O.T**, a customer may provide Synertek with his circuit design on a database tape, a pattern generator tape, or a working plate.

 Circuit design and analysis— Individual transistors are laid out to implement the SCEPT™ logic. Particular attention is paid to critical speed paths. Additional computer-aided circuit simulation information is analyzed and incorporated into the actual circuit design.

1-4 wks.

- Composite layout design— A layout of the circuit design, called a composite, is hand drawn to minimize final chip size. Composites are drawn at 500 to 2000 times the size of the finished chip.
- Digitizing—The composite drawing is converted in our CAD (Computer Aided Design) center to a database tape using a Calma interactive graphic system. This digitized information is used to generate plots of each circuit layer. The plots are compared to the original composite and editing changes are made. Editing and checking continues until the database tape is approved for the entire composite. Design rule checks (DRCs) and electrical rule checks (ERCs) are accomplished by our CAD system using the database tape.

4-14 wks.

A technician digitizes a composite through the use of GDS-II. Such equipment is part of Synertek's sophisticated Computer Aided Design capability.





With the help of a "light table" each mask layer is verified against the original circuit plot to assure absolute accuracy.

 • Mask generation—Once the database tape is approved, a PG (pattern generation) tape is produced. This tape is used to create each mask level.

> We use three methods in mask making-photolithography, E-beam and a combination of both. In the photolithographic process the 10X reticles are created on a pattern generator. These reticles are photo reduced to the actual 1X mask size and reproduced by a step-andrepeat camera. With E-beam technology, the PG tape is converted to E-beam format. The full array is then written directly at the 1X mask size. In the combination method. 10X reticles are generated from the E-beam-formatted tape. As in the photolithographic process, these

reticles are then photo reduced to the actual 1X mask size and reproduced by a step-and-repeat camera.

Which method should be used is determined by device complexity, die size, and the process chosen for wafer fabrication.

— 4-9 wks.

- Prototype wafer fabrication

   During prototype fabrication, numerous quality and electrical inspections are performed to assure that every wafer lot meets our specifications.
- First samples—These are untested devices commonly referred to as "Cut & Go's." They are placed in ceramic packages, assembled, and sent to you for initial evaluation.

— 2-3 wks.



All water fabrication and quality inspections are performed in a clean room environment. Room temperature is controlled to within + or  $-1^{\circ}$  C. All employees wear clean room attire to keep air impurities to a minimum.



- Test generation—The Cut & Go's play an essential role in the completion of the test program, which was initiated during the circuit design stage. The test program must be verified with the Cut & Go's before it is finalized.
- Prototype production After fully tested samples are approved, prototype production begins.
- Full production Scheduled delivery commences after prototype qualification and test verification are completed.

* & MOS Processed SILICON GATE NMOS

Perhaps you have your own MOS design group, or have chosen to have your circuit designed by a consulting firm. Or maybe another MOS supplier designed the chip and you want to tool-up a second-source supplier. Whatever your design source, we can produce your circuit on a customer owned tooling (C.O.T.TM) basis.

Because of our extensive experience with MOS/LSI technology, we understand your reasons for going C.O.T." You want to minimize design cost and production time while maximizing proprietary design control. We guarantee that your Custom circuit will receive the same confidential, proprietary treatment as our own in-house designed circuits.

You may enter the production cycle at a number of various stages. We'll accept your design on a database tape, a pattern generator tape, or working plate. You'll be given an initial documentation package that includes an overview of design rules and parameters for our MOS processes.

Again, we will meet with you as early in the program as possible to establish a close working relationship. If you wish to design your own proprietary circuit, our engineering staff is available for design workshops and general program guidance, on a consulting basis. We take measures to enhance a smooth product flow. Our program managers monitor your circuit from our CAD center through production. We also have a back-log control system that continually updates you on product schedules and shipments.

As a C.O.T.^{**} customer, you not only will have access to our extensive manufacturing and assembly facilities, but our overall company technologies as well.

							ан. 1914 - Ал
	PROCESS	FLDI2	ENHI2	DEPI2	VSB	ντέο	VTDO
				1 A		VOLTS	
	NSJ2	YES	YES	YES	0	+0.7	-4.0
1	NPJ4	YES	NO	YES	-2.5	0.45	-3.3
	NDK4	YES	YES	YES	0	+0.2	-3.0
Y	NPK4	YES	YES	YES	0	0.45	-3.3
	NTK4	YES	YES	YES	-3.0	+0.8 VTI	-3.5 +0.3V
Y	NPM5	YES	YES	YES	0	+0.5 -0.2	-3.0 -1.3

BURIED CONTACT OPTION AVAILABLE

* SHRINKABLE BY 16% FOR LOW VOLTAGE APPLICATIONS

											i de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la composition de la comp	
									TOPOLOGICAL PITCH			
Vtfo	BVDSS	BETA A/V2	GAMMA V½	C _{DA} F/cm ² x10-8	ρΝ Ω/ロ	ρΡ Ω/□	Xj µ	CHANNEL LENGTH	POLY WIDTH/ SPACE	DIFF. WIDTH/ SPACE	AI-AI WIDTH/ SPACE	COMMENTS
vo	LTS							μ	μ	μ	μ	
10	10	12	0.95	1.5	20	45	1.1	6	6/7	6/7	7/7	*
15	20	12	0.65	1.6	15	45	1.2	6	6/6	6/6	7/7	* Planox
16	10	11	0.25	0.7	15	• ₆₀	1.5	6	6/6	6/6	6/6	Planox. 2 poly process, switch capacitor techniques for analog circuits.
15	20	12	0.65	1.6	15	45	1.2	6	6/6	6/6	7/7	* Planox
15	10	15	0.30	1.5	12	45	1.1	5	5/5	5/5	5/5	Has an intrinsic transistor mask option. High speed applications.
15	7	19	0.26	0.7	27	30	0.45	3 (E&D) 4 (1)	4/5	5/5	5/5	Dual implants for each ENH and DEP transistor. (optional)

#### SILICON GATE CMOS

		2.03.56 <b>(16.</b> 7			ana la comuna N ^a rana da c	42.00-16-01944 - 17-16-16-16-16-16-16-16-16-16-16-16-16-16-	S viatensee Assediere di		totta 11. orașe de la compositație de la 11. orașe de la compositație de la c	is some rap Kildinostra				alan da saran Marina da saran	
							1 1					TOPOLOGI			
1 and 1	PROCESS	CHANNEL	Vtfo	Vто	BETA UA/V2	BVDSS	GAMMA	ρN or ρΡ Ω/□	ρPOLY Ω/□	CHANNEL LENGTH	POLY WIDTH/ SPACE	P WELL WIDTH/ SPACE	DIFF. WIDTH/ SPACE	AL-AL WIDTH/ SPACE	COMMENTS
/															
	CSI 3	P-Channel N-Channel	-16 +10	-1.5 +0.9	-2.5 +3.3	-20 +20	0.8 2.6	50 20	80 70	8µ 6µ	8/7μ 6/7μ	8/20µ	6/9µ	7/7 µ	
/	CSI 5	P-Channel N-Channel	-4.0 +5.0	-0.4 +0.6	-2.1 +6.0	-20 +20	0.8 1.2	50 20	80 70	8μ 6μ	8/7μ 6/7μ	8/20µ	6/9µ	7/7μ	
	CSI 7	P-Channel N-Channel	-8.0 +8.0	-0.7 +0.75	-2.1 +7.0	-20 +20	0.8 1.3	50 20	80 70	8μ 6μ	8/7μ 6/7μ	8/20µ	6/9µ	7/7μ	-
	ICMOS 1	P-Channel N-Channel	-25.0 +25.0	-0.60 +0.65	-9.0 +22.0	-20 +20	_	25 10	15 15	5μ 5μ	5/5µ	5/22µ	5/5µ	5/6µ	N-Well Dble Poly
	HCMOS 1	P-Channel N-Channel	-10.0 +10.0	-0.80 +0.65	-6.0 +19.0	-18 +19	0.3 0.5	60 35	40 40	3μ 3μ	3/3µ	3/13µ	3/4.5µ	<u>3.5</u> 4.5μ	_

A Process for Every Masterpiece Selecting the right process for your Custom circuit is one of your most important decisions in the design cycle.

Synertek's offering of fully proven manufacturing processes has the right answer for you. It includes state-of-the-art HMOS and HCMOS in addition to the industry standard NMOS silicon gate technology. The chart on these pages contains conservative data on Process Characteristics and Topology. This data is provided only as a guideline to help you determine the general "fit" to new circuits and those already in production. Detailed Electrical and Topological Design Rules are available under a nondisclosure agreement. You may find that the process requirements for your circuit differ from what is shown on our chart. If so, be assured that our process engineers will work with you to determine any needed variations for your circuit.











- SY6502 NMOS 8-Bit Microprocessor
- 1K Bytes of Static RAM Memory
- 64 Bytes of Interrupt Vector RAM
- 28 Bi-Directional Programmable I/O Lines
- 1 MHz Crystal Controlled Clock
- Interval Timer
- Four Interrupts, Including a Timer Interrupt and a Non-Maskable Interrupt
- Three Serial Interfaces 20 mA Current Loop, RS-232-Cand TTL
- Buffered Address and Data Lines
- 1,024 Bytes of Resident ROM Program Memory Containing DEMON Debug Monitor Program
- Dimensions 4.25 in. x 7.00 in.

The CP110 SUPER JOLT CPU board is the most versatile microcomputer on a single PC board. Connected to a terminal, the CP110 provides everything necessary to begin writing, de-bugging, assembling and executing micro-computer programs. Stand-alone, the CP110 is a single board OEM microcomputer suited to a wide range of dedicated applications.



- Ideal for Experimental/Prototype Circuits
- Accepts 14-Pin to 40-Pin Wirewrap Sockets
- Power and Ground Busses Provided for Each Row of Holes
- Accepts up to 50 14-Pin Sockets
- Dimensions: 4.25 in. x 7.00 in. Card Compatible with SUPER JOLT

Universal Card is ideal for constructing experimental and prototype circuits. Holes are provided for mounting connectors for mating cables to interconnect the AS200 to other boards in the SUPER JOLT family.

EPS-1

# SYM-1 DIAGNOSTIC PROGRAM

- Diagnostic/Test Program for SYM-1
- Supplied as a Pre-Programmed 2716 EPROM
- Function Test for On-Board RAM, ROM, Display LEDs, Keyboard, I/O Chips, TTY/CRT I/O, Cassette I/O, and Scope Output
- Modular Tests with Separate Error Messages
- Version Available for SUPERMON V1.0 or SUPERMON V1.1
- Useful for Receiving Inspection, Field Service, or Self-Test by User
- Complete with Manual Containing Instructions, Error Codes, Flow Charts, Trouble Shooting Aids and a Complete Test Program Listing

The EPS-1 Diagnostic Program for SYM provides a valuable self-test capability to aid in any phase of test, trouble shooting or repair. Essentially all components of the SYM are functionally tested assuring a fully working unit.

SINGLE BOARD ON PUTER

- Assembled, Tested and Ready to Use
- Full Documentation Two Manuals
- SY6502 NMOS 8-Bit Microprocessor
- 51 I/O Lines, Expandable to 71
- Five On-Board Programmable Interval Timers
- 28 Kev Kevpad
- Six Digit Display
- 4K Byte ROM SUPERMON Resident Monitor, User Expandable
- 1K Bytes of Static RAM provided, expandable to 4K Bytes On-Board with Sockets Provided
- User PROM/ROM for up to 28K Bytes of User Program
- Application Port 15 Bi-directional TTL Lines. with Expansion Capability
- Expansion Port for Add-On Modules
- Requires Single +5V Supply
- Standard Interfaces:
  - Audio Cassette Recorder with Remote Control
  - Full Duplex 20mA TTY
  - System Expansion Bus
  - RS-232-C Compatible Interface
  - Four Strappable Relay Drivers or Input Buffers
- Applications In
  - Training
  - Engineering
  - Prototypina
  - Instrumentation
  - Testing
  - Experimentation
- Dimensions 8.25 in. x 10.72 in.

SYM-1 Versatile Interface Module is designed for future growth and expansion.

You can store your programs in the 1K Static RAM and debug by simply using the single-step feature of the monitor. User static RAM is easily expandable to 4K bytes on-board the basic unit. The 51 I/O lines which are available to control your custom applications can be expanded to a total of 71 I/O lines via an additional socket provided for Synertek's Versatile Interface Adapter - SY6522. Connect the SYM-1 to our KTM-3 Keyboard Terminal Module and your home TV (using an RF adapter) or monitor and you have a complete computer system with keyboard entry and video display.

# 5XM-169 SINGLE BOARD **COMPUTERS**

3XNA-1168

 Features Popular 6802 8-bit NMOS Microprocessor (SYM-1/68) or New Powerful 6809 8-bit NMOS Microprocessor (SYM-1/69)

ant.) Seatons Carnes EYM Complete Microcomputer Systen

- Incorporates the Same Features and Capabilities as the Original SYM-1
- Includes New 4K Byte SUPERMON Monitors for Each New Microprocessor

Now the highly popular SYM-1 Microcomputer is available with a choice of microprocessors; the 6802 or the 6809 as well as the original SY6502. New SUPERMON Monitors give the SYM-1/68 and SYM-1/69 all the commands and operating features of the original SYM-1. A newly written SYM-1 Reference Manual is supplied which includes special sections describing use of the SYM-1 using the new microprocessors.

Also available are adaptor boards which allow existing SYM-1 microcomputers to use one of the new microprocessors. Refer to MOD-68 and MOD-69 on the next page.

- Adapter Boards for SYM-1 Allow Use of Popular 6802 or Powerful New 6809 8-bit NMOS Microprocessors
- New Microprocessor and Circuitry Included on Small 2"×3" Circuit Board
- Includes New SUPERMON Monitor Firmware
- Full Instructions Supplied for Making the Simple Conversion

The MOD-68 and MOD-69 provide a low-cost means of converting existing SYM-1 microcomputers to use either the 6802 or 6809 microprocessor. The simple conversion requires the removal of the old microprocessor and SUPERMON chips, and insertion of one of the new adaptor boards.

Complete installation instructions are supplied as well as a newly written SYM-1 Reference Manual with special sections on the use of the SYM-1 with the new microprocessors.

Includes SY6522 Versatile Interface Adaptor

PORT EXPANSION AND PORT EXPANSION KIT

NOD-6800-69

- Edge Connectors for Applications and Expansion Ports
- EIA Connector for RS-232-C Interface
- Phono Connectors for Cassette Interface

The PEX-1 provides a SY6522 VIA which expands the SYM-1 I/O by an additional 20 lines. The SY6522 is plugged into socket U28 on the SYM-1 board.

Also provided are connectors to allow building a variety of interfacing cables. Included in the PEX-1 kit is a diagram for a suggested cable assembly which will provide complete connection to an EIA (RS-232-C) terminal, an audio cassette recorder, and a TTY.

• Expand SYM-1 Memory to 2K Bytes (SRM-1) or to 4K Bytes (SRM-3)

Uses Synertek SY2114L Low Power Static RAMs

The static RAM memory kits provide for expansion of the on-board memory in the SYM-1 to 2K bytes or 4K bytes. The SY2114L low power RAM devices are plugged into existing on-board sockets per the following table.

RAM Address	Sockets	Comments
0000-03FF	U12, U13*	Lowest 1K bytes
0400-07FF	U14, U15	2nd 1K bytes
0800-0BFF	U16, U17	3rd 1K bytes
0C00-0FFF	U18, U19	4th 1K bytes

*The SYM-1 microcomputer is shipped with 1K bytes of RAM inserted in sockets U12 and U13.



- Same Power, Features, and Performance as the SYM-1 Module at lower cost.
- Additional Economies for O.E.M. Applications Achieved by Supplying Board without the Keyboard, Display, Speaker and Associated Electronics

The SM100 is designed especially for OEM controller or other applications where the microcomputer board is an integral part of a user's system. All the power and flexibility of the SYM-1 is retained but without the overhead of on-board keyboard and display.



- Resides in ROM, Always Available
- I/O Supported by SUPERMON on SYM-1 or SM100
- Full Floating-Point 9-Digit, Extended BASIC
- Standard Dartmouth BASIC Statements LET READ PRINT DATA IF THEN FOR NEXT DIM END GOTO
- Extended BASIC Statements RESTORE REM STEP GOSUB DEF RETURN STOP INPUT FN ON...GOTO ON...GOSUB
- Scientific Functions
   SGN INT ABS SQR RND LOG EXP
- Logical Operators AND OR NOT
- Operation Commands RUN NEW CLR LIST CONT FRE
- Formatting Functions (TAB, POS, SPC)
- Peek, Poke, JSR to Machine Code Subroutines
- String Functions
- Cassette SAVE and LOAD Statements
- Decimal, Hexadecimal and String Constants
- Real, Integer and String Variables

BAS-1 is a full function BASIC developed for Synertek Systems by Microsoft Corporation. BASIC provides higher level language capabilities, always instantly available from ROM.



- Compatible with SYM-1 or SM100
- Resides in ROM, always available
- I/O Supported by SUPERMON

#### Assembler

- Macro Capability
- Conditional Assembly
- Source Input from RAM or Tape
- Produces Relocatable Object Code
- Relocating Loader
- Assemble with Source Listing or Errors-Only Listing
- Hex, Binary, Decimal or Mixed Data Types
- 16 Assembler Pseudo-Ops
- 23 Error Codes
- Storage of Hex or ASCII Bytes
- Text Editor
- Edits Line Numbered Text
- Upper and Lower Case
- Character String Search with Optional Replace, Display or Show Number of Occurrences
- Line Edit
- Block Insert
- Delete Line(s)
- Delete File
- Renumber Text File
- Tabbing
- Free Format Command Input
- Output to Hard Copy Device With or Without Line Numbers
- Load and Record in High Speed Format; Entire File or Range of Lines
- Automatic Cassette Motor Control or Manual Control through ON and OFF Commands

RAE-1 is a full features Resident Assembler/ Editor. Many powerful text editing functions are available with error messages giving error type and location. The user has complete control over all editor and assembler functions as well as editor controlled entry to SYM BASIC or SYM SUPERMON. The user also has control over cassette recorders for file I/O, or control may be left to software. The relocating loader may store executable code in memory during assembly or may store object code offset from its proper execution address.

5-5

 Choice of Character Screen Sizes: 24×80 Character Screen Size (KTM-2/80) 24×40 Character Screen Size (KTM-2/40)

KTM-L KEyboard Keyboard Terminal Module

- Full ASCII Upper and Lower Alphanumeric Character Set with Descenders
- Control and Special Characters
- 128 Graphics Characters
- Reverse Video
- Scrolling
- Cursor Blanking
- Full Cursor Control
- Absolute and Relative Cursor Addressing
- Auto CR at End of Line (Switch Selectable)
- 110 to 9600 Baud
- Even, Odd, or No Parity
- Complete RS-232-CHandshaking
- Auxiliary RS-232-CI/O Port
- Typewriter Style Keyboard 54 Keys
- Automatic Character Repeat
- Alpha Lock
- Erase Partial Line, Partial Screen, Full Screen
- Programmable Bell Output

- Programmable Device Control Output
- Interlaced Screen (Switch Selectable)
- European (50Hz) Compatible (Switch Selectable)
- Requires Single +5V Supply

Jacob Contract

The KTM-2 provides a keyboard and all the logic circuitry for a full keyboard terminal. The display interface provides composite video for user provided monitor or for a standard TV set equipped with an RF modulator.

The design of the KTM-2 incorporates 8 MOS-LSI integrated circuit chips, including two dedicated microprocessors. Twenty TTL devices are used, resulting in a total chip count of 28 devices.

The use of standard LSI devices results in a highly cost effective design with great flexibility allowing modifications for custom OEM applications. More features are available at lower cost than if a CRT controller chip or other approach had been used.



For large volume requirements, Synertek Systems has the capability to customize the keyboard terminal modules to meet QEM terminal subsystem requirements, offering flexibility over screen size, character size, scan rate, character set, and keyboard function and definition.

- New design with
  - Case
  - Additional Keys
  - Built-In Power Supply
- 110 to 19.2K Baud
- Choice of Character Screen Sizes: 24 × 80 Character Screen Size (KTM-3/80) 24 × 40 Character Screen Size (KTM-3/40)
- 7 × 9 Character Matrix in 8 × 10 Field
- Typewriter Style Keyboard—58 Keys
- CAPS LOCK Key
- Upper and Lower Case Alphanumeric Character Set with Descenders
- Generates and Displays 128 ASCII Characters
- · Full and Half Duplex with Modem Controls
- Built-In Power Includes On/Off Switch
- Scrolling
- Full Cursor Control
- Absolute and Relative Cursor Positioning
- · Clear to End-of-Screen, End-of-Line
- · Even, Odd, or No Parity
- One or Two Stop Bits
- · Framing and Parity Errors Displayed
- Auto Key Repeat
- Debug Mode (Displays Control Characters)
- Cables Included

Built-In Diagnostics

Tubeless'

- KTM-3/40 Will Attach to Standard TV Set Using RF Modulator
- 50/60 Hz Operation
- 220 Volt Version Available

SYSTEMS

Newly designed to incorporate the best features of the popular KTM-2 series, the KTM-3 uses the latest LSI technology with two microprocessors to provide a highly reliable, ready-to-use terminal minus the CRT monitor. The dual microprocessor design is highly cost-effective with great flexibility, providing more features at lower cost than other approaches used today. For volume usage, Synertek Systems can customize the KTM-3 to your O.E.M. specifications.

KTM-3 The Terminal

The display interface provides composite video output and complete video control including scrolling, full cursor control, and absolute and relative cursor positioning. A choice of screen sizes is offered—either  $24 \times 40$  characters, or  $24 \times 80$  characters.

The unit is now in stock and available from your local distributor.



Synertek Systems' Micromodules

A whole new world of support from Synertek Systems

From single board computers to single-purpose special usage boards, Synertek Systems offers a growing line of Micromodules that are Motorola EXORcisor™ and Micromodule bus compatible. These boards provide high quality yet are low in cost for maximum utility in any microprocessor application.

Three types of boards are available: CPU and Single Board Computers, Memory Boards, and Peripheral Boards. Synertek Systems' Development Stations can be utilized for prototyping, product development, and learning. The MDT series is designed for ease of use and easy expansion with our Micromodules. Both a lowcost cassette-based system and a floppy-disk-based system are available.

# MBC010 CPU Board MBC020 CPU/Video Board

# DESCRIPTION

The MBC010 and MBC020 CPU Boards provide complete computers on a single board. Both are fully compatible with the Motorola EXORcisor[™]/Micromodule bus and support RAM, I/O, and analog boards in those families. Both offer a choice of microprocessors — either SY6512 or MC6800 — for use in a full range of systems or development applications.

The MBCO20 may be used as a costeffective alternative single board computer, or, with the video circuitry, it can replace two or more boards and operate as the heart of a complete system.

# FEATURES

- Choice of Microprocessors SY6512 (MBC010-65; MBC020-65) or MC6800 (MBC010-68; MBC020-68)
- Fully Buffered Data and Address lines
- 1024 bytes of User RAM
- SY6551 ACIA for RS-232-C Serial Interface with Crystal-Controlled, Programmable Baud Rate
- SY6522 VIA Provides 20 I/O Lines (with 7 lines optionally buffered), and 2 16-Bit Counter/Timers
- Full 65K Programmable Memory Map in 2K Increments, using 32 x 8 Bipolar PROM
- Direct Memory Access (DMA) Controls

- Dynamic Memory Refresh
   Controls
- Power-on Reset
- MBC020 Includes Complete Video Interface Circuitry for Direct Attachment to a CRT Monitor
- 1 or 2 MHz Versions

#### Video Features for MBC020

- Dual Intensity Video Levels
- SY6545 Programmable CRT Controller for User Definable Screen Formats
- Light Pen Input
- Composite or Separated Video Outputs



# MBC010 CPU Board MBC020 CPU/Video Board

# SPECIFICATIONS

**Power Requirements** 

+5 VDC @ 1.5 A (max) MBC010 +5 VDC @ 1.75 A (max) MBC020 +12 VDC @ 50 mA (max) -12 VDC @ 50 mA (max)

#### **Bus Signals**

ADDRESS BUS: Three-state TTLcompatible buffered outputs DATA BUS: TTL-compatible buffered inputs/outputs

#### CONTROL BUS:

R/W, VMA, VUA: Three-state TTL-compatible buffered outputs BA, REF GRANT, MEMCLK, SYNC, Baud Rate: TTL-compatible buffered outputs IRQ, NMI, RESET, HALT, REF REQ, RDY, DMA: TTL-compatible buffered inputs with 3.3K ohm pull-up resistors

#### **Operating Temperature** 0°C to 70°C

Physical Characteristics Width: 9.75 in. Height: 6.00 in. Board Thickness: .0625 in.

Connectors

# 86 pins:

Stanford Applied Engineering SAC-43 D/1-2

50 pins: 3M type 3415-0001 20 pins: 3M type 3461-0001

# MBCO20 DIAGRAM



# MBC01A2 MBC01A2-1 Single Board Computer Motorola Micromodule Replacement

## DESCRIPTION

The MBC01A2 board is a direct replacement for Motorola's M68MM01A2 Micromodule. Additional ROM and RAM capacity has been added for increased system requirements. Up to 4096 bytes of static RAM and 32K bytes of ROM can be utilized on the MBC01A2 Micromodule.

The MBC01A2 Micromodule includes a serial communications interface using the MC6850 and two MC6821 PIA's for parallel interfacing.

### FEATURES

- Exact Replacement for Motorola M68MM01A2 Micromodule with additional RAM and ROM capacity
- EXORcisor™/Micromodule Bus Compatible
- Serial Communication Port using MC6850 ACIA with RS-232-C interface
- Four Parallel Ports using MC6821 PIA s
- 1 MHz operation (2 MHz available on special order)

- 1024 Bytes of Static RAM with Sockets for up to 4096 Bytes total
- Four ROM/EPROM/RAM Sockets for interfacing with 1K-8K ROM's; 1K-4K EPROMs; or compatible 1K and 2K RAM's
- Power-On Reset Circuitry
- Dynamic Memory Refresh Circuitry
- Four mating connectors supplied with MBC01A2-1

SYSTEMS



# MBC01A2 MBC01A2-1 Single Board Computer Motorola Micromodule Replacement

# SPECIFICATIONS

Power Requirements with 1K of RAM and no EPROMs +5 VDC @ 1.1 A (max) +12 VDC @ 25 mA (max) - 12 VDC @ 25 mA (max)

#### **Bus Signals**

ADDRESS BUS: Three-state TTL compatible buffered outputs DATA BUS: TTL-compatible buffered inputs/outputs CONTROL BUS: R/W, VMA, VUA: Three-state TTL-compatible buffered outputs OTHERS: TTL compatible Operating Temperature 0°C to 70°C Physical Characteristics Width: 9.75 in. Height: 6.00 in. Board Thickness: .0625 in. Connectors

(supplied with MBC01A2-1 only) 86 pins:

Stanford Applied Engineering SAC-43 D/1-2

50 pins: 3M type 3415-0001 20 pins: 3M type 3461-0001



## MBC01A2 DIAGRAM

# MBCO08 Static RAM MBCO16 Static RAM

# DESCRIPTION

The MBC008/MBC016 Static RAM Modules are directly compatible with Motorola EXORcisor™/ Micromodule bus. The modules include address decoding, write protection, and data buffering circuitry. The MBC008 contains 8K bytes of read/write memory, implemented with 16 SY2114 1024 x 4 static RAM memory devices, while the MBC016 contains 16K bytes of memory, implemented with 32 SY2114 devices. Address select switches allow each 8K memory section to be independently placed in any 8K address range. On the MBC016, each 8K section can be independently write-protected through the write-protect lines.

# FEATURES

- Two Speed Versions 500ns access and 300ns access
- Two Power Versions 3.5A max. and 2.5A max.
- MBC016 has 16K bytes of Random Access Memory address in 8K sections
- Separate Write-Protect of Each 8K Section of Memory
- Static No Clocks or Refresh Required
- Single +5V Power Supply Required

## SPECIFICATIONS

#### Power Requirements +5 VDC @ 3.5A (max.)

Low Power Version: +5 VDC @ 2,5A (max.)

Operating Temperature 0°C to 70°C

#### **Physical Characteristics**

Width:	9.75 in.
Height:	6.00 in.
Thickness:	.0625 in.

#### Connectors

86 pin — Stanford Applied Engineering SAC-43D/1-2

## PART NUMBERS

Power	Speed-nsec				
Consumption	500	300			
2.5 Amps (Typ.)	MBCOO8 MBCO16	MBC008-3 MBC016-3			
1.75 Amps (Typ.)		MBCO08L-3 MBC016L-3			



# Dynamic RAM MBC016D Dynamic RAM MBC048D Dynamic RAM MBC032D Dynamic RAM MBC064D

## DESCRIPTION

The Dynamic RAM Boards with hidden refresh are available in 16K, 32K, 48K, and 64K memory arrays in either 1 or 2 MHz versions. Memory refresh is performed onboard during  $\phi$ 1 when the processor is not accessing memory. On-board circuitry generates and detects even parity through the use of an additional memory bit. Whenever a parity error is detected, a signal is output to the system which is jumper selectable as a parity error or nonmaskable interrupt. The memory array can be deselected in 4096 byte blocks to meet any system requirements. As with all SSC Micromodules, the Dynamic RAM Boards are directly compatible with Motorola EXORcisor™/Micromodule bus.

## FEATURES

- Available in 16K, 32K, 48K, or 64K Memory Arrays
- 1 or 2 MHz Versions
- Hidden Refresh (without processor interruption)
- Fully Buffered Address, Data, and Control Lines
- Any 4K Block Memory can be Deselected by Jumpers
- 20 Pin Header for Implementation of Priority Interrupts, Multi-Paged Memory, and I/O Systems
- Even Parity Error Checking with Jumper Selectable Output
- Power saving selective refresh during \$\phi\$1 of every fourth processor cycle

# SPECIFICATIONS

Power Requirements (64K of RAM) +5 VDC @ 0.7 A (max) +12 VDC @ .12 A (max.) -12 VDC @ 8 mA (max.)

**Operating Temperature** 0°C to +70°C

Physical Characteristics Width: 9.75 in. Height: 6.00 in. Board Thickness: .0625 in.

#### Connectors 86 pin: Stanford Applied Engineering SAC-43D/1-2 or equivalent

#### **Read Access Time**

2 MHz operation —

210 ns after leading edge of  $\phi$ 2 1 MHz operation — 350 ns after leading edge of  $\phi$ 2

#### Write Data Available

2 MHz operation -

- 110 ns after leading edge of  $\phi 2$
- 1 MHz operation
  - 220 ns after leading edge of  $\phi$ 2



# MBC081 EPROM Programmer MBC092 Extender MBC091 Prototyping MBC093 Extender

# MBC081, MBC081-1 DESCRIPTION

The MBCO81 EPROM PROGRAMMER provides two EPROM sockets for copying one EPROM to another, verifying contents of one EPROM against another, or simultaneous programming of two EPROMs.

Programs 2716, 2532, or 2732 EPROMs.

# FEATURES

- Two EPROM Sockets, Each Capable of Programming 2716, 2532, and 2732 EPROMs
- On-Board DC to DC Converter Provides +25V Regulated Supply Voltage with Short Circuit Protection
- Address Switch Selectable in 256 Byte Blocks
- MBC081-1 includes special cable for installing board in MDT2000 Micro. Development System

# MBC091 DESCRIPTION

The MBC091 PROTOTYPING BOARD plugs directly into the standard Micromodule bus and provides space for prototyping user developed circuits. To aid prototyping, ground and power buses are provided with locations for decoupling capacitors.

## FEATURES

- Provides Space for Developing Experimental or Custom Circuits
- Standard Spacing for Wirewrap IC Sockets
- One 20-Pin and Two 50-Pin Edge Finger Connectors are Provided at Top of Board
- All Wirewrapping Hardware for Edge Finger Connectors is Provided

# MBC092, MBC093 DESCRIPTION

EXTENDER BOARDS are available in two versions. The MBC092 is an extender only, allowing the user access to all points on the circuit board under test. The MBC093, in addition to its role as an extender, also has switches in each line to allow opening selected lines between the board in test and the backplane bus. Labeled test points are also provided between the board in test and the backplane bus for monitoring system signals.

# FEATURES

- Useful for Troubleshooting and Testing
- Allows Access to All Points on Circuit Board
- Built-In Test Points and In-Line Switches
- Interfaces with All MBC Boards and Micromodules



MBC093

MBC081



# MBC210 Floppy Disk Controller MBC510 Combo I/O Board

# MBC210 DESCRIPTION

The MBC210 FLOPPY DISK CONTROLLER/FORMATTER is an intelligent interface between the Micromodule bus and up to seven floppy drives — four 8" drives and three 5" mini floppies. Sixteen RAM locations provide a control/status block for simplified processor independent interfacing to the MBC210.

### FEATURES

- Handles up to Four 8" Drives and Three 5" Mini Floppies
- Single or Double Sided
- Single or Double Density
- On-Board Processor Controller
- IBM Format Compatible
- On-Board Diagnostics

- Extensive Error/Status Reporting
- Self-Contained On-Board Disk
   Formatting Software
- Data Transfers, Control and Status Information Communicated through On-Board RAM Buffer/ Status Block Providing Processor Independent Interface
- Interrupt and/or Status Bit Buffer Handshaking
- Address Space Switch Selectable on 2K Boundaries
- Simple "Daisy Chain" Drive Connection

# MBC510 DESCRIPTION

The MBC510 COMBO I/O BOARD provides three serial ports using SY6551 ACIAs with complete RS-232-C compatibility and two parallel ports with buffers and sockets for resistor terminators. The MBC510 also contains four 16-bit counter/timers to provide several operating modes.

# FEATURES

- Address Switch Selectable in 256 Byte Blocks
- Two 8-Bit Parallel I/O Ports with Handshake using SY6522 VIA s
- Nibble Programmable with Buffer Option
- Expanded Handshake Capability for Positive and Negative Data Transfer Control
- Sockets for Terminators Provided
- Three Serial Ports using Crystal-Controlled SY6551 ACIA s
- 16 Programmable Baud Rates from 50 to 19.2K Baud
- Full RS-232-C Compatibility



MBC510



MBC210

# MDT 2000 Micro Development System for Z8 and SY6500 Processors

## DESCRIPTION

THE MDT 2000 MICRO DEVELOP-MENT SYSTEM provides the user with a flexible, powerful, development and emulation system for SYZ8 and SY6500 series microprocessors. Debugging is facilitated with in-circuit emulation which provides a separate and nonconflicting execution environment. Optional Debug (Breakpoint/Trace) boards permit an execution halt, or real-time trace events to be qualified by complex breakpoint conditions. These events can include usersystem status.

Emulation control is achieved with a screen-oriented Supervisor which provides various prompting background displays and parameter toggle fields.

Assembly language source and object program generation is supported with a PASCAL-Based Operating System (PBOS). PBOS provides a powerful screenoriented editor and floppy disk file manager with user-controlled operations on file name families (i.e., wildcards). User-adaptable CRT terminal and printer configuration utilities are available to tailor the system to various terminal and printer characteristics.

A versatile ROM Bootstrap provides power-up access to RAM and/or disk diagnostics, usercontrolled booting of PBOS, and an elementary RAM-oriented debugger for pre-disk boot utilization. Remote Communications software (optional) provides access to other systems for terminal interaction or file transfer (binary/ASCII) with error detection and recovery capability.

The intelligent floppy disk controller maintains a log of soft (recoverable) disk errors for user request via a PBOS utility. Self-test of ROM and RAM is automatically performed at power-up and system reset time, and the results are reported.



### FEATURES

- Supports both SY6500 and SYZ8 Microprocessors
- Supports Up to Three Debug Cards, Providing Four Breakpoint Registers and Trace
- Intelligent Floppy Disk Controller with Two 8" Drives
- Three Serial and One Parallel Interfaces
- PASCAL Disk-Based Operating System with Command Prompting
- Powerful CRT Screen-Oriented
   Editor
- Versatile Disk File Operations with "Ignore Character" Selection
- Opfional PASCAL Compiler
- Optional Remote Communications Software
- ROM-Based RAM/Disk Diagnostics and Mini-Debugger
- Supports Disk Booting of User-Generated Operating Systems
- Supports Single or Double Density 8" Data Disks
- User Configuration of CRT Terminal/Printer Attributes
- PASCAL Access to Serial or Parallel Printer (mutually exclusive)
- Disk File Hexadecimal Patch Utility
- 230 Volt Option Available
- 2K User RAM (Expandable to 4K) for SYZ8 Internal ROM Emulation Option
- 64K User Dynamic RAM for SY6500 Emulation Option
- Screen Graphics Control of Emulation
- Optional EPROM Programmer Board
- Two Sockets for Programming 2716, 2732, 2532 EPROMs
- Optional Assemblers for 6800, 6809, Z80, 8080, 9900, and LSI-11





# **STANDARD PRODUCT FLOW**



For detailed information on Synertek's Quality Program, contact your local Synertek Representative.









# **Ordering Information**



For specially programmed devices (ROM's, 6530 Combo, etc.) Synertek will assign a special custom number. This number must be used when ordering these devices.

EXAMPLE: SYP 2316B, C28000: 2048 x 8 Read Only Memory, plastic 24 pin Dip, 0°C to +70°C, bit pattern as defined by C28000.

## Plastic Dual In-Line-16 Leads



## CerDIP– 16 Leads





Plastic Dual In-Line-20 Leads



# CerDIP– 20 Leads



## Plastic Dual In-Line– 24 Leads







Plastic Dual In-Line-28 Leads



CerDIP-28 Leads



Plastic Dual In-Line-40 Leads





**GENERAL** 





Protopack is a trademark of Zilog, Inc.

## Quad In-Line Package (QWIP)-64 Leads



7-9





1