# Multi-Drop Channel-Link Operation

### CHANNEL-LINK OPERATION

The Channel-Link chipset is configured to provide high speed data transmission over a reduced size interconnect. With the 7 to 1 mux/demux architecture cable and connector reductions of up to 80% are possible. LVDS also provides a low noise system due to the use of current mode LVDS line drivers, a small signal swing of ~300 mV typical, and differential signaling. LVDS is also very noise tolerant, as the receivers support a tight 100 mV threshold and a wide ±1V common mode operating range. Standard LVDS devices are intended for single termination (100 $\Omega$ ) applications. The transmitter may be connected to a single receiver load (point-to-point) or may be connected to multiple receivers (multi-drop) when certain system design guidelines are adhered to. This is possible since the chipset provides transparent synchronous data transmission and requires no control (other than a power down pin). The transmitter only requires clock and data, and each receiver operates independent of the others. The scope of this application note is to discuss the specific recommendations for multi-drop applications.

#### CONFIGURATION

The transmission line connecting the transmitter outputs to the receiver inputs and the termination resistor is critical. It must be designed to minimize any transmission line effects (reflections) from mid-stream receivers to the down stream receivers. This can be done by employing a daisy chain bus National Semiconductor Application Note 1109 John Goldie Michael Hinh May 1998



Multi-Drop Channel-Link Operation

structure. A daisy chain is formed by running from the transmitter to the first receiver, then the next, and so on. Branches off the main line are minimized, and termination is *only* at the extreme end of the line. A daisy chain is shown in *Figure 1*. Receiver input impedance is in the order of 100's of  $\kappa\Omega$ , therefore DC loading is not a problem even with a dozen or more receivers connected along the line. The AC loading factor in determining how many receivers may be added to the bus. Testing done at National Semiconductor's Interface lab has successfully driven 5 receiver loads across 18 inches of flat ribbon cable in a daisy chain. Greater distances are possible by using higher quality cable such as twisted pair. Other configurations such as "Y" or "T"s as shown in *Figure 2* should be avoided.

The Y and T configurations present two transmission line problems. At point A, a reflection will occur due to the impedance change. The two legs each have an impedance of  $Z_O$ , but they are seen in parallel at the point, therefore at point A, there is a change of impedance from  $Z_O$  to  $Z_O/2$ , which will create a –33% reflection. A second problem also exists in regards to termination. Each leg should be terminated, ideally in  $Z_O \Omega$ . Thus the transmitter will see a 50 $\Omega$  DC load instead of the intended 100 $\Omega$  load and this will cut in half the signal swing due to the current mode drivers (fixed amount of current). For these AC (reflection) and DC (50 $\Omega$ ) reasons the Y and T configurations should be avoided.



Stubs should be no longer than 1 inch in length, and the shorter the better. The use of surface mount chip resistors for the termination is recommended due to their small form factor, and low parasitics. 0805 packages are commonly employed.

AN-1109

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

sion line and that a reflection does not occur at the high im-

pedance inputs of the receiver. Stubs occur at the input of

every receiver, including the last receiver. If PCB real estate

is available the final receiver's layout may include the termi-



FIGURE 4. Differential Trace Layout (See AN-905)

#### SUMMARY

Channel-Link provides a versatile high speed data transmission system. It allows for many possibilities of configurations and deployments solving unique problems to special application needs. This application note focused on a distribution application where a Channel-Link Transmitter is connected to several Receivers. Bus configuration along with PCB recommendations were presented. Following these recommendations and guidelines will help ensure that the signal fidelity on the interconnect is maintained and supports error-free transmission.

## REFERENCE

For additional information on Channel-Link applications and operation, please see the following application notes located on the National website at:

		Торіс	AP-Note ##
Торіс	AP-Note ##	Parallel Application of	AN-1084
Channel-Link Overview	AN-1041	Channel-Links	
Sampling Margin and Skew Budgets	AN-1059		

# LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N	National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Asia Pacific Customer	National Semiconducto Japan Ltd.
$\boldsymbol{v}$	Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5620-6175
	Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5620-6179
	Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
	Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
www na	ational com	Italiano Tel: +49 (0) 1 80-532 93 58		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.