# COP8<sup>™</sup> Instruction Set Performance Evaluation

#### 1.0 OVERVIEW

National offers two families of 8-bit COP8 microcontrollers: Basic family and Feature family. The Feature family offers more on-chip peripheral and nine additional instructions compared to the Basic family. In this report, the COP8 Basic family instruction set performance is evaluated versus that of three competitive microcontrollers, the Motorola M68HC05, the Intel 80C51, and the Microchip PIC16C5X. The architecture, addressing modes, instruction sets and salient features of these microcontrollers are compared. Eight benchmark programs are developed, with each microcontroller programmed with full documentation for each of the benchmarks. Summary tables compare the results relative to both code efficiency and execution time.

The report examines only the instruction set efficiency and speed of execution of the selected microcontrollers. Factors related to on-chip hardware features (RAM/ROM sizes, interrupts, etc.) are not considered. Manufactures offer a variety of options of hardware features, but the instruction set efficiency and execution speed typically remain identical across a manufacturer's microcontroller product line.

When comparing a microcontroller to the competition, it is customary for manufacturers to select benchmark programs which particularly highlight the instruction set of their device. To avoid this phenomenon, general purpose commonly used benchmark routines were selected.

One word of caution—this benchmark report, like all others of its kind, relies on a set of small program fragments. The operations performed by each of these fragments may or may not correspond to the operations required for a particular application. When evaluating a microcontroller for a demanding application, it is important to examine how an individual microcontroller will perform in that particular case.

## ARCHITECTURE

Three of the four microcontrollers have a modified Harvard architecture, while a fourth (the Motorola M68HC05) has a Von Neumann architecture (named after John Von Neumann, an early pioneer in the computer field at Princeton). With a Von Neumann architecture, a CPU (Central Processing Unit) and a memory are interconnected by a common address bus and a data bus. Positive aspects of this approach include convenient access to tables stored in ROM and a more orthogonal instruction set. The address bus is used to identify which memory location is being acccessed, while the data bus is used to transfer information either from the CPU to the selected memory location or vice versa. Von Neumann was the first to realize that this architectural model could have the memory serve as either program memory or data memory. In earlier computers (both electronic and electromechanical), the program store (often a programmed patchboard) had been completely separate from the data store (often a bank of vacuum tubes or relays).

TRI-STATE® is a registered trademark of National Semiconductor Corporation. COP8™ and WATCHDOG™ are trademarks of National Semiconductor Corporation

©1996 National Semiconductor Corporation TL/DD1281

National Semiconductor Application Note 1042 July 1996



The single address bus of the Von Neumann architecture is used sequentially to access instructions from program memory and then execute the instructions by retrieving data from and/or storing data in data memory. This means that instruction fetch cannot overlap data access from memory. A Harvard architecture (names after the Harvard Mark 1 and the early electromechanical computers developed at Harvard by Howard Aiken-another computer pioneer) has separate program memory and data memory with a separate address bus and data bus for each memory. One of the benefits of the Harvard architecture is that the operation of the microcontroller can be controlled more easily in the event of corrupted program counter. A modified Harvard architecture allows accessing data tables from program memory. This is very important with modern day computers, since the program memory is usually ROM (Read Only Memory) while the data memory is usually RAM (Random Access Memory). Consequently, data tables usually need to be in ROM so that they are not lost when the computer is powered down.

The obvious advantage of a Von Neumann architecture is the single address and single data bus linking memory with the CPU. A drawback is that code can be executed from data memory opening up the possibility for undesired operation due to corruption of the program counter or other registers. Alternatively, the advantage of a modified Harvard architecture is that instruction fetch and memory data transfers can be overlapped with a two stage pipeline, which means that the next instruction can be fetched from program memory while the current instruction is being executed using data memory. A drawback is that special instructions are required to access RAM and ROM data values making programming more difficult.

The instructions which cause the "Modified" Harvard architectures of the three microcontrollers are the instructions that provide a data path from program memory to the CPU. These instructions are listed below:

COP8	LAID	Load Accumulator indirect from program memory
80C51	Movc A, @A + DPTR	Move Constant - Load Accumulator with a "fixed constant" from program memory
PIC16C5X	RETLW	Return Literal to W from program memory

AN-1042

RRD-B30M106/Printed in U. S. A.

COP8 offers the single-byte LAID instruction which uses the contents of the accumulator to point to a data table stored in the program memory. The data accessed from the program memory is transferred to the accumulator. This instruction can be used for table lookup operations and to read the entire program memory contents for checksum calculations.

The 80C51 family offers a similar instruction. The MC68HC05 family has a Von Neumann architecture where CPU and program memory are interconnected by a common address and data bus.

Microchips's PIC16C5x family offers the RETLW instruction. To do table lookup, the table must contain a string of RETLW instructions. The first instruction just in front of the table of the RETLW instructions, calculates the offset into the table. The table can only be used as a result of a CALL. This instruction certainly does not offer the flexibility of the COP8 LAID instruction and cannot be used to perform a checksum calculation on the entire program memory contents.

The use these instructions is demonstrated in the fourth benchmark program, which entails a three byte table search from a data table in program memory.

#### 2.0 SELECTED MICROCONTROLLERS

#### COP8

The COP8 has a modified Harvard architecture with memory mapped input/output. The CPU registers include an 8-bit accumulator (A), a 16-bit program counter (PC), two 8-bit data pointers (B and X), an 8-bit stack pointer (SP), an 8-bit processor status word (PSW), and an 8-bit control register (CNTRL). The data memory includes a bank of 16 registers (including the three pointers) which have special attributes. All RAM, I/O ports, and registers (except A and PC) are mapped into the data memory address space. The timer section includes a 16-bit timer, and an associated 16-bit autoreload register. The generic COP8 I/O section includes two 8-bit I/O ports, each with an associated 8-bit configuration register and an associated 8-bit data register. The I/O section also contains one dedicated 8-bit output port with an associated 8-bit data register, one dedicated 8-bit input register, and one special purpose 8-bit I/O port with associated 8-bit configuration register and 8-bit data register.

#### M68HC05

The M68HC05 has a Von Neumann architecture with memory mapped input/output. The CPU registers include an 8-bit accumulator (A), a 16-bit program counter (PC), an 8bit index register (X), a stack pointer (SP), and an 8-bit condition code register (CCR). The timer section includes a 16bit free running counter, two 16-bit counter registers to read the counter, a 16-bit timer input capture register, a 16-bit counter output compare register, an 8-bit timer control register, and an 8-bit timer status register. The I/O section includes three bidirectional 8-bit I/O ports, each with an associated 8-bit data register and an 8-bit direction register. The I/O section also includes a 7-bit input port with an associaed input register.

## 80C51

The 80C51 has a modified Harvard architecture with memory mapped input/output. The CPU registers include an 8-bit accumulator (A), an 8-bit auxilliary register (B) for multiply and divide, a 16-bit program counter (PC), and 8-bit program status word (PSW), an 8-bit stack pointer (SP), and a 16-bit data pointer (DPTR). The register bank consists of eight special working registers R0–R7. Registers R0 and R1 can be used as indirect address pointers to data memory. The timer section includes two 16-bit timers, an 8-bit timer mode register (TMOD), and an 8-bit timer control register (TCON). The I/O section includes four 8-bit I/O ports, each with an associated 8-bit register.

#### PIC16C5X

The PIC15C5X has a modified Harvard architecture with memory mapped input/output. The PIC16C5X also has a RISC (Reduced Instruction Set Computer) type architecture in that there are only 33 single word basic instructions. Actually these 33 instructions should be expanded to a total of 47 for comparison purposes with the other microcontrollers. This is necessary since 14 of the 33 instructions have a programmable destination bit, which selects one of two destinations for the result of the instruction. Consequently, each of these 14 instructions should be counted as dual instructions. The CPU registers include an 8-bit working register (W) which serves as a pseudo accumulator in that it holds the second operand, receives the literal in the immediate type instructions, and also can be program selected as the destination register. However, a bank of 31 file registers serve as the primary accumulators in that they represent the first operand and also may be program selected as the destination register. The first eight file registers include the real time clock/counter register (RTCC) mapped as F1, the 9-bit program counter (PC) mapped as F2, the 8-bit status word register (SWR) mapped as F3, and the 8-bit I/O port registers mapped as F5-F7. The 8-bit File Select Register (FSR) is mapped as F4, whose low order 5 bits select one of the 31 file registers in the indirect addressing mode. Calling for file F0 in any of the file oriented instructions selects indirect addressing and will use the File Select Register (FSR). It should be noted that file register F0 is not a physically implemented register. The CPU also contains a two level 12-bit hardware push/pop stack for subroutine linkage. The PIC16C5X also has a WATCHDOG™ timer as well as the real time clock/counter register (RTCC), but it does not have any hardware interrupts. Consequently, the counter register RTCC must be program sampled for any overflow. The number of instructions in a program must also be calibrated differently with the PIC16C5X since the instruction word is 12 bits in length. Consequently, twenty 12-bit word instructions will contain the byte equivalent of thirty COP8 8-bit byte instructions. The larger size instruction word is instrumental in implementing the RISC architecture. It should also be noted that the upper members of the PIC

family expand to having a 16-bit instruction word.

## 3.0 INSTRUCTION SET ANALYSIS

# Addressing Modes

## COP8

- 1. Direct
- 2. Register Indirect
- 3. Register Indirect with Post Increment/Decrement
- 4. Immediate
- 5. Immediate Short
- 6. Indirect from Program Memory
- 7. Jump Relative
- 8. Jump Absolute
- 9. Jump Absolute Long
- 10. Jump Indirect

## 68HC05

- 1. Inherent
- 2. Immediate
- 3. Extended
- 4. Direct
- 5. Indexed with no offset
- 6. Indexed with 8-bit offset
- 7. Indexed with 16-bit offset
- 8. Relative

#### 80C51

- 1. Register
- 2. Direct
- 3. Indirect
- 4. Immediate
- 5. Relative
- 6. Absolute
- 7. Long
- 8. Indexed

#### PIC16C5X

- 1. Data Direct
- 2. Data Indirect
- 3. Immediate
- 4. Program Direct
- 5. Program Indirect
- 6. Relative

#### Instruction Types

#### COP8

Total basic instructions: 49

- Total instructions including addressing modes: 87
- 1. Arithmetic
- 2. Load and Exchange
- 3. Logical
- 4. Bit Manipulation
- 5. Conditional
- 6. Transfer of Control

## 68HC05

## Total basic instructions: 62

- Total instructions including addressing modes: 210
- 1. Register/Memory
- 2. Read/Modify/Write
- 3. Branch
- 4. Control

#### 80C51

Total basic instructions: 51 Total instructions including addressing modes: 111

- 1. Arithmetic
- 2. Logical
- 3. Data Transfer
- 4. Boolean Variable
- 5. Program Branching

#### PIC16C5X

Total basic instructions: 33 Total instructions with 14 dual destination instructions counted: 47

- 1. Byte-oriented File Register
- 2. Bit-oriented File Register
- 3. Literal and Control
- COP8 Instruction Set Features

## 1. Majority of single byte opcode instructions to minimize

- program size. 2. One instruction cycle for the majority of single byte in-
- structions to minimize program execution time. 3. Many single byte multiple function instructions such as
- DRSZ. 4. Three memory mapped pointers: Two data pointers (B
- and X) for register indirect addressing, and one program memory stack pointer (SP) for the software stack.
- Sixteen memory mapped registers which allow an optimized implementation of certain instructions.
- Ability to set, reset, and test any individual bit in data memory address space, including the memory mapped I/O ports and associated registers.
- Register indirect LOAD and EXCHANGE instructions with optional automatic post-incrementing or post-decrementing of the register pointers (Both B and X pointers). This allows for greater efficiency (both in throughput time and program code) in both loading and processing fields in data memory.
- Unique instructions to optimize program size and throughput efficiency. Some of these instructions are: DRSZ IFBNE DCOR RETSK RRC LAID
- 9. Forty nine basic instructions.
- 10. Ten addressing modes provide great flexibility.

#### M68HC05 Instruction Set Features

- 1. Very flexible branch structure with 21 different branch instructions.
- 2. Twelve different read/modify/write instructions.
- Five bit manipulation instructions (Clear, Set, Branch if Bit Clear, Branch if Bit Set, Bit Test Memory with Accumulator) provide great flexibility.
- 4. Indexed addressing with options of no offset, 8-bit offset, or 16-bit offset.
- Data Tables located in page 0 address space (0000– 00FF) take advantage of the direct addressing mode for optimal code.
- 6. Multiply instruction (unsigned,  $8 \times 8$ ).
- 7. Sixty two basic instructions.
- 8. Eight addressing modes provide great flexibility.

#### 80C51 Instruction Set Features

- 1. Optimized for 8-bit control applications.
- Provides a variety of fast compact addressing modes for accessing data memory to facilitate operations on small data structures.
- Offers extensive support for one bit variables, allowing direct bit manipulation in control and logic systems that require Boolean processing.
- Eight working registers (R0-R7) selected by three bits allow a function code and register address to be combined in one single byte instruction.
- 5. Register R0 and R1 serve as indirect addressing data memory pointers.
- Four banks of working registers, with only one bank active at a time, permit fast and effective "context switching".
- Several register specific instructions referring to the accumulator (A), the accumulator and auxiliary register (B), register pair (AB), the carry flag (C), the data pointer (DPTR), and the program counter (PC) provide great efficiency.
- Indexed addressing using a base register (either the program counter (PC) or the data pointer (DPTR) and an offset in the accumulator (A) provide great flexibility.
- 9. Multiply and Divide instruction (using A and B registers).
- 10. Fifty one basic instructions.
- 11. Eight addressing modes provide great flexibility.

#### **PIC16C5X Instruction Set Features**

- All single word (12-bit) instructions for compact code efficiency.
- All instructions are single cycle except the jump type instructions (GOTO, CALL) and failed test instructions (DECFSZ, INCFSZ, BTFSC, BTFSS) which are two cycle.
- 32 File registers can be addressed directly or indirectly, and serve as accumulators to provide first operand, Working register (W) serves as pseudo accumulator, providing second operand.
- 4. Working register (W) also serves as destination for literal from program memory in MOVLW (Move Literal to W) and RETLW (Return Literal to W) instructions.

- 5. Many instructions include a destination bit which selects either the register file or the accumulator as the destination for the result.
- Four bit manipulation instructions (Set, Clear, Test and Skip if Set, Test and Skip if Clear) provide great flexibility.
- 7. Status word register (SWR) memory mapped as register file F3 allows testing of status bits (carry, digit carry, zero, power down, and time-out).
- Program counter (PC) memory mapped as register file F2 allows W to be used as offset register for indirect addressing of program memory.
- 9. Indirect addressing mode data pointer FSR (file select register) memory mapped as register file F4. Addressing F0 causes FSR to be used to select file register.
- Literal in RETLW (Return Literal to W) instruction combined with file register mapped program counter allow data tables to be accessed from program memory.
- 11. Two level 12-bit push/pop hardware stack for subroutine linkage using the CALL and RETLW instructions.
- 12. WATCHDOG timer.
- 13. Thirty three basic instructions.
- 14. Six addressing modes provide great flexibility.

# COMPARISON OF SALIENT INSTRUCTION SET FEATURES

#### Addressing

The three types of indexed addressing (no offset, single byte offset, and dual byte offset) in the M68HC05 provide great flexibility in walking across two or three data fields (two operands, result) simultaneously. The three other microcontrollers achieve the same result with indirect addressing and pointers. The COP8 and 80C51 both have dual pointers for indirect data addressing (B and X pointers in the COP8, R0 and R1 in the 80C51). The PIC16C5X only has one indirect data pointer F4, which is called by using F0. Consequently, processing two multiple byte operands with the PIC16C5X requires alternate loading of the operand addresses into the F4 pointer as the multiple byte data fields are processed.

All four microcontrollers have some form of indirect addressing for program memory, which is very useful in producing jump tables. The COP8 uses the JID (jump indirect) instruction, while the PIC16C51X can address the program counter as file register F2 and add an offset to it. The M68HCO5 and 80C51 both use their indexed addressing modes to achieve indirect addressing of program memory. Both jump tables and lookup tables are easily created with indexed addressing. The COP8 uses the LAID (load accumulator indirect) instruction to implement lookup tables, while the PIC16C5X uses the RETLW (return literal to W) instruction as the table entries preceded by a table header which produces the table offset address.

#### **Bit Manipulation**

All four microcontrollers have instructions to set, reset, and test individual bits in data memory. However, the 80C51 allows bit manipulation in only 210-bit addressable locations of data memory (16 general purpose byte locations 20-2F, and the rest in the special function registers including the I/O ports). The other three microcontrollers are capable of bit addressing anywhere in data memory. Three of the four microcontrollers have direct bit tests for a bit being either set or reset, while the COP8 test is for bit set only. The 80C51 has two instructions (MOV C, bit and MOV bit, C) to either transfer a bit of data memory to or from the carry. This is very handy for saving a carry and restoring it for later use. The two bit test instructions (BRCLT and BRSET) in the M68HC05 also set the carry to the state of the bit tested. The 80C51 also has four logical (two logical AND, two logical OR) bit manipulation instructions, with the carry and a selected memory bit serving as the two operands. These four instructions are described more fully with the logical instructions.

#### Input/Output

The four microcontrollers all have mulitple I/O ports, with some of them (COP8, M68HC05) also having dedicated input and/or dedicated output ports. The COP8 and M68HC05 both have configuration registers for each I/O port, with each configuration bit determining whether the associated port bit is selected as input or output. The PIC16C5X contains a TRISTATE® instruction (TRIS) whose operand determines whether or not each associated port bit is put in the TRISTATE condition to serve as an input pin. The 80C51 configures a port by writing ones to TRISTATE the port bit positions selected as inputs. Otherwise the associated 80C51 port bit is selected as an output bit. The COP8 has three addresses associated with each I/O port. The first two addresses select the associated data and configuration register for the port, while the third address selects the actual port pins. If a COP8 port bit is configured as an input, then the associated bit in the data register selects whether the associated input is Hi-Z or weak pull-up. Input/ Output manipulation with the I/O ports is demonstrated in the fifth benchmark program.

#### Increment/Decrement

All four micrcontrollers have accumulator increment and decrement instructions. The register file of the PIC16C5X serves as multiple accumulators. The COP8 has a DRSZ (decrement register and skip if zero) instruction for its sixteen registers located at data memory addresses 0F0-0FF. This register bank includes the B and X data memory pointers and also the SP stack pointer. The PIC16C5X also has both INCFSZ (increment file and skip if zero) and DECFSZ (decrement file and skip if zero) instructions. The M68HC05 increment and decrement instructions can be selected for the accumulator, the index register, or any memory location. The 80C51 increment and decrement instructions can be selected for the accumulator, the eight R registers including the R0 and R1 data pointers, or any memory location (selected either directly or indirectly). The 80C51 also has a DJNZ (decrement and jump if not zero) instruction which can be selected for any of the eight R registers including the R0 and R1 data pointers, or for any memory location selected with a relative address.

## Load Memory Immediate

Only the COP8 and the 80C51 have instructions that can load memory with an immediate value. The memory location to be loaded can be selected with either direct or indirect addressing for both microcontrollers.

#### Post Incrementation or Decrementation of Data Pointers

Only the COP8 has instructions that can post increment, post decrement, or leave the data pointer unchanged. This feature applies to both the COP8 load and exchange instructions, and can be used with either of the two pointers B and X. The feature is very useful when processing multiple byte fields, especially with two operands (additions, subtractions) or an operand and a result (block move). Examples of the usage of this feature can be found in the first three COP8 benchmark programs.

#### Loop Counting and Data Pointing Testing

Three of the four microcontrollers (excluding M68HC05) have specific instructions to facilitate loop counting. The COP8 DRSZ (decrement register and skip if zero) instruction tests one of sixteen registers (including the two data pointers B and X) and skips the next instruction (a branch back to loop) if the result is zero. The PIC16C5X DECFSZ (decrement file register and skip if zero) is analogous to the COP8 DRSZ instruction. The 80C51 DJNZ (decrement and jump if not zero) instruction combines both the test and jump in a single instruction. These three instructions (COP8 DRSZ, PIC16C5X DECFSZ, 80C51 DJNZ) all operate on a loop counter, but uses the standard BNE (branch if not equal) branch instruction following the decrement to test if the counter is zero. The BNE instruction tests the M68HC05 zero status flag which is active with the decrement instruction. Only the COP8 contains a test data pointer uction (IF-BNE-If B pointer not equal). This instruction is used to sense the end of a program loop where multiple byte fields are being processed.

The 80C51 CJNE (compare and jump if not equal) instruction used in the immediate addressing mode provides an alternative method of loop counting. This instruction is analogous to the COP8 IFBNE instruction but combines the test with the jump in a single instruction.

It should be noted that neither the COP8 IFBNE instruction nor the 80C51 CJNE instruction require the use of a counter, but rather depend on an end of field comparison for loop termination. Consequently these instructions are used in loops where a data pointer is being used to walk across a mulitple byte field. Examples of the usage of these two instructions can be found in the first three benchmarks.

#### Branch and Subroutine Call Instructions

All four micrcontrollers have absolute address branching, and three of the four (excluding the PIC16C5X) also have relative address branching. Only the COP8 and the M68HC05 have single byte branching. The COP8 single byte branching is with relative addressing, where six bits provide relative addressing of -31 to +32. The M68HC05 single byte branching is with no offset indexed addressing, where the index register X provides the absolute address. All of the myriad conditional branch instructions of the M68HC05 use two bytes, with the second bytes providing relative addressing of -127 to +128.

Three of the four microcontrollers have a software stack (excluding the PIC16C5X) where the return address is stored when a subroutine is called. Consequently, multiple levels of subroutine and interrupt nesting are possible with the software stack. The PIC16C5X has a two level hardware stack where the return address is stored with a subroutine call. Thus only two levels of subroutine nesting are possible with the PIC16C5X. The other three microcontrollers have absolute address subroutine calls, with the 80C51 also having a relative address call. Only the M68HC05 provides a single byte subroutine call, using no offset indexed addressing (with the index register providing the absolute address.

#### **Return Instructions**

All four microcontrollers have return from subroutine instructions and three of the four (excluding the PIC16C5X) have return from interrupt instructions. The PIC16C5X does not have an interrupt.

The COP8 has two return from subroutine instructions, RET and RETSK. The RET is the normal return from subroutine instruction, while the RETSK instruction returns from the subroutine and then skips the next instruction. These two instructions are very useful in passing back flag information from the subroutine in lieu of actually using a flag such as the carry. This is demonstrated in the fourth benchmark (table search) where a flag needs to be passed back from the subroutine to indicate whether or not the search was successful. The COP8 simply uses the RETSK instruction to indicate a successful search, whereas each of the other three microcontrollers need to set up the carry as the flag. The PIC16C5X return from subroutine instruction is RETLW (return and place literal in W). The literal serves as an immediate data value from memory. The use of this instruction is demonstrated in the fourth benchmark (table search), where the program memory data table consists of a block of RETLW instructions preceded by the table header.

#### **Comparison and Conditional Branch Instructions**

Three of the four microcontrollers (excluding the PIC16C5X) have comparison instructions. The COP8 has two comparison instructions, IFEQ (if equal) and IFGT (if greater than). These comparison instructions compare the accumulator versus an immediate value or a number from memory (selected with either direct or indirect addressing). The M68HC05 has two comparison instructions, CMP (compare) and BIT (bit test memory with accumulator). The CMP instruction compares the accumulator versus an immediate value or a number from memory (selected with either direct or indexed addressing). The BIT instruction performs a logical AND comparison between the accumulator and an immediate value or a number from memory (selected with either direct or indexed addressing). The 80C51 has one comparison instruction CJNE (compare and jump if not equal) which is combined with a branch in the same instruction. All four microcontrollers have bit test instructions (including test carry.)

The M68HC05 has a myriad of test conditions and branch instructions, including BCC (branch if carry clear), BCS (branch if carry set), BRCLR (branch if memory bit clear), BRSET (branch if memory bit set), BEQ (branch if equal), BHI (branch if higher), BHS (branch if higher or same), BLO (branch if lower), BLS (branch if lower or same), BMI (branch if ninus), BNE (branch if not equal), and BPL (branch if plus).

The 80C51 includes seven conditional branch instructions, consisting if JC (jump if carry), JNC (jump if no carry), JNZ (jump if not zero), JZ (jump if zero), JB (jump if memory bit set), JNB (jump if memory bit not set), and JBC (jump if memory bit set and clear bit).

The COP8 includes seven conditional test instructions, IFBIT (test if memory bit is set), IFC (if carry), IFNC (if no carry), IFEQ (if equal), IFGT (if greater than), IFBNE (if B pointer not equal), and DRSZ (decrement register and skip if zero). These seven instructions will all cause the next instruction to be skipped if the test is successful. The skipped instruction can either be a branch or some function (such as setting a bit flag or returning from a subroutine) that can be contained in one instruction.

The PIC16C5X includes four test instructions, consisting of DECFSZ (decrement file register and skip if zero), INCFSZ (increment file register and skip if zero), BTFSC (bit test file register and skip if bit clear), and BTFSS (bit test file register and skip if bit set). These four instructions will all cause the next instruction to be skipped if the test is successful.

#### Logical Instructions (AND, OR, Exclusive OR)

All four microcontrollers have a full complement of the logical instructions, with the accumulator and a selected memory location (using either direct or indirect addressing) serving as the two operands. Three of the four microcontrollers (excluding the PIC16C5X) can also perform the logical instructions with the accumulator and an immediate value serving as the operands. The 80C51 contains four logical bit instructions which perform either the logical AND or logical OR between the carry bit and a selected memory bit, with either polarity of the memory bit being selectable. The M68HC05 contains a logical compare instruction, which performs a logical AND comparison between the accumulator and an immediate value or a number from memory (selected with either direct or indexed addressing).

#### Shift and Rotate Instructions

Only the M68HC05 has shift instructions, both logical left shift and logical right shift. All four microcontrollers have a right rotate instruction through carry (none bit loop), and three of the four (excluding the COP8) also have a left rotate through carry. The 80C51 also has both a right and left rotate direct (eight bit loop).

#### **Complement Instructions**

Three of the four microcontrollers (excluding the COP8) have a complement instruction for the accumulator. The 80C51 also has two complement bit instructions, with the first being used to toggle the carry and the second to complement selected accumulator bits.

#### **BDC Decimal Correct**

Only the COP8 and the 80C51 provide instructions to expedite BCD processing. The DCOR (decimal correct) instruction of the COP8 is used following an add or subtract instruction to achieve the correct BCD result. Note that a hex 66 must be added to the first operand to start the addition process. The DA (decimal adjust) instruction of the 80C51 is used following an add instruction to achieve the correct BCD result. The decimal adjust instruction does not work following subtraction. Consequently, BCD subtraction in the 80C51 must be implemented by adding the complement of the subtrahend (second operand) and then using the decimal adjust instruction. BCD subtraction is demonstrated in the third benchmark program.

## Exchange and Swap

Only the COP8 and the 80C51 have exchange instructions between the accumulator and memory. Both microcontrollers can select either direct or indirect addressing for the associated exchange memory selection. The 80C51 also has a XCHD A, @Ri (exchange digit) instruction which exchanges the low order nibble (digit) of the accumulator with the low order nibble of the indirectly addressed memory location selected.

All of the microcontrollers except the M68HC05 have a SWAP instruction which interchanges the low and high order nibbles of the accumulator. With the PIC16C5X, the SWAPF instruction can be selected for any of the register bank accumulators.

#### **Push and Pop Instructions**

Only the 80C51 has PUSH and POP instructions to augment operations with the software stack. Consequently, only the 80C51 has the ability to store temporary data in the software stack as well as subroutine and interrupt return addresses.

#### **4.0 BENCHMARK PROGRAMS**

#### 1. FIVE BYTE BLOCK MOVE

This benchmark program moves a block of five data byte from one location to another.

2. FOUR BYTE BINARY ADDITION

This benchmark subroutine adds two four byte binary numbers and replaces the first operand with the result, like an adding machine (A + B replaces A). The carry flag is used to indicate an overflow.

#### 3. FOUR BYTE PACKED BCD SUBTRACTION

This benchmark subroutine subtracts two eight digit packed BCD numbers and replaces the first operand with the result, like an adding machine. (A - B replaces A). The carry flag is used to indicate a negative result.

#### 4. THREE BYTE TABLE SEARCH

This benchmark subroutine searches a program memory data table for a three byte match. A flag indicates whether or not the search was successful, with the address of the first byte of a matched string being returned.

## 5. INPUT/OUTPUT MANIPULATION

This benchmark compares two 8-bit I/O ports P1 and P2. If they are equal, a nine is output as the least significant digit of a third port P3. If P1 is greater than P2, then P2 data is output on P1. If P1 is < P2, then the higher order digit of P1 is copied to the lower order digit position of P3.

6. SERIAL INPUT/OUTPUT WITH OFFSET TABLE

This benchmark subroutine inputs a sequence of byte couplets, each of which consists of an address followed by a data byte. The address is used to access a data table to produce an offset value which is added to the data byte. The updated data byte is output while the next couplet's address byte is input.

## 7. TIMEKEEPING

This timekeeping benchmark program emulates a real time clock, keeping track of hours, minutes, and seconds in packed BCD format. The program is interrupt driven, using a timer interrupt.

8. SWITCH ACTIVATED FIVE SECOND LED

This benchmark samples a switch input to activate a five second output for turning on an LED. The switch is debounced with a 50 ms program delay both on opening and closure.

#### 5.0 BENCHMARK DATA

This section provides the benchmark programs for each microcontroller. For each instruction, the byte count and instruction cycle count is given. The total cycle count is multiplied by the fastest cycle time of the selected microcontroller to yield the total benchmark execution time.

Microcontrollers	Instruction Cycle Time	XTAL
COP8	1.0 μs	10 MHz
M68HC05	0.5 µs	4 MHz
80C51	1.0 μs	12 MHz
PIC16C5X	0.5 μs	8 MHz

	nmark moves or	nly a block of five	e data byte	s from a specific source location to a specific destination location.
IOVE:	LD	B, #14	; 1/1	. Source address to B pointer
	LD	X, #50	; 2/3	5 Destination address to X pointer
00P:	LD	A, [B+]	; 1/2	2 Load A with source byte
	Х	A, [X+]	; 1/3	5 Source byte to destination
	IFBNE	#3	; 1/1	. Test (modulo 16) if block move finished $(19-16=3)$
	JP	LOOP	; 1/3	5 Loop back if not finished
			7 BYI 47 CYC	
		1—FIVE BYTE B		VE s from a specific source location to a specific destination location.
		-	-	
10VE:	LDX	#5 24, X		2 Load X with block length Load A with source byte (start at block top)
1001:	LDA STA	24, X 54, X		5 Load A with source byte (start at block top) 5 Store A at destination (start at block top)
	DECX	04, A		5 Store A at destination (start at block top) 5 Decrement X
	BNE	LOOP		5 Loop back if block transfer not finished
			9 BYI	es
			76 CYC	CLES

OVE:	MOV	RO, #20	;	2/1	Load RO pointer with source address
	MOV	R1, #50	;	2/1	Load R1 pointer with destination address
00P:	MOV	A, @RO	;	1/1	Load A with source byte
	MOV	@R1, A	;	1/1	Store source byte at destination
	INC	Rl	;	1/1	Increment destination pointer
	INC	RO	;	1/1	Increment source pointer
	CJNE	RO, #25,	LOOP;	3/2	Compare & loop back if block transfer not finished
				BYTE CYCI	
					OCK MOVE
nis bei			DIOCK OF T	ive da	ta bytes from a specific source location to a specific destination location.
	TEMP	EQU F29	;		
	BASE	EQU F30	;		Source @ F20-F24 Destination @ F25-F29
	CNTR	EQU F31	;		
OVE:	MOVLW	5	;	1/1	-
	MOVWF	00	;	1/1	-
	MOVLW	20	;	•	Load W with address of source
JOP:	MOVF	BASE, W		1,/1	
	MOVWF	F4	;	•	
	MOVF	FO, W	;	•	Source byte to W
	MOVWF	TEMP	;		Source byte to TEMP
	MOVLW	5	;	1/1	-
	ADDWF	F4	;	1/1	
	MOVF	TEMP, W	;		Source byte to W
	MOVWF	FO	;		Source byte to destination
	INCF DECFSZ	BASE	;		
			;	1/1	
	GOTO	LOOP	;	1/2	Loop back if not finished
				WORD CYCI	DS (Equivalent to 21 BYTES) JES

## COP8 BENCHMARK #2—FOUR BYTE BINARY ADDITION

This benchmark adds two four byte binary numbers and replaces the first operand with the result. This emulates an adding machine addition, where A + B replaces A. The benchmark is programmed as a subroutine, with the carry flag indicating an overflow.

ADDITION:	LD	B, #10	;	1/1	Set up address of 1st operand in B pointer
	LD	X, #20	;	2/3	Set up address of 2nd operand in X pointer
	RC		;	1/1	Reset carry
LOOP:	LD	A, [X+]	;	1/3	Load 2nd operand to A
	ADC	A, [B]	;	1/1	Add 1st operand to 2nd operand
	Х	A, [B+]	;	1/2	Result replaces 1st operand
	IFBNE	#14	;	1/1	Test if addition finished
	JP	LOOP	;	1/3	Loop back if not finished
	RET		;	1/5	Return from subroutine
			10	BYTE	S

48 CYCLES

## M68HC05 BENCHMARK #2—FOUR BYTE BINARY ADDITION

This benchmark adds two four byte binary numbers and replaces the first operand with the result. This emulates an adding machine addition, where A + B replaces A. The benchmark is programmed as a subroutine, with the carry flag indicating an overflow.

ADDITION	: LD	X, #16	;	2/2	Load index register with 1st operand address
	CLC		;	1/2	Clear carry
LOOP:	LDA	Х	;	1/3	Load A with 1st operand
	ADC	4, X	;	2/4	Add 2nd operand to A
	STA	Х	;	1/4	Replace 1st operand with result
	INCX		;	1/3	Increment index register
	CPX	#20	;	2/2	Compare X with end of field
	BNE	LOOP	;	2/3	Loop back if addition not finished
	RTS		;	1/6	Return from subroutine

13 BYTES 85 CYCLES

## 80C51 BENCHMARK #2-FOUR BYTE BINARY ADDITION

This benchmark adds two four byte binary numbers and replaces the first operand with the result. This emulates an adding machine addition, where A + B replaces A. The benchmark is programmed as a subroutine, with the carry flag indicating an  $\frac{1}{2}$ overflow.

ADDITION:	MON	R1, #20	;	2/1	Load Rl pointer with address of 2nd operand
	MOV	RO, #16	;	2/1	Load RO pointer with address of 1st operand
	CLR	C	;	1/1	Clear carry
00P:	MOV	A, @RO	;	1/1	Load 1st operand to A
	ADD	A, @R1	;	1/1	Add 2nd operand to A
	MOV	@R0, A	;	1/1	Replace 1st operand with result
	INC	Rl	;	1/1	Increment 2nd operand pointer
	INC	RO	;	1/1	Increment 1st operand pointer
	CJNE	RO, #20, LOOP	;	3/2	Test if finished and loop back if not
	RET		;	1/2	Return from subroutine
			14	BYTE	35
			33	CYCI	ES
VIC16C5X B	ENCHMAR	K #2—FOUR BYTE	BIN	IARY /	ADDITION
This benchm	ark adds t	wo four byte binary	num	bers a	nd replaces the first operand with the result. This emulates an adding
					shmark is programmed as a subroutine, with the carry flag indicating an
overflow.					
	STATUS	EQU F3	;		Status register
	BASE	EQU F26	;		lst operand @ F16-F19 2nd operand @ F20-F23
	CNTR	EQU F25	;		
	TEMP	EQU F24	;		
ADDITION:	MOVLW	4	;	1/1	Load W with byte count (length of field)
	MOVWF	CNTR	;	1/1	Store byte count in CNTR
	MOATA	20	;	1/1	Load W with address of 2nd operand
	MOWWF	BASE	;	1/1	Store address of 2nd operand in BASE
	BCF	STATUS, O	;	1/1	Clear carry (carry is bit 0 of F3 register)
100P:	MOVF	BASE, W	;	1/1	2nd operand address to W
	MOVWF	F4	;	1/1	2nd operand address to F4 (indirect pointer)
	MOVF	FO, W	;	1/1	2nd operand to W
	MOVWF	TEMP	;	1/1	2nd operand to TEMP
	MOVLW	4	;	1/1	Byte count to W
	SUBWF	F4	;	1/1	Subtract from pointer to get 1st operand address
	MOVF	TEMP, W	;	1/1	2nd operand to W
	ADDWF	FO	;	1/1	Add 2nd operand to 1st operand
	MOVLW	4	;	1/1	Byte count to W
	ADDWF	F4	;	1/1	Add to pointer to restore 2nd operand address
	INCF	BASE	;	1/1	Increment BASE
	DECFSZ	CNTR	;	1/1	Test if addition finished

; 1/1 Test if addition finished GOTO LOOP ; 1/2 Loop back if addition not finished ; 1/2 Return from subroutine

> 19 WORDS (Equivalent to 28 1/2 BYTES) 62 CYCLES

RETLW 0

## COP8 BENCHMARK #3—FOUR BYTE PACKED BCD SUBTRACTION

This benchmark subtracts two eight digit packed BCD numbers (four bytes each) and replaces the minuend (first operand) with the result. This emulates an adding machine subtraction, where A - B replaces A. The benchmark is programmed as a subroutine, with the carry flag being used to indicate a positive or negative result (carry set for negative result). The BCD decimal correct (DCOR) command is used following the subtraction to achieve the correct BCD result.

			-		
BCDSUBT:		B, #14		-	Set up address of 1st operand in B pointer
	LD	X, #20		-	Set up address of 2nd operand in X pointer
	SC		; 1	/1	Set carry for no input borrow to subtraction
L00P:	LD	A, [X+]	; 1	L <b>/</b> 3	Load 2nd operand to A
	Х	A, [B]	; 1	/1	Exchange 1st and 2nd operands
	SUBC	A, [B]	; 1	/1	Subtract 2nd from 1st operand
	DCOR	A	; 1	/1	Decimal correct result of subtraction
	Х	A, [B+]	; 1	/2	Result replaces 1st operand
	IFBNE	#2	; 1	/1	Test (modulo 16) if subtraction finished (18-16=2)
	JP	LOOP		-	Loop back if not finished
	IFNC			-	Test if result negative (borrow=no carry)
	JP	NEGR		-	Jump if result negative
	RC			-	Reset carry to indicate positive result
	RET				Return from subroutine
NEGR:	SC		-	•	Set carry for no input borrow to subtraction
in Edit.	LD	B, #14		-	Reinitialize B pointer to start of result
LUP:				-	-
LUF:	CLR	A			Clear A to set up subtraction from zero
	SUBC	A, [B]		-	Subtract result from zero
	DCOR	A		-	Decimal correct new result
	Х	A, [B+]	-	•	Store new result
	IFBNE	#2		-	Test (modulo 16) if subtraction finished (18-16=2)
	JP	LUP		-	Loop back if not finished
	SC		-	•	Set carry to indicate negative result
	RET		; 1	L <b>/</b> 5	Return from subroutine
			25 E		
			97 (	TOYC	ES

## M68HC05 BENCHMARK #3—FOUR BYTE PACKED BCD SUBTRACTION

This benchmark subtracts two eight digit packed BCD numbers (four bytes each) and replaces the minuend (first operand) with the result. This emulates an adding machine subtraction, where A - B replaces A. The benchmark is programmed as a subroutine, with the carry flag being used to indicate a positive or negative result (carry set for negative result). Note in the M68HC05 subtraction that the carry represents the borrow, unlike some microcontrollers where the carry represents the absence of borrow in subtraction. The M68HC05 does not have any decimal correct or decimal adjust instructions, so the BCD correction must be program implemented. The correction algorithm for BCD subtraction consists of subtracting six whenever a nibble borrow occurs from the BCD subtraction result for each digit.

	TEMP	EQU \$91	;		
	FLAG	EQU \$92	;		
BCDSUBT:	JSR	INIT	;	•	
LOOP:	LDA	X	;	•	Load A with 1st operand
	SBC	4, X	;		-
	JSR	CORRECT	;	•	
	BNE	LOOP	;	2/3	-
	BCS	NEGR	;	•	
	RTS		;	1/6	
NEGR:	JSR	INIT	;	•	
LUP:	CLRA		;	1/3	
	SBC	Х	;	1/3	-
	JSR	CORRECT	;	•	
	BNE	LUP	;	•	Loop back if subtraction from zero not finished
	SEC		;	1/2	
	RTS		;	-	
INIT:	LD	X, #16	;	-	
	CLC		;	•	Clear carry (reset borrow)
	CLRA		;	1/2	Clear A
	STA	FLAG	;	•	Clear FLAG register
	RTS		;	1/6	Return from initialization subroutine
CORRECT:		Х	;	1/4	Replace 1st operand with result
	CLRA		;	1/3	Clear A
	BCC	BYP1	;	2/3	Branch if carry set (no borrow)
	BSET	O, FLAG	;	2/5	Set flag if carry (save carry value)
	LDA	#\$60	;	2/2	Load A with packed BCD 60
BYP1:	BHCC	BYP2	;	2/3	Branch if half carry set (no half borrow)
	ADD	#\$06	;	2/2	Add packed BCD 06 to A
BYP2:	STA	TEMP	;	2/4	Store A in TEMP
	LDA	Х	;	1/3	Load A with result of first subtraction
	SUB	A, TEMP	;	2/3	Subtract TEMP from previous result
	BRSET	O, FLAG, NXT	;	3/5	Restore carry (flag value to carry)
NXT:	STA	Х	;	1/4	Store new result
	INCX		;	1/3	Increment index register
	CPX	#20	;	2/2	Compare X with end of field
	RTS		;	1/6	Return from correction subroutine
			54	BYTE	S
			56	7 CYC	LES

be implemen ment is achie		livet (DA) commo			row, unlike some microcontrollers where the carry represents the absence
		an addition by ad	ding the	e com end fro	following addition, not subtraction. Consequently, the BCD subtraction muplement of the subtrahend (2nd operand) to the 1st operand. This comp m a packed BCD 99 (binary 10011001), and then adding one to the resumption procedure:
1.61–49 =	= 61 +	(99-49) + 1 =	61 + 9	50 +	$1 = 12 \pmod{100}$ (Output borrow shows positive result)
2.49-61 =	= 49 +	(99-61) + 1 =	49 + 3	38 + 1	1 = 88 (No output borrow indicates negative result)
Negative	e result	correction: - (99-	88 + -	) = -	-12
BCDSUBT :	MOV	R2, #4	;	2/1	Load R2 with byte count
	MOV	R1, #20	;	2/1	Load R1 with address of 2nd operand
	MOV	RO, #16	;	2/1	Load RO with address of 1st operand
	CLR	C	;	1/1	Clear carry for no input borrow to subtraction
L00P:	MOV	A, #099H	;	2/1	Load accumulator with packed BCD 99
	SUBB	A, @R1	;	1/1	Subtract 2nd operand from packed BCD 99
	ADD	A, #01	;	2/1	Add one to result
	DA	A	;	•	Decimal correct result
	ADD	A, @RO	;	•	Add 1st operand to result
	DA	A	;		Decimal correct new result
	MOV	@RO, A	;	•	Replace 1st operand with result
	INC	R1	;	-	Increment 2nd operand pointer
	INC	RO	;	1/1	Increment 1st operand pointer
	DJNZ JC	R2, LOOP NEGR	;	2/2 2/2	Test if finished and loop back if not Test and jump if negative result
	RET	NEGU	; ;	1/2	Return from subroutine (no carry: positive result)
NEGR:	CLR	С	;	1/1	Clear carry for no input borrow to subtraction
	MOV	RO, #16	;		Load RO with address of result
LUP:	MOV	A,#099H	;	2/1	Load accumulator with packed BCD 99
	SUBB	A, @RO	;	1/1	Subtract result from packed BCD 99
	ADD	A, #01	;	2/2	Add one to result
	DA	A	;	1/1	Decimal correct result
	MOV	@R0, A	;	1/1	Store result
	INC	RO	;	1/1	Increment pointer
	CJNZ	RO, #20, LUP	;	3/2	Test if finished and loop back if not
	SETB	C	;	1/1	Set carry to indicate negative result
	RET		;	1/2	Return from subroutine (carry: negative result)
				BYTE	
			91	CACT	ES

## PIC16C5X BENCHMARK #3—FOUR BYTE PACKED BCD SUBTRACTION PAGE 1 OF 2

This benchmark subtracts two eight digit packed BCD numbers (four bytes each) and replaces the minuend (first operand) with the result. This emulates an adding machine subtraction, where A - B replaces A. The benchmark is programmed as a subroutine, with the carry flag being used to indicate a positive or negative result (carry set for negative result). The PIC16C5X does not have any decimal adjust or decimal correct instructions, so the BCD correction must be program implemented. The correction algorithm for BCD subtraction consists of subtracting six whenever a nibble borrow occurs from the BCD subtraction result for each digit.

STATUS EQU F3 : Status register FLAG EQU F2G : Ist operand @ F16-F19 2nd operand @ F20-F23 CNTR EQU F2G : TEMP EQU F2G : TEMP EQU F2G : TEMP EQU F2G : TEMP EQU F2G : ECDSUET: NOVLW 4 : 1/1 Load W with byte count (length of field) NOVWF CNTR : 1/1 Store byte count in CNTR NOVWF CNTR : 1/1 Store byte count in CNTR NOVWF FASE : 1/1 Store address of 2nd operand in BASE BSF STATUS, 0 : 1/1 Set carry (reset borrow) (STATUS register bit 0) LOOF: NOVF FASE : 1/1 2nd operand address to W NOVWF TEMP : 1/1 2nd operand to W NOVWF TEMP : 1/1 2nd operand to W NOVWF TEMP : 1/1 2nd operand to TEMP NOVLW 4 : 1/1 Byte count to W SUBWF F4 : 1/1 Subtract from pointer to get 1st operand address CALL CORRECT : 1/2 Call CORRECT Suborutine NOUTW 4 : 1/1 Test if subtraction finished GOTO LOOF : 1/2 Rement to NEGR (neg. result) if output borrow BCFS STATUS, 0 : 1/1 Test if output borrow (ne carry) GOTO NEGR : 1/2 Return from subroutine NOVWF 4 : 1/1 Load w with byte count (length of field) NOVWF TATUS, 0 : 1/1 Store byte count in CNTR NOVWF 0 : 1/2 Return from subroutine NEGR: NOVW 4 : 1/1 Load W with byte count (length of field) NOVWF TATUS, 0 : 1/1 Store address of result in BASE BSF STATUS, 0 : 1/1 Store address of result (old 1st operand) NOVWF BASE : 1/1 Note address of result (old 1st operand) NOVWF TATUS : 1/1 Result address to F4 (indirect pointer) LUP: NOVF BASE, W : 1/1 Result address to F4 (indirect pointer) NOVF F4 : 1/1 Result address to F4 (indirect pointer) NOVF F4 : 1/1 Result address to F4 (indirect pointer) NOVF F4 : 1/1 Result address to F4 (indirect pointer) NOVF F4 : 1/1 Result to TEMP CLAF F0 : 1/		~~.~~				
BASEEQU F26:Ist operand @ F16-F19 2nd operand @ F20-F23CNTREQU F24:BCDSUBT:MOVLW 4:1/1Load W with byte count (length of field)MOVWFCNTR:1/1Load W with address of 2nd operandMOVWF 20:1/1Load W with address of 2nd operandMOVWF 20:1/1Load W with address of 2nd operandMOVWF 20:1/1Load Querand address to WMOVWF BASE:1/12nd operand address to F4 (indirect pointer)MOVF F4:1/12nd operand to TEMPMOVF F4:1/1Subtract from pointer to get 1st operand addressCALLCORRECT1/2Call CORRECT subroutineMOVWF 4:1/1Byte count to WADDWF F4:1/1Byte count to WADDWF F4:1/1Byte count to WADDWF F4:1/1Byte count to WADDWF F4:1/1Byte count to WADDWF F4:1/1Correct:1/2Loop back if subtraction not finishedGOTOLOOP:1/2Econ to NEGR (neg. result) if output borrowBCF STATUS, 0:1/1Cearry to indicate positive resultRETLW0:1/2Return from subroutineNEGR:MOVWFMOVFASESF			•	;		Status register
CNTR EQU P25 : TEMP EQU P24 : ECDSUBT: MOVLW 4 : 1/1 Load W with byte count (length of field) MOVWF CNTR : 1/1 Store byte count in CNTR NOVWF CNTR : 1/1 Store byte count in CNTR NOVWF 20 : 1/1 Load W with address of 2nd operand MOVWF BASE : 1/1 Store address of 2nd operand in BASE ESF STATUS, 0 : 1/1 Store address to F4 (indirect pointer) NOVF EASE, W : 1/1 2nd operand address to F4 (indirect pointer) NOVF F0, W : 1/1 2nd operand to TEMP NOVWF TEMP : 1/1 2nd operand to TEMP NOVWF TEMP : 1/1 Subtract form pointer to get 1st operand address CALL CORRECT : 1/2 Call CORRECT subroutine NOVWF F4 : 1/1 Byte count to W SUBWF F4 : 1/1 Byte count to W ADDWF F4 : 1/1 Add to pointer to restore 2nd operand address DECFSZ CNTR : 1/1 Test if subtraction finished GOTO LOOP : 1/2 Loop back if subtraction not finished ETFSS STATUS, 0 : 1/1 Test if output borrow (nc carry) GOTO NEER : 1/2 Branch to NEGR (neg. result) if output borrow ECF STATUS, 0 : 1/2 Evann from subroutine NEGR: MOVUW 4 : 1/1 Load W with byte count (length of field) MOVWF BASE : 1/1 Store byte count in CNTR NOVUW 16 : 1/1 Load W with address of result (old 1st operand) MOVWF EASE : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVFF F4 : 1/1 Result address to F4 (indirect pointer) MOVFF F4 : 1/1 Result address to F4 (indirect pointer) MOVFF F0, W : 1/1 Result to TEMP CLAF F0 : 1/1 Zero to result (old 1st operand) CALL CORRECT : 1/2 Call CORRECT subroutine ECFSZ CNTR : 1/1 Result to TEMP CLAF F0 : 1/1 Zero to result (old 1st operand) CALL CORRECT : 1/2 Call CORRECT subroutine ECFSZ CNTR : 1/1 Set carry to indicate negative result RETLW 0 : 1/2 Return from subroutine			•			
TEMPEQU F24:BCDSUBT:MOVUW4: 1/1Load W with byte count (length of field)MOVUWCNTR: 1/1Store byte count in CNTRMOVUWBASE: 1/1Store address of 2nd operandMOVUWBASE: 1/1Store address of 2nd operand in BASEBSFSTATUS, 0: 1/1Store address to WMOVUFFASE, W: 1/12nd operand address to WMOVUFFO, W: 1/12nd operand to TEMPMOVUFFO, W: 1/12nd operand to TEMPMOVUFFA: 1/1Subtract from pointer to get 1st operand addressCALLCORRECT: 1/2Call CORRECT subroutineMOVUW4: 1/1Byte count to WSUBWFF4: 1/1Byte count to WADDWFF4: 1/1Byte count to WADDWFF4: 1/1Byte count to WADDWFF4: 1/1Byte count to WADDWFF4: 1/1Call correct nestore 2nd operand addressDECFSZCNTR: 1/1Test if output borrow (no carry)GOTONEGR: 1/2Loop back if subtraction not finishedBTFSSTATUS, 0: 1/1Clear carry to indicate positive resultRETLW0: 1/2Return from subroutineNEGR:MOVUW4: 1/1LOP:: 1/2Store address of result (old 1st operand)MOVWF: 1/1Load W with address to F4 (indirect pointer)MOVWF: 1/1Res			-			lst operand @ F16-F19 2nd operand @ F20-F23
BCDSUBT:       MOVLW       4       : 1/1       Load W with byte count (length of field)         MOVWF       CNTR       : 1/1       Load W with address of 2nd operand         MOVWF       20       : 1/1       Load W with address of 2nd operand         MOVWF       20       : 1/1       Load W with address of 2nd operand         MOVWF       BASE       : 1/1       Set carry (reset borrow) (STATUS register bit 0)         LOOF:       MOVF       BASE, W       : 1/1       2nd operand address to F4 (indirect pointer)         MOVF       F4       : 1/1       2nd operand to TEMP         MOVF       FO, W       : 1/1       2nd operand to TEMP         MOVF       TEMF       : 1/1       2nd operand to TEMP         MOVEW       4       : 1/1       Byte count to W         SUBWF       F4       : 1/1       Subtract from pointer to get 1st operand address         DECFSZ       CNTR       : 1/1       Subtraction indiret finished         GOTO       LOOF       : 1/2       Loap back if subtraction not finished         BTFSS       STATUS, 0       : 1/1       Test if output borrow (no carry)         GOTO       NEGR       : 1/2       Breturn from subroutine         NEGR:       MOVLW       : 1/1 <td></td> <td></td> <td>•</td> <td></td> <td></td> <td></td>			•			
<ul> <li>MOUWF CNTR : 1/1 Store byte count in CNTR</li> <li>MOUWF CNTR : 1/1 Load W with address of 2nd operand</li> <li>MOUWF BASE : 1/1 Store address of 2nd operand</li> <li>MOUWF BASE : 1/1 Store address of 2nd operand in BASE</li> <li>BSF STATUS, 0 : 1/1 Set carry (reset borrow) (STATUS register bit 0)</li> <li>LOOP:</li> <li>MOUF F4 : 1/1 2nd operand address to W</li> <li>MOUFF F4 : 1/1 2nd operand to TEMP</li> <li>MOUF F0, W : 1/1 2nd operand to TEMP</li> <li>MOUFF F4 : 1/1 Subtract from pointer to get 1st operand address</li> <li>CALL CORRECT : 1/2 Call CORRECT subtroutine</li> <li>MOUTH 4 : 1/1 Byte count to W</li> <li>ADDWF F4 : 1/1 Subtract from pointer to get 1st operand address</li> <li>CALL CORRECT : 1/2 Call CORRECT subtroutine</li> <li>MOUTH 4 : 1/1 Byte count to W</li> <li>ADDWF F4 : 1/1 Add to pointer to restore 2nd operand address</li> <li>DECFSZ CNTR : 1/1 Test if subtraction finished</li> <li>BTFSS STATUS, 0 : 1/1 Test if subtraction not finished</li> <li>BTFSS STATUS, 0 : 1/1 Clear carry to indicate positive result</li> <li>RETLW 0 : 1/2 Encend to NECR (neg. result) if output borrow</li> <li>BCF STATUS, 0 : 1/1 Clear carry to indicate positive result</li> <li>NEGR: MOVIW 4 : 1/1 Load W with address of result (old 1st operand)</li> <li>MOVWF EASE : 1/1 Store address to F4 (indirect pointer)</li> <li>MOVWF F4 : 1/1 Result address to F4 (indirect pointer)</li> <li>MOVWF F4 : 1/1 Result to TEMP</li> <li>LUP: MOVF BASE, W : 1/1 Result address to F4 (indirect pointer)</li> <li>MOVWF F4 : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subtraction not finished</li> <li>GOTO LUP : 1/2 Loop back if subtraction not finished</li> <li>SF STATUS, 0 : 1/1 Set carry to indicate negative result</li> <li>RETLW 0 : 1/2 Return from subroutine</li> </ul>			•			
<ul> <li>MOVLW 20 : 1/1 Load W with address of 2nd operand MOVWF BASE : 1/1 Store address of 2nd operand in BASE BSF STATUS, 0 : 1/1 Set carry (reset borrow) (STATUS register bit 0)</li> <li>LOOF: MOVF BASE, W : 1/1 2nd operand address to W MOVWF F4 : 1/1 2nd operand address to F4 (indirect pointer) MOVF F0, W : 1/1 2nd operand to TEMP MOVWF TEMP : 1/1 2nd operand to TEMP MOVUW 4 : 1/1 Byte count to W SUEWF F4 : 1/1 Subtract from pointer to get 1st operand address CALL CORRECT : 1/2 Call CORRECT subroutine MOVIW 4 : 1/1 Byte count to W ADDWF F4 : 1/1 Add to pointer to restore 2nd operand address DECFSZ CNTR : 1/1 Test if subtraction finished GOTO LOOP : 1/2 Loop back if subtraction not finished BTFSS STATUS, 0 : 1/1 Test if output borrow (no carry) GOTO NEGR : 1/2 Brench to NEGR (neg. result) if output borrow BCF STATUS, 0 : 1/1 Clear carry to indicate positive result RETLW 0 : 1/2 Return from subroutine MOVUW 4 : 1/1 Load W with byte count (length of field) MOVWF CNTR : 1/1 Store byte count in CNTR MOVIW 4 : 1/1 Load W with address of result (old 1st operand) MOVWF BASE : 1/1 Store address of result in BASE BSF STATUS, 0 : 1/1 Result address to F4 (indirect pointer) MOVF BASE : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result to TEMP CLEF F0 : 1/1 Result to TEMP CLEF F0 : 1/1 Zero to result (old 1st operand) CALL CORRECT : 1/2 Call CORRECT subroutine DECFSZ CNTR : 1/1 Result to TEMP CLEF F0 : 1/1 Result to TEMP CLEF F0 : 1/2 Result to TEMP CLEF F0 : 1/</li></ul>	BCDSUBT:					
<ul> <li>MOUWF BASE : 1/1 Store address of 2nd operand in BASE BSF STATUS, 0 : 1/1 St carry (reset borrow) (STATUS register bit 0)</li> <li>LOOP: MOVF BASE, W : 1/1 2nd operand address to W MOUWF F4 : 1/1 2nd operand address to F4 (indirect pointer) MOVF F0, W : 1/1 2nd operand to TEMP MOUWF TEMP : 1/1 2nd operand to TEMP MOUWF F4 : 1/1 Subtract from pointer to get 1st operand address CALL CORRECT : 1/2 Call CORRECT subroutine MOUWF F4 : 1/1 Byte count to W ADDWF F4 : 1/1 Byte count to motion finished BTFSS STATUS, 0 : 1/1 Test if subtraction finished BTFSS STATUS, 0 : 1/1 Test if subtraction not finished BTFSS STATUS, 0 : 1/1 Clear carry to indicate positive result RETLW 0 : 1/2 Return from subroutine NOUW 4 : 1/1 Load W with byte count (length of field) MOVWF CNTR : 1/1 Store byte count in CNTR MOVUW 4 : 1/1 Load W with address of result (old 1st operand) MOVWF BASE : 1/1 Store address to F4 (indirect pointer) MOVWF BASE : 1/1 Store address to F4 (indirect pointer) MOVWF BASE : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result to TEMP MOVWF TEMP : 1/1 Result to TEMP CLEF F0 : 1/1 Zero to result (old 1st operand) CALL CORRECT : 1/2 Call CORRECT subroutine DECFSZ CNTR : 1/1 Test if subtraction finished BSF STATUS, 0 : 1/2 Return from subroutine</li> </ul>				;	•	
<ul> <li>BSF STATUS, 0 ; 1/1 Set carry (reset borrow) (STATUS register bit 0)</li> <li>LOOF: MOVF BASE, W ; 1/1 2nd operand address to W</li> <li>MOVWF F4 ; 1/1 2nd operand address to F4 (indirect pointer)</li> <li>MOVF F0, W ; 1/1 2nd operand to W</li> <li>MOVWF F4 ; 1/1 2nd operand to TEMP</li> <li>MOVTW 4 ; 1/1 Byte count to W</li> <li>SUBWF F4 ; 1/1 Subtract from pointer to get 1st operand address</li> <li>CALL CORRECT ; 1/2 Call CORRECT subroutine</li> <li>MOVLW 4 ; 1/1 Byte count to W</li> <li>ADDWF F4 ; 1/1 Add to pointer to restore 2nd operand address</li> <li>DECFSZ CNTR ; 1/1 Test if subtraction finished</li> <li>GOTO LOOP ; 1/2 Boop back if subtraction not finished</li> <li>BTFSS STATUS, 0 ; 1/1 Test if output borrow (no carry)</li> <li>GOTO NEGR ; 1/2 Branch to NEGR (neg. result) if output borrow</li> <li>BCF STATUS, 0 ; 1/1 Clear carry to indicate positive result</li> <li>RETLW 0 ; 1/2 Return from subroutine</li> <li>NEGR: MOVLW 4 ; 1/1 Load W with address of result (old 1st operand)</li> <li>MOVWF BASE ; 1/1 Sotre address of result (old 1st operand)</li> <li>MOVWF BASE, W ; 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F4 ; 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F4 ; 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F0, W ; 1/1 Result to TEMP</li> <li>LUF: MOVF FA ; 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F0, W ; 1/1 Result to TEMP</li> <li>CLRF F0 ; 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT ; 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR ; 1/1 Test if subtraction finished</li> <li>GOTO LUP ; 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR ; 1/1 Set carry to indicate negative result</li> <li>RETLW 0 ; 1/2 Return from subroutine</li> </ul>					•	-
<ul> <li>LOOP: MOVF BASE, W ; 1/1 2nd operand address to W</li> <li>MOVWF F4 ; 1/1 2nd operand address to F4 (indirect pointer)</li> <li>MOVF F0, W ; 1/1 2nd operand to W</li> <li>MOVWF TEMP ; 1/1 2nd operand to TEMP</li> <li>MOVWF TEMP ; 1/1 Byte count to W</li> <li>SUBWF F4 ; 1/1 Subtract from pointer to get 1st operand address</li> <li>CALL CORRECT ; 1/2 Call CORRECT subroutine</li> <li>MOUW 4 ; 1/1 Byte count to W</li> <li>ADDWF F4 ; 1/1 Add to pointer to restore 2nd operand address</li> <li>DECFSZ CNTR ; 1/1 Test if subtraction finished</li> <li>GOTO LOOP ; 1/2 Loop back if subtraction not finished</li> <li>BTFSS STATUS, 0 ; 1/1 Test if output borrow (no carry)</li> <li>GOTO NEGR ; 1/2 Branch to NEGR (neg. result) if output borrow</li> <li>BCF STATUS, 0 ; 1/1 Load W with byte count (length of field)</li> <li>MOVWF GNTR ; 1/1 Store byte count in CNTR</li> <li>MOVWF GNTR ; 1/1 Store ddress of result (old 1st operand)</li> <li>MOVWF BASE ; 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF BASE, W ; 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F4 ; 1/1 Result to TEMP</li> <li>CLFF F0 ; 1/1 Zero to result (old 1st operand)</li> <li>MOVF F0, W ; 1/1 Result to TEMP</li> <li>CLFF F0 ; 1/1 Zero to result (old 1st operand)</li> <li>MOVF F0, W ; 1/1 Result to TEMP</li> <li>CLFF F0 ; 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT ; 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR ; 1/1 Test if subtraction finished</li> <li>GOTO LUP ; 1/2 Loop back if subtraction not finished</li> <li>BSF STATUS, 0 ; 1/1 Set carry to indicate negative result</li> <li>RETLW 0 ; 1/2 Return from subroutine</li> </ul>						-
<pre>MOVWF F4 ; 1/1 2nd operand address to F4 (indirect pointer) MOVF F0, W ; 1/1 2nd operand to W MOVWF TEMF ; 1/1 2nd operand to TEMF MOVLW 4 ; 1/1 Byte count to W SUBWF F4 ; 1/1 Subtract from pointer to get 1st operand address CALL CORRECT ; 1/2 Call CORRECT subroutine MOVLW 4 ; 1/1 Byte count to W ADDWF F4 ; 1/1 Add to pointer to restore 2nd operand address DECFSZ CNTR ; 1/1 Test if subtraction finished BTFSS STATUS, 0 ; 1/1 Test if output borrow (no carry) GOTO NEGR ; 1/2 Branch to NEGR (neg. result) if output borrow BCF STATUS, 0 ; 1/1 Clear carry to indicate positive result RETLW 0 ; 1/2 Return from subroutine MOVLW 4 ; 1/1 Load W with byte count (length of field) MOVWF CNTR ; 1/1 Store byte count in CNTR MOVLW 16 ; 1/1 Result address of result (old 1st operand) MOVWF BASE ; 1/1 Result address to F4 (indirect pointer) MOVF BASE, W ; 1/1 Result address to F4 (indirect pointer) MOVF F4 ; 1/1 Result address to F4 (indirect pointer) MOVF F50, W ; 1/1 Result to TEMP CLEF F0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Result to TEMP CLEF F0 ; 1/1 Zero to result (old 1st operand) MOVWF F4 ; 1/1 Result to TEMP CLEF f0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Result to TEMP CLEF f0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Result of TEMP CLEF F0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Loop back if subtraction not finished BSF STATUS, 0 ; 1/1 Set carry to indicate negative result RETLW 0 ; 1/2 Return from subroutine</pre>			-	;		
<ul> <li>NOVF FO, W : 1/1 2nd operand to W</li> <li>NOVWF TEMP : 1/1 2nd operand to TEMP</li> <li>NOVLW 4 : 1/1 Syste count to W</li> <li>SUBWF F4 : 1/1 Subtract from pointer to get 1st operand address</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>NOVLW 4 : 1/1 Byte count to W</li> <li>ADDWF F4 : 1/1 Add to pointer to restore 2nd operand address</li> <li>DECFSZ CNTR : 1/1 Test if subtraction not finished</li> <li>GOTO LOOP : 1/2 Loop back if subtraction not finished</li> <li>BTFSS STATUS, 0 : 1/1 Test if output borrow (no carry)</li> <li>GOTO NEGR : 1/2 Branch to NEGR (neg. result) if output borrow</li> <li>BCF STATUS, 0 : 1/2 Return from subroutine</li> <li>NEGR: MOVLW 4 : 1/1 Load W with byte count (length of field)</li> <li>NOVWF CNTR : 1/1 Store byte count in CNTR</li> <li>MOVWF BASE : 1/1 Store address of result (old 1st operand)</li> <li>MOVWF BASE, W : 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F4 : 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F0, W : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Test if subtraction not finished</li> <li>BSF STATUS, 0 : 1/2 Return from subroutine</li> <li>DECFSZ CNTR : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/2 Return from subroutine</li> </ul>	L00P:		-	;		-
<ul> <li>MOVWF TEMP : 1/1 2nd operand to TEMP</li> <li>MOVUW 4 : 1/1 Byte count to W</li> <li>SUBWF F4 : 1/1 Subtract from pointer to get 1st operand address</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>MOVUW 4 : 1/1 Byte count to W</li> <li>ADDWF F4 : 1/1 Add to pointer to restore 2nd operand address</li> <li>DECFSZ CNTR : 1/1 Test if subtraction finished</li> <li>GOTO LOOP : 1/2 Loop back if subtraction not finished</li> <li>BTFSS STATUS, 0 : 1/1 Test if output borrow (no carry)</li> <li>GOTO NEGR : 1/2 Branch to NEGR (neg. result) if output borrow</li> <li>BCF STATUS, 0 : 1/1 Clear carry to indicate positive result</li> <li>RETLW 0 : 1/2 Return from subroutine</li> <li>NEGR: MOVLW 4 : 1/1 Load W with byte count (length of field)</li> <li>MOVWF CNTR : 1/1 Store byte count in CNTR</li> <li>MOVWF EASE : 1/1 Store address of result (old 1st operand)</li> <li>MOVWF BASE : 1/1 Result address to F4 (indirect pointer)</li> <li>MOVF F4 : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Test if subtraction finished</li> <li>BSF STATUS, 0 : 1/1 Result to TEMP</li> <li>CLRF F0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Test if subtraction finished</li> <li>BSF STATUS, 0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Test if subtraction finished</li> <li>BSF STATUS, 0 : 1/1 Zero to result (old 1st operand)</li> <li>CALL CORRECT : 1/2 Loop back if subtraction finished</li> <li>BSF STATUS, 0 : 1/1 Zero to result (old lst operand)</li> <li>CALL CORRECT : 1/2 Call CORRECT subroutine</li> <li>DECFSZ CNTR : 1/1 Test if subtraction finished</li> <li>BSF STATUS, 0 : 1/1 Zero to result (old lst operand)</li> <li>CALL CORRECT : 1/2 Loop back if subtraction finished</li> <li>BSF STATUS, 0 : 1/1 Zero to result (old lst operand)</li> </ul>		MOVWF	F4	;	1/1	2nd operand address to F4 (indirect pointer)
<pre>NOVLW 4 : 1/1 Byte count to W SUBWF F4 : 1/1 Subtract from pointer to get 1st operand address CALL CORRECT : 1/2 Call CORRECT subroutine MOVLW 4 : 1/1 Byte count to W ADDWF F4 : 1/1 Add to pointer to restore 2nd operand address DECFSZ CNTR : 1/1 Test if subtraction finished GOTO LOOP : 1/2 Loop back if subtraction not finished BTFSS STATUS, 0 : 1/1 Test if output borrow (no carry) GOTO NEGR : 1/2 Branch to NEGR (neg. result) if output borrow BCF STATUS, 0 : 1/1 Clear carry to indicate positive result RETLW 0 : 1/2 Return from subroutine NOVLW 4 : 1/1 Load W with byte count (length of field) MOVWF CNTR : 1/1 Store byte count in CNTR MOVLW 16 : 1/1 Store byte count in CNTR MOVLW 16 : 1/1 Store address of result in BASE BSF STATUS, 0 : 1/1 Result address to W MOVF BASE : 1/1 Store address to F4 (indirect pointer) MOVF F0, W : 1/1 Result address to F4 (indirect pointer) MOVF F0, W : 1/1 Result to TEMP CLEF F0 : 1/1 Zero to result (old 1st operand) CALL CORRECT : 1/2 Call CORRECT subroutine DECFSZ CNTR : 1/1 Test if subtraction not finished GOTO LUP : 1/2 Return from subroutine DECFSZ CNTR : 1/1 Test if subtraction not finished BSF STATUS, 0 : 1/1 Zero to result (old 1st operand) CALL CORRECT : 1/2 Call CORRECT subroutine DECFSZ CNTR : 1/1 Test if subtraction not finished BSF STATUS, 0 : 1/1 Store address to F4 (indirect pointer) MOVF J0, W : 1/2 Return from subroutine DECFSZ CNTR : 1/1 Test if subtraction not finished GOTO LUP : 1/2 Roop back if subtraction not finished BSF STATUS, 0 : 1/1 Set carry to indicate negative result RETLW 0 : 1/2 Return from subroutine</pre>		MOVF	FO, W	;	1/1	2nd operand to W
SUBWFF4; 1/1Subtract from pointer to get 1st operand addressCALLCORRECT; 1/2Call CORRECT subroutineMOVLW4; 1/1Byte count to WADDWFF4; 1/1Add to pointer to restore 2nd operand addressDECFSZCNTR; 1/1Test if subtraction finishedGOTOLOOP; 1/2Loop back if subtraction not finishedBTFSSSTATUS, 0; 1/1Test if output borrow (no carry)GOTONEGR; 1/2Branch to NEGR (neg. result) if output borrowBCFSTATUS, 0; 1/1Clear carry to indicate positive resultRETLW0; 1/2Return from subroutineNEGR:MOVLW4; 1/1Load W with byte count (length of field)MOVWFCNTR; 1/1Store byte count in CNTRMOVLW16; 1/1Store address of result (old 1st operand)MOVWFBASE; 1/1Store address to fresult (old 1st operand)MOVWFF4; 1/1Result address to F4 (indirect pointer)MOVFF0, W; 1/1Result to TEMPCLFFF0; 1/1CLFFF0; 1/1CLFFF0; 1/1CLFFF0; 1/1CLFFF0; 1/1CLFFCO; 1/1CLFFSTATUS, 0; 1/1CLFFSTATUS, 0; 1/1CLFFF0; 1/1CLFFF0; 1/1CLFF <td></td> <td>MOVWF</td> <td>TEMP</td> <td>;</td> <td>1/1</td> <td>2nd operand to TEMP</td>		MOVWF	TEMP	;	1/1	2nd operand to TEMP
CALL CORRECT ; 1/2 Call CORRECT subroutine MOVLW 4 ; 1/1 Byte count to W ADDWF F4 ; 1/1 Add to pointer to restore 2nd operand address DECFSZ CNTR ; 1/1 Test if subtraction finished GOTO LOOP ; 1/2 Loop back if subtraction not finished BTFSS STATUS, 0 ; 1/1 Test if output borrow (no carry) GOTO NEGR ; 1/2 Branch to NEGR (neg. result) if output borrow BCF STATUS, 0 ; 1/1 Clear carry to indicate positive result RETLW 0 ; 1/2 Return from subroutine NEGR: MOVLW 4 ; 1/1 Load W with byte count (length of field) MOVWF CNTR ; 1/1 Store byte count in CNTR MOVLW 16 ; 1/1 Load W with address of result (old 1st operand) MOVWF BASE ; 1/1 Store address of result in BASE BSF STATUS, 0 ; 1/1 Result address to W MOVFF F4 ; 1/1 Result address to F4 (indirect pointer) MOVF F0, W ; 1/1 Result to TEMP CLEF F0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Test if subtraction finished GOTO LUP ; 1/2 Loop back if subtraction not finished BSF STATUS, 0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Test if subtraction finished GOTO LUP ; 1/2 Loop back if subtraction not finished BSF STATUS, 0 ; 1/2 Return from subroutine		MOVLW	4	;	1/1	Byte count to W
<pre>MOVLW 4 ; 1/1 Byte count to W ADDWF F4 ; 1/1 Add to pointer to restore 2nd operand address DECFSZ CNTR ; 1/1 Test if subtraction finished GOTO LOOP ; 1/2 Loop back if subtraction not finished BTFSS STATUS, 0 ; 1/1 Test if output borrow (no carry) GOTO NEGR ; 1/2 Branch to NEGR (neg. result) if output borrow BCF STATUS, 0 ; 1/1 Clear carry to indicate positive result RETLW 0 ; 1/2 Return from subroutine NEGR: MOVLW 4 ; 1/1 Load W with byte count (length of field) MOVWF CNTR ; 1/1 Store byte count in CNTR MOVLW 16 ; 1/1 Load W with address of result (old 1st operand) MOVWF BASE ; 1/1 Store address of result in BASE BSF STATUS, 0 ; 1/1 Set carry (reset borrow) LUP: MOVF BASE, W ; 1/1 Result address to F4 (indirect pointer) MOVWF F4 ; 1/1 Result address to F4 (indirect pointer) MOVWF TEMP ; 1/1 Result to TEMP CLRF F0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Test if subtraction finished GOTO LUP ; 1/2 Loop back if subtraction not finished BSF STATUS, 0 ; 1/1 Set carry to indicate negative result REMP CLRF K0 ; 1/1 Set carry to indicate negative result REMP CLRF K0 ; 1/1 Set carry to indicate negative result RETLW 0 ; 1/2 Return from subroutine</pre>		SUBWF	F4	;	1/1	Subtract from pointer to get 1st operand address
ADDWFF4:1/1Add to pointer to restore 2nd operand addressDECFSZCNTR:1/1Test if subtraction finishedGOTOLOOP:1/2Loop back if subtraction not finishedBTFSSSTATUS, 0:1/1Test if output borrow (no carry)GOTONEGR:1/2Branch to NEGR (neg. result) if output borrowBCFSTATUS, 0:1/1Clear carry to indicate positive resultRETLW0:1/2Return from subroutineNEGR:MOVLW4:1/1Load W with byte count (length of field)MOVWFCNTR:1/1Store address of result (old 1st operand)MOVWFBASE:1/1NOVWFBASE:1/1Result address to WMOVWF:1/1MOVFF4:1/1NOVFF0, W:1/1Result to TEMP:1/1CLRFF0:1/1Result to TEMP:1/1CLRF::1/1DECFSZCNTR <td:< td="">:DECFSZCNTR<td:< td="">:DECFSZCNTR<td:< td="">:DECFSZCNTR<td:< td="">:DECFSZ:::DECFSZ:::DECFSZ:::DECFSZ:::DECFSZ:::DECFSZ:::</td:<></td:<></td:<></td:<>		CALL	CORRECT	;	1/2	Call CORRECT subroutine
DECFSZCNTR:1/1Test if subtraction finishedGOTOLOOP:1/2Loop back if subtraction not finishedBTFSSSTATUS, 0:1/1Test if output borrow (no carry)GOTONEGR:1/2Branch to NEGR (neg. result) if output borrowBCFSTATUS, 0:1/1Clear carry to indicate positive resultRETLW0:1/2Return from subroutineNEGR:MOVLW4:1/1LUP:MOVWFCNTR:1/1MOVLW16:1/1Load W with address of result (old lst operand)MOVWFBASE:1/1Store address to fresult in BASEBSFSTATUS, 0:1/1Result address to F4 (indirect pointer)MOVFFA:1/1Result address to F4 (indirect pointer)MOVFFO, W:1/1Result to TEMPCLRFFO:1/1Zero to result (old lst operand)CALLCORRECT:1/2Call CORRECT subroutineDECFSZCNTR:1/1Test if subtraction finishedGOTOLUP:1/2Loop back if subtraction not finishedBSFSTATUS, 0:1/1Set carry to indicate negative resultRETLW0:1/2Return from subroutine		MOVLW	4	;	1/1	Byte count to W
GOTOLOOP; 1/2Loop back if subtraction not finishedBTFSSSTATUS, 0; 1/1Test if output borrow (no carry)GOTONEGR; 1/2Branch to NEGR (neg. result) if output borrowBCFSTATUS, 0; 1/1Clear carry to indicate positive resultRETLW0; 1/2Return from subroutineNECR:MOVLW4; 1/1Load W with byte count (length of field)MOVWFCNTR; 1/1Store byte count in CNTRMOVLW16; 1/1Load W with address of result (old lst operand)MOVWFBASE; 1/1Store address of result in BASEBSFSTATUS, 0; 1/1Set carry (reset borrow)LUP:MOVFBASE, W; 1/1MOVFF4; 1/1Result address to F4 (indirect pointer)MOVFF0, W; 1/1Result to TEMPCLRFF0; 1/1Zero to result (old lst operand)CALLCORRECT; 1/2Call CORRECT subroutineDECFSZCNTR; 1/1Test if subtraction finishedGOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine		ADDWF	F4	;	1/1	Add to pointer to restore 2nd operand address
BTFSSSTATUS, 0; 1/1Test if output borrow (no carry)GOTONEGR; 1/2Branch to NEGR (neg. result) if output borrowBCFSTATUS, 0; 1/1Clear carry to indicate positive resultRETLW0; 1/2Return from subroutineNEGR:MOVLW4; 1/1Load W with byte count (length of field)MOVWFCNTR; 1/1Store byte count in CNTRMOVLW16; 1/1Load W with address of result (old 1st operand)MOVWFBASE; 1/1Store address of result in BASEBSFSTATUS, 0; 1/1Set carry (reset borrow)LUP:MOVFBASE, W; 1/1MOVFF4; 1/1Result address to F4 (indirect pointer)MOVFF0, W; 1/1Result to TEMPCLRFF0; 1/1Zero to result (old 1st operand)CALLCORRECT; 1/2Call CORRECT subroutineDECFSZCNTR; 1/1Test if subtraction finishedGOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine		DECFSZ	CNTR	;	1/1	Test if subtraction finished
GOTONEGR: 1/2Branch to NEGR (neg. result) if output borrowBCFSTATUS, 0: 1/1Clear carry to indicate positive resultRETLW0: 1/2Return from subroutineNEGR:MOVLW4: 1/1Load W with byte count (length of field)MOVWFCNTR: 1/1Store byte count in CNTRMOVLW16: 1/1Load W with address of result (old 1st operand)MOVWFBASE: 1/1Store address of result in BASEBSFSTATUS, 0: 1/1Set carry (reset borrow)LUP:MOVFBASE, W: 1/1MOVFF4: 1/1Result address to WMOVFFF0, W: 1/1Result to WMOVFFTEMP: 1/1Result to TEMPCLRFF0: 1/1Zero to result (old 1st operand)CALLCORRECT: 1/2Call CORRECT subroutineDECFSZCNTR: 1/1Test if subtraction finishedGOTOLUP: 1/2Loop back if subtraction not finishedBSFSTATUS, 0: 1/1Set carry to indicate negative resultRETLW0: 1/2Return from subroutine		GOTO	LOOP	;	1/2	Loop back if subtraction not finished
BCFSTATUS, 0:1/1Clear carry to indicate positive result RETLW 0NEGR:MOVLW 4:1/1Load W with byte count (length of field)MOVWFCNTR:1/1Load W with address of result (old 1st operand)MOVWFCNTR:1/1Load W with address of result (old 1st operand)MOVWFBASE:1/1Store address of result in BASEBSFSTATUS, 0:1/1Set carry (reset borrow)LUP:MOVFBASE, W:1/1MOVFF4:1/1Result address to WMOVFF0, W:1/1Result to WMOVFF0, W:1/1Result to TEMPCLRFF0:1/1Zero to result (old 1st operand)CALLCORRECT:1/2Call CORRECT subroutineDECFSZCNTR:1/1Test if subtraction finishedGOTOLUP:1/2Loop back if subtraction not finishedBSFSTATUS, 0:1/1Set carry to indicate negative resultRETLW0:1/2Return from subroutine		BTFSS	STATUS, O	;	1/1	Test if output borrow (no carry)
RETLW0;1/2Return from subroutineNEGR:MOVLW4;1/1Load W with byte count (length of field)MOVWFCNTR;1/1Store byte count in CNTRMOVLW16;1/1Load W with address of result (old 1st operand)MOVWFBASE;1/1Store address of result in BASEBSFSTATUS, 0;1/1Set carry (reset borrow)LUP:MOVFBASE, W;1/1MOVFF4;1/1Result address to WMOVFF0, W;1/1Result to TEMPMOVFF0, W;1/1Result to TEMPCLRFF0;1/1Zero to result (old 1st operand)CALLCORRECT;1/2Call CORRECT subroutineDECFSZCNTR;1/1Test if subtraction finishedGOTOLUP;1/2Loop back if subtraction not finishedBSFSTATUS, 0;1/1Set carry to indicate negative resultRETLW0;1/2Return from subroutine		GOTO	NEGR	;	1/2	Branch to NEGR (neg. result) if output borrow
NEGR: MOVLW 4 ; 1/1 Load W with byte count (length of field) MOVWF CNTR ; 1/1 Store byte count in CNTR MOVLW 16 ; 1/1 Load W with address of result (old 1st operand) MOVWF BASE ; 1/1 Store address of result in BASE BSF STATUS, 0 ; 1/1 Set carry (reset borrow) LUP: MOVF BASE, W ; 1/1 Result address to W MOVWF F4 ; 1/1 Result address to F4 (indirect pointer) MOVF F0, W ; 1/1 Result to W MOVWF TEMP ; 1/1 Result to TEMP CLRF F0 ; 1/1 Zero to result (old 1st operand) CALL CORRECT ; 1/2 Call CORRECT subroutine DECFSZ CNTR ; 1/1 Test if subtraction finished GOTO LUP ; 1/2 Loop back if subtraction not finished BSF STATUS, 0 ; 1/1 Set carry to indicate negative result RETLW 0 ; 1/2 Return from subroutine		BCF	STATUS, O	;	1/1	Clear carry to indicate positive result
MOVWFCNTR;1/1Store byte count in CNTRMOVLW16;1/1Load W with address of result (old 1st operand)MOVWFBASE;1/1Store address of result in BASEBSFSTATUS, 0;1/1Set carry (reset borrow)LUP:MOVFBASE, W;1/1MOVFF4;1/1Result address to WMOVFF0, W;1/1Result address to F4 (indirect pointer)MOVFF0, W;1/1Result to TEMPCLRFF0;1/1Zero to result (old 1st operand)CALLCORRECT;1/2Call CORRECT subroutineDECFSZCNTR;1/1Test if subtraction finishedGOTOLUP;1/2Loop back if subtraction not finishedBSFSTATUS, 0;1/1Set carry to indicate negative resultRETLW0;1/2Return from subroutine		RETLW	0	;	1/2	Return from subroutine
MOVLW16:1/1Load W with address of result (old 1st operand)MOVWFBASE:1/1Store address of result in BASEBSFSTATUS, 0:1/1Set carry (reset borrow)LUP:MOVFBASE, W:1/1MOVFF4:1/1Result address to WMOVFF0, W:1/1Result address to F4 (indirect pointer)MOVFF0, W:1/1Result to WMOVWFTEMP:1/1Result to TEMPCLRFF0:1/1Zero to result (old 1st operand)CALLCORRECT:1/2Call CORRECT subroutineDECFSZCNTR:1/1Test if subtraction finishedGOTOLUP:1/2Loop back if subtraction not finishedBSFSTATUS, 0:1/1Set carry to indicate negative resultRETLW0:1/2Return from subroutine	NEGR:	MOVLW	4	;	1/1	Load W with byte count (length of field)
MOVLW16:1/1Load W with address of result (old 1st operand)MOVWFBASE:1/1Store address of result in BASEBSFSTATUS, 0:1/1Set carry (reset borrow)LUP:MOVFBASE, W:1/1MOVFF4:1/1Result address to WMOVFF0, W:1/1Result address to F4 (indirect pointer)MOVFF0, W:1/1Result to WMOVWFTEMP:1/1Result to TEMPCLRFF0:1/1Zero to result (old 1st operand)CALLCORRECT:1/2Call CORRECT subroutineDECFSZCNTR:1/1Test if subtraction finishedGOTOLUP:1/2Loop back if subtraction not finishedBSFSTATUS, 0:1/1Set carry to indicate negative resultRETLW0:1/2Return from subroutine		MOVWF	CNTR	:	1/1	Store byte count in CNTR
MOVWFBASE; 1/1Store address of result in BASEBSFSTATUS, 0; 1/1Set carry (reset borrow)LUP:MOVFBASE, W; 1/1Result address to WMOVWFF4; 1/1Result address to F4 (indirect pointer)MOVFF0, W; 1/1Result to WMOVWFTEMP; 1/1Result to TEMPCLRFF0; 1/1Zero to result (old 1st operand)CALLCORRECT; 1/2Call CORRECT subroutineDECFSZCNTR; 1/1Test if subtraction finishedGOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine		MOVLW	16	:		Load W with address of result (old 1st operand)
BSFSTATUS, 0;1/1Set carry (reset borrow)LUP:MOVFBASE, W;1/1Result address to WMOVWFF4;1/1Result address to F4 (indirect pointer)MOVFF0, W;1/1Result to WMOVWFTEMP;1/1Result to TEMPCLRFF0;1/1Zero to result (old 1st operand)CALLCORRECT;1/2Call CORRECT subroutineDECFSZCNTR;1/1Test if subtraction finishedGOTOLUP;1/2Loop back if subtraction not finishedBSFSTATUS, 0;1/1Set carry to indicate negative resultRETLW0;1/2Return from subroutine		MOVWF	BASE	:		· · · · ·
LUP:MOVFBASE, W;1/1Result address to WMOVWFF4;1/1Result address to F4 (indirect pointer)MOVFF0, W;1/1Result to WMOVWFTEMP;1/1Result to TEMPCLRFF0;1/1Zero to result (old 1st operand)CALLCORRECT;1/2Call CORRECT subroutineDECFSZCNTR;1/1Test if subtraction finishedGOTOLUP;1/2Loop back if subtraction not finishedBSFSTATUS, 0;1/1Set carry to indicate negative resultRETLW0;1/2Return from subroutine		BSF	STATUS, 0	:	1/1	Set carry (reset borrow)
MOVWFF4; 1/1Result address to F4 (indirect pointer)MOVFF0, W; 1/1Result to WMOVWFTEMP; 1/1Result to TEMPCLRFF0; 1/1Zero to result (old 1st operand)CALLCORRECT; 1/2Call CORRECT subroutineDECFSZCNTR; 1/1Test if subtraction finishedGOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine	LUP:	MOVF	BASE. W			
MOVFFO, W;1/1Result to WMOVWFTEMP;1/1Result to TEMPCLRFFO;1/1Zero to result (old 1st operand)CALLCORRECT;1/2Call CORRECT subroutineDECFSZCNTR;1/1Test if subtraction finishedGOTOLUP;1/2Loop back if subtraction not finishedBSFSTATUS, O;1/1Set carry to indicate negative resultRETLWO;1/2Return from subroutine			-		-	
MOVWFTEMP;1/1Result to TEMPCLRFFO;1/1Zero to result (old 1st operand)CALLCORRECT;1/2Call CORRECT subroutineDECFSZCNTR;1/1Test if subtraction finishedGOTOLUP;1/2Loop back if subtraction not finishedBSFSTATUS, 0;1/1Set carry to indicate negative resultRETLW0;1/2Return from subroutine						
CLRFF0; 1/1Zero to result (old lst operand)CALLCORRECT; 1/2Call CORRECT subroutineDECFSZCNTR; 1/1Test if subtraction finishedGOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine			-			
CALLCORRECT; 1/2Call CORRECT subroutineDECFSZCNTR; 1/1Test if subtraction finishedGOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine						
DECFSZ CNTR:1/1Test if subtraction finishedGOTOLUP:1/2Loop back if subtraction not finishedBSFSTATUS, 0:1/1Set carry to indicate negative resultRETLW0:1/2Return from subroutine				-	•	
GOTOLUP; 1/2Loop back if subtraction not finishedBSFSTATUS, 0; 1/1Set carry to indicate negative resultRETLW0; 1/2Return from subroutine					-	
BSF STATUS, 0 ; 1/1 Set carry to indicate negative result RETLW 0 ; 1/2 Return from subroutine						
RETLW 0 ; 1/2 Return from subroutine				-		-
			-			
35 WORDS		VEIDW	0	;	1/2	Vefull ILOW PUDLOUGTHE
				35	WORD	)S

CORRECT:	CLRF	FLAG	;	1/1	Clear FLAG register
	MOVF	TEMP, W	;	1/1	Move TEMP to W
	SUBWF	FO	;	1/1	Subtract W from register
	CLRF	TEMP	;	1/1	Clear TEMP
	BTFSC	STATUS, O	;	1/1	Test if carry (no borrow)
	GOTO	BYP1	;	1/2	Branch if carry (no borrow)
	WOATA	60H	;	1/1	Load W with packed BCD 60
	ADDWF	TEMP	;	1/1	Add W to TEMP
BYP1:	BSF	FLAG, O	;	1/1	Carry to FLAG bit O
	BTFSC	STATUS, 1	;	1/1	Test if digit carry (no digit borrow)
	GOTO	BYP2	;	1/2	Branch if digit carry (no digit borrow)
	MOVLW	06H	;	1/1	Load W with packed BCD 06
	ADDWF	TEMP	;	1/1	Add W to TEMP
BYP2:	MOVF	TEMP, W	;	1/1	Move TEMP to W
	BSF	STATUS, O	;	1/1	Set carry (reset borrow)
	SUBWF	FO	;	1/1	Subtract W from previous result
	BTFSC	FLAG, O	;	1/1	Test if FLAG bit 0 reset
	BCF	STATUS, O	;	1/1	Clear carry (set borrow)
	INCF	BASE	;	1/1	Increment BASE
	RETLW	0	;	1/2	Return from CORRECT subroutine
			20	WORD	S
			27	4 CYC	LES
			27	4 CYC	LES

## COP8 BENCHMARK #4-THREE BYTE TABLE SEARCH

This benchmark searches a 200 byte table (resident in program memory) for a three byte character string, which may be resident anywhere in the lookup table (not necessarily on three byte boundaries). The type of return from subroutine (RETSK versus RET) indicates the success or failure of the search, with the address of the first byte of a matched string being returned in BASE. The benchmark is programmed as a subroutine, which should be located following the table since the LAID instructions in the subroutine must be located in the same 256 byte page of program memory.

	CHAR1 =	= 00	;		Three bytes of character string
	CHAR2 =	= 01	;		resident in registers 00, 01, 02
	CHAR3 =	= 02	;		
	SIZE =	OFO	;		
	BASE =	OF1	;		
	TEMP =	0F2	;		
TBLSRCH:	LD	B, #SIZE	;	2/3	Address of SIZE to B pointer
	LD	[B <b>+</b> ], #198	;	2/2	Table size (200) minus 2 to SIZE
	LD	[B], #O	;	2/2	Table base address of O to BASE
SEARCH:	LD	A, [B+]	;	1/2	lst byte of table address to A
	X	A, [B]	;	1/1	Save 1st byte address in TEMP
	LD	A, [B]	;	1/1	Restore 1st byte table address to A
	LAID		;	1/3	Load 1st of 3 test bytes from prog. memory table
	IFEQ	A, CHAR1	;	3/4	Test if 1st byte match
	JP	SEARCH2	;	1/3	First byte match
	JP	FAIL	;	1/3	Fail if mismatch
SEARCH2:	LD	A, [B]	;	1/1	Restore 1st byte address to A
	INC	A	;	1/1	Increment address to get 2nd byte table address
	Х	A, [B]	;	1/1	Save 2nd byte address in TEMP
	LD	A, [B]	;	1/1	Restore 2nd byte table address to A
	LAID		;	1/3	Load 2nd of 3 test bytes from prog. memory table
	IFEQ	A, CHAR2	;	3/4	Test if 2nd byte match
	JP	SEARCH3	;	1/3	Second byte match
	JP	FAIL	;	1/3	Fail if mismatch
SEARCH3:	LD	A, [B]	;	1/1	Restore 2nd byte address to A
	INC	A	;	1/1	Increment address to get 3rd byte table address
	Х	A, [B]	;	1/1	Save 3rd byte address in TEMP
	LD	A, [B]	;	1/1	Restore 3rd byte table address to A
	LAID		;	1/3	Load 3rd of 3 test bytes from prog. memory table
	IFEQ	A, CHAR3	;	3/4	Test if 3rd byte match
SUCCESS:	RETSK		;	1/5	RETURN and SKIP if three byte match found
FAIL:	LD	A, [B-]	;	1/2	Decrement B pointer to select BASE
	LD	A, [B]	;	1/1	Restore 1st byte address to A from BASE
	INC	A	;	1/1	Increment 1st byte address
	Х	A, [B]	;	1/1	Save new 1st byte address in BASE
	DRSZ	SIZE	;	1/3	Decrement SIZE and skip if table search finished
	JMP	SEARCH	;	2/3	Continue table search
	RET		;	1/5	RETURN if three byte match not found

## 68HC05 BENCHMARK #4-THREE BYTE TABLE SEARCH

This benchmark searches a 200 byte table (resident in program memory) for a three byte character string, which may be resident anywhere in the lookup table (not necessarily on three byte boundaries). The status of the carry bit indicates the success or failure of the search, with the address of the first byte of a matched string being returned in BASE. The benchmark is programmed as a subroutine.

	LDA	#198	-	•	Set up table size (200) minus 2
	STA	SIZE	;	2/4	Save table size
	CLX			-	Set up table base address of O
	STX	BASE	;	2/4	Save table base address
EARCH:	LDA	Х	;	2/4	Get first byte from table
	CMP	CHAR1	;	2/3	Compare 1st byte with CHAR1
	BNE	FAIL	;	2/3	Fail
	INCX		;	1/3	Set up address of 2nd byte from table
	LDA	Х	;	2/4	Get second byte from table
	CMP	CHAR2	;	2/3	Compare 2nd byte with CHAR2
	BNE	FAIL	;	2/3	Fail
	INCX		;	1/3	Set up address of 3rd byte from table
	LDA	Х	;	2/4	Get third byte from table
	CMP	CHAR3	;	2/3	Compare 3rd byte with CHAR3
	BNE	FAIL	;	2/3	Fail
UCCESS:	SEC		;	1/2	Set carry to indicate three byte match found
	RTS		;	1/6	Return
AIL:	LDX	BASE	;	2/3	Restore base address
	INCX		;	1/3	Increment base address to get new 1st byte addres
	STX	BASE	;	2/4	Save new base address
	CPX	SIZE	;	2/3	Compare new base address with table size
	BNE	SEARCH	;	2/3	Continue table search
	CLC		;	1/2	Reset carry to indicate no three byte match found
	RTS		;	1/6	Return
	RTS				
	RTS		40	BYTE	S
			40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*
First se		eration fail	40 80	BYTE CYCL	S ES*

## 80C51 BENCHMARK #4-THREE BYTE TABLE SEARCH

This benchmark searches a 200 byte table (resident in program memory) for a three byte character string, which may be resident anywhere in the lookup table (not necessarily on three byte boundaries). The status of the carry bit indicates the success or failure of the search, with the address of the first byte of a matched string being returned in DPTR. The benchmark is programmed as a subroutine.

TBLSRCH:	1011				
	MOV			-	t up table starting address
	MON	R2, #198			t up table size (200) minus 2
EARCH:	CLR	A		•	ear accumulator
	MOVC				t 1st byte from program memory table
	CJNE	A, CHAR1, FAIL			mpare 1st byte with CHAR1
	MOV	A, #1		-	ad accumulator with offset of l
	MOAG	A, @A + DPTR		-	t 2nd byte from table
	CJNE	A, CHAR2, FAIL	; :	5/2 Co	mpare 2nd byte with CHAR2
	MON	A, #2	; :	2/1 Lo	ad accumulator with offset of 2
	MOVC	A, @A + DPTR	; :	./2 Ge	t 3rd byte from table
	CJNE	A, CHAR3, FAIL	; ;	5/2 Co	mpare 3rd byte with CHAR3
JCCESS:	SET	C	;	./l Se	t carry to indicate three byte match found
	RET		;	./2 Re	turn from subroutine
AIL:	INC	DPTR	; :	./2 In	crement data pointer to get new
				ls	t byte address
	DJNZ	R2, SEARCH	; :	2/2 De	crement size and test if
				ta	ble search finished
	CLR	C	;	/1 Cl	ear carry to indicate no three
				by	te match found
	RET		;	./2 Re	turn from subroutine
			20 1	BYTES	
				YCLES*	

## PIC16C5X BENCHMARK #4—THREE BYTE TABLE SEARCH

This benchmark searches a 200 word table (resident in program memory) for a three byte character string, which may be resident anywhere in the lookup table (not necessarily on three word boundaries). The status of the carry bit indicates the success or failure of the search, with the address of the first byte of a matched string being returned in OFFSET. The benchmark is programmed as a subroutine, which in turn calls the table header (TABLE) as a subroutine. This table header should immediately precede the 200 word table.

TBLSRCH:	MOUTW	198			1 /1	Set up toble give (800) minus 0
IBUSKCH:				;	-	Set up table size (200) minus 2
	MOVWF	SIZE		;	•	Save table size
	MOVLW	1				Initialize table offset from table header
27.1 D 411	MOVWF	OFFSET			-	Save offset
SEARCH:	MOVF	W		;	•	Load offset
	CALL	TABLE		;	-	Get 1st byte from table
	SUBWF	CHAR1		;	-	Subtract 1st test byte from CHAR1
	BTFSS	STATUS, Z		;		Test if result is zero (F3, bit 2)
	GOTO	FAIL1		;		Fail if mismatch
	INCF	OFFSET		;	-	Increment offset to set up 2nd byte
	MOVF	W		;	•	Load offset
	CALL	TABLE		;	1/2	Get 2nd byte
	SUBWF	CHAR2		;	-	Subtract 2nd test byte from CHAR2
	BTFSS	STATUS, Z		;	1/1	Test if result is zero (F3, bit 2)
	GOTO	FAIL2		;	1/2	Fail if mismatch
	INCF	OFFSET		;	1/1	Increment offset to set up 3rd byte
	MOVF	W		;	1/1	Load offset
	CALL	TABLE		;	1/2	Get 3rd byte
	SUBWF	CHAR3		;	1/1	Subtract 3rd test byte from CHAR3
	BTFSS	STATUS, Z		;	1/1	Test if result is zero (F3, bit 2)
	GOTO	FAIL3		;	1/2	Fail if mismatch
SUCCESS:	DECF	OFFSET		;	1/1	Decrement offset to return to 2nd byte
	DECF	OFFSET		;	1/1	Decrement offset to return to 1st byte
	BSF	STATUS, C		;	1/1	Set carry (F3, bit 0) to indicate match
						found
	RETLW	0		;	1/2	Return
FAIL3:	DECF	OFFSET				Decrement offset to set up 2nd byte
	DECF	OFFSET		;	1/1	Decrement offset to set up 1st byte
FAIL1:	INCF	OFFSET			-	Increment offset to set up new 1st byte
FAIL2:	DECFSZ	SIZE		;	1/1	Decrement size and skip if table search
				,		finished
	GOTO	SEARCH		:	1/2	Continue table search
	BCF	STATUS, C			-	Clear carry (F3, bit 0) to indicate no
				,		match found
	RETLW	0		:	1/2	Return
		•		,	-/~	
TABLE :	ADDWF	PC		•	1/1	Add offset to PC
1110220	RETLW	Data 1				lst entry of data table
	RETLW	Data 2			-	2nd entry of data table
	1.0120	bava S		,	'	Sha onory or adda babio
*First se	arch ite	ration fails with	first b	t	e 34	WORDS (Equivalent to 51 BYTES)
		search iteration				
m= 5mc 0 011 y	booona		54000555		02	
	RETLW	Program table en	nt.rv 1	•	1/2	This 200 word table contains 300 bytes
	REILW	-	•		•	200 word table contains doo bytes
				,	-,~	
	RETLW	Program table en	tru 200		1/2	
	1/17110	TIOBIAM CADIE EN	2019 200	,	112	

	DODUTD	0.00			
	PORTLD = PORTLC =		;		
	PORTLI =		;		
	PORTGD =		,		
	PORTGC =		,		
	PORTGI =		;		
	PORTD =		;		
PORTCMP:	LD	B, #PORTLI	:	2/3	Load B pointer (PORTL is Pl)
	LD	X, #PORTGI	;	-	Load X pointer (PORTG is P2)
	SC		;	-	Initialize carry (no borrow) for subtraction
	LD	A, [X]	;	1/1	Load P2
	SUBC	A, [B]	;	1/1	Subtract Pl from P2
	IFC		;	1/1	Test if P2 greater or equal to P1
	JP	POS	;	1/3	Branch if result positive
NEG:	LD	A, [B-]	;	1/2	Decrement B pointer
	LD	[B-], #OFF	;	2/2	Configure PORTL (Pl) as output port
	LD	A, [X]	;	1/3	Load P2 to A
	X	A, [B]	;	1/1	Output P2 to P1
	JP	FIN	;	1/3	-
20S:	IFEQ	A, #O		•	Test if result zero
	JP	EQUAL		-	Branch if zero
	LD	A, [B]	-	-	Load Pl to A
	SWAP	A	;		Swap nibbles of A
	X	A, PORTD		-	Result to P3 (PORTD)
EQUAL:	JP	FIN	-	-	Jump to finish
SQUAL: FIN:	LD	PORTD, #09	,	375	Digit 9 to P3 (PORTD)
			26	BYTE	s
		P1 < P0	04	avat	FC
		P1 < P2 P1 = P2		CYCL	
		P1 > P2		CYCL	

## 68HC05 BENCHMARK #5—INPUT/OUTPUT MANIPULATION

This benchmark compares two 8-bit I/O ports P1 and P2. If they are equal, a nine is output as the least significant digit (lower nibble) of a third port P3. If Port P1 is greater than port P2, then port P2 is output on Port P1. If Port P1 is less than Port P2, then the most significant digit of Port P1 is copied to the least significant digit of Port P3.

	PORTA	EQU \$00	;	Port Pl
	PORTB	EQU \$01	;	Port P2
	PORTC	EQU \$02	;	Port P3
	DDRA	EQU \$04	;	PORTA configuration register
	DDRB	EQU \$05	;	PORTB configuration register
	DDRC	EQU \$06	;	PORTC configuration register
	TEMP	EQU \$9F	;	Temporary register
PORTCMP:	CLA		; 1/3	Clear A
	STA	DDRA	; 2/4	Configure Port A as input port (Pl)
	STA	DDRB	; 2/4	Configure Port B as input port (P2)
	DECA		; 1/3	Decrement A to all ones
	STA	DDRC	; 2/4	Configure Port C as output port (P3)
	LDA	PORTB		Load A with Port P2 data
	CMP	A, PORTA	; 2/3	Compare Port Pl data with Port P2 data
	BPL	POS	; 2/3	-
NEG:	LDA	#\$FF		Load A with all ones
	STA	DDRA		Configure Port A as output port (Pl)
	LDA	PORTB		Fort P2 data to A
	STA	PORTA	· ·	Output Port P2 data to Port P1
	BRA	FIN		Branch to FIN
POS:	Dim	BEQ EQUAL		Branch if comparison result equal
	LDA	PORTA		Fort Pl data to A
	AND	A, #\$FO	; 2/3	
	LSRA	<i>π</i> ψι σ		Logical shift A right one bit four times
	LSRA		; 1/3	
	LSRA			
	LSRA			
	STA	PORTC		• Output result to Port P3
	BRA	FIN		Branch to FIN
EQUAL:	LDA			
телина:		#9 POPTC		-
FIN:	STA 	PORTC	; 2/4 ; -/-	Output digit 9 to Port P3
			42 BYT	ES
		Pl < P2	53 CYC	
		P1 = P2	36 CYC	
		Pl > P2	42 CYC	LES
		Pl > P2	42 CYC	LES

## 80C51 BENCHMARK #5—INPUT/OUTPUT MANIPULATION

This benchmark compares two 8-bit I/O ports P1 and P2. If they are equal, a nine is output as the least significant digit (lower nibble) of a third port P3. If Port P1 is greater than Port P2, then Port P2 is output on Port P1. If Port P1 is less than Port P2, then the most significant digit of Port P1 is copied to the least significant digit of Port P3.

PORTCMP:	MOV	P1, #OFF	; 3/2 Configure Port Pl for input
	MOV	P2, #0FF	; 3/2 Configure Port P2 for input
	CLR	C	; 1/1 Clear carry
	MOV	A, P2	; 2/1 Load A with Port P2 data
	SUBB	A, Pl	; 2/1 Subtract Port Pl data from A
	JNC	POS	; 2/2 Jump TO POS if no carry from subtract
NEG:	MOV	A, P2	; 2/1 Load A with Port P2 data
	MOV	Pl, A	; 2/1 Output Port P2 data to Port P1
	AJMP	FIN	; 2/2 Jump to FIN
POS:	JZ	EQUAL	; 2/2 Jump to EQUAL if subtraction result zero
	MOV	A, Pl	; 2/1 Load A with Port Pl data
	SWAP	A	; 1/1 Swap nibbles of A
	ANL	A, #00F	; 2/1 Extract lower nibble of A
	MOV	P3, A	; 2/1 Output Port Pl upper nibble to Port P3
	AJMP	FIN	; 2/2 Jump to FIN
EQUAL:	MOV	P3, #9	; 3/2 Output digit 9 to Port P3
FIN:			; -/-
			33 BYTES
		P1 < P2	17 CYCLES
		P1 = P2	11 CYCLES
		Pl > P2	13 CYCLES

## PIC16C5X BENCHMARK #5—INPUT/OUTPUT MANIPULATION

This benchmark compares two 8-bit I/O ports P1 and P2. If they are equal, a nine is output as the least significant digit (lower nibble) of a third Port P3. If Port P1 is greater than Port P2, then Port P2 is output on Port P1. If Port P1 is less than Port P2, then the most significant digit of Port P1 is copied to the least significant digit of Port P3.

PORTCMP: MOVLI FORTCMP: MOVLI TRIS TRIS MOVF MOVW MOVF BSF SUBW CLRW TRIS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	A EQU F5 B EQU F6 C EQU F7 EQU F8 W FFH PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Status register Serves as Port P3 Serves as Port P2 Serves as Port P1 Temporary register Load W with all ones Tristate PORTB Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract P1 from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails Change PORTC to output port
PORT: PORTCMP: PORTCMP: PORTCMP: MOVLI TRIS TRIS MOVF MOVW BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	B EQU F6 C EQU F7 EQU F7 EQU F8 W FFH PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Serves as Port P2 Serves as Port P1 Temporary register Load W with all ones Tristate PORTB Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract P1 from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
PORT TEMP FORTCMP: MOVLI TRIS TRIS MOVF MOVW BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	C EQU F7 EQU F7 EQU F8 W FFH PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA STATUS, O POS PORTA PORTA STATUS, O POS PORTC, W STATUS, O	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Serves as Port Pl Temporary register Load W with all ones Tristate PORTB Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract Pl from P2 Clear W Configure PORTA as output port Test if F2 less than Pl Branch to POS if test fails
TEMP PORTCMP: MOVLI TRIS TRIS MOVF MOVW MOVF BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	EQU F8 EQU F8 FFH PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Temporary register Load W with all ones Tristate PORTB Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract Pl from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
PORTCMP: MOVLI TRIS TRIS MOVF MOVW MOVF BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	W FFH PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C STATUS, O PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Load W with all ones Tristate FORTB Tristate FORTC Load W with FORTB input Store FORTB input in TEMP Load W with FORTC input Set carry (bit 0 of STATUS) Subtract Pl from P2 Clear W Configure FORTA as output port Test if F2 less than P1 Branch to FOS if test fails
TRIS TRIS MOVF MOVW BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Tristate PORTB Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract P1 from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
TRIS TRIS MOVF MOVW BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTB PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1	Tristate PORTB Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract P1 from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
TRIS MOVF MOVW BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTC PORTB, W F TEMP PORTC, W STATUS, O F TEMP C PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/2 1/1	Tristate PORTC Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract P1 from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
MOVF MOVW BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTB, W TEMP PORTC, W STATUS, O F TEMP PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/2 1/1	Load W with PORTB input Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract P1 from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
MOVW MOVF BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF GOTO POS: BTFS	F TEMP PORTC, W STATUS, O F TEMP PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/1 1/2 1/1	Store PORTB input in TEMP Load W with PORTC input Set carry (bit 0 of STATUS) Subtract Pl from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
MOVF BSF SUBW CLRW TRIS BTFS GOTO NEG: TRIS MOVF GOTO POS: BTFS	PORTC, W STATUS, O F TEMP PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/2 1/1	Load W with PORTC input Set carry (bit 0 of STATUS) Subtract Pl from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
BSF SUBW: CLRW TRIS BTFS: GOTO NEG: TRIS MOVF MOVW: GOTO POS: BTFS	F TEMP PORTA C STATUS, 0 POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/1 1/2 1/1	Set carry (bit 0 of STATUS) Subtract Pl from P2 Clear W Configure PORTA as output port Test if P2 less than Pl Branch to POS if test fails
SUBW: CLRW TRIS BTFS: GOTO NEG: TRIS MOVF MOVW: GOTO POS: BTFS:	F TEMP PORTA STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1 1/1 1/2 1/1	Subtract Pl from P2 Clear W Configure PORTA as output port Test if P2 less than P1 Branch to POS if test fails
CLRW TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/2 1/1	Clear W Configure PORTA as output port Test if P2 less than Pl Branch to POS if test fails
TRIS BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTA C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	, 1/1 1/1 1/2 1/1	Configure PORTA as output port Test if P2 less than Pl Branch to POS if test fails
BTFS GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	C STATUS, O POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/2 1/1	Test if P2 less than P1 Branch to POS if test fails
GOTO NEG: TRIS MOVF MOVW GOTO POS: BTFS	POS PORTC PORTB, W F PORTC	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/2 1/1	Branch to POS if test fails
NEG: TRIS MOVF MOVW GOTO POS: BTFS	PORTC PORTB, W F PORTC	; ; ;	1/1	
MOVF MOVW GOTO POS: BTFS	PORTB, W F PORTC	;	•	Change BORTC to entruit next
MOVW GOTO POS: BTFS	F PORTC	;		change ronic to output port
GOTO POS: BTFS		•	1/1	Load W with PORTB (P2) input
POS: BTFS	FIN	•	, 1/1	P2 input data output to PORTC (P1)
POS: BTFS		;	1/2	Branch to FIN
0.00	C STATUS, 2	;	1/1	Test if subtraction result non-zero
GOTO	-	;	•	Branch to EQUAL if test fails
MOVF	-	;	•	Load W with PORTC (Pl) input
MOVW	-	;	•	Pl input to TEMP
SWAP		;	•	Swap nibbles of TEMP with result to W
MOVW		;	•	Output result from W to PORTA (P3)
GOTO			•	Branch to FIN
EQUAL: MOVL		;	•	Digit 9 to W
MOVW		;	•	Digit 9 output to PORT A (P3)
FIN:		;	-/-	
		25	WORD	S (Equivalent to 37 1/2 BYTES)
	P1 < P2	21	CYCL	ES
	P1 = P2	18	CYCL	ES
	Pl > P2	17	CYCL	ES

ADDA, SIOR; 3/44 - Add uwire input data to table offset SBITBUSY, [B]; 1/11 - ***Set uwire BUSY bit to start micro RCJPBYP2; 1/11 - Reset carryJPBYP2; 1/33 - BranchBYP1:XA, SIOR; 2/3 - 3SBITBUSY, [B]; 1/1 - 1***Set uwire BUSY bit to start micro LAIDSC; 1/1 - 1start and response and the start micro sCBYP2:DRSZSIZE; 1/3JPLOOP; 1/33Loop back if zero test fails RET; 1/5Return from subroutine	ycle clock Hz.	divided by 2). I	Each byte of the I/0	O stre	eam ut	tilizes n	echnique, which utilizes a 500 kHz burst clock SK (instruction ine burst clock periods, yielding an effective byte rate of 55
Previous data result outputOdd cycle:New data input added to offset value from table in New data input returned as outputPORTGD = 0D4:PORTGC configuration registerPORTGC = 0D5:PORTG data registerSIOR = 0E9:Serial Input/Output registerCNTRL = 0EE:Control registerPSW = 0EF:Program Status WordSIZE = 0F0:Size of data streamBUSY = 2:Microwire busy bit in PSW registerUPDATE:LDPORTGC, #030: 3/3 Configure G4, G5 as outputs S0, SK toLDPORTGD, #0: 3/3 select uwire master mode (SI is G6)INCA: 1/1 Increment byte count to compensate for onXA, SIZE: 2/3 byte throughput and store result in SILDB, #CNTRL: 2/3 Set up B pointer for CNTRL registerLD[B+], #8: 2/2 Select uwire master with divide by 2 clowRC: 1/1 Initialize carryJPBYP1: 1/3 1 3 Branch if no carryJPSIOR: 3/4 4 - Add uwire input data to table offsetSBITBUSY, [B]: 1/1 1 - %*Set uwire BUSY bit to start microwRC: 1/1 1 - NOP for delay compensation for 18 cgADDA, SIOR: 2/3 - 3 New address input & previous resultSBITBUSY, [B]: 1/1 1 - ***Set uwire EUSY bit to start microwLAID: 1/3 - 3 Offset table lookup from program metSC: 1/1 - 1Set carryJPLOOP: 1/3 3 3 Loop back if zero test failsRET: 1/5 Return							ccur at the same time in each alternating 18 cycle loop for th
Odd cycle:New data input added to offset value from table in New data input returned as outputFORTGD = 0D4:FORTG configuration register FORTGC = 0D5FORTGC = 0D5:FORTG data registerSIOR = 0E9:Serial Input/Output register (NTRL = 0EECNTRL = 0EE:Control registerFSW = 0EF:Frogram Status WordSIZE = 0F0:Size of data stream BUSY = 2UPDATE:LDFORTGC, #030:JDFORTGD, #0:3/3LDFORTGD, #0:XA, SIZE:LDFORTGD, #0:XA, SIZE:LDB, #CNIRL:LDB, #CNIRL:Z/2Select uwire master mode (SI is G6)INCA:LDB, #CNIRL:Z/3byte throughput and store result in SI :LDB, #CNIRL:Z/3Select uwire master with divide by 2 close :RC::LOOP:IFNC:JPBYP1:J/11Test if no carryJPBYP1:J/4-Add uwire input data to table offser 			Even cycle:	Ne	w add	ress	input for table lookup offset value
New data input returned as outputFORTGD = 0D4;FORTG configuration registerFORTGC = 0D5;FORTG data registerSIOR = 0E9;Serial Input/Output registerCNTRL = OEE;Control registerFSW = 0EF;Frogram Status WordSIZE = 0FO;Size of data streamBUSY = 2;Microwire busy bit in PSW registerUPDATE:LDPORTGC, #030; 3/3 configure G4, G5 as outputs S0, SK toLDFORTGD, #0; 3/3 select uwire master mode (SI is G6)INCA; 1/1 Increment byte count to compensate for orXA, SIZE; 2/3 byte throughput and store result in SILDB, #CNTRL; 2/3 Set up B pointer for CNTRL registerLD[B+], #8; 2/2 Select uwire master with divide by 2 clorRC; 1/1 Initialize carryJPBYP1; 1/3 1 3 Branch if no carryNOP; 1/1 1 - NOP for delay compensation for 18 cADDA, SIOR; 3/3 - BranchRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/3 3 - BranchBYP1:X <th></th> <th></th> <th></th> <th>Pr</th> <th>eviou</th> <th>is dat</th> <th>a result output</th>				Pr	eviou	is dat	a result output
PORTGC = 0D5;PORTG data registerSIOR = 0E9;Serial Input/Output registerCNTRL = 0EE;Control registerPSW = 0EF;Program Status WordSIZE = 0FO;Size of data streamBUSY = 2;Microwire busy bit in PSW registerUPDATE:LDPORTGC, #030;JNCA;1/1INCA;LDPORTGD, #0;XA, SIZE;LDB, #CNTRL;LDB, #CNTRL;LDB, #CNTRL;LD[B+], #8;2/2Select uwire master with divide by 2 clocRC;1/1LD[B+], #8;2/2Select uwire master with divide by 2 clocRC;1/1IT1/3LOOP:IFNC;JPBYP1;1/31/3BITBUSY, [B];IFWOF;JFBYP2;JFBYP2;JFBUSY, [B];JFBYP2;JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFBUSY, [B];JFSIZE;<			Odd cycle:			-	_
SIOR = 0E9;Serial Input/Output registerCNTRL = 0EE;Control registerPSW = 0EF;Program Status WordSIZE = 0F0;Size of data streamBUSY = 2;Microwire busy bit in PSW registerUPDATE:LDPORTGC, #030;JDPORTGD, #0;3/3Select uwire master mode (SI is G6)INCA;LDPORTGD, #0;XA, SIZE;LDB, #CNTRL;2/3byte throughput and store result in SILDB, #CNTRL;2/3Select uwire master with divide by 2 closeRC;1/1Intitialize carryLOOF:IFNCJPBYP1;NOF;A, SIOR;SHITBUSY, [B]:1/1IRest carryJPBYP2;JPBYP2SHITBUSY, [B]:1/1-***Set uwire BUSY bit to start micromRC;JPBYP2SHITBUSY, [B]:1/1:1/3:3:1/3:1/3:1/1:1/3:1/1:::1/1:::::::::::: <t< td=""><td></td><td>PORTGD = OD</td><td>4</td><td>;</td><td></td><td>PORT</td><td>G configuration register</td></t<>		PORTGD = OD	4	;		PORT	G configuration register
CNTRL = OEE ; Control register PSW = OEF ; Program Status Word SIZE = OFO ; Size of data stream BUSY = 2 ; Microwire busy bit in PSW register JPDATE: LD PORTGC, #030 ; 3/3 Configure G4, G5 as outputs S0, SK to LD PORTGD, #0 ; 3/3 select uwire master mode (SI is G6) INC A ; 1/1 Increment byte count to compensate for or X A, SIZE ; 2/3 byte throughput and store result in SI LD B, #CNTRL ; 2/3 Set up B pointer for CNTRL register LD [B+], #8 ; 2/2 Select uwire master with divide by 2 clou RC ; 1/1 Initialize carry JP BYP1 ; 1/3 1 3 Branch if no carry JP BYP1 ; 1/3 1 3 Branch if no carry NOP ; 1/1 1 - NOP for delay compensation for 18 cr ADD A, SIOR ; 3/4 4 - Add uwire input data to table offser SBIT BUSY, [B] ; 1/1 1 - ***Set uwire BUSY bit to start micr RC ; 1/1 1 - Reset carry JP BYP2 ; 1/3 3 - Branch SBIT BUSY, [B] ; 1/1 - ***Set uwire BUSY bit to start micr RC ; 1/1 1 - 1 ***Set uwire BUSY bit to start micr RC ; 1/1 1 - 1 ***Set uwire BUSY bit to start micr RC ; 1/1 1 - 1 ***Set uwire BUSY bit to start micr RC ; 1/1 1 - 1 ***Set uwire BUSY bit to start micr RC ; 1/1 1 - 1 ***Set uwire BUSY bit to start micr RC ; 1/1 1 - 1 ***Set uwire BUSY bit to start micr BYP1: X A, SIOR ; 2/3 - 3 New address input & previous result SBIT BUSY, [B] ; 1/1 - 1 ***Set uwire BUSY bit to start micr LAID ; 1/3 3 3 Decrement SIZE and test if result zo SC ; 1/1 - 1 Set carry SYP2: DRSZ SIZE ; 1/3 3 3 Loop back if zero test fails RET ; 1/5 Return from subroutine		PORTGC = OD	5	;		PORT	G data register
PSW = OEF:Program Status WordSIZE = 0F0:Size of data streamBUSY = 2:Microwire busy bit in PSW registerJPDATE:LDPORTGC, #030:JJPDATE:LDPORTGD, #0:JJPDATE:LDPORTGD, #0:JJPDATE:LDPORTGD, #0:JJPDATE:LDPORTGD, #0:JJPSIZE::JJCA::LDPORTGD, #0::JJCA::LDB, #CNTRL::LDB, #CNTRL::LD[B+], #8::LD[B+], #8::LOOP:IFNC::JPBYP1:1/1I11Test if no carryJPBYP1:1/1NOP:::ADDA, SIOR::RC:::JPBYP2 <td:< td="">:JPBYP2<td:< td="">:JPBYP2<td:< td="">:JPBYP2<td:< td="">:JPBYP2<td:< td="">:SETBUSY, [B]<td:< td="">:SITBUSY, [B]<td:< td="">:JPBYP2<td:< td="">:JPBUSY, [B]<td:< td="">:SC:::SC:::SC<td:< td="">::ST::</td:<></td:<></td:<></td:<></td:<></td:<></td:<></td:<></td:<></td:<>		SIOR = OE9		;		Seri	al Input/Output register
SIZE = 0F0 BUSY = 2Size of data stream Microwire busy bit in PSW registerJFDATE:LDFORTGC, #030 FORTGD, #0: 3/3 Select uwire master mode (SI is G6) INCINCA: 1/1LDFORTGC, #0: 3/3 Select uwire master mode (SI is G6) INCINCA: 1/1LDB, #CNTRL: 2/3 Set up B pointer for CNTRL register LDLDB, #CNTRL: 2/3 Set up B pointer for CNTRL register IDLDEH], #8: 2/2 Select uwire master with divide by 2 close RCGOOP:IFNC: 1/1JPBYP1: 1/3ADDA, SIOR: 3/4ADDA, SIOR: 3/4ADDA, SIOR: 3/4SBITBUSY, [B]: 1/1JPBYP2: 1/3JPBYP2: 1/3SBITBUSY, [B]: 1/1SITBUSY, [B]: 1/1SC: 1/1- 1SKT: 1/3- 3NOP: 1/1: 1/3A, SIOR: 2/3- 3NPSYP2: 1/3SITBUSY, [B]: 1/1SKT: 1/3- 3OFF: 1/1- 1***Set uwire BUSY bit to start micro LAIDSC: 1/1- 1SKT: 1/3- 3OFF: 1/3- 3OFF: 1/3: 3Decrement SIZE and test if result zo JPLOOP: 1/3: 3LOOP <td: 1="" 3<="" td="">: 3&lt;</td:>		CNTRL = OEE		;		Cont	rol register
BUSY = 2:Microwire busy bit in FSW registerJPDATE:LDPORTGC, #030:3/3Configure G4, G5 as outputs S0, SK toLDPORTGD, #0:3/3select uwire master mode (SI is G6)INCA:1/1Increment byte count to compensate for onXA, SIZE:2/3byte throughput and store result in SILDB, #CNTRL:2/3Set up B pointer for CNTRL registerLD[B+], #8:2/2Select uwire master with divide by 2 closeRC:1/1Initialize carryJOOP:IFNC:1/1ADDA, SIOR:3/4ADDA, SIOR:3/4ADDA, SIOR:1/1RC:1/1-WFP2:1/33BSITBUSY, [B]:1/1SP1:XA, SIOR:SP1:XA, SIOR:SP2:DRSZSIZE:SP2:DRSZSIZE:SP2:DP3:<		PSW = OEF		;		Prog	ram Status Word
JPDATE:LDPORTGC, #030: 3/3Configure G4, G5 as outputs S0, SK toLDPORTGD, #0: 3/3select uwire master mode (SI is G6)INCA: 1/1Increment byte count to compensate for orXA, SIZE: 2/3byte throughput and store result in SILDB, #CNTRL: 2/3Set up B pointer for CNTRL registerLD[B+], #8: 2/2Select uwire master with divide by 2 closeCOOP:IFNC: 1/1Initialize carryJPBYP1: 1/31<3							
LDPORTGD, #0; 3/3select uwire master mode (SI is G6)INCA; 1/1Increment byte count to compensate for onXA, SIZE; 2/3byte throughput and store result in SILDB, #CNTRL; 2/3Set up B pointer for CNTRL registerLD[B+], #8; 2/2Select uwire master with divide by 2 closeRC; 1/1Initialize carryLOOP:IFNC; 1/11JPBYP1; 1/31NOP; 1/11ADDA, SIOR; 3/4ADDA, SIOR; 3/4FRC; 1/11RC; 1/11RC; 1/1JPBYP2; 1/3SBITBUSY, [B]; 1/1JPBYP2; 1/3SBITBUSY, [B]; 1/1SPP1:XA, SIORSPP1:XA, SIORSPP2:DRSZSIZESIZE; 1/1-1***Set uwire BUSY bit to start microLAID; 1/3-3SPP1:XA, SIORSPP2:DRSZSIZESIZE; 1/3-3Decement SIZE and test if result zaJPLOOP; 1/3SIZE; 1/33LOOP; 1/33LOOP; 1/33LOOP; 1/35LOOP; 1/35LOOP; 1/35LOOP; 1/35LOOP; 1/5Return		BUSY = 2		;		Micr	owire busy bit in PSW register
INCA; 1/1Increment byte count to compensate for of XXA, SIZE; 2/3byte throughput and store result in SILDB, #CNTRL; 2/3Set up B pointer for CNTRL registerLD[B+], #8; 2/2Select uwire master with divide by 2 close RCMOP; 1/1Initialize carryJPBYP1; 1/31NOP; 1/11Test if no carryNOP; 1/11- NOP for delay compensation for 18 cgADDA, SIOR; 3/44 - Add uwire input data to table offsetSBITBUSY, [B]; 1/11 - ***Set uwire BUSY bit to start microRC; 1/11 - Reset carryJPBYP2; 1/33 - BranchSYP1:XA, SIOR; 2/3 - 3SWP1:XA, SIOR; 1/1 - 1SWP2:DRSZSIZE; 1/3SYP2:DRSZSIZE; 1/3JPLOOP; 1/33LAID; 1/33SWP2:DRSZSIZESIZE; 1/33LOOP; 1/33LOOP; 1/33LOOP; 1/33LOOP; 1/33LOOP; 1/35RET; 1/5Return from subroutine	PDATE:	LD	PORTGC, #030	;	3/3	Conf	igure G4, G5 as outputs S0, SK to
XA, SIZE; 2/3byte throughput and store result in SILDB, #CNTRL; 2/3Set up B pointer for CNTRL registerLD[B+], #8; 2/2Select uwire master with divide by 2 closeRC: 1/1Initialize carryJPBYP1; 1/31 3 Branch if no carryJPBYP1; 1/31 3 Branch if no carryNOP: 1/11 - NOP for delay compensation for 18 cgADDA, SIOR; 3/44 - Add uwire BUSY bit to start microRC: 1/11 - Reset carryJPBYP2: 1/33 - BranchRC: 1/11 - Reset carryJPBYP2: 1/33 - BranchSHITBUSY, [B]: 1/1 - 1SHITBUSY, [B]: 1/1 - 1SHIT: 1/3 - 3Offset table lookup from program menSC: : : 1/3 - 3Decrement SIZE and test if result zaJPLOOP: : : 1/3 - 3Loop back if zero test failsRET: : : : : : : : : : : : : : : : : : :		LD	PORTGD, #0	;	3/3	se	lect uwire master mode (SI is G6)
LDB, #CNTRL; 2/3Set up B pointer for CNTRL registerLD[B+], #8; 2/2Select uwire master with divide by 2 closeRC; 1/1Initialize carryJPBYP1; 1/11JPBYP1; 1/31NOP; 1/11Test if no carryNOP; 1/11-ADDA, SIOR; 3/44ADDA, SIOR; 3/44RC; 1/11-RC; 1/11RC; 1/33SYP1:XA, SIOR; 2/3SYP2:DRSZSIZE; 1/3SYP2:DRSZSIZE; 1/3SYP2:DRSZSIZE; 1/3SYP2:DRSZSIZE; 1/3ST; 1/33Loop back if zero test failsRET; 1/5Return from subroutine		INC	A	;	1/1	Incr	ement byte count to compensate for one
LD[B+], #8; 2/2Select uwire master with divide by 2 closeRC; 1/1Initialize carryJPBYP1; 1/11JPBYP1; 1/31NOP; 1/11Test if no carryNOP; 1/11NOP for delay compensation for 18 cgADDA, SIOR; 3/44ADDA, SIOR; 3/4RC; 1/11RC; 1/1JPBYP2; 1/3JPBYP2; 1/3SBITBUSY, [B]; 1/1JPBYP2; 1/3SBITBUSY, [B]; 1/1SBITBUSY, [B]; 1/1SPP1:XA, SIORSZ; 2/3- 3SVP1:XA, SIORSUP2:DRSZSIZESIZE; 1/1- 1strand; 1/3- 3Offset table lookup from program mentSC; 1/1- 1SYP2:DRSZSIZEJPLOOP; 1/33LOOP; 1/33LooP; 1/33LooP; 1/35RET; 1/5Return from subroutine		Х	A, SIZE	;	2/3	рÀ	te throughput and store result in SIZE
RC; 1/1Initialize carryLOOP:IFNC; 1/11Test if no carryJPBYP1; 1/313Branch if no carryNOP; 1/11-NOP for delay compensation for 18 cgADDA, SIOR; 3/44-Add uwire input data to table offsetSBITBUSY, [B]; 1/11-***Set uwire BUSY bit to start microRC; 1/11-Reset carryJPBYP2; 1/33-BranchSBITBUSY, [B]; 1/11***Set uwire BUSY bit to start microRC; 1/11-1***Set uwire BUSY bit to start microRC; 1/33-New address input & previous resultSBITBUSY, [B]; 1/1-***Set uwire BUSY bit to start microLAID; 1/3-3Offset table lookup from program menSC; 1/1-1Set carryBYP2:DRSZSIZE; 1/33Decrement SIZE and test if result zaJPLOOP; 1/33Loop back if zero test failsRET; 1/5Return from subroutine		LD	B, #CNTRL	;	2/3	Set	ip B pointer for CNTRL register
LOOP:IFNC; 1/1 1 1 Test if no carryJPBYP1; 1/3 1 3 Branch if no carryNOP; 1/1 1 - NOP for delay compensation for 18 cmADDA, SIOR; 3/4 4 - Add uwire input data to table offsetSBITBUSY, [B]; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - Reset carryJPBYP2; 1/3 3 - BranchBYP1:XA, SIOR; 2/3 - 3 New address input & previous resultSBITBUSY, [B]; 1/1 - 1 ***Set uwire BUSY bit to start microLAID; 1/3 - 3 Offset table lookup from program menSC; 1/1 - 1 Set carryBYP2:DRSZSIZEJPLOOP; 1/3 3 Loop back if zero test failsRET; 1/5Return from subroutine		_	[B <b>+</b> ], #8	;			-
JPBYP1; 1/3 1 3 Branch if no carryNOP; 1/1 1 - NOP for delay compensation for 18 crADDA, SIOR; 3/4 4 - Add uwire input data to table offsetSBITBUSY, [B]; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - Reset carryJPBYP2; 1/3 3 - BranchBYP1:XA, SIOR; 2/3 - 3 New address input & previous resultSBITBUSY, [B]; 1/1 - 1 ***Set uwire BUSY bit to start microLAID; 1/3 - 3 Offset table lookup from program menSC; 1/1 - 1 Set carryBYP2:DRSZSIZEJPLOOP; 1/3 3 Loop back if zero test failsRET; 1/5Return from subroutine				;	-		-
NOP; 1/1 1 - NOP for delay compensation for 18 c;ADDA, SIOR; 3/4 4 - Add uwire input data to table offsetSBITBUSY, [B]; 1/1 1 - ***Set uwire BUSY bit to start microRC; 1/1 1 - Reset carryJPBYP2; 1/3 3 - BranchBYP1:XA, SIOR; 2/3 - 3 New address input & previous resultSBITBUSY, [B]; 1/1 - 1 ***Set uwire BUSY bit to start microLAID; 1/3 - 3 Offset table lookup from program menSC; 1/1 - 1 Set carryBYP2:DRSZSIZEJPLOOP; 1/3 3 3 Loop back if zero test failsRET; 1/5Return from subroutine	00P:						-
ADDA, SIOR; 3/44 - Add uwire input data to table offsetSBITBUSY, [B]; 1/11 - ***Set uwire BUSY bit to start microRC; 1/11 - Reset carryJPBYP2; 1/33 - BranchBYP1:XA, SIOR; 2/3 - 3SBITBUSY, [B]; 1/1 - 1***Set uwire BUSY bit to start microLAID; 1/3 - 3SC; 1/1 - 1SYP2:DRSZSIZEJPLOOP; 1/3JPLOOPKET; 1/5RET; 1/5RET; 1/5RET; 1/5			BALT		-		-
SBITBUSY, [B]; 1/11 - ***Set uwire BUSY bit to start micro RCRC; 1/11 - Reset carryJPBYP2; 1/33 - BranchBYP1:XA, SIOR; 2/3- 3 New address input & previous result SBITBUSY, [B]; 1/1- 1***Set uwire BUSY bit to start micro LAIDSC; 1/1- 1set carrySYP2:DRSZSIZE; 1/3JPLOOP; 1/33 Loop back if zero test fails RETRET; 1/5Return from subroutine							
RC       ; 1/1 1 - Reset carry         JP       BYP2       ; 1/3 3 - Branch         BYP1:       X       A, SIOR       ; 2/3 - 3 New address input & previous result         SBIT       BUSY, [B]       ; 1/1 - 1       ***Set uwire BUSY bit to start micro         LAID       ; 1/3 - 3 Offset table lookup from program men         SC       ; 1/1 - 1       Set carry         BYP2:       DRSZ       SIZE       ; 1/3 3 3 Decrement SIZE and test if result zo         JP       LOOP       ; 1/3 3 3 Loop back if zero test fails         RET       ; 1/5       Return from subroutine			-		-		-
JPBYP2; 1/3 3 - BranchBYP1:XA, SIOR; 2/3 - 3 New address input & previous resultSBITBUSY, [B]; 1/1 - 1***Set uwire BUSY bit to start microLAID; 1/3 - 3 Offset table lookup from program menSC; 1/1 - 1Set carryBYP2:DRSZSIZE; 1/3 3 3 Decrement SIZE and test if result zoJPLOOP; 1/3 3 3 Loop back if zero test failsRET; 1/5Return from subroutine			возі, [в]		-		
BYP1:XA, SIOR; 2/3- 3New address input & previous resultSBITBUSY, [B]; 1/1- 1***Set uwire BUSY bit to start microLAID; 1/3- 3Offset table lookup from program menSC; 1/1- 1Set carryBYP2:DRSZSIZE; 1/33JPLOOP; 1/33Loop back if zero test failsRET; 1/5Return from subroutine			RVDO		•		2
SBIT       BUSY, [B]       ; 1/1 - 1       ***Set uwire BUSY bit to start micro         LAID       ; 1/3 - 3       Offset table lookup from program men         SC       ; 1/1 - 1       Set carry         BYP2:       DRSZ       SIZE       ; 1/3 3 3         JP       LOOP       ; 1/3 3 3       Loop back if zero test fails         RET       ; 1/5       Return from subroutine	VPI •						
LAID; 1/3 - 3 Offset table lookup from program menSC; 1/1 - 1 Set carryBYP2:DRSZSIZEJPLOOP; 1/3 3 3 Decrement SIZE and test if result zeRET; 1/5 Return from subroutine			-				
SC; 1/1 - 1 Set carryBYP2: DRSZSIZE; 1/3 3 3 Decrement SIZE and test if result zetJPLOOP; 1/3 3 3 Loop back if zero test failsRET; 1/5 Return from subroutine			D001, [D]		•		
BYP2: DRSZSIZE; 1/333Decrement SIZE and test if result zeroJPLOOP; 1/33Loop back if zero test failsRET; 1/5Return from subroutine					•		
JPLOOP; 1/3 3 3 Loop back if zero test failsRET; 1/5Return from subroutine	YP2:		SIZE	;			-
				;			
		RET		;	1/5	Re	turn from subroutine
31 BYTES							T. T
18 CYCLES per Loop				т8	CICL	es be	г доор

byte. The couplet. The subroutine	address is ne updated , with the	used to access a data byte is outpu size of the input st	byte couplets, with each couplet consisting of an 8-bit offset address followed by a da data table to produce an offset value which is added to the second byte of the inp it while the address byte of the next couplet is being input. The benchmark is written as ream being an input parameter.
(instruction	n cycle clo	0	with the divide by 2 fast clock option selected, which yields a 1 MHz burst clock S0 ach byte of the I/O stream utilizes 27 burst clock periods (equivalent to 13.5 $\mu$ s), yieldi
***Setting	the SPI sy	ystem enable bit Sl	PE to initialize the SPI must occur at the same time in each alternating 27 cycle loop t efinitions are as follows:
		Even cycle:	New address input for table lookup offset value
			Previous data result output
		Odd cycle:	New data input added to offset value from table lookup
			New data input returned as output
	PORTD	EQU \$03	; SPI Interface port
	SPCR	EQU \$0A	; Serial Peripheral Control Register
	SPSR	EQU \$OB	; Serial Peripheral Status Register
	SPDR	EQU \$OC	; Serial Peripheral Data I/O Register
UPDATE:	INCA		; 1/3 Increment byte count to compensate for one
	STA	A, SIZE	; 2/4 byte throughput and store result in SIZE
	LDA	#\$040	; 2/2 Set up data for SPCR register
	STA	SPCR	; 2/4 Enable SPI master with divide by 2 clock
	CLC		; 1/2 Initialize carry
L00P:	BCC	BYP1	; 2/3 2 3 Test and branch if no carry
	ADD	SPDR	; 2/3 3 - Add SPI input data to table offset value in A
	STA	SPDR	; 2/4 4 - Output result to SPDR for SPI output
	BSET	6, SPCR	; 2/5 5 - ***Turn on SPI system enable bit
	CLC	-	; 1/2 2 - Clear carry
	BRA	BYP2	; 2/3 3 - Branch
BYP1:	LDA	Х	; 1/3 - 3 NOP for delay compensation for 27 cycle loop
	LDX	SPDR	; 2/3 - 3 SPI input data address to index register
	BSET	6, SPCR	; 2/5 - 5 ***Turn on SPI system enable bit
	LDA	X	; 1/3 - 3 Load A with table lookup offset value
	SEC		; 1/2 - 2 Set carry
BYP2:	DEC	SIZE	; 2/5 5 5 Decrement SIZE
	BNE	LOOP	; 2/3 3 3 Test and branch if result equal to zero
	RTS		; 1/6 Return from subroutine
			31 BYTES
			27 CYCLES per Loop

## 80C51 BENCHMARK #6—SERIAL INPUT/OUTPUT WITH OFFSET TABLE

This benchmark inputs a sequence of byte couplets, with each couplet consisting of an 8-bit offset address followed by a data byte. The address is used to access a program memory data table to produce an offset value which is added to the second byte of the input couplet. The updated data byte is output while the address byte of the next couplet is being input. The benchmark is written as a subroutine, with the size of the input stream being an input parameter.

The program is written using the 8-bit Shift Register Mode 0, with the serial data being either transmitted or received (not both simultaneously) with the least significant bit first. The clock rate for this mode is 1/12 that of the on-chip oscillator frequency of 12 MHz, which equates to an I/O baud rate of 1 MHz. This is equivalent to the instruction cycle time of 1  $\mu$ s. In Shift Register Mode 0, the RXD line is used for both data input and output, while the TXD line is used for the output clock. Consequently, the terms "RXD" and "TXD" are misleading in this mode of serial I/O.

The program takes 52 instruction cycles per couplet loop, which equates to 26 instruction cycles (26  $\mu$ s) per byte. This yields an effective byte rate of 38.5 kHz.

	SIZE	EQU R2	;		
UPDATE:	MOV	SIZE, A	;	1/1	Save and increment byte count to
	INC	SIZE	;	1/1	compensate for one byte throughput
	MOV	DPTR, #TBLBASE	;	3/2	Set up table starting address
LOOP:	CLR	С	;	1/1	Clear carry
SINP:	MOV	SCON, #010H	;	3/2	Initialize SCON for Mode O and enable receive
STALL1:	JNB	SCON.RI, STALLI	;	3/2	Wait for receiving to finish
	JC	BYP	;	2/2	Jump if carry
	MOV	A, SBUF	;	2/1	Read SBUF to get data table address
	MOVC	A, @A + DPTR	;	1/2	Offset value from program memory
					data table lookup
	SETB	С	;	1/1	Set carry
	AJMP	SINP	;	2/2	Jump to SINP
BYP:	ADD	A, SBUF	;	2/1	Add input data from SBUF to offset value
	MOV	SCON, #O	;	3/2	Reinitialize SCON for Mode and no receive
SOUT:	MOV	SBUF, A	;	2/1	Result to SBUF starts serial output
STALL2:	JNB	SCON.TI, STALL2	;	3/2	Wait for transmitting to finish
	CLR	SCON.TI	;	2/1	Clear TI (transmit interrupt) flag
	DJNZ	SIZE, LOOP	;	2/2	Decrement & test SIZE and loop back
					if not finished
	RET		;	1/2	Return from subroutine

## 35 BYTES

52 CYCLES per couplet Loop

JPDATE:	MOVWF	0100			
		SIZE	;	1/1	Save and increment byte couplet count to
	INCF	SIZE	;	1/1	compensate for one byte throughput
	CLRF	XRDATA	;	1/1	Clear data register
	MOVIW	2	;	1/1	Set up bit select for input
	TRIS	PORTB	;	1/1	Tristate bit 2 of PORTB
L00P:	CALL	XMITREC	;	1/2	Call XMITREC transmit/receive subroutine
	MOVF	XRDATA, W	;	1/1	Move offset table address to W
	CALL	TABLE	;	1/2	Call TABLE (table lookup subroutine)
	CALL	XMITREC	;	1/2	
	ADDWF	XRDATA	;	-	Add offset to received data
	DECFSZ	SIZE	;	1/1	Decrement SIZE and test if zero
	GOTO	LOOP	;	1/2	Branch back if not finished
	RETLW	0	;	1/2	Return from subroutine
KMITREC:	MOVLW	8	;	1/1	Set up bit count
	MOVWF	BITCNT	;	1/1	Bit count to BITCNT
LUP:	BCF	PORTB, O	;	1/1	Reset clock output bit
	BCF	PORTB, 1	;	1/1	Reset data output bit
	RRF	XRDATA	;	1/1	Rotate right through carry
	BTFSC	F3, 0	;	1/1	Test carry bit and skip if clear
	BSF	PORTB, O	;	1/1	Set data output bit
	BSF	PORTB, 1	;	1/1	Set clock output bit
	BCF	XRDATA, 7	;	1/1	Clear upper bit of XRDATA
	BTFSC	PORTB, 2	;	1/1	Test receive bit
	BSF	XRDATA, 7	;	1/1	Set upper bit of XRDATA if receive bit high
	DECFSZ	BITCNT	;	1/1	Decrement count and skip if zero
	GOTO	LUP	;	1/2	Branch back to XMITREC
	BCF	PORTB, 1	;	1/1	Reset clock output bit
	RETLW	0	;	1/2	Return from subroutine
TABLE:	ADDWF	PC	;	1/1	Add offset to PC
	RETLW	Data 1	;	1/2	lst entry of data table
	RETLW	Data 2	;	-/-	2nd entry of data table
			;	-/-	
			30	WORD	S (Equivalent to 45 BYTES)

## COP8 BENCHMARK #7—TIMEKEEPING

This timekeeping benchmark is interrupt driven, using 5 ms. timer cycle interrupts. The program emulates a real time clock, keeping track of hours, minutes, and seconds in packed BCD format.

TIMER SET	UP ROUTINE:				
	L0 = 088		;		5 ms low component for timer
	HI = 013		;		5 ms high component for timer
	TMRLO = OEA	L	;		Timer low byte
	TMRHI = OEE	5	;		Timer high byte
	TAULO = OEC	}	;		Autoreload register low byte
	TAUHI = OED	)	;		Autoreload register high byte
	CNTRL = OEE	3	;		CNTRL control register
	PSW = OEF		;		PSW control register
	CNTR = OFO		;		5 ms counter
	HOUR = OF1		;		Hour register (packed BCD format)
	MIN = OF2		;		Minute register (packed BCD format)
	SEC = OF3		;		Second register (packed BCD format)
	TEMP = OF4		;		Temporary register
TSETUP:	LD	B, #TAULO	;	2/3	Load B pointer with address of low autoreload
	LD	[B+], #LO	;	2/3	Load low autoreload reg with 5 ms component
	LD	[B+], #HI	;	2/2	Load high autoreload reg with 5 ms component
	LD	[B <b>+</b> ], #080	;	2/2	Set up timer PWM mode in CNTRL register
	LD	[B+], #011	;	2/2	Set up timer interrupt in PSW register
	LD	[B <b>+</b> ], #200	;	2/2	Initialize 5 ms counter to count one second
	LD	[B+], #1	;	2/2	Initialize HOUR to 1
	LD	[B <b>+</b> ], #0	;	2/2	Initialize MIN to O
	LD	[B], #O	;	2/2	Initialize SEC to O
	SBIT	4, CNTRL	;	3/4	Start timer
STALL:	JP	STALL	;	-/-	Loop back on self to simulate main program
			21	BYTE	S
					-

LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 9 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	RETI       : 1/5       Return from timer interrupt         LD       CNTR, #200       : 2/3       Reload 5 ms counter         LD       B, #TEMP       : 2/3       Load B pointer with address of TEMP         X       A, [B-]       : 1/2       Save A in TEMP         JSR       INCBCD       : 2/5       Call INCECD subroutine to increment SEC         RETI       : 1/5       Return from timer interrupt         JSR       INCBCD       : 2/5       Call INCECD subroutine to increment MIN         RETI       : 1/5       Return from timer interrupt         JSR       INCBCD       : 2/5       Call INCECD subroutine to increment MIN         RETI       : 1/5       Return from timer interrupt         SC       : 1/1       Sc to carry for BCD increment MIN         LD       A, #066       : 2/2       Set up BCD increment         ADC       A, [B]       : 1/1       Increment A in BCD         DCOR       : 1/1       Increment MIN       Increment         INEGO       : 2/2       Test if result was BCD 13 (previous result 12         LD       [B], #1       : 2/2       Restore A from TEMP         RETI       : 1/1       Sc teary for BCD increment         LD       A, #066 <td< th=""><th>TIMEKEEP:</th><th>DRSZ</th><th></th><th></th><th></th><th></th></td<>	TIMEKEEP:	DRSZ				
LD CNTR, #200 : 2/3 Reload 5 ms counter LD B, #TEMP : 2/3 Load B pointer with address of TEMP X A, [B-] : 1/2 Save A in TEMP JSR INCBCD : 2/5 Call INCBCD subroutine to increment SEC RETI : 1/5 Return from timer interrupt JSR INCBCD : 2/5 Call INCBCD subroutine to increment MIN RETI : 1/5 Return from timer interrupt SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result : LD [B], #1 : 2/2 Reset HOUR from ECD 13 to BCD 1 LD A, #066 : 2/2 Set up BCD increment X A, [B] : 1/1 Set carry for BCD increment INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Set carry for BCD increment X A, [B] : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Store result in BCD DCOR : 1/1 Decimal correct result of BCD increment ADC A, [B] : 1/1 Store result INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result : JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RET : 1/5 Return from subroutine RET : 1/5 Return from subroutine RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD CNTR, #200 ; 2/3 Reload 5 ms counter LD B, #TEMP ; 2/3 Load B pointer with address of TEMP X A, [B-] ; 1/2 Save A in TEMP JSR INCECD ; 2/5 Call INCECD subroutine to increment SEC RETI ; 1/5 Return from timer interrupt JSR INCECD ; 2/5 Call INCECD subroutine to increment MIN RETI ; 1/5 Return from timer interrupt SC ; 1/1 Set carry for BCD increment of HOUR LD A, #066 ; 2/2 Set up BCD increment of HOUR LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Increment A in BCD ID A, #012 ; 2/2 Test if result was BCD 13 (previous result 12 LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 50 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*			CNTR	;	1/3	Decrement 5 ms counter
LD B, #TEMP ; 2/3 Load B pointer with address of TEMP X A, [B-] ; 1/2 Save A in TEMP JSR INCBCD ; 2/5 Call INCBCD subroutine to increment SEC RETI ; 1/5 Return from timer interrupt JSR INCBCD ; 2/5 Call INCBCD subroutine to increment MIN RETI ; 1/5 Return from timer interrupt SC ; 1/1 Set carry for BCD increment of HOUR LD A, #066 ; 2/2 Set up BCD increment of HOUR ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result in HOUR IFEQ A, #012 ; 2/2 Test if result was BCD 13 (previous result : LD [B], #1 ; 2/2 Reset HOUR from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Set carry for BCD increment LD A, #MO66 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result INCBCD: SC ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result for the form TEMP RET ; 1/5 Return from subroutine RET ; 1/5 Return from subroutine RET ; 1/5 Return from subroutine RESTORE: LD [B-1, #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD B, #TEMP : 2/3 Load B pointer with address of TEMP X A, [B-] : 1/2 Save A in TEMP JSR INCECD : 2/5 Call INCECD subroutine to increment SEC RETI : 1/5 Return from timer interrupt JSR INCECD : 2/5 Call INCECD subroutine to increment MIN RETI : 1/5 Return from timer interrupt SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR ID [B], #1 : 2/2 Rest HOUR from BCD 13 (previous result 1: LD [B], #1 : 2/2 Rest HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCECD: SC : 1/1 Set carry for BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 50 JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RESTORE: LD [B-], #0 : 2/3 Reset to zero RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		RETI		;	1/5	Return from timer interrupt
X A, [B-] ; 1/2 Save A in TEMP JSR INCBCD ; 2/5 Call INCBCD subroutine to increment SEC RETI ; 1/5 Return from timer interrupt JSR INCBCD ; 2/5 Call INCBCD subroutine to increment MIN RETI ; 1/5 Return from timer interrupt SC ; 1/1 Set carry for BCD increment of HOUR LD A, #066 ; 2/2 Set up BCD increment of HOUR LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result in HOUR IFEQ A, #012 ; 2/2 Test if result was BCD 13 (previous result : LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result in RET ; 1/5 Return from subroutine RET ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	X A, [B-] : 1/2 Save A in TEMP JSR INCBCD : 2/5 Call INCBCD subroutine to increment SEC RETI : 1/5 Return from timer interrupt JSR INCBCD : 2/5 Call INCBCD subroutine to increment MIN RETI : 1/5 Return from timer interrupt SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result I: LD [B], #1 : 2/2 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment ADC A, [B] : 1/1 Store result and BCD DCOR : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 50 JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RET : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		LD	CNTR, #200	;	2/3	Reload 5 ms counter
JSRINCECD; 2/5Call INCECD subroutine to increment SECRETI; 1/5Return from timer interruptJSRINCECD; 2/5Call INCECD subroutine to increment MINRETI; 1/5Return from timer interruptSC; 1/1Set carry for ECD increment of HOURLDA, #066; 2/2Set up BCD incrementADCA, [B]; 1/1Increment A in BCDDCOR; 1/1Decimal correct result of BCD incrementXA, [B]; 1/1Increment A in BCDDCOR; 1/1Store result in HOURIFEQA, #012; 2/2Test if result was BCD 13 (previous result in LDLD[B], #1; 2/2SC; 1/1SC; 1/2Sc; 1/3Sc <td>JSRINCECD: 2/5Call INCECD subroutine to increment SECRETI: 1/5Return from timer interruptJSRINCECD: 2/5Call INCECD subroutine to increment MINRETI: 1/5Return from timer interruptSC: 1/1Set carry for ECD incrementADCA, [B]<td: 1="" 1<="" td="">Increment A in BCDDCOR: 1/1Decimal correct result of BCD incrementXA, [B]<td: 1="" 1<="" td="">Store result in HOURIFEQA, #012: 2/2Test if result was ECD 13 (previous result 12LD[B], #1: 2/2Rest HOUR from ECD 13 to ECD 1LDA, TEMP: 2/2Set up BCD incrementLDA, #066: 2/2Set up BCD incrementLDA, #059: 1/1Store result an BCDJP<td></td><td>LD</td><td>B, #TEMP</td><td>;</td><td>2/3</td><td>Load B pointer with address of TEMP</td></td:></td:></td>	JSRINCECD: 2/5Call INCECD subroutine to increment SECRETI: 1/5Return from timer interruptJSRINCECD: 2/5Call INCECD subroutine to increment MINRETI: 1/5Return from timer interruptSC: 1/1Set carry for ECD incrementADCA, [B] <td: 1="" 1<="" td="">Increment A in BCDDCOR: 1/1Decimal correct result of BCD incrementXA, [B]<td: 1="" 1<="" td="">Store result in HOURIFEQA, #012: 2/2Test if result was ECD 13 (previous result 12LD[B], #1: 2/2Rest HOUR from ECD 13 to ECD 1LDA, TEMP: 2/2Set up BCD incrementLDA, #066: 2/2Set up BCD incrementLDA, #059: 1/1Store result an BCDJP<td></td><td>LD</td><td>B, #TEMP</td><td>;</td><td>2/3</td><td>Load B pointer with address of TEMP</td></td:></td:>		LD	B, #TEMP	;	2/3	Load B pointer with address of TEMP
RETI: 1/5Return from timer interruptJSRINCBCD: 2/5Call INCBCD subroutine to increment MINRETI: 1/5Return from timer interruptSC: 1/1Set carry for BCD increment of HOURLDA, #066: 2/2Set up BCD incrementADCA, [B]: 1/1Increment A in BCDDCOR: 1/1Increment A in BCDXA, [B]: 1/1Store result in HOURIFEQA, #012: 2/2Test if result was BCD 13 (previous result :LD[B], #1: 2/2Rest HOUR from BCD 13 to BCD 1LD[B], #1: 2/2Set up BCD incrementLD[B], #1: 2/2Set up BCD incrementLD[B], #1: 2/2Rest HOUR from BCD 13 to BCD 1LD[B], #1: 2/2Rest HOUR from BCD 15 to BCD 1LD[B], #1: 2/2Rest of the from TEMFRETI: 1/5Return from timer interruptINCBCD:SC: 1/1SC: 1/1Set carry for BCD incrementA. [B]: 1/1INCBCD: 2/2St up BCDincrement A in BCDDCOR: 1/1DCOR: 1/1Decimal correct result of BCD incrementXA, [B]: 1/1Increment A in BCDDCOR: 1/1Decimal correct result of BCD incrementXA, [B]: 1/1JPRESTOREJPRESTOREID[B-], #0SPTES	RETI: 1/5Return from timer interruptJSRINCBCD: 2/5Call INCBCD subroutine to increment MINRETI: 1/5Return from timer interruptSC: 1/1Set carry for BCD increment of HOURLDA, #066: 2/2Set up BCD increment of HOURADCA, [B]: 1/1Increment A in BCDDCOR: 1/1Decimal correct result of BCD incrementXA, [B]: 1/1Store result in HOURIFEQA, #012: 2/2Test if result was BCD 13 (previous result 12LD[B], #1: 2/2Rester HOUR from ECD 13 to BCD 1LDA, TEMP: 2/2Set up BCD incrementLDA, #066: 2/2Set up BCD incrementLDA, #066: 2/2Set up BCD incrementLDA, [B]: 1/1Increment A in BCDDCOR: 1/1Increment A in BCDDCOR: 1/1Decimal correct result of BCD incrementADCA, [B]: 1/1LDA, #065: 2/2Set up BCD incrementXA, [B]: 1/1DCOR: 1/1IF		Х	A, [B-]	;	1/2	Save A in TEMP
JSR INCECD ; 2/5 Call INCECD subroutine to increment MIN RETI ; 1/5 Return from timer interrupt SC ; 1/1 Set carry for BCD increment of HOUR LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result in HOUR IFFQ A, #012 ; 2/2 Test if result was BCD 13 (previous result in LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCECD: SC ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Set carry for BCD increment X A, [B] ; 1/1 Store result INCECD: SC ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #066 ; 2/2 Set up BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 1 IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 1 IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 1 IFEQ A, #059 ; 2/3 Reset to zero RET ; 1/5 Return from subroutine RET ; 1/5 Return from subroutine RET ; 1/5 Return from subroutine RET ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	JSR INCBCD : 2/5 Call INCBCD subroutine to increment MIN RETI : 1/5 Return from timer interrupt SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result 1: LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Store result ID A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result INCBCD: SC : 1/1 Set carry for BCD increment ADC A, #066 : 2/2 Set up BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 5: JF RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RESTORE: LD [B-], #0 : 2/3 Reset to zero RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		JSR	INCBCD	;	2/5	Call INCBCD subroutine to increment SEC
RETI : 1/5 Return from timer interrupt SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result : LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result : IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result : IFEQ A, #059 : 2/3 Reset to zero RET : 1/5 Return from subroutine RESTORE: LD [B-], #0 : 2/3 Reset to zero RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES B0 CYCLES*	RETI : 1/5 Return from timer interrupt SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result 12 LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 52 JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RETS : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		RETI		;	1/5	Return from timer interrupt
SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result in LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD [B], #1 : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result if JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	SC : 1/1 Set carry for BCD increment of HOUR LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result 1: LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #056 : 2/2 Set up BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 50 JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*			INCBCD		•	
LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result : LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result : JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RET : 1/5 Return from subroutine RET : 1/5 Return from subroutine RET : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD A, #066 ; 2/2 Set up ECD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result in HOUR IFEQ A, #012 ; 2/2 Test if result was BCD 13 (previous result 1: LD [B], #1 ; 2/2 Reset HOUR from ECD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 50 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*						_
ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result 1 LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 1 IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result 1 IFEQ A, #059 : 2/3 Reset to zero RET : 1/5 Return from subroutine RESTORE: LD [B-], #0 : 2/3 Reset to zero RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result in HOUR IFEQ A, #012 ; 2/2 Test if result was BCD 13 (previous result 1; LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 5) JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*				-		-
DCOR: 1/1 Decimal correct result of BCD incrementXA, [B]: 1/1 Store result in HOURIFEQA, #012: 2/2 Test if result was BCD 13 (previous result inLD[B], #1: 2/2 Reset HOUR from BCD 13 to BCD 1LDA, TEMP: 2/3 Restore A from TEMPRETI: 1/5 Return from timer interruptINCBCD:SC: 1/1 Set carry for BCD incrementLDA, #066: 2/2 Set up BCD incrementADCA, [B]: 1/1 Increment A in BCDDCOR: 1/1 Decimal correct result of BCD incrementXA, [B]: 1/1 Store resultIFEQA, #059: 2/2 Test if result was BCD 60 (previous result in FFQJPRESTORE: 1/3 Jump to RESTORE if test successfulRET: 1/5 Return from subroutineRESTORE:LD[B-], #0YB: 2/3 Reset to zeroRETSK: 1/5 Return from subroutine and skip39 BYTES: 1/5 Return from subroutine and skip	DCOR: 1/1Decimal correct result of BCD incrementXA, [B]: 1/1Store result in HOURIFEQA, #012: 2/2Test if result was BCD 13 (previous result 1)LD[B], #1: 2/2Rest HOUR from BCD 13 to BCD 1LDA, TEMP: 2/3Restore A from TEMPRETI: 1/5Return from timer interruptINCBCD:SC: 1/1Set carry for BCD incrementLDA, #066: 2/2Set up BCD incrementADCA, [B]: 1/1Increment A in BCDDCOR: 1/1Decimal correct result of BCD incrementXA, [B]: 1/1Store resultIFEQA, #059: 2/2Test if result was BCD 60 (previous result 5)JPRESTORE: 1/3Jump to RESTORE if test successfulRET: 1/5Return from subroutineRESTORE:LD[B-], #0: 2/3RESTORE:: 1/5Return from subroutine and skip39BYTESTOTAL:60BYTES80CYCLES*		-			-	-
X A, [B] : 1/1 Store result in HOUR IFEQ A, #012 : 2/2 Test if result was BCD 13 (previous result in LD [B], #1 : 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP : 2/3 Restore A from TEMP RETI : 1/5 Return from timer interrupt INCBCD: SC : 1/1 Set carry for BCD increment LD A, #066 : 2/2 Set up BCD increment ADC A, [B] : 1/1 Increment A in BCD DCOR : 1/1 Decimal correct result of BCD increment X A, [B] : 1/1 Store result IFEQ A, #059 : 2/2 Test if result was BCD 60 (previous result in JP RESTORE : 1/3 Jump to RESTORE if test successful RET : 1/5 Return from subroutine RETSK : 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	X A, [B] ; 1/1 Store result in HOUR IFEQ A, #012 ; 2/2 Test if result was BCD 13 (previous result 13 LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 59 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RETSK ; 1/6 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*			A, [B]			
IFEQ       A, #012       ; 2/2       Test if result was BCD 13 (previous result :         LD       [B], #1       ; 2/2       Reset HOUR from BCD 13 to BCD 1         LD       A, TEMP       ; 2/3       Restore A from TEMP         RETI       ; 1/1       Set carry for BCD increment         LD       A, #066       ; 2/2       Set up BCD increment         ADC       A, [B]       ; 1/1       Increment A in BCD         DCOR       ; 1/1       Store result       GED increment         X       A, [B]       ; 1/1       Store result       GED increment         JP       RESTORE       ; 1/1       Store result       GED increment         RET       ; 1/1       Store result       GED increment       Store result         JP       RESTORE       ; 1/1       Store result       GED increment         RET       ; 1/3       Jump to RESTORE if test successful       GED increment       Store result         RET       ; 1/5       Return from subroutine       Store result       Store result       Store result         RET       ; 1/5       Return from subroutine       Store result       Store result       Store result         RET       ; 1/5       Return from subroutine       Store result </td <td>IFEQ       A, #012       ; 2/2 Test if result was BCD 13 (previous result 15)         LD       [B], #1       ; 2/2 Reset HOUR from BCD 13 to BCD 1         LD       A, TEMP       ; 2/3 Restore A from TEMP         RETI       ; 1/5 Return from timer interrupt         INCBCD:       SC       ; 1/1 Set carry for BCD increment         LD       A, #066       ; 2/2 Set up BCD increment         ADC       A, [B]       ; 1/1 Increment A in BCD         DCOR       ; 1/1 Decimal correct result of BCD increment         X       A, [B]       ; 1/1 Store result         IFEQ       A, #059       ; 2/2 Test if result was BCD 60 (previous result 5)         JP       RESTORE       ; 1/5 Return from subroutine         RET       ; 1/5 Return from subroutine         RET       ; 1/5 Return from subroutine         RESTORE:       LD       [B-], #0         JP       RETSK       ; 1/5 Return from subroutine and skip         39 BYTES       39 BYTES         TOTAL:       60 BYTES</td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td>	IFEQ       A, #012       ; 2/2 Test if result was BCD 13 (previous result 15)         LD       [B], #1       ; 2/2 Reset HOUR from BCD 13 to BCD 1         LD       A, TEMP       ; 2/3 Restore A from TEMP         RETI       ; 1/5 Return from timer interrupt         INCBCD:       SC       ; 1/1 Set carry for BCD increment         LD       A, #066       ; 2/2 Set up BCD increment         ADC       A, [B]       ; 1/1 Increment A in BCD         DCOR       ; 1/1 Decimal correct result of BCD increment         X       A, [B]       ; 1/1 Store result         IFEQ       A, #059       ; 2/2 Test if result was BCD 60 (previous result 5)         JP       RESTORE       ; 1/5 Return from subroutine         RET       ; 1/5 Return from subroutine         RET       ; 1/5 Return from subroutine         RESTORE:       LD       [B-], #0         JP       RETSK       ; 1/5 Return from subroutine and skip         39 BYTES       39 BYTES         TOTAL:       60 BYTES				-		
LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 9 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD [B], #1 ; 2/2 Reset HOUR from BCD 13 to BCD 1 LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 50 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*				-		
LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 9 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD A, TEMP ; 2/3 Restore A from TEMP RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 52 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		-			-	
RETI ; 1/5 Return from timer interrupt INCBCD: SC ; 1/1 Set carry for BCD increment LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result for a subcourse of a subcourse	RETI       ; 1/5 Return from timer interrupt         INCBCD:       SC       ; 1/1 Set carry for BCD increment         LD       A, #066       ; 2/2 Set up BCD increment         ADC       A, [B]       ; 1/1 Increment A in BCD         DCOR       ; 1/1 Decimal correct result of BCD increment         X       A, [B]       ; 1/1 Store result         IFEQ       A, #059       ; 2/2 Test if result was BCD 60 (previous result 59         JP       RESTORE       ; 1/3 Jump to RESTORE if test successful         RET       : 1/5 Return from subroutine         RESTORE:       LD       [B-], #0         Y       : 2/3 Reset to zero         RETSK       : 1/5 Return from subroutine and skip         39 BYTES       TOTAL:       60 BYTES         80 CYCLES*       80 CYCLES*		-				
LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 5) JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 59 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		-	A, IBMI	-		
LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 5) JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	LD A, #066 ; 2/2 Set up BCD increment ADC A, [B] ; 1/1 Increment A in BCD DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 59 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	INCBCD:	SC		;	1/1	Set carry for BCD increment
DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result S JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	DCOR ; 1/1 Decimal correct result of BCD increment X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 52 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		LD	A, #066	;	2/2	Set up BCD increment
X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result # JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	X A, [B] ; 1/1 Store result IFEQ A, #059 ; 2/2 Test if result was BCD 60 (previous result 52 JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		ADC	A, [B]	;	1/1	Increment A in BCD
IFEQ       A, #059       ; 2/2 Test if result was BCD 60 (previous result for the second seco	IFEQ       A, #059       ; 2/2 Test if result was BCD 60 (previous result 5)         JP       RESTORE       ; 1/3 Jump to RESTORE if test successful         RET       ; 1/5 Return from subroutine         RESTORE:       LD       [B-], #0         RETSK       ; 1/5 Return from subroutine and skip         39 BYTES         TOTAL:       60 BYTES         80 CYCLES*		DCOR		;	1/1	Decimal correct result of BCD increment
JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	JP RESTORE ; 1/3 Jump to RESTORE if test successful RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		Х	A, [B]	;	1/1	Store result
RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	RET ; 1/5 Return from subroutine RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		IFEQ	A, #059	;	2/2	Test if result was BCD 60 (previous result 59
RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	RESTORE: LD [B-], #0 ; 2/3 Reset to zero RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		JP	RESTORE	;	1/3	Jump to RESTORE if test successful
RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*	RETSK ; 1/5 Return from subroutine and skip 39 BYTES TOTAL: 60 BYTES 80 CYCLES*		RET		;	1/5	Return from subroutine
39 BYTES TOTAL: 60 BYTES 80 CYCLES*	39 BYTES TOTAL: 60 BYTES 80 CYCLES*	RESTORE:	_	[B <b>-</b> ], #0	-	-	
TOTAL: 60 BYTES 80 CYCLES*	TOTAL: 60 BYTES 80 CYCLES*		RETSK		;	1/5	Return from subroutine and skip
80 CYCLES*	80 CYCLES*				39	BYTE	S
				TOTAL:			
	*Case where 12:59:59 is advancing to 1:00:00				80	CYCL	ES*
*Case where 12:59:59 is advancing to 1:00:00		<sup>k</sup> Case whei	re 12:59:59	) is advancing to	1:00	:00	

## M68HC05 BENCHMARK #7-TIMEKEEPING

This timekeeping benchmark is interrupt driven, using the timer output compare interrupt (in conjunction with the 131.072 ms timer cycle). The program emulates a real time clock, keeping track of hours, minutes, and seconds in packed BCD format. The timer clock is equivalent to the instruction cycle clock (2 MHz) divided by 4, yielding a timer clock period of 2  $\mu$ s. The 16-bit free running timer has a maximum of 65536 counts, which at 2  $\mu$ s per count equates to a timer cycle of 131.072 ms. One second divided by the timer cycle (1,000,000 divided by 131,072) yields 7 cycles with a residual of 82.496 ms. This residual equates to 41248 timer counts, which represents the value (A120 in hex) added to the output compare register during each timer interrupt service.

TIMER SETUP ROUTINE:

	OCIE CNTR TEMP ATEMP SEC MIN	EQU 6 EQU 10 EQU 11 EQU 12 EQU 20 EQU 21	; ; ; ; ;		Output compare interrupt bit in TCR (timer control reg)
	HOUR	EQU 22	;		
TSETUP:	CLR	SEC	;	2/5	Initialize SEC to 0
	CLR	MIN	;	2/5	Initialize MIN to O
	CLR	HOUR	;	2/5	Clear HOUR to 1
	INC	HOUR	;	2/5	Initialize HOUR to 1
	LDA	#7	;	2/2	Load counter initialization value
	STA	CNTR	;	2/4	Initialize timer loop counter
	BSET	OCIE, TCR	;	2/5	Enable Output Compare Interrupt
STALL:	JMP	STALL	;	-/-	Loop back on self to simulate main program

14 BYTES

IMER INTE	ERRUPT	SERVICE ROUTINE:	;		OCMP = OUTPUT COMPARE
IMEKEEP:	DEC	CNTR	;	2/5	Decrement 5 ms counter
	BNE	FINI	;	2/3	Branch if result zero
	STA	TEMP	;	2/4	Save A in TEMP
	LDA	#7	;	2/2	Load A with counter reload value
	STA	CNTR	;	2/4	Reload timer loop counter
	LDA	OCMPLO	;	2/3	Read OCMPLO
	ADD	#\$20	;	2/2	ADD low byte of offset count
	STA	ATEMP	;	2/4	Store in ATEMP until OCMPHI is updated
	LDA	OCMPHI	;	2/3	Read OCMPHI
	ADC	#\$A1	;	2/2	Add high byte of offset count
	STA	OCMPHI	;	2/4	Update OCMPHI with new offset
	LDA	TSR	;	2/3	Read TSR to clear OCF flag
	LDA	ATEMP	;	2/3	Retrieve update for OCMPLO from ATEMP
	STA	OCMPLO	;	2/4	Update OCMPLO with new offset
	LDX	#20	;	2/2	Load index register with address of SEC
	JSR	INCBCD	;	2/5	Call INCBCD subroutine
	BCC	FIN	;	2/3	Branch if carry clear
	JSR	INCBCD	;	2/5	Call INCBCD subroutine
	BCC	FIN	;	2/3	Branch if carry clear
	JSR	BCDFIX	;	2/5	Call BCDFIX subroutine
	CMP	A, #\$013	;	2/2	Compare A with BCD 13
	BNE	FIN	;	2/3	Branch if not equal
	CLR	Х	;	1/5	Clear result
	INC	Х	;	1/5	Set HOUR to 1
IN:	LDA	TEMP	;	2/3	Restore A from TEMP
INI:	RTI		;	1/9	Return from interrupt
NCBCD:	JSR	BCDFIX	;	2/5	Call BCDFIX subroutine
	CMP	A, #\$060	;	2/2	Compare A with BCD 60
	BNE	BYP	;	2/3	Branch if not equal
	CLR	X	;	1/5	Clear result (SEC or MIN) to zero
	SEC		;	1/2	Set carry
	INCX		;	1/3	Increment index
BYP:	RTS		;	1/5	Return from subroutine
CDFIX:	LDA	X	;	1/3	Load A with operand (SEC or MIN)
	ADD	#1	;		Add 1 to A
	STA	Х	;	1/4	Store A in result
	AND	A, #\$OF	;		Extract low order BCD digit
	CMP	A, #10	;	2/2	Compare result with 10
	BNE	BYPASS	;	2/3	Branch if not equal
	LDA	#\$010	;	2/2	Load A with BCD 10
	STA	Х	;	1/4	Store BCD 10 in result
BYPASS:	RTS		;	1/5	Return from subroutine
Case when	re 12:5	9:59 is advancing to	1:00	:00	73 BYTES
		TOTAL:	87	BYTH	25
			21	8 CY(	CLES*

## 80C51 BENCHMARK #7-TIMEKEEPING

This timekeeping benchmark is interrupt driven, using 250  $\mu$ s timer cycle interrupts. The program emulates a real time clock, keeping track of hours, minutes, and seconds in packed BCD format.

TIMER SETUP ROUTINE:

	CNTR1	EQU R2	;		
	CNTR2	EQU R3	;		
	TEMP	EQU R4	;		
	SEC	EQU 20	;		
	MIN	EQU 21	;		
	HOUR	EQU 22	;		
TSETUP:	MOV	CNTR1, #20	;	2/1	Initialize 250 $\mu s$ counter to 20
	MOV	CNTR2, #200	;	2/1	Initialize 5 ms counter to 200
	MOV	SEC, #O	;	2/1	Initialize SEC to O
	MOV	MIN, #O	;	2/1	Initialize MIN to O
	MOV	HOUR, #1	;	2/1	Initialize HOUR to 1
	MOV	TMOD, #02H	;	3/2	Select Timer 0, Mode 2
	MOV	THO, #-250	;	3/2	Setup 250 $\mu$ s delay for Timer O
	SETB	TRO	;	2/1	Start Timer O
	MOV	IE, #82H	;	3/2	Enable Timer 0 interrupt
LOOP:	SJMP	LOOP	;	-/-	Loop back on self to simulate main program

21 BYTES

TIMER INTE	RRUPT SERV	ICE ROUTINE:			
TIMEKEEP:	DJNE	CNTR1, FIN	;	2/2	Decrement 250 $\mu s$ counter and jump if not zero
	MOV	CNTR1, #20	;	2/1	Reload 250 µs counter
	DJNE	CNTR2, FIN	;	2/2	Decrement 5 ms counter and jump if not zero
	MOV	CNTR2, #200	;	2/1	Reload 5 ms counter
	MOV	TEMP, A	;	1/1	Save A in TEMP
	MOV	RO, #20	;	2/1	Load RO with address of SEC
	ACALL	INCBCD	;	2/2	Call INCBCD subroutine
	JNC	FIN	;	2/2	Jump if no carry
	ACALL	INCBCD	;	2/2	Call INCBCD subroutine
	JNC	FIN	;	2/2	Jump if no carry
	MOV	A, @R0	;	1/1	Move HOUR to A
	CLR	C	;	1/1	Initialize carry
	ADD	A, #1	;	2/1	Add 1 to A
	DA	A	;	1/1	Decimal adjust A for BCD correction
	MOV	@R0, A	;	1/1	Return A to HOUR
	CJNE	A, #Ol3H, FIN	;	3/2	Compare and jump if hour not equal to 13
	MOV	@R0, #1	;	2/1	Correct HOUR to 1
FIN:	MOV	A, TEMP	;	1/1	Restore A from TEMP
	RETI		;	1/2	Return from timer interrupt
INCBCD:	MOV	A, @RO	;	1/1	Move operand to A (SEC or MIN)
	ADD	A, #1	;	2/1	Add 1 to A
	DA	A	;	1/1	Decimal adjust A for BCD correction
	MOV	@R0, A	;	1/1	Return A to result register (SEC or MIN)
	CJNE	A, #060H, BYPA	ss;	3/2	Compare and jump if result not equal to 60
	MOV	@RO, #O	;	2/1	Correct result to zero (SEC or MIN)
	SETB	C	;	1/1	Set carry to indicate corrected result
BYPASS:	INC	RO	;	1/1	Increment indirect address data pointer
	RET		;	1/2	Return from subroutine
			45	BYTE	S
		TOTAL:	66	BYTE	S
			49	CYCL	ES*
*Case wher	e 12:59:55	) is advancing to :	1:00	:00	

This timekeeping benchmark uses a pseudo software 5 ms delay loop as the basic core timing for emulating a real time clock. Note that the PIC16C5X does not have any hardware interrupts. Consequently, the program must keep track of when the counter RTCC overflows for real time applications. The RTTC F1 file register is only 8 bits, but with an 8-bit prescaler selected (1 : 256 RTTC rate), the RTTC emulates a 16-bit timer. The program keeps track of hours, minutes, and seconds in packed BCD format.

5 ms timing analysis: 0.5  $\mu$ s (instruction cycle time)  $\times$  256 (prescaler) = 128  $\mu$ s RTTC increment rate 5 ms emulation: 5000/128 = 39 cycles + residue of 8  $\mu$ s

EQU 3 EQU 20 EQU 21 EQU 23 EQU 24 7 SEC MIN HOUR	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	1/1 1/1 1/1 1/1	Select a 1:256 prescaler with RTTC Initialize SEC to 0
EQU 21 EQU 22 EQU 23 EQU 24 7 SEC MIN HOUR	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	, 1/1 1/1	Reg File F21 Reg File F22 Reg File F23 Reg File F24 Set up data for option register Select a 1:256 prescaler with RTTC Initialize SEC to 0
EQU 22 EQU 23 EQU 24 7 SEC MIN HOUR	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	, 1/1 1/1	Reg File F22 Reg File F23 Reg File F24 Set up data for option register Select a 1:256 prescaler with RTTC Initialize SEC to 0
EQU 23 EQU 24 7 SEC MIN HOUR	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	, 1/1 1/1	Reg File F23 Reg File F24 Set up data for option register Select a 1:256 prescaler with RTTC Initialize SEC to 0
EQU 24 7 SEC MIN HOUR	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	, 1/1 1/1	Reg File F24 Set up data for option register Select a 1:256 prescaler with RTTC Initialize SEC to 0
7 SEC MIN HOUR	;;;	, 1/1 1/1	Set up data for option register Select a 1:256 prescaler with RTTC Initialize SEC to 0
SEC MIN HOUR	;;;	, 1/1 1/1	Select a 1:256 prescaler with RTTC Initialize SEC to 0
MIN HOUR	;	, 1/1	Initialize SEC to 0
MIN HOUR	;		
HOUR	,	1/1	Initialize MIN to O
UOUD	;	1/1	Clear HOUR
HOUR	;	1/1	Initialize HOUR TO 1
217	;	1/1	256-39 = 217 (RTCC counter increments)
RTCC	;	1/1	Set up RTCC for 39 counts until overflow
STALL	;	-/-	Loop back on self to simulate main progra
	8 V	WORDS	3
-	STALL	8	STALL ; -/- 8 WORDS

------

STOVFLW:	BTESC	RTCC, 7		1/1	Test if RTCC has overflowed
	GOTO	TSTOVFLW	-	•	Loop back if test fails
	MOVLW	217	-	1/1	-
	MOVWF	RTCC	;	1/1	
	DECFSZ	CNTR		1/1	-
	GOTO	STALL			Go to MAIN program
	MOVLW	200		1/1	
	MOVWF	CNTR	;	1/1	
	MOVLW	SEC		•	Address of SEC to W
	MOVWF	520 F4		•	Address of SEC to F4
	CALL	INCBCD	-	1/2	
	BTFSS	F3, 2	-	•	Test and skip if zero result (Z is F3 bit 2)
	GOTO	STALL		•	Go to MAIN program
	CALL	INCBCD		•	Call INCBCD subroutine to increment MIN
	BTFSS	F3, 2		1/1	
	GOTO	STALL	-	•	Go to MAIN program
	INCF	HOUR			Increment hour
	MOVLW	10		•	Move 10 to W
	SUBWF	HOUR, W		1/1	
	MOVLW	6	;	•	Move 6 to W
	BTFSC	F3, 2		1/1	
	ADDWF	HOUR		•	Add 6 to HOUR for BCD correction
	MOVLW	013H			Move BCD 13 to W
	SUBWF	HOUR. W	-	•	HOUR - BCD 13 to W
	MOVLW	1		•	Move 1 to W
	BTFSC	- F3, 2		1/1	
	MOVWF	HOUR			Move 1 to hour if subtraction result zero
	GOTO	STALL		•	Go to MAIN program
INCBCD:	INCF	FO	;	1/1	Increment BCD data operand
	MOVF	FO, W	;	1/1	Move data to W
	MOVWF	TEMP	;	1/1	Move data to TEMP
	MOVLW	OFH	;	1/1	Move hex OF to W
	ANDWF	TEMP, W	;	1/1	Extract low order BCD digit
	MOVLW	10	;	1/1	Move 10 to W
	BSF	F3, 0	;	1/1	Set carry (reset borrow for subtraction)
	SUBWF	TEMP, W	;	1/1	TEMP - 10 to TEMP
	MOVLW	6	;	1/1	Move 6 to W
	BTFSC	F3, 2	;	1/1	Test if subtraction result zero (Z is F3 bit 2
	ADDWF	FO	;	1/1	Add 6 to correct BCD operand if test successful
	MOVLW	060H	;	1/1	Move BCD 60 to W
	BSF	F3, 0	;	1/1	Set carry (reset borrow for subtraction)
	SUBWF	FO, W	;	1/1	BCD operand - BCD 60 to W
	BTFSC	F3, 2	;	1/1	Test if subtraction result zero
	CLRF	FO	;	1/1	Reset BCD operand to zero if test successful
	INCF	F4	;	1/1	Increment indirect address pointer
	RETLW	0	;	1/2	Return from subroutine
Case wher	e 12:59:59	is advancing	to 1:00	:00 4	6 WORDS
		TOTAL:	54	WORD	S (Equivalent to 81 BYTES)

## COP8 BENCHMARK #8—SWITCH ACTIVATED FIVE SECOND LED

This benchmark samples a switch input to activate a five second output for turning on an LED. The switch is debounced with a 50 ms delay both on opening and closure. Once activated, the switch will turn on an LED output for five seconds and then turn it off, regardless of whether or not the switch is still activated. Once the switch is turned off, the procedure is repeated. Both the switch input and the LED output are low true.

	CNTR1 :		;		Three Counters in registers OFO, OF1, OF2			
	CNTR2 =		;					
	CNTR3 =		;					
	PORTLD		;		PORTL Data register			
	PORTLC		;		PORTL Configuration register			
	PORTLI	= 0D3	;		PORTL Input address			
LED5:	LD	B, #PORTLD	;	2/3	PORTL data register address to B pointer			
	LD	[B <b>+</b> ], #OFO	;	2/2	Set upper 4 bits of data register for low true output			
	LD	[B <b>+</b> ], #OFO	;	2/2	Configure L port for upper nibble output and			
			;		lower nibble input (incr B ptr to port input addr)			
WSWON:	IFBIT	0, [B]	;		Sample input switch (low true)			
	JP	WSWON	;	1/3	Wait for Switch ON			
SWON:	JSR	DLY50	;	2/5	Debounce 50 ms			
	RBIT	7, PORTLD	;	3/4	Turn on LED (low true)			
	LD	CNTR1, #100	;	2/3	Call DLY50 50 ms subroutine 100 times			
SEC5:	JSR	DLY50	;	2/5	to get 5 second LED ON time			
	DRSZ	CNTR1	;	1/3	Decrement CNTR1 and test for zero result			
	JP	SEC5	;	1/3	Loop back until count finished			
	SBIT	7, PORTLD	;		Turn off LED (low true)			
WSWOFF:	IFBIT	0, [B]	;	1/1	Sample input switch (low true)			
	JP	SWOFF	;	•	Jump to Switch OFF			
	JP	WSWOFF	;	1/3	Wait for Switch OFF			
SOFF:	JSR	DLY50	;	2/5	Debounce 50 ms			
	JP	WSWON	;	1/3	Repeat procedure (wait for Switch ON)			
DLY50:	LD	CNTR2, #33	;	2/3	Set up outer loop count			
	LD	CNTR3, #118	;	2/3	Set up initial inner loop count			
L00P:	DRSZ	CNTR3	;	1/3	Decrement inner loop count and test for zero			
	JP	LOOP	;	1/3	Loop back until inner count finished			
	DRSZ	CNTR2	;		Decrement outer loop count and test for zero			
	JP	LOOP	;	1/3	Loop back until outer count finished			
	RET		;	1/5	Return from subroutine			
*Cycle t	imes wit	thout wait loop	os37	BYTE	S			
			76	CYCL	ES*			
DLY50 TI	DLY50 TIMING ANALYSIS:		CYCLES					
	T		0					
	Initial (2 X 3)		6	~				
		$17 \times 6 + 1 \times 10^{-10}$						
		255 x 6 + 1 x 1 ating (5 - 2)	1049 3	200				
	Termina	ating (5 - 2)	3					
	TOTAL		50	001 E	quivalent to 50.001 ms $@$ 1 $\mu$ s per cycle			

## M68HC05 BENCHMARK #8-SWITCH ACTIVATED FIVE SECOND LED

This benchmark samples a switch input to activate a five second output for turning on an LED. The switch is debounced with a 50 ms delay both on opening and closure. Once activated, the switch will turn on an LED output for five seconds and then turn it off, regardless of whether or not the switch is still activated. Once the switch is turned off, the procedure is repeated. Both the switch input and the LED output are low true.

PORTB DDRB TEMP LDA STA STA	EQU \$01 EQU \$05 EQU \$9F #\$F0 PORTB DDRB	;;;;	2/2	Output data and configuration to A				
TEMP LDA STA	EQU \$9F #\$FO PORTB		2/2	Output data and configuration to A				
LDA STA	#\$FO PORTB		2/2	Output data and configuration to A				
STA	PORTB	; ;	2/2	Output data and configuration to A				
		;						
STA	DDRB		2/4	Set upper 4 bits of PORTB for low true output				
		;	2/4	Configure PORTB for upper nibble output				
		;		and lower nibble input				
BRSET	O, PORTB, WSWON	;	3/5	Sample input switch (low true)				
JSR	DLY50	;	3/6	Debounce 50 ms				
BCLR	7, PORTB	;	2/5	Turn on LED (low true)				
LDA	#100	;	2/2	Call DLY50 50 ms subroutine 100 times				
JSR	DLY50	;	3/6	to get 5 second LED ON time				
DECA		;	1/3	Decrement count				
BNE	SEC5	;	2/3	Loop back until count finished				
BSET	7, PORTB	;	2/5	Turn off LED (low true)				
BRCLR	O, PORTB, WSWOF		3 <b>/</b> 5					
JSR	DLY50	;	3/6	Debounce 50 ms				
BRA	WSWON	;	2/3	Repeat procedure (wait for Switch ON)				
STA	TEMP	;	2/4	Save A				
LDA	#65	;	2/2	Set up outer loop count				
LDX	#226	;	2/2	Set up inner loop count				
DECX		;		Decrement inner loop count				
BNE	LOOP	;	2/3	Loop back if non-zero				
DECA		;		Decrement outer loop count				
BNE	LOOP	;		Loop back if non-zero				
LDA	TEMP	;	2/3	Restore A				
RTS		;	1/6	Return from subroutine				
		47	BYTE	S				
		88	CYCL	ES*				
es without w	ait loops							
NG ANALYSIS:		CY	CLES					
Initial (4.	т 9 т 9\	8						
			31					
	•							
•		8						
				Equivalent to 50.000 ms @ 0.5 $\mu$ s per cycle				
	BCLR LDA JSR DECA ENE ESET BRCLR JSR BRA STA LDA LDA LDA DECX ENE LDA RTS SW without w NG ANALYSIS: Initial (4 1 x (225 x 64 x (255 x))	BCLR7, PORTBLDA#100JSRDLY50DECA	BCLR       7, PORTB       ;         LDA       #100       ;         JSR       DLY50       ;         DECA       ;       ;         BNE       SEC5       ;         BSET       7, PORTB       ;         BRCLR       0, PORTB, WSWOFF;       ;         JSR       DLY50       ;         BRA       WSWON       ;         STA       TEMP       ;         LDA       #65       ;         DLX       #226       ;         DECX       ;       ;         BNE       LOOP       ;         DA       TEMP       ;         RTS       ;       ;         Without wait loops       ;       47         MG       ANALYSIS:       CYO         Initial (4 + 2 + 2)       8       ;         1 x (225 x 6 + 1 x 11)       130         64 x (255 x 6 + 1 x 11)       980	BCLR       7, PORTB       ; 2/5         LDA       #100       ; 2/2         JSR       DLY50       ; 3/6         DECA       ; 1/3         BNE       SEC5       ; 2/3         BSET       7, PORTB       ; 2/5         BRCLR       0, PORTB, WSWOFF; 3/5       JSR         DLY50       ; 3/6         BRA       WSWON       ; 2/3         STA       TEMP       ; 2/4         LDA       #65       ; 2/2         LDX       #226       ; 2/2         DECX       ; 1/3       BNE       LOOP       ; 2/3         DECA       ; 1/3       ENE       LOOP       ; 2/3         RTS       : 100P       ; 2/3       IDA       TEMP       ; 2/3         RTS       : 1/6       : 1/6       47       BYTE         es without wait loops       : 1/6       : 1/2       1/6         Initial (4 + 2 + 2)       8       : 1 x (225 x 6 + 1 x 11)       1361         64 x (255 x 6 + 1 x 11)       1361       64 x (255 x 6 + 1 x 11)       98624				

## 80C51 BENCHMARK #8-SWITCH ACTIVATED FIVE SECOND LED

This benchmark samples a switch input to activate a five second output for turning on an LED. The switch is debounced with a 50 ms delay both on opening and closure. Once activated, the switch will turn on an LED output for five seconds and then turn it off, regardless of whether or not the switch is still activated. Once the switch is turned off, the procedure is repeated. Both the switch input and the LED output are low true.

LED5:	MOV	P1, #00F			Configure lower 4 bits of port Pl for input
WSWON:		P1.0, WSWON			Sample input switch (low true)
SWON:	ACALL	DLY50	;		Debounce 50 ms
	CLR	P1.7			Turn on LED (low true)
	MOV	R2, #100			Call DLY50 50 ms subroutine 100 times
SEC5:	ACALL	DLY50		•	to get 5 second LED ON time
	DJNZ SETB	R2, SEC5 P1.7		•	Decrement count and test and test for zero result
WSWOFF					Turn off LED (low true) Sample input switch (low true)
SWOFF:		DLY50			Debounce 50 ms
30011.	AJMP	WSWON			Repeat procedure (wait for Switch ON)
	AUMI	"Bron	,	~/~	Repeat procedure (ware for swrtch on)
DLY50:	MOV	R3, #98	;	2/1	Set up outer loop count
	MOV	R4, #68	;	2/1	Set up inner loop count
LOOP:	DJNZ	R4, LOOP	;	2/2	Decrement inner loop count and test for zero
	DJNZ	R3, L00P	;	2/2	Decrement outer loop count and test for zero
	RET		;	1/2	Return from subroutine
			34	BYTE	S
				CYCL	
*Cycle	times wi	thout wait loop	s		
DLY50	TIMING AN	ALYSIS:	CY	CLES	
		L (2 x 1)	2	~	
		7 x 2 + 1 x 4) 255 x 2 + 1 x 4			
		ating (2)	2	000	
		(~)	~		
	TOTAL		50	000 E	quivalent to 50.000 ms @ 1 $\mu$ s per cycle

## PIC16C5X BENCHMARK #8—SWITCH ACTIVATED FIVE SECOND LED

This benchmark samples a switch input to activate a five second output for turning on an LED. The switch is debounced with a 50 ms delay both on opening and closure. Once activated, the switch will turn on an LED output for five seconds and then turn it off, regardless of whether or not the switch is still activated. Once the switch is turned off, the procedure is repeated. Both the switch input and the LED output are low true.

	PORTB	EQU 6	;		Register File F6			
	CNTR	EQU 21	;		Reg File F21			
	CNTR2	EQU 22	;		Reg File F22			
	CNTR3	EQU 23	;		Reg File F23			
LED5:	MOVLW	FOH	;	1/1	Output data to W			
	MOVWF	PORTB	;	1/1	Set upper 4 bits of port for low true output			
	MOVLW	OFH	;	1/1	Tri-state control to W			
	TRIS	PORTB	;	1/1	Tri-state lower 4 bits of port for input			
WSWON:	BTFSC	PORTB, O	;	1/1	Sample input switch (low true)			
	GOTO	WSWON	;	1/2	Wait for Switch ON			
SWON:	CALL	DLY50	;	1/2	Debounce 50 ms			
	BCF	PORTB, 7	;	1/1	Turn on LED (low true)			
	MOVLW	100	;	1/1	Five sec count to W			
	MOVWF	CNTR	;	-	Call DLY50 50 ms subroutine 100 times			
SEC5:	CALL	DLY50	;	1/2	to get 5 second LED ON time			
	DECFSZ	CNTR	;	-	Decrement CNTR1 and test for zero result			
	GOTO	SEC5	;	1/2				
	BSF	PORTB, 7	;	-	Turn off LED (low true)			
WSWOFF:	BTFSS	PORTB, 0	;	-	Sample input switch (low true)			
	GOTO	WSWOFF	;	-	Wait for Switch OFF			
SWOFF:	CALL	DLY50	;	•	Debounce 50 ms			
Sworr.	GOTO	WSWON	;	1/2				
DLY50:	MOVLW	130	;	1/1	Outer loop count to W			
	MOVWF	CNTR2	;	1/1	Set up outer loop count			
	MOVLW	221	;	1/1	Inner loop count to W			
	MOVWF	CNTR3	;	1/1	Set up inner loop count			
L00P:	DECFSZ	CNTR3	;	1/1	Decrement inner loop count and test for zero			
	GOTO	LOOP	;	1/2	Loop back until inner count finished			
	DECFSZ	CNTR2	;	-	Decrement outer loop count and test for zero			
	GOTO	LOOP	;	-	Loop back until outer count finished			
	RETLW	0	;	-	Return from subroutine			
			27	WORD	S (Equivalent to 40 1/2 BYTES)			
*Cycle times without wait loops		37 CYCLES*						
DLY50 TIMING ANALYSIS:		CY	CLES					
	Initial (4 x 1)		4					
	$1 \times (220 \times 3 + 1 \times 5)$			65				
	129 x (255 x 3 + 1 x 5) Terminating (2 - 1)		99	99330				
			1					
			100000 Equivalent to 50.000 ms $@$ 0.5 $\mu$ s/cycle					

	OF RESULTS (Both Pos	sitive (+) and Nega	tive (—)					
Benchmark #1 COP8	<ul> <li>BLOCK TRANSFER</li> <li>Two indirect data point</li> </ul>	re(+): IEBNE inst	(+)					
M68HC05	Indexed addressing (+	<b>v</b> <i>n</i>	· · ·					
80C51	Two indirect data point							
PIC16C5X	Only one indirect data - BINARY ADDITION	pointer (-)						
COP8	Two indirect data point	ers (+); IFBNE instr	ruction (+)					
M68HC05	Indexed addressing wit	. ,						
80C51 PIC16C5X	Two indirect data point Only one indirect data	. ,						
	- BCD SUBTRACTION							
COP8	Two indirect data point				ruction (+)			
M68HC05 80C51	Indexed addressing wit Two indirect data point	<b>(</b> )/			htract (-)			
PIC16C5X	Only one indirect data		, ,		Suddi ( )			
Benchmark #4	- TABLE SEARCH							
COP8	LAID instruction (+); L				+)			
M68HC05 80C51	Indexed addressing (+ 16-bit DPTR (data point				combine compariso			
	and branch (+)		()	,, 20112 1101 40101				
PIC16C5X	RETLW instruction (+)							
	- INPUT/OUTPUT MAN		al hit control $(\pm)$					
COP8 M68HC05	I/O Port Configuration I/O Port Data Direction			VAP to reverse nib	bles (-)			
80C51	I/O Port Data Direction reg's for individual bit control $(+)$ ; No SWAP to reverse nibbles $(-)$ Distinction between tristating for input versus output of 1 (?-); No configuration register $(-)$							
PIC16C5X	TRIS (tristate instructio	, ( ,,	0 ()					
COP8	- SERIAL INPUT/OUTP Microwire/Plus for series							
M68HC05								
80C51	Serial I/O with 8-bit shi	ft register mode can	not input and output s	imultaneously (-);	MOV A, @A + DPT			
PIC16C5X	instruction (+) Lack of any dedicated	serial I/O (-); RETI	W instruction (+)					
Benchmark #7	- TIMEKEEPING							
COP8	Timer autoreload with i		. ,					
M68HC05 80C51	Timer Output Compare Lack of 16-bit timer au		for real time cumbers	some and confusing	g (—)			
PIC16C5X	OPTION instruction to	. ,	er (+); Lack of timer i	nterrupt (-); No tir	ner autoreload (-)			
Benchmark #8	- SWITCH ACTIVATED	5 SEC LED						
COP8 M68HC05	Lack of bit testing for b Bit testing for both set		atility of index register					
80C51	DJNZ instruction comb	( <i>)</i> .		. ,	ne bit testing and			
	branch (+)	Ū			0			
PIC16C5X	Bit testing for both set	and clear (+)						
	TABLE I. Th	e Benchmark Resu	Its: Code Size Efficie	ncy in Bytes				
BENCHMARK BYTES		National COP8	Motorola 68HC05	Intel 80C51	Microchip PIC16C5X			
Five Byte Block Move		7	9	11	21			
Four Byte Binary Addition		10	13	14	28 1⁄2			
Four Byte BCD Subtraction		25	54	39	82 1⁄2			
Three Byte Table Search		42	40	29	. 51			
Input/Output Manipulation		26	42	33	37 1⁄2			
Serial I/0	D with Offset Table	31	31	35	45			
Timekee		60	87	66	81			
	ctivated 5s LED	37	47	34	40 1/2			
	TOTAL	238	323	261	387			
	RATIO							
		1	1.36	1.10	1.63			

BENCHMARK CYCLE/ $\mu$ s	National COP8	Motorola 68HC05	Intel 80C51 32/32	Microchip PIC16C5X 62/31
Five Byte Block Move	47/47	76/38		
Four Byte Binary Addition	48/48	85/42.5	33/33	62/31
Four Byte BCD Subtraction	97/97	567/283.5	91/91	274/137
Three Byte Table Search (Note 2)	77/77	80/40	30/30	52/26
Input/Output Manipulation (Note 3)	24/24	53/26.5	17/17	21/10.5
Serial I/O with Offset Table (Note 1)	36/36	54/27	52/52	214/107
Timekeeping (Note 5)	80/80	218/109	49/49	69/34.5
Switch Activated 5s LED (Note 4)	76/76	88/44	27/27	37/18.5
TOTAL	485/485	1221/610.5	331/331	791/395.5
RATIO	1/1	2.53/1.26	0.68/0.68	1.63/0.82

Note 1: Couplet (address, data) loop time: address and data input, updated data output.

Note 2: First search iteration falls with 1st byte mismatch, second search iteration successful.

Note 3: Case where P1 < P2.

Note 4: Cycle times without wait loops.

Note 5: Case where 12:59:59 is advancing to 1:00:00.

#### 7.0 CONCLUSIONS

This report provides a detailed study of the instruction sets of popular 8-bit single chip microcontrollers. Eight benchmark programs, demonstrating data movement, arithmetic operations, I/O manipulation, and timekeeping, were coded for four current microcontrollers.


In terms of byte efficiency, the COP8 from National, uses 8% less program space than its nearest competitor, the Intel 80C51. The COP8 uses, 26% less program space than Motorola 68HC05, 39% less program space than the Microchip PIC16C5X. Code efficiency is important because it enables designers to pack more on-chip functionality into less program memory space. Selecting a microcontroller with smaller program memory size translates into lower system costs, and the added security of knowing that more code can be packed into the microcontroller.

In terms of code execution, Intel's 80C51 is the fastest, while COP8 executes these benchmark routines faster than Motorola 68HC05 and Microchip PIC16C5X.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.  A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.