# Interfacing the LM12454/8 Data Acquisition System Chips to the 80C51 Family of Microcontrollers

# Table of Contents

# 2.0 GENERAL OVERVIEW

- 2.1 The DAS Programming Model
- 2.2 Programming Procedure
- 2.3 A Typical Program Flowchart
- 2.4 The DAS/Processor Interface

#### 3.0 THE 80C51 MICROCONTROLLER FAMILY

3.1 80C51 Memory Organization

- 3.1.1 Program Memory
- 3.1.2 Data Memory (RAM)
- 3.2 80C51 Hardware Description
- 3.3 Other 80C51 Features

#### 4.0 THE 80C51 HARDWARE INTERFACE

- 4.1 Complete Address Decoding
- 4.2 Simple and Minimal Address Decoding
- 4.3 Timing Analysis
  - 4.3.1 Complete Address Decoding
  - 4.3.2 Simple and Minimal Address Decoding

# 5.0 A SYSTEM EXAMPLE: A SEMICONDUCTOR FURNACE

- 5.1 Assumptions and System Requirements
- 5.2 DAS Setup and Register Programming
- 5.3 Microcontroller Programming
- 5.4 80C51 Assembly Routine for the Semiconductor Furnace Example
- Appendix A: Register Bit Assignments and Programmer's Notes
- Appendix B: Critical Timing Considerations

#### **1.0 INTRODUCTION**

The LM12458 family of data acquisition system (DAS) components offers a self-calibrating, 12-bit + sign A/D converter with choice of single ended, fully differential, or mixed inputs, with on-chip differential reference, 4 or 8-input anaNational Semiconductor Application Note 949 Nicholas Gray May 1994



log multiplexer, sample-and-hold, an impressive, flexible programmable logic system and a choice of speed/power combinations. The programmable logic has the circuitry to perform a number of tasks on its own, freeing the host processor for other tasks. This logic includes:

- An instruction RAM that allows the DAS to function on its own (after being programmed by the host processor) with programmable acquisition time, input selection, 8-bit or 12-bit conversion mode, etc.
- Limit registers for comparison of the inputs against high and low limits in the "watchdog" mode.
- A 32-word FIFO register to store conversion results until read by the host.
- Interrupt control logic with interrupt generation for 8 different conditions.
- A 16-bit timer register.
- Circuitry to synchronize signal acquisition with external events.
- A parallel microprocessor/microcontroller interface with selectable 8-bit or 16-bit data access.

Because the members of the LM12458 family are so versatile, working with them may appear, at first, to be an overwhelming task. However, gaining a basic understanding of the device will prove to be fairly easy and using it to be as easy as programming the host microprocessor or microcontroller.

The LM12458 family has 6 members, as shown in Table I. This Application Note will simply refer to the DAS or to the LM12458 as generic names for any member of the family. The drawings illustrate only the 8-input versions of the family, although references are meant to include the 4-input members as well. A brief overview of the DAS and information related to the subjects of discussion are given here, but this Application Note should be used in conjunction with the device data sheet and assumes that the reader has some familiarity with the device. Similarly, the 80C51 family of microcontrollers is discussed briefly here, but the assumption is that the reader is familiar with that device.

nterfacing the LM12454/8 Data Acquisition System Chips to the 80C51 Family of Microcontrollers

AN-949

MCS™ is a trademark of Intel Corporation

© 1995 National Semiconductor Corporation TL/H/12068

Device Number	Clock Frequency (Max, MHz)	Operating Supply Voltage	Number of MUX Inputs	Internal Reference	Low Voltage Flag
LM12454	5	5.0±10%	4	Yes	Yes
LM12458	5	$5.0\pm10\%$	8	Yes	Yes
LM12H454	8	$5.0\pm10\%$	4	Yes	Yes
LM12H458	8	5.0±10%	8	Yes	Yes
LM12L454	6	3.3±10%	4	No	No
LM12L458	6	$3.3\pm10\%$	8	No	No

#### 2.0 GENERAL OVERVIEW

The DAS has 3 different modes of operation: 12-bit + sign conversion, 8-bit + sign conversion, and 8-bit + sign comparison. The latter is referred to as the "watchdog" mode. No conversion is performed in the watchdog mode, but the DAS samples the selected input(s) and compares it/them with values of the low and high limits stored in the instruction RAM. This comparison is done with a voltage comparator with one comparator input being the selected multiplexer input (pair) and the other input being the appropriate tap on the internal capacitive ladder of the converter. This tap is selected by a programmed value in the instruction register. If the input voltage is outside of the user defined and programmed minimum/maximum limits, an interrupt can be generated to indicate a fault condition, and the host processor could then service that interrupt, taking the appropriate action.

The 8 possible interrupts can be individually masked or enabled as desired by the user.

The DAS is designed to be controlled by a processor, but the DAS' functionality off loads most of the data acquisition burden from the processor, resulting in a great reduction of software and processor overhead. The processor downloads a set of operational instructions to the DAS' RAM and registers, then issues a start command to the DAS, which performs conversions and/or comparisons as indicated by the instructions, loading conversion results into the FIFO, while the processor is free to do other chores, or can be idled, if not needed.

There are two basic options at this point. The DAS can generate an interrupt to the processor when a predetermined number of conversion results are stored in the FIFO, or when any other interrupt conditions have occurred. The processor can then service the interrupt by reading the FIFO or taking whatever corrective action is appropriate. Alternatively, the processor can read the data or give a new command to the DAS without waiting for an interrupt from the DAS.

Internal operation ceases when the DAS is accessed by pulling the  $\overline{CS}$  pin low.

#### 2.1 The DAS Programming Model

*Figure 1* illustrates the functional block diagram or user programming model of the DAS, and is not intended to reflect the actual implementation of the internal building blocks. The Model contains the following blocks:

- A flexible analog multiplexer with differential output. The inputs can be programmed with any input referenced to any other input or to ground.
- A differential, self-calibrating 12-bit + sign A/D converter.

- A 32-word by 16-bit FIFO as the output data register.
- An instruction RAM that can be programmed for a single execution or to repeatedly perform a series of conversions and/or comparisons on the selected input channels.
- A series of registers for overall control and configuration of the DAS operation and indication of internal status.
- Interrupt generation logic to request service from the processor under specific conditions.
- Parallel interface logic for input/output operations between the DAS and the processor. All registers shown in the diagram can be read and most of them can also be written to by the user through the input/output block.
- A controller unit that controls the interactions of the various internal blocks, including performance of the conversion, comparison, and calibration sequences.

The INSTRUCTION RAM is divided into 8 separate words of 48 (3x16) bits. Each word consists of three 16-bit sections, each with a unique address. The three different sections of each word are selected by a 2-bit RAM Pointer (RP) for read/write operations. The RP is part of the Configuration Register.

Figure 1 shows the Instruction RAM sections labeled as Instructions, Limits #1, and Limits #2. The instruction section holds operational information such as the input channels to be selected, the mode of operation of that instruction, and how long the acquisition time should be. The Limits sections are used in the watchdog mode and hold user-defined limits. The watchdog limits are usually one high and one low limit, but it is possible to program two low or two high limits.

The DAS begins executing from Instruction 0 and continues executing subsequent instructions up to any user specified instruction, where it "loops back" to Instruction 0 or pauses, depending upon user programming. Not all 8 instructions need to be executed. The cycle may be repeatedly executed until stopped by the user, until the FIFO is full, or until the FIFO holds a user programmed number of conversion results.

The user should access the Instruction RAM only when the sequencer is stopped.



FIGURE 1. DAS Functional Block Diagram, Programming Model

The FIFO Register is used to store the results of the conversions. This register is "read only" to the user and all the locations are accessed through a single address. Each time a conversion is performed, the result is stored in the FIFO and the FIFO's internal write pointer points to the next location. The pointer rolls back to location 0 after a write to location 31. A similar flow occurs during FIFO reads. The internal FIFO writing and the external FIFO reading do not affect each other's pointers.

The CONFIGURATION Register is the main "control panel" of the DAS. Writing data to the Configuration Register tells the DAS to perform operations such as start or stop the sequencer, reset the pointers and flags, enter standby mode for low power consumption, calibrate offset and linearity, and select RAM sections.

The INTERRUPT ENABLE Register allows the user to activate any or all of the 8 interrupt sources. It also holds a user programmable value to indicate the number of conversions to be stored in the FIFO before a data ready interrupt is generated, and a user programmable value to indicate which instruction will generate an interrupt just before that instruction is to be executed.

The INTERRUPT STATUS and LIMIT STATUS Registers are "read only" and are used to indicate which conditions have generated the interrupt and what limits have been exceeded. The appropriate bits are set upon occurrence of their corresponding interrupt conditions whether or not that interrupt is enabled for external interrupt generation. All interrupt bits in the Interrupt Status Register are cleared whenever this register is read or a device reset is issued. The Limit Status Register) is read or a device reset is issued.

The TIMER Register is used to insert a delay before execution of any selected instruction(s). This can be useful for reducing the generation of redundant data when converting slowly changing signals.

Appendix A shows the DAS accessible registers and a brief description of their bit assignments. Appendix A also has empty register models that can be used as a programming tool and for design documentation.

## 2.2 Programming Procedure

Defining a general programming procedure is not practical due to the high flexibility of the DAS and the broad variety of possible applications. However, the following typical procedure demonstrates the basic concepts of DAS programming:

- Reset the DAS by setting the RESET bit and select RAM section "00" through the Configuration Register.
- Load instructions to the Instruction RAM (1 to 8 instructions).
- Select RAM section "01" (if used) through the Configuration Register to program the first set of watchdog limits.
- Load limits #1, 1 to 8 values (if used).
- Select RAM section "10" (if used) through the Configuration Register to program the second set of watchdog limits.
- Load limits #2, 1 to 8 values (if used).
- Initialize the Interrupt Enable Register by selecting the conditions to generate an interrupt at the INT pin (if interrupt used).
- Program the Timer Register for required delay (if used).
- Start the sequencer operation by setting the START bit in the Configuration Register. Set the other bits in the Configuration Register at the same time, as required.

After the DAS starts operating, the processor may respond to interrupts from the DAS, or it may interrogate the DAS at any time.

#### 2.3 A Typical Program Flowchart

*Figure 2* shows a typical DAS program flowchart as applied to the DAS. *Figure 2a* shows initialization of the DAS and the start of conversions, while *Figure 2b* illustrates one general form of the DAS interrupt service routine. It is assumed here that the processor reads the DAS registers and takes appropriate action only upon receiving an interrupt from the DAS, freeing the host processor for other tasks until an interrupt is generated.





The Processor Initialization step is used to define addresses, memory space and values, as well as any other system initialization needed for the application.

After the DAS is initialized by writing the appropriate information to it, the processor interrupts that will be used are enabled and a full calibration cycle is ordered for the DAS, which is required for 13-bit accuracy. One full calibration may be done at power up with or without calibrations at specified time intervals or upon occurrence of given conditions. A full calibration cycle takes about 1 ms with a 5 MHz clock, or about 0.6 ms with an 8 MHz clock. A delay can be inserted into the processor code after initiating a calibration cycle to allow for the calibration to be completed before starting the DAS sequencer, the processor can wait for a "calibration complete" interrupt from the DAS as is done with the example given in this Application Note, or the DAS' Interrupt Status Register can be read for the corresponding flag bit.

The full calibration cycle affects some of the DAS' internal flags and pointers, which will influence the execution of the first instruction after completion of calibration, so the DAS should be reset after a calibration cycle to avoid false instruction execution.

The sequencer is started by writing a "1" to the START bit in the Configuration Register. The bits shown as "P" (Program) in the flow chart are user defined and determine the different modes of operation during conversions. These will be discussed later. All other bits should be set as shown. Note that words of 16 bits are shown in the flow chart, and that the 80C51 family of microcontrollers will transfer only 8 bits of data at a time.

At the start of the interrupt service routine (*Figure 2b*), a zero is written to the START bit in the Configuration register to stop conversion. This is not necessarily needed unless required for accuracy or timing purposes. Results of conversions can be noisier and less accurate if reads and/or writes of the DAS are performed while it is converting. The degree of any resulting inaccuracy depends upon many aspects of system design and is not easily quantified. However, reading during conversions has been shown not to cause serious accuracy problems in most systems.

There are two timing issues regarding the reading during conversion that need to be addressed.

Whenever the  $\overline{CS}$  line of the DAS is low, as when reading or writing to the DAS, *the internal clock is gated off* to stop internal bus activities. This is done to prevent internal conflicts. External reads and writes are asynchronous to internal bus activities. This pause of the internal clock will increase the total acquisition plus conversion time for the interrupted instruction. The amount of this time increase is variable and is not easily predicted because the processor and DAS are not synchronized with each other.

Sometimes it is critical to maintain equal time intervals between successive readings of the same input, as when performing an FFT upon the data. There are two ways to insure that the time intervals between conversions remain constant. The first is to avoid reading the DAS while conversions are being performed. This could be difficult if a lot of data is being gathered as the FIFO has a 32 word limit.

The other way to insure equal time intervals between successive readings of the same input is to use the SYNC input of the DAS. To properly use this input, the I/O bit of the Configuration Register (bit 7) must be set, as must be the SYNC bit (bit 8) of the Instruction RAM. When this is done,

the input is acquired at the rising edge of the SYNC input, and conversion begins at the rising edge of the next clock (CLK) input.

There are a couple of concerns when doing this. The first is that the SYNC signal period is long enough to allow execution of all programmed instructions. Second, there must be enough time after completion of one sequencer cycle for the processor to access the DAS and read the registers before another rising edge of the SYNC input. This second requirement, of course, is the most stringent and incorporates the first. Appendix B gives some insight into using the SYNC input.

The main task of the interrupt service routine is to read the DAS' Interrupt Status Register and test its interrupt bits for the source of the interrupt, followed by the appropriate application dependent action. The sequence of bit tests in a given system would depend upon the priority level of the interrupts in that system. Also, actual systems may not use all of the interrupts, so the extra bit tests may be eliminated from the routine. The actual tasks to be performed for each interrupt are system related, so cannot be specified here.

#### 2.4 The DAS/Processor Interface

The 80C51 family of 8-bit microcontrollers is a popular one with a still growing product line. Reference to the 80C51 in this application note is intended to also include all derivatives, as well as the NMOS versions.

The interface between the processor and the DAS is similar to a memory or I/O interface; the 80C51 sees the DAS as a group of I/O registers with specific addresses. Some of the possible DAS/80C51 interface schemes are shown in *Figures 3*, 4 and 5.

*Figure 3* shows a generic interface scheme for the 80C51. This is a maximum system scheme, assuming that the microcontroller is accessing other peripherals or memory in addition to the DAS. In this case external address latches and an address decoder are required to select the DAS, other peripherals, or memory. The exact configuration of the address decoder, of course, would depend upon individual system requirements.

The DAS can interface with both multiplexed and non-multiplexed address/data bus architectures. The DAS' ALE input and internal latches allow the DAS to interface to a multiplexed address/data bus when external address latches are not required by the rest of the system. *Figure 4* indicates how this might be implemented.

In smaller systems it is possible to use a simpler address decoding scheme, such as shown in the example of *Figure* 4, where all signals but a Chip Select come directly from the 80C51. The DAS latches the  $\overline{CS}$  input signal with the ALE, so a higher order address bit may be used to drive the  $\overline{CS}$ , reducing the circuit to the ultimate in simplicity, as indicated in *Figure 5*. This does, however, limit the total available external address space.

The DAS can be accessed in either 8-bit or 16-bit data width by using the BW (Bus Width) pin of the DAS to select 8-bit or 16-bit access mode. Since the 80C51 is limited to 8-bit data transfers, the BW pin is tied high for 8-bit access when used with this family, and address line A0 selects the lower or upper byte of a 16-bit register. As shown in *Figure* 6, the DAS appears to the processor as a group of 28 separate 8-bit I/O locations. In 16-bit systems, the BW pin would be tied low, and address line A0 would be a "don't care". Note that each set of eight 16-bit Instruction RAM words has the







# 3.1 80C51 Memory Organization

All 80C51 derivatives have separate address space for program and data memory, as shown in *Figure 8*. This logical separation of data and program memory space allows both memory areas to be addressed with 8-bit addresses. However, 16-bit data memory addresses can be generated by using the 16-bit DPTR register.

Although up to 64 kbytes can be addressed, on-board program memory of the 80C51 itself is 4 kbytes, with zero to 32 kbytes available in various family derivatives. The read strobe for external program memory is the PSEN (Program Store Enable). The entire 64k program memory area can be addressed off-chip. So, in the 80C51, with 4 kbytes of ROM (or the 87C51 with 4 kbytes of EPROM), we can have 64 kbytes of program memory off-chip, plus 4 kbytes onchip. Care must be exercised, however, in switching between on-board and external program memory. The  $\overline{EA}$  (External Access) pin is used to determine whether external or internal program memory is being used. Note that only those derivatives with more than 128 bytes of RAM have the indirectly addressable data memory above address 7FH.

Data Memory (RAM) occupies a separate address space from Program Memory. In the 80C51, the lower 128 bytes of data memory are on-chip, and up to 64 kbytes of external RAM can be addressed. Derivatives have from zero to 512 bytes of RAM.



#### 3.1.1 Program Memory

The lower portion of Program Memory contains the locations from which execution begins upon reset or the occurrence of an interrupt. After reset, the CPU begins execution from location 0000H, and each interrupt is assigned a location from which execution begins upon invocation of that interrupt. There are 3 bytes allowed for reset programming, so these should be used to cause a jump to the start of the program, which should be above the interrupt vector locations. Eight bytes are allowed for each interrupt execution location. These lower bytes are assigned as follows:

0000H	Reset
0003H	Interrupt 0
000BH	Interrupt 1
0013H	Interrupt 2
001BH	Interrupt 3
0023H	Interrupt 4

An interrupt causes the CPU to begin executing from the above indicated location. If any given interrupt is not being used, its service location is available as general purpose Program Memory. These service locations are located at 8 byte intervals. If a given interrupt service routine is short enough, it can be located within these 8 bytes. Longer service routines can use a jump instruction to skip over subsequent interrupt service locations that are in use.

The lowest 64 bytes to 4 kbytes (whatever on-chip ROM is present) of Program Memory can be either in the on-chip ROM or in external ROM. This selection is made by connecting the  $\overline{\text{EA}}$  pin either to V<sub>CC</sub> or V<sub>SS</sub> (Ground). With this pin tied high, program fetches from addresses 0000H through 0FFFH are from internal ROM, while program fetches from 10000H through FFFFH are directed to external ROM. With the  $\overline{\text{EA}}$  pin tied low, all program fetches are from external ROM.

A general hardware configuration to execute from external Program Memory is shown in *Figure 9*. Note that 16 I/O lines are used for bus functions during external Program Memory access. Port 0 (P0) is a multiplexed address/data bus, and carries the low byte of the Program Counter (PCL) as an address, and then goes into a float state awaiting the arrival of the code byte from the Program Memory. While PCL is valid on Port 0, the ALE (Address Latch Enable) signal clocks this byte into an address latch. Meanwhile, Port 2 (P2) carries the high byte of the Program Counter (PCH), PSEN strobes the Program Memory, and the code byte is read into the microcontroller.

External Program Memory addresses are always 16 bits wide, even though the actual amount of Program Memory may not require the full 16 bits. External program execution sacrifices two of the 8-bit ports, P0 and P2, to the function of accessing Program Memory.



FIGURE 9. A General Hardware Configuration to Execute from External Program Memory

#### 3.1.2 Data Memory (RAM)

A complete discussion of 80C51 data memory would include both internal and external RAM, but the discussion here will be limited to internal RAM. Also, since this discussion of data memory is centered around the 80C51, this discussion is limited to those derivatives which, like the 80C51, have 128 bytes of RAM.

The Lower 128 bytes of RAM are shown mapped in *Figure 10*. The SFRs (Special Function Registers) are mapped to the 128 bytes of memory space immediately above the first 128 bytes, starting at address 80H. Those devices with more than 128 bytes of RAM share this second 128 bytes with the SFR memory space, but the SFRs can only be **directly** accessed, while memory in this space can only be **indirectly** accessed.



*Figure 11* details the 80C51 RAM organization. Care must be taken not to use RAM locations that correspond to the register banks that will be used. Each of these register banks contains eight registers, referred to as Register R0 through R7 in program instructions. These registers can be used for relative addressing, as counters, and for temporary data storage. Two bits in the PSW (Program Status Word) select which register bank is in use. The next 16 bytes above the register banks is a block of bitaddressable memory space. If the program uses only Register Bank 00, then memory locations 08H through 1FH also may be used for data storage. In the program detailed here, data memory locations 40H through 5DH are used to store the conversion results read from the DAS. Should more RAM be required than is available in the 80C51 for a given application, a member of the 80C51 family with more RAM should be selected (the 80CE558 has 1024 bytes of RAM), or up to 64 kbytes of external RAM may be used. *Figure 11* shows RAM organization as used by the example program we will develop here.



#### 3.2 80C51 Hardware Description

The 80C51 maps 21 registers onto the upper portion of Data Memory (RAM) in what is called SFR Memory. Those registers with the three least significant address bits equal to zero (addresses x0H and x8H) are bit addressable. *Figure 12* indicates how these Special Function Registers are mapped onto RAM. Note that, while the SFR memory map of *Figure 12* has many "holes" in it, these are not usable data storage locations as nothing is located in these areas. The SFRs are not actually part of memory, but are mapped onto memory.



Figure 12. 80C51 Special Function Register (SFR) Map

Most members of the 80C51 family use a dynamic CPU, meaning that node capacitances are used for temporary, dynamic storage within the CPU. For this reason, the CPU can "forget" what it is doing if the clock rate is too slow. Dynamic nodes are used to reduce transistor count, decrease die size, and provide a more economical device. The on-chip RAM, however, is fully static; it is only the CPU that is dynamic. Minimum clock frequency is individual product dependent, but is 3.5 MHz for most of the dynamic CPU devices in the family.

The 80(C)31 is ROMless, while the 80(C)51 contains a mask programmable ROM, and the 87C51 has EPROM Program Memory. For the derivatives of the family, the 80Cxx devices are ROMless, the 83Cxx devices have mask programmable ROM, and the 87Cxx devices have EPROM Program Memory. Many of the EPROM versions are available as OTP. The 80C51 family **Special Function Registers** are described below.

The **ACC** is the **Accumulator**, also referred to as, simply, **A**. The **B Register** is used during multiply and divide operations. For other instructions it can be used as a scratch pad register.

The **Program Status Word (PSW)** register contains program status information, including the carry flag, an auxiliary carry flag (for BCD operations), an overflow flag, two userdefined flags, two register bank select bits, and a parity flag.

The **Stack Pointer (SP)** register indicates the last location to hold information saved with the PUSH instruction, and can reside anywhere in on-chip RAM. It is initialized to 07H after reset, causing the stack to begin at 08H, which is where Register Bank 01 is located. If it is desired to have the stack at some other location, it should be initialized early in the program and before a PUSH instruction is executed.

The **Data Pointer (DPTR)** consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address and can be manipulated as a 16-bit register (DPTR) or as two independent 8-bit registers (DPH and DPL). **Ports 0 to 3** are the SFR latches of the respective ports. When used as an input, the external state of the port pin will be held in the port SFR.

The **Serial Data Buffer (SBUF)** is used for serial data transfer (UART operations).

The **Timer Registers** are in pairs (TH0, TL0 and TH1, TL1) that form 16-bit counting registers for Timer/Counters 0 and 1, respectively.

The **Interrupt Priority (IP)** register is used to define high/ low priority for each of the five interrupt sources. The other three bits are reserved and should not be written to. The five priority sources have preset priority (see the 80C51 data sheet).

The Interrupt Enable (IE) register is used to enable or mask the interrupt sources, as desired.

The **Timer Mode Control (TMOD)** register is used to set the counter/timers to count or time, enables the counters/ timers, and selects one of 4 operating modes. Each counter/timer can be set independently of the other.

The **Counter/Timer Control (TCON)** register carries the counter/timer overflow flags, run control bits, interrupt flags and control bits.

The **Serial Port Control (SCON)** register contains enabling bits and mode control bits for serial communications.

The **Power Control (PCON)** register is mainly intended to put the 80C51 into one of its power saving modes, but also contains a Double Baud rate bit for use with serial communications, two general purpose flags and three reserved bits.

## 3.3 OTHER 80C51 FEATURES

Other features of the 80C51 family include Power-On Reset capability, two power saving modes of operation (Power Down and Idle), ONCE (ON-Circuit Emulation) mode, and an on-chip oscillator.

A **Power-On Reset** may be obtained upon application of power by connecting the RST pin to V<sub>CC</sub> through a 10  $\mu$ F capacitor, and to V<sub>SS</sub> through an 8.2k resistor, as long as the V<sub>CC</sub> rise time is no longer than 1 ms and the oscillator start-up time is no longer than 10 ms. The CMOS devices do not require the 8.2k resistor, but its presence does no harm.

The 80C51 family has two **Power-Saving Modes** of operation. The **Power Down** mode is invoked when the PD bit in the PCON register is set. In this mode the oscillator is disabled, but the contents of the on-chip RAM and SFRs are maintained and the port pins send out the values held by their respective SFRs. The ALE and <u>PSEN</u> outputs are held low.

 $V_{CC}$  can be reduced to as low as 2V only after the **Power Down** mode is invoked, but  $V_{CC}$  must be restored to operating levels before this mode is terminated. The only recovery from Power Down is a hardware reset, which redefines all the SFRs, but does not change on-chip RAM.

The **Idle** mode is invoked when the IDL bit in the PCON register is set. In this mode the on-chip oscillator continues to run, but the clock signal to the CPU is gated off. The Serial Port, Interrupt, and Timer blocks continue to be clocked, and the CPU status is preserved in its entirety. The ALE and PSEN pins hold at logic high levels.

The Idle mode can be terminated in two ways. Activation of any enabled interrupt will clear the IDL bit and cause the Interrupt to be serviced. Following the RETI (Return from Interrupt) command, the next instruction to be executed will be the one following the instruction that put the device into idle. The other way to terminate the Idle mode is with a hardware reset. At this time the CPU will resume execution from where it left off (instruction following the one that set the Idle mode). Three NOP instructions are recommended following the instruction that invokes the idle mode.

The **ONCE (ON-Circuit Emulation)** mode eases testing and debugging of systems without having to remove the processor from the circuit. This mode is invoked by pulling the ALE pin low while the device is in reset and PSEN is high, then holding ALE low as RST is deactivated. In this mode, the Port 0 pins float in a high impedance state and the ALE and PSEN outputs are weakly pulled high and the oscillator remains active. While in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored after a normal reset is applied.

The **On-Chip Oscillator** in the NMOS members of this family is a single stage linear inverter, with the crystal used in its fundamental response mode in parallel resonance with external capacitance. The external capacitors are not critical, 20 pF–30 pF being suitable with good quality crystals. A ceramic resonator can be used in place of the crystal, with the associated capacitors being, typically, about 50% higher in value.

The On-Chip Oscillator in the CMOS members of this family is very similar to that of the NMOS members, but there are some important differences.

One difference is that the CMOS oscillators can be turned off under software control (by writing a 1 to the PD bit in the PCON Register). Another is that the internal circuitry is clocked by the signal at EXTAL1 in the CMOS versions, and by the signal at XTAL2 in the NMOS versions.

## 4.0 THE 80C51 HARDWARE INTERFACE

In this section we will detail the development of the interface circuit and software for using the 80C51 (MCSTM-51) family of microcontrollers with the DAS. The 80C51 family is available in many versions suitable for a wide variety of applications. The reader is encouraged to refer to the many 80C51 suppliers for derivatives available and for complete information and specifications. Where reference is here made to the 80C51, all products in the family are included, including both the NMOS and CMOS versions of them, unless otherwise noted or indicated.

Since there are many different devices in the 80C51 family with differing pin configurations, no attempt is made on schematics in this section to show connections to all pins of the microcontroller. Device pin numbers shown for the microcontroller are those for the 80C51; other members of the 80C51 family may have different pin numbers for the same function.

Internal program memory will be used in these examples so the 80C51's  $\overline{\mathsf{EA}}$  pin is tied high, and no external program memory is used. The DAS is mapped to the lower 28 bytes of external data memory.

Interrupt handling is accomplished by the 80C51's vectored interrupt scheme. There are five possible sources of interrupts, any or all of which are maskable. The external interrupts, INTO and INT1, can be programmed to be either level sensitive or transition activated. Transition activation is used in this example because the interrupt flag is cleared when the service routine is vectored to only when transition activation is used freeing our programming from the need to clear this flag. Using transition activation would be a disadvantage only if we enabled more than one interrupt source because the 80C51 interrupt flag is cleared as program control is transferred to the service routine, preventing us from determining what generated the interrupt. In this example, however, only INTO (where the DAS' INT output is connected) is enabled, so we know that any interrupt must have been generated by the DAS.

Two different interface circuits are presented in *Figures 13* and 14. The circuit of *Figure 13* uses complete address decoding with the external address latches, as would be needed if the processor would be accessing other devices and/ or external memory. A circuit similar to that of *Figure 14* would be used where only a few peripherals and/or a small amount of other external memory would be used such that no more than 64 kbytes of external memory (mapped) space were needed. If the DAS were the only device in the circuit, the address decoder could be eliminated and the  $\overline{CS}$  input to the DAS could be connected directly to one of the higher order address pins (ADD5, ADD6, or ADD7). Of course, there are many other address schemes that could be used. These are shown only as examples.

The circuits of *Figures 13* and *14* also show a method of using the internal oscillator of the processor to drive the clock input of the DAS. When this is done, the DAS cannot function when the 80C51 is in the power down mode since the oscillator does not function in this mode. The Idle mode of power saving may be used to reduce power consumption while the DAS is running, however.

Because the 80C51 is an 8-bit machine with an 8-bit wide data bus, we will only be able to transfer 8 bits of information to and from the DAS' 16-bit registers at a time, so the DAS' "BW" pin (pin 20) will be tied high and data lines D8 through D15 will not be used.

#### 4.1 Complete Address Decoding

Figure 13 details the complete address decoding used to generate the DAS' CS signal. The DAS is accessed as memory mapped I/O at the beginning of the external address range (0000H to 001FH), and 8-bit data access is selected for the DAS ("BW" pin tied high). External address latch U3 (74HC573) is used to latch the lower address byte from the 80C51's multiplexed 16-bit address/8-bit data lines. An 8-bit magnitude comparator, U5 (74HC688), decodes the high order address byte (A15. . . A8) by comparing it with the logic input from the address range selected by the jumpers on header JP1, set for 00H in Figure 13. When the address is within the correct range, the output of the magnitude comparator enables the 3-to-8 line decoder, U4 (74HC138). Output Y0 of U4 is the CS signal for the DAS. The processor address lines A0 through A4 are directly connected to the respective DAS address inputs. With this circuit we must use 16-bit (DPTR) addressing, even if we are not using the high address byte.

The  $\overline{\text{INT}}$  output of the DAS drives the  $\overline{\text{INT0}}$  input of the 80C51 processor, allowing the DAS to request service when needed. The selection of this input is arbitrary in this case; we could have selected interrupt input  $\overline{\text{INT1}}$ .

#### 4.2 Simple and Minimal Address Decoding

The circuit of *Figure 14* does not use the external address latch of the 8-bit magnitude comparator, or the address setting jumpers. The 3-to-8 line decoder is still used and is permanently enabled. The Y0 output of this decoder still drives the DAS'  $\overline{CS}$  input. However, the ALE output of the 80C51 directly drives the DAS' ALE input. The ALE signal latches address and  $\overline{CS}$  lines into the DAS at the start of any data transfer cycle. The DAS is still accessed with the same address range of the circuit of *Figure 13*, and all bits of the higher order byte of the address are "don't cares"— the DAS will be accessed regardless of the value of the high order address byte.

Outputs Y1 through Y7 of the 3-to-8 line decoder (74HC138) can still be used to access other peripherals, but those devices should have internal address latches for the address and  $\overline{CS}$  line, as does the DAS.

If the DAS is the only peripheral/memory, or there are no more than two additional devices to be addressed, one of the high order address bits of the least significant address byte (ADD5, 6 or 7) can be used to directly drive the  $\overline{CS}$  input of the DAS, eliminating the 3-to-8 Line Decoder entirely, as shown in *Figure 15*.

#### 4.3 Timing Analysis

The user should perform a timing analysis as part of the interface hardware design to ensure proper interaction between the processor and the DAS. Each new hardware design should include a comparison of processor timing specifications vs DAS timing requirements. Any timing problems need to be addressed through hardware design or software techniques.

#### 4.3.1 Complete Address Decoding

A study of the switching characteristics of the DAS and the 80C51 with the complete address decoding of *Figure 13* shows that the write cycle timing is more critical than is the read cycle timing.

The closest to critical timing for the complete address decoding circuit of *Figure 13* is the Data Valid to  $\overline{WR}$  setup time, which has a specification of 40 ns minimum. This requirement is met as long as the processor clock does not exceed 16.6 MHz. Although versions of the 80C51 are available with clock speeds up to 33 MHz, we used a clock speed of 8 MHz in this application because we wanted to use the 80C51 clock to drive the DAS, affording a more economical approach. The LM12H454/8 has a maximum 8 MHz clock specification.

The Data Valid to  $\overline{\text{WR}}$  setup time is not critical here because the margin between the 40 ns minimum DAS requirement and the 105 ns provided by the 80C51 operating at 8 MHz is quite adequate. Maximum propagation delays considered for the logic devices were those specified at 4.5V supply, 50 pF load and  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.







# 4.3.2 Simple and Minimal Address Decoding

A study of the switching characteristics of the DAS and the 80C51 with the simple address decoding of *Figure 14*, as well as minimal address decoding of *Figure 15* with the 3-to-8 Line Decoder eliminated, shows that the write cycle timing is again more critical than the read cycle timing.

Here the  $\overline{\text{CS}}$  low to ALE low time is the limiting specification, with 62 ns minimum provided by the 80C51, against a minimum 40 ns required by the DAS. This timing relationship is shown in *Figure 16*. Again, maximum propagation delays considered for the logic devices were those specified at 4.5V supply, 50 pF load and  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.

# 5.0 A System Example: A Semiconductor Furnace

In this example the DAS measures the inputs from five sensors in a semiconductor furnace. This example will use one of the circuits of *Figures 13* through *15* as the data acquisition and control system. We will define the system requirements and, based upon these requirements, the DAS programming will be specified and a typical assembly routine for the 80C51 will be presented for DAS initialization and data capture.

Figure 17 diagrams a typical semiconductor furnace arrangement with sensors to measure gas flow, chamber pressure, and three temperature sensors to measure furnace temperature at each end and the middle of the furnace.





FIGURE 17. Diagram of a Typical Measurement Arrangement in a Semiconductor Furnace

#### 5.1 Assumptions and System Requirements

The following assumptions are made for this system:

- All of the sensor signals are conditioned (gain and offset adjusted) to provide voltage levels within the 0V-2.5V range for the DAS inputs.
- The output of all signal conditioning circuits are single ended with respect to analog ground.
- The signal at the output of the flow sensor signal conditioner has a 600Ω source impedance.
- The output of the temperature and pressure signal conditioners have output impedances of less than 10Ω.
- The DAS reference voltage is 2.5V (V\_{REF}+ = 2.5V and V\_{REF}- = 0V = AGND)
- Any of the circuits of *Figure 13* through *Figure 15* may be used for the furnace measurement and monitoring system.
- An approximate throughput rate of 50 Hz is desired for each set of measurement results, providing a set of measurement data about every 20 ms; because of the slowly changing nature of the input signals, precisely controlled throughput rate is not essential for proper system performance.

Control of the furnace requires measurements of the following:

- Temperature T1 at furnace center with 12-bit resolution.
- Temperature T1 relative to T2 with 12-bit + sign resolution.
- Temperature T1 relative to T3 with 12-bit + sign resolution.
- Gas flow, F, with 8-bit resolution and longer acquisition time.
- Chamber pressure, P, with 8-bit resolution.

We also need to monitor the system for three conditions that should produce an alarm:

- Gas flow, F, drops below a minimum limit.
- Gas flow, F, exceeds a maximum limit.
- · Pressure, P, exceeds a maximum limit.

#### 5.2 DAS Setup and Register Programming

The conditioned sensor outputs are assigned to the DAS inputs as follows:

- IN0: T1
- IN1: T2
- IN2: T3
- IN3: F
- IN4: P
- IN5: Not used—grounded
- IN6: Not used—grounded
- IN7: Not used—grounded

Seven DAS instructions are needed for measurement and limit monitoring of the system. Five instructions are needed to perform conversions for data collection, and two instructions are used to perform the "watchdog" function for comparison of gas flow and pressure against their respective limits.

The following procedures are used for system operation and DAS programming:

- A delay is added before the first instruction (#0) to provide an approximate 50 Hz throughput rate.
- The seven instructions are executed in sequence from 0 to 6 with no added delay between instructions.

- After execution of the last instruction (#6), the DAS loops back to instruction #0 and continues until told to stop by the 80C51 host processor. Each loop is called an instruction loop.
- Each instruction loop generates 5 conversion results. When the FIFO contains 30 data points (6 sets of 5), the DAS generates a FIFO Full interrupt to the 80C51.
- Start bit is not cleared when reading the FIFO. The reading adds extra delay after each six instruction loops. (See Section 2.3 and Appendix B for a discussion on maintaining precise time intervals between successive readings at the same input.

Since the input from the flow sensor has a source impedance greater than  $60\Omega$  (recall that it is  $600\Omega$ ), it requires

additional acquisition time for proper settling. The formula from paragraph 2.1 of the DAS data sheet, where Bits 12–15 are discussed, allows us to determine the number to be stored in bits 12 through 15 to insure proper input settling prior to start of conversion. Because we are using 8-bit resolution to measure flow rate, this formula is

# $\mathsf{D}=\mathsf{0.36}\times\mathsf{R}_\mathsf{S}(\mathsf{k}\Omega)\times\mathsf{f}_\mathsf{CLK}(\mathsf{MHz}).$

Substituting the  $600\Omega$  (0.6  $k\Omega)$  source impedance and 8 MHz clock frequency,

# $D = 0.36 \times 0.6 \times 8 = 1.728$

and we round up to a value of 2, or 0010 binary. Now we are ready to specify the contents of the DAS registers.

	<b>-</b>	
Instruction	Register	definition

D15	D1	4	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Acc	quisitio	on Time		W-dog	8/12	Timer	Sync		V <sub>IN</sub> -			$V_{IN}$ +		Pause	Loop

Instruction	#0.	Moosuring	т1		Single Ended	10 Dit D	Posolution	Timor	Enabled
Instruction	#U:	weasuring		(IINO),	Single Ended,	12-BIL P	resolution,	rimer	Enabled

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

#### Instruction #1: Measuring T1 (IN0) - T2 (IN1), Single Ended, 12-Bit Resolution

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0

#### Instruction #2: Measuring T1 (IN0) - T3 (IN2), Differential Mode, 12-Bit + Sign

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
[	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

#### Instruction #3: Measuring F (IN3), Single Ended, 8-Bit Resolution, D = 2

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	0	1	0	0	0	0	0	0	1	1	0	0

## Instruction #4: Watchdog Mode, F (IN3), Single Ended, D = 2

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	0	0	0	0	1	1	0	0

#### Instruction #5: Measuring P (IN4), Single Ended, 8-Bit Resolution

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0

#### Instruction #6: Watchdog Mode, P (IN4), Single Ended, Loop Bit Enabled

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1

struction RAM	VI, Limits D	Definition:												
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Don't	Care			>/<	Sign				I	imit			
nstruction #4,	Limit 1													
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0 0	0	0	0	0	1	0	I			F_	мах		1	1
nstruction #4,	Limit 2													
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0 0	0	0	0	0	0	0				F_	MIN			
nstruction #6,	Limit 1													
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0 0	0	0	0	0	1	0				P	MAX			
nstruction #6,	Limit 2. L	imit value	equal	negative	full scale	e to prev	ent fals	e interi	rupts					
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0 0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
		ruction N	umber:		Dis	able								
INT2: INT3: INT4: INT5: INT6: INT7: Address to g Programmed nterrupt Enabl	FIF Auto Cali Pau Low Star enerate IN number o e Register	ruction N O Full: o Zero Cc bration C se: v Supply: ndby Retu T1: f results i	umber: omplete: omplete urn: n FIFO t	or INT0:	Dis Ena Dis Dis Dis O, r 30	able able able able able able not used (11110 b	inary)							
INT2: INT3: INT4: INT5: INT6: INT7: Address to g Programmed nterrupt Enabl	FIFC Auto Cali Pau Low Star enerate IN I number o e Register D13	ruction N D Full: to Zero Cc bration C se: r Supply: ndby Retu T1: f results i : D12 C	umber: omplete: omplete urn: n FIFO 1	for INT0:	Dis Ena Dis Ena Dis Dis O, r 30	able able able able able able not used (11110 b	inary)	D5	5	D4	D3	D2	D1	D0
INT2: INT3: INT4: INT5: INT6: INT7: Address to g Programmed Interrupt Enabl	FIFG Autr Cali Pau Low Star enerate IN number o e Register <u>D13</u> FIFO results	ruction N D Full: b Zero Cc bration C se: r Supply: ndby Retu T1: f results i f results i <u>for INTO</u>	umber: omplete: omplete urn: n FIFO 1	for INTO:	Dis Ena Dis Ena Dis Dis Dis O, r 30	able able able able able able ot used (11110 b	D6 INT6	D5 INT	5	D4	D3 NT3	D2 INT2	D1 INT1	DO
INT2:           INT3:           INT5:           INT6:           INT7:           Address to g           Programmed           Interrupt Enabl           D15         D14           Number of	FIF( Aut Cali Pau Low Star enerate IN number o e Register D13 FIFO results	ruction N D Full: o Zero Cc bration C se: / Supply: ndby Retu T1: f results i <u>D12</u> C for INT0	umber: omplete: omplete urn: n FIFO 1	for INT0:	Dis Ena Dis Ena Dis Dis O, r 30	able able able able able able not used (11110 b	inary)	D5	5 11	D4	D3 NT3	D2 INT2	D1 INT1	DO

CONFIGURATION REGISTER:

— We will not perform an auto zero or calibration before each conversion (D2 = 0).

- Bits D13 through D15 of the accumulated data will contain the instruction number that is associated with that data (D5 = 0). - In this example, the Sync bit (D7) is programmed as an input ("0"), but is not used to start conversions.

# Configuration Register, Start Conversion Command

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Don'	t care		Diag.	Test	R/ Poi	AM nter	Sync I/O	A/Z Each	Chan Mask	Stand by	Full Cal	Auto Zero	Reset	Start
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

#### Configuration Register, Reset Command

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

# Configuration Register, Full Calibration Command

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

# Configuration Register, RAM Bank 1 Selection Command (Conversion is stopped)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0

#### Configuration Register, stopping the Conversion Command

•		•													
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# TIMER REGISTER:

To calculate the timer preset value, we must first determine the total sequence execution time. Table II shows the number of clock cycles for each instruction. Please see the data sheet, Section 4.0 (Sequencer) for the discussion of the states and their duration.

		1AB					
Instruction #	State 0	State 1	State 7	State 6	State 4	State 5	Number of Clock Cycles
0	1	1	9			44	55
1	1	1	9			44	55
2	1	1	9			44	55
3	1	1	6			21	29
4	1	1	6	5	1	5	19
5	1	1	2			21	29
6	1	1	2	5	1	5	19
	•		•	•	•	TOTAL:	253

State 2, Calibration, not used

State 3, Run Timer, Being determined here

There is a total of 253 clock cycles, plus a fixed 2 clock cycle Timer delay, resulting in 255 clock cycles, yielding a time delay of  $255 \div 8 \text{ MHz} = 31.875 \ \mu s$ 

To get the needed timer delay, we must subtract this figure from the 20 ms desired between the beginning of successive execution cycles.

# 20 ms - 31.875 $\mu$ s = 19.968 ms

A single timer count is 32 clock cycles or, at 8 MHz clock frequency,

$$32 \div 8 \text{ MHz} = 4 \ \mu \text{s}$$

The desired timer delay is then

19.968 ms  $\div$  4  $\mu$ s = 4992 = 1380H.

Timer Register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	0	0	1	1	1	0	0	0	0	0	0	0

Now we can program the 80C51 controller to interact with the DAS.

#### 5.3 Microcontroller Programming

External write operations are used to tell the DAS what to do and external read operations are used to gather information from the DAS. Both of these are accomplished with the 80C51 through the MOVX (Move External) instruction. Internal data transfers use the MOV instruction. The general form of these instructions is

MOV [destination], [source] MOVX [destination], [source]

The DPTR (Data Pointer) Register is generally used as a 16-bit address, but we can just as easily use R0 or R1 as an 8-bit address register or pointer as long as we realize that the high address byte at Port 2 will be at some unknown value unless we assign it a value. Moving information to the Data Pointer requires a 3-byte instruction, whereas moving information to R0 or R1 requires a two byte instruction. The Data Pointer was chosen in this example so that the program could be used with all three example circuits (*Figures 13, 14* and *15*).

Writing data to the DAS would, generally, follow the following example. The DAS\_REG\_ADD would be an 8-bit address for this example.

MOV	DPH, #0	;Set DPTR high byte to zero
MOV	DPL, #DAS_REG_ADD	;Set address pointer
MOV	A, #LOW_BYTE_DATA	;low byte data to ACC (Accumulator)
MOVX	@DPTR, A	;Write data low byte to DAS
INC	DPTR	;Increment Data Pointer
MOV	A, #HIGHBYTEDATA	;high byte data to accumulator
MOVX	@DPTR, A	;Write data high byte to DAS
Reading data from the DA	AS is very similar to writing to it.	
MOV	DPH, #0	;Clear DPTR high byte
MOV	DPL, #DAS_REG_ADD	;Set address pointer for read address
MOVX	A, @DPTR	;Read data low byte from DAS to ACC
MOV	[destination_1],A	;Move data from ACC to memory
INC	DPTR	;Increment Data Pointer
MOVX	A, @DPTR	;Read data high byte from DAS to ACC
MOV	[destination_2],A	;Move data from ACC to memory

Paragraph 3.0 of the data sheet cautions that, when reading the FIFO, the lower byte of data (A0 = 0) should be read first, followed by reading of the upper byte (A0 = 1), in order to prevent a loss of the lower data byte. This is adhered to in this application example.

# 5.4 80C51 Assembly Routine for the Semiconductor Furnace Example

The program listing of *Figure 18* is the 80C51 assembly routine for the semiconductor furnace example. The program only contains the DAS initialization routine and the DAS interrupt service routine. A complete program for the application would have all the data manipulation and control functions included.

The routine closely follows the flowcharts of *Figures 2a* and *2b* and is well commented. However, the DAS' START bit is not cleared at the start of the interrupt service routine even though the flow chart indicates that it is.

The DAS initialization routine saves program memory and execution time by incrementing the Data Pointer (DPTR) to step through the DAS register addresses.

The interrupt service routine uses the JB (Jump if Bit set) instruction to test the state of the interrupt status bits.

The READ\_FIFO routine reads the FIFO contents and stores them in a specified memory block. The size of the block and number of FIFO locations being read is programmable. This example reads 30 16-bit locations. This routine takes 5 lines of assembly code and 11 bytes of program memory.

DAS_8051	DAS-80C51	Sample Progra	am Ver 1.1					
	1	********	*******	******	******	*****	*	
	2	, ;*				,	*	
	3	* AN 80C	51 ASSEMBLY		F FOR T	HE SEMICONDUCTOR FURNACE	*	
	4	•*			ATION E		*	
		, .*		Arreit				
	4	, .*	Nichelas C					
	0	;" BT:	Nicholas G	iray io/				
	1	;" DATE:	May 20, 19	******	******			
	0		800E1 0		1/	4 4.	•	
	9	STILLE (DAS	oucsi samp	ole Prog	ram ver	1.1)		
	10	\$L151						
	11	SPAGEWIDTH	(110)					
	12	\$PAGING						
	15	\$PAGELENGT	1(55)					
	14	\$PRINT(DAS	8051.LST)					
	15	SDEBUG						
	16	\$OBJECT						
	17	\$SYMBOLS						
	18	\$MOD51						
	19	;***** DAS	REGISTERS	/ VARIA	BLES / 1	CONSTANTS SYMBOLIC DEFINI	IONS *****	
0000	20		INSTRO	EQU	00H	;DAS INSTRUCTION REGIST	R ADDRESSES	
0002	21		INSTR1	EQU	02H	;DEFINE READ/WRITE REGIS	STER ADDRESSES	
0004	22		INSTR2	EQU	04H			
0006	23		INSTR3	EQU	06H			
0008	24		INSTR4	EQU	08H			
000A	25		INSTR5	EQU	OAH			
000C	26		INSTR6	EQU	OCH			
000E	27		INSTR7	EQU	0EH			
	28							
0010	29		CONFIG	EQU	10H	;DAS CONFIGURATION REGIS	STER ADDRESS, R/	W
0012	30		INTEN	EQU	12H	DAS INTERRUPT ENABLE R	G. ADDRESS, R/W	i i i i i i i i i i i i i i i i i i i
0014	31		INSTAT	EQU	14H	DAS INTERRUPT STATUS R	G. ADDRESS, R	
0016	32		TIMER	EQU	168	DAS TIMER REG. ADDRESS	. R/W	
0018	33		FIFO	EQU	18H	DAS FIFO ADDRESS, R/W		
0040	34		DAS RESULT	EQU	40H	START ADD. OF TOP 60 L	CATIONS OF 8051	
	35					ON-CHIP RAM TO STORE CO	INVERSION RESULT	s
001F	36		FIFO CNT	FQU	30	NUMBER OF RESULTS IN F	FO (DECIMAL)	-
0013	37		T SETH	FQU	138	TIMER PRESET VALUE. HI	SH BYTE	
0080	38		T SETI	FQU	808	TIMER PRESET VALUE LO	J BYTE	
0055	30		F MAX	FOL	OFFH	HIGH GAS FLOW LIMIT		
0000	40		E MIN	FOU	00	HOW GAS FLOW LIMIT		
0055	40		P MAY	EOU	0550	, LOW GAS FLOW LIMIT		
0001	41				0010	, RIGH PRESSURE LIMIT		
0001	42		CAL_FLG	DII	UDIN	FSW BIT 2 FOR CALIBRAT	ION FLAG	
	43							
	44	*****						
	45	; BEG	INNING OF P	RUGRAM				
0000	40		URG	UUH				
0000 020071	47		LJMP	START		JUMP BECAUSE INTERRUPT	SERVICE	
	48					VECTORS START AT 0003H		
	49							
0003	50		ORG	03H		;DAS INTERRUPT SERVICE	VECTOR	
0003 8028	51		SJMP	DASIS		JUMP AROUND OTHER		
	52					;INTERRUPT SERVICE VECT	JRS	
								TL/H/12068-18
		FIGURE	18. 80C51	Assem	bly Pro	ogram Listing		
					-	-		

	55	;***** DA	S INTERRUPT	SERVICE ROUTINE	
0030	54	DAGIO.	ORG	30H	
0030 LUEU	55	DASIS:	PUSH	ALL	SAVE ACCOMULATOR
0032 0000	57		PUSH	P SW	SAVE PROGRAM STATUS WORD
0034 0082	59		PUSH	DPL	; SAVE DEIR
0038 0203	50		SETR	DFN DEN	CO TO REGISTER BANK OF
0030 258300	60		MOV	NDH #0	CLEAD NOTE HIGH BYTE
0030 758214	61		MOV	DPI #INSTAT	INTERRIPT STATUS REG ADDR TO RO
0040 F0	62		MOVX	A ADPTR	READ INTERRIPT STATUS REG
0041 20F216	63		JB	ACC.2.READ FIED	:.UMP IF BIT 2 IS SET
0044 20F008	64		JB	ACC.O.DAS LIMIT	JUMP IF BIT O IS SET
0047 758210	65		MOV	DPL.#CONFIG	:IF NONE OF ABOVE IS SET.
004A 7402	66		MOV	A.#02H	: CAL MUST BE DONE: RESET DAS
004C F0	67		MOVX	ODPTR.A	•
004D 8017	68		SJMP	FIN	:GO RESTORE REGISTERS, RETURN
	69				
	70	;**** SE	RVICE ROUTI	NE - WATCHDOG LIM	117 *****
004F	71	DAS LIMIT	:		
004F 75821B	72		MOV	DPL,#01BH	;READ LIMIT STATUS REG LIMIT #1
0052 E0	73		MOVX	A, ODPTR	
0053 F5F0	74		MOV	В,А	;LIMIT #1 TO "B" REGISTER
0055 0582	75		INC	DPL	READ LIMIT STATUS REG LIMIT #2
0057 EO	76		MOVX	A, ODPTR	
	77				
	78		;THIS RES	T OF THIS SERVICE	ROUTINE SHOULD TEST THE NECESSARY BITS
	79		;OF REGIS	STERS "A" AND "B",	DETERMINE AND TAKE THE PROPER ACTION
	80		;BASED UP	ON WHICH BIT IS S	ET.
	81				
0058 800C	82		SJMP	FIN	;RESTORE REGISTERS & RETURN
	83				
	84	;**** SE	RVICE ROUTI	NE - READ_FIFO **	***
005A 758218	85	READ_FIFO	: MOV	DPL,#FIFO	;LOAD DAS FIFO ADDRESS
005D 7940	86		MOV	R1,#DAS_RESULT	;LOAD START ADDDRESS FOR MEMORY LOAD
005F 7A3C	87		MOV	R2,#2*FIFO_CNT	;SET # OF BYTES TO BE READ
0061 EO	88	RF2:	MOVX	A, ODPTR	;READ DATA FROM DAS' FIFO
0062 F7	89		MOV	ar1,A	;STORE FIFO DATA
0063 09	90		INC	R1	;INCREMENT R1 FOR NEXT LOCATION
0064 DAFB	91		DJNZ	R2,RF2	;DECREMENT COUNTER AND JUMP IF NOT ZEF
0066 C2D1	92	FIN:	CLR	CAL_FLG	;CLEAR CALIBRATION FLAG
0068 D083	93		POP	DPH	;RECOVER DPTR
006A D082	94		POP	DPL	
006C D0D0	95		POP	PSW	;RECOVER PSW, ALSO BACK TO REG BANK OC
006E D0E0	96		POP	ACC	;RECOVER ACCUMULATOR
0070 32	97		RETI		RETURN FROM INTERRUPT
	98	;**** PR	OCESSOR INI	HIALIZATION *****	
00/1 /580FF	99	START:	MOV	PU,#UFFH	PRESET PORTU FOR DAS ADDRESSING
UU/4 75AOFF	100		MOV	P2,#UFFH	PRESET PORT2 FOR DAS ADDRESSING
UU// 14	101		CLR	A	
UU/8 1548	102		MUV	IE,A	UISABLE ALL INTERRUPTS
UU/A FOUU	105		MOV	PSW,A	LLEAK PRUGRAM STATUS WORD
0076 75811F	104		MOV	UP1,A	JULEAK DEIK HIGH BITE
001E 13011F	105		MUV CETP	38,#UIFN 150	SET INTO FOR TRANSITION ACTIVATION
0083 0203	100		5E115	IEU BSÛ	SET INTO FOR TRANSITION AUTIVALION
0003 6203	107			R30 DC1	, SELECT REUISTER DANK U
0005 6204	100		ULK	K31	
	-		0061 4000	mbly Brogrom Li-	TL/H/
	F	100NE 18.	DUCD I ASSE	and y Program Lis	

	109	; ***** INITIA	NLIZE DAS REGIST	) *****
0087 758210	110	Johnn Sei CONFIGU	DDI #CONFIC	
0084 7/02	111	MUV	UPL,#CONFIG	S FLUAD CONFIG REG ADDR LO BYTE TO R
000A 1402	117	MOV	A, HUZH	PESET DAS
0080 43	113	MUVA	OUPIR,A	RESEL DAS
0085 F/	114	INC	DPTR	CONFIG REG ADDR HI BITE
0085 50	115			-051 044 0014150 10 0 00 - 00
0087 70	110	MUVA	OUPIR,A	;SET RAM POINTER TO U, RP = UU
	117	JANSA LUAD THE IN	STRUCTIONS	
0000 759200	110	;INSTRUCTION U - M	EASURE 11, SING	ALE ENDED, 12-BIT + SIGN, TIMER ENABLED
0090 736200	119	MUV	UPL,#INSIRU	; FIRST INSTRUCTION ADDRESS TO DPTR
0095 FU	120	MUVX	OUPIR,A	SET TO READ CHANNEL O
0094 AS	121	INC	DPTR	;2ND HALF OF INSTRU ADDRESS
0095 7402	122	MOV	A,#U2H	;LOAD ACC WITH "02"
0097 F0	123	MOVX	ODPTR,A	WRITE A "02" TO AWAIT TIMER
	124	;INSTRUCTION 1 - M	EASURE T1-T2, D	IFFERENTIAL MODE, 12-BIT + SIGN
0098 A3	125	INC	DPTR	;INSTRUCTION 1 ADDRESS
UU99 C4	126	SWAP	A	;ACC IS NOW "20"
009A FO	127	MOVX	ODPTR,A	;SET TO READ CHO-CH1 DIFF
009B A3	128	INC	DPTR	;2ND HALF OF INSTR1 ADDRESS
009C E4	129	CLR	А	
009D F0	130	MOVX	<b>ODPTR,A</b>	;WRITE A "00" (12-BIT READ)
	131	;INSTRUCTION 2 - M	EASURE T1-T3, D	IFFERENTIAL MODE, 12-BIT + SIGN
009E A3	132	INC	DPTR	;INSTRUCTION 2 ADDRESS
009F 7440	133	MOV	A,#040H	
00A1 F0	134	MOVX	ODPTR,A	;SET TO READ CH2-CH0 DIFF
00A2 A3	135	INC	DPTR	;2ND HALF OF INSTR2 ADDRESS
00A3 E4	136	CLR	Α	
00A4 F0	137	MOVX	ODPTR,A	:WRITE A "00" (12-BIT READ)
	138	:INSTRUCTION 3 - M	EASURE F. SINGL	E ENDED. 8-BIT + SIGN
00A5 A3	139	INC	DPTR	INSTRUCTION 3 ADDRESS
00A6 740C	140	MOV	A #0CH	1
00A8 F0	140	MOVX	ADPTR A	SET TO READ CHANNEL 3
	142	INC	DPTP	-2ND HALE OF INSTRA ADDRESS
0044 7424	1/3	MOV	A #2/4	, END HALF OF TRATKS ADDRESS
0040 50	145	MOVY	20078 A	- BIT DEAD ULACO TIME DELAY
OUNC TO	144	INSTRUCTION 4 - U	MUTCHDOC MODE E	SINCLE ENDED
0040 43	145	;INSTRUCTION 4 - W	AICHUOG MODE, F	, SINGLE ENDED
DOAD AS	140	INC	DPTR A #OCU	;INSTRUCTION 4 ADDRESS
00RE 74UC	147	MUV	A,#UCH	
0080 FU	148	MUVX	OUPIR,A	SET TO READ CHANNEL 5
0000 7/00	149	INC	DPTR	ZND HALF OF INSTR4 ADDRESS
0082 /428	150	MOV	A,#28H	
0084 FU	151	MOVX	ODPTR,A	SET WATCHDOG MODE W/ACQ DELAY
	152	;INSTRUCTION 5 - M	EASURE P, SINGL	E ENDED, 8-BIT
UUB5 A3	153	INC	DPTR	;INSTRUCTION 5 ADDRESS
UUB6 7410	154	MOV	A,#10H	
00B8 F0	155	MOVX	adptr,A	;SET TO READ CHANNEL 4
00B9 A3	156	INC	DPTR	;2ND HALF OF INSTR5 ADDRESS
00BA 7404	157	MOV	A,#04H	
OOBC FO	158	MOVX	ODPTR,A	;8-BIT READ W/NO ACQ DELAY
	159	;INSTRUCTION 6 - W	ATCHDOG MODE, P	, SINGLE ENDED, LOOP BIT ENABLED
00BD A3	160	INC	DPTR	;INSTRUCTION 6 ADDRESS
00BE 7411	161	MOV	A,#11H	
00C0 F0	162	MOVX	aDPTR,A	;READ CH4, SET LOOP BIT
00C1 A3	163	INC	DPTR	;2ND HALF OF INSTR6 ADDRESS
00C2 7408	164	MOV	A,#08H	
00C4 F0	165	MOVX,	adptr,A	;WATCHDOG MODE
				-
				TI /L

		166	***** SET WATCHDOG	G LIMITS *****	
		167	;SET GAS FLOW (F) H	IIGH LIMIT	
0005	851182	168	MOV	DPL,CONFIG+1	;CONFIG REG HIGH BYTE ADDR
0008	7401	169	MOV	A,#01H	SET RAM POINTER TO 01
00CA	FÛ	170	MOVX	ODPTR, A	WRITE RAM POINTER
00CB	758208	171	MOV	DPL,#INSTR4	INSTR4 HIGH LIMIT ADDRESS
00CE	74FF	172	MOV	A.#F MAX	INSTR4 (GAS FLOW) HIGH LIMIT
0000	FO	173	MOVX	ADPTR A	WRITE E HIGH LIMIT
00D 1	A3	174	INC	DPTR	2ND HALF OF LIMIT ADDRESS
0002	7402	175	MOV	A #02H	SET FOR MAY LINIT
0004	FO	176	MOVY	SODTE A	,SET FOR MAX EIMIT
		177	SET DESSIDE (D) H		, WATE IT
0005	758200	179	JET FRESSORE (F) H		ANOTRA HAGH LANAT ADDDDOG
0008	7/55	170	MOV	DPL,#INSIRO	INSTRO AIGH LIMIT ADDRESS
0000	74FF F0	179	MOV	A,#P_MAX	;INSTRO (PRESSURE) HIGH LIMIT
DODA	FU 47	180	MOVX	ODPTR,A	;WRITE P HIGH LIMIT
UUDB	A5	181	INC	DPTR	;2ND HALF OF LIMIT ADDRESS
DODC	7402	182	MOV	A,#02H	;SET FOR MAX LIMIT
OODE	FO	183	MOVX	ODPTR, A	;WRITE IT
		184	SET GAS FLOW (F) L	OW LIMIT	
00D F	758210	185	MOV	DPL,#CONFIG	;CONF REG LOW BYTE ADDR
00E2	7410	186	MOV	А,#10Н	;SET RAM POINTER TO 10
00E4	FO	187	MOVX	ODPTR,A	;WRITE RAM POINTER
00E5	758208	188	MOV	DPL,#INSTR4	;INSTR4 LOW LIMIT ADDRESS
00E8	7400	189	MOV	A,#F MIN	INSTR4 (GAS FLOW) LOW LIMIT
00EA	FO	190	MOVX	ODPTR.A	WRITE FLOW LOW LIMIT
00EB	A3	191	INC	DPTR	2ND HALF OF LIMIT ADDRESS
00EC	F4	192	CLR	Δ	SET FOR MIN LIMIT
00ED	FO	193	MOVY		·UDITE IT
0020		195			WRITE IT
0055	759200	194	SEI PRESSURE (P) LI	UW LIMII	
OUEE	756200	193	MUV	UPL,#INSIKD	;INSIRG LOW LIMIT ADDRESS
00F1	FU	196	MOVX	ODPTR,A	;WRITE INSTR6 (P) LOW LIMIT OF O
00F2	AS	197	INC	DPTR	;2ND HALF OF LIMIT ADDRESS
00F3	04	198	INC	Α	;ACC=1 (SIGN BIT)
00F4	FQ	199	MOVX	ODPTR,A	;SET FOR MIN LIMIT
		200	***** ENABLE INTER	RUPTS *****	
00F5	758212	201	MOV	DPL,#INTEN	;INTERRUPT ENABLE REG ADDR
00F8	7415	202	MOV	А,#15Н	;ENABLE INTERRUPTS #0, 2, 4
00FA	FO	203	MOVX	adptr,A	
00FB	A3	204	INC	DPTR	;2ND HALF OF REG ADDRESS
OOFC	741E	205	MOV	A,#FIFO CNT	MOVE FIFO COUNT TO ACC
OOFE	23	206	RL	A	ROTATE TO MSBs
00FF	23	207	RL	A	
0100	23	208	RL	A	:A = FOH
0101	FO	209	MOVX		INTERRIPT AFTER 30 MEASUREMENTS
		210 .	***** INITIALIZE T	IMER ****	FURTHER OF HER OF MERODREMENTS
0102	758214	210 ;	MOV		IOAD DAS TIMED BEC ADDRESS
0102	7/80	211	MOV	DEL,#IIMEK	LOAD TIMER REG ADDRESS
0103	7400 E0	212	MUV	A,#I_SEIL	LUAD TIMER LUW BITE VALUE
0107	r U 47	215	MOVX	WUPIR,A	SET TIMER LOW BYTE VALUE
0108	A.)	214	INC	DPTR	;∠ND HALF OF ADDRESS
0109	/415	215	MOV	A,#T_SETH	;LOAD TIMER HIGH BYTE VALUE
010B	FO	216	MOVX	ODPTR,A	;SET TIMER LOW BYTE VALUE
		217 ;	***** ENABLE PROCES	SSOR INTERRUPT **	***
0100	75A881	218	MOV	IE,#81H	;ENABLE INTO, MASK OTHERS
					TI /H/12068-21
		FIGUR	E 18. 80C51 Assemb	olv Program Listii	ng (Continued)

111       758210       221         114       7408       222         116       FO       223         117       30D1FD       224         226       ;*****         114       7408       222         117       30D1FD       224         225       226       ;*****         114       7401       227         110       900010       228         111       FFO       229         230       ;TH         231       ;FC         232       ;         120       80FE       233         234       END         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.	BEGIN CONVERS MOV MOV JNB BEGIN CONVERS MOV MOV MOV THE SYSTEM. SJMP ERRORS FOUND ADDR 00E0H ADDR 000F0H ADDR 0001H NUMB 0010H ADDR 0033H NUMB 0018H NUMB 0018H NUMB 0018H	PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;GONFIG REG LOW BYTE ADDRESS ;START DAS FULL CALIBRATION ;WAIT FOR CAL_FLG TO BE CLEARED DURING ;INTERRUPT IN SERVICE ROUTINE ;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS REPLACED BY WHATEVER ROUTINES ARE NECESSARY GRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
111 730210       221         114 7408       222         116 F0       223         117 3001FD       224         225       226         226       ;*****         117 7001FD       224         225       226         226       ;*****         117 90010       228         11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i ASSEMBLY COMPLETE, 0         CC.              ASIS.              ASIS.              PH.   <	MOV MOV MOV JNB BEGIN CONVERS MOV MOV E FOLLOWING WO E FOLLOWING WO E FOLLOWING WO E THE SYSTEM. SJMP ERRORS FOUND D ADDR 00E0H ADDR 00050H NUMB 0010H ADDR 0083H D ADDR 0082H NUMB 0018H NUMB 0018H	DPL, #CONFIG A, #08H @DPTR, A CAL_FLG, \$ SIONS ***** A, #01H DPTR, #CONFIG @DPTR, A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;CUNFIG REG LOW BYTE ADDRESS ;START DAS FULL CALIBRATION ;WAIT FOR CAL_FLG TO BE CLEARED DURING ;INTERRUPT IN SERVICE ROUTINE ;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS :REPLACED BY WHATEVER ROUTINES ARE NECESSARY )GRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
114 7408       222         116 F0       223         117 30D1FD       224         225       226         226       ;*****         11A 7401       227         11C 900010       228         11F F0       229         230 ;TH       231 ;FC         232 ;       120 80FE       233         234 END       ERSION 1.2i ASSEMBLY COMPLETE, 0         CCC.	MOV MOVX JNB BEGIN CONVERS MOV MOV E FOLLOWING WO THE SYSTEM. SJMP ERRORS FOUND ADDR 00E0H ADDR 000F0H ADDR 0001H NUMB 0010H ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH	A,#USH aDPTR,A CAL_FLG,\$ SIONS ***** A,#01H DPTR,#CONFIG aDPTR,A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;START DAS FULL CALIBRATION ;WAIT FOR CAL_FLG TO BE CLEARED DURING ;INTERRUPT IN SERVICE ROUTINE ;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS : REPLACED BY WHATEVER ROUTINES ARE NECESSARY )GRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
116 F0       223         117 30D1FD       224         226       ;*****         114 7401       227         117 900010       228         11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i ASSEMBLY COMPLETE, 0       CCC.         CC.	MOVX JNB BEGIN CONVERS MOV MOV STROV E FOLLOWING W RTHE SYSTEM. SJMP RRORS FOUND ADDR 00E0H ADDR 0020H NUMB 0010H ADDR 0040H ADDR 0083H ADDR 0083H ADDR 0082H NUMB 001EH	DPTR, A CAL_FLG, \$ SIONS ***** A, #01H DPTR, #CONFIG DPTR, A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;WAIT FOR CAL_FLG TO BE CLEARED DURING ;INTERRUPT IN SERVICE ROUTINE ;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS REPLACED BY WHATEVER ROUTINES ARE NECESSARY XGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
117 30D1FD       224         225       226         226       ;*****         11A 7401       227         11C 900010       228         11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i ASSEMBLY COMPLETE, 0       CCC.         CC.          AL_FLG.          ONFIG          ASIS.          YBH          HIFO_CONT          IN.          YSTR0          WSTR1          WSTR5          WSTR6          WSTR7          YSTR6	JNB BEGIN CONVERS MOV MOV E FOLLOWING WO FOLLOWING WO FOLLOWING WO THE SYSTEM. SJMP CRRORS FOUND ADDR 00E0H ADDR 00E0H ADDR 00050H ADDR 0001H NUMB 0010H ADDR 0083H NUMB 0018H NUMB 0018H NUMB 0018H	CAL_FLG,\$ SIONS ***** A,#01H DPTR,#CONFIG @DPTR,A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;WAIT FOR CAL_FLG TO BE CLEARED DURING ;INTERRUPT IN SERVICE ROUTINE ;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS REPLACED BY WHATEVER ROUTINES ARE NECESSARY XGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
225         226       ;*****         11A 7401       227         11C 900010       228         11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i ASSEMBLY COMPLETE, 0         CC.	BEGIN CONVERS MOV MOV MOVX E FOLLOWING KK R THE SYSTEM. SJMP ERRORS FOUND D ADDR OOEOH D ADDR OOEOH D ADDR OOTOH NUMB 0010H C ADDR 0083H D ADDR 0083H D ADDR 0082H NUMB 0018H NUMB 001EH	SIONS ***** A,#01H DPTR,#CONFIG DDPTR,A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;INTERRUPT IN SERVICE ROUTINE ;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS REPLACED BY WHATEVER ROUTINES ARE NECESSART NGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
226       ;*****         11A 7401       227         11C 900010       228         11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.                          AL_FLG.                      ASIS. <td>BEGIN CONVERS MOV MOV FOLLOWING WO THE SYSTEM. SJMP ERRORS FOUND ADDR OOEOH ADDR OOEOH ADDR OODTH NUMB 0010H ADDR 0040H ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH</td> <td>SIONS ***** A, #01H DPTR, #CONFIG aDPTR, A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED PREDEFINED</td> <td>;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS E REPLACED BY WHATEVER ROUTINES ARE NECESSARN )GRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT</td>	BEGIN CONVERS MOV MOV FOLLOWING WO THE SYSTEM. SJMP ERRORS FOUND ADDR OOEOH ADDR OOEOH ADDR OODTH NUMB 0010H ADDR 0040H ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH	SIONS ***** A, #01H DPTR, #CONFIG aDPTR, A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS E REPLACED BY WHATEVER ROUTINES ARE NECESSARN )GRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
11A 7401       227         11C 900010       228         11F F0       229         230       ;TH         231       ;FC         232       ;3         120 80FE       233         234       END         ERSION 1.2i ASSEMBLY COMPLETE, 0         CCC.          AL_FLG.          ASIS.          AS_RESULT          PH.          IFO_CNT          IFO_CNT          MAX.          STAT          vSTR0          vSTR3          vSTR4          VSTR3          SWSTR5          SW.          SW.          SW.          SW.          SUSTR6          SW.          SW.          SW.          SW.          SW.          SW.          SU	MOV MOV MOVX E FOLLOWING WC THE SYSTEM. SJMP ERRORS FOUND ADDR 00E0H ADDR 000F0H ADDR 0001H NUMB 0010H ADDR 0033H ADDR 0083H ADDR 0082H NUMB 001BH NUMB 001EH	A,#01H DPTR,#CONFIG DPTR,A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;START BIT SET TO 1 ;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS E REPLACED BY WHATEVER ROUTINES ARE NECESSAR) OGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
11C 900010       228         11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i ASSEMBLY COMPLETE, 0         CC.	MOV MOVX E FOLLOWING WO THE SYSTEM. SJMP RRORS FOUND ADDR 00E0H ADDR 000E0H ADDR 0001H NUMB 0010H ADDR 0030H ADDR 0083H NUMB 0018H NUMB 001EH	DPTR, #CONFIG DPTR, A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;LOAD CONGIFURATION REGISTER ADDRESS ;START CONVERSIONS E REPLACED BY WHATEVER ROUTINES ARE NECESSARY DGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
11F F0       229         230       ;TH         231       ;FC         232       ;         120 80FE       233         234       END         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.          AL_FLG.          ONFIG          ASIS.          ASIMARCOMPLETE, O          IFO.          IFO.          IFO.          MAX.          VSTR6          VSTR7          VSTR6          VSTR6	MOVX FOLLOWING WO THE SYSTEM. SJMP FRRORS FOUND ADDR 00E0H ADDR 00E0H ADDR 000F0H ADDR 0001H NUMB 0010H CADDR 0045H NUMB 0018H NUMB 0018H NUMB 001EH	DOPTR,A OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;START CONVERSIONS E REPLACED BY WHATEVER ROUTINES ARE NECESSAR) OGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
230       ;TH         231       ;FC         232       ;         120       80FE       233         234       END         ERSION 1.21       ASSEMBLY COMPLETE, 0         CC.	E FOLLOWING WK R THE SYSTEM. SJMP ERRORS FOUND D ADDR OOEOH D ADDR OOEOH B ADDR OOD1H NUMB 0010H C ADDR 0040H D ADDR 0083H D ADDR 0082H NUMB 0018H NUMB 001EH	OULD NORMALLY BE THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	E REPLACED BY WHATEVER ROUTINES ARE NECESSARY DGRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
231       ;FO         223       ;34         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.	THE SYSTEM. SJMP ERRORS FOUND ADDR 00E0H ADDR 00F0H ADDR 0001H NUMB 0010H CADDR 0030H ADDR 0040H ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH	THE ACTUAL PRO \$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	GRAM MIGHT CONTINUE ON. ;WAIT FOR INTERRUPT
232       ;         120 80FE       233         234       END         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.          AL_FLG.          ONFIG          ASIS.          ASASLIMIT.          AS_RESULT          PH.          IFO_CNT          IFO_CNT          MAX.          STAT          vSTR0          vSTR1          vSTR5          vSTR6          SW.          MAX.          SW.          SW.          SW.          SW.          SUBRES          SUBRES          SW.          SUBRES          SUBRES          SUBRES          SUBRES          SUBRES          SUBRES	SJMP SRRORS FOUND ADDR 00E0H ADDR 00F0H ADDR 0001H NUMB 0010H ADDR 0030H ADDR 0040H ADDR 0083H ADDR 0082H NUMB 001EH	\$ PREDEFINED PREDEFINED PREDEFINED PREDEFINED	;WAIT FOR INTERRUPT
120 80FE       233         234       END         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.	SJMP RRORS FOUND ADDR 00E0H ADDR 00F0H ADDR 0001H NUMB 0010H ADDR 0030H ADDR 0040H NUMB 0018H NUMB 001EH	\$ PREDEFINED PREDEFINED PREDEFINED	;WAIT FOR INTERRUPT
233     END       234     END       ERSION 1.2i     ASSEMBLY COMPLETE, 0       CC.	RRORS FOUND ADDR 00E0H ADDR 00F0H ADDR 00D1H NUMB 0010H ADDR 0030H NUMB 0040H ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH	PREDEFINED PREDEFINED PREDEFINED PREDEFINED	,WALT FOR INTERROPT
234       ENU         ERSION 1.2i       ASSEMBLY COMPLETE, 0         CC.	RRORS FOUND ADDR 00E0H ADDR 00F0H ADDR 0001H NUMB 0010H ADDR 0030H NUMB 0046H NUMB 0048H NUMB 0018H NUMB 001EH	PREDEFINED PREDEFINED PREDEFINED PREDEFINED	
ERSION 1.21 ASSEMBLY COMPLETE, 0         CC.         AL_FLG.         ONFIG         ASIS.         ASIS.         ASIS.         ASLIMIT.         AS_RESULT         PH.         IFO_CNT         IFO_CONT         IN.         MIN.         STRT         VSTRT	RRORS FOUND ADDR 00E0H ADDR 00F0H ADDR 000F0H ADDR 0001H NUMB 0010H CADDR 0030H NUMB 0046H ADDR 0083H ADDR 0082H NUMB 001EH	PREDEFINED PREDEFINED PREDEFINED PREDEFINED	
CC.	ADDR         O0E0H           ADDR         O0F0H           ADDR         O0D1H           NUMB         O010H           ADDR         O030H           ADDR         O040H           NUMB         O040H           ADDR         0083H           ADDR         0083H           NUMB         0018H           NUMB         001EH	PREDEFINED PREDEFINED PREDEFINED PREDEFINED	
AL_FLG	ADDR         OOFOH           ADDR         OOD1H           NUMB         OO10H           ADDR         OO30H           ADDR         O040H           NUMB         O040H           ADDR         0083H           ADDR         0082H           NUMB         0018H           NUMB         001EH	PREDEFINED PREDEFINED PREDEFINED	
AL_FLG.         ONFIG.         ASIS.         ASIS.         AS_RESULT         PH.         IFO_CNT         IFO_CNT         IN.         MAX.        MAX.        MIN.         E         E0.         NSTAT         NSTR1         VSTR2         VSTR3         VSTR4         VSTR5         VSTR6         VSTR6         SW         MAX.         MAX.         MAX.         STR6         SUBSTR4         SUBSTR4         SUBSTR5         SUB         MAX.         SUB         SUB </td <td>ADDR         0001H           NUMB         0010H           ADDR         0030H           ADDR         0030H           ADDR         0030H           ADDR         004FH           NUMB         0040H           ADDR         0083H           ADDR         0082H           NUMB         0018H           NUMB         001EH</td> <td>PREDEFINED PREDEFINED</td> <td></td>	ADDR         0001H           NUMB         0010H           ADDR         0030H           ADDR         0030H           ADDR         0030H           ADDR         004FH           NUMB         0040H           ADDR         0083H           ADDR         0082H           NUMB         0018H           NUMB         001EH	PREDEFINED PREDEFINED	
ASIS.         ASIS.         AS_LIMIT.         AS_RESULT         PH.         PI.         IFO_CNT         IFO_CNT         IFO_CNT         IFO_CNT         IFO_CNT         MAX.        MIN.         E         SWSTR1         VSTR2         VSTR3         VSTR4         VSTR5         VSTR6         VSTR7         VSTR6         VSTR7         VSTR6         VSTR7         VSTR6         VSTR7         VSTR6         SVSTR7         SW         MAX.         JAD_FIFO.         F2.         S0.         S1.	NUMB         OO10H           ADDR         0030H           ADDR         004FH           NUMB         0040H           ADDR         0083H           ADDR         0082H           NUMB         0018H           NUMB         001EH	PREDEFINED PREDEFINED	
ASIS	Control         Control           C ADDR         0030H           C ADDR         004FH           NUMB         0040H           OADDR         0083H           OADDR         0082H           NUMB         0018H           NUMB         00118H           NUMB         00118H	PREDEFINED PREDEFINED	
AS_LIMIT	ADDR         0030H           ADDR         004FH           NUMB         0040H           ADDR         0083H           ADDR         0082H           NUMB         0018H           NUMB         001EH	PREDE FINED PREDE FINED	
AS_LINIT AS_RESULT AS	NUMB         0040H           NUMB         0040H           ADDR         0083H           ADDR         0082H           NUMB         0018H           NUMB         001EH	PREDEFINED PREDEFINED	
NS_RESULT         PH.         IFO_CNT         IFO_CNT         IFO_CONT         IN.         MAX.         MIN.         MAX.         MIN.         STAT         STAT         NSTAT         NSTAT         NSTR1         NSTR2         VSTR3         NSTR4         VSTR5         NSTR6         VSTR7         SVSTR7         SV         MAX.         Z         SW         MAX.         SU         S0	ADDR 0083H ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH	PREDEFINED PREDEFINED	
PL.	ADDR 0083H ADDR 0082H NUMB 0018H NUMB 001EH	PREDEFINED	
PL. IFO_CNT	NUMB 0018H	PREDEFINED	
IFO	NUMB 0018H NUMB 001EH		
IFO_CNT	NUMB 001EH		
IN.			
_MAX	ADDR 0066H		
_MIN	NUMB OOFFH		
E	NUMB 0000H		
EO	ADDR 00A8H	PREDEFINED	
NSTAT	ADDR 0089H	PREDEFINED	
NSTRO	NUMB 0014H		
NSTR1	NUMB 0000H		
NSTR2	NUMB 0002H	NOT USED	
NSTR3		NOT USED	
NSTR4	NUMB 0004H	NOT USED	
NSTR5	NUMP 00084	NOT USED	
NSTR6	NUMB COOSH	NOT LICED	
NSTR7	NUMB COUAH	NUT USED	
NSIR(	NUMB UUUCH	NOT 11057	
NTEN	NUMB DODEH	NOT USED	
U	NUMB 0012H		
2	ADDR 0080H	PREDEFINED	
SW	ADDR OOAOH	PREDEFINED	
MAX EAD_FIFO F2 S0	ADDR OODOH	PREDEFINED	
EAD_FIFO	NUMB OOFFH		
F2 S0	ADDR 005AH		
so	ADDR 0061H		
\$1	ADDR 00D3H	PREDEFINED	
	ADDR 0004H	PREDEFINED	
Ρ	ADDR 0081H	PREDEFINED	
TART			
IMER.	ADDR 0071H		
SETH	ADDR 0071H		
	ADDR 0071H NUMB 0016H		
	ADDR 0071H NUMB 0016H NUMB 0013H		
EIGUDE	ADDR         0071H           NUMB         0016H           NUMB         0013H           NUMB         0080H		TI /H/190
FIGURE	CADDR 0071H NUMB 0016H NUMB 0013H NUMB 0080H	embly Program	Listing (Continued)

#### APPENDIX A:

#### **Register Bit Assignments and Programmer's Notes**

The following is an information summary concerning the various registers of the DAS, together with forms for programmer's notes to aid in setting instructions and in providing design documentation.

#### CONFIGURATION REGISTER (Read/Write):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Don't	Care		Diag.	Test	R/ Poi	AM nter	Sync I/O	A/Z Each	Chan Mask	Stand by	Full Cal	Auto Zero	Reset	Start

D0: START: "0" stops instruction execution. "1" Starts instruction execution.

- D1: RESET: "1" stops the sequencer (resets the start bit), resets instruction pointer in the Interrupt Status Register, resets all interrupt flags, and clears the conversion FIFO. Automatically resets itself after two clock cycles.
- D2: AUTO-ZERO: "1" causes a long auto-zero calibration cycle to be performed.
- D3: FULL CALIBRATION: "1" causes a full calibration cycle to be performed.
- D4: STANDBY: "1" puts the DAS into low-power standby mode. "0" returns the DAS to operational status identical to that caused by setting the RESET bit. The Instruction RAM can be accessed through the Read/Write operations while in the Standby mode.
- D5: CHANNEL MASK: "0" causes bits 13 through 15 of the conversion result to be the instruction number associated with the conversion result in bits 0 through 12. "1" causes bits 13 through 15 to hold the extended sign bit.
- D6: A/Z EACH: "1" causes a short auto-zero cycle to be performed before each conversion.
- D7: SYNC I/O: "0" causes Sync pin to be an input; "1" causes it to be an output.
- D9–D8: RAM POINTER: Selects the section of the Instruction RAM:
- 00 = Instructions, 01 = Limits #1, 10 = Limits #2.
- D10: TEST: This bit is used for production testing and must be kept at "0" for normal operation.
- D11: DIAGNOSTIC: "1", along with a correctly chosen instruction, allows verification that the DAS' ADC is performing correctly. See paragraph 2.2 of the data sheet for details. Available only in the LM12(H)458.

D0 Start

# D15-D12: DON'T CARE

# PROGRAMMER'S NOTES:

Config	uration	Regist	er: Addr	ess:	S	Symbol	:							
Note:														
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1
	Don'i	t Care		Diag.	Test	R/ Poi	AM nter	Sync I/O	A/Z Each	Chan Mask	Stand by	Full Cal	Auto Zero	Reset
х	х	х	x											

Hexadecimal value:

#### Configuration Register: Address: Symbol:

Note:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Don't	Care		Diag.	Test	R/ Poi	AM nter	Sync I/O	A/Z Each	Chan Mask	Stand by	Full Cal	Auto Zero	Reset	Start
х	х	х	х												

Hexadecimal value:

#### Configuration Register: Address: Symbol:

Note:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Don'i	t Care		Diag.	Test	R/ Poi	AM nter	Sync I/O	A/Z Each	Chan Mask	Stand by	Full Cal	Auto Zero	Reset	Start
х	х	х	х												

Hexadecimal value:

	ION RAM (H	Read/W	rite):											
D15 [	D14 D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Ac	quisition Time		W-dog	8/12	Timer	Sync		V <sub>IN</sub> -			V <sub>IN</sub> +		Pause	Loop
00: 01: 07-D2: 07-D5: 08: 09: 010: 011: 015-D12:	Loop: "0" of PAUSE: "0 bit in Config $V_{IN}$ +: Sele SYNC: "0" SYNC input up. TIMER: "0" of WATCHDO ACQUISITI For 12-bit	causes f " cause guration acts while causes t pin. If t " causes auses OG: "0" ON TIM + sign:	flow to the s no actio Register ch input c ch input c ch input c coperation his bit is h s no delay 12-bit + s causes no E: Determ (9 + 20) c	e next in: n. "1" ca to "0". \ hannel is hannel is hannel is n with in: igh, bit E r; "1" ca sign conv o companines S/I lock cyc	struction, suses seq Writing a s connect ernal tim 07 of Con uses a ha rersion, "1" H acquisit les, for 8.	"1" cau: uencer ti "1" to th ed to A/ ed to A/ ing. "1" figuration alt to insi 1" causes tion time -bit + sig	ses loc o stop e Star D's no D's inv causes n regist truction es 8-bit watch gn: (2-	pp back before of t bit res n-inverting i s S/H a er must n execu + sigr dog cor	to inst executi tarts in ting inp nput. and cor be hig tion un n conve mparisc	ruction ng curr structio ut. nversio h to pre til the t ersion. on.	# 0. rent inston exect n timing event th	truction cution. g to be ne DAS punts d	controlle from gett	d by th ing hun ero.
PROGRAM	For 8-bit + where D IMER's NOT n #0: Addres	sign: E = Cont <b>ES:</b> ss:	0 = 0.36 tent of D1 Sym	× R <sub>S</sub> (ki 5–D12, bol:	$\Omega$ ) × f <sub>CLI</sub> R <sub>S</sub> = inp	K (MHz)	e resis	tance						
		<b>D</b> · -		<b>D</b>										
D15 C	D14 D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Ac	cquisition Time		W-dog	8/12	Timer	Sync		V <sub>IN</sub> -			V <sub>IN</sub> +		Pause	Loop
lote:	D14 D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Ac	quisition Time		W-dog	8/12	Timer	Sync		$V_{IN}-$	-		$V_{IN}$ +	-	Pause	Loop
Hexad nstruction lote: D15 C	lecimal value n #2: Addres	: : <b>s:</b> D12	Sym D11 W-dog	bol: D10 8/12	D9 Timer	D8 Sync	D7	D6 V <sub>IN</sub> -	D5	D4	D3 V <sub>IN</sub> +	D2	D1 Pause	D0 Loop
Hexad nstruction Note: D15 C Ac Hexad	ecimal value n #2: Addres	: ss: D12	Sym D11 W-dog	D10 8/12	D9 Timer	D8 Sync	D7	D6 V <sub>IN</sub> -	D5	D4	D3 V <sub>IN</sub> +	D2	D1 Pause	D0 Loop

	3: Addres	iS:	Sym	bol:										
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Acquisi	ition Time		W-dog	8/12	Timer	Sync		V <sub>IN</sub> -			V <sub>IN</sub> +	-	Pause	Loop
Hexadecin	nal value	:												
nstruction #4	1: Addres	is:	Sym	bol:										
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Acquisi	ition Time		W-dog	8/12	Timer	Sync		V <sub>IN</sub> -			$V_{IN}+$		Pause	Loop
Hexadecin	nal value	:												
nstruction # s lote:	5: Addres	is:	Sym	bol:										
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Acquisi	ition Time		W-dog	8/12	Timer	Sync		$v_{\text{IN}}-$			$V_{IN}+$		Pause	Loop
Hexadecin	nal value	:												
nstruction #6	3: Addres	is:	Sym	bol:										
lote:														
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Acquisi	ition Time		W-dog	8/12	Timer	Sync		V <sub>IN</sub> -			V <sub>IN</sub> +		Pause	Loop
nstruction #7	7: Addres	is:	Sym	bol:									_	
D15 D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Acquisi	tion Lime		w-aog	8/12	Timer	Sync		V <sub>IN</sub> -			V <sub>IN</sub> +		Pause	Loop
Hexadecin NSTRUCTION .imits # 1	nal value I RAM (R	: Read/W	ri <b>te):</b> (Cor	ntinued)										
	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D	3 С	02 D1	D0
D15 D14														
D15 D14	Dor	n't Care			>/<	Sign					Limit			

D15	D14	D12	D12	D11	D10	D0	D°	D7	De	D5	D4	D2	D2	D1	
015	D14	Dia Don'i	t Care	DII	DIU		Sign	07	06	05	U4	mit	DZ		
Y	x	2 Doin	v v	Y	×	~/~	Sign								
Javada			~	X	~										
hexaue	cinai va	iue.													
Instruc	tion #1,	Limit #	1: Addres	SS:	Syı	mbol:									
Note:	1		1			1									
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
	1	Don'	t Care	1	1	>/<	Sign			1	Li	mit	r	r	-
Х	Х	X	х	х	х										
Hexade	cimal va	lue:													
Instruc	tion #2,	Limit #	1: Addres	SS:	Syı	mbol:									
Note:	-				-										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D
		Don'	t Care			>/<	Sign				Li	mit			
х	x	x	x	х	x		Ŭ								
Hovado	cimal va	lue.			1		1								
					-										
Instruc	tion #3,	Limit #	1: Addres	SS:	Syı	mbol:									
Note:	1		r		r					1					
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DC
		Don'	t Care			>/<	Sign			1	Li	mit	1		
X Hexade	x cimal va	Don' X lue:	t Care X	X	X	>/<	Sign				Li	mit			
X Hexade Instruc Note:	x cimal va tion #4,	Don' X lue: Limit #	t Care X 1: Addre:	x ss:	X Syl	>/<	Sign								
X Hexade Instruc Note: D15	x cimal va tion #4,	Don'' X lue: Limit # D13	t Care X 1: Addres D12	x ss: D11	X Syr	>/< mbol:	Sign D8	D7	D6	D5	Lii D4	D3	D2	D1	DC
X Hexade Instruc Note: D15	x cimal va tion #4,	Don' X lue: Limit # D13 Don'	t Care X 1: Addres D12 t Care	X ss: D11	X Syr	>/< mbol: 	Sign D8 Sign	D7	D6		Lii D4 Lii	mit D3 mit	D2	D1	Do
X Hexade Instruc Note: D15 X	x cimal va tion #4, D14	Don'' X Iue: Limit # D13 Don'' X	t Care X 1: Addres D12 t Care X	x ss: D11 X	X Syn D10 X	>/< mbol: 	Sign D8 Sign	D7	D6	D5	Lii D4 Lii	mit D3 mit	D2	D1	Do
X Hexade Instruc Note: D15 X Hexade	x cimal va tion #4, D14 x cimal va	Don" X lue: Limit # D13 Don" X lue:	t Care X 1: Addre: D12 t Care X	x ss: D11 x	X Syn D10 X	>/< mbol: 	Sign D8 Sign	D7	D6	D5	Lii D4 Lii	mit D3 mit	D2	D1	DC
X Hexade Instruc D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5,	Don''           x           lue:           Limit #           D13           Don''           x           lue:           Limit #	t Care X I: Addre: D12 t Care X I: Addre:	x ss: D11 x ss:	X Syr D10 X Syr	>/< mbol: 	Sign D8 Sign	D7	D6	D5	Lii D4 Lii	mit D3 mit	D2	D1	Do
X Hexade Instruc Note: D15 X Hexade Instruc Note:	x cimal va tion #4, D14 x cimal va tion #5,	Don''           x           lue:           Limit #           D13           Don''           x           lue:           Limit #	t Care X I: Addres D12 t Care X I: Addres	x ss: D11 x ss:	X Syn D10 X Syn	>/< mbol: 	Sign D8 Sign	D7	D6	D5	Lii D4 Lii	mit D3 mit	D2	D1	DC
X Hexade Instruc Note: D15 X Hexade Instruc Note: D15	x cimal va tion #4, D14 x cimal va tion #5,	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13	t Care X 1: Addres D12 t Care X 1: Addres D12	x ss: D11 x ss: D11	X Syr D10 X Syr	>/< mbol: 	Sign D8 Sign D8	D7	D6	D5	Lii D4 Lii	D3 mit D3	D2	D1	DO
x Hexade Instruc Note: D15 x Hexade Instruc Note: D15	x cimal va tion #4, D14 x cimal va tion #5,	Don' X Lue: Limit # D13 Don' X Lue: Limit # D13 Don'	t Care X I: Addre: D12 t Care X I: Addre: D12 t Care X I: Addre: Care	x ss: D11 x ss: D11	X Syr D10 X Syr D10	>/< mbol: 	Sign D8 Sign D8 Sign Sign	D7	D6	D5	Lii D4 Lii D4	mit D3 mit D3 mit	D2 D2	D1	
x Hexade Instruc D15 x Hexade Instruc D15	x cimal va tion #4, D14 x cimal va tion #5,	Don' X Lue: Limit # D13 Don' X Lue: Limit # D13 Don'	t Care X I: Addre: D12 t Care X I: Addre: D12 t Care D12 t Care	x ss: D11 x ss: D11 v	X Syr D10 X Syr D10	>/< mbol: 	Sign D8 Sign D8 Sign Sign	D7	D6	D5	Lii D4 Lii D4	mit D3 mit D3 mit	D2	D1	
X Hexade Instruc Note: D15 X Hexade Instruc Note: D15 X	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           y           x           lue:           x	t Care X I: Addres D12 t Care X I: Addres t Care X L Care X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X Syr D10 X	>/< mbol: 	Sign D8 Sign D8 Sign Sign	D7	D6 D6	D5	Lii D4 Lii D4 Lii	mit D3 mit D3 mit	D2	D1	D
x Hexade Instruc Note: D15 X Hexade Instruc D15 x Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           y           lue:           Limit #           D13           y           lue:	t Care X I: Addres D12 t Care X I: Addres t Care X D12 t Care X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X Syr D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit	D2	D1	
x Hexade Instruc Note: D15 X Hexade Instruc D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x	t Care X I: Addres D12 t Care X I: Addres t Care X D12 t Care X	x ss: D11 x ss: D11 x	X Syr D10 X Syr D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit	D2	D1	
x Hexade nstruc Note: D15 X Hexade nstruc Note: D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addres D12 t Care X I: Addres t Care X L Care X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X Syr D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7 D7	D6	D5	Lii	mit D3 mit D3 mit	D2	D1	D
x Hexade Instruc Note: D15 X Hexade Instruc D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addres D12 t Care X I: Addres t Care X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X Syr D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit D3	D2	D1	Do
x Hexade Instruc Note: D15 X Hexade Instruc D15 x Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addre: D12 t Care X I: Addre: Care X I: Addre: X Care X	x ss: D11 x ss: D11 x	X Syr D10 X Syr D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit D3 mit	D2	D1	
X Hexade Instruc Note: D15 X Hexade Instruc D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addres D12 t Care X I: Addres t Care X L Care X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit D3 mit	D2	D1	
X Hexade Instruc Note: X Hexade Instruc D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addres D12 t Care X I: Addres t Care X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit D3	D2	D1	
x Hexade Instruc Note: D15 x Hexade D15 x Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addre: D12 t Care X I: Addre: Care X I: Addre: X Care X	x ss: D11 x ss: D11 x	X Syr D10 X D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit D3 mit	D2	D1	
X Hexade Instruc Note: X Hexade Instruc D15 X Hexade	x cimal va tion #4, D14 x cimal va tion #5, D14 x cimal va	Don'           x           lue:           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           Limit #           D13           Don'           x           lue:           x           lue:	t Care X I: Addre: D12 t Care X I: Addre: Care X I: Addre: X L Care X	x ss: D11 x ss: D11 x	X Syr D10 X D10 X	>/< mbol: 	Sign D8 Sign D8 Sign	D7	D6	D5	Lii	mit D3 mit D3 mit D3 mit	D2	D1	

Instruc Note:	tion #6,	Limit #	1: Addre	SS:	Sy	mbol:						_			
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Don'	t Care			>/<	Sign				Li	mit			
Х	х	Х	x	х	Х										
Hexade	cimal va	lue:													
Instruc	tion #7,	Limit #	1: Addre	SS:	Sy	mbol:									
D15	D14	D13	D12	D11	D10	DQ	DB	D7	De	D5	D4	D3	D2	D1	DO
013	014	Don'	t Care		010	>/<	Sign	07	00	05	11	mit	02		00
x	×	x	x	x	x	~/ \	Cigit								
Hexade	cimal va	lue:						1	I				I	I	
INSTRU	JCTION	RAM (Re	ead/Writ	t <b>e):</b> (Con	itinued)										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Don'	t Care			>/<	Sign				Li	mit			
D8: D15–D <sup>-</sup> PROGF Instruc	> / lim 10: Do RAMMER tion #0,	<ul> <li>High</li> <li>genera</li> <li>n't Care</li> <li>S NOTE</li> <li>Limit #</li> </ul>	or low lir ate an inf E <b>S:</b> 2: Addre	nit deter errupt ss:	mination Sy	; ''0'' = ir mbol:	nputs low	er than	limit ge	nerate	an inter	rupt, ''1	" = inp	outs high	er than
Note:															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	1	Don'	t Care		1	>/<	Sign		1		Li	mit		1	
х	X	Х	x	х	Х										
Hexade Instruc Note:	tion #1,	lue: Limit #	2: Addre	ss:	Sy	mbol:		_			_			1 -	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Don	t Care	v	v	>/<	Sign					mit			
Hexade Instruc Note:	tion #2,	lue: Limit #	2: Addre	ss:	Sy	mbol:	1	I	1	<u>I</u>	<u>I</u>	1	1	1	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
		Don'	t Care			>/<	Sign				Li	mit			
х	Х	Х	Х	х	Х										
Hexade	cimal va	lue:													

D15	D14	D13	D12	D11	D10	D٩	D8	D7	De		5 0	4	D3	20	D1	00
015	D14	Don'	t Care	DII	DIU	>/<	Sign	07	00	0	5   0	Limi	t	DZ		DU
х	х	X	x	х	х		olgri									
Hexade	cimal va	lue:														
notruot	tion #4	limit #	<b>9.</b> Addro		<b>S</b> .(	mhali										
Note:		, LIIIII #	Z: Auure:	55.	Sy											
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D	5 D	4	D3	D2	D1	D0
		Don'	t Care			>/<	Sign		1			Limi	t			
Х	Х	X	Х	Х	Х											
Hexadeo	cimal va	lue:														
I <b>nstruct</b> Note:	tion #5,	, Limit #	2: Addre:	SS:	Sy	mbol:										
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D	5 D	4	D3	D2	D1	D0
		Don'	t Care			>/<	Sign					Limi	t			
х	х	х	х	Х	х											
Hexadeo	cimal va	lue:														
Instruct	tion #6,	, Limit #	2: Addre	ss:	Sy	mbol:										
Note:		1				1	1									
_	D14	D13	D12	D11	D10	D9	D8	D7	D6	D	5 D	4	D3	D2	D1	D0
D15	DIF								•							
D15		Don'	t Care			>/<	Sign			1		Limi	t			
D15 X Hexadeo	x cimal va	Don'i X Ilue:	t Care X 2: Addres	X SS:	× Sy	>/<	Sign					Limi	t			
D15 X Hexadeo Instruct Note: D15	x cimal va tion #7,	Don' X lue: , Limit #	t Care X 2: Addre: D12	X SS: D11	X Syn	>/< mbol:	Sign D8	D7	D6	D	5 D	Limit	t D3	D2	D1	D0
X Hexaded Instruct Note: D15	x cimal va tion #7,	Don'' X Iue: Limit # D13 Don''	t Care X 2: Addres D12 t Care	X SS: D11	X Syr	>/< mbol:	Sign D8 Sign	D7	D6		5 D	Limit 4 Limit	D3	D2	D1	D0
D15 X Hexadeo Instruct Note: D15 X	x cimal va tion #7,	Don'' X Uue: Limit # D13 Don'' X	t Care X 2: Addre: D12 t Care X	X ss: D11 X	X Syr D10 X	>/< mbol:	Sign D8 Sign	D7	D6		5 D	Limit	D3 t	D2	D1	D0
D15 X Hexadea Instruct Note: D15 X Hexadea INTERR	x cimal va tion #7, D14 x cimal va cimal va	Don" X Iue: Limit # D13 Don" X Iue: HABLE R D13	Care X 2: Addre: D12 Care X EGISTE	X SS: D11 X R (Read, D11	X Syr D10 X /Write):	>/< mbol: 	Sign D8 Sign D8	D7	7	D6	5 D	Limi 4 Limi D4	D3 t	D2	D1	Do
Note: X Hexaded Note: D15 X Hexaded NTERR	x cimal va tion #7, D14 x cimal va cimal va	Don' X Ilue: Limit # D13 Don' X Ilue: IABLE R IABLE R INFORMATION OF THE INFORMATION OF THE INFORM	Care X Care Z: Addres Care Care Care Care Care Care Care Care	X SS: D11 X R (Read, D11 =0 to	X Syr D10 X /Write): D10 D10	>/< mbol: 	Sign D8 Sign D8 D8 The that	D7 D7	7 77 177 1	De De NT6	5 D D5 INT5 Pauso	Limi 4 Limin Limin D4 INT4	D3 t t INT3	D2 D2 B INT Basi	D1	D0 D0 INT(
D15 X Hexaded Note: D15 X Hexaded NTERR D15 Nu	x cimal va tion #7, D14 x cimal va cimal va tUPT EN D14 umber of co Geno	Don' X Ilue: Limit # D13 Don' X Ilue: IABLE R IABLE R International In	Care X Care Z: Addres Care Care Care Care Care Care Care Care	X SS: D11 X R (Read, D11 O 10 rrupt whe	x Syn D10 x /Write): D10 Ins Gen en a wa	>/< mbol: D9 >/< D9 >/< D9 struction Numerates Inte	Sign D8 Sign D8 Sign D8 mber that rrupt INT1 nit is pas	D7 D7 IN Stan	7 T7 Idby P	D6 NT6 ower	5 D D5 INT5 Pause	Limi 4 Limi Limi D4 INT4 Cal	D3 t D3 t INT3 A/Z	D2 D2 B INT Rest	D1 D1 2 INT1 lit Instr	D0 D0 INT W/I
D15 X Hexaded Instruct Note: D15 X Hexaded INTERR D15 Nu D15 Nu D15 Nu D15 Nu D15	x cimal va tion #7, D14 x cimal va tUPT EN Gen IN <sup>1</sup>	Don' X Ilue: Limit # D13 Don' X Ilue: IABLE R IABLE R IA	Care X Care X Care Care Care Care Care Care Care Care	X           SS:           D11           X           R (Read)           D11           =0 to           rrupt who	X Syr D10 X /Write): D10 Ins Gen en a wa en the p	>/< mbol: D9 >/< D9 >/< D9 truction Nunerates Inte	D8 Sign Sign D8 mber that rrupt INT1 nit is pas ed instruu	D7 D7 IN Star Star	7 I Indby P 010-D8	D6 NT6 ower	5 D D5 INT5 Pause eached	Limii 4 Limii Limii Limii INT4 Cal	D3 t b b l l l l l l l l l l l l l l l l l	D2 D2 3 INT. FResu	D1 D1 2 INT1 lit Instr	D0 D0 INT W/I
D15 X Hexaded Instruct Note: D15 X Hexaded INTERH D15 Nu D15 Nu D15 D15 D15 D15 D15 D15 D15 D15	x cimal va tion #7, D14 x cimal va tumber of ca General IN <sup>1</sup> IN <sup>1</sup> IN <sup>1</sup> (D <sup>1</sup>	Don' X Ilue: Limit # D13 Don' X Ilue: IABLE R IABLE R IN ILUE: IABLE R III ILUE: IABLE R III III IIII IIII IIII IIIII IIIII IIIII IIIII IIIII IIIIII	Care X Care X Care Care Care Care Care Care Care Care	X SS: D11 X R (Read/ D11 =0 to rrupt whe rrupt whe	X Syn D10 X /Write): D10 Ins Gen en a wa en the p en the r	<ul> <li>&gt;/&lt;</li> <li>mbol:</li> <li>D9</li> <li>&gt;/&lt;</li> <li>D9</li> <li>&gt;/&lt;</li> <li>b</li> <li>b</li> <li>c</li> <lic< li=""> <li>c</li>     &lt;</lic<></ul>	Sign       D8       Sign       D8       mber that       rrupt INT1       nit is pase       ed instruut       f converse	D7 D7 IN' Stan sed ction (D sion res	7 I 77 I 10dby P 110-DE sults in	D6 NT6 ower 8) is r	5 D D5 INT5 Pause eachece =IFO is	Limii 4 Limii Limii Limii INT4 Cal	D3 t D3 t INTC A/Z	D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D	D1 D1 2 INT1 uit Instr	D0 D0 INT W/I
D15 X Hexadea Note: D15 X Hexadea NTERR D15 Nu D15 Nu D15 00: D15 00: D15 00: D2: D3:	x cimal va tion #7, D14 x cimal va tupt EN Gend Gend IN <sup>2</sup> IN <sup>2</sup> (D <sup>2</sup>	Don' X Jue: Limit # D13 Don' X Jue: IABLE R D13 Don' X Iue: IABLE R D13 D13 Don' X Iue: IABLE R III D13 D13 D13 D13 D13 D13 D13 D13	Care X Care X Care Care Care X Care Care Care Care Care Care Care Care	X SS: D11 X R (Read), D11 =0 to rrupt who rrupt who rrupt who	X Syr D10 X /Write): D10 Ins Gen en a wa en the p en the r en an au	<ul> <li>&gt;/&lt;</li> <li>mbol:</li> <li>D9</li> <li>&gt;/&lt;</li> <li>D9</li> <li>struction Numerates International Structure Stru</li></ul>	Sign D8 Sign D8 Sign D8 mber that rrupt INT1 nit is pas ed instruu f converse sycle is co	D7 D7 IN' Stan sed ction (D sion res omplete	7 D6 77 I 10-D2 10-D2 sults in ed	D6 NT6 ower 3) is r the f	5 D D5 INT5 Pause eachec FIFO is	Limii 4 Limii 4 Limii 1 NT4 Cal	D3 t t D3 t D3 t t A/Z	D2 D2 INT Resu	D1 D1 2 INT1 Instr	D0 Dc INT W/I
D15 X Hexaded Instruct D15 X Hexaded INTERR D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu	x cimal va tion #7, D14 x cimal va cimal va cimal va cimal va nt cimal va cimal va c	Don' x lue: Limit # D13 Don' x lue: IABLE R IABLE R IABL	Care X Care X Care X Care X Care Care Care Care Care Care Care Care	x ss: D11 x R (Read) D11 O to rrupt whe rrupt whe rrupt whe rrupt whe	X Syn D10 X /Write): A /Write): Ins Gen en a wa en the p en the p en the p en the p en the n a nation	<ul> <li>&gt;/&lt;</li> <li>mbol:</li> <li>D9</li> <li>&gt;/&lt;</li> <li>b) D9</li> <li>b) D9</li> <li>b) D9</li> <li>b) truction Numerates Intervention Numerates Intervention Numerates Intervention Number of the second second</li></ul>	Sign       D8       Sign       D8       mber that       rrupt INT1       nit is pased instruct       f converse       cycle is converse       cycle is converse	D7 D7 IN Stan Stan Stan Stan Stan Stan Stan Stan	7 T7 T7 10-DE uilts in ed leted	D6 NT6 ower 3) is r the l	5 D D5 INT5 Pause eachec =IFO is	Limii 4 Limii 4 Limii 1 NT4 Cal	D3 t D3 t D3 t A/Z	D2 D2 J D2 J INT Resu	D1 D	Do Do INT W/I
D15 X Hexaded Instruct D15 X Hexaded INTERR D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu	x cimal va tion #7, D14 x cimal va cimal va cimal va N14 IN1 IN1 IN1 IN1 IN1 IN1 IN1 IN1	Don''           x           lue:           Limit #           D13           Don''           x           lue:           iABLE R           iABLE R           iABLE R           T0: Gene           T1: Gene           T2: Gene           15-D11)           T3: Gene           T4: Gene           T5: Gene           T5: Gene	Care     X      Care     X      2: Addres      2: Addres      Care     X      EGISTEI     Tate inte erate era	x ss: D11 x R (Read/ D11 Trupt whe rrupt whe rrupt whe rrupt whe rrupt whe	X Syn D10 X /Write): x /Write): Ins Gen en a wa en the p en the p en the p en the p en an au en a full en a pau	<ul> <li>&gt;/&lt;</li> <li>mbol:</li> <li>D9</li> <li>&gt;/&lt;</li> <li>D9</li> <li>&gt;/&lt;</li> <li>bitruction Numerates Intervention Numerates Interventin Numerates Intervention Numerates Intervention Numerates In</li></ul>	Sign D8 Sign D8 Sign D8 mber that rrupt INT1 nit is pas ed instru- f converse cycle is con cycle is co	D7 D7 IN Stan Stan Stan Stan Stan Stan Stan Stan	7 D6 77 I 177 I 10-D8 iults in iults in ieted red	De De NT6 ower 3) is r the f	5 D D5 INT5 Pause eachec =IFO is	Limit 4 Limit Limit Limit Limit Limit Cal	D3 t D3 t D3 t L D3 t NT3 A/Z	D2 D2 INT. Resu	D1 D	D0 D0 INT W/I
D15 X Hexaded Instruct D15 X Hexaded INTERR D15 Nu D15 Nu D15 Nu D15 Nu D25 D3: D4: D5 D3: D3: D3: D3: D3: D3: D3: D3:	x cimal va tion #7, D14 x cimal va cimal va cimal va cimal va N14 x cimal va cimal v	Don''           x           lue:           Limit #           D13           Don''           x           lue:           iABLE R           iABLE R           iABLE R           iABLE R           iIue:           iABLE R           iABLE R           i.ue:           iABLE R           i.ue:           iABLE R           i.ue:           i.ue:      i.ue:	Care     X      Care     X      2: Addres:     D12      t Care     X      EGISTEI     To      EGISTEI     To      care     to      care     X      EGISTEI     care     to      care     care	x ss: D11 x R (Read/ D11 Trupt whe rrupt whe rrupt whe rrupt whe rrupt whe rrupt whe rrupt whe	X Syn D10 X /Write): x /Write): Ins Gen en a wa en the p en the p en the r en an au en a full en a pau en low p	<ul> <li>&gt;/&lt;</li> <li>mbol:</li> <li>D9</li> <li>&gt;/&lt;</li> <li>D9</li> <li>&gt;/&lt;</li> <li>b</li> <li>b</li> <li>classing</li> <liclassing< <="" td=""><td>Sign       D8       Sign       Sign       D8       mber that       rrupt INT1       nit is pase       ed instruution       f converse       cycle is converse       cycle is converse       converse       cycle is converse       converse       cycle is converse       converse       cycle is converse       converse       converse</td><td>D7 D7 IN<sup>-</sup> Star Star Star Star Star Star Star Star</td><td>7 L T7 I 10-DE sults in ed leted red</td><td>D6 NT6 ower 3) is r the l</td><td>D5 INT5 Pause eachec</td><td>4 Limit Limi</td><td>D3 t D3 t D3 t A/Z</td><td>D2 D2 INT. Resu</td><td>D1 D1 D</td><td>D0 D0 INT W/I</td></liclassing<></ul>	Sign       D8       Sign       Sign       D8       mber that       rrupt INT1       nit is pase       ed instruution       f converse       cycle is converse       cycle is converse       converse       cycle is converse       converse       cycle is converse       converse       cycle is converse       converse       converse	D7 D7 IN <sup>-</sup> Star Star Star Star Star Star Star Star	7 L T7 I 10-DE sults in ed leted red	D6 NT6 ower 3) is r the l	D5 INT5 Pause eachec	4 Limit Limi	D3 t D3 t D3 t A/Z	D2 D2 INT. Resu	D1 D	D0 D0 INT W/I
D15 X Hexaded Instruct D15 X Hexaded INTERR D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu	x           cimal va           cimal va           tion #7,           D14           x           cimal va	Don''           x           lue:           Limit #           D13           Don''           x           lue:           ilue:           ilue: </td <td>Care     X     Care     X     Z: Addres     Z: Addres</td> <td>x SS: D11 X R (Read, D11 O to rrupt whe rrupt whe</td> <td>X Syn D10 X /Write): A Control Inst Gen en a water en a water en a water en a mater en an auter en an auter en a nater en a pau en the D</td> <td><ul> <li>&gt;/&lt;</li> <li>D9</li> <li>&gt;/&lt;</li> <li>D19</li> <li>&gt;/&lt;</li> <li>D19</li> <li>&gt;/&lt;</li> <li>D10</li> <li>D10</li></ul></td> <td>Sign       D8       Sign       Sign       D8       Sign       D8       mber that       rrupt INT1       nit is pase       ed instruution       f converse       cycle is con cycle</td> <td>D7 D7 IN Star Star Star Star Star Star Star Star</td> <td>7 L T7 L 10-DE sults in bd leted red dby an</td> <td>D6 NT6 ower 3) is r the l</td> <td>D5 INT5 Pause eached</td> <td>Limit 4 Limit Limit INT4 Cal</td> <td>D3 t D3 t D3 t NTC A/Z</td> <td>D2 D2 J INT. Resu</td> <td>D1 D1 D</td> <td>D0 D0 INT W/I</td>	Care     X     Care     X     Z: Addres     Z: Addres	x SS: D11 X R (Read, D11 O to rrupt whe rrupt whe	X Syn D10 X /Write): A Control Inst Gen en a water en a water en a water en a mater en an auter en an auter en a nater en a pau en the D	<ul> <li>&gt;/&lt;</li> <li>D9</li> <li>&gt;/&lt;</li> <li>D19</li> <li>&gt;/&lt;</li> <li>D19</li> <li>&gt;/&lt;</li> <li>D10</li> <li>D10</li></ul>	Sign       D8       Sign       Sign       D8       Sign       D8       mber that       rrupt INT1       nit is pase       ed instruution       f converse       cycle is con cycle	D7 D7 IN Star Star Star Star Star Star Star Star	7 L T7 L 10-DE sults in bd leted red dby an	D6 NT6 ower 3) is r the l	D5 INT5 Pause eached	Limit 4 Limit Limit INT4 Cal	D3 t D3 t D3 t NTC A/Z	D2 D2 J INT. Resu	D1 D	D0 D0 INT W/I
D15 X Hexaded Instruct Note: D15 X Hexaded NTERR D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu D15 Nu D15 D15 Nu D15 Nu D15 D15 D15 D15 D15 D15 D15 D15	x           x	Don' X Jue: Limit # D13 Don' X Jue: IABLE R IABLE R IABL	Care     X      Care     X      2: Addres      2: Addres      Care     X      EGISTEI     T      care     X      EGISTEI     torate inte     prate     pl1 is see	x SS: D11 X R (Read/ D11 To to R (Read/ D11 To to R (Read/ P11 To to R (Read/ P11) To to	x Syn D10 x /Write): D10 Ins Gen Ins Gen en a wa en the p en the r en a au en a full en a pau en a pau en the C import of the composition of the co	>/<	Sign       D8       Sign       Sign       D8       mber that       rrupt INT1       nit is pase       ed instruution       f converse       cycle is converse       cycle is converse       converse       cycle is converse       converse       converse       cycle is converse       conve	D7 D7 IN Star Star Star Star Star Star Star Star	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	D6 NT6 ower 3) is r the f	D5 INT5 Pause eached =IFO is eady ruction	Limit Limit Limit Limit Limit Cal	D3 t D3 I INT2 A/Z	D2 D2 3 INT. FResu	D1 D1 2 INT1 ut Instr	Do Do INT W/I d valu

Interrupt Enable Regist Note:	er: Addre	ess:	S	ymbol:										
D15 D14 D13	D12	D11	D10	D9	D	3	D7	D6	D5	D4	D3	D2	D1	D0
Number of conversion re	sults in FIF	O to	Instru	uction Nurr	ber that		INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
Generate Interru	pt INT0	1	Gene	rates Interr	upt INT		Standby	Power	Pause	Cal	A/Z	Result	Instr	W/D
Hexadecimal value:														
Interrupt Enable Regist	er: Addre	ess:	S	ymbol:										
Note:														
D15 D14 D13	D12	D11	D10	D9	D	3	D7	D6	D5	D4	D3	D2	D1	D0
Number of conversion re Generate Interru	sults in FIF ot INT0	O to	Instru Gene	uction Num rates Interr	ber that		INT7 Standby	INT6 Power	INT5 Pause	INT4 Cal	INT3 A/Z	INT2 Result	INT1 Instr	INT0 W/D
							,							
Hexadecimal value:														
TIMER REGISTER (Rea	d/Write)	:												
D15 D14 D13	D12	D11	D10	D9	D8	D	7 D6	D5	D4	D	3	D2	D1	D0
				N = Tin	ner Pres	et Va	lue							
The time delay in clock of Delay = 32 × N + 2 PROGRAMMER'S NOTE Timer Register: Address Note:	cycles is: <b>S:</b>	Symt	bol:			0.00		monuo						
D15 D14 D13	D12	D11	D10	D9	D8	D.	7 D6	D5	D4		3	D2	D1	D0
	012	511	510	N = Tin	ner Pres	et Va	lue				-	52		
Hexadecimal value:		0												
Note:		Synn	001.											
D15 D14 D13	D12	D11	D10	D9	D8	D	7 D6	D5	D4	C	3	D2	D1	D0
				N = Tin	ner Pres	et Va	lue							
Hexadecimal value:														
FIFO REGISTER (Read	Only):													
D15 D14 D13	D12	D11	D10	D9	D8	D	7 D6	D5	D4	C	3	D2	D1	D0
Instruction Number or Extended Sign	Sign						Convers	sion Resu	lt					
Hexadecimal value:														
D11-D0: CONVERSI	ON RES	ULTS:												
For 12-bi	t + sign:	12-bit r	esult val	ue		~	4440							
For 8-bit + sign: $D11-D4$ = result value, $D3-D0$ = 1110 SIGN: Conversion result sign bit: "0" = Positive "1" = Negative														
D12. D13. Universion result sign bit: 0 = Positive, 1 = Negative D15-D13: INSTRUCTION NUMBER associated with the conversion result OR the EXTENDED SIGN BIT for 2's comple-														

Number of Results in FIFO         Instruction Number being executed         INST7 Standby         INST6 Power         INST5 Pause         INST4 Cal         INST3 A/Z         INST2 Result         INST1 Instr         INST1 Instr           Bits #0 through 7 are interrupt flags that will be set to "1" when the conditions indicated below occur. The bits are set to whether or not the interrupt is enabled in the Interrupt Enable register. The bits reset to "0" when the register is re- trough the Configuration register.
its #0 through 7 are interrupt flags that will be set to "1" when the conditions indicated below occur. The bits are set t hether or not the interrupt is enabled in the Interrupt Enable register. The bits reset to "0" when the register is re-
<ul> <li>INST0: set to 1 when a watchdog limit is passed</li> <li>INST1: set to 1 when the programmed instruction (D10–D8) is reached</li> <li>INST2: set to 1 when number of conversion results in FIFO equals the programmed value (D15–D11)</li> <li>INST3: set to 1 when an auto-zero cycle is completed</li> <li>INST4: set to 1 when a pause condition is encountered</li> <li>INST5: set to 1 when low power supply is detected</li> <li>INST7: set to 1 when the DAS is returned from standby and is ready</li> <li>INST7: set to 1 when the DAS is returned from standby and is ready</li> <li>Holds the instruction number being executed or, (during a Pause or Timer delay) will next be executed</li> <li>D15-D11: Holds the current number of conversion results present in the FIFO</li> </ul>

# APPENDIX B:

## CRITICAL TIMING CONSIDERATIONS

The solution presented in this application note does not insure equal time delays between successive sets of data. The controller could be interrupted by a higher priority interrupt, delaying servicing of the DAS' interrupt. Also, the time from interrupt request until that interrupt is serviced can vary because the interrupt is not serviced until completion of the controller instruction currently being executed. Sometimes these delays are unacceptable, as in DSP applications, or whenever an FFT is to be performed on the data.

To insure that the time interval between the start of successive data acquisitions is constant, we can use the SYNC input to the DAS. To do this, the I/O bit of the Configuration Register (bit 7) must be set to a "0", configuring the SYNC pin as an input and making it possible to synchronize the start of conversion to an external event. The SYNC bit of the Instruction RAM (bit 8) of the first instruction can now be set to a "1" causing the sequencer to suspend operation at the end of the internal S/H's acquisition cycle and to wait (in the "sample" mode of the S/H) until a rising edge appears at the SYNC pin of the DAS, at which time the S/H acquires the input signal (goes into the "hold" mode) and the ADC begins performing a conversion on the next rising edge of the clock. The falling edge at the SYNC input is totally insignificant, and there is no need to synchronize the SYNC signal with the clock. Of course, the stability of the SYNC input signal will determine the repeatability of the time intervals between sets of data.

We must ascertain that there is sufficient time to retrieve the data from the DAS while the DAS is awaiting another rising edge at the SYNC pin. Bringing the  $\overline{CS}$  line low to access the DAS (reading from or writing to it) will cause the clock to be internally gated off, affecting the timing of successive data gathering if acquisition, conversion, or a comparison is in progress. In the example of this application note there should be no problem as there is a very long 20 ms between successive SYNC rising edges. In some applications, however, this may not be the case and we need to be sure that we are not accessing the DAS during the SYNC input rise or while it is doing anything but awaiting the next rise of the SYNC input. Ensuring proper timing will entail an analysis of the time needed for the DAS to go through one sequencer cycle and the time needed for the processor or controller to retrieve information from the DAS. Since, in this application, the DAS is performing operations for only about 32  $\mu$ s out of every 20 ms, there is more than enough time to retrieve information from the DAS.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Ø	National Semiconductor Corporation           2900 Semiconductor Drive P.O. Box 58090           Santa Clara, CA 35052-8090           Tel: 1(800) 272-9959           TWX: (910) 339-9240	National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bidg, 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tei: (043) 299-2500 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshataiu, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty. Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Teit: (3) 558-9999 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.