
Quadrature Signal Interface to a COP400 Microcontroller

INTRODUCTION

Switches have always been a popular way of getting information into a microcontroller. Two-bit quadrature output devices, also known as two-bit gray code output, use two switches that are mechanically coupled together thru a shaft so that as the shaft is rotated the switches generate two square waves that are 90 degrees out of phase with each other. This is also known as being in quadrature, see *Figure 1*. The reason for doing this is that within the two signals there is the information to detect the direction of rotation, i.e., clockwise (CW) or counterclockwise (CCW). This type of device allows an input variable to be increased or decreased by CW or CCW rotation of the shaft. Additionally, these devices allow continuous rotation in either direction, which lets the span and resolution of the input variable to be a function of the software.



National Semiconductor Application Note 749 Walter Bacharowski February 1991



OPERATION


Figure 2 shows a hardware connection of a quadrature output device to the COP400 microcontroller. Although in this example the G0 and G1 I/O pins are used, any pin that can be used as an input could be used with the appropriate changes in the software.

In this example the output of device QD1 is processed to detect a state change in the quadrature signal and which direction the change was in. A 3-digit BCD variable, which is stored in RAM, is then incremented or decremented. The variable is defined to have a range of 200 to 350 units. The routine allows the variable to saturate at it's upper and lower limits when reached.

Figure 3 displays the two waveforms that are generated by QD1 as it's shaft is rotated from an arbitrary starting position. Each edge represents a change of state. By keeping track of the state that was moved from and the state that currently exists, it can be determined which direction the rotation was in.

Referring to *Figure 3*, there are 4 possible states for a starting position, (00, 01, 11, 10), and they will be referred to as the previous state. There are also 4 possible states to move to, (00, 01, 11, 10), and they will be referred to as the current state. *Figure 4* lists the 8 possible combinations of bits that can be formed by starting from each previous state and rotating CW or CCW to the current state. If the two bits of the previous state and current state are concatenated into one 4-bit value, each value will be unique. The routine





RRD-B30M75/Printed in U. S. A.

© 1995 National Semiconductor Corporation TL/DD11147




FIGURE 3. Quadrature Signal Output (Gray Code)

CONCLUSION

used in this example assigns the two bits of the current state to the low 2 bits of a 4-bit value, and the 2 bits of the previous state to the high 2 bits of a 4-bit value. This 4-bit value (see the column under the PS/CS heading in *Figure* 4) is then used as a pointer into a jump table which branches to the add or subtract part of the routine. This method takes advantage of the "jump indirect" instruction which implements a multiway branch based on the value of a pointer. The routine to input data from the quadrature device reads the value of G0 and G1 and compares it to the value stored from the previous read operation. If the two values are equal there is no input to process. If the two values are not equal there is an input and the data is processed to determine if

one is to be added to or subtracted from the variable. The flow chart details the operation of the subroutine "QUAD".

In *Figure 4*, only 8 of the possible 16 combinations are used. To account for potential spurious operation if one of the 8 undefined combinations occur, they are ignored by this routine by branching to a return instruction which bypasses any additional processing.


The source listing for this example subroutine, which is named "QUAD", is provided. An initialization routine that is required to set up the starting parameters is also included.


This application note demonstrates the relative ease of interfacing a quadrature device to a COP400 microcontroller. The combination of a low cost microcontroller and input device can provide the basis for a cost effective instrument or appliance design.

Direction	PS/CS	Hex Value	Operation
CW	00 10	2	Add 1
CCW	00 01	1	Subtract 1
CW	01 00	4	Add 1
CCW	01 11	7	Subtract 1
CW	11 01	D	Add 1
CCW	11 10	E	Subtract 1
CW	10 11	B	Add 1
CCW	10 00	8	Subtract 1

PS = Previous State CS = Current State

FIGURE 4





1 2 3 4 5 6			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;			AUGUST	AC TURE SIGNAL INTERFACE TO THE COP420 1, 1990 BACHAROWSKI	
8 7 8			;		.TITLE .CHIP 4			
9 10				; ;****	***			
11 12				; ;ASSIG	NMENTS			
L3 L4 L5				; ;***** ·	***			
.6 .7 .8 .9 .0 .1		000F 003D 003E 003F 001D 001E 001F		; PV SCR0 SCR1 SCR2 VLD VLD VMD VHD		0,15 3,13 3,14 3,15 1,13 1,14 1,15	;PREVIOUS VALUE REGISTER ;SCRATCH PAD LOCATION ;SCRATCH PAD LOCATION ;SCRATCH PAD LOCATION ;VARIABLE VALUE, MID DIGIT ;VARIABLE VALUE, MIDLE DIGIT ;VARIABLE VALUE, HIGH DIGIT	
3 4				; ;****	*****			
5 6 7				; ; progr ;	AM START			
8 9				, ;**** ;	*****			
30 31 0000 32 0001 33 0003 34 0004	335F 0E 332A				;SET G PORT TO 1'S SO THEY CAN BE USED AS INPUTS. ;GET INITIAL SETTING OF QUADRATURE DEVICE ;AND STORE IN PREVIOUS VALUE REGISTER			
6	0006 0007 0008	42		RMB RMB	2 3	; MASK	HIGH 2 BITS	
B 9 0	0009 000A 000B 000C	1C 70 70		; LBI STII STII STII ;	VLD 0 0 2	; LOAD	MINIMIUM VALUE FOR THE VARIABLE	
	000D 000F	6A11 CD	IDLE:	JSR JP ;	QUAD IDLE	;CONTI	NUOUS LOOP TO CHECK THE INPUT	
3 9 0		0200		; = ; ;	X' 200	; FORCE	THE QUAD ROUTINE TO START AT HEX 200	
-				,			TL/DD/1	

7 8 9 0200 10 0 0201 28 1 0202 3D 2 0203 10	QUADJT:	; ;*****	JMP TABLE FOF	PROCESSING INPUTS	
3 0204 3D 4 0205 10 5 0206 10 6 0207 28 7 0208 28 8 0209 10 9 020A 10 0 020B 3D 1 020C 10 2 020D 3D 3 020E 28 4 020C 10		; .ADDR IGN .ADDR SUB .ADDR SUB .ADDR SUB .ADDR IGN .ADDR IGN .ADDR IGN .ADDR IGN .ADDR IGN .ADDR IGN .ADDR SUB .ADDR SUB .ADDR SUB .ADDR SUB .ADDR SUB	DR ; 0 L ; 2 DR ; 3 DR ; 3 DR ; 5 DR ; 6 L ; 7 L ; 8 DR ; 9 DR ; 2 DR ; B DR ; C L ; D L ; E	X VALUE IN HEX	
5 6	IGNOR:	;	JK ,F F	;BYPASS ANY ADDITIONAL PROCESSING	
7 0210 48 8 9 0 1 2 3		; ;*******	PUT TO CHECK	FOR A CHANGE OF STATE	
4 5 6 0211 3E 7 0212 332 8 0214 06 9 0215 42 0 0216 43 1 0217 35 2 0218 21 3 0219 DB 4 021A 48 5	QUAD:	; LBI SCR ING X RMB 2 RMB 3 LD 3 SKE JP QUAD2 RET ;	2	;GET CURRENT INPUT STATE ;AND MASK HIGH TWO BITS ;THEN COMPARE PREVOIUS AND CURRENT ;STATE ; ;COPY MASKED VALUE TO ACCUM. AND POINT ;TO PREVIOUS STATE. CHECK IF EQUAL ;THEY ARE EQUAL SO RETURN	
6 7 021B 36 8 021C 06 9 021D 00 0 021E 31 1 021F 31 2 0220 31	QUAD2:	X 3 X CLRA ADD ADD ADD		;EXCHANGE CURRENT AND PREVIOUS VALUES ;AND POINT TO SCRATCH LOCATION ;DO A LEFT SHIFT OF 2 BITS ;THIS FORMS THE 2 HIGH BITS OF THE ;JUMP POINTER	DD/11

03 0221 31 04		ADD			
05 0222 OE 06 0223 31 07		LBI ADD	PV	;NOW ADD THE CURRENT STATE THAT WAS JUST ;PROCESSED. BECOMES THE 2 LOW BITS OF ;THE JUMP POINTER	
08 0224 3E 09 0225 06 10 0226 00		LBI X CLRA	SCR2	;SET UP THE POINTER FOR THE ;JUMP INDIRECT POINTER	
11 12 0227 FF 13 14 15 16 17		; JID ; ;******	***	;BRANCH TO REQUIRED ROUTINE	
		; ;add 1 to the value of the variable and check for its max ;value.			
18 19 20		; ****			
21 22 0228 1C 23 0229 22 24	ADD1:	LBI SC	VLD	;POINT TO LEAST SIGNIFICANT DIGIT ;USE CARRY TO ADD 1	
25 022A 00 26 022B 56 27 022C 30	noorb.	CLRA AISC ASC	6	;BCD CORRECTION	
28 022D 4A 29 022E 04 30 022F EA		ADT XIS JP LBI STII STII	ADD1L	;STORE DIGIT AND POINT TO NEXT DIGIT	
31 0230 3C 32 0231 79 33 0232 74			SCR0 9 4	;STORE VALUE TO CHECK FOR MAX VALUE	
34 0233 76 35 0234 6A53 36 0236 20		STII JSR SKC	6 ADDLIM	; IF CARRY IS SET ON RETURN FROM	
37 0237 48 38 0238 1C 39 0239 70 40 023A 75 41 023B 73		RET LBI STII STII STII RET ; ;******	VLD 0 5 3	;ADDLIM THEN THE VARIABLE IS LARGER ;THEN ITS MAXIMIUM VALUE ;SO RESET IT TO ITS MAX VALUE	
42 023C 48 43 44			****		
45 46 47 48		;IT B	EING GREAT	ROM THE VARIABLE AND CHECK FOR ER THEN THE MINIMIUM VALUE.	
49 50 51	SUB1:	;****	***		
52 023D 1C 53 023E 32		LBI RC	VLD	;SUBTRACT 1 BY FORCING A BORROW	
				TL/DD/11	

NATIONAL SEMICONDUCTOR CORPORATION COP400 CROSS ASSEMBLER, REV:D,8 MAY 85 QUAD SUB1L: 154 155 023F 00 CLRA 156 0240 10 157 0241 4A 158 0242 04 159 0243 623F 160 161 0245 3C 162 0246 70 163 0247 70 164 0248 78 165 0249 6A53 166 024C CE 169 024D 48 170 171 024E 1C 172 024F 70 173 0250 70 174 0251 72 175 0252 48 176 177 178 179 180 CASC ADT XIS ;BCD CORRECTION ;STORE DIGIT AND POINT TO NEXT DIGIT JMP SUB1L ; LBI STII SCR0 ;STORE VALUE TO CHECK LOWER LIMIT OF THE VARIABLE 0 0 8 STII STII JSR ADDLIM ; SKC JP RET ; IF CARRY IS NOT SET ON RETURN THEN VARIABLE ;LESS THEN IT'S MINIMIUM VALUE SUB2 SUB2: LBI STII STII STII ;FORCE VARIABLE TO ITS MIN VALUE VLD 0 0 2 RET ; ;******* ; ;ADD A VALUE STORED IN SCR0 TO SCR3 TO THE VALUE OF THE ;VARIABLE NONDESTRUCTIVELY. THE STATE OF THE CARRY BIT ;IS USED BY THE CALLING ROUTINE AS A RESULT. 182 183 ; ;****** 184 ; ADDLIM: 185 185 186 0253 1C 187 0254 32 188 189 0255 25 190 0256 56 191 0257 30 192 0258 40 193 0259 24 194 025A D5 195 025B 48 196 LBI VLD RC ADLIM1: ; BCD ADDITION OF 3 DIGITS LD 2 6 AISC ASC ADT ;PROCESS NEXT DIGIT XIS JP RET 2 ADLIM1 196 197 ; .END TL/DD/11147-12

8

NATIONAL SEMICONDUCTOR C COP400 CROSS ASSEMBLER, F QUAD SYMBOL TABLE		PAGE: 85	5						
ADD1 0228 ADD1L IDLE 000D IGNOR QUAD 0211 QUAD2 SCR1 003E * SCR2 SUB2 024E VHD	0210 PO 021B QI 003F SI	DDLIM 0253 DR 0000 * UADJT 0200 * UB1 023D LD 001D	ADLIM1 PV SCR0 SUB1L VMD	0255 000F 003D 023F 001E *					
	NO ERROR LINES								
COP 420 ASSEMBLY	108 ROM BYTES USED								
SOURCE CHECKSUM = 2177									
OBJECT CHECKSUM = 01FF									
INPUT FILE C:QUAD.MAC LISTING FILE C:QUAD.PRN OBJECT FILE C:QUAD.LM				TL/DD/11147-13					

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.