

MOTOROLA

ADVANCED SEMICONDUCTOR DEVICES (PTY) LTD Semiconductor Products Inc. P.O. Box 2944, Johannesburg 2000 Srd Floot, Vogas House 123 Pritchard Street/Comer Mool StApplication Note

Johannesburg 101 NG 59-2856

AN IEEE-488 BUS INTERFACE USING DMA

By Mike Newman Manager Technical Marketing Austin, Texas

INTRODUCTION

This application note provides information about using the MC6809 processor to form a Talker/Listener IEEE-488 System. An overview of a data transfer operation, the General Purpose Interface Bus (GPIB), and some direct memory access techniques are given for review purposes prior to the actual system implementation.

The Talker/Listener device consists of an MC6809 processor, an MC68488 general purpose interface adapter device, and an MC6844 direct memory access controller. Hardware and software considerations are discussed. The listing of an example program is also given.

DATA TRANSFER OVERVIEW

The standard method of transferring data between memory and a peripheral device is to have the transfer controlled by a processor. To perform this transfer, the processor initiates a read instruction which places the data byte in the accumulator of the processor followed by a write instruction completing the transfer. The generalized sequence needed to transfer a data byte between a peripheral device and memory is as follows:

1. The peripheral device alerts the processor when a data byte is to be transferred. The processor recognizes this through either an interrupt sequence or a polling procedure.

- 2. The processor executes a load instruction to read the data from the peripheral device and loads it into an accumulator, which is used as a temporary holding register.
- 3. The processor executes a store instruction to write the data from the accumulator into the appropriate memory location.

This sequence shows that at least two software instructions (load and store) are required for each data transfer and that additional software is required to recognize when it is time to transfer each data byte.

In an interrupt driven system, the processor also needs to recognize the interrupt request, complete the current instruction, stack the appropriate internal registers, and enter an interrupt handler routine to determine what course of action is necessary concerning the interrupt.

The MC6809 allows three different types of interrupts, interrupt request (IRQ), fast interrupt request (FIRQ), and non-maskable interrupt (NMI). The entire machine state is saved for IRQ and NMI. This can take up to 20 E clock pulses. The FIRQ is a faster responding interrupt in that only the contents of the condition code register and the program counter are saved. This can take up to 12 E clock pulses. If any other internal registers need to be saved when using FIRQ, they need to be saved via software.

actions to be taken within the devices. The word controller does not refer to a processor on the instrument side of the GPIB.

The controller alters activity on the bus by sending interface messages. The active controller is the only device capable of sending interface messages. It does this in one of two ways:

- Uniline Messages The controller can send a message over any one of the five general interface management lines.
- 2. Multiline Messages The controller can send a message over the eight data bus lines. It does this by asserting the attention (ATN) general interface management line signifying to all devices on the bus that the eight bus lines contain a multiline message rather than data.

These messages are interface commands which do not interact directly with the measurement process of an instrument. They interact only with the interface logic within connected devices. The primary purpose of these messages is to carry out the proper protocol in setting up, maintaining, and terminating an orderly flow of device dependent messages. (Device dependent messages refer to the information being sent by the addressed talker device to the addressed listener devices and not the messages used to control the interface.) The multiline and uniline messages are used to address devices to be talkers or listeners, to tell a device to ignore or not ignore front panel settings, to inquire about any problems the device has, to reset the interface circuitry, to begin making a measurement, etc.

Addresses are assigned to each device so it can respond to addressed commands. Using this address, the controller can pick out a specific device and instruct it to be either a talker or listener. The controller does not assign addresses; this must come from some external means such as a set of switches attached to the device or a subroutine resident in the software controlling the device. The address is placed in the GPIB interface for the device during an initialization sequence. Once resident in the interface circuitry, the device can respond to addressed commands. The address is a 15-bit digital number that allows the controller to talk to a particular device.

A talker sends a data byte over the GPIB to a listener or listeners using an asynchronous three-wire handshake. The transfer begins when the talker asserts data available (\overline{DAV}) and is completed when the slowest listener accepts the data byte by asserting data accepted (DAC). The third handshake line, ready for data (RFD), is used to let the talker know that the listeners are ready for data. There are actually four states in a data transfer.

- 1. The talker generates a new byte.
- 2. The states of the data bus signal lines settle.
- 3. The listeners accept the data.
- 4. The listeners become ready for the next byte.

Since there can be many listeners (maximum of 14; 14 listeners plus one talker for 15 devices maximum), it is possi-

ble to have some that respond very quickly (e.g., a disk) and some that respond slowly (e.g., a teletype) to the same data byte. In this case, the overall speed of transmission over the bus is governed by, and cannot exceed the response rate of the slowest active listener.

The following example is given to demonstrate the command structure of the GPIB bus and how this relates to the internal processor system of a device. In this example, a device assigned a GPIB address of 3 is to send a block of data using DMA to a device assigned a GPIB address of 1. One procedure for establishing this link is as follows:

- Once connected to the system (other devices may also be connected to this system), the power to each device is turned on. The unique GPIB address for each device is placed in its respective general purpose interface adapter(MC68488) during a power-on initialization sequence by the processor along with other appropriate initialization procedures.
- 2. The GPIB controller takes control of the bus by asserting ATN and, with the appropriate interface commands, clears all devices on the bus. Remember that the GPIB controller only talks to the general purpose interface adapter (MC68488) and not directly to the device processor. It is up to the MC68488 to alert the processor through either a polling or an interrupt routine when the processor needs to take action.
- 3. The GPIB controller makes device 3 a listener and sends it information concerning the upcoming DMA block transfer. The MC68488 interprets these bytes as data and flags the processor on a per byte basis. The processor software interprets these data bytes as device dependent messages. These messages provide information such as the precise data to be sent, the format of the data, mode of processor transfer — DMA or non-DMA, etc.
- 4. The GPIB controller clears device 3 and makes device 1 a listener. Step 3 is repeated to device 1; however, in this case the information pertains to device 1 as the recipient of the block of data.
- 5. The GPIB controller leaves device 1 in the listen mode and assigns device 3 to be a talker. The GPIB controller now releases control of the GPIB, by negating ATN allowing the data transfer to take place.
- 6. The talker now sends the data in a byte-per-byte sequence to the listener. Each byte is accepted by the listener according to the asynchronous handshake.
- 7. When the last byte is sent, the talker alerts both the listeners and the controller that the next byte is the last byte of the data block by asserting the EOI general interface management line. The end of a data string can also be indicated by a special sequence of data characters (e.g., carriage return followed by line feed) which are interpreted in software.
- 8. The GPIB controller can now reconfigure the bus for the next data transfer.

DIRECT MEMORY ACCESS MODES OF OPERATION

The MC6844 (DMAC) is capable of three modes of DMA transfer, they are: three-state cycle steal, halt cycle steal, and halt burst. Only the halt burst and three-state cycle steal modes were considered for this system controller since the MC6809 can handle these modes efficiently. The characteristics of these modes are:

Halt Burst Mode - In this mode, the processor is halted and removed from the bus (the appropriate output lines placed in the high-impedance state) while a block of data is transferred between memory and the GPIB. The DMAC manages the control lines (e.g., R/W, address lines, etc.) and keeps track of how many bytes have been transferred, returning control to the processor when the last byte has been sent. Therefore, if the DMAC has been programmed for a 16K byte transfer, the processor is removed from the bus at the beginning of the transfer and is not brought back on the bus until all 16K bytes have been transferred. This mode of operation provides the direct memory access system with the highest data transfer rate capability; however, even though the DMAC can operate at this high data transfer rate, the actual transfer rate cannot exceed the rate at which the GPIA can issue request.

The main advantage of the halt burst mode is the high data transfer capabilities. The main disadvantage is that the processor is halted during the entire transfer.

Three-State Cycle Steal — In this mode, the processor is neither halted nor removed from the bus for any extended length of time. Rather, the operations of the processor are temporarily suspended and the processor removed from the bus (the appropriate output lines are placed in the high-impedance state) while the DMAC transfers one byte of data. At the end of this transfer, control is given back to the processor. If a block of data is being transferred, the processor is placed back on the bus between each transfer for at least one processor clock cycle. This method of direct memory access operation is slower than the halt burst mode, but does not cause the processor to relinquish control of the bus for long periods of time.

The MC68488 GPIA cannot issue direct memory access transfer requests at a high enough rate to take advantage of the high data transfer rate capabilities of the halt burst mode. This is due to the inherent functionality of the GPIA and the IEEE-488 bus. The GPIA must acknowledge each data byte on the bus before it can issue the next transfer request. This can take up to seven processor clock cycles. In addition, the data on the GPIB is transferred in an asynchronous fashion and cannot be transferred at a rate faster than it can be accepted by the slowest listening device. In many applications the data rate on the bus can be very slow; and as a result, the transfer requests being issued to the DMAC for the device in question could be occurring at a rate considerably slower than one every seven processor clock cycles. If the halt burst mode were used, the MC6809 would be inactive during the non-DMA time that the DMAC is waiting for a transfer request from the GPIA. To take advantage of the non-DMA time and allow the MC6809 to do processing during this time, the three-state cycle steal mode of operation was chosen. Now the processor can be brought back on the bus to perform tasks in between DMA transfers.

SYSTEM OVERVIEW

The DMA system given in this application is essentially divided into seven major circuits as shown in Figure 2. The following paragraphs provide a brief description of each of these circuits. A description of how these circuits are interconnected as a working system is also provided.

MC6809 MICROPROCESSOR — The MC6809 is an advanced member of the MC6800 microprocessor family. It has special DMA capabilities that allow highly efficient DMA data transfers. During non-DMA conditions, the MC6809 continues to operate the system. The MC6809 initializes the other circuits in the system (e.g., MC6844, MC68488, and the display). At other times, it can be used to execute special purpose programs.

MC6844 DIRECT MEMORY ACCESS CON-TROLLER — The MC6844 requests control of the bus from the MC6809 and issues the appropriate commands (via the R/\overline{W} line, grant line, and address lines) to perform data transfers. The direct memory access controller never actually receives the data, it directs the flow of the data from one place to the other at the correct time and in the required direction. After the transfer is complete, the MC6844 returns control to the MC6809.

MC68488 GENERAL PURPOSE INTERFACE ADAPTER — The MC68488 provides the interface between the IEEE-488 bus and a processor controlled system. After initialization, the GPIB system controller places the MC68488 in either a talk mode when it is to send data or in a listen mode if it is to receive data.

SYNCHRONIZATION CIRCUITRY — The synchronization circuitry performs two functions: 1) It synchronizes the DMA request signal from the DMAC with the quadrature (Q) signal from the MC6809 by ensuring that the DMA request is not presented to the MC6809 DMA/BREQ input during the last quarter cycle of the E signal. 2) The end or identify (EOI) line on the general purpose interface byte is used by a talker to indicate to the listeners that the next data byte received is the last byte of a block. In this system, this line is applied to the synchronization circuitry to disable DMA transfer requests to the MC6809. The EOI input to the synchronization circuitry is used only when DMA transfers are being made from the GPIA to memory.



Figure 2. DMA System Block Diagram

DISPLAY SYSTEM — The display system provides a visual indication of: how many blocks of data have been transferred, whether the device is a talker or a listener, and whether the device is in a local or remote state.

DEVICE ADDRESS SWITCHES — This set of toggle switches is isolated from the data bus by buffers. They are used to select the device address for the GPIB, i.e., the address that the GPIB controller uses when sending addressed commands. These switches are manually set to the desired address. The MC6809 initialization program reads the address by enabling the buffers and places it in the MC68488.

OPERATION

This system allows bidirectional data transfers in either a non-DMA mode or a three-state cycle steal DMA mode.

The software is a simplified test program which demonstrates the DMA capability of the system and is not intended as a general purpose application program. The test program only allows data transfers in the DMA mode. After the initialization sequence, the MC6809 simply monitors the GPIA for the direction of data transfer. The DMAC is not initialized during the system initialization sequence. The software initializes the display and GPIA and then enters a monitor loop leaving the DMAC disabled. When the direction of transfer is established, the MC6809 branches to a routine that initializes the DMAC accordingly. For system simplicity, the characteristics of the transfer (e.g., number of bytes to be transferred and beginning memory address) are constants in the DMAC initialization routine. The only variable is direction and this is determined by monitoring the address status register of the GPIA.

The DMAC is not initialized until the direction of transfer has been established by the GPIB controller. The controller does this by sending either my talk address (MTA) or my listen address (MLA). When the GPIA receives either an MTA or MLA, it sets the appropriate talker active state (TACS) or the listener active state (LACS) status bit in the address status register. The MC6809 polls the address status register for status information and initializes the DMAC to transfer data from memory to GPIA if the TACS bit is set and from GPIA to memory if the LACS bit is set.

INITIALIZATION SEQUENCE — A power-on reset places the display system, DMAC, and GPIA in a reset state. During the initialization routine shown in Figure 3, the display system and GPIA are initialized.



Figure 3. Initialization Routine Flow Chart

The display system has an MC6821 peripheral interface adapter (PIA) which drives two seven-segment displays and three indicator lights. During initialization, the PIA lines that control the seven-segment displays are programmed as outputs and set to zero causing the displays to read a \$00. In addition, the lines that control the indicator lights are programmed as outputs and set to zero keeping the indicator light off.

The GPIA is initialized next. The first step is for the MC6809 to read the address selected by the address switches and place this value in the GPIA address register (R4W). This is the value that the GPIB system controller will use to send addressed commands to this device. The next step is to remove the GPIA software reset by writing a \$00 to the auxiliary command register (R3W). Until the software reset is removed (bit 7 of R3W written to zero), the only register in the GPIA that can be accessed is the address register. After R3W is written with \$00, the MC6809 programs the address mode register (R2W) with a \$80. This deselects certain status bits in the interrupt and command status registers from being set. The GPIA ignores any conditions on the GPIB that

cause the GET status bit in the interrupt status register to be set and also any conditions that prevent the UACG, UUCG, and DCAS status bits in the command status register from being set. The interrupt mask register is then set up to enable interrupt capability on certain conditions. The interrupt mask register is programmed with \$86. This allows interrupts to occur if the END status bit is set or the CMD status bit is set. A summary of interrupt and command status registers is given in Figure 4.

Since bit 7, R2W was set during initialization, the only bits in the command status reigster that can cause the CMD status bit to be set are remote local change (RLC) or serial poll active state (SPAS). The RLC status bit is used to determine the state of the remove local indicator light. The serial poll active state feature is not used in this system, and if this bit gets set and causes an interrupt, the system software goes to a trap routine and displays \$E4 on the display.

MONITORING SEQUENCE — After the initialization sequence, the MC6809 software enters the monitor loop shown in Figure 5. The primary purpose of this routine is to set the indicator lights to indicate how the GPIA has been addressed (talk or listen) and initialize DMAC. The first procedure that is executed in the monitor loop is a reset and set of the GPIA interrupt mask register. Since the GPIA interrupt structure is edge sensitive to the setting of its status bits, the reset/set sequence of the interrupt mask register ensures that if a second interrupt bit gets set while a prior one is still set, this second interrupt is not missed. Now the address status register (R2R) of the GPIA is monitored. If the LACS bit is set, the listen status indicator is turned on and the DMAC initialized to transfer data from the GPIA to memory. If the TACS bit is set, the talker indicator light is turned on and the talker memory buffer is loaded with "dummy" values for the example test transfer. The DMAC is now initialized to transfer data from memory to GPIA.

After the direction of DMA transfer is established and the DMA controller initialized, the program enters the wait loop shown in Figure 6. The system enters this loop and waits for a DMA transfer request to be issued by the GPIA. The wait loop is not a necessary part of the system and in many applications can be replaced by the MC6809 performing some task. While in the wait loop, the software checks the address status register for any change in the addressed state. The following conditions result:

- 1. If there is not a change in address status of the GPIA, no action is taken and the program continually cycles through the wait loop.
- 2. If the GPIA is unaddressed (e.g., receiving an unlisten or untalk command), the program turns off the DMAC and goes to the monitor loop. This unaddressed condition is detected by monitoring the my address (ma) status bit in the GPIA.
- 3. If the addressed state changes from talker to listener or from listener to talker during a DMA block transfer, the wait loop branches to a trap routine and \$E1 is

anales - cause the ERT status bit in the Information status register to be	The maintaine and them bound along the area and and
This bit is set if any of the other bits in ROR are set and the mask bits are enabled in ROW. This bit is used to generate IRO.	
In the Talker mode this bit indicates when a byte can be written to R7W. When set it will issue a DMA transfer request. Interrupt for this bit is disabled.	
This bit is deselected in this system by bit 7, R2 Always in low state. Interrupt is disabled.	W.
Unused position. Always in high sta	places the display system, DMAC, and OPIA in a read During the initialization routine shown in Figu. 91
This feature is not used in disabled.	this system. Interrupts
When set this bit UACG, RLC, SPAS status register (R1R).	indicates that either UUCG, or DCAS are set in command Interrupts enabled for this bit.
When set this line is assert enabled for the	bit indicates that the EOI management ed and GPIA is in LACS. Interrupts his bit.
ROR INT BO GET APT CMD END BI	In the listener mode this bit indicates the reception of a data byte from the addressed talker. When set a DMA request is issued. Interrupt for this bit is disabl- ed.
Interrupt Status Register	
This bit is deselected in this system by bit 7, R2W. Is always low and thus can not cause a CMD interrupt	
Device is in Remote state when REM = 1 and Local state when REM = 0. Any change in this bit causes RLC bit to be set.	
This bit reports the LOCK state for Remote/Local feature. This bit is not used in system.	the this
Unused bit location.	
RLC bit reports a change in CMD interrupt.	REM bit and causes a
This bit is set if GPIE Poll Active State. If software enters a Tra	control places device in Serial set CMD interrupt occurs and ap routine.
RIR UACG REM LOK RLC SPAS DCAS UUCG	These bits are deselected in this system by bit 7, R2W, are always low and thus do not cause a CMD interrupt.
Command Status Register	
e address (ma) status bit in the GPIA. c address (ma) status bit in the GPIA. sin status 3. If the addressed state changes from talker to listener or	the GP1A that can be accessed to the programs the R3W is written with \$00, the MC6809 programs the mode register (\$2W) with a \$80. This descincts certi-
Figure 4. GPIA Interrupt and Comm	and Status Register



Figure 5. Monitor Loop Flow Chart



Figure 6. Wait Loop Flow Chart

displayed. Should this type of change occur, an error condition is trapped by the software and no additional block transfers are allowed to occur. The system program must be restarted.

Any change in the address status requires intervention by the GPIB system controller. This does not occur during most block transfers. It is possible, however, for the controller to take over the bus synchronously and untalk/unlisten the devices (condition 2 above). This might occur in response to a service request from some device in the system. Most likely, condition 3 will never occur (changing the talker/listener state immediately to the listener/talker state during a block transfer). If this does occur, the software enters a trap routine and \$E1 is displayed.

LISTENER TRANSFER SEQUENCE — When the GPIA enters the listener active state, the LACS bit in the ad-

dress status register is set. The MC6809 software monitors this register and as soon as it finds the LACS bit set, the DMAC is enabled. The byte count register is loaded with a number larger than the actual number of bytes to be transferred during DMAC initialization. Rather than having the byte count register decrement to zero to end the block transfer, the talker asserts the end or identify (EOI) management line to end the transfer. Asserting EOI causes the GPIA to generate an interrupt as an end of block transfer indication and prepare to receive the final byte via software as shown in Figure 7.

After the DMAC is initialized, the software will enter the wait loop. When the GPIA receives a data byte it issues a transfer request to the DMAC. The DMAC, in turn, issues a transfer request (\overline{DRQT}) to the synchronization circuitry. It synchronizes this request with the Q clock from the MC6809 and issues a $\overline{DMA}/\overline{BREQ}$ to the MC6809 during the Q high

time. The low input on the MC6809 DMA/BREQ pin stops instruction execution at the end of the current cycle (E pulse). The processor address and data lines go to a highimpedance state and the BA and BS output lines go to a 1 to indicate that the present cycle is the dead cycle used to transfer control to the DMAC. The BA and BS outputs are ANDed to become a DMA grant input to the DMAC. Once the DMAC has bus control, it issues a DMA grant to the GPIA. During the E pulse, while DMA grant to the GPIA is high, the data is actually transferred. The GPIA releases the transfer request line to the DMAC. The DMAC releases the DMA/BREQ input to the MC6809 and, after one dead cycle, the MC6809 removes the high-impedance state from the address and data lines and takes control of the bus. The processor is free to perform other tasks. The transfer uses three E pulses (one pulse for the transfer and one dead cycle before and after the transfer). Each data byte is transferred using this same procedure.



Figure 7. Receive Last Byte Routine Flow Chart

Prior to receiving the last byte of data, the GPIB talker drives the \overline{EOI} line low. The \overline{EOI} line is an input to the synchronization circuitry and, when asserted, prevents a DMA request from the DMAC to the MC6809 from being issued. This ensures that the MC6809 does not release control of the bus to the DMAC for the last byte transfer. In addition, the \overline{EOI} line causes the END status bit in the GPIA to be set which in turn sends an interrupt to the MC6809. When the MC6809 software detects the END status bit set, it branches to a special routine, and the last byte is transferred to memory via processor software. The last byte is transferred by software since the processor must be used to read the status of the MC68488 for the occurrence of an EOI. The software also disables the DMAC. The software returns to the monitor loop when the last byte is in memory. Reception of this last byte causes the GPIB talker to release the $\overline{\rm EOI}$ line.

TALKER TRANSFER SEQUENCE — The GPIB system controller instructs a device to send data by sending its talk address (MTA). When the MC68488 is made a talker, it moves into the talker active state and the TACS bit in the address status register is set. If set, the MC6809 initializes the DMAC to transfer data from memory to GPIA. The DMAC byte count register is loaded with the number N-1, where N is the number of bytes to be transferred. A DMA transfer is used for N-1 bytes. The last byte (N) is sent to the GPIA via MC6809 software. The last byte is sent this way because just prior to sending the last byte the MC6809 must set the forced end or identify (feoi) bit in the auxiliary command register of the GPIA. This causes the EOI management line to go low and alert the listener(s) that the next byte is the last byte of the block. Figure 8 is a flowchart of the send last byte routine.



Figure 8. Send Last Byte Routine Flow Chart

As soon as the MC68488 enters the talker active state, a transfer request is issued indicating that the MC68488 is an active talker and the output buffer is empty. Each time the byte written to the GPIA output buffer is accepted by the listener(s) on the bus, another transfer request is issued. The transfer request handshake sequence between the MC68488, MC6844, and MC6809 is the same in the talker mode as it is for the listener mode.

INTERRUPT HANDLING — There are two sources of interrupts, the DMAC and the GPIA. When an interrupt occurs, the software checks to see if the DMAC caused the interrupt, as shown in Figure 9. The DMAC only generates an interrupt when the byte count register decrements to 0. Recall that, in the listener mode, the byte count register is programmed with a hex number larger than the number of bytes to be transferred. In the talker mode, the byte count register is programmed with N-1, where N is the number of bytes to be transferred. Therefore, the only time the DMAC can generate an interrupt in this system is when the GPIA is in the talker mode and is ready to transfer the last data byte from memory to GPIA.

If a DMAC interrupt occurs, the software checks the R/W bit in the DMAC channel control register. If this bit is not set, the DMAC is programmed to transfer data from GPIA to memory indicating that the GPIA is programmed to be a listener. In this instance, the byte count register was initialized with a number too small for the block size being transferred. The system enters a trap routine and \$E2 is displayed. If the R/W bit is set, the system is in a talker mode and it is time to send the last byte of the block. The software enters the send last byte routine.

If a DMAC interrupt did not occur, then the GPIA is checked. If the GPIA INT status bit is not set, then one of two conditions has occurred. Either an extraneous interrupt was produced by another device such as a PIA or the GPIA has produced a "ghost interrupt." Ghost interrupts can occur in this system if the GPIB controller performs an illegal sequence of events or if the GPIA is placed in the serial poll active state (SPAS) and then removed from this state before the MC6809 interrupt software can check the GPIA status. Should any of these conditions occur, the software enters the trap routine and \$E3 is displayed.

If the GPIA caused the interrupt, the software first checks the CMD bit in the interrupt status register. If the END bit is not set, the GPIA interrupt occurred from some other source in the interrupt status register. This implies that the interrupt mask register was incorrectly initialized and \$E3 is displayed and the program trapped. If the END bit is set, then the last byte of the block is to follow. The program turns off the DMAC and then begins monitoring the BI bit in the interrupt register for the occurrence of the last byte.

If the GPIA caused the interrupt and the CMD bit was set, the software checks the command status register. All the bits in the command status register except the RLC and SPAS bits have been deselected in the initialization sequence. Therefore, the software only needs to check the RLC bit and, if it is not set, can assume that the interrupt was caused by SPAS. Since the SPAS feature of the GPIB is not used in this system, this occurrence causes the software to enter a trap routine. If the RLC bit was set, then the software checks the REM bit to see if the device is in local or remote and operates the remote/local indicator light accordingly.

DATA RATE — The data rate in this type of system is a function of the response of the device being communicated with. During the testing of this operation, a Hewlett Packard GPIB Emulator which has a TTL response rate was used (negligible when compared with the 6809/6844/68488 system). Because of this, the data rates for the system in this application are primarily a function of the 6809/6844/68488 system and any increase from combining the response rates for devices on both sides of the communications link can be considered negligible. The data rate differs slightly depending on whether the GPIA is a talker or a listener. This time difference is a result of the GPIA itself. The data rate as a listener is measured from the time the GPIA made the ready for data (RFD) line true for one transfer to the time RFD is made true for the next transfer. This time is 11 E-clock cycles which results in, for a one megabyte E clock, a transfer rate of 99K bytes per second.

The data rate as a talker is measured from the time the GPIA made \overline{DAV} true for one transfer to the time \overline{DAV} is made true for the next transfer. This time is eight E-clock cycles and results in a transfer rate of 125K bytes per second.

SYSTEM HARDWARE

The system hardware is designed to maximize the efficiency of DMA transfers and to provide an orderly processor bus control exchange between the processor and the DMAC. As mentioned earlier, there are two handshake sequences for each DMA transfer. The handshake between the peripheral device and the DMAC is to request and grant a DMA transfer. The handshake between the processor and DMAC is to exchange control of the processor bus. This control exchange must occur in an orderly fashion to eliminate bus contention. System clock cycles called "dead cycles" are provided before and after the actual DMA transfer cycle. It is during these dead cycles that the device in control of the processor bus releases control and goes into a high-impedance state and the other device assumes control by coming out of a high-impedance state. As shown in Figure 10, the timing is designed so that each exchange occurs in one cycle to maximize system efficiency and yet prevent both devices from trying to be in control of the processor bus at the same time. There is a time during each dead cycle where both the processor and DMAC are off the bus and the processor bus and control lines are in the high-impedance state. To prevent a spurious write or read during this time, a signal called DMAVMA is generated which disables the chip select of all peripheral devices.

To ensure that the entire post dead cycle has a DMAVMA, a signal called first quarter (FQ) is used to provide DMAV-MA for the first quarter of every MC6809 E clock period. Since the first quarter is not used by peripheral devices, this operation does not pose any system problems.



Figure 9. Interrupt Handling Routine Flow Chart



Figure 10. System DMA Cycle Timing

During data chaining operations on the DMAC, an extra post dead cycle occurs during the data chain process itself. The DMAVMA signal is not generated for this extra dead cycle. To prevent spurious read/write operations, the DMA request line from the MC68488 is input to the synchronization circuitry. This allows the MC6809 to take control of the processor during the extra data chaining dead cycle.

To immediately begin a DMA transfer sequence, the MC6844 must have a request at the TxRQ input within 120 nanoseconds of the rising edge of E in the cycle just before the pre-DMA dead cycle. Otherwise, the DMA transfer sequence will occur one cycle late. This does not affect processor efficiency but slows the response time to the peripheral requesting attention. The MC68488 issues its request to the MC6844 within this time, as well as synchronously with respect to E. Figure 11 is a timing diagram for the system showing the relationship between MC6809, MC6844, and MC68488 request and grant signals.

The GPIA provides the necessary handshake lines to allow it to be used in a DMA mode. These control lines (DMA Grant and DMA Request) are used to control the transfer of data bytes to and from memory with the aid of a DMAC. The DMA control lines as well as the specialized operation of the R/ \overline{W} line and register select lines (RS0, RS1, RS2) in this mode allow a DMAC such as the MC6844 to connect directly to the GPIA without any additional gating circuitry. A DMA request automatically causes the GPIA to select register 7, invert R/ \overline{W} , and proceed with the data transfer when a DMA Grant occurs. Therefore, no R/ \overline{W} inverters or data bus drivers are needed.

SYNCHRONIZATION CIRCUITRY — The synchronization circuitry is shown in Figure 12. During a transfer the gating of \overline{EOI} and \overline{DQRT} prevents the data transfer request (from the DMAC) from being applied to the processor when \overline{EOI} is asserted. With no transfer request applied to the MC6809 it resumes a normal operation. In parallel with the assertion of \overline{EOI} , the MC68488 has issued an interrupt request (\overline{IRQ}) to the MC6809 to service a last byte condition signified by the presence of \overline{EOI} . The MC6809 selects register 7 and moves the last byte of data itself. Now the system software will turn off the DMAC and enter the monitor loop. This method of detecting the last byte is used because the processor may not know the message length. The \overline{EOI} indication provides more versatility for sensing the last byte of a block of data and is readily available on the GPIB as an option for instruments and controllers. In addition, the TxRQ input removes the DMAC from the bus and puts the MC6809 on the bus during the second post-DMA dead cycle that occurs during data chaining operations.

With the system in a typical transfer mode, the transfer request signal \overline{DRQT} is gated to the synchronization circuitry. The purpose of the circuitry at this time is to delay the transfer request until the next high Q. Thus, not only should the signal be clocked through on positive edges of Q, but it should also be allowed to appear directly at the $\overline{DMA}/\overline{BREQ}$ input of the MC6809 when Q is high. Therefore, the flip-flop latches on positive edges and, during the positive half of Q, passes the signal directly to the MC6809. This enables the system to work both in its present format as well as with other peripherals which may signal their transfer requests later in time.

TIMING DESCRIPTION — This description assumes initialization of peripherals and controllers and a typical character transfer to/from memory. Both transfer types are shown — the byte from memory (talker mode) and a byte to memory (listener mode). To alleviate any timing losses on the IEEE-488 bus, a Hewlett Packard GPIB emulator with an automatic high-speed receiver/transmitter is used as the "other end" sender/receiver. This TTL device has an internal delay in both modes of 80 nanoseconds (due to the readying of new data while the MC68488 receives/talks).



Figure 11. System Timing Diagram



Figure 12. Synchronization Circuitry

LISTENER — Refer to Figure 13. With the GPIA in the listener mode, the ready for data (RFD) handshake line goes high (1) as the GPIA is ready for another byte. One emulator box delay (80 ns) later, data is valid on the bus (2). Approximately two clock cycles later, the GPIA has taken the byte and RFD goes low.

Three and a half clock cycles later, the GPIA issues a request to the system using the DMA request line (3). Approximately 300 nanoseconds later, the MC6844 issues DROT. The synchronization circuitry passes the request instantly since Q is high, and the MC6809 receives a DMA/BREQ input. At the beginning of the dead cycle (if the 125 nanosecond lead time on DMA/BREQ was observed), the BA and BS lines both go high to indicate that the bus is in a highimpedance state and is available. With the BA and BS signals ANDed together and sent to the DGRNT input of the MC6844, the DMAC readies the bus for transfer by outputting: the address for the memory store, a write condition on the R/W line, and in the next cycle, a TxSTB to the DMA grant line of the GPIA. As soon as DMA grant is received, the TxRQ is removed from the MC6844 by the GPIA and, 300 nanoseconds later, DRQT is also brought low. By the falling edge of E on the DMA cycle, the GPIA has automatically selected register 7. It has inverted R/\overline{W} (so that the "write" of the received data to memory means "read" from the GPIA), and on the falling edge of E, the data is latched into memory at the address that the MC6844 has already supplied. Now that a byte has been taken from register 7, the GPIA prepares to receives a new byte from the GPIB. In the post DMA dead cycle, a data accepted (DAC) signal is put on the bus (4). After one (80 ns) emulator box delay the GPIA gets a "Not Valid" indication on the DAV line (5). From that time to a new RFD signal (6), the internal delay time in the GPIA is required to reset all latches and begin again.

TALKER — The processor bus timing when the GPIA is in the talker mode is the same as for the listener mode. The rate that transfer requests are generated by the GPIA is directly related to how quickly the listener can accept the data. Figure 14 shows the system timing when the GPIA is programmed as a talker.

As soon as the data from the last transfer is accepted at the emulator and a DAC is received (1), the GPIA sends out its DMA request for a new byte from the MC6844. Three cycles later when the DMA occurs (3), the GPIA begins to move that data to the GPIB. One and one-half cycles later (4), the GPIA issues \overrightarrow{DAV} , and the emulator issues DAC 80 nanoseconds later. After a response time to "Data Not Valid" (approximately 2 cycles), the emulator is ready for a new byte from the GPIA (6).

SYSTEM SOFTWARE

The software shown in this application is not intended to be a general purpose application program. It is an example program showing how the MC68488 can be used with the MC6809 in a DMA system. The memory map for this system is shown in Figure 15.

TRAP ROUTINE — The software has a trap routine which displays a code on the system display. Once the system enters the trap routine, it remains in this routine. If an EX-ORciser system is used, then the Restart key has to be used to restart the program at the monitor loop location (\$D079). A list of the display codes are given below.

Description

E1 The LACS/TACS bit in the GPIA is set, but the listener/talker software flag bit (PIAIMG) is not set. This condition could occur uring a DMA block transfer if the GPIA system controller readdresses

Code

Figure M. Taiker Mode Thruly Diagram



Figure 13. Listener Mode Timing Diagram

Aguer 13, Lintener Medie Timing Dingenn



Figure 14. Talker Mode Timing Diagram

Figure 15. Memory Map

Memory Function	Memory Location					
MC68488 Registers	\$E060-\$E067					
MC6844 Registers	\$E040-\$E056					
Display System (PIA Registers)	\$E070-\$E073					
Main Program	ORG at \$D000					
Receive Memory Buffer	\$D800-\$D8FF					
Talker Memory Buffer	\$D800-\$DBFF					

the GPIA to be a talker when it was a listener or vice versa.

E2 The DMAC caused the interrupt, but the system was not programmed to be a talker. Under normal operations, the DMAC should only interrupt the MC6809 when the system is in the listener mode. If it interrupts when the system is in the listener mode, then the count in the DMAC byte count register was exceeded by the actual number of bytes in the block received. The byte count register must be initialized with a larger number or the block of data to be transferred must be broken up into smaller blocks.

- E3 Neither the DMAC nor the GPIA interrupt bits are set. The interrupt was caused by another device or the GPIA produced a "ghost interrupt." In this system the only way the GPIA produces a "ghost interrupt" is if the GPIB system controller places the GPIA in the serial poll active state (SPAS) and then removes it from this state before the MC6809 can respond to the interrupt.
- E4 The SPAS bit is set. This occurs if the GPIB system controller sends the serial poll enable command and then sends the device talk address placing the GPIA in the serial poll active state.

EXAMPLE PROGRAM LISTING — The following program listing is an example program to show how the MC68488 can be used with the MC6809 in a DMA mode.

11551 CHICAR SA STREETING & INTERNETING SE STR

PAGE 001 GPIA:	2 .SA:0	GPIAL				PAGE	002	GPIA2	.SA	.:0	GPIAL			
00001		*		MC68	188 (GPIA)	000592	D009		FB	A	RENOFF	FCB	\$FB	REN LIGHT OFF MASK
00002		*		6809 - D	A SYSTEM	000601	DØØA		01	A	TALKON	FCB	SØL	TALK LIGHT ON MASK
00003		*		8/2	5/79	000617	DØØB		FE	A	TALKOF	FCB	SFE	TALK LIGHT OFF MASK
00004						000627	DØØC		02	A	LISTON	FCB	\$02	LISTEN LIGHT ON MASK
00005			NAM	CPIAL		000037	DAGE		FD 63	A	SCALEN	FCB	SFD \$63	BLOCK DISDLAY DESCALED
00007			OPT	LLF=86.	ABS	00065/	DØØF		86	A	MASK	FCB	\$86	GPIA INTERRUPT TO SF
00008A D000			ORG	SDAGA		000661	DØIØ		80	A	DSEL	FCB	\$80	DESELECTS STATUS BITS
00009		*				00067								
00010		*THE	FOLLOWI	ING ARE GP	A REGISTER APPRESS	000687	DAIL		0001	A	BLOCK	RMB	1	NO. OF PRESCALED BLOCKS TRANSF
00011		* LOC	ATTONS			000697	DØ12		0001	A	COMP	RMR	1 8 1	PRESCALE COUNT COMPARE
00013	EAGO	A RØR	EOU	SERGE	INTERRUPT REG	00071	DELS		NUUL		*	KPD	St	THAT OF LOS LINES
00014	EØ6Ø	A RØW	EQU	SENGO	INTERRUPT MASK REG	00072					*			
00015	EØ61	A RIR	EOU	SECSI	COMMAND STATUS REC	00073					***INI	TIALIZ	ATION HOU	TINE**
00016	E062	A R2R	EQU	SER 52	ADDRESS STATUS REC	00074					*			
00017	E062	A R2W	EOU	SEP62	ADDRESS MODE REG	00075	Dela	1.0	10	2		OPCC	4010	DICARLE INTERFURTS
00019	E063	A R3N	EOU	SEM63	AUXILLARY COMMAND FEG	00077	D1.14	10	1 41	-	*	UNCC		DISABLE INTERATIS
00020	E064	A R4R	EQU	SEP64	ADDRESS SWITCH PEC	00078					*CLEAR	LISTE	NER & TAL	KER MEM BUFFERS
00021	F.054	A R4W	EQU	SE354	ADDRESS REGISTED	00079					*			
00022	E065	A R5R	EQU	SECS5	SERIAL POLL REG	000807	D015	4F	Dala			CLRA	COMP	CET COMP TO TEDO
00023	ERIS	A ROP	EQU	55055	COMMAND DASS_THUN DEC	00082	DOIN	BE	DØØA	A		LDX	LMEMPT	GET LIST. MEM POINTER
00025	E056	A RSP	FOU	SERSS	PARALLEL POLL REG	00083/	DØID	LØBE	DANA	A		LDY	LBYCNT	GET LIST. BYT: COUNT
00025	EØ67	A R7R	EQU	SEAS7	DATA IN REG	00084/	DØ21	A7	84	A	LOOPI	STAA	a,x	CLEAR MEM LOCATION
00027	EØ67	A R71	EOU	SEC67	PATA OUT REG	00085/	D@23	36	11	F		1.52.5	-1,	a second seco
00028		*				100000	DF25	31	3F	A		LEAY	-1, Y	and the reaction of the
00029		*195	FOLLOWIS	NG ARE DMAG	REGISTER ADDRESS LOCATIONS	32202	10.21		1.1.1.5	121 221		T	1	
00031	ERSA	A CHCC	N EOU	\$5050	CHANNEL CONTROL REG				-			1. 2	·····	and the same war a
00032	EØ54	A PRIC	ON EQU	SE054	PRIORITY CONTROL REC	100001	0030	Α7	01	٨	LCOP2	STA	2,X	CLEAR YEY LOCATION
00033	E055	A INTO	ON EQU	SEC55	INTERRUPT CONTROL REC	00091/	D032	38	lF	٨		LFAX	-1,×	MOVE TO MEXT MEN LOCATION
00034	E040	A ADDH	M EQU	SEGAN	HIGH ORDER ADD PYTE	00092/	DP34	31	3F	0020		LEAY	-1,Y	IS THIS LAST LOCATION OF PUFFE
00036	E041	A RYTE	HJ EOU	SER41	HICH ORDER BYTE COUNT	00093	10030	20	FO	00317	*	END	LUGPZ	IF MUL, CLEAR ANDIMIN
00037	EØ43	A BYTE	LØ EQU	SER43	LOW ORDER PYTE COUNT	00095					*INITI	ALIZE	OPIA	
00038	EØ4C	A ADDH	3 EQU	SERAC	HIGH ORDER ADD BYTE	66095					*			
00039	EØ4D	A ADDL	3 EQU	SEPAD	LOW ORDER ADDRESS BYTE	000971	DØ38	BS	EC64	A		LDA	R4R	READ ADDRESS SWITCHES
00040	ENAE	A BYTE	H3 EQU	SEN4E	FIGH ORDER RYTE COUNT	000981	DASE	86	aa aa	A		I DA	144 N	PLACE APPRESS IN GPIA
00042	E056	A DCHA	IN EOU	SEC 56	DATA CHAIN REC	00100	DØ40	B7	E063	A		STA	R3'*	REMOVE OPTA RESET
00043		*				00101	DØ43	B6	DUTE	A		LDA	DSEL	PESEL CERTAIN STATUS
00044		*THF	FOLLOWIN	NG ARE PIA	REGISTER APDRESS	00102	DØ46	B7	EØ62	A		STA	R21	BITS FROM CAUSING IRO
00045		*LOC	ATIONS			00103	0440	DE	DAAR			1.0.2	MACH	COM THE MACK DUME
00045	F071	A CPA	FOU	SEA71	CONTROL DEC A	00105	DAAC	B7	Easa	2		STA	RAW	SET UP OPIA TRO MASK
00048	EØ73	A CRB	EQU	SEN73	CONTROL REG B	00106		0.			*	01.11		001 0 0 10 10 100 000
00049	E070	A PRA	EQU	SFATA	PERIPHERAL REG A	00107					*INITI	ALIZE	PIA	
00050	EØ72	A PRB	EQU	SEØ72	PERIPHERAL REG H	00108	-			2				
00051	EØ7Ø	A DDA	EQU	SE070	DATA DIRECTION REG A	00109	DØSI	85	F071	A		STA	CUA	SELECT DATA DIRECTION
00052	6012	*	600	S 1. 11 / 2	DATA DIRECTION REG 5	00111	DØ54	B7	E073	A		STA	CRB	SELECT POPT & DATA DIR.
00054A D000	ØØFF	A LAYO	NT FDB	SØØFF	MAX NO. LISTEN BYTES	00112/	DØ57	86	FF	A		LDA	#SFF	
00055A D002	ØØFE	A TBYC	NT FDB	SAAFE	N-1 OF N TALK BYTES	00113/	D#59	B7	EØ7Ø	A		STA	DDA	PORT A AS OUTPUT
00056A D004	D800	A LMEM	PT FDB	SDSAP	LISTEN MEM BUF POINTER	00114/	DØ5C	B7	EØ72	A		STA	DDR	PORT B AS OUTPUT
00057A D006	DB00	A THEM	PT FDB	SDRPP	TALK MEM BUF POINTER	00115/	DØSE	85	04 F071	A		LDA	#504 CBA	SPIECT DEDIDU DEC N
UNUJON DAUDO		A REAL	IN FCO	51.4	REN LIGHT ON MASS			0.	5071			UIA	CINA	Subjet PERI-R. REG A

AGE 3	03 0	GPIA	2 .SA:	R :	GPIAL			
01178	Daca	57	6472				CDD	
11100	0367	r /	2015	A		515	CRB	SELECT PERIPH. REG D
ANTINA	08.67	80	00	A		LDA	#200	
0119A	0059	H7	EN70	~		STA	PRA	INIT. PORT A TO ZERO
VIZEA.	DR: DC	n /	61.12	A		SIA	PRB	INII PORI B IO ZERO
3122					*ACCTC	T-20 TAL		POCEDURE
3123					*	1	LERROPI PI	ROCEDORE
31244	DAGE	10	FF			ANDCO	4000	ENABLE CVC INTEDDIDTC
31254	1750	85	ac	A		IDA	#12	burdet offer fortametro
2126A	D:373	30	SD DUF	3		LEAX	TRO PCR	
C127A	7750	3F	00 000	1		Sh! T	11071 01	
APSID	0078		05	Λ		FCH	9	
2120			BE BID		*			
0130					*FALL	THROUGI	TO MONI	TOR
C131					*			WHEN SEEL ST WENTH
2132					***MON	ITOR**		
0133					*			
P134A	0279	25	00	A	MONIT	LDA	#\$00	
2135A	DETR	R7	EØ60	A		STA	ROR	RESET GPIA IRG MASK
0136A	DP7E	86	DØØF	A		LDA	MASK	
P137A	18.90	87	ERSO	A		STA	RØR	SET GPIA IRO MASK
2138					*			IN CAP WILL AND
9139					*CHECK	GPIA '	TO SEE IF	ACTIVE TALKER/LISTENER
E140					*			
0141A	2860	FS	EØ62	A	LOOP7	LDB	R2R	LOAD GPIA ADD. STATUS
A2415	0:37	C5	04	A		BITB	#\$04	IS LACS SET
0143A	9850	25	IE Di	PA9		BNE	LACS	IF YES, SET UP DMAC
A1419	DØ8B	B6	D013	A		LDA	PIAIMG	IF NO,
2145A	DASE	R4	DØØD	A		ANDA	LISTOF	TURN OFF LISTEN LIGHT
0146A	1660	R7	E072	A		STA	PRB	SEND TO FRONT PANEL
0147A	0094	R7	DØ13	A		STA	PIAIMG	UPDATE PIAIMG
7148A	0097	C5	68	A		BITB	#\$08	IS TACS SET
0149A	0099	25	45 D6	N.30		BNE	TACS	IF YES, SET UP DMAC
0150A	9690	85	D013	Α		LDA	PIAIMG	IF NO,
0151A	DADE	B4	DCOB	A		ANDA	TALKOF	TURN OFF TALK LIGHT
0152A	LAND	87	E072	A		STA	PRB	SEND TO FRONT PAMEL
Ø153A	DASS	67	DØ13	A		STA	PIAIMG	UPDATE PIAIMG
0154A	DEA7	23	DB DC	184		BRA	LOOP7	TEST GPIA ADD STATUS
P155					*			
r156					*SET U	P DMAC	FOR LIST	EN ROUTINE
0157					*			
A8616	eA90	85	D#13	A	LACS	LDA	PIAIMG	
A159A	DAAC	B4	DAGB	A		ANDA	TALKOF	TURN OFF TALK LIGHT
BISCA	TAR	HA	DNNC	A		ORA	LISTON	TURN ON LISTEN LIGHT
0161A	DAB2	B7	EØ72	A		STA	PRB	SEND TO FRONT PANEL
0162A	CARS	B7	DC13	A		STA	PIAIMG	UP DATE PIAIMG
3163A	DOBS	BE	D001	A		LDX	LMEMPT	GET LIST. START ADD
1154A	DØBB	BF	EØ43	A		STX	ADDHØ	PUT IN DMAC CHAMMEL Ø
3165A	DØBE	BF	EP.4C	A		STX	ADDH3	PUT IN DMAC CHANNEL 3
3166A	DACT	BE	DØØØ	A		LDX	LBYCNT	GET NO. OF BYTES
0157A	DAC4	BF	EØ42	A		STX	BYTEHØ	PUT IN DMAC CHANNEL Ø
0158A	DØC7	BF	EØ4E	A		STX	ВУТЕНЗ	PUT IN DMAC CHANNEL 3
0169A	DOCA	85	34	A		LDA	#504	SELECT UP COUNT, TSC
017CA	DACC	87	E050	A		STA	CHCON	STEAL, & MEM WRITE
#171A	DACE	86	81	A		LDA	#\$81	SELECT IRO ON DEND
0172A	DADT	B7	EØ55	A		STA	INTCON	PUT IN DMAC
Ø173A	DØD4	85	00	A		LDA	#\$00	
0174A	DØD6	B7	E056	A		STA	DCHAIN	DISABLE DATA CHAIN FEAT

PAGE 024 GPIA2 .SA:0 GPIA1 20175A 0009 85 01 LDA #\$01 A 22175A DUDE 87 E054 STA PRICON ENABLE CH. Ø TRANSFER REQUEST 40177A DODE 20 49 D129 BRA WAIT 00178 * 00179 *SET UP DMAC FOR TALK ROUTINE 00180 PRISIA DOED B6 DO13 A TACS TDA PIAIMG 20192A D0E3 84 DNAD A ANDA LISTOF TURN OFF LISTEN LIGHT TURN ON TALK LIGHT SEND TO FRONT PANEL 20123A DOES BA DOCA Λ ORA TALKON VA184A DRE9 87 5072 A STA PRR PIAIMG 00135A DOEC 87 0013 A STA UPDATE PIAIMG * 00137 *LOAD TALKER MEM BUFFER COLORA DREF RE DOGG TMEMPT GET MEM POINTER LDX A A LDY TRYCNT GET NO. OF BYTES 20190A D2F5 C6 00 #\$00 A I.DB CRISIA DRES E7 CRISIA DRES E7 STORE DATA BYTE IN MEM INC. NO. TO BE STORED A LOOP3 84 STR a,x INCH 201934 DOFH 30 DEC. ADDRESS POINTER 1F λ LEAX -1.X 30194A DOFD 31 3F LEAY -1,Y DECRIMENT BYTE COUNT 00195A D7FF 26 F7 DØFR BNE IF NOT LAST DO ANOTHER COLOGA DICL PE DRAS ٨ LDX TMEMPT GET TALK BUF ADD. 001974 D104 BF 021994 D107 BF 5000 STX ADDHO PUT IN DMAC CHANNEL E34C STX ADDH3 PUT IN DMAC CHANNEL 3 COLORA DICA PE COLORA DICA BE C.5.6.0 LDX TBYCNT GET NO. OF BYTES PUT IN DMAC CHANNEL Ø PUT IN DMAC CHANNEL 3 SELECT UP COUNT, TSC F042 A STX BYTEHA 20201A D110 BF 00202A D113 95 FRAF STX BYTEH3 4505 25 A 02203A 0115 87 F353 CHCON STEAL , & MEM READ STA 00204A 0119 85 00205A 0118 85 #\$81 SELECT IRO ON DEND 1.DA 01 E055 PUT IN DMAC STA INTCON 20205A DIID 85 #500 90 LDA DISABLE DATA CHAINING 07207A DI1F 87 ENSA DCHAIN FEATURE OF DMAC STA 00209A D122 86 21 LDA #\$01 PRICON ENABLE CH Ø TRANSFER 60209A D124 B7 E254 STA A 1021 A D127 28 83 D129 BRA WAIT 4 20211 *WAIT LOOP - WAITS FOR A DMA REQUEST TO OCCUR. TALK/L CONDITION RECOGNIZED AND DMAC HAS BEEN S 26213 * ACCORDINGLY. WAIT LOOP ALSO CHECKS FOR A 00214 * IN GPIA ADDRESS STATUS. IF ADDRESSED DIFFERENTLY THAN IT WAS WHEN WAIT LOOP ENTERRED AN E1 TRAP 00215 . 00215 37217 30212 * WILL BE PRODUCED. 00219 20220 LOAD GPIA ADD. STATUS IS MA BIT SET 00221A D129 86 E062 00222A D12C 85 80 A WAIT LDA R2R #\$80 BITA Δ IF NO, GO TURN OFF DMAC 00223A D12E 27 22 D152 BEO OFF 00224 00225A D130 85 24 BITA #594 IS LACS BIT SET 00225A D132 27 11 0145 TACHIT IF NO, GO TEST TACS BEO 00227A D134 85 DØ13 A PIAIMG IF YES, SEE IF LISTEN FLAG SET LDA 00228A D137 85 P2 PITA #\$02 IS LISTEN FLAG SET IF YES, ALL IS 'OK' - CHECK R2 #@229A D139 26 EE D129 BNE WAIT IF NO, ALL IS NOT OK TURN OFF DMAC LOAD ACC A WITH TRAP CODE 00230A D13B 85 00231A D13D 87 00 E054 A TRAPI LDA #500 PRICON A STA 02232A D140 86 E1 A I.DA #\$E1

PAGE 005 GPIA2 .SA:0 GPIA1 LBRA TRAP GO TO TRAP ROUTINE 00233A D142 16 009B D1E0 ØØ234A D145 85 Ø8 A EØ D129 A TACBIT BITA #\$08 IS TACS BIT SET 00235A D147 27 BEO WAIT IF NO, GO TEST ADDRESS STATUS LDA PIAIMG IF YES, CHECK TALK 00236A D149 B6 DØ13 A IF YES, CHEWN HOLD IS TALK FLAG SET IF YES, ALL 'OK' IF NO, GO SET EI DISPLAY TURN OFF DMAC Ø1 A D9 D129 #\$01 ØØ237A D14C 85 BITA 00238A D14E 26 BNE WAIT BRA TRAP1 ØØ239A D15Ø 20 E9 D13B 00 A OFF E054 A #\$00 00240A D152 86 00241A D154 B7 I.DA STA PRICON GO TO MONITOR 00242A D157 16 FFIF DØ79 LBRA MONIT 00243 00244 00245 00246 ***INTERRUPT ROUTINE** 00247 00248 00249 *CHECK FOR DMAC INTERRUPT 00250 00251 LOAD DMAC CONTROL REG 00252A D15A B6 E050 A IRQ LDA CHCON ØØ253A D15D 85 80 ØF BITA #\$90 IS IRO FROM DMAC A IF NO, GO CHECK GPIA 00254A D15F 27 D170 BEQ GPIA A D16C IS DMA IN TALK MODE ØØ255A D161 85 01 BITA #\$01 IF NO, GO TO TRAP2 ØØ256A D163 27 07 BEQ TRAP2 00257A D165 86 00 LDA #\$00 IF YES, A TURN OFF DMAC GO SEND LAST BYTE 00258A D167 B7 EØ54 ۵ STA PRICON 00259A DIGA 20 31 D19D BRA TALAST A TRAP2 LDA #SE2 DIE0 BRA TRAP LOAD ACC A WITH TRAP2 CODE 00260A DI6C 86 E2 00261A DIGE 20 70 GO TO TRAP ROUTINE 00262 00263 *CHECK FOR GPIA INTERRUPT 00264 E060 A GPIA LDA GET GPIA IRQ STATUS Ø0265A D170 B6 RØR IS IRQ FROM GPIA ØØ266A D173 85 BITA #\$80 80 A IF NO, GO TO TRAP3 ROUTINE ØØ267A D175 27 11 D188 BEQ TRAP3 00268A D177 85 04 BITA #\$94 IS CMD BIT SET IF YES, IS RLC SET ØØ269A D179 26 11 DISC BNE RLC IF NO, GO TO TRAP3 IF NO, GO TO TRAP3 #\$02 00270A D17B 85 92 A BITA 00271A DI7D 27 99 D188 BEO TRAP3 A BI BITA #\$01 IF END IS YES, IS BI 00272A D17F 85 Ø1 DIAD ØØ273A D181 26 LILAST IF YES, GET LAST BYTE 2A BNE ØØ274A D183 B6 EØ50 LDA RØR IF NO, LOAD ROR F7 D17F AND TEST BI AGAIN ØØ275A D186 20 BRA BI ØØ276A D188 86 E3 A TRAP3 LDA #\$E3 LOAD ACC A WITH TRAP3 CODE ØØ277A D18A 20 ØØ278A D18C B6 DIEØ GO TO TRAP ROUTINE GET GPIA COMMAND STATUS 54 BRA TRAP EØ61 A RLC Ø8 A RIR LDA 00279A D18F 85 BITA #\$Ø8 IS RLC SET Ø6 D199 ØØ28ØA D191 27 TRAP4 IF NO, GO TO TRAP4 BEQ A DID2 00281A D193 85 40 BITA #\$40 IF YES, IS REM SET IF NO, TURN OFF REN LIGHT ØØ282A D195 27 3B BEQ REMOFF IF YES, TURN ON REN LIGHT LOAD ACC A WITH TRAP4 CODE ØØ283A D197 20 21 DIBA BRA REMON A TRAP4 LDA 00284A D199 86 E4 #SE4 GO TO TRAP ROUTINE ØØ285A D19B 2Ø 43 DIEØ BRA TRAP 00286 *SEND LAST BYTE AS A TALKER 00287 00288 00288 00289A DI9D 86 01 A TALAST LDA #\$01 00290A DI9F B7 E063 A STA R3W SET feoi

PAGE #06 GPIA2 .SA:# GPIA1 A STA 0,X E067 A STA 0,X FECC D079 LBRA MONIT * CO291A DIA2 BE E040 A LDX ADDHO GET ADD OF LAST BYTE 00292A DIA5 A7 Ø,X GET LAST BYTE 00293A DIA7 P7 00294A DIAA 15 SEND LAST BYTE 00295 *RECEIVE LAST BYTE ROUTINE 00297 00298A DIAD 86 A LILAST LDA #\$00 00 E054 A E040 A 00299A DIAF 87 PRICON TURN OFF DMAC STA 00300A D182 BE LDX ADDHØ LOAD LAST BYTE ADDRESS IN X RE 00301A DIB5 86 R7R E067 A I.DA GET LAST BYTE A LDA R7R A STA Ø,X 00302A DIB8 A7 84 STORE IT 00303 C0304 00305 *SET REMOTE ENABLE LIGHT INDICATOR 00306 00307A DIBA 86 DØØS A REMON LDA RENON GET RENON MASK 00303A DIBD BA 00309A DIC0 87 DØ13 A ORA PIAIMG 'OR' WITH CURRENT STATUS DU13 STA PIAIMG UPDATE PIAIMG A A * 00310A DIC3 87 E072 STA PRB 00311 00312 *RESET AND SET GPIA MASK REG 00313 00314A DIC6 86 * 30 A RESETM LDA #\$00 20315A DIC8 87 A STA EASA RØW RESET GPIA IRO MASK MESISA DICE B5 DØØF A LDA MASK PR317A DICE B7 EØ60 A STA RØW SET GPIA IRQ MASK 00319A DIDI 3B RTI 00319 00320 *RESET REMOTE ENABLE LIGHT INDICATOR 00321 00322A D102 86 0009 A REMOFF LDA RENOFE GET RENOFE MASK 00323A D1D5 B4 D013 A ANDA D013 A STA PIAIMG TURN OFF REN BIT 00324A DID8 B7 STA PIAIMG UPDATE PIAIMG 00325A DIDE 87 00325A DIDE 20 FØ72 STA PRB TURN REN OFF E6 D1C6 BRA RESETM * 00327 00327 00328 *TRAP ROUTINE 22329 00330A DIE0 B7 E070 A TRAP PRA STA SEND TRAP CODE TO DISPLAY 00331A CIE3 20 FB DIE0 BRA TRAP END 00332 TOTAL ERRORS 00000--00000 TOTAL WARNINGS 00000--000000