

Linear Data Book

1987

Linear Division






Linear Data Book

1987 MAR 02

1987

Linear Division



Introduction

The Linear Data Book includes the standard linear product line plus our new Winchester Disk Drive circuits and CLASIC™ standard cells. For ease of reference linear products are organized by sections. For example, Operational Amplifiers, Voltage Regulators and Special Functions, which includes Digital Signal Processing products such as the µA212 Single Chip Modem.

Technical information and basic product specifications, presented in data sheet form, include maximum ratings, electrical characteristics, performance curves, and packaging information. For many products, typical applications and test circuits are also included.

Package codes, included on each data sheet, indicate the specific package(s) offered for the product. Detailed packaging information, listed by package code, is included in a separate section. This section includes the new Surface Mount Devices (SMD), such as the Small Outline integrated Circuit (SOIC) packages.

A section on Aerospace and Defense precedes the Hi-Rel data sheets, which are organized in the same order as Standard Rel. These data sheets indicate the conformance to MIL-STD-883 and reference identical commercial data sheets for more complete information.

Section 1 has an alpha-numeric product listing of all Fairchild device numbers in the book. An explanation of the part numbering system appears in the "Ordering Information" portion of Section 1. In addition, there is an industry cross reference keying Fairchild Linear Products to direct replacement and function equivalents offered by major linear products manufacturers.

Other sections include information on Thermal Considerations and Quality. As added assistance, addresses and phone numbers of worldwide Field Sales Offices and Authorized Distributors have been listed.

Information on any commercial or Hi-Rel linear product may be obtained from a local sales office or by contacting:

Fairchild Linear Products Marketing Department MS 4-370 313 Fairchild Drive Mt. View, CA. 94039

The specifications included in this data book are as current and correct as could reasonably be determined at time of printing. Any errors noted by users, whether involving content or omissions can be directed to Linear Marketing at the above address.



Table of Contents

Section 1	Alpha Numeric Index1-3	Section 7 Operational Amplifiers	
	Industry Cross Reference Guide1-11 Ordering Information1-17	μΑ101Α, μΑ201Α, μΑ301Α	7-3
	Ordering information	μA101, μA201	7-11
0	Thermal Considerations	μΑ108/Α, μΑ208/Α, μΑ308/Α	7-14
Section 2	Thermal Considerations2-3	μΑ124, μΑ224, μΑ324, μΑ2902	7-22
		μΑ1458, μΑ1558	7-27
Section 3	Testing, Quality and Reliability3-3	μΑ148, μΑ248, μΑ348	7-33
		μΑ3303, μΑ3403, μΑ3503	7-40
Section 4	CLASIC TM 4-3	μA4136	7-50
		μΑ709	7-58
Section 5	Disk Drives	μA714	7-67
•	5-3	μA715	7-80
	A24615-5	μΑ725	7-88
•	5-13	μΑ741	7-100
	A248XR Series 5-23	μΑ747	7-109
•	5-33	μΑ748	7-118
•	5-36	μΑ759, μΑ77000	7-128
μA2580	5-51	μΑ771	7-140
		μΑ772	7-148
Section 6	Voltage Regulators	μΑ774	7-155
μΑ105, μΑ	305, μA305A, μA3766-3	μΑ776	7-162
μΑ117, μΑ	217, μA3176-10	μΑ798	7-172
μΑ138, μΑ	238, μA3386-16		
μΑ150, μΑ	250, μA3506-23	Section 8 Comparators	
μA1524A, _/	μA2524A, μA3524A6-36	μΑ111, μΑ311	8-3
μA431A	6-42	μΑ139, μΑ239, μΑ339, μΑ2901, μΑ3302	8-11
μΑ494	6-48	μΑ6685	8-21
μΑ723	6-55	μΑ6687	8-30
μΑ78G, μΑ	.79G 6-63	μΑ685	8-32
μA78L00 S	eries 6-72	μΑ687, μΑ687Α	8-42
μΑ78MG, μ	ιA79MG6-81	μΑ710	8-44
μΑ78M00 S	Series 6-91	μΑ711	8-51
μA78S40	6-103	μΑ760	8-56
μΑ7800 Se	ries 6-111		
μA79M00 S	Series 6-126	Section 9 Interface	
μΑ7900 Se	ries 6-135	μA1488	9-3
		μΑ1489, μΑ1489Α	9-7
		μA26LS31	9-11

Table of Contents

Section 9 Interface (Cont.)	μA55611-28
μA26LS329-14	μA59211-34
μA34869-17	μA73311-39
μA34879-21	μΑ739211-45
μΑ55107Α, μΑ75107Α, μΑ75107Β, μΑ75108Β9-25	FSP10011-51
μΑ55110A, μΑ75110A9-34	F2224, F221211-63
μA751509-40	F30S54, F30S5711-64
μA751549-45	F30S64, F30S67 11-76
μΑ75450/60/70 Series9-52	F3054, F305711-89
μΑ75491, μΑ754929-68	μAV2211-102
μA96149-72	μA212A, μA212AT11-103
μA96159-79	μ A212K 11-115
μA96172, μA961749-87	
μA96173, μA961759-92	Section 12 Aerospace and Defense12-3
μA961769-97	
μA96177, μA961789-105	Section 13 Hi-Rel Voltage Regulators
μA9636A 9-113	μA105QB13-3
μA9637A 9-118	μA109QB13-7
μA9638 9-122	μA117HQB 13-11
μA9639A 9-126	μA117KQB13-15
μA9640 (μA26S10)	μA138QB13-19
μA9643 9-135	μA150QB13-20
μA9645 (μA3245)9-139	μA431QB13-21
μΑ9665, μΑ9666, μΑ9667, μΑ96689-143	μA494QB13-22
μA9679 9-149	μA723QB13-23
	μΑ78M05QB13-27
Section 10 Data Acquisition	μA78M06QB13-31
DAC0810-3	μA78M08QB13-35
DAC1408/1508 Series10-12	μA78M12QB13-39
μA56510-17	μA78M15QB13-43
μA57110-25	μA78M24QB13-47
μA9650 10-34	μA78S40QB13-5
	μA7805QB13-55
Section 11 Special Functions	μA7812QB13-55
μA224011-3	μA7815QB13-6
μA3046, μA308611-13	μΑ79M05QB13-6
μA368011-19	μΑ79M08QB13-7
μA555 11-22	μA79M12QB13-79

Table of Contents

Section 13 Hi-Rel Voltage Regulators (Cont.)	Section 15 Hi-Rel Comparators
μA79M15QB 13-79	μA111QB15-
μA7905QB 13-83	μA139QB15-
μA7912QB13-87	μA2111QB15-1
μA7915QB13-91	μA710QB 15-1
μA1524AQB13-95	μA711QB 15-1
	μA760QB15-2
Section 14 Hi-Rei Operational Amplifiers	
μA101AQB14-3	Section 16 Hi-Rel Interface
μA101QB14-7	μA55107AQB16-
μA108AQB14-11	μA55110AQB16-
μA108QB14-15	μA55452BQB16-1
μA110QB14-19	μA9614QB16-1
μA124QB14-23	μA9615QB16-1
μA148QB14-27	μA9616HQB 16-2
μA1558QB14-31	μA9622QB16-2
μA2101AQB14-35	μA9624QB16-3
μA2101QB14-39	μA9625QB16-3
μA2108AQB	μA9627QB16-3
μA2108QB14-47	μA9636AQB 16-4
μA4136QB14-51	μA9637AQB16-4
μA702QB14-55	μA9638QB16-5
μA709AQB14-59	μA9639AQB 16-5
μA709QB14-63	μA9667QB16-5
μA714QB14-67	μA26LS31QB16-6
μA715QB14-71	μA26LS32QB16-6
μA725AQB14-75	
μA725QB14-79	Section 17 Hi-Rel Data Acquisition
μA741AQB14-83	μA571SQB17-
μA741QB14-87	
μΑ747AQB 14-91	Section 18 Hi-Rei Special Functions
μA747QB14-95	μA3045QB18-
μA759QB14-99	μA555QB18-
μA771BQB14-103	μA733QB18-1
μA772BQB14-107	
μA774BQB14-111	Section 19 Package Outlines19
μA776QB14-115	-
	Section 20 Sales Offices and Distributors20



1
7/

7 >	Alpha Numeric Index, Industry Cross Reference, Ordering Information
\	Thermal Considerations
	Testing, Quality and Reliability
	CLASIC™
	Disk Drives
	Voltage Regulators
	Operational Amplifiers
	Comparators
	Interface
	Data Acquisition
	Special Functions
	Aerospace and Defense
	Hi-Rel Voltage Regulators
	Hi-Rel Operational Amplifiers
	Hi-Rel Comparators
	Hi-Rel Interface
	Hi-Rel Data Acquisition
	Hi-Rel Special Functions
	Package Outlines

Sales Offices and Distributors

20



FAIRCHILD A Schlumberger Company

Device	Description	Page	Device	Description	Page
.A24H80FC	Disk Drives	5-3	μ A78MGU1C	Voltage Regulators	6-81
A24H80RC	Disk Drives	5-3	μ A78S40DC	Voltage Regulators	6-10
A24H80SC	Disk Drives	5-3	μ A78S40DM	Voltage Regulators	6-10
A24H80TC	Disk Drives	5-3	μA78S40DMQB	Hi-Rel Voltage Regulators	13-5
A26LS31DC	Interface	9-11	μ Α78S40PC	Voltage Regulators	6-10
	Hi-Rel Interface	16-63	μ A78S40PV	Voltage Regulators	6-10
	Hi-Rel Interface	16-63	μ A79GU1C	Voltage Regulators	6-63
A26LS31PC	Interface	9-11	μ Α79M05AHC	Voltage Regulators	6-12
A26LS32DC	Interface	9-14	μ Α79M05AUC	Voltage Regulators	6-12
	Hi-Rel Interface	16-64	μ Α79M05HM	Voltage Regulators	6-12
	Hi-Rel Interface	16-64	μ Α79M05HMQB	Hi-Rel Voltage Regulators	13-6
A26LS32PC	Interface	9-14	μA79M05LMQB	Hi-Rel Voltage Regulators	13-6
A78GU1C	Voltage Regulators	6-63	μ Α79M08AHC	Voltage Regulators	6-12
A78L05ASC	Voltage Regulators	6-72	μ Α79M08AUC	Voltage Regulators	6-12
A78L05AWC	Voltage Regulators	6-72	μ Α79M08HM	Voltage Regulators	6-12
A78L05AWV	Voltage Regulators	6-72	μ Α79M08HMQB	Hi-Rel Voltage Regulators	13-7
A78L09AWC	Voltage Regulators	6-72	μ Α79Μ12ΑΗC	Voltage Regulators	6-12
A78L09AWV	Voltage Regulators	6-72	μA79M12AUC	Voltage Regulators	6-12
A78L12AWC	Voltage Regulators	6-72	μ Α79M12HM	Voltage Regulators	6-12
A78L12AWV	Voltage Regulators	6-72	μ Α79M12HMQB	Hi-Rel Voltage Regulators	13-7
A78L15AWC	Voltage Regulators	6-72	μ A 79M12LMQB	Hi-Rel Voltage Regulators	13-7
A78L15AWV	Voltage Regulators	6-72	μ Α79M15AHC	Voltage Regulators	6-12
A78L62AWC	Voltage Regulators	6-72	μ Α79M15AUC	Voltage Regulators	6-12
A78L62AWV	Voltage Regulators	6-72	μ Α79M15HM	Voltage Regulators	6-12
A78L82AWC	Voltage Regulators	6-72	μ Α79M15HMQB	Hi-Rel Voltage Regulators	13-7
A78L82AWV	Voltage Regulators	6-72	μ A79M15LMQB	Hi-Rel Voltage Regulators	13-7
A78M05HC	Voltage Regulators	6-91	μA79MGU1C	Voltage Regulators	6-81
A78M05HM	Voltage Regulators	6-91	μ A101ADMQB	Hi-Rel Operational Amplifiers	14-3
A78M05HMQB	Hi-Rel Voltage Regulators	13-27	μ A101AFMQB	Hi-Rel Operational Amplifiers	14-3
A78M05LMQB	Hi-Rel Voltage Regulators	13-27	μ Α101ΑΗΜ	Operational Amplifiers	7-3
A78M05UC	Voltage Regulators	6-91	μ A101AHMQB	Hi-Rel Operational Amplifiers	14-3
A78M06HC	Voltage Regulators	6-91	μ A101DMQB	Hi-Rel Operational Amplifiers	14-7
A78M06HM	Voltage Regulators	6-91	μ A101FMQB	Hi-Rel Operational Amplifiers	14-7
A78M06HMQB	Hi-Rel Voltage Regulators	13-31	μ Α 101 ΗΜ	Operational Amplifiers	7-11
A78M06UC	Voltage Regulators	6-91	μ A101HMQB	Hi-Rel Operational Amplifiers	14-7
A78M08HC	Voltage Regulators	6-91	μ Α105HM	Voltage Regulators	6-3
A78M08HM	Voltage Regulators	6-91	μ A105HMQB	Hi-Rel Voltage Regulators	13-3
A78M08HMQB	Hi-Rel Voltage Regulators	13-35	μ A108ADMQB	Hi-Rel Operational Amplifiers	14-1
A78M08UC	Voltage Regulators	6-91	μ A108AFMQB	Hi-Rel Operational Amplifiers	14-1
A78M12HC	Voltage Regulators	6-91	μ Α108ΑΗΜ	Operational Amplifiers	7-14
A78M12HM	Voltage Regulators	6-91	μ A108AHMQB	Hi-Rel Operational Amplifiers	14-1
A78M12HMQB	Hi-Rel Voltage Regulators	13-39	μ A108DMQB	Hi-Rel Operational Amplifiers	14-1
A78M12LMQB	Hi-Rel Voltage Regulators	13-39	μA108FMQB	Hi-Rel Operational Amplifiers	14-1
A78M12UC	Voltage Regulators	6-91	μ Α108HM	Operational Amplifiers	7-14
A78M15HC	Voltage Regulators	6-91	μ A108HMQB	Hi-Rel Operational Amplifiers	14-1
A78M15HM	Voltage Regulators	6-91	μ A109HMQB	Hi-Rel Voltage Regulators	13-7
A78M15HMQB	Hi-Rel Voltage Regulators	13-43	μA109KMQB	Hi-Rel Voltage Regulators	13-7
A78M15LMQB	Hi-Rel Voltage Regulators	13-43	μ A110HMQB	Hi-Rel Operational Amplifiers	14-1
A78M15UC	Voltage Regulators	6-91	μ A111DMQB	Hi-Rel Comparators	15-3
A78M24HC	Voltage Regulators	6-91	μ A111FMQB	Hi-Rel Comparators	15-3
A78M24HM	Voltage Regulators	6-91	μ Α111HM	Comparators	8-3
A78M24HMQB	Hi-Rel Voltage Regulators	13-47	μ A111HMQB	Hi-Rel Comparators	15-3
A78M24UC	Voltage Regulators	6-91	μ A 111RMQB	Hi-Rel Comparators	15-3

Device	Description	Page	Device	Description	Page
μ Α 117 ΗΜQB	Hi-Rel Voltage Regulators	13-11	μ Α 311TC	Comparators	8-3
μ Α117ΚΜ	Voltage Regulators	6-10	μ Α 317KC	Voltage Regulators	6-10
μ A 117KMQB	Hi-Rel Voltage Regulators	13-15	μ A 317UC	Voltage Regulators	6-10
uA124DM	Operational Amplifiers	7-22	μ A324DC	Operational Amplifiers	7-22
A124DMQB	Hi-Rel Operational Amplifiers	14-23	μ Α324PC	Operational Amplifiers	7-22
uA124FMQB	Hi-Rel Operational Amplifiers	14-23	μ A324SC	Operational Amplifiers	7-22
A124LMQB	Hi-Rel Operational Amplifiers	14-23	μ Α338KC	Voltage Regulators	6-16
ι Α138KM	Voltage Regulators	6-16	μ A338UC	Voltage Regulators	6-16
A138KMQB	Hi-Rel Voltage Regulators	13-19	μ A339DC	Comparators	8-11
ı A139DM	Comparators	8-11	μ Α339PC	Comparators	8-11
A139DMQB	Hi-Rel Comparators	15-7	μ A339SC	Comparators	8-11
A139FMQB	Hi-Rel Comparators	15-7	μ A348DC	Operational Amplifiers	7-33
A139LMQB	Hi-Rel Comparators	15-7	μ Α348PC	Operational Amplifiers	7-33
.A148DM	Operational Amplifiers	7-33	μ Α350KC	Voltage Regulators	6-23
A148DMQB	Hi-Rel Operational Amplifiers	14-27	μ Α350UC	Voltage Regulators	6-23
A150KM	Voltage Regulators	6-23	μ Α376TC	Voltage Regulators	6-3
A150KMQB	Hi-Rel Voltage Regulators	13-20	μA431ASC	Voltage Regulators	6-42
A201AHV	Operational Amplifiers	7-3	μ A431AWC	Voltage Regulators	6-42
и A201HC	Operational Amplifiers	7-11	μ Α431ΑWV	Voltage Regulators	6-42
A201TC	Operational Amplifiers	7-11	μ A431LMQB	Hi-Rel Voltage Regulators	13-21
A208AHV	Operational Amplifiers	7-14	μ A431RMQB	Hi-Rel Voltage Regulators	13-21
A208HV	Operational Amplifiers	7-14	μ A494DC	Voltage Regulators	6-48
A212ADC	Special Functions	11-103	μA494DMQB	Hi-Rel Voltage Regulators	13-22
A212ADV	Special Functions	11-103	μ A494LMQB	Hi-Rel Voltage Regulators	13-22
A212APC	Special Functions	11-103	μ Α494PC	Voltage Regulators	6-48
A212ATDC	Special Functions	11-103	μ Α494PV	Voltage Regulators	6-48
A212ATDV	Special Functions	11-103	μ A 555HMQB	Hi-Rel Special Functions	18-7
A212ATPC	Special Functions	11-103	μA555RMQB	Hi-Rel Special Functions	18-7
A212ATQC	Special Functions	11-103	μ A 555SC	Special Functions	11-22
.A217KV	Voltage Regulators	6-10	μ Α 555TC	Special Functions	11-22
ι Α 217UV	Voltage Regulators	6-10	μ Α556PC	Special Functions	11-28
A224DV	Operational Amplifiers	7-22	μ A 565JJC	Data Acquisition	10-17
.A224PV	Operational Amplifiers	7-22	μ A 565KJC	Data Acquisition	10-17
.A238KV	Voltage Regulators	6-16	μ A 565SJM	Data Acquisition	10-17
ι A239DV	Comparators	8-11	μ Α 565 TJM	Data Acquisition	10-17
A239PV	Comparators	8-11	μ A 571JJC	Data Acquisition	10-25
LA239SV	Comparators	8-11	μ A 571KJC	Data Acquisition	10-25
ıA248DV	Operational Amplifiers	7-33	μ A 571SDMQB	Hi-Rel Data Acquisition	17-3
A248PV	Operational Amplifiers	7-33	μ A571SJM	Data Acquisition	10-25
A250KV	Voltage Regulators	6-23	μ A592DC	Special Functions	11-34
A301AHC	Operational Amplifiers	7-3	μ A592DM	Special Functions	11-34
A301ASC	Operational Amplifiers	7-3	μ A592PC	Special Functions	11-34
A301ATC	Operational Amplifiers	7-3	μ A592SC	Special Functions	11-34
A305AHC	Voltage Regulators	6-3	μ Α592TC	Special Functions	11-34
A305HC	Voltage Regulators	6-3	μ A685DM	Comparators	8-32
A308AHC	Operational Amplifiers	7-14	μ A685DV	Comparators	8-32
A308ASC	Operational Amplifiers	7-14	μ A685HM	Comparators	8-32
A308ATC	Operational Amplifiers	7-14	μ A685HV	Comparators	8-32
и А308HC	Operational Amplifiers	7-14	μ A685PV	Comparators	8-32
μ A308SC	Operational Amplifiers	7-14	μ A685SV	Comparators	8-32
A308TC	Operational Amplifiers	7-14	μ A687ADM	Comparators	8-42
μ Α311HC	Comparators	8-3	μ A687ADV	Comparators	8-42
μ Α311SC	Comparators	8-3	μ Α687ΑΡV	Comparators	8-42

Device	Description	Page	Device	Description	Page
μ Α687DM	Comparators	8-42	μ Α723HM	Voltage Regulators	6-55
μ Α687DV	Comparators	8-42	μ A723HMQB	Hi-Rel Voltage Regulators	13-2
μ A687PV	Comparators	8-42	μ A723LMQB	Hi-Rel Voltage Regulators	13-2
A702DMQB	Hi-Rel Operational Amplifiers	14-55	μ Α723PC	Voltage Regulators	6-55
A702FMQB	Hi-Rel Operational Amplifiers	14-55	μ Α723SC	Voltage Regulators	6-55
A702HMQB	Hi-Rel Operational Amplifiers	14-55	μ Α725ΑΗΜ	Operational Amplifiers	7-88
A709ADMQB	Hi-Rel Operational Amplifiers	14-59	μ Α725AHMQB	Hi-Rel Operational Amplifiers	14-7
A709AFMQB	Hi-Rel Operational Amplifiers	14-59	μ Α725EHC	Operational Amplifiers	7-88
дА709АНМ	Operational Amplifiers	7-58	μ Α725HC	Operational Amplifiers	7-88
A709AHMQB	Hi-Rel Operational Amplifiers	14-59	μ Α725ΗΜ	Operational Amplifiers	7-88
A709DMQB	Hi-Rel Operational Amplifiers	14-63	μ Α725HMQB	Hi-Rel Operational Amplifiers	14-7
A709FMQB	Hi-Rel Operational Amplifiers	14-63	μ Α725TC	Operational Amplifiers	7-88
4A709HC	Operational Amplifiers	7-58	μ Α733DC	Special Functions	11-3
A709HM	Operational Amplifiers	7-58	μ Α733DM	Special Functions	11-3
A709HMQB	Hi-Rel Operational Amplifiers	14-63	μA733DMQB	Hi-Rel Special Functions	18-1
A709PC	Operational Amplifiers	7-58	μ A733FMQB	Hi-Rel Special Functions	18-1
4A709SC	Operational Amplifiers	7-58	μ Α 733HC	Special Functions	11-3
μ Α709TC	Operational Amplifiers	7-58	μ Α733HM	Special Functions	11-3
.A710DC	Comparators	8-44	μ Α733HMQB	Hi-Rel Special Functions	18-1
.A710DM	Comparators	8-44	μ Α733PC	Special Functions	11-3
A710DMQB	Hi-Rel Comparators	15-15	μ Α733SC	Special Functions	11-3
A710FMQB	Hi-Rel Comparators	15-15	μ A741ADMQB	Hi-Rel Operational Amplifiers	14-8
A710HC	Comparators	8-44	μ A741AFMQB	Hi-Rel Operational Amplifiers	14-8
A710HM	Comparators	8-44	μ Α741ΑΗΜ	Operational Amplifiers	7-10
A710HMQB	Hi-Rel Comparators	15-15	μ A 741AHMQB	Hi-Rel Operational Amplifiers	14-8
A710PC	Comparators	8-44	μ Α 741 ARM	Operational Amplifiers	7-10
A711DC	Comparators	8-51	μ A741ARMQB	Hi-Rel Operational Amplifiers	14-8
A711DM	Comparators	8-51	μ A741DMQB	Hi-Rel Operational Amplifiers	14-8
A711DMQB	Hi-Rel Comparators	15-19	μ Α741EHC	Operational Amplifiers	7-10
A711FMQB	Hi-Rel Comparators	15-19	μA741ERC	Operational Amplifiers	7-10
A711HC	Comparators	8-51	μ Α741ETC	Operational Amplifiers	7-10
A711HM	Comparators	8-51	μA741FMQB	Hi-Rel Operational Amplifiers	14-8
A711HMQB	Hi-Rel Operational Amplifiers	15-19	μ Α741HC	Operational Amplifiers	7-10
A711PC	Comparators	8-51	μ Α741HM	Operational Amplifiers	7-10
A714AHM	Operational Amplifiers	7-67	μ A 741HMQB	Hi-Rel Operational Amplifiers	14-8
A714EHC	Operational Amplifiers	7-67	μ A741RC	Operational Amplifiers	7-10
.A714HC	Operational Amplifiers	7-67	μ Α741RM	Operational Amplifiers	7-10
и А 714НМ	Operational Amplifiers	7-67	μ A 741RMQB	Hi-Rel Operational Amplifiers	14-8
μA714HMQB	Hi-Rel Operational Amplifiers	14-67	μ A 741SC	Operational Amplifiers	7-10
A714LHC	Operational Amplifiers	7-67	μ Α 741TC	Operational Amplifiers	7-10
A714LSC	Operational Amplifiers	7-67	μ Α747ADM	Operational Amplifiers	7-10
A714LTC	Operational Amplifiers	7-67	μ A747ADMQB	Hi-Rel Operational Amplifiers	14-9
.A714SC	Operational Amplifiers	7-67	μ A747AFMQB	Hi-Rel Operational Amplifiers	14-9
A714TC	Operational Amplifiers	7-67	μ Α747ΑΗΜ	Operational Amplifiers	7-10
ι Α 715HC	Operational Amplifiers	7-80	μ Α747AHMQB	Hi-Rel Operational Amplifiers	14-9
A715HM	Operational Amplifiers	7-80	μ Α747DC	Operational Amplifiers	7-10
A715DM	Operational Amplifiers	7-80	μ Α747DM	Operational Amplifiers	7-10
A715DC	Operational Amplifiers	7-80	μ A747DMQB	Hi-Rel Operational Amplifiers	14-9
A715HMQB	Hi-Rel Operational Amplifiers	14-71	μ Α747EDC	Operational Amplifiers	7-10
A723DC	Voltage Regulators	6-55	μ Α747EHC	Operational Amplifiers	7-10
A723DM	Voltage Regulators	6-55	μ A747FMQB	Hi-Rel Operational Amplifiers	14-9
uA723DMQB	Hi-Rel Voltage Regulators	13-23	μ Α747HC	Operational Amplifiers	7-10
μ Α723HC	Voltage Regulators	6-55	μ Α747HM	Operational Amplifiers	7-10

Device	Description	Page	Device	Description	Page
μ Α747HMQB	Hi-Rel Operational Amplifiers	14-95	μ Α774BDM	Operational Amplifiers	7-155
μ Α747PC	Operational Amplifiers	7-109	μ A774BDMQB	Hi-Rel Operational Amplifiers	14-11
μ Α747SC	Operational Amplifiers	7-109	μ Α774BPC	Operational Amplifiers	7-155
и А748НС	Operational Amplifiers	7-118	μ Α774DC	Operational Amplifiers	7-155
и А748НМ	Operational Amplifiers	7-118	μ Α774DM	Operational Amplifiers	7-155
.A748RC	Operational Amplifiers	7-118	μ A774LDC	Operational Amplifiers	7-155
uA748SC	Operational Amplifiers	7-118	μ A774LPC	Operational Amplifiers	7-155
.A748TC	Operational Amplifiers	7-118	μ Α774PC	Operational Amplifiers	7-155
и А 759НС	Operational Amplifiers	7-128	μ Α774SC	Operational Amplifiers	7-155
и А759НМ	Operational Amplifiers	7-128	μ Α776HC	Operational Amplifiers	7-162
A759HMQB	Hi-Rel Operational Amplifiers	14-99	μ Α 776ΗΜ	Operational Amplifiers	7-162
μ Α759U1C	Operational Amplifiers	7-128	μ Α776HMQB	Hi-Rel Operational Amplifiers	14-11
.A760DC	Comparators	8-56	μ Α776TC	Operational Amplifiers	7-162
. A760DM	Comparators	8-56	μ Α798SC	Operational Amplifiers	7-172
A760DMQB	Hi-Rel Comparators	15-23	μ Α798TC	Operational Amplifiers	7-172
л А760HC	Comparators	8-56	μ Α1458CHC	Operational Amplifiers	7-27
и А 760НМ	Comparators	8-56	μA1458CRC	Operational Amplifiers	7-27
A760HMQB	Hi-Rel Comparators	15-23	μ Α1458CTC	Operational Amplifiers	7-27
4A760RC	Comparators	8-56	μ Α1458HC	Operational Amplifiers	7-27
∡A760RM	Comparators	8-56	μ A 1458RC	Operational Amplifiers	7-27
A771ARC	Operational Amplifiers	7-140	μ Α1458SC	Operational Amplifiers	7-27
A771ARM	Operational Amplifiers	7-140	μ Α1458TC	Operational Amplifiers	7-27
A771ASC	Operational Amplifiers	7-140	μ Α1488DC	Interface	9-3
A771ATC	Operational Amplifiers	7-140	μ Α1488PC	Interface	9-3
A771BHMQB	Hi-Rel Operational Amplifiers	14-103	μ A1488SC	Interface	9-3
4A771BRC	Operational Amplifiers	7-140	μ Α1489ADC	Interface	9-7
.A771BRM	Operational Amplifiers	7-140	μ Α1489APC	Interface	9-7
A771BRMQB	Hi-Rel Operational Amplifiers	14-103	μ Α1489DC	Interface	9-7
uA771BSC	Operational Amplifiers	7-140	μ Α1489PC	Interface	9-7
μA771BTC	Operational Amplifiers	7-140	μ Α1489SC	Interface	9-7
uA771LRC	Operational Amplifiers	7-140	μ Α1524ADM	Voltage Regulators	6-36
A771LSC	Operational Amplifiers	7-140	μ A1524ADMQB	Hi-Rel Voltage Regulators	13-95
A771LTC	Operational Amplifiers	7-140	μ Α 1558ΗΜ	Operational Amplifiers	7-27
uA771RC	Operational Amplifiers	7-140	μ Α 1558HMQB	Hi-Rel Operational Amplifiers	14-31
uA771SC	Operational Amplifiers	7-140	μ Α 1558RM	Operational Amplifiers	7-27
uA771TC	Operational Amplifiers	7-140	μA1558RMQB	Hi-Rel Operational Amplifiers	14-31
A772ARC	Operational Amplifiers	7-148	μ A2101ADMQB	Hi-Rel Operational Amplifiers	14-35
∡A772ARM	Operational Amplifiers	7-148	μ A2101DMQB	Hi-Rel Operational Amplifiers	14-39
A772ASC	Operational Amplifiers	7-148	μ A2108ADMQB	Hi-Rel Operational Amplifiers	14-43
A772ATC	Operational Amplifiers	7-148	μA2108DMQB	Hi-Rel Operational Amplifiers	14-47
uA772BHMQB	Hi-Rel Operational Amplifiers	14-107	μ A2111DMQB	Hi-Rel Comparators	15-11
A772BRC	Operational Amplifiers	7-148	F2212DC	Special Functions	11-63
A772BRM	Operational Amplifiers	7-148	F2212PC	Special Functions	11-63
A772BRMQB	Hi-Rel Operational Amplifiers	14-107	F2212QC	Special Functions	11-63
A772BSC	Operational Amplifiers	7-148	F2224DC	Special Functions	11-63
A772BTC	Operational Amplifiers	7-148	F2224PC	Special Functions	11-63
A772LRC	Operational Amplifiers	7-148	F2224QC	Special Functions	11-63
uA772LSC	Operational Amplifiers	7-148	μ Α2240DC	Special Functions	11-3
uA772LTC	Operational Amplifiers	7-148	μ Α2240PC	Special Functions	11-3
uA772RC	Operational Amplifiers	7-148	μ A2460DC	Disk Drives	5-5
u A772SC	Operational Amplifiers	7-148	μ A2460QC	Disk Drives	5-5
и А772TC	Operational Amplifiers	7-148	μ A2461DC	Disk Drives	5-5
μ A774BDC	Operational Amplifiers	7-155	μ A2461QC	Disk Drives	5-5

Device	Description	Page	Device	Description	Page
μ Α2470DC	Disk Drives	5-13	μ Α 3503 DM	Operational Amplifiers	7-40
A2480FC	Disk Drives	5-33	μ A 3524ADC	Voltage Regulators	6-36
A2480TC	Disk Drives	5-33	μ Α3524APC	Voltage Regulators	6-36
A2482DC	Disk Drives	5-24	μ A 3680DV	Special Functions	11-1
A2482RDC	Disk Drives	5-24	μ Α 3680PV	Special Functions	11-1
A2484DC	Disk Drives	5-24	μ A 3680SV	Special Functions	11-1
A2484FC	Disk Drives	5-24	μ A4136DC	Operational Amplifiers	7-50
A2484GC	Disk Drives	5-23	μ A4136DMQB	Hi-Rel Operational Amplifiers	14-5
A2484RDC	Disk Drives	5-24	μ A4136PC	Operational Amplifiers	7-50
A2484RFC	Disk Drives	5-24	μ A4136SC	Operational Amplifiers	7-50
A2484RGC	Disk Drives	5-23	μ A 6685DM	Comparators	8-21
A2485DC	Disk Drives	5-24	μ A 6685DV	Comparators	8-21
A2485FC	Disk Drives	5-25	μ A 6685HM	Comparators	8-21
A2485GC	Disk Drives	5-25	μ A 6685HV	Comparators	8-21
A2485RDC	Disk Drives	5-24	μ A 6685PV	Comparators	8-21
A2485RFC	Disk Drives	5-25	μ A 6685SV	Comparators	8-21
A2485RGC	Disk Drives	5-25	μ A 6687 DM	Comparators	8-30
A2486DC	Disk Drives	5-25	μ A 6687DV	Comparators	8-30
A2486QC	Disk Drives	5-25	μ A 6687PV	Comparators	8-30
A2486RDC	Disk Drives	5-25	μ A7392DV	Special Functions	11-4
A2486RQC	Disk Drives	5-25	μ A 7392PV	Special Functions	11-4
A2488GC	Disk Drives	5-26	μ Α7805KC	Voltage Regulators	6-11
A2488QC	Disk Drives	5-26	μ Α7805ΚΜ	Voltage Regulators	6-11
A2488RGC	Disk Drives	5-26	μ A7805KMQB	Hi-Rel Voltage Regulators	13-5
A2488RQC	Disk Drives	5-26	μ A7805UC2	Voltage Regulators	6-11
A2490DC	Disk Drives	5-36	μ A7805UC	Voltage Regulators	6-11
A2490QC	Disk Drives	5-37	μ Α7806KC	Voltage Regulators	6-11
A2524ADV	Voltage Regulators	6-36	μ Α7806ΚΜ	Voltage Regulators	6-11
A2524ADV	Voltage Regulators	6-36	μ Α7806UC	Voltage Regulators	6-11
A2580DC	Disk Drives	5-51	μ Α7808KC	Voltage Regulators	6-11
A2580FC	Disk Drives	5-51 5-51	μ Α7808ΚΜ	Voltage Regulators	6-11
A2580FC A2580SC	Disk Drives	5-51 5-51	μ Α7808UC	Voltage Regulators	6-11
A2901DV	Comparators	8-11	μ Α7812KC	Voltage Regulators	6-11
A2901DV	•	8-11	1 '	Voltage Regulators	6-11
A2901PV	Comparators	7-22	μ Α7812ΚΜ	3 3	13-5
	Operational Amplifiers Hi-Rel Special Functions	7-22 18-3	μ A7812KMQB	Hi-Rel Voltage Regulators	
A3045DMQB	•	11-13	μ A7812UC2	Voltage Regulators	6-11 6-11
A3046PC	Special Functions	11-13	μ A7812UC	Voltage Regulators	
A3046SC	Special Functions		μ Α7815KC	Voltage Regulators	6-11
A3086DV	Special Functions	11-13	μ Α7815ΚΜ	Voltage Regulators	6-11
A3086PV	Special Functions	11-13	μ A7815KMQB	Hi-Rel Voltage Regulators	13-6
A3086SV	Special Functions	11-13	μ A7815UC	Voltage Regulators	6-11
A3302DV	Comparators	8-11	μ Α7818KC	Voltage Regulators	6-11
A3302PV	Comparators	8-11	μ Α7818ΚΜ	Voltage Regulators	6-11
A3302SV	Comparators	8-11	μ A7818UC	Voltage Regulators	6-11
A3303DV	Operational Amplifiers	7-40	μ Α7824KC	Voltage Regulators	6-11
A3303PV	Operational Amplifiers	7-40	μ Α7824ΚΜ	Voltage Regulators	6-11
A3403DC	Operational Amplifiers	7-40	μ A7824UC	Voltage Regulators	6-11
A3403PC	Operational Amplifiers	7-40	μ A7885UC	Voltage Regulators	6-11
A3403SC	Operational Amplifiers	7-40	μ Α7905KC	Voltage Regulators	6-13
A3486DC	Interface	9-17	μ Α7905ΚΜ	Voltage Regulators	6-13
A3486PC	Interface	9-17	μ Α7905KMQB	Hi-Rel Voltage Regulators	13-8
A3487DC	Interface	9-21	μ Α7905UC	Voltage Regulators	6-13
A3487PC	Interface	9-21	μ Α7908KC	Voltage Regulators	6-13

Device	Description	Page	Device	Description	Page
μ Α7908KM	Voltage Regulators	6-135	μ Α9645PC(3245)	Interface	9-139
μ A7908UC	Voltage Regulators	6-135	μ A 9665DC	Interface	9-143
μ Α7912KC	Voltage Regulators	6-135	μ Α9665PC	Interface	9-143
μ Α7912ΚΜ	Voltage Regulators	6-135	μ A 9666DC	Interface	9-143
μ Α7912KMQB	Hi-Rel Voltage Regulators	13-87	μ A 9666 DM	Interface	9-143
μ Α7912UC	Voltage Regulators	6-135	μ Α9666PC	Interface	9-143
μ Α7915KC	Voltage Regulators	6-135	μ A 9667DC	Interface	9-143
μ Α7915ΚΜ	Voltage Regulators	6-135	μ Α9667DM	Interface	9-143
μ Α7915KMQB	Hi-Rel Voltage Regulators	13-91	μA9667DMQB	Hi-Rel Interface	16-59
μ Α7915UC	Voltage Regulators	6-135	μ Α9667PC	Interface	9-143
μ Α 9614DC	Interface	9-72	μ A9668DC	Interface	9-143
μ Α9614DM	Interface	9-72	μ Α9668DM	Interface	9-143
μ Α9614DMQB	Hi-Rel Interface	16-15	μ Α9668PC	Interface	9-143
μ A 9614FMQB	Hi-Rel Interface	16-15	μ Α9679TC	Interface	9-149
μA9614LMQB	Hi-Rel Interface	16-15	μ A 55107 ADM	Interface	9-25
μ Α9614PC	Interface	9-72	μA55107ADMQB	Hi-Rel Interface	16-3
μ Α9615DC	Interface	9-79	μ A 55110 ADM	Interface	9-34
μ Α9615DM	Interface	9-79	μ A 55110 ADMQB	Hi-Rel Interface	16-7
μ Α9615DMQB	Hi-Rel Interface	16-19	μA55452BRMQB	Hi-Rel Interface	16-11
μ Α9615FMQB	Hi-Rel Interface	16-19	μ Α75107ADC	Interface	9-25
μ Α9615LMQB	Hi-Rel Interface	16-19	μ Α75107APC	Interface	9-25
μ Α9615PC	Interface	9-79	μ Α75107ASC	Interface	9-25
μ A9616HDMQB	Hi-Rel Interface	16-23	μ Α75107BDC	Interface	9-25
μA9616HLMQB	Hi-Rel Interface	16-23	μ Α75107BPC	Interface	9-25
μ Α9622DMQB	Hi-Rel Interface	16-27	μ Α75107BSC	Interface	9-25
μA9622FMQB	Hi-Rel Interface	16-27	μ Α75108BPC	Interface	9-25
μ A9622LMQB	Hi-Rel Interface	16-27	μ A 75108BSC	Interface	9-25
μA9624DMQB	Hi-Rel Interface	16-31	μ A75110ADC	Interface	9-34
μA9624FMQB	Hi-Rel Interface	16-31	μ Α75110APC	Interface	9-34
μ A9625DMQB	Hi-Rel Interface	16-35	μ Α75110ASC	Interface	9-34
μ A 9625FMQB	Hi-Rel Interface	16-35	μ Α 75150PC	Interface	9-40
μ Α9627DMQB	Hi-Rel Interface	16-39	μ A 75150RC	Interface	9-40
μ Α9636ARC	Interface	9-113	μ Α75150SC	Interface	9-40
μ Α9636ARM	Interface	9-113	μ Α75150TC	Interface	9-40
μ A9636ARMQB	Hi-Rel Interface	16-43	μ A 75154DC	Interface	9-45
μ Α9636ATC	Interface	9-113	μ Α75154PC	Interface	9-45
μ A9637ARC	Interface	9-118	μ A75450DC	Interface	9-53
μ Α9637ARM	Interface	9-118	μ Α75450PC	Interface	9-53
μA9637ARMQB	Hi-Rel Interface	16-47	μ A 75451RC	Interface	9-56
μ A9637ASC	Interface	9-118	μ A 75451SC	Interface	9-56
μ Α9637ATC	Interface	9-118	μ Α 75451 TC	Interface	9-56
μ A9638RC	Interface	9-122	μ A75452SC	Interface	9-59
μ A9638RM	Interface	9-122	μ Α75452TC	Interface	9-59
μA9638RMQB	Hi-Rel Interface	16-51	μ A75453RC	Interface	9-62
μ A 9638SC	Interface	9-122	μ A 75453SC	Interface	9-62
μ A 9638TC	Interface	9-122	μ Α75453TC	Interface	9-62
μA9639ARMQB	Hi-Rel Interface	16-55	μ A 75461TC	Interface	9-56
μ Α9639ATC	Interface	9-126	μ Α75462TC	Interface	9-59
μA9640DC(26S10	•	9-130	μ Α75471TC	Interface	9-56
μA9640DM(26S10	•	9-130	μ Α75472TC	Interface	9-59
μA9640PC(26S10	•	9-130	μ Α75491PC	Interface	9-68
μ A9643TC	Interface	9-135	μ Α75492PC	Interface	9-68
μA9645DC(3245	nterface	9-139	μ Α77000U1C	Operational Amplifiers	7-128

Device	Description	Page	Device	Description Page
μ Α96172DC	Interface	9-87	F3054DC	Special Functions 11-89
μ Α96172PC	Interface	9-87	F3057DC	Special Functions 11-89
μ Α96173DC	Interface	9-92	FSP100DC	Special Functions 11-51
μ Α96173PC	Interface	9-92	FSP100LC	Special Functions 11-51
μ Α96174DC	Interface	9-87	10101	JAN Hi-Rel Operational Amplifiers14-83
μ Α96174PC	Interface	9-87	10102	JAN Hi-Rel Operational Amplifiers14-91
μ Α96175DC	Interface	9-92	10103	JAN Hi-Rel Operational Amplifiers14-3
μ Α96175PC	Interface	9-92	10104	JAN Hi-Rel Operational Amplifiers14-11
μ A96176RC	Interface	9-97	10108	JAN Hi-Rel Operational Amplifiers14-31
μ Α96176TC	Interface	9-97	10201	JAN Hi-Rel Voltage Regulators 13-23
μ Α9 6177RC	Interface	9-105	10304	JAN Hi-Rel Comparators 15-3
μ Α96177TC	Interface	9-105	10403	JAN Hi-Rel Interface 16-15
μ A96178RC	Interface	9-105	10404	JAN Hi-Rel Interface 16-19
μ Α96178TC	Interface	9-105	10701	JAN Hi-Rel Voltage Regulators 13-7
μ Α9 6501DC	Data Acquisition	10-34	10702	JAN Hi-Rel Voltage Regulators 13-27
μ Α96502DC	Data Acquisition	10-34	10703	JAN Hi-Rel Voltage Regulators 13-39
μ Α96503DC	Data Acquisition	10-34	10704	JAN Hi-Rel Voltage Regulators 13-43
μ ΑV22DC	Special Functions	11-102	10706	JAN Hi-Rel Voltage Regulators 13-55
μ ΑV22PC	Special Functions	11-102	10707	JAN Hi-Rel Voltage Regulators 13-59
μ ΑV22QC	Special Functions	11-102	10708	JAN Hi-Rel Voltage Regulators 13-63
DAC08CDC	Data Acquisition	10-3	10802	JAN Hi-Rel Special Functions 18-3
DAC08CPC	Data Acquisition	10-3	10901	JAN Hi-Rel Special Functions 18-7
DAC08DM	Data Acquisition	10-3	11001	JAN Hi-Rel Operational Amplifiers14-27
DAC08EDC	Data Acquisition	10-3	11004	JAN Hi-Rel Operational Amplifiers14-51
DAC08EPC	Data Acquisition	10-3	11005	JAN Hi-Rel Operational Amplifiers14-23
DAC1408ADC	Data Acquisition	10-12	11201	JAN Hi-Rel Comparators 15-7
DAC1408APC	Data Acquisition	10-12	11301	JAN Hi-Rel Comparators 15-15
DAC1408BDC	Data Acquisition	10-12	11302	JAN Hi-Rel Comparators 15-19
DAC1408BPC	Data Acquisition	10-12	11305	JAN Hi-Rel Comparators 15-11
DAC1408CDC	Data Acquisition	10-12	11501	JAN Hi-Rel Voltage Regulators 13-67
DAC1408CPC	Data Acquisition	10-12	11502	JAN Hi-Rel Voltage Regulators 13-75
DAC1508DM	Data Acquisition	10-12	11503	JAN Hi-Rel Voltage Regulators 13-79
F30S54DC	Special Functions	11-64	11505	JAN Hi-Rel Voltage Regulators 13-83
F30S57DC	Special Functions	11-64	11506	JAN Hi-Rel Voltage Regulators 13-87
F30S64DC	Special Functions	11-76	11507	JAN Hi-Rel Voltage Regulators 13-91
F30S67DC	Special Functions	11-76		





Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
AMD		AMD (Cont.)		INTERSIL (Cont.)
715DC	μΑ715DC	AM685DL	μA685DV	NE556N	μΑ556PC
715HC	μΑ715HC μΑ715HC	AM685DM	μA685DM	μA723DC	μΑ330FC μΑ723DC
715DM	μΑ715ΠΟ μΑ715DM	AM685HL	μA685HV	μΑ723DM	μΑ723DM
715HM	μΑ7 15DM μΑ715HM	AM685HM	μΑ685HM	μΑ723HC	μΑ723HC
723DC	μΑ713ΠΜ μΑ723DC	AM685LL	μΑ685SV	μΑ723HM	μΑ723HM
				• • • • • • • • • • • • • • • • • • • •	
723DM	μΑ723DM	AM687DL	μA687DM	μA723PC	μΑ723PC
723HC	μΑ723HC	AM687DL	μA687DV	μA733HC	μA733HC
723HM	μA723HM	AM687DM	μA687DM	μΑ733ΗΜ	μA733HM
723PC	μA723PC	DAC-08CQ	DAC08CDC	μA741FM	μA741FM
725HC	μA725HC	DAC-08EQ	DAC08EDC	μA741HC	μA741HC
725HM	μA725HM	LM101H	μA101HM	μA741HM	μ Α741HM
733DC	μA733DC	LM101AH	μ Α101 ΑΗΜ	μΑ741TC	μΑ741TC
733DM	μA733DM	LM105H	μA105HM	μA748HC	μΑ748HC
733HC	μΑ733HC	LM108AH	μ Α108 ΑΗΜ	μΑ748HM	μΑ748HM
733HM	μA733HM	LM111H	μ Α111HM	μΑ748TC	μΑ748TC
741FM	μΑ741FM	LM124D	μA124DM		
741HC	μΑ741HC	LM139D	μA139DM	MOTOROLA	
741HM	μΑ741HM	LM201H	μA201HC	AM26LS31DC	μA26LS31DC
741AFM	μA741AFM	LM201AH	μΑ201AHV	AM26LS31PC	μA26LS31PC
741AHM	μA741AHM	LM208AH	μA208AHV	AM26LS32DC	μA26LS32DC
741EHC	μΑ741EHC	LM224D	μA224DV	AM26LS32PC	μA26LS32PC
747DC	μΑ747DC	LM301AH	μΑ301AHC	DAC08EP	DAC08EPC
747DM	μΑ747DM	MC1488L	μA1488SC	DAC08PC	DAC08CPC
747HC	μΑ747HC	MC1489L	μA1489SC	LM101AH	μA101AHM
747HM	μΑ747HM	SN75107BJ	μΑ75107BDC	LM105HM	μA105HM
747PC	μA747PC	SN75107BN	μΑ75107BPC	LM108H	μA108HM
747ADM	μA747ADM	SN75110J	μA75110DC	LM108AH	μA108AHM
747AHM	μA747AHM	SN75110N	μA75110PC	LM111H	μΑ111HM
747EDC	μA747EDC	SN75450BJ	μA75450BDC	LM111J-8	μΑ111RM
747EHC	μΑ747EHC	SN75450BN	μA75450BPC	LM117K	μΑ117KM
748HC	μΑ748HC	CITI'S ISSELT	pr (1000)	LM124J	μΑ117 ΚΜ μΑ124DM
748HM	μΑ748HM	INTERSIL		LM1243	μΑ124DM μΑ139DM
AM1408L6	DAC1408ADC	ICL108LNTY	μA108HM	LM201AH	μΑ139DM μΑ201ΑΗV
AM1408L7	DAC1408ADC			LM201AH LM208AH	
AM1408L8	DAC1408CDC	ICL741CHSPA	μΑ741TC		μA208AHM
AM1508L8	DAC1508DM	ICL741MHSTY	μΑ741HM	LM217K	μA217UV
AM26LS31DM	μA26LS31DM	LM101AH	μA101AHM	LM224J	μA224DV
AM26LS31DW	μA26LS31PC	LM105H	μA105HM	LM239J	μA239DC
AM26LS31PC	•	LM108H	μA108HM	LM301AH	μA301AHC
	μA26LS31DC	LM108AH	μA108AHM	LM301AN	μA301ATC
AM26LS32DC AM26LS32PC	μA26LS32DC	LM111H	μ Α111HM	LM308AH	μA308AHC
	μA26LS32PC	LM124J	μA124DM	LM308AN	μA308ATC
AM6685DL	μA6685DV	LM301AH	μA301AHC	LM311H	μA311HC
AM6685DM	μA6685DM	LM301AN	μA301ATC	LM311J-8	μA311RC
AM6685HL	μA6685HV	LM305H	μA305HC	LM311N	μA311TC
AM6685HM	μA6685HM	LM308H	μA308HC	LM317K	μΑ317KC
AM6685LL	μA6685SV	LM308AH	μA308AHC	LM317T	μΑ317UC
AM6687DL	μA6687DV	LM308AN	μA308ATC	LM324J	μA324DC
AM6687DM	μA6687DM	NE555N	μA555TC	LM339J	μA339DC

*Note

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
MOTOROLA (C	Cont.)	MOTOROLA (C	ont.)	MOTOROLA (Co	ont.)
LM348J	μA348DC	MC1711G	μA711HM	MC7805K	μΑ7805KM
LM348N	μA348PC	MC1711L	μA711DM	MC7805CK	μΑ7805KC
_M350K	μA350KC	MC1723CG	μΑ723HC	MC7805CT	μA7805UC
_M350T	μA350UC	MC1723CL	μA723DC	MC7812K	μA7812KM
_M710CH	μΑ710HC	MC1723CP	μΑ723PC	MC7812CK	μA7812KC
_M711CH	μΑ711HC	MC1723G	μA723HM	MC7812CT	μA7812UC
M723CH	μΑ723HC	MC1723L	μA723DM	MC7815K	μΑ7815KM
M723CJ	μA723DC	MC1733G	μA733HM	MC7815CK	μΑ7815KC
M741CH	μΑ741HC	MC1733L	μA733DM	MC7815CT	μΑ7815UC
M741CN	μA741TC	MC1733CG	μA733HC	MC7818K	μA7818KM
M2901N	μA2901PC	MC1733CL	μΑ733DC	MC7818CK	μΑ7818KC
MC1408L7	DAC1408EDC	MC1741CG	μΑ741HC	MC7818CT	μA7818UC
//C1408L8	DAC1408ADC	MC1741CP1	μΑ741TC	MC7824K	μΑ7824KM
MC1408P6	DAC1408CPC	MC1741CU	μΑ741RC	MC7824CK	μA7824KC
MC1408P7	DAC1408BPC	MC1741G	μΑ741HM	MC7824CT	μA7824UC
MC1408P8	DAC1408APC	MC1747CG	μΑ747HC	MC78L05ACP	μA78L05AWC
MC1411P	иA9665PC	MC1747CL	μΑ747DC	MC78L12ACP	μΑ78L12AWC
MC14111	µА9666РС	MC1747CP2	μΑ747PC	MC78L15ACP	μΑ78L15AWC
MC1413P	μΑ9667PC	MC1747G	μΑ747HM	MC78M05CG	μΑ78M05HC
MC1416P	µА9668РС	MC1747L	μΑ747DM	MC78M05CT	μΑ78M05UC
MC1455P1	μΑ555TC	MC1747E MC1748CG	μΑ747ΕΙΝΙ μΑ748ΗC	MC78M06CG	μΑ78M06HC
MC1458CG	μΑ1458CHC	MC1748CG MC1748CP1	μΑ748TC	MC78M06CT	μΑ78M06UC
MC1458CP1	μΑ1458CTC	MC1748GF1	μΑ7481M	MC78M08CG	μΑ78M08HC
MC1458CF1	μΑ1458CRC	MC1746G MC1776CG	μΑ746ΠΜ μΑ776ΗC	MC78M08CT	μΑ78M08UC
MC1458G	μΑ1458HC	MC1776CG MC1776CP1	μΑ776TC μΑ776TC	MC78M12CG	μΑ78Μ12HC
	•		•	MC78M12CT	•
MC1458P1	μA1458TC	MC1776G	μΑ776HM	MC78M12CT	μΑ78M12UC
MC1458U	μA1458RC	MC3303P	μA3303PV		μΑ78M15UC
MC1488L	μA1488DC	MC3386P	μA3086PC	MC78M24CT	μΑ78M24UC
MC1488P	μA1488PC	MC3403L	μA3403DC	MC7905CK	μΑ7905KC
/C1489L	μA1489DC	MC3403P	μA3403PC	MC7905CT	μA7905UC
MC1489P	μA1489PC	MC3440AP	μA9640PC	MC7908CK	μΑ7908KC
MC1489AL	μA1489ADC	MC3443P	μA9640PC	MC7908CT	μA7908UC
MC1489AP	μA1489APC	MC3456P	μA556PC	MC7912CK	μA7912KC
MC1508L8	DAC1508DM	MC3458P1	μA798TC	MC7912CT	μA7912UC
MC1558G	μA1558HM	MC3486CL	μA3486DC	MC7915CK	μΑ7915KC
MC1558U	μA1558RM	MC3486CN	μA3486PC	MC7915CT	μΑ7915UC
MC1709AG	μA709AHM	MC3487CL	μΑ3487DC	NE592N	μA592PC
MC1709CP1	μA709TC	MC3487CN	μΑ3487PC	SE592F	μA592DM
MC1709CP2	μA709PC	MC3488AP	μA9636AT	SN75451BP	μΑ75451BTC
ИС1709G	μA709HM	MC3558U	μΑ798TC	SN75452BP	μA75452BTC
MC1710CG	μΑ710HC	MC55107L	μA55107ADM	SN75453BP	μΑ75453BTC
MC1710CL	μA710DC	MC685B	μA685HM	TL431CLP	μA4131AWC
MC1710CP	μA710PC	MC75107L	μA75107ADC	TL494CJ	μA494DC
MC1710G	μA710HM	MC75107P	μA75107APC	TL494CN	μA494PC
MC1710L	μA710DM	MC75108CL	μA75108ADC	μΑ710HC	μΑ710HC
MC1711CG	μΑ711HC	MC75108CP	μΑ75108BPC	μΑ711HC	μΑ711HC
MC1711CL	μA711DC	MC75491P	μΑ75491PC	μA723DC	μΑ723DC
MC1711CP	μΑ711PC	MC75492P	μΑ75492PC	μΑ723HC	µА723HC

*Note

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
MOTOROLA (Co	ont.)	NATIONAL (Cont	.)	NATIONAL (Co	ont.)
μΑ723PC	μΑ723PC	LM139J	μA139DM	LM710H	μΑ710HM
μΑ741HC	μA741HC	LM140K-5.0	μA7805KM	LM710CH	μΑ710HC
μΑ741TC	μA741TC	LM140K-12	μA7812KM	LM710CN	μΑ710PC
		LM140K-15	μA7815KM	LM711H	μA711HM
NATIONAL		LM201AH	μA201AHM	LM711CH	μΑ711HC
COP431I	μA431AWC	LM208H	μA208HM	LM711CN	μΑ711PC
CO494M	μA494DC	LM208AH	μA208AHM	LM723H	μΑ723HM
DS1488J	μA1488DC	LM2101AD/883	μA2101ADMQB	LM723J	μΑ723DM
DS1488N	μA1488PC	μA2108AD/833	μA2108ADMQB	LM723CH	μΑ723HC
DS1489AJ	μA1489ADC	μA2108D/883	μA2108DMQB	LM723CJ	μA723DC
DS1489AN	μA1489APC	LH2111D/883	μA2111DMQB	LM723CN	μΑ723PC
DS1489J	μA1489DC	LM224J	μA224DV	LM725H	μ725HM
DS1489N	μA1489PC	LM239J	μA239DC	LM725CH	μΑ725HC
DS26LS31C	μA26LS31PC	LM301AH	μΑ301ΑΗC	LM725CN	μΑ725TC
DS26LS31M	μA26LS31DC	LM301AN	μA301ATC	LM733H	μA733HM
DS26LS32C	μA26LS32PC	LM305H	μA305HC	LM733CH	μΑ733HC
DS26LS32M	μA26LS32DC	LM305AH	μA305AHC	LM733CN	μΑ733PC
DS3486J	μA3486DC	LM308AN	μA308ATC	LM741H	μΑ741HM
DS3486N	μΑ3486PC	LM311J-8	μA311RC	LM741AH	μA741AHM
DS75107J	μΑ75107ADC	LM311N	μA311TC	LM741CH	μΑ741HC
DS751070 DS75107N	μΑ75107ΑΡC	LM317K	μA317KC	LM741CJ	μΑ741RC
DS75108J	μΑ75107ΑΓΟ μΑ75108ADC	LM317T	μA317UC	LM741CN	μΑ741TC
DS75108N	μΑ75108ADC μΑ75108APC	LM324J	μA324DC	LM747H	μΑ747HM
DS75150J-8	μΑ75150SC	LM324N	μA324PC	LM747J	μΑ747DM
DS75150N	μΑ751505C μΑ75150PC	LM339J	μA339DC	LM747AH	μΑ747AHM
DS75156N DS75154J	μΑ75150ΓC μΑ75154DC	LM339N	μA339PC	LM747AJ	μΑ747ADM
DS75154N	μΑ75154DC μΑ75154PC	LM340K-5.0	μA7805KC	LM747CH	μΑ747HC
DS75450J	μΑ75450DC	LM340T-5.0	μA7805UC	LM747CJ	μΑ747DC
DS75450N	μΑ75450PC	LM340K-6.0	μΑ7806KC	LM747CN	μΑ747PC
DS75491N	μΑ75491PC	LM340K-8.0	μΑ7808KC	LM747EH	μΑ747EHC
_F351A	μΑ771Α	LM340K-12	μA7812KC	LM747EJ	μA747EDC
_F351B	μΑ771B	LM340T-12	μA7812UC	LM748H	μA748HM
_F351B	μΑ771	LM340K-15	μA7815KC	LM748CJ	μA748RC
_F351N	μΑ771TC	LM340T-15	μA7815UC	LM748CH	μΑ748HC
_F353A	μΑ771Ο μΑ772Α	LM340K-18	μA7818KC	LM748CN	μΑ748TC
_F353A _F353B	μΑ772B	LM340K-24	μA7824KC	LM760CH	μΑ760HC
_F353B _F353	μΑ772 μΑ772	LM348J	μA348DC	LM1458H	μA1458HC
_F353N	μΑ772TC	LM348N	μA348PC	LM1458J	μA1458RC
_F374B	μΑ774Β	LM350K	μA350KC	LM1458N	μA1458TC
_F374B	μΑ774	LM350I	μA350UC	LM1558H	μA1558HM
LM101AH	μΑ101AHM	LM555CN	μA555TC	LM1558J	μA1558RM
LM101AH	μΑ105HM	LM556CN	μA556PC	LM2901N	μA2901PC
LM108AH	μΑ108AHM	LM592JD	μA592DM	LM2901J	μA2901DC
LM108H	μΑ108ΗΜ	LM592D	μA592D	LM3086N	μA3086PC
LM 108H LM110H/883	μΑ108HM μΑ110HMQB	LM709H	μΑ709HM	LM3302J	μA3302DC
LM110H/883 LM111H	μΑ110HMQB μΑ111HM	LM709CH	μΑ709HC	LM3302N	μA3302PC
LM117H/883	μΑΤΙΤΗΜ μΑ117HMQB	LM709CN	μΑ709PC	LM7805CK	μΑ7805KC
_M124J	μΑ117HMQB μΑ124DM	LM709CN-8	μΑ709TC	LM7805CT	μΑ7805UC

*Note

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
NATIONAL (Cont	•	PMI (Cont.)		SIGNETICS (C	•
LM7812CK	μA7812KC	PM1558Z	μA1558RM	ULN2003N	μA9667PC
LM7812CT	μA7812UC	PM4136Y	μA4136PC	ULN2004F	μA9668DC
LM7815CK	μΑ7815KC	PM4136CY	μA4136DC	ULN2004N	μA9668PC
LM7815CT	μA7815UC			μA723F	μΑ723DM
LM78L05ACZ	μA78L05AWC	SIGNETICS		μA723H	μΑ723HM
LM78L12ACZ	μΑ78L12AWC	LM101AH	μA101AHM	μA723CD	μΑ723SC
LM78L15ACZ	μA78L15AWC	LM111H	μ Α111HM	μA723CF	μΑ723DC
LM78M05CP	μA78M05UC	LM124F	μA124DM	μΑ723CH	μΑ723HC
LM78M12CP	μΑ78M12UC	LM139AF	μA139ADM	μΑ723CN	μΑ723PC
LM78M15CP	μΑ78M15UC	LM201AN	μ A201AHM	μA733F	μΑ733DM
LM7905CK	μΑ7905KC	LM224N	μA224PV	μA733H	μA733HM
LM7905CT	μA7905UC	LM224F	μA224DV	μA733CF	μA733DC
LM7912CK	μΑ7912KC	LM301AN	μA301ATC	μΑ733CH	μΑ733HC
LM7912CT	μA7912UC	LM324N	μA324PC	μΑ733CN	μA733PC
LM7915CK	μA7915KC	LM324F	μA324DC	μA741FE	μA741RM
LM7915CT	μA7915UC	LM339N	μA339PC	μA741CFE	μA741RC
LM7905CH	μA79M05AHC	LM339F	μA339DC	μΑ741CN	μΑ741TC
LM7912CH	μΑ79M12AHC	LM2901F	μA2901DC	μA747F	μΑ747DM
LM7915CH	μA79M15AHC	LM2901N	μA2901PC	μA747CF	μΑ747DC
MC1508-8	DAC1508DM	MC1458FE	μΑ1458RC	μΑ747CN	μΑ747PC
		MC1458H	μΑ1458HC		• • • • • • • • • • • • • • • • • • • •
РМІ		MC1458N	μΑ1458TC	SILICON	
DAC-08C	DAC08CDC	MC1488N	μΑ1488PC	GENERAL	
DAC-08E	DAC08CDC	MC1488F	μΑ1488DC	SG101A	μ Α101 ΑΗ Μ
DAC-06E DAC1408A-6	DAC08EDC DAC1408CPC	MC1489N	μΑ1486DC μΑ1489PC	SG101A SG105T	μΑ105HM
DAC1408A-7	DAC1408BPC	MC1489F	μΑ1489DC	SG1031	μΑ105HM μΑ111HM
DAC1408A-7 DAC1408A-8	DAC1408APC	MC1489AN	•	SG117K	•
DAC1408A-8 DAC1508A-8	DAC1408APC	1	μA1489APC		μA117KM
		MC1489AF	μA1489ADC	SG124J	μA124DM
OP-07J	μA714HM	MC1558H	μA1558HM	SG217P	μA217UV
OP-07CJ	μA714HC	MC1558FE	μA1558RM	SG224J	μA224DV
OP-07EJ	μA714EHC	MC3302N	μA3302PC	SG224N	μA224PV
PM108J	μA108HM	MC3302F	μA3302DC	SG301AM	μA301ATC
PM108AJ	μA108AHM	MC3403CF	μA3403DC	SG301AT	μA301AHC
PM139AY	μA139ADM	MC3403CN	μA3403PC	SG305T	μA305HC
PM139Y	μA139DM	NE5501	μA9665PC	SG305AT	μA305AHC
PM208J	μA208HV	NE555D	μA555SC	SG311M	μA311TC
PM208AJ	μA208AHV	NE555N	μA555TC	SG311T	μΑ311HC
PM339Y	μA339DC	NE555N	μA555PC	SG317K	μA317KC
PM339AY	μA339ADC	NE556N	μA556PC	SG317P	μA317UC
PM725J	μA725HM	NE571F	μA571JJC	SG324J	μA324DC
PM725CJ	μA725HC	NE592D	μA592SC	SG324N	μA324PC
PM725CP	μΑ725TC	NE592F	μΑ592DC	SG555M	μΑ555TC
PM741J	μ Α741 ΗΜ	SE592F	μΑ592DM	SG556N	μA556PC
PM741CJ	μΑ741HC	NE592N	μA592PC	SG710J	μΑ710DM
PM741CZ	μΑ741RC	NE592N8	μA592TC	SG710T	μΑ710HM
PM1458J	μA1458HC	SE555FE	μA555RM	SG710CN	μA710PC
PM1458Z	μA1458RC	ULN2001N	μA9665PC	SG710CT	μΑ710HC
PM1558J	μA1558HM	ULN2003F	μA9667DC	SG711J	μΑ711DM

*Note

Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
SILICON		SILICON		TEXAS	
GENERAL (Cont.)		GENERAL (Conf	.)	INSTRUMENTS	(Cont.)
SG711T	μA711HM	SG7815CK	μΑ7815KC	MC1558JG	μA1558RM
SG711CJ	μA711DC	SG7815CP	μΑ7815UC	NE555P	μΑ555TC
SG711CN	μΑ711PC	SG7818K	μA7818KM	NE556N	μA556PC
SG711CT	μΑ711HC	SG7818CK	μΑ7818KC	RC4136D	μA4136SC
SG723CJ	μA723DC	SG7818CP	μΑ7818UC	RC4136J	μA4136DC
SG723CT	μΑ723HC	SG7824K	μA7824KM	RC4136N	μA4136PC
SG723J	μA723DM	SG7824CK	μΑ7824KC	SA555D	μA555SC
SG723T	μA723HM	SG7824CP	μΑ7824UC	SA555P	μΑ555TC
SG723CN	μA723PC	SG7905K	μΑ7905KM	SE556N	μΑ556PC
SG733J	μA733DM	SG7905CK	μΑ7905KC	SN55107AJ	μA55107ADM
G733T	μA733HM	SG7905CP	μA7905UC	SN55110AJ	μA55110ADM
G733CJ	μA733DC	SG7908K	μA7908KM	SN75107AJ	μA75107ADC
SG733CN	μA733PC	SG7908CK	μA7908KC	SN75107AN	μΑ75107APC
SG733CT	μA733HC	SG7908CP	μA7908UC	SN75107BJ	μA75107BDC
3G741F	μA741FM	SG7912K	μA7912KM	SN75107BN	μA75107BPC
3G741T	μA741HM	SG7912CK	μA7912KC	SN75108BN	μA75108BPC
G741CM	μA741TC	SG7912CP	μA7912UC	SN75110AJ	μΑ75110ADC
3G747J	μΑ747DM	SG7915K	μA7915KM	SN75110AN	μΑ75110APC
G747T	μΑ747HM	SG7915CK	μA7915KC	SN75114J	μA9614DC
G747CJ	μA747DC	SG7915CP	μA7915UC	SN75114N	μA9614PC
G747CN	μΑ747PC	SG75450BCN	μA75450BPC	SN75115J	μA9615DC
G747CT	μΑ747HC	SG75451BCM	μA75451BTC	SN75115N	μA9615PC
G748T	μΑ748HM	SG75451BCY	μA75451BRC	SN75150N	μΑ75150PC
G748CM	μA748TC	SG75452BCM	μA75452BTC	SN75150P	μΑ75150TC
G748CT	μΑ748HC	SG75453BCM	μΑ75453BTC	SN75154J	μΑ75154DC
G1488J	μA1488DC	SG75453BCY	μΑ75453BRC	SN75154N	μΑ75154PC
G1489AJ	μA1489ADC	SG75461CM	μΑ75461TC	SN75188J	μΑ1488DC
SG1558T	μΑ1558HM	SG75462CM	μΑ75462TC	SN75188N	μΑ1488PC
G2001J	μA9665PC		•	SN75189J	μΑ1489DC
G2002J	μΑ9666DC	SILICON SYSTE	MS	SN75189N	μA1489PC
SG2003J	μΑ9667DC	SSI117-2	μA2482RDC	SN75189AJ	μA1489ADC
SG3086J	μΑ3086DC	SSI117-4	μA2484RDC	SN75189AN	μA1489APC
SG3086N	μΑ3086PC	SSI117-6	μA2486RDC	SN75450BN	μΑ75450BPC
G3302J	μA3302DC	001117-0	μΛ240011D0	SN75451BJG	μA75451BRC
G3302N	μA3302PC	TEXAS		SN75451BP	μA75451BTC
G75450BJ	μA75450BDC	INSTRUMENTS		SN75452BP	μA75452BTC
SE75450BN	μΑ75450BPC	AM26S10CJ	A0040DC	SN75453BJG	μA75453BRC
G7805K	μA7805KM	AM26S10CJ AM26S10CN	μA9640DC	SN75453BP	μA75453BTC
G7805CK	μA7805KC		μA9640PC	SN75461P	μA75461TC
G7805CP	μA7805UC	TC101AJ LM105L	μΑ101ΑΗΜ Α105ΗΜ	SN75462P	μA75462TC
G7808K	μA7808KM		μΑ105HM	SN75471P	μA75471TC
G7808CK	μA7808KC	LM124J	μΑ124DM	SN75472P	μA75472TC
G7808CP	μA7808UC	LM139J	μA139DM	SN75491N	μA75491PC
G7812K	μA7812KM	LM148J	μA148DM	SN75492N	μA75492PC
G7812CK	μΑ7812KC	TC201AJG	μA201AHV	TLC555MJG	μΑ555RM
G7812CP	μA7812UC	LM348J	μA348DC	TLC555CD	μA555SC
G7815K	μA7815KM	LM348N	μΑ348PC	TLC555CP	μΑ555TC

*Note

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
TEXAS INSTRUMENTS (C	Cont.)	TEXAS INSTRUMENTS	(Cont.)	TEXAS INSTRUMENTS	(Cont.)
TL071ACO	μA771BSC	ULN2003AN	μA9667PC	μA2240CJ	μA2240DC
TL071ACP	μΑ771BTC	ULN2004AJ	μA9668DC	μA2240CN	μA2240PC
TL071BCD	μΑ771ASC	ULN2004AN	μA9668PC	μA7805CKC	μΑ7805UC
TL071BCP	μΑ771ATC	μA709MJ	μA709DM	μA7808CKC	μA7808UC
TL071CD	μA771SC	μA709MU	μΑ709FM	μA7812CKC	μΑ7812UC
TL071CP	μΑ771TC	μA709AMJ	μA709ADM	μA7815CKC	μΑ7815UC
TL071MJGB	μA771BRMQB	μA709AMU	μA709AFM	μA7818CKC	μΑ7818UC
TL072ACD	μA772BSC	μA709CP	μA709TC	μA7824CKC	μA7824UC
TL072ACP	μA772BTC	μΑ710CJ	μA710DC	μA7885CKC	μΑ7885UC
TL072BCD	μA772ASC	μΑ710CN	μA710PC	μA78L05CLP	μA78L05AWC
TL072BCP	μA772ATC	μA710MJ	μ Α 710DM	μA78L12CLP	μΑ78L12AWC
TL072CD	μA772SC	μA711CJ	μΑ711PC	μA78L15CLP	μA78L15AWC
TL072CP	μΑ772TC	μA711CN	μΑ711PC	μA78M05CKC	μΑ78M05UC
TL072MJGB	μA772BRMQB	μA711MJ	μA711DM	μA78M06CKC	μΑ78M06UC
TL074ACN	μA774BPC	μA711MV	μ Α 711FM	μA78M08CKC	μΑ78M08UC
TL074CN	μΑ774PC	μA723CJ	μA723DC	μA78M12CKC	μΑ78M12UC
TL074MJB	μA774BDMQB	μA723CN	μA723PC	μA78M15CKC	μΑ78M15UC
TL081ACJG	μA771BRC	μA723MJ	μΑ723DM	μA78M24CKC	μΑ78M24UC
TL081ACP	μA771BTC	μA733CJ	μA733DC	μA7905CKC	μΑ7905UC
TL081BCJG	μA771ARC	μA733CN	μ Α 733PC	μA7908CKC	μΑ7908UC
TL081BCP	μΑ771ATC	μA733MJ	μ A 733DM	μA7912CKC	μΑ7912UC
TL081CJG	μA77LRC	μA741CJG	μ A 741RC	μA7915CKC	μΑ7915UC
TL081CP	μA77LTC	μΑ741CD	μA741SC	μA79M05CKC	μA79M05AUC
TL431CLP	μA431AWC	μΑ741CP	μ Α 741TC	μA79M08CKC	μA79M08AUC
TL494CN	μA494PC	μA741MJ	μ Α 741DM	μA79M12CKC	μΑ79M12AUC
TL494CJ	μA494DC	μA741MJG	μ Α 741RM	μA79M15CKC	μA79M15AUC
TL494MJ	μA494DM	μA741MU	μ A 741FM	μA9637AC	μA9637RC
ULN2001AN	μA9665PC	μA747C	μA747DC	9614CJ	μA9614DC
ULN2002AJ	μA9666DC	μA747CN	μ Α747PC	9614CN	μA9614PC
ULN2002AN	μA9666PC	μA747MJ	μ A747DM	9615CJ	μA9615DC
ULN2003AJ	μA9667DC	μA748CP	μ Α748 TC	9615CN	μA9615PC
				1	
		1			

*Note



Ordering Information

A Schlumberger Company

Standard Rel. and Hi-Rel. Ordering Code

Three basic units of information are contained in the orderina code.

μĀ741

Device Type PackageType Temperature Range

Device Type

This group of alpha numeric characters defines the device including functional and electrical characteristics, alpha suffixes are added to further delineate electrical options.

Package Type

One alpha suffix represents the basic package style.

D = Dual In-Line (Hermetic, Ceramic)

F = Flatpak (Hermetic)

G = Flatpak (Brazed)

H = Metal package

J = Dual In-Line (Side Brazed)

K = Metal Power Package (TO-3)

L = LCC Leadless Ceramic Chip Carrier

P = Dual In-Line (Molded)

Q = PLCC Plastic Leaded Chip Carrier

R = 8 Lead Dual In-Line (Hermetic, Ceramic)

S = SOIC Small Outline Integrated Circuits

T = 8 Lead Dual In-Line (Molded)

U = Power Package (Molded, TO-220)

W = Molded Package (TO-92 Outline)

Different outlines exist within each package style to accommodate various die sizes and number of leads. Specific dimensions for each package can be found in the Package Outline section of this catalog, listed by online code. These specific codes are referenced on each data sheet.

Temperature Range

One alpha suffix represents one of the following three basic temperature grades in common use. Exact values and conditions are specified on the device data sheets.

C = Commercial

0°C to +70°C

M = Extended V = Industrial

-55°C to +125°C -25°C to +85°C

-40°C to +85°C

QB/883 Processing

A two alpha suffix of QB indicates conformance to Class "B" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electricals.

Examples

μΑ741FM This number code indicates a μΑ741 Operational Amplifier in a flatpak with military temperature rating ca-

μΑ725EHC This number code indicates a μΑ725 Instrumentation Operational Amplifier, electrical option E. in a metal package with a commercial temperature rating capability.

Device Identification

All Fairchild standard catalog linear circuits will be marked as shown in the following example.

μ**Α710DC** ₽ Data Code

JAN Part Ordering Code*

M 38510/ 101 01 B G **JAN Designator** Cannot be marketed with "J"

or Part II of the QPL General ₄ Procurement Spec

unless qualified on Part I

Refers to Detail Spec 4

101 Op Amps

102 Voltage Regulators

103 Comparators 104 Interface

106 Voltage Followers

107 Positive Fixed Voltage Regulators

108 Transistor Arrays

109 Timers

110 Quad Op Amps

112 Voltage Comparator

113 D to A Converter 115 Negative Fixed Voltage Regulators

117 Positive Adjustable Voltage Regulators

118 Negative Adjustable Voltage Regulators

119 Low Power, Low Noise, Bi-Fet Op Amps

Defines Device Type ← Processing Level \leftarrow

Package Type 4

A 14-lead 1/4 x 1/4 Flatpak

B 14-lead 1/4 x Flatpak

C 14-lead 1/4 x 3/4 Dip

D 14-lead 1/4 x 3/8 Flatpak

E 16-lead 1/4 x 7/8 Dip

F 16-lead 1/4 x 3/8 Flatpak

G 8-lead Can

H 10-lead 1/4 x 1/4 Flatpak

I 10-lead Can

J 24-lead 1/2 x 1 1/4 Dip

K 24-lead 3/8 x 5/8 Flatpak 24-lead 3/8 x 1/2 Flatpak

X 3-lead TO-5 Can

Y 2-lead TO-3 Can

Z 24-lead 1/4 x 3/8 Flatpak Z 20 Terminal LCC

Lead Finish 2

A Hot Solder Dip

B Tin Plate

C Gold Plate

X Any Finish Above

^{*}See Section 12 Aerospace & Defense





Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	
CLASICTM	2 - L
Disk Drives	
Voltage Regulators	(
Operational Amplifiers	
Comparators	
Interface	
Data Acquisition	1
Special Functions	1
Aerospace and Defense	, in 1
Hi-Rel Voltage Regulators	1
Hi-Rel Operational Amplifiers	1
Hi-Rel Comparators	
Hi-Rel Interface	1
Hi-Rel Data Acquisition	11
Hi Pal Special Eurotions	

19

20

Package Outlines

Sales Offices and Distributors



FAIRCHILD A Schlumberger Company

Thermal Considerations

Thermal Management

An effective and safe performance of various IC or transistor packages is attained by proper heat removal and maintenance of their junction temperatures below the specified maximum values. In order to achieve efficient thermal management, the user must rely upon important parameters, provided by the manufacturer (junction-to-ambient and junction-to-case thermal resistances and maximum operating junction temperature).

Thermal resistance is considered as the temperature gradient between two reference points in the package or the total system, per unit of power dissipation through the device encapsulated in the package, under steady state conditions. It is expressed as $\theta_{\rm XY}$, in degrees centigrade per Watt (°C/W) — where X and Y are the two reference points.

Equations

A simple thermal circuit for a semiconductor device in equilibrium is shown in Figure 1. The reference points in this case are


J - Device junction

C - Package case

S — Heat sink

A - Ambient

Figure 1 Simplified Thermal Circuit



The power dissipation, which is analogous to current flow in electrical terms, is caused by a heat source similar to a voltage source. Temperature is analogous to voltage potential and thermal resistance to ohmic resistance. The junction-to-ambient thermal resistance, $\theta_{\rm JA}$, is then expressed as a sum of thermal resistances in series, as shown:

$$\begin{split} \theta_{JA} &= \theta_{JC} + \theta_{CS} + \theta_{SA} \\ &= \frac{T_J - T_C}{P_D} + \frac{T_C - T_S}{P_D} + \frac{T_S - T_A}{P_D} \\ &= \frac{T_J - T_A}{P_D} \ (^{\circ}C/W) \end{split}$$

Where

P_D = Power dissipation

Measurements

Substrate or isolation diode method is used to determine the device junction temperature, $T_{J}.$ The other reference temperatures are measured using thermocouples attached to required points. There are standard procedures available for θ_{JA} and θ_{JC} measurements, details of which could be referred from MIL-STD-883 Method 1012, SEMI-STD Document #1341 and 1342.

The package thermal characterization is best performed using 'Test Chips'. The chip specification conforms to SEMI-STD NO. G 32-86. These chips consist of transistors or resistor strips (as the heat source) covering 85 percent of the active device area. Temperature sensing diodes and associated metallization runs are electrically isolated from the heat source. Such a test chip is considered a basic cell. Heat dissipating through a large size chip could be simulated by using an array of such basic cells. The device, and thus the package, is heated while being powered. The diode forward voltage (V_F) is simultaneously monitored using an independent low current source. $T_{\rm J}$ is determined from a $V_{\rm F}$ vs $T_{\rm J}$ calibration curve. This very reliable thermal resistance data could be correlated with the die size (= heat dissipating area).

The thermal resistance measurement of specific device plus package combination differs from the above described test chip method. In this case, a substrate diode is selected for determining T_J. Special electrical equipment is required for pulsing power in the forward direction of the device under test while measuring voltage drop across the substrate diode in between the pulses. This measurement technique has its shortcomings, since it is more prone to experimental errors.

In order to maintain the junction temperature below a specific level, at times it is necessary to use an external heat sink. The following is devoted to selection of proper heat sinks, with special relevance to voltage regulators.

Thermal Considerations

Thermal Considerations Using Voltage Regulators as an Example

Heat Sink Requirements

When is a heat sink necessary, and what type of a heat sink should one use? The answers to these questions depend on reliability and cost requirements. Heat sinking is necessary to keep the operating junction temperature (T_J) of the regulator below the specified maximum value. Since semiconductor reliability improves as operating junction temperature is lowered, a reliability/cost compromise is usually made in the device design.

Thermal characteristics of voltage regulator chips and packages determine that some form of heat sinking is mandatory whenever the power dissipation exceeds the following.

0.67 W for the TO-39 package

0.69 W for the TO-92 package

1.56 W for the Mini Batwing and Power Watt (similar to TO-202) packages

1.8 W for the TO-220 package

2.8 W for the TO-3 package

at 25°C ambient or lower power levels at ambients above 25°C.

To choose or design a heat sink, the designer must determine the following regulator parameters.

 $P_{D\ Max}$ — Maximum power dissipation: $(V_{I}-V_{O})\ I_{O}+V_{I}\ I_{Q}$ T_{A} — Ambient temperature the regulator will encounter during operation.

T_{J Max} — Maximum operating junction temperature, specified by the manufacturer.

 $\theta_{\rm JC},~\theta_{\rm JA}$ — Junction-to-case and junction-to-ambient thermal resistance values, also specified by the regulator manufacturer.

θ_{CS} — Case-to-heat sink thermal resistance which, for large packages, can range from about 0.2°C/W to about 1°C/W depending on the quality of the contact between the package and the heat sink.

 $\theta_{\rm SA}$ — Heat sink-to-ambient thermal resistance, specified by heat sink manufacturer.

Maximum permissible dissipation without a heat sink is determined by

$$P_{D Max} = \frac{T_{J Max} - T_{A}}{\theta_{JA}}$$

If the device dissipation P_D exceeds this figure, a heat sink is necessary. The total required thermal resistance may then be calculated.

$$\theta_{\text{JA(tot)}} = \theta_{\text{JC}} + \theta_{\text{CS}} + \theta_{\text{SA}} = \frac{\mathsf{T}_{\text{J Max}} - \mathsf{T}_{\text{A}}}{\mathsf{P}_{\text{D}}}$$

Case-to-sink and sink-to-ambient thermal resistance information on commercially available heat sinks is normally provided by the heat sink manufacturer. A summary of some commercially available heat sinks is shown in *Table* 1. However, if a chassis or other conventional surface is used as a heat sink, *Figure 2* can be used as a guide to estimate the required surface area.

How to Choose a Heat Sink - Example

Determine the heat sink required for a regulator which has the following system requirements:

Operating ambient temperature range: 0°C to 60°C Maximum junction temperature: 125°C Maximum output current: 800 mA Maximum input to output differential: 10 V

The TO-220 package is sufficient (lower cost, better thermal resistance).

$$\theta_{IC} = 5^{\circ}C/W$$
 maximum (from data sheet)

$$\theta_{\text{JA(tot)}} = \theta_{\text{JC}} + \theta_{\text{CS}} + \theta_{\text{SA}} = \frac{T_{\text{J}} - T_{\text{A}}}{\text{PD}}$$

$$\theta_{\text{CS}} + \theta_{\text{SA}} = \frac{125 - 60}{0.8 \times 10} - 5 = 3.13^{\circ}\text{C/W}$$

Assuming $\theta_{CS} = 0.13^{\circ}\text{C/W}$ then $\theta_{SA} = 3^{\circ}\text{C/W}$

Figure 2 Heat Sink Material Selection Guide

(BOTH SIDES OF THE HEAT SINK) SQUARE INCHES 15 20 25 30 40 50 60 COPPER: THICKNESS HORIZONTALLY-MOUNTED COPPER. THICKNESS VERTICALLY-MOUNTED ALUMINUM THICKNESS HORIZONTALLY MOUNTED Learn tradition and make a facilities of a ALUMINUM THICKNESS VERTICALLY MOUNTED THERMAL RESISTANCE IN °C/W

SURFACE AREA

To determine either area required or thermal resistance of a given area, draw a vertical line between the top (or area) line down to the material of interest.

Thermal Considerations

This thermal resistance value can be achieved by using either 22 square inches of 3/16 inch thick vertically mounted aluminum (Figure 2) or a commercial heat sink (Table 1).

Tips for Better Regulator Heat Sinking

Avoid placing heat-dissipating components such as power resistors next to regulators.

When using low dissipation packages such as TO-5, TO-39, and TO-92, keep lead lengths to a minimum and use the largest possible area of the printed board traces or mounting hardware to provide a heat dissipation path for the regulator.

When using larger packages, be sure the heat sink surface is flat and free from ridges or high spots. Check the regulator package for burrs or peened-over corners. Regardless of the smoothness and flatness of the package and heat sink contact, air pockets between them are unavoidable unless a lubricant is used. Therefore, for good thermal conduction, use a thin layer of thermal lubricant such as Dow Corning DC-340, General Electric 662 or Thermacote by Thermalloy.

In some applications, especially with negative regulators, it is desirable to electrically insulate the regulator case from the heat sink. Hardware kits for this purpose are commercially available for such packages as the TO-3 and TO-220. They generally consist of a 0.003 to 0.005 inch thick piece of mica or bonded fiberglass to electrically isolate the two surfaces, yet provide a thermal path between them. As expected, the thermal resistance will increase but, as in the direct metal-to-metal joint, some improvement can be realized by using thermal lubricant on each side of the mica

If the regulator is mounted on a heat sink with fins, the most efficient heat transfer takes place when the fin is in a vertical plane, as this type of mounting forces the heat transfer from fin to air in a combination of radiation and convection.

If it is necessary to bend any of the regulator leads, handle them carefully to avoid straining the package. Furthermore, lead bending should be restricted since repeated bending will fatigue and eventually break the leads.

Table 1 Heat Sink Selection Guide

This list is only representative. No attempt has been made to provide a complete list of all heat sink manufacturers. All values are typical as given by manufacturer or as determined from characteristic curves supplied by manufacturer.

θ_{SA} Approx. (°C/W) Manufacturer ³ and Type		θ _{SA} Approx. (°C/W)	Manufacturer ³ and Type
TO-3 Packages		5.6	Staver V3-3-2
0.4 (9" length)	Thermalloy (Extruded)	5.9 – 10	Wakefield 680 Series
	6590 Series	6	Wakefield 390 Series
0.4 - 0.5 (6" length)	Thermalloy (Extruded)	6.4	Staver V3-7-224
	6660, 6560 Series	6.5 – 7.5	IERC UP Series
0.56 - 3.0	Wakefield 400 Series	8	Staver V1-5
0.6 (7.5" length)	Thermalloy (Extruded)	8.1	Staver V3-5
	6470 Series	8.8	Staver V3-7-96
0.7 - 1.2 (5 - 5.5"	Thermalloy (Extruded) 6423,	9.5	Staver V3-3
length)	6443, 6441, 6450 Series	9.5 – 10.5	IERC LA Series
1.0 - 5.4 (3" length)	Thermalloy (Extruded)	9.8 – 13.9	Wakefield 630 Series
	6427, 6500, 6123, 6401,	10	Staver V1-3
	6403, 6421, 6463, 6176,	11	Thermalloy 6103, 6117 Series
	6129, 6141, 6169, 6135,		•
	6442 Series	TO-220 Packages (See	Note 1)
1.9	IERC E2 Series (Extruded)	4.2	IERC HP3 Series
2.1	IERC E1, E3 Series (Extruded)	5 – 6	IERC HP1 Series
2.3 – 4.7	Wakefield 600 Series	6.4	Staver V3-7-225
4.2	IERC HP3 Series	6.5 – 7.5	IERC VP Series
4.5	Staver V3-5-2	7.1	Thermalloy 6070 Series
4.8 – 7.5	Thermalloy 6001 Series	8.1	Staver V3-5
5-6	IERC HP3 Series	8.8	Staver V3-7-96
5 – 10	Thermalloy 6013 Series	9.5	Staver V3-3

Thermal Considerations

Table 1 Heat Sink Selection Guide (Cont.)

Manufacturer ³ and Type
Thermalloy 6032, 6034 Series
Staver V4-3-192
Staver V5-1
Thermalloy 6030 Series
Staver V4-3-128
Thermalloy 6072, 6106 Series
Thermalloy 6038, 6107 Series
IERC PB Series
Staver V6-2
Thermalloy 6025 Series
IERC PA Series
Staver F2-7
Staver F5-7A, F5-8-1
IERC RUR Series
Staver F5-7D
IERC RU Series
Staver F1-7
Thermalloy 2224 Series


TO-5 and	TO-39 I	Pac	kages
----------	---------	-----	-------

. C C and . C CC . ackage	•
12	Thermalloy 1101, 1103 Series
12 – 16	Wakefield 260-5 Series
15	Staver V3A-5
22	Thermalloy
	1116, 1121, 1123 Series
22	Thermalloy
	1130, 1131, 1132 Series
24	Staver F5-5C
25	Thermalloy 2227 Series
26 – 30	IERC Thermal Links
27 – 83	Wakefield 200 Series
28	Staver F5-5B

Notes

- Most TO-3 heat sinks can also be used with TO-220 packages with appropriate hole patterns.
- 2. Most TO-220 heat sinks can be used with the Power Watt package.
- IERC: 135 W. Magnolia Blvd., Burbank, CA 91502 Staver Co., Inc.: 41-51 N. Saxon Ave., Bay Shore, N.Y. 11706 Thermalloy Inc.: 2021 W. Valley View Lane, Dallas, TX 75234 Wakefield Engineering, Inc.: Audubon Rd., Wakefield, MA 01880

·	
θ_{SA} Approx. (°C/W)	Manufacturer ³ and Type
34	Thermalloy 2228 Series
35	IERC Clip Mount Thermal Link
39	Thermalloy 2215 Series
41	Thermalloy 2205 Series
42	Staver F5-5A
42 – 65	Wakefield 296 Series
46	Staver F6-5, F6-5L
50	Thermalloy 2225 Series
50 – 55	IERC Fan Tops
53	Thermalloy 2211 Series
55	Thermalloy 2210 Series
56	Thermalloy 1129 Series
58	Thermalloy 2230, 2235 Series
60	Thermalloy 2226 Series
68	Staver F1-5
72	Thermalloy 1115 Series
Power Watt (similar to TC	D-202)
Packages (See Note 2)	
12.5 – 14.2	Staver V4-3-192
13	Thermalloy 6063 Series
13	Staver V5-1
15.1 – 17.2	Staver V4-3-128
19	Thermalloy 6106 Series
20	Staver V6-2
24	Thermalloy 6047 Series
25	Thermalloy 6107 Series
37	IERC PA1-7CB with PVC-1B Clip
40 – 42	Staver F7-3
40 – 43	Staver F7-2
42	IERC PA2-7CB with PVC-1B Clip
42 – 44	Staver F7-1




Hi-Rel Interface

Hi-Rel Data Acquisition

Hi-Rel Special Functions

Sales Offices and Distributors

Package Outlines





Testing, Quality and Reliability

Testing

For proper interpretation and understanding of published data sheet parameters, one must understand the philosophy used by Fairchild in testing its linear products.

All Fairchild products are tested during various phases of the manufacturing process to ensure the shipment to the customer of a reliable product that meets or exceeds the quaranteed specifications. Fairchild tests its finished products, at room ambient, with automated equipment that operates at relatively high speeds. It is not unusual to perform more than a hundred tests on a simple product; each test normally takes a few milliseconds and testing of one device is normally completed in a matter of a few hundred milliseconds. Parameter variations due to internal heating of the device are minimized during factory testing. During normal operation of the device, the effects of the internal heating on the device performance must be kept in mind by the user as well as the person performing incoming testing in the laboratory. Internal power dissipation and thermal resistance numbers supplied in each data sheet will be helpful in determining temperature rise due to internal heating.

Except for Aerospace and Defense products or customers that specifically request it, normally no temperature testing is done on production devices. How does Fairchild then quarantee the parameters it specifies over the temperature extremes? We do this by thorough characterization of the product. Prior to release to production of a new product. or a product modification, a representative sample from three production runs is tested in temperature chambers over the operating temperature range of the device. This characterization testing, normally done on automated testers, is supplemented by bench testing and covers all of the "guaranteed", "typical", as well as parameters not normally specified on the product data sheet. The results of this characterization are thoroughly analyzed and from them, the "minimum", "typical" and "maximum" data sheet values are determined. In addition, room temperature quardbands are established and yield enhancements are identified. The characterization is an on-going process and normally the correlation between room temperature and operating temperature extremes are very good. Product integrity and compliance to data sheet parameters are checked periodically by Quality Asssurance by sample testing outgoing material at temperature extremes.

In summary then:

- a. Production testing is done at high speeds and normally at room temperature only.
- Compliance to temperature specifications is accomplished through on-going characterization and room temperature guardbands.

 Periodic sample testing at temperature extremes is done by Quality Assurance on outgoing material to ensure compliance.

Quality and Reliability

It is the policy of Fairchild Semiconductor Corporation that every employee be committed to pursuing excellence by producing zero defect products and services in conformance with customer requirements. Prevention, detection, and control methodologies are applied throughout the manufacturing and administrative processes to strive for zero defects and continual quality improvement.

Specific programs for quality improvement include, but are not limited to, the following:

- Quality training. A formal nationally-recognized program involving all engineering and management personnel. Operators are formally trained and certified for all production operations.
- Statistical Process Control (SPC). A formal program of characterization and control limit setting.
- Electrostatic Damage (ESD) control and measurement. A program to contain the effects of ambient static and to reduce device sensitivity.
- Design control. A program to assure adequate rules and implementation, process control, and demonstrated conformance of processes, materials, and products.
- Measurement. In-process and outgoing attributes.
 Reconciliation of internal versus customer results.
- Reliability hazard prevention. In-process monitors for the prevention of hazards such as moisture, pinholes, step coverage, contamination, and passivation integrity.
- Reliability monitor. Outgoing reliability as measured by operating life in dry and moisture environments and other stress tests.

For continual product improvement the Linear division maintains failure analysis capability, return material system, and specification review to provide customer assistance and to focus factory actions for response to fitness for use issues. The failure analysis laboratory contains fundamental tools for optical and electrical definitions, for decapsulation, for specimen preparation, for SEM, EDAX, and electrical microprobe. Expert diagnosis is provided by internal personnel and augmented with outside consultation.

Reliability is product performance in time, stress, and environment. The science of reliability is to define those attributes and controls necessary to assure and improve time/stress/environment performance. Finished product reliability is measured periodically to assure conformance with life

Testing, Quality and Reliability

requirements, and data is available quarterly for operating life and moisture life attributes.

Quality is performance now, conformance to specification, and fitness for use. Basic elements of the Linear division quality system are controlled documents and in-process inspections. Outgoing quality is measured for all lots to assure conformance to specification, and data is available monthly for electrical, visual, and mechanical attributes.

Commercial Product Flow

Wafer fab must begin with controlled raw materials such as silicon, gasses, and chemicals. Post alloy sample probes and other monitors assure built-in quality. Automated electrical testing is performed at wafer level. The fabricated

wafer is processed with automated die preparation that includes saw and pick and place.

The die (or chip) itself is assembled with automated die attach and wire bond, molded, and finished with automated handling at trim, form, test, and lead scan operations. In-process controls assure die attach, wire bond, molding, trim, and form. Emphasis on automation has reduced variability and enhances our ability to control quality and reliability.

Finished product is inspected on a lot basis for electrical, visual, and mechanical parameters. Records are maintained for all inspections, and deviations from conformance are reviewed monthly for trend analysis and corrective improvements. Accept number for all inspections is zero.

	Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
	Thermal Considerations	2
\wedge	Testing, Quality and Reliability	3
\$	CLASIC™	4
~	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
	Data Acquisition	10
	Special Functions	11
	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
	Hi-Rel Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20





Standard Cell Design with Fairchild CLASIC Approach

Introduction

The Fairchild CLASIC (Customizable Linear Applications Specific Integrated Circuits) approach brings to the systems designer a level of sophistication that will enable VLSI solutions requiring analog and mixed analog/digital functions to be integrated cost effectively. The CLASIC approach offers:

- Bipolar and CMOS Technologies
- Standard Cell and Array Methodologies
- Customer CAD Tools That Allow Design and Simulation with Higher Level Building Blocks

By offering a cell library of pre-designed commonly identified function blocks such as op amps, comparators. DAC's, VCO, PLL, gates, flip flops, counters, etc., and CAD tools to combine them, the CLASIC system considerably reduces the time and the risks associated with VLSI designs. The designers task is somewhat more complicated, but similar to designing a printed circuit board using standard IC's. Most importantly, however, with the CLASIC approach the customer can select the level of design participation desired. At the lowest level the customer can simply provide a functional description of the desired design and a CLASIC applications engineer will translate this into a standard cell schematic. As the user gains experience and confidence with the CLASIC approach, any level of design up through layout can be accomplished with the appropriate CAD tools at the users location if desired. The user has a choice of options best suited to his needs and experience.

The Cell Library

There are presently over 150 cells in the CLASIC library covering a broad range of linear and digital function with additional cells being added on a continual basis. The following is a partial list of the type of cells available:

Linear

Amplifiers

Op Amps, General Purpose Op Amps, Low Offset Op Amps, Programmable

Norton Amp AGC Amp

Video Amp Control Amp

Comparators

ECL Output

General Purpose


• Data Converters A/D

D/A

Line Drivers/Receivers 422

485

Selecting a Design Entry Level



- Peak Detectors
- PLL
- Programmable Current Sources
- VCO's
- Wave Generators
- Zero Crossing (Detectors)
- 555 Timer

Digital

- Gates
- Flip Flops
- One Shots
- Edge Detectors
- MUX's
- Counters
- Registers
- Decoders
- Delay Cells
- Drivers
- Translators (ECL/TTL)

The linear performance offered by Bipolar CLASIC cells is based on NPN f_t of 2.5 GHz and PNP f_t of 40 MHz. The logic cells are based on high performance ECL offering gate delays of 1.5 ns at fanout of 3 and D flip flop toggle frequencies better than 100 MHz.

CLASICTM

The CMOS cell library is presently based on a 3 micron double poly process providing offset voltages of less than 5 mV, unity gain BW of 2 MHz, gate delays of 5 ns at fan out of 3 and D flip flop toggle frequencies at better than 50 MHz. A new generation of cells is presently in design for a 2 micron CMOS double poly process which will provide gate delays of 1.5 ns and D flip flop toggle frequencies better than 200 MHz.


CLASIC CAD

An important feature of the CLASIC system is to provide comprehensive CAE packages for PC's, workstations and mainframes. Using these software tools the customer can perform all of the design steps from schematic capture to circuit simulation and verification in their own laboratory.

A CLASIC software package for VAX mainframe systems will also be offered. If desired, customers can also work through Fairtech centers which are a worldwide design center network.

In any case, the starting point for the customer is to describe the required system function in terms of the CLASIC cells. Where a requirement is not met with an existing cell, either the customer can create a new cell by using the macro level components such as transistors, resistors and capacitors which are available and described in the library or the special requirements can be described to Fairchild's CLASIC applications engineers who can design the cell for incorporation into the IC design. New cells are being continually added to the library to serve the vast majority of the customers needs.

Figure 1 Data Separator/Encoder Block Diagram — A CLASIC Example



EQ007

CLASICTM

CLASIC CAD I (PC Based)

- Fairchild Cell Libraries
- Schematic Capture
- Simulation Software
- Net List Post Processor
- Test Generation
- Documentation
 - Installation Manual
 - Design Applications Manual
 - Simulation Manual

CLASIC CAD II (Workstation Based)

For those customers who own or plan to purchase one of the popular workstations, CLASIC cell libraries with simulation models will be offered.

CLASIC CAD III (VAX based)

The CAD system used internally by the CLASIC groups which includes complete capability from cell schematic through layout verification, can be made available for those customers desiring this level of performance.


Design Example:

Task: To design a disk drive data separator/encoder decoder on a single chip. Original design required 25 IC packages plus numerous discretes.

Approach: Use CLASIC Standard Cell Methodology.

Step 1: Translate system level functional diagram into standard cell schematic. Create new cells if required. See Figure 1. Search cell library for required functions.

Step 2: Perform Schematic Capture on desired CAD tool. Net list generation



Step 3: Run simulation on schematic from Step 2. Redesign and/or reselect cells as appropriate to achieve desired performance. If breadboarding is desired for critical areas, kit parts of various standard cells are available in packaged form. This permits breadboarding to be accomplished with relative ease and accuracy.

Step 4: Auto route and place run on desired CAD tool.

Step 5: Layout verification run on desired CAD tool.

Step 6: Mask generation. Step 7: Wafer Fabrication.

TRUST FUNDER PROFUSE PROJECT AND A PROPUSE PRO

Step 8: Assemble/Test (Fast turnaround prototype assembly; 1 day service).

Step 9: Evaluate prototypes.

Fairchild can perform all the steps outlined 1 through 9, however with entry level CAD tools steps 1 through 3 can be achieved by the customer with minimal training and investment resulting in rapid payback and improved communications and efficiency.

CLASICTM

Available Packages: set from attachment

No. of Pins	Plastic Dip	SOIC	Side Brazed & Ceramic Dip	PLCC	LCC	Flat Pak
8	•	•	•			
14	•	•	•			•
16	•	•	•			•
20	•	*	•		•	
24	•		•	•	•	•
28	•	,	•	•	• • •	•
32	·			*	•	•
40	•		• .		• , .	
44				•	•	
68			•	•	•	
132						•

Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASICTM	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20







μ**A24H80**Winchester Disk Servo Preamplifier

Linear Division Disk Drives

Description

The μ A24H80 provides termination, gain, and impedance buffering for the servo read head in Winchester disk drives. It is a differential input, differential output design with fixed gain of approximately 100. The bandwidth is guaranteed greater than 30 MHz.

The internal design of the μ A24H80 is optimized for low input noise voltage to allow its use in low input signal level applications. It is offered in 8-lead DIP, 10-lead flat-pak, or SO-8 package suitable for surface mounting.

- Low Input Noise Voltage
- Wide Power Supply Range (8.0 V To 13 V)
- Internal Damping Resistors (1.3 k Ω)
- Direct Replacement For SSI 101A, With Improved Performance


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP and Flatpak	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	0°C to 70°C
Lead Temperature	
Ceramic DIP and Flatpak	
(soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
10L-Flatpak	0.79 W
Supply Voltage	15 V
Output Voltage	15 V
Differential Input Voltage	± 1.0 V

Notes


- T_{J Max} = 150°C for the Molded DIP and SO-8, and 175°C for the Ceramic DIP and Flatpak.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the SO-8 at 6.5 mW/°C, and the Flatpak at 5.3 mW/°C.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Device Code	Package Code	Package Description
μA24H80RC	6T	Ceramic DIP
μA24H80SC	KC	Molded Surface Mount
uA24H80TC	9T	Molded DIP

Connection Diagram 10-Lead Flatpak (Top View)



 Order Information

 Device Code
 Package Code
 Package Description

 μΑ24H80FC
 3F
 Flatpak

Description of Lead Functions

Name	Description of Functions
V+	Positive Differential Supply with respect to V-
V-	Negative Differential Supply with respect to V+
+IN	Positive Differential Input
-IN	Negative Differential Input
+OUT	Positive Differential Output
-OUT	Negative Differential Output
NC	No connection

Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = 8.0$ V to 13.2 V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
G	Gain (differential) ⁴	$R_p = 130 \Omega, V_{CC} = 12 V$	80	100	120	
		$R_p = 130 \Omega$, $V_{CC} = 12 V$ $T_A = 0^{\circ}C$ to $70^{\circ}C$	70		130	
BW	Bandwidth (3.0 dB) ²	$V_{i} = 0.5 \text{ mV}_{p-p}$	30	65		MHz
R _I	Input Resistance		1040	1300	1560	Ω
Cı	Input Capacitance			3.0		pF
V _I	Input Dynamic Range (differential)	$R_p = 130 \Omega, V_{CC} = 12 V$	3.0			mV_{p-p}
Is	Supply Current	V _{CC} = 12 V		20	25	mA
ΔV _O	Output Offset (differential)	$R_p = 130 \Omega$, $R_s = 0 \Omega$			200	mV
V _n	Equivalent Input Noise ^{2, 3}	$R_s = 0 \Omega$, BW = 4.0 MHz		1.5	2.0	μ٧
PSRR	Power Supply Rejection Ratio ¹	$R_s = 0 \Omega$, $f = 5.0 \text{ MHz}$	55	70		dB
ΔG/ΔV	Gain Sensitivity (Supply)	$R_p = 130 \ \Omega, \ \Delta V_{CC} = \pm 10\%$			± 0.5	%/V
ΔG/ΔT	Gain Sensitivity (Temp)	$R_p = 130 \ \Omega, \ T_A = 25^{\circ}C \ to \ 70^{\circ}C$		-0.1	,	%/°C
CMR	Common Mode Rejection ¹ (Input)	f = 5.0 MHz	60	75		dB

Notes

- 1. Tested at DC, guaranteed at frequency
- 2. Guaranteed, but not tested in production
- 3. Equivalent input noise (additional specification):

TYP	MAX	UNIT	CONDITION
3	4	μV	BW = 15 MHz ²
0.85	1.0	nV/√Hz	BW = 15 MHz ²

Typical Applications



Notes

- 1. Leads shown for 8-lead DIP.
- 2. Req is equivalent load resistance.

3.
$$R_P = \frac{R_L \cdot R_{eq}}{R_{eq}}$$

4. G = 0.77 R_P

Where R_P = value from Note 3 (above) in ohms.



μΑ2460 • μΑ2461 **Servo Control Chips**

Linear Division Disk Drives

Description

The μ A2460 and μ A2461 provide the analog signal processing required between a drive resident microprocessor and the servo power amplifier for Winchester disk closed loop head positioning. The μ A2460 and μ A2461 receive quadrature position signals from the servo channel; and from these, derive actual head seek velocity as well as position-mode off-track error. In the seek mode, the Digital to Analog Converter (DAC) is used to command velocity, while actual velocity is obtained by differentiating the quadrature position signals provided at V1 for external processing. The velocity signal (V2), obtained by integrating the motor current, is also available for extra damping, if desired. Further, the DAC may be used for detenting the head off-track for any purpose such as thermal compensation or soft-error retrys.

- Microprocessor Compatible Interface
- Quadrature Di-Bit Compatible
- On Board DAC
- Velocity V1 Derived From Position Signal
- Velocity V2 Derived From Motor Current
- Quarter-Track-Crossing Signal Outputs
- Minimal External Components
- Compatible With μA2470 Demodulator


Absolute Maximum Ratings

-65°C to +175°C
-65°C to +150°C
0°C to 70°C
300°C
265°C
2.50 W.
1.39 W.
15 V Max
8.0 V Max
V supply Max

1. $T_{J~Max} = 150$ °C for the PLCC, and 175 °C for the Ceramic DIP.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 28L-Ceramic DIP at 16.7 mW/°C, and the 28L-PLCC at 11.2 mW/°C.

Connection Diagram 28-Lead DIP (Top View)



Order Information


μA2461DC

Device Code Package Code **Package Description** μA2460DC FΜ Ceramic DIP

Ceramic DIP

FΜ

Connection Diagram 28-Lead PLCC (Top View)



Order Information **Device Code** Package Code **Package Description**

Plastic Leaded Chip μA2460QC KH Carrier μA2461QC KH Plastic Leaded Chip Carrier

5-5

μΑ2460 • μΑ2461

Lead	Name	Description of Function				
Inputs	-					
1 – 8	DAC Input Word (D ₀ – D ₇)	Programs DAC output, 00000000 = Analog Command Lead 1 = LSB				
9	Latch Enable	Allows present DAC input word to be latched				
10	Seek/Follow Mode	Configures the feedback loop for either seeking or track-following. (High = Seek, Low = Follow)				
14	Ground					
15	Analog Common	Analog signal reference input level (5.0 V)				
16	N	Normal position input signal.				
17	Q	Quadrature position input signal.				
23	Motor Current +	Make a second and a second as				
24	Motor Current -	Motor current sense input to motor current integrator.				
26	Clock	4.0 MHz (maximum) input square wave.				
27	Direction In/Out	Changes the polarity of DAC output from positive to negative consistent with the desired direction of head motion.				
28	V+	12 V supply				
Outputs						
11	Track 2 ² (TR2)	TTL signal indicating N > Q (for μ A2460) TTL signal whose frequency is 2 times N (or Q) (for μ A2461).				
12	Track 2 ¹ (TR1)	TTL signal indicating $\overline{N} > Q$ (for $\mu A2460$) TTL signal whose frequency is 4 times N (or Q) (for $\mu A2461$).				
13	Track 2 ⁰ (TR0)	TTL signal whose frequency is 8 times N (or Q).				
18	Analog Switch					
19	Analog Switch	Analog switch to be used externally for changing from seek to follow.				
20	Position Output	Analog signal representing sensed off track amplitude				
21	Velocity 1	Analog output representing velocity processed from position signals N and C				
22	Velocity 2	Analog output representing the integral of motor current.				
25	DAC Output	Used to command velocity and position.				

Figure 1 Head Actuator Control System





Figure 2 Block Diagram



Functional Description

Figure 2 shows a block diagram of the µA2460/µA2461 Servo Controller.

Power Supply And Reference Requirements

The μ A2460/ μ A2461 is designed to operate from a single supply of 10 V to 12 V. Also required is a reference voltage of 5.0 V called Analog Common which serves two functions; all analog signals will be referenced to this voltage and in addition the internal DAC will use it to set full scale.


A clock signal must be provided as a reference for the internal switched capacitor position differentiator and motor current integrator. The clock signal should be a sine or square wave between Analog Common and ground at a maximum frequency of 4.0 MHz.

All digital inputs and outputs are TTL compatible levels referenced to ground.

Input Signals And Track Crossing Outputs

The input format selected for position feedback is consistent with a large class of sensors that generate two cyclical output signals displaced in space phase by 90 degrees (quadrature signal pairs). These sensors include resolvers. inducto-syns, optical encoders, and most importantly, servo demodulators designed for rigid disk head position sensing.

Figure 3a Track Crossing Outputs (for µA2460)



The input signals N and Q are quadrature quasi triangular waveforms with amplitudes of ±2.5 V nominal referenced to Analog Common. The periods of the input signals are subdivided by internal comparators and logic and sent to the Track Crossing outputs To, T1, and T2. The relationship of these outputs to the inputs N and Q is shown in Figure 3a (for µA2460) and Figure 3b (for µA2461).


Note that different servo patterns may yield different numbers of track centerlines for each period of the quadrature signal pair. The relationship of To, T1, and T2 to N and Q is independent of track centerlines, leaving the correct interpretations to the microcontroller.

DAC

The DAC is an 8-bit, buffered input, voltage output digital to analog converter. The output voltage with an input code of all zeros is equal to Analog Common. Full scale is equal to Analog Common ± 2.35 V. The polarity depends on the Direction In Signal; Direction In High will result in a positive DAC output.

The DAC enable line when high will cause the DAC's input buffer to become transparent, i.e. input data will affect the output voltage immediately. When DAC enable is brought low the data present on the input lines will be latched and any further changes to the input data will not change the output voltage. The DAC functions in both Seek and Follow Mode. During Seek Mode the DAC out-

Figure 3b Track Crossing Outputs (for μ A2461)



CR04190F

put is used as a velocity reference. In Follow Mode the DAC output can be summed into the position reference signal to offset the heads from track center.

Analog Switch

An uncommitted single pole single throw analog switch with an ON resistance of approximately 100 Ω is provided. This switch is ON during Follow Mode.


Mode Select

The two major intended operating modes for the μ A2460 are controlled by the microcontroller via the SEEK/FOL-LOW input. Mode Select input high enables Seek Mode, low enables Track Follow Mode.

SEEK, when asserted by the microcontroller along with DIRECTION and a non-zero VELOCITY value as inputs, causes the actuator system to accelerate in the requested direction. During the ensuing motion, the actuator system will come under velocity feedback control. The velocity feedback signal is created by differentiation of the quadrature position signals and, additionally, by integration of motor current.

FOLLOW, the negation of SEEK, changes the feedback loop to a track-following or position mode. Position servos are typically second order systems and without loop compensation are potentially unstable. External components are used, along with the μ A2460, to achieve stable track following performance. Velocity information (V1) is made available as an output in this mode as an aid in stabilizing certain loops. If non-zero data is supplied to the velocity latches in this mode, it will result in a track offset in the

Figure 4 Typical Seek



direction indicated by DIRECTION IN/OUT. Figure 4 shows typical seek operation.


Position Output

When the μ A2460/ μ A2461 is set to Seek Mode the signal from Position Output lead is shown in *Figure 5*. This signal is made by switching the position inputs, (N and Q) through an inverter if required, (\overline{N} and \overline{Q}) to the output using the track crossing signals. It can be used, if desired, to interpolate between DAC steps by attenuating it and summing it with the DAC output.

Track Follow Mode is entered when the heads are near the end of a seek, usually within one half to one track away from the target track centerline. The final setting to the track center is done by the position loop.

When the device is switched to Follow Mode, the position input signal (N, \overline{N} , Q or \overline{Q}) that is currently selected to the output is latched and the Position Out signal follows the selected position input signal until the device is switched back to Seek Mode. This implies that the switch to Follow Mode must not be made until the signal that will be the correct Position error signal for the target track is present at the output. If track centers are defined as the zero crossings of both N and Q this means that the switch to Follow Mode must be made less than one-half track away from the target track. (This is with respect to a convention of 4 track per encoder cycle, so switching must be done within 90° of the period of N or Q).

Figure 5 Position Output During Seek Mode



Velocity Outputs

There are two analog signal outputs representing velocity. The first (V1) is derived by differentiating the position input signals. The entire differentiator is on-chip, using switched capacitor techniques and requires no external components.

The transfer function of the differentiator is:

$$V_O = dv/dt$$
 (input) x 14.3/f (clock) Hz

As an example; a 10 kHz triangular signal pair into N and Q of 6.0 V peak-to-peak amplitude (dv/dt = 120 kv/sec) would result in a velocity voltage output of 1.716 volts referenced to Analog Common with a clock of 1.0 MHz. The polarity will be positive if N is leading Q by 90 de-

grees and negative if Q is leading N. This block functions during both Seek and Follow modes.


The second velocity output is obtained by integrating a voltage proportional to the current in the motor using the following function:

$$dv/dt$$
 (out) = V (+I_{in} --I_{in}) x 2 x 10⁻⁴ f (clock) Hz.

The motor current integrator output is clamped to Analog Common during Follow Mode and is released at the initiation of a seek.

Figure 6 shows a typical application set up for the Servo Control chip.

Figure 6 Typical Application Setup



μA2460 • μA2461

μ**A2460**, μ**A2461** Electrical Characteristics $T_A = 0$ °C to 70°C, $V_{CC} = 12$ V, $f_{Clk} = 2.0$ MHz, Analog Common = 5.0 V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Тур	Max	Unit
Digital I/O	Input Voltage LOW					0.8	٧
	Input Voltage HIGH			2.0			
	Output Voltage LOW	Output Voltage LOW				0.45	
	Output Voltage HIGH		$I_{OH} = 40 \mu A$	2.4			
	Input Load Current		V _I = 0 V to V _{CC}			0.2	mA
Clock Input	Input Comparator Reference Level			2.0	2.5	3.0	٧
	Input Impedance			15	20		kΩ
DAC	Linearity ¹			-1		+1	LSB
	Resolution				8.0		bits
	Differential Nonlinearity			Monotonicity Guaran		nteed	
	Full Scale Output Voltag	je	Direction In High	7.25	7.35	7.45	٧
			Direction In Low	2.55	2.65	2.75	
	Zero Scale Voltage				5.0		
	Output Offset Voltage					± 10	mV
	Settling Time ^{2, 4}		To ½ LSB All bits ON or OFF				μs
Position Inputs	Input Voltage Range			1.0		9.0	٧
	Input Impedance			15	20		kΩ
Analog Switch	On Resistance		V _{CM} = 0 V to 12 V		100	200	Ω
	Off Leakage ³				2.0	100	nA
Position Output	Output Voltage Swing		R _L = 15K Follow Mode	1.0		9.0	٧
	Voltage Gain			0.9		1.1	_
	Output Offset Voltage					± 20	mV
Velocity Outputs	Output Voltage Swing		R _L = 15K	1.0		9.0	٧
	Output Offset Voltage	V2				± 20	mV
		V1]			+15	

μΑ2460 • μΑ2461

μ**A2460**, μ**A2461** (Cont.)

Electrical Characteristics $T_A = 0$ °C to 70°C, $V_{CC} = 12$ V, $f_{clk} = 2.0$ MHz, Analog Common = 5.0 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Icc	Positive Supply	V _{CC} = 13.2 V		10	15	mA:
I _{SS}	Negative Supply	V _{CC} = 13.2 V	-15	-10		mA
I _{AC}	Analog Common I		-2.0	0	+2.0	mA
V1 — Differentiator	Linearity	f_{clk} = 1.0 MHz to 4.0 MHz; $f_{N/Q} \le 10$ kHz		0.25		%
V2 — Integrator	Linearity	f _{clk} = 1.0 MHz to 4.0 MHz		1.0		%

Notes

- 1. DAC Linearity is a function of the Clock frequency; Linearity at 1.0 MHz is typically \pm ½ LSB.
- DAC Settling Time is approx 5.0 μs, plus a delay of maximum 32 x Clock period i.e., 5 + 32 μs at Clock = 1.0 MHz Minimum could be 5.0 μs.
- 3. Equivalent to 50 M Ω .
- 4. Guaranteed, but not tested in production.



A Schlumberger Company

μ**A2470**Winchester Disk Position Demodulator

Linear Division Disk Drives

Preliminary

Description

The μ A2470 is a monolithic analog/digital integrated circuit which decodes a quadrature di-bit pattern from the dedicated servo surface of a disk file into head position, track data and timing components. The μ A2470 accepts this signal after it has been amplified by a μ A2480 type of preamp and processes the various components for input to a μ A2460 type servo controller. These three circuits and their external components form a disk servo control system for closed loop applications.

- Quadrature Position Signals
- Programmable Charge And Discharge In Peak Detectors
- Sync Lock By PLL With Lock Detection Output
- NRZ Track Data And Clock Output
- Band Gap 5.0 V Reference Provided
- AGC Amplifier With 36 dB Range
- Servo Frame Rates To 400 kHz
- Compatible With μA2480 Servo Preamp And μA2460 Servo Control Chip
- Standard 5.0 V And 12 V Power Supplies


Absolute Maximum Ratings

Storage Temperature Range	-65°C to
Operating Temperature Range	0°C to +
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Internal Power Dissipation ^{1, 2}	
28L-Ceramic DIP	2.50 W
Supply Voltage, V _{CC1}	6.0 V
Supply Voltage, V _{CC2}	15 V

Notes

- 1. T_{J Max} = 175°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 16.7 mW/°C.

Connection Diagram 28-Lead DIP (Top View)



Order Information
Device Code Package Code

μA2470DC


+175°C

FM

Package Description

Ceramic DIP

Block Diagram



EQ00700F

μ**Α2470**

Description Of Lead Functions

Lead	Name	Function
Input	Signals	
2	Pre-scaler LSB Pre-scaler MSB	Programs the Pre-scaler for VCO frequency relative to the frame rate. Divide ratios of 32, 64, 96, and 128 are available. Inputs are TTL levels.
5	VCO Tuning Voltage	Voltage input sets the VCO Current.
11	Charge Pump Current	Voltage input sets the current level into the Loop Filter.
14	Ground	
18	V _{CC2}	12 V supply input.
25 26	Composite IN 1 Composite IN 2	Composite signal inputs.
28	V _{CC1}	5.0 V supply input.
Outpu	ts	
1	Track Clock OUT	Clock output derived from the Sync signal. Used as reference for Track Data; TTL.
10	Clock OUT	VCO output; TTL.
13	PLL Locked	Logic high when PLL is locked; TTL.
17	Composite OUT	AGC Amplifier output.
19	Analog Reference	5.0 V reference output. Used as reference for N and Q outputs.
20	QP OUT	Quadrature position output.
21	NP OUT	Normal position output.
27	Track Data	NRZ data from missing Sync pulses; TTL.
Extern	al Components	
4	Sync Timing	Oneshot timing RC network. Sets length of window used in Sync Separator.
6-7	VCO Capacitor	VCO Timing Capacitor. Sets VCO center frequency.
8-9	Storage Capacitor	PLL Loop Filter.
12	Charge Magnitude	Oneshot timing RC network. Sets length of current pulse out of the Phase Detector.
15	Peak Detector Discharge Current	Resistor to Ground. Sets the internal peak detector discharge current.
16	Peak Detector Charge Current	Resistor to Ground. Sets the internal peak detector charge current.
21	Balance Bypass	Bypass capacitor for the offset cancelling circuit in the AGC Amplifier. Sets the low frequency roll off of the Amplifier.
23	AGC 1	Loop Filter capacitor for AGC Amplifier.
24	AGC 2	Bypass Capacitor for AGC Amplifier.

Theory Of Operation

The purpose of the μ A2470 is to demodulate both analog and digital information from the composite servo signal as shown in figure 1. This signal contains the digital signals Data and Sync and the analog quadrature di-bit signals N, \overline{N} , Q, and \overline{Q} .

Data The track data is presented as NRZ with a companion clock signal for latch control. The track data is decoded from the first pulse in each servo cell. This data permits identification of index position, guardband etc. The codes and schemes are entirely at the user's option as no decoding is done on-chip.

Sync The sync pulse is the one pulse in the frame which is always present in every frame on every track. This pulse is used to synchronize the PLL and makes decoding the rest of the information in the frame possible.

Quadrature Position Signals The four position pulses are analog signals whose amplitude encodes the position of the disk file heads with respect to the data track centers. N and Q are in a quadrature relationship, i.e. when N and \overline{N} are equal in magnitude the difference between Q and \overline{Q} is at maximum and vice versa. Equal magnitudes of N and \overline{N} represent odd tracks and \overline{Q} and \overline{Q} the even tracks.

AGC Amplifier The μ A2470 AGC Amplifier is a fully differential design with a typical bandwidth of 20 MHz and active offset cancelling. The composite signal input level must be between 30 mV and 300 mV to be within the Amplifier's active AGC range. The offset cancelling circuit requires an external filter capacitor which provides control of the low frequency response. An external capacitor is used to control the AGC bandwidth. The AGC Amplifier output amplitude is typically 3.5 Vp-p and is available at an output lead on the device for monitoring.

Sync Separator The Sync Separator shown in Figure 2 operates on the composite signal as it appears at the output of the AGC Amplifier. The hysteresis comparator has thresholds of +0.7 V and 0 V and produces pulses whose trailing edges are at the zero crossings of the composite signal. The trailing edges of these pulses trigger the oneshot. The output of the oneshot is AND-gated with the pulse stream from the hysteresis comparator to produce the sync pulse. The pulse length from the oneshot should only be long enough to enclose the sync bit as the next

pulse in the stream. Sync separator timing is shown in Figure 3.

TRACK DATA DEMODULATOR The track data encoding flip-flop changes state whenever there is a data pulse present producing NRZ data for the user.

PHASE LOCK LOOP When a disk sync pulse is sensed by the Sync Separator, the PLL compares the phase of disk sync with the phase of a reference sync pulse generated by the window decoder. Refer to Figure 4 and 5. Every other sync pulse from the Sync Separator causes the window decoder counter to preset. This forces the decoder into phase alignment with the disk sync. Starting from a known condition allows a phase comparison to be made on the next frame by comparing the trailing edges of the reference sync with the disk sync pulses and outputing a correction signal to the charge pump to increase or decrease the VCO frequency to correct the phase error. On the next frame the cycle is repeated.

LOCK DETECTOR When the frequency and phase of the VCO are correct, the trailing edge of the sync pulse will coincide with the trailing edge of count 4 from the counter/decoder. The decoder generates a window from the end of count 3 to the end of count 5, so that the sync edge will ideally fall in the middle. Whenever the sync falls inside the window four consecutive times, lock is detected and the lock signal goes true. In order for the lock signal to be reset the sync pulse must be outside the window for four consecutive frames.

POSITION DEMODULATOR Figure 6 shows the position signals as a function of servo head position. The Position Demodulator consists of four digitally enabled peak detectors, two summing amplifiers and a precision band gap reference. Each of the four peak detectors is enabled by the window decoder during one of the position pulses as shown in Figure 7. The N position output is derived by taking the difference between the first two peak detector outputs. The Q output is similarly obtained from the second pair. The outputs are referenced to the 5 V reference which is available as an output to be used as an analog baseline. The charging and discharging slew rates in the peak detectors are programmable by external resistors. The charging slew rate is associated with acquisition of the peak and the discharge slew rate controls the droop rate between peaks.

Figure 1 Composite Servo Signal




Figure 2 Sync Separator




Figure 3 Sync Separator Timing




Figure 4 Phase Lock Loop Block Diagram





Figure 5 VCO Fast/Slow Timing Diagram






Figure 6 Magnetized Pattern of Quadrature Di-Bit Servo Signal and Read Signal






Figure 7 Position Pulse






 μ A2470 Electrical Characteristics T_A = 25°C, V_{CC2} = 12 V, V_{CC1} = 5.0 V, unless otherwise specified.

Characteristic	Condition	Min	Тур	Max	Units
AGC Amplifier					
Max Voltage Gain	Input Freq = 1.0 MHz		46		dB
AGC Range	Input Freq = 1.0 MHz		40		dB
Frequency Response			15		MHz
Input Voltage Range		30		300	mV
Output Voltage			5.0		V _{p-p}
N and Q Outputs					-
Output Voltage	R _L = 20K		5.0		V _{p-p}
Output Impedance			100		Ω
Output Offset Voltage			20	-	mV
Voltage Reference		· · · · · · · · · · · · · · · · · · ·			-
Output Voltage		4.8	5.0	5.2	٧
Output Current				5.0	mA


 μ A2470 (Cont.) Electrical Characteristics T_A = 25°C, V_{CC2} = 12 V, V_{CC1} = 5.0 V, unless otherwise specified.

Characteristic	Condition	Min	Тур	Max	Units
vco				***************************************	
Max Frequency	C _{VCO} = 20 pF		20		MHz
Tuning Range		-60		+140	%
Digital Outputs	(R pull-up = 2.0K to V_0	pc)		•	
V _{OL}			0.4		٧
Rise Time	0.8 to 2.4 V		20		ns
Fall Time	2.4 to 0.8 V		5.0		ns
Supply Current	•				
V _{cc1}			140		- mA
V _{cc2}			- 12		mA


Program Voltage vs Charge Pump Current




Control Voltage vs VCO Frequency



Capicator Value vs Sync Pulse Demodulator And Charge Pump Oneshot Pulse Length



Test Circuit (Note 2)



Notes

- 1. Open collector digital outputs
- 2. C1 = 33 pF
 - C2 = 100 pF
 - C3 = 15 pF

Values are for a frame frequency of 150 kHz.

Scale linearly for other frame notes.



μA248X • μA248XR Series Winchester Disk Read/Write Preamplifiers

Linear Division Disk Drives

Description

The μA248X/μA248XR Series High Performance Read/Write Preamplifiers are intended for use in Winchester disk drives which employ center tapped ferrite or manganese-zinc read/write heads. The circuit can interface with up to eight read/write heads which makes it ideal for multi-platter disk drive designs. Designed to reside in the Head/Disk Assembly (HDA) of Winchester disk drives, the Read/Write Preamplifiers provide termination, gain, and output buffering for the disk heads as well as switched write current. Certain write fault conditions are detected and reported to protect recording integrity. The parts are available with internal damping resistor (μΑ248XR) and without internal damping resistor. (μΑ248XR)

- Wide Bandwidth, High Gain, Low Noise
- Up To Eight Read/Write Channels
- Internal Write Fault Condition Detection
- 5.0 V & 12 V Power Supply Voltages
- Independent Read & Write Data Lines
- TTL Control And Data Logic Levels
- Externally Programmable Write Current
- Available With Internal Damping Resistor
- Compatible With SSI 117 Family

Absolute Maximum Ratings

Storage Temperature Range

Ceramic -65°C to +175°C
Plastic -65°C to +150°C
Operating Junction Temperature Range 25°C to 135°C

Lead Temperature

Ceramic (soldering, 60 s) 300°C


Plastic (soldering, 10 s)	265°C
Internal Power Dissipation, 1, 2	
28L-Ceramic DIP	2.50 W
24L-Ceramic DIP	1.95 W
18L-Ceramic DIP	1.58 W
32L-Brazed Flatpak	1.88 W
24L-Brazed Flatpak	0.97 W
24L-Ceramic Flatpak	0.90 W
44L-PLCC	1.92 W
28L-PLCC	1.39 W
Supply Voltage, V _{CC1}	6.0 V
Supply Voltage, V _{CC2}	15 V
Write Current (IWC)	70 mA

Notes

1. $T_{J~Max} = 150$ °C for the Plastic, and 175 °C for the Ceramic.

2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 28L-Ceramic DIP at 16.7 mW/°C the 24L-Ceramic DIP at 13 mW/°C, the 18L-Ceramic DIP at 10.5 mW/°C, the 32L-Brazed Flatpak at 12.5 mW/°C, the 24L-Brazed Flatpak at 12.5 mW/°C, the 24L-PLCC at 15.3 mW/°C, and the 28L-PLCC at 11.2 mW/°C.

Connection Diagram 24-Lead Flatpak (Top View)



Order Information

Device Code Package Code

 μ A2484GC FR μ A2484RGC FR

Input Voltages

Head Select (HS0, HS1, HS2) Write Current (WC) Voltage in read and idle modes. (Write mode must be current limited to -70 mA)

Chip Select (CS)
Read/Write (R/W)

Package Description

Brazed Flatpak Brazed Flatpak

$-0.4 \text{ V to V}_{CC1} + 0.3 \text{ V}$


-0.3 V to V_{CC1} +0.3 V -0.4 V to V_{CC1} +0.3 V -0.4 V to V_{CC1} +0.3 V

Part Selection

Device Code	Channels
μ A 2482X	2
μA2484X	4
μA2485X	5
μA2486X	6
μA2488X	8

μA248X • μA248XR Series

Connection Diagram 24-Lead DIP (Top View)




Order Information Device Code Package Code

μA2484DC 7L μA2484RDC 7L

Package Description

Ceramic DIP

Connection Diagram 24-Lead Cerpak (Top View)



Order Information


Device Code Package Code

μA2484FC μA2484RFC FN FN

Package Description

Ceramic Flatpak Ceramic Flatpak

Connection Diagram 18-Lead DIP (Top View)



Order Information Device Code Package Code


μA2482DC μA2482RDC

FU FU

Package Description

Ceramic DIP Ceramic DIP

Connection Diagram 24-Lead DIP (Top View)



Order Information


Device Code Package Code

μΑ2485DC μΑ2485RDC 7L 7L

Package Description

Ceramic DIP Ceramic DIP

Connection Diagram 24-Lead Cerpak (Top View)




Order Information

 Device Code
 Package Code
 Package Description

 μA2485FC
 FN
 Ceramic Flatpak

 μA2485RFC
 FN
 Ceramic Flatpak


Connection Diagram 28-Lead PLCC (Top View)



Order Information

Carrier

Connection Diagram 28-Lead DIP (Top View)




Order Information

Device Code Package Code

uA2486DC FM

 μ A2486DC FM Ceramic DIP μ A2486RDC FM Ceramic DIP

Connection Diagram 24-Lead Flatpak (Top View)



Order Information

Device Code Package Code

μΑ2485GC FR

 μ A2485RGC FR


Package Description

Package Description

Brazed Flatpak Brazed Flatpak

μA248X • μA248XR Series


Connection Diagram 44-Lead PLCC (Top View)



Order Information

μΑ2488RQC KI Plastic Leaded Chip Carrier

Connection Diagram 32-Lead Flatpak (Top View)



Order Information

Device Code Package Code Package Description

μΑ2488GC μΑ2488RGC FS FS Brazed Flatpak Brazed Flatpak

Functional Description

In the Write mode, the μ A248X/ μ A248XR Series accepts TTL compatible write data pulses on the WDI lead. On the falling edge of each write data pulse, a current transition is made in the selected head. Head selection is accomplished via TTL input signals: HS0, HS1, HS2 (see Table 2). Internal circuitry senses the following conditions:

- 1. Absence of data transitions.
- 2. Open circuit head connection.
- 3. Absence of write current.
- 4. Short circuit head connection.
- 5. Idle or read mode.

Any or all of the above conditions would result in a high level on the write unsafe (WUS) output signal.

During read operations, the μ A284X amplifies the differential voltages appearing across the selected R/W head lead and applies the amplified signal differentially to data lines RDX and RDY.

μ A248X • μ A248XR Series

Lead	Name	Description of Functions
CS	Chip Select	Chip Select High disables the read/write function of the device and forces idle mode. (TTL)
R/W	Read/Write Select	A Logic High places the devices in read mode and a Logic Low forces write mode. Refer to Table 1. (TTL)
H0X, Y through H7X, Y	Read/Write Head Connections	The μ A2488 has eight pairs of read/write connections. The X and Y phases are made consistent with the read output, RDX and RDY, phases. (Differential)
RDX, Y	Read Data Outputs	The chip has one pair of read data outputs which is multiplexed to the appropriate head connections. (Differential)
HS0 through HS2	Head Select Inputs	The eight read/write heads are addressed with the head select inputs. Refer to Table 2. (TTL)
WC	Write Current Input	This lead sets the current level for the write mode. An external resistor is connected from this lead to ground, and write current is determined by the value of this resistor divided into the write current constant K, which is typically 140 V.
WDI	Write Data Input	The write data input toggles the write current between the X and Y selected head connections. Write current is switched on the negative edge of WDI. The initial direction for write current is the X side of the switch and is set upon entering read or idle mode. (TTL)
V_{DD2}	Resistor Center Tap	In some versions (determined by lead availability) of the μ A248X series, a resistor may be connected between RCT and V _{DD1} to reduce internal power dissipation. If this resistor is not used, RCT must be connected externally to V _{DD1} .
VCT	Center Tap Voltage	The center tap output provides bias voltage for the head inputs in read and write mode. It should be connected to the center tap of the read/write heads.
wus	Write Unsafe	A high logic level at the write unsafe output indicates a fault condition during write. Write unsafe will also be high during read and idle mode. (Open collector)

μA248X • μA248XR Series

Table 1 Read/Write Select

Operating Modes

Chip Select CS	Read/Write R/W	Mode
1.	Х	Idle
0	1	Read
0	0	Write


Table 2 Head Select Inputs

Head Selection

HS0	HS1	HS2	Head Selected ¹
0	0	0	0
1	0	0	1
0	1	0	2
1	1	0	3
0	0	1	4
1	0	1	5
0	1	1	6
1	1	1	7

Note

Block Diagram (Typical, µA248X)



μ A248X • μ A248XR Series

Absolute Maximum Ratings All voltages referenced to GND

Symbol	Characteristic		Value	Unit
V _{DD1}	DC Supply Voltag	DC Supply Voltage		٧
V _{DD2}				٧
V _{CC}			-0.3 to +6.0	٧
V _{in}	Digital Input Volta	ge Range	-0.3 to V _{CC} +0.3	٧
V _H	Head Port Voltage	e Range	-0.3 to V _{DD} +0.3	V
V _{wus}	WUS Port Voltage	WUS Port Voltage Range		V
I _W	Write Current	Write Current		mA
lo	Output Current	RDX, RDY	-10	mA
		VCT	-60	
		WUS	+12	

Recommended Operating Conditions

Symbol	Characteristic	Value	Unit
V _{DD1}	DC Supply Voltage	12 ± 10%	٧
V _{DD2}		6.5 to V _{DD1}	٧
V _{CC}		5.0 ± 10%	٧
Lh	Head Inductance	5.0 to 15	μΗ
RD	Damping Resistor (External)	500 to 2000	Ω
RCT	RCT Resistor	90 ± 5.0% (½ watt)	Ω
lw	Write Current	25 to 50	mA
Io	RDX, RDY Output Current	0 to 100	μΑ

μA248X • μA248XR Series

DC Characteristics 25°C \leq T_J \leq 125°C V_DD1 = 12 V, V_CC = 5.0 V, unless otherwise specified.

Symbol		Characteristic	Co	ondition	Min	Max	Unit		
Icc	Supply Cui	Supply Current Read/Idle Mode		Supply Current		nt Read/Idle Mode		25	mA
			Write Mode			30			
I _{DD}	Supply Cui	rent	Idle Mode			25	mA		
	-		Read Mode			50			
			Write Mode			30 + I _W			
Pc	Power Cor	sumption	T _J = 125°C	Idle Mode		400	mW		
				Read Mode		600			
				Write Mode, $I_W = 50$ mA, RCT = 90Ω		850			
				Write Mode, $I_W = 50$ mA, RCT = 0 Ω		1050			
V _{IL}	Digital	Input Voltage LOW			-0.3	0.8	٧		
V _{IH}	Inputs:	Input Voltage HIGH			2.0	V _{CC} + 0.3	٧		
I _{IL}		Input Current LOW	V _{IL} = 0.8 V		-0.4		mA		
I _{IH}		Input Current HIGH	V _{IH} = 2.0 V			100	μΑ		
V _{OL}	WUS Outp	ut	I _{OL} = 8.0 mA			0.5	V		
I _{OH}			V _{OH} = 5.0 V			100	μΑ		
V _{CT}	Center Tap	Voltage	Read Mode	·	4.0	(typ)	٧		
			Write Mode		6.0	(typ)	٧		

Write Characteristics V_{DD1} = 12 V, V_{CC} = 5.0, I_W = 45 mA, Lh = 10 μ H, f(Data) = 5.0 MHz, CL (RDX, RDY) \leq 20 pF, R_{D EXT} = 750 Ω or R_{D INT}, unless otherwise specified.

Characteristic	Condition	Min	Max	Unit
Write Current Range		10	50	mA
Write Current Constant "K"		133	147	V
Differential Head Voltage Swing		5.7		V (pk)
Unselected Diff. Head Current			2.0	mA (pk)
Differential Output Capacitance			15	pF
Differential Output Resistance	Without Internal Resistors	10K		Ω
	With Internal Resistors	538	1.0K	
WDI Transition Frequency	WUS = LOW	400 (typ)		kHz
I _{wc} to Head Current Gain		18	(typ)	mA/mA

μ A248X • μ A248XR Series

Characteristic	Condition		Min	Max	Unit
Differential Voltage Gain	V_{in} = 1.0 mV _{p-p} at 300 kHz RL (RDX), RL (RDY) = 1.0 k Ω		80	120	V/V
Dynamic Range		V _I , Where Gain Falls by 10%. IV _{P-P} at 300 kHz	-2.0	+2.0	m∨
Bandwidth (-3db)	I Zs I $<$ 5.0 Ω ,	$V_{in} = 1.0 \text{ mV}_{p-p}$	30		MHz
Input Noise Voltage	BW = 15 MHz,	Lh = 0, Rh = 0		2.1	nV/√Hz
Differential Input Capacitance	f = 5.0 MHz			23	pF
Differential Input Resistance	f = 5.0 MHz	Without Internal Resistors	2K		Ω
		With Internal Resistors	440	850	
Input Bias Current				45	μΑ
Common Mode Rejection Ratio	$V_{CM} = V_{CT} + 10$	0 mV _{p-p} at 5.0 MHz	50		db
Power Supply Rejection Ratio	100 mV _{p-p} at	5.0 MHz on V _{DD1} , V _{DD2} , or V _{CC}	45		db
Channel Separation		annels: $V_{in} = 100 \text{ mV}_{p-p}$ at selected Channel: $V_{in} = 0 \text{ mV}_{p-p}$	45		db
Output Offset Voltage			-480	+480	mV
Common Mode Output Voltage			5.0	7.0	٧
Single Ended Output Resistance	sistance f = 5.0 MHz			35	Ω
Internal Damping Resistor			560	1070	Ω

Switching Characteristics V_{DD1} = 12 V, V_{CC} = 5.0 V, T_J = 25°C, I_W = 45 mA, Lh = 10 μ H, f (Data) = 5.0 MHz, R_D EXT = 750 Ω or R_D INT, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit
R/W	R/₩ to Write	Delay to 90% of Write Current		1.0	μs
	R/W to Read	Delay to 90% of 100 mV 10 MHz Read Signal Envelope or to 90% Decay of Write Current		1.0	
CS	CS to Select	Delay to 90% of Write Current or to 90% of 100 mV 10 MHz Read Signal Envelope		1.0	μs
	CS to Unselect	Delay to 90% Decay of Write Current		1.0	
HS0 HS1 HS2	to any Head	Delay to 90% of 100 mV to 10 MHz Read Signal Envelope		1.0	μs
WUS	Safe to Unsafe — TD1	I _w = 50 mA	1.6	8.0	μs
	Unsafe to Safe — TD2	I _w = 20 mA		1.0	
Head Current	Prop. Delay - TD3, TD4	Lh = 0 μ H, Rh = 0 Ω From 50% Points		25	nS
	Asymmetry	WDI has 50% Duty Cycle and 1 ns Rise/Fall Time		2	
	Rise/Fall Time	10% – 90% Points		20	

μA248X • μA248XR Series

Figure 1 Head Current Timing




Figure 2a Unsafe to Safe Timing





Figure 2b Safe to Unsafe Timing



5-32



μ**A2480**Winchester Disk
Servo Preamplifier

Linear Division Disk Drives

Description

The μ A2480 provides termination, gain, and impedance buffering for the servo read head in Winchester disk drives. It is a differential input, differential output design with fixed gain of approximately 100. The bandwidth is guaranteed greater than 10 MHz.

The internal design of the μ A2480 is optimized for low input noise voltage to allow its use in low input signal level applications. It is offered in 8-lead DIP (plastic) or 10-lead flatpak.

- Low Input Noise Voltage
- Wide Power Supply Range (8.0 V To 13 V)
- Internal Damping Resistors (1.0 k Ω)
- Functionally Compatible with SSI 101


Absolute Maximum Ratings

,	
Storage Temperature Range	
Flatpak	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to 70°C
Lead Temperature	
Flatpak (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Molded DIP	0.93 W
10L-Flatpak	0.79 W
Supply Voltage	15 V
Output Voltage	15 V
Differential Input Voltage	± 1.0 V

Notes

- 1. $T_{J Max} = 150$ °C for the Molded DIP, and 175°C for the Flatpak.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Flatpak at 5.3 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.

Connection Diagram 8-Lead DIP (Top View)




Order Information
Device Code Package Code

age Code Package Description
9T Molded DIP

μA2480TC 9T

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Device Code Package Code


Package Description

μA2480FC

3F

Flatpak


Equivalent Circuit



Electrical Characteristics $T_A = 25^{\circ}C$, (V+)-(V-)=8.0~V to 13.2 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
G	Gain (differential)	$R_p = 130 \ \Omega, \ V_{CC} = 12 \ V$	92	115	138	
		$R_p = 130 \Omega$, $V_{CC} = 12 V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$	80		150	
BW	Bandwidth (3.0 dB)	$V_i = 2.0 \text{ mV}_{p-p}$	10	30		MHz
R _I	Input Resistance		800	1000	1200	Ω
C _I	Input Capacitance			3.0		pF
VI	Input Dynamic Range (differential)	$R_p = 130 \Omega, V_{CC} = 12 V$	3.0			mV_{p-p}
Is	Supply Current	V _{CC} = 12 V		30	40	mA
ΔV_{O}	Output Offset (differential)	$R_s = 0 \Omega$, $R_p = 130 \Omega$			600	mV
V _n	Equivalent Input Noise	BW = 4.0 MHz, $R_S = 0$ Ω		1.5	10	μV
PSRR	Power Supply Rejection Ratio	$R_s = 0 \Omega$, $f < 5.0 MHz$	50	65		dB
ΔG/ΔV	Gain Sensitivity (Supply)	Δ V _{CC} = ± 10%, R _p = 130 Ω		± 1.3		%/V
ΔG/ΔT	Gain Sensitivity (Temp)	$T_A = 25$ °C to 70°C, $R_p = 130 \Omega$		-0.2		%/°C
CMR	Common Mode Rejection (Input)	f < 5.0 MHz	55	70		dB

Typical Applications



Notes

- 1. Leads shown for 8-lead DIP.
- 2. Req is equivalent load resistance.
- 3. $R_P = \frac{R_L \cdot R_{eq}}{R_L + R_{eq}}$
- 4. G = .88 R_P

Where R_P = value from Note 3 (above) in ohms.



A Schlumberger Company

μA2490 MFM/2,7 Data Separator/ Encoder-Decoder

Linear Division Disk Drives

Description

The μ A2490 Data Separator/Encoder-Decoder chip provides a convenient, high performance means of converting MFM or 2,7 encoded data derived from magnetic media to an NRZ digital bit stream. Also included is an MFM or 2,7 encoder which converts NRZ data to MFM or 2,7 encoded serial formal suitable for recording on magnetic media. The μ A2490 provides both MFM and 2,7 modes of operation selectable with a select pen.

The Data Separator chip provides the complete oscillator synchronization and data decode function required on controllers in the ST506 format, and disk drives in the ESDI format. The chip also allows selectable precompensation for those drives that may require it.

- Data Rates To 25 Mbps
- ESDI And ST506 Compatible Signal Definitions
- Can Be Used In Drive Or Controller
- Selectable MFM Or 2.7 Encoding/Decoding
- Internal Generation/Detection Of MFM And 2,7 Address Marks
- Internal Write Precompensation With Externally Programmed Value


Absolute Maximum Ratings

Absolute maximum matings	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
PLCC	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
PLCC (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
28L-Ceramic DIP	2.50 W
44L-PLCC	1.92 W
Supply Voltage	6.0 V
TTL Inputs	6.0 V
Output Voltage	6.0 V

Notes

- 1. $T_{J Max} = 150$ °C for the PLCC, and 175 °C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the Ceramic DIP at 16.7 mW/°C, and the PLCC at 15.3 mW/°C.

Connection Diagram 28-Lead DIP (Top View)



CD01701

Note

1. Passive compensation node.

Order Information
Device Code Package Code


µA2490DC

FM

Package Description

Ceramic DIP

Connection Diagram 44-Lead PLCC (Top View)



Note

1. Passive compensation node.

Order Information
Device Code Package Code

μA2490QC

ΚI

Package Description
Plastic Leaded Chip

Carrier

Description of Lead Functions

Name

Description of Functions

Input Leads - All inputs are TTL

Address Mark Enable

This lead has two functions depending on the state of the WRITE GATE input lead. If ADDRESS MARK ENABLE is enabled (LOW) and WRITE GATE IS DISABLED (HIGH), then the µA2490 will go into an address mark search mode. The address mark is the DC erased gap. If ADDRESS MARK ENABLE is enabled (LOW) and WRITE GATE is enabled (LOW), then the µA2490 will not allow the RZ WRITE DATA output to change state. This allows the writing of DC erased gaps (address marks).

Write Gate

RZ Read Data

Read Gate

When enabled (LOW) this lead will allow the µA2490 to output encoded RZ data on the Write Data lead. Its function is tabulated as shown:

Address Mark Enable	Write Gate	Resultant Function
Enabled (LOW)	Enabled (LOW)	Write DC Erased Gap
Enabled (LOW)	Disabled (HIGH)	Search for DC Erased Gap
Disabled (HIGH)	Enabled (LOW)	Write RZ Data
Disabled (HIGH)	Disabled (HIGH)	Disabled

Disabled (HIGH)

This lead receives the encoded RZ data pulses from the Read Channel in the disk drive. This input is what the phase lock loop (PLL) locks up to when decoding read data, and is also what will restart the internal VCO clock after READ GATE switches

from HIGH to LOW.

When enabled (LOW) this lead will allow the μ A2490 to lock up to and read RZ data from the disk. When this lead changes states, the internal VCO clock is turned off. When this lead changes from HIGH to LOW (enabled), the first RZ READ DATA INPUT will restart the internal VCO clock. When this lead changes from LOW to HIGH (disabled), the first REFERENCE OSCILLATOR input pulse will restart the

internal VCO clock.

MFM/2,7 Select This lead allows the user to select the desired code. A TTL low selects MFM and a

TTL high selects the 2,7 code.

Reference Oscillator This is the reference clock input that the μ A2490 phase lock loop syncs to when in the write mode and the idle state. This input also restarts the VCO clock after

READ GATE switches from LOW to HIGH. The frequency of the reference oscillator should be the same as the data rate. During write, the WRITE CLOCK input must

be phase locked to the signal on this lead.

Precompensation 20 When this lead is enabled (HIGH) and PRECOMPENSATION 21 lead is disabled

(LOW), the precompensation value will be 5% of the 2f clock period.

When this lead is enabled (HIGH) and PRECOMPENSATION 20 lead is disabled Precompensation 21 (LOW), the precompensation value will be 10% of the 2f clock period. If both

PRECOMPENSATION 20 and PRECOMPENSATION 21 leads are enabled (HIGH), the

precompensation value will result in a 15% correction of 2f clock period.

when the "A1" pattern is present at the NRZ WRITE DATA input.

Write Missing Clock This lead receives the signal (active low) from the controller to drop the clock pulse

out of bit 6 in the MFM "A1" pattern. This lead should be enabled (LOW) only

Write Clock This lead receives the clock from the controller which clocks the NRZ WRITE DATA

(lead 28) input.

5-38

Description of Lead Functions (Cont.)

Name Description of Functions

Input Leads - All inputs are TTL (Cont.)

encoding and subsequent writing on the disk. Data is valid at the rising edge of

WRITE CLOCK. This input assumes "0s" are a TTL low level.

Output Leads - All outputs are TTL

low. It is clocked out with the PLL oscillator (which is locked to the REFERENCE

OSCILLATOR).

NRZ Read Data

This lead is the NRZ decoded data output to the controller. This output assumes

"Os" are a TTL low level. NRZ Read Data is valid at the rising edge of Read/

Reference Clock.

Address Mark Found A negative pulse output on this lead will indicate the presence of a DC erased gap.

If the μ A2490 is able to count 16 clock intervals without a flux change being sensed from the disk, then a "zero" will be clocked out at the first rising edge of a flux change and will last for one clock period. The address mark signal will occur at the beginning of the sync field since that is usually where the first flux change occurs

after the DC gap.

"A1" Found A negative pulse at this lead indicates that a missing clock has been found in the

MFM code. This pulse lasts for one VCO clock period and is associated with the

missing clock that was written in the "A1" pattern.

Read/Reference Clock This lead will output the reference oscillator when READ GATE is disabled (HIGH),

or the internal μ A2490 clock when READ GATE is enabled (LOW) and 16 consecutive zeros have been decoded (in sync field). This allows the phase lock loop to lock up to the incoming RZ READ DATA before switching the READ/REFERENCE CLOCK output from the REFERENCE OSCILLATOR INPUT to the

internal PLL's oscillator.

External Connection Leads

Delay Capacitor

Filter + This lead is the output of the charge pump and one of the differential inputs to the

VCO. A negative pulse here will increase the VCO frequency.

Filter - This lead is the output of the charge pump and the other (differential) input to the

VCO. A negative pulse here will decrease the VCO frequency.

 V_{CC} This lead is the +5.0 V supply — DIP only.

 $V_{\rm CCA}$ This lead is the +5.0 V supply for analog circuitry — PLCC only.

 V_{CCD} This lead is the +5.0 V supply for digital circuitry — PLCC only.

The external capacitor that sets the delay time of the RZ READ DATA to one half of a clock (VCO) period is attached here. Varying the capacitor value will vary the centering of the incoming data in its phase-error window. The other side of the

capacitor should be tied to the +5.0 V supply.

Delay Resistor An external resistor tied from this lead to GROUND will set the delay time (in

conjunction with the capacitor on lead 9) of the internal delay network. A variable resistor can be used to accurately adjust the centering of the phase margin window.

Description of Lead Functions (Cont.)

Name

Description of Functions

External Connection Leads (Cont.)

Charge Pump Fast

An external resistor from this lead to ground will determine the current that is added to the CHARGE PUMP SLOW current that will be used by the charge pump to drive the filter. This current is switched in, only during the sync fields, to decrease the sync-up time of the phase lock loop. It is turned off when 16 consecutive zeros have been decoded in the sync field, indicating a proper phase lock to data.

Charge Pump Slow

An external resistor from this lead to ground sets the operating current in the Charge Pump for normal data reading. This current is always ON. The CHARGE PUMP FAST and CHARGE PUMP SLOW current values are selected in conjunction with the FILTER + and FILTER - component values to insure proper stability of the phase lock loop during its operation.

Ground

This lead is the GROUND return for the chip - DIP only.

Ground A

This lead is the GROUND return for the analog circuit on the chip - PLCC only.

Ground D

This lead is the GROUND return for the digital circuit on the chip - PLCC only.

VCO Cap 1

One side of the VCO frequency-setting capacitor connects to this lead. A negative sloping transition on this lead corresponds to an "up" level of the VCO clock. The

other side of the capacitor connects to lead 23.

VCO Cap 2

One side of the VCO frequency-setting capacitor connects to this lead. A negative sloping transition on this lead corresponds to an "up" level of the VCO clock. The other side of the capacitor connects to VCO CAP 1 lead. This lead can be connected to GATE lead if an in-phase start up is desired during the sync-up mode.

Gate

This lead can be tied to the adjacent VCO CAP 2 lead for an in-phase start up of the VCO. The internal CLOCK GENERATOR (see block description) will always turn off the internal VCO clock when the READ GATE changes state. The VCO will continue to free-run unless this lead is connected to VCO CAP 2 lead. The in-phase start up can be used in those situations where a servo clock is available for accurate frequency prediction of the anticipated incoming RZ READ DATA stream.

Detailed Block Description

The following description gives a brief outline of the blocks contained in the block diagram of the μ A2490 Data Separator. See Figure 1.


SWITCH — Connects either incoming read data (from the disk drive read electronics) or a reference oscillator to the phase lock loop for synchronizing the phase lock loop's oscillator (VCO). When not reading data the SWITCH block connects the reference oscillator to the PLO's input.

PHASE DETECTOR — Has two modes of operation — harmonic for read mode and non-harmonic for write and idle mode. In the harmonic mode, the phase detector is enabled by the rising edge of the incoming pulse. In the non-harmonic mode, the phase detector is constantly enabled. The phase detector generates pulses to control the CHARGE PUMP. The pulse width will correspond to the

phase error between the occurrence of an incoming pulse (from the SWITCH block) and the phase lock loop's oscillator (VCO). One output will control charge-up current to the filter and the other output will control the discharge current to the filter.

SINGLE SHOT DELAY — Provides a delay to allow the phase detector to set up for a phase comparison between incoming pulses and the phase lock loop's oscillator. The timing of this delay should be one half the VCO's clock period (quarter of the data rate) to assure a properly centered pulse in the Phase Lock Window. This delay circuit has absolutely no effect on the Data Window and the Data pulse phase relationships. The rising edges of the Delayed Data pulse and the VCO clock pulse are inherently in phase at the phase detector input, no matter how much the delay circuit is delaying the data. Since the Data Window is set by inverting the VCO clock waveform, the

Figure 1 Block Diagram



EQ00731F

Delayed Data input will always be centered in the Data Window.

CHARGE PUMP — Provides either a charging or discharging current, as directed by the phase comparator, to the externally connected loop filter. The value of the current is internally switched between CHARGE PUMP FAST (a high current) and CHARGE PUMP SLOW (a low current). The higher current is used in the "sync-up" mode during the reading of sync-fields, and the lower current is used during reading data or ID fields.

VCO — The Voltage Controlled Oscillator generates a continuous stream of clock pulses at a frequency rate that is determined by the input voltage provided from the charge-pump/filter combination, and an externally connected capacitor. The VCO output is continually being phase compared to the pulse stream selected by the SWITCH block. The input controlling voltage to the VCO is caused to vary in such a way as to maintain phase lock with the input pulses.

CLOCK GENERATOR — Provides the output of the VCO to the rest of the chip. The output of the CLOCK GENERATOR switches off at a change of state of the READ GATE input, and turns back on at the first occurrence of the RZ READ DATA (if READ GATE is enabled), or the REFERENCE OSCILLATOR (if READ GATE is disabled). The GATE lead can be tied to the VCO CAP lead to start the VCO in-phase with incoming RZ DATA or REFERENCE OSCILLATOR.

ZERO PHASE START UP — This block turns off all internal clocks whenever the READ GATE input changes state, and also toggles the GATE lead. This lead can be tied to one of the VCO capacitor leads to turn off the VCO at the same time. The first incoming bit that is to be fed into the phase lock oscillator (RZ READ DATA for READ GATE enabled, the REFERENCE OSCILLATOR for READ GATE disabled) will disable the gate function and allow the VCO to start in-phase with the incoming data, and will

enable all internal clocks. This provides the capability for an in-phase start up for PLL. See Figure 2.

CONTROL LOGIC — Decodes the input control lines from the controller to provide internal control signals to the μ A2490. It indicates to the rest of the chip when reading or writing is being requested, and whether the MFM or 2,7 code is being used. During WRITE, it also presets the encoders to an encoded zero pattern.


READ/WRITE CONTROL — This block controls the switching of the μ A2490 between READ and WRITE modes of operation.

MFM & 2,7 ENCODER — This block is controlled by the MFM/2,7 select lead. The MFM/2,7 select input will cause incoming WRITE DATA IN to be encoded into either MFM format or 2,7 format before it is clocked out as NRZ WRITE DATA.

16 BIT REGISTER — The incoming data stream for both read and write functions is shifted into this register for processing purposes. During sync-up time this register is used to count the number of incoming zeros to insure proper synchronization to the RZ READ DATA. During WRITE this register is used to enable precompensation time-shifts at the appropriate time in the write data stream. DC erased gaps in the RZ READ DATA stream are also detected by using this shift register.

ADDRESS MARK DECODE — During read mode, when address mark enable is active this block finds DC erased gaps in the incoming bit-stream that are at least 16 bits wide. A signal is sent to the controller to indicate a gap has been found (ADDRESS MARK FOUND).

MISSING CLOCK DECODER (MFM) — Immediately following the sync-field in an MFM encoded bit stream there is a pattern written that is not allowed in the MFM encode process. The byte written is generally "A1," and the CLOCK transition that should have occurred on the sixth bit is not written. On read-back this missing CLOCK bit is



5-42

detected by the Missing Clock Decoder and a pulse is generated. This pulse is used for timing alignment in the controller.

PHASE UP — This block lines up the µA2490's clock with the WRITE CLOCK input to assure proper phasing to clock out the WRITE DATA. The WRITE CLOCK input must be synchronized with the REFERENCE OSCILLATOR.

MFM & 2,7 DECODER — Translates the encoded RZ READ DATA into decoded NRZ DATA OUT before sending it on to the controller. The CONTROL LOGIC block will determine if the MFM decode or 2,7 decode algorithm is to be used.

MISSING CLOCK GENERATOR (MFM) — In MFM mode, this block allows the CLOCK transition in the 6th bit of the ID byte "A1" to be stripped out before being sent out as write data to the disk. This block is controlled by the controller.

DIGITAL PRECOMP — Four values of precompensation delays can be selected through two digital inputs. The precompensation written is dependent on the bit position in the write data stream. Its purpose is to cause a bit to be written early or late to offset the effects of bit-crowding (peak shifting) of closely spaced flux transitions on the disk. The four values of precompensation allowed are selectable between 0%, 5%, 10% and 15% of the VCO clock period.

ANALOG PRE-COMP — Works with the Digital Precomp block to actually inject the early or late write-time for a given WRITE DATA transition.

Functional Description

The μ A2490 can reside in either the disk controller or the drive itself. When it resides in the controller, the interface signals are compatible with the industry standard ST506

signals and levels. When utilized within the drive, the interface becomes compatible with ESDI (Enhanced Small Disk Interface) the proposed industry standard for higher capacity drive.


Operation of the μ A2490 is dependent on the format in which the sectors of the disk are written. The principal requirement is the provision of an adequately long synchronization field prior to valid data. For the μ A2490, this field must contain an all "zeros" (NRZ) data pattern for a minimum of 32 data bit intervals (NRZ) between assertion of READ GATE and the beginning of valid data (including address marks). Such a format as is suggested in the ST506 interface specifications is suitable. With the exception of the provision for leading "address marks," the format suggested in ESDI interface documents is also suitable.

Read

When not writing, the internal PLL remains phase and frequency locked to the REFERENCE OSCILLATOR input until the READ GATE input is asserted by the controller. When ADDRESS MARK enable is asserted without asserting READ GATE or WRITE GATE, the μ A2490 looks for the DC erased gap which should be at least 16 bits long. After detecting 16 bits of DC erased gap, a pulse appears at ADDRESS MARK FOUND lead at the first flux transition on the READ DATA lead. This pulse disappears with the arrival of the second pulse on the READ DATA lead. It is assumed, that this flux transition is the first bit of the encoded zero sync-field. ADDRESS MARK ENABLE should be disabled at this point and READ GATE should be asserted at the same time.

As discussed before, assertion of READ GATE is presumed to occur during the PLO sync portion of the track format. At the assertion of READ GATE, the PLL changes to phase lock mode. It enters a "fast acquisition" mode

Figure 3 READ/REF Clock Output Timing During Read Sync-up at the Time 16 Zeros Have Been Decoded in the Preamble Sync Field.



and attempts to lock on to the incoming MFM (or 2,7) RZ READ DATA pulses using pattern sensitive phase discrimination and fast loop dynamics. The μA2490 makes the important assumption that the pattern written in this field represents encoded zero data bits.

When lock is achieved and 16 successive zero data bits have been decoded, the internal PLL switches to "slow track" mode in preparation for encountering the unique address mark byte. NRZ READ DATA OUT lead (which was high until now) switches to the decoded output pattern and READ/REFERENCE CLOCK output is switched from the READ/REFERENCE CLOCK to the PLL's clock. See Figure 3.

For MFM, the address mark is fixed internally as "A1" (HEX) or 10100001 where the clock pulse associated with bit 6 is not present. "A1" FOUND, a pulse from the μ A2490 to the controller, is asserted at the rise of the VCO CLOCK associated with bit 6 of the address mark byte and is reset at the fall of the VCO CLOCK.

NRZ DATA OUT and CLOCK are supplied continuously thereafter by the $\mu\text{A}2490$ until negation of the READ GATE signal by the controller. At that point the PLL is resynchronized with the REFERENCE OSCILLATOR and the reference clock is presented at the READ/REFERENCE output.

Write

Write operations are begun at the assertion of WRITE GATE by the controller. The PLL remains phase and frequency locked to the REFERENCE OSCILLATOR input all the time during the WRITE MODE. WRITE CLOCK must be synchronized to the READ/REFERENCE CLOCK and the jitter should be less than $\pm\,^{1/4}$ of a period for reliable data transfer. The internal clock will be realigned to the write clock to assure reliable data transfer. WRITE DATA is sampled for processing on the first rising edge of


WRITE CLOCK following the assertion of WRITE GATE. Prior to clocking out the first encoded data bit, an encoded zero pattern (preset internally) is clocked out for an integral number of WRITE CLOCK intervals (associated with internal processing, 7 clock periods for MFM and 9 clock periods for 2,7). See Figure 4.


The alignment of encoded RZ WRITE DATA pulses with respect to the internal VCO clock is modified by the μ A2490 according to precompensation rules shown in Table 1a. The amount of precompensation is one of four values (including zero) set by the state of the two PRE-COMPENSATION SELECT inputs. The actual precompensation value is given in Table 1b as a percent of the oscillator period. The percentages are \pm 0%, \pm 5%, \pm 10%, and \pm 15% of the 2f clock.


For MFM, unique address mark bytes may be written by supplying an NRZ data stream representing "A1" (HEX) and asserting the WRITE MISSING CLOCK line at the fall of WRITE CLOCK for bit 1. See Figure 5. WRITE MISSING CLOCK must be negated at the fall of WRITE CLOCK for bit 8 of the "A1" byte. This suppresses the normal "clock" transition for bit cell 6. The assertion or deassertion of WRITE MISSING CLOCK line does not have to be synchronous with the WRITE CLOCK. The level of WRITE MISSING CLOCK SIGNAL does not have any effect on the operation of μ A2490 in 2,7 mode.

Writing proceeds continuously until negation of WRITE GATE. Only the transitions (or lack thereof) associated with the WRITE DATA bit valid at the last rise of WRITE CLOCK will be written. Note that because of the aforementioned internal processing delays the writing of the last flux transitions will occur seven clock intervals for MFM (or nine clock intervals for 2,7) after the negation of WRITE GATE. Null bits appended to the controller write data stream allow for the finite turn-off time of write current.









C = CLOCK TIME POSITION

D = DATA TIME POSITION

CR04300F

Recommended Operating Conditions

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{CC}	Supply Voltage		4.75	5.0	5.25	V
lcc	Supply Current	V _{CC} = 5.0 V		200		mA
T _A	Ambient Temperature		0	25	70	С
f _{DATA}	Input Data Rate				25	Mbps
T _{REF}	Reference Oscillator Clock Period		40			ns
W _{REF}	Width of Reference Oscillator Clock		10			ns
T _{WFD}	Width of Encoded RZ Data Pulse			½T ref		
T _{RZD}	Pulse Width of RZ Read Data		10			ns

μ**Α2490**

Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = 5.0$ V, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OH}	Output Voltage HIGH	V _{CC} = Min, I _{OH} = Max	V _{CC} - 2.0	V _{CC} - 1.6		٧
V _{OL}	Output Voltage LOW	V _{CC} = Min, I _{OL} = Max			0.5	٧
I _{IH}	Input Current HIGH	V _{IH} = 2.7 V		80		μΑ
I _{IL}	Input Current LOW	V _{IL} = 0.4 V		195		μΑ
Іон	Output Current HIGH		-800			μΑ
loL	Output Current LOW				10	μA
V _{IH}	Input Voltage HIGH		2.0			٧
V _{IL}	Input Voltage LOW				0.8	٧

AC Characteristics

Symbol	Characteristic	Condition		Min	Тур	Max	Unit
T _{Lock} R	Positive input transitions after Read Gate goes LOW	Gate not connected t capacitor	o VCO	32		TBD	Ref Clock Period
T _{Lock} W	Positive input after Read Gate goes HIGH until PLL locks to reference oscillator	Gate not connected to VCO capacitor		16		TBD	Ref Clock Period
Decode MFM	Number of clock cycles required until output RZ _{in} NRZ _{out}	MFM			1		Ref Clock Period
Decode 2,7	Number of clock cycles required until output	(2,7)			5		Ref Clock Period
Encode MFM	Number of clock cycles accompanying input data to encoded write data NRZ _{in} RZ _{out}	MFM			7		Ref Clock Period
Encode 2,7	Number of clock cycles accompanying input data to encoded write data	(2,7)			9		Ref Clock Period
Kı	Charge Pump and Filter Gain	n = number of VCO cycles between Data Bits,	Slow		5 2πnC _f R _{cps}		Amps/ radian
		MFM: 1 ≤ n ≤ 3 2,7: 2 ≤ n ≤ 7	Fast		5 2πnC _f R _{cps} R _{cpf}		
V _{Control}	Differential Voltage Swing of Charge Pump		•		± 400		mV

Electrical Characteristics (Cont.) $T_A = 25$ °C, $V_{CC} = 5.0$ V, unless otherwise specified.

AC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
K _{VCO}	VCO Gain Constant	Measured from filter output		0.5 ω _{VCO}		Radians/ sec-volt
f _{MAX} vco	Maximum VCO Frequency			70		MHz
f _{VCO}	VCO Center Frequency Tolerance			± 30		%
f _{TEMPCO}	VCO Center Frequency Temperature Coefficient			-5		%/°C

External Component Selection

Symbol	Characteristic	Min	Тур	Max	Unit	Components
C _{VCO}	VCO Frequency Set Capacitor ¹	5.0			pF	
R _{CPS}	Charge Pump Slow Resistor	0.7	5.0	50	kΩ	
R _{CPF}	Charge Pump Fast Resistor	0.7	5.0	50	kΩ	
C _{ss}	Delay Capacitor ²	10			pF	
R _{ss}	Delay Current Setting Resistor ²	0.1	1.5		kΩ	

Notes

- 1. $C_{VCO} = 1/(2K)$ (f_{VCO}) 2. Delay Time = $T_{VCO}/2 = (0.673)R_{ss}C_{ss}$

Table 1a Precompensation Patterns

2,7 Precompensation Patterns

Past			Present			Future			
+3	+2	+1	Write Bit	-1	-2	-3			
0	0	0	ON TIME	0	0	- 0			
1	0	0	ON TIME	0	0	1			
1	0	0	EARLY	0	0	0			
0	0	0	LATE	0	0	1			

MFM Precompensation Patterns

Past		Present	Future			
+2	+1	Write Bit -1		-2		
0	0	ON TIME	0	0		
1	0	ON TIME	0	1		
1	0	EARLY	0	0		
0	0	LATE	0	1		

Table 1b Precompensation Values

Precomp. MSB	Value LSB	Bit Interval Shift % Of 2f Clock
0	0	±0%
0	1	± 5%
1	0	± 10%
1	1	± 15%

Table 2 2.7 Code Pattern

	Data			Data Code							
A	В	С	D	8	7	6	5	4	3	2	1
0	1			0	1	0	0				
0	0			1	0	0	0				
1	1	1		0	0	0	1	0	0		
1	0	Ö		0	0	1	0	0	0		
1	0	1		1	0	0	1	0	0		
1	1	0	1	0	0	1	0	0	1	Ó	0
1	1	0	0	0	0	0	0	1	0	0	0

Table 3 Tabulated Values for VCO and Single Shot

Data Rate Mbps	VCO Freq MHz	C _{VCO} VCO Cap	C _{ss} Delay Cap	R _{ss} Delay Res
25	50	12 pF	10 pF	1.5 kΩ
20	40	18 pF	12 pF	1.5 kΩ
15	30	25 pF	16 pF	1.5 kΩ
10	20	39 pF	24 pF	1.5 kΩ
5	10	85 pF	49 pF	1.5 kΩ

Recommended Charge Pump and Filter Component Values for 10 Mbps Operation.

 $R_{cpf} = 5.1 k\Omega$


Layout Precautions

A careful layout is required when attaching the critical timing components to the Data Separator. Connect the VCO capacitor and the Single Shot capacitor as close to the chip as possible. This will help cut down on the amount of noise picked up from other switching components nearby on the board that will affect the timing. The filter components should also be placed as close to the chip as the layout will allow, with the returns making as short a


path as possible to the chip supply or ground. The chip itself should be well decoupled with the decoupling capacitors placed close to the chip. All leads on the timing and filter components should be kept as short as possible.

A good ground plane should be used in the vicinity of the Data Separator chip. Digital signals should be kept away from the vicinity of the chip. Wire wrap configurations should be avoided for best performance. All filter capacitors and single shot delay capacitors should be connected to the $V_{\rm CC}$ lead.

VCO Capacitor



Delay Circuit Values



PC0970

Figure 6 ST506






Figure 7 ESDI



Typical Hook-up Diagram



CR04330F



A Schlumberger Company

Preliminary

Description

The μ A2580 provides termination, gain, and impedance buffering for the thin film servo read head in Winchester disk drives. It is a differential output design with fixed gain of approximately 250. The bandwidth is guaranteed greater than 30 MHz.

The internal design of the μ A2580 is optimized for low input noise voltage to allow its use in low input signal level applications. It is offered in 8-lead ceramic DIP, 10-lead Flatpak, and an SO-8 package suitable for surface mounting.

- Low Input Noise Voltage, Typ 0.5 nV/ $\sqrt{\text{Hz}}$
- Wide Power Supply Range (8.0 V to 13 V)
- Internal Damping Resistors (1.0 k Ω)

Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP and Flatpak	-65°C to +175°C
SO-8	-65°C to +150°C
Operating Temperature Range	0°C to 70°C
Lead Temperature	
Ceramic DIP and Flatpak	
(soldering, 60 s)	300°C
SO-8 (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
10L-Flatpak	0.79 W
SO-8	0.81 W
Supply Voltage	15 V
Output Voltage	15 V
Differential Input Voltage	± 1.0 V


Notes

- 1. T_{J Max} = 150°C for the SO-8, and 175°C for the Ceramic DIP and Flatpak.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 10L-Flatpak at 5.3 mW/°C, and the SO-8 at 6.5 mW/°C.

μ**A2580** Winchester Disk Servo Preamplifier

Linear Division Disk Drives


Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Ouden Information

Order Inform	auon	
Device Code	Package Code	Package Description
μA2580DC	6T	Ceramic DIP
μA2580SC	KC	Molded Surface Mount

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Device Code	Package Code	Package Description
μA2580FC	3F	Flatpak


Description Of Lead Functions Name Description of Functions

+IN	Positive Differential Input
-IN	Negative Differential Input
NC	
V-	Negative Differential Supply with respect to Vcc.
+OUT	Positive Differential Output
-OUT	Negative Differential Output
V+	Positive Differential Supply with respect to Vcc
NC	No Connection

 μ A2580 Electrical Characteristics $T_A = 25$ C, (V+)-(V-)=8.0 to 13.2 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
G	Gain (differential)	$R_P = 100 \ \Omega, \ (V+)-(V-)=12 \ V$		250		
BW	Bandwidth (3 dB)	$V_{I} = 0.5 \text{ mV}_{p-p}$	30	65		MHz
R _I	Input Resistance			300		Ω
Cl	Input Capacitance			. 35	,	pF
VI	Input Dynamic Range (Differential)	$R_P = 100 \ \Omega, \ (V+)-(V-)=12 \ V$			1.0	mV p-p
ls	Supply Current	(V+)-(V-)=12 V		28	40	mA
ΔV _O	Output Offset (Differential)	$R_S = 0$, $R_P = 100 \Omega$	600		600	mV
V _n	Equivalent Input Noise	BW = 4.0 MHz		0.6		nV/√Hz
PSRR	Power Supply Rejection Ratio	R _s = 0, f = 5.0 MHz	50	65	0.90	dB
ΔG/V	Gain Sensitivity (Supply)	$\Delta (V+) - (V-) \pm 10\%, R_P = 100 \Omega$			0.5	%/V
ΔG/T	Gain Sensitivity (Temp)	$T_A = 25^{\circ}\text{C}$ to 70°C, $R_P = 100 \Omega$		0.16		%/°C
CMR	Common Mode Rejection (Input)	f = 5.0 MHz	60	70		dB

Typical Application (Notes 1-4)



Notes

- 1. Leads shown for 8-lead DIP.
- 2. R_{EQ} is equivalent load resistance.
- $3. R_P = \frac{R_L \cdot R_{EQ}}{R_L + R_{EQ}}$
- 4. G = 2.5 R_P

Where R_P = value from Note 3 (above) in ohms.

Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASICTM	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20







μA105 • μA305 μA305A • μA376 Voltage Regulators

Linear Division Voltage Regulators

Description

The μ A105/305/305A/376 are monolithic positive voltage regulators constructed using the Fairchild Planar Epitaxial process. Applications for these devices include both linear and switching regulator circuits with output voltages greater than 4.5 V. These devices will not oscillate when confronted with varying resistive and reactive loads and will start reliably regardless of the load within the ratings of the circuit. They also feature fast response to both load and line transients. Used independently, the μ A105/305 will supply 12 mA, the μ A305A, 45 mA and μ A376, 25 mA. The μ A105 is specified for the extended temperature range of -55° C to $+125^{\circ}$ C. The μ A305/376/305A are specified for 0°C to $+70^{\circ}$ C operation. The μ A105/305/305A are in an 8-lead TO-5 package and the μ A376 is available in the space and cost saving DIP.

- Low Standby Current Drain
- Adjustable Output Voltage From 4.5 To 40 V
- High Output Currents Exceeding 10 A With External Components
- Load Regulation Better Than 0.1%, Full Load With Current-Limiting
- DC Line Regulation Guaranteed At 0.03%/V
- Ripple Rejection Of 0.01%/V
- Available In Extended Temperature Range


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA105)	-55°C to +125°C
Commercial (µA205,	
μΑ305Α, μΑ376)	0°C to 70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
Input Voltage	
μΑ105, μΑ305Α	50 V
μΑ305, μΑ376	40 V
Input/Output Voltage Differential	40 V

Notes

- 1. $T_{J Max} = 150$ °C for the Molded DIP, and 175°C for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case.


Order Information Device Code Package Code Package Description

μA105HM	5W	Metal
μA305HC	5W	Metal
μA305AHC	5W	Metal

Connection Diagram 8-Lead DIP (Top View)



Equivalent Circuit



 μ A105 Electrical Characteristics $T_A = 25^{\circ}C$ unless otherwise specified 1

Symbol	Characteristic	Condition				Тур	Max	Unit
V _{IR}	Input Voltage Range						50	٧
V _{OR}	Output Voltage Range				4.5		40	٧
V _I – V _O	Input/Output Voltage Differential				3.0		30	٧
V _{R LINE}	Line Regulation	$V_I - V_O \le 5.0 \text{ V}$				0.025	0.06	%/V
		V _I – V _O > 5.0 V	V _I – V _O > 5.0 V			0.015	0.03	
V _{R LOAD}	Load Regulation ²	0 ≤ I _L ≤ 12 mA	Rs	$C = 10 \Omega, T_A = 25^{\circ}C$		0.02	0.05	%
			Rs	$C = 10 \Omega, T_A = 125^{\circ}C$		0.03	0.1	
			Rs	$_{\rm C}$ = 10 Ω, $T_{\rm A}$ = -55°C		0.03	0.1	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu F, f =$	120	Hz		0.003	0.02	%/V
T _S	Temperature Stability ⁴ of FBSV	-55°C ≤ T _A ≤ + 12	5°C			0.3	1.0	%
FBSV	Feedback Sense Voltage				1.63	1.7	1.81	٧
No	Noise	10 Hz ≤ f ≤ 10 kH	lz	C _{REF} = 0		0.005		%
				C _{REF} > 0.1 μF		0.002		
V _{CLS}	Current Limit Sense Voltage ³	$R_{SC} = 10 \Omega$, $T_A = 25$ °C, $V_O = 0 V$			225	300	375	mV

μA105 • μA305 μΑ305Α • μΑ376

 μ A105 (Cont.) Electrical Characteristics $T_A = 25^{\circ}\text{C}$ unless otherwise specified 1

Symbol	Characteristic	Condition			Тур	Max	Unit
I _{SCD}	Standby Current Drain	V _I = 50 V			0.8	2.0	mA
S	Long Term Stability of FBSV	T _J = 125°C	T _A = 25°C For End Point Measurement		0.1	1.0	%/1000 hrs

 μ A305A

Electrical Characteristics T_A = 25°C unless otherwise specified¹

Symbol	Characteristic		Co	ndition	Min	Тур	Max	Unit
V _{IR}	Input Voltage Range						50	٧
V _{OR}	Output Voltage Range				4.5		40	٧
$V_I - V_O$	Input/Output Voltage Differential				3.0		30	٧
V _{R LINE}	Line Regulation	$V_I - V_O \le 5.0$	V			0.025	0.06	%/V
		$V_{I} - V_{O} > 5.0$	٧			0.015	0.03	
V _{R LOAD}	Load Regulation	0 ≤ I _L ≤ 45 r	nA R	$S_{SC} = 0 \Omega$, $T_A = 25^{\circ}C$		0.02	0.2	%
			R	$t_{SC} = 0 \Omega$, $T_A = 70$ °C		0.03	0.4	
			R	$_{SC} = 0 \Omega, T_A = 0^{\circ}C$		0.03	0.4	
$\Delta V_I - \Delta V_O$	Ripple Rejection	C _{REF} = 10 μF, f = 120 Hz				0.003	0.02	%/V
T _S	Temperature Stability ⁴ of FBSV	0°C ≤ T _A ≤ +	-70°C			0.3	1.0	%
FBSV	Feedback Sense Voltage				1.55	1.7	1.85	٧
No	Noise	10 Hz ≤ f ≤	10 kHz	C _{REF} = 0		0.005		%
				C _{REF} > 0.1 μF		0.002		
V _{CLS}	Current Limit Sense Voltage ³	$R_{SC} = 10 \ \Omega, \ T_A = 25^{\circ}C, \ V_O = 0 \ V$			225	300	375	mV
I _{SCD}	Standby Current Drain	V _I = 50 V				0.8	2.0	mA
S	Long Term Stability of FBSV	T _J = 125°C	1 ''	5°C For End Point rements		0.1	1.0	%/1000 hrs

 μ **A305**

Electrical Characteristics T_A = 25°C unless otherwise specified¹

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IR}	Input Voltage Range		8.5		40	V
V _{OR}	Output Voltage Range		4.5		30	V
$V_I - V_O$	Input/Output Voltage Differential		3.0		30	V
V _{R LINE}	Line Regulation	$V_I - V_O \le 5.0 \text{ V}$		0.025	0.06	%/V
		V _I – V _O > 5.0 V		0.015	0.03	

 μ A305 (Cont.) Electrical Characteristics $T_A = 25^{\circ}$ C unless otherwise specified ¹

Symbol	Characteristic		ndition	Min	Тур	Max	Unit	
V _{R LOAD}	Load Regulation ²	0 ≤ I _L ≤ 12 I	mA R	mA $R_{SC} = 10 \Omega$, $T_A = 25^{\circ}C$		0.02	0.05	%
			R	$_{SC}$ = 15 Ω , T_A = 70°C		0.03	0.1	
			R	$_{SC}$ = 10 Ω , T_A = 0°C		0.03	0.1	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu$	F, f = 12	0 Hz		0.003	0.02	%/V
T _S	Temperature Stability ⁴ of FBSV	0°C ≤ T _A ≤ +70°C				0.3	1.0	%
FBSV	Feedback Sense Voltage				1.63	1.7	1.81	٧
No	Noise	10 Hz ≤ f ≤	10 kHz	C _{REF} = 0		0.005		%
				$C_{REF} > 0.1 \mu F$		0.002		
V _{CLS}	Current Limit Sense Voltage ³	$R_{SC} = 10 \Omega, T_A = 25^{\circ}C$ $V_O = 0 V$		225	300	375	mV	
I _{SCD}	Standby Current Drain	V _I = 40 V				0.8	2.0	mA
S	Long Term Stability of FBSV	T _J = 125°C T _A = 25°C For End Point Measurements			0.1	1.0	%/1000 hrs	

μA376 Electrical Characteristics 0°C \leq T_A \leq 70°C


Symbol	Characteristic		Min	Тур	Max	Unit	
V _{IR}	Input Voltage Range					40	٧
V _{OR}	Output Voltage Range			5.0		37	٧
V _I – V _O	Input/Output Voltage Differential					30	V
V _{R LINE}	Line Regulation	T _A = 25°C				0.03	%/V
		0°C ≤ T _A ≤ 70°C				0.1	
V _{R LOAD}	Load Regulation	$0 \le I_L \le 25 \text{ mA}$	$R_{SC} = 0 \Omega$, $T_A = 25$ °C			0.2	%
			$R_{SC} = 0 \Omega$, $T_A = 70$ °C			0.5	
			$R_{SC} = 0 \Omega, T_A = 0^{\circ}C$			0.5	
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 120 Hz, T _A =	25°C			0.1	%/V
V _{CLS}	Current Limit Sense Voltage				360		mV
I _{SCD}	Standby Current Drain	V _{IN} = 30 V, T _A = 25°C				2.5	mA
V _{REF}	Reference Voltage			1.60	1.72	1.80	V

Notes


- 1. These specifications apply for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of 2.0 k Ω , unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
- The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor
- will be roughly equal to the composite current gain of the added transistors.
- 3. With no external pass transistor.
- Temperature stability is defined as the percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

Typical Performance Curves


Load Regulation




Current-Limiting Characteristics




Short Circuit Current vs Temperature




Load Regulation




Current Limit Sense Voltage vs Temperature




Optimum Divider Resistance Values




Minimum Input Voltage vs Temperature



Supply Voltage Rejection vs Input/Output Voltage Differential




Standby Current Drain vs Input Voltage




Typical Performance Curves (Cont.)






Minimum Output Voltage vs Temperature




Transient Response




Typical Performance Curves for μ A376


Load Regulation




Current Limiting Characteristics




Standby Current Drain vs Input Voltage




Current Limit Sense Voltage vs Temperature



Minimum Input Voltage vs Temperature




Transient Response




Typical Performance Curves for \muA376 (Cont.)


Regulator Dropout Voltage



Optimum Divider Resistance




Supply Voltages Rejection vs Input/Output Voltage Differential



Typical Applications

Basic Positive Regulator With Current-Limiting



$$V_0 \approx 1.72 \frac{R1 + R2}{R2} V$$

$$I_{0S} \approx \frac{V_{SENSE}}{R_{SC}} mA$$

CR03621F



μΑ117 • μΑ217 • μΑ317 3-Terminal Positive **Adjustable Regulators**

Linear Division Voltage Regulators

Description

The uA117/uA217/uA317 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. They are exceptionally easy to use and require only two external resistors to set the output voltage. Further, they employ internal current-limiting, thermal shutdown and safe-area compensation, making them essentially blow out proof.

The µA117 series serves a wide variety of applications including local, on-card regulation. They also make an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the µA117 series can be used as a precision current regulator.

- Output Current in Excess Of 1.5 A in TO-3 And TO-220 Packages
- Output Adjustable Between 1.2 V And 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting Constant **Temperature**
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications
- Standard 3-Terminal Transistor Packages
- Available In Extended Temperature Range

Absolute Maximum Ratings

russiais inaxiiiaii itaiiige	
Storage Temperature Range	
TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C
Operating Junction Temperature Range	1
Extended (µA117)	-55°C to +150°C

Industrial (µA217) -40°C to +150°C Commercial (µA317) 0°C to +150°C Lead Temperature


TO-3 Metal Can (soldering, 60 s)

TO-220 Package (soldering, 10 s) 265°C

Power Dissipation Internally Limited Input/Output Voltage Differential 40 V

300°C


Connection Diagram TO-3 Package (Top View)



Order Information

Device Code	Package Code	Package Description
μ Α117 ΚΜ	HJ	Metal
μA217KV	HJ	Metal
μA317KC	HJ	Metal

Connection Diagram TO-220 Package (Top View)




Lead 3 connected to case.

Order Information **Device Code** Package Code

Package Description μA217UV GH Molded Power Pack μA317UC GH Molded Power Pack

Equivalent Circuit



μ **A117** • μ **A217** • μ **A317**

Electrical Characteristics $T_J = -55^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ for the $\mu\text{A}117$, -40°C to $+125^{\circ}\text{C}$ for the $\mu\text{A}217$, and 0°C to $+125^{\circ}\text{C}$ for the $\mu\text{A}317$; $V_I - V_O = 5.0$ V; $I_O = 0.5$ A; $I_{Max} = 1.5$ A; $P_{Max} = 20$ W; unless otherwise specified.

				μ Α 117/217				μ Α317		
Symbol	Characteristic	Condition ¹		Min	Тур	Max	Min	Тур	Max	Unit
V _{R LINE}	Line Regulation ^{1,5}	T _A = 25°C; 3.0 V	$\leq V_1 - V_O \leq 40 \text{ V}$		0.01	0.02		0.01	0.04	%/V
		3.0 V ≤ V _I - V _O ≤	40 V		0.02	0.05		0.02	0.07	
V _{R LOAD}	Load Regulation ¹	T _A = 25°C,	V _O ≤ 5.0 V		5.0	15		5.0	25	mV
		10 mA ≤ I _O ≤ I _{Ma}	$^{\times}$ $V_{O} \ge 5.0 \text{ V}$		0.1	0.3		0.1	0.5	%V _O
		10 mA \leq I _O \leq I _{Max}	$_{x}$ $V_{O} \leq 5.0 V$		20	50		20	70	mV
			V _O ≥5.0 V		0.3	1.0		0.3	1.5	%V _O
l _{adj}	Adjustment Lead Current				50	100		50	100	μΑ
ΔI_{adj}	Adjustment Lead Current Change	2.5 $V \le V_I - V_O \le 40 V$; 10 $MA \le I_O \le I_{Max}$, $P_D \le P_{Max}$			0.2	5.0		0.2	5.0	μΑ
V _{REF}	Reference Voltage ²	3.0 $V \le V_I - V_O \le 40 V$; 10 $MA \le I_O \le I_{Max}$; $P_D \le P_{Max}$		1.20	1.25	1.30	1.20	1.25	1.30	V
T _S	Temperature Stability				0.7			0.7		%Vo
I _{O Min}	Minimum Load Current to Maintain Regulation	$V_I - V_O = 40 \text{ V}$			3.5	5.0		3.5	10	mA
I _{O Max}	Maximum Output	V _I - V _O ≤ 15 V, P	D ≤ P _{Max}	1.5	2.2		1.5	2.2		Α
	Current	$T_A = 25$ °C, $V_I - V_O = 40$ V, P_I	o ≤ P _{Max}	0.25	0.4		0.15	0.4		
No	Noise	$T_A = 25^{\circ}C$, 10 Hz $\leq f \leq$ 10 kHz			0.003			0.003		%V ₀
$\Delta V_I/\Delta V_O$	Ripple Rejection ³	$V_O = 10 \text{ V},$ Without C_{adj}			65			65		dB
		f = 120 Hz	$C_{adj} = 10 \mu F$	66	80		66	80		
S	Long-Term Stability, ⁴ T _J = T _{J Max}	T _A = 25°C for Endpoint Measure	ements		0.3	1.0		0.3	1.0	%/1000 hrs

Notes

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.

^{2.} Selected devices with tightened tolerance reference voltage available.

^{3.} C_{adj}, when used, is connected between the adjustment lead and ground.


Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

^{5.} $I_O=0.5$ A for $V_I-V_O\leqslant 25$ V and $I_{\mbox{\scriptsize Max}}$ for $V_I-V_O\geqslant 25$ V.


μ **A117** • μ **A217** • μ **A317**

Typical Performance Curves


Load Regulation



Current Limit




Adjustment Lead Current




PC08981F

6


Dropout Voltage



Temperature Stability




Minimum Operating Current




PC09010F


Ripple Rejection vs **Output Voltage**



Ripple Rejection vs **Output Current**




Ripple Rejection vs Frequency




Typical Performance Curves (Cont.)


Output Impedance



Line Transient Response



Load Transient Response



PC08950F


Design Considerations

To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θJC °C/W	Max θJC °C/W	Typ θJA °C/W	Max θJA °C/W
TO-3	2.3	3.5		35
TO-220 (μA317)		5.0		40

Typical Applications

Standard Application



C_I is required if regulator is located an appreciable distance from power supply filter

$$V_O = 1.25 \text{ V} \left(1 + \frac{R^2}{R^1} \right) + I_{adj} R^2$$
 (1)

Since l_{adj} is controlled to less than 100 μ A, the error associated with this term is negligible in most applications.

Basic Circuit Operation

The μ A117 is a 3-terminal floating regulator. In operation, the μ A117 develops and maintains a nominal 1.25 V reference (V_{REF}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{Prog}) by R1 (see *Figure 1*), and this constant current flows through R2 to ground. The regulated output voltage is given by:


$$V_{O} = V_{REF} \left(1 + \frac{R^2}{R^1} \right) + I_{adj} R^2$$
 (2)

Since the current from the adjustment terminal (I_{adj}) represents an error term in equation 2, the μ A117 was designed to control I_{adj} to less than 0 V and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the μ A117 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

μΑ117 • μΑ217 • μΑ317

Figure 1 Basic Circuit Configuration



V_{Ref} = 1.25 V Typical

Load Regulation

The µA117 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

External Capacitors

A 0.1 μF disc or 1.0 μF tantalum input bypass capacitor (C_I) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{adj}) prevents ripple from being amplified as the output voltage is increased. A 10 μF capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 V application.


Although the μ A117 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_O) in the form of a 1.0 μ F tantalum or 25 μ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 2 shows the μ A117 with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_O > 25~\mu F$, $C_{adj} > 10~\mu F$). Diode D1 prevents C_O from discharging through the IC during an input short circuit. Diode D2 protects against capacitor C_{adj} discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents C_{adj} from discharging through the IC during an input short circuit.

Figure 2 Voltage Regulator with Protection Diodes





A Schlumberger Company

μA138 • μA238 • μA3385-Amp PositiveAdjustable Regulators

Linear Division Voltage Regulators

Description

The μ A138/ μ A238/ μ A338 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 5.0 A over a 1.2 V to 32 V output range. They are exceptionally easy to use and require only two resistors to set the output voltage.

A unique feature of the μ A138 family is time dependent current-limiting. The current limit circuity allows peak currents of up to 12 A to be drawn from the regulator for short periods of time. This allows the μ A138 family to be used with heavy transient loads and speeds start up under full-load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.

The μ A138/ μ A238/ μ A338 are packaged in standard TO-3 transistor packages. The μ A338 is also available in standard TO-220 transistor packages.

- Guaranteed 7.0 A Peak Output Current
- Guaranteed 5.0 A Output Current
- Output Adjustable Between 1.2 V and 32 V
- Load Regulation Typically 0.1%
- Line Regulation Typically 0.005%/V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard TO-3 and TO-220 Transistor Packages
- Available in Extended Temperature Range

Absolute Maximum Ratings

Storage Temperature Range

TO-3 Metal Can -65°C to +175°C TO-220 Package -65°C to 150°C

Operating Junction Temperature Range


Lead Temperature

TO-3 Metal Can (soldering, 60 s) 300°C TO-220 Package (soldering, 10 s) 265°C

Power Dissipation Internally Limited

Input/Output Voltage Differential 35 V

Connection Diagram TO-3 Package (Top View)




Order Information

Device Code Package Code Package Description

μΑ138KM FT Metal μΑ238KV FT Metal μΑ338KC FT Metal

Connection Diagram TO-220 Package (Top View)




Package Description

Lead 3 connected to case.

Order Information

Device Code Package Code

μA338UC GH Molded Power Pack



μΑ138 • μΑ238 • μΑ338

Electrical Characteristics Unless otherwise specified, these specifications apply: $-55^{\circ}\text{C} \leqslant \text{T}_{J} \leqslant +150^{\circ}\text{C}$ for the $\mu\text{A}138$, $-25^{\circ}\text{C} \leqslant \text{T}_{J} \leqslant +150^{\circ}\text{C}$ for $\mu\text{A}238$ and $0^{\circ}\text{C} \leqslant \text{T}_{J} \leqslant +125^{\circ}\text{C}$ for the $\mu\text{A}338$, $\text{V}_{1}-\text{V}_{O}=5.0$ V and $\text{I}_{O}=2.5$ A. Although power dissipation is internally limited, these specifications are applicable for power dissipation up to 50 W, for TO-3; 25 W for TO-220

				μ A	μ Α138/ μ Α238		μ Α338			
Symbol	Characteristic	Conditi	ons	Min	Тур	Max	Min	Тур	Max	Units
V _{REF}	Reference Voltage ³	3.0 $V \le V_1 - V_0 \le 3$ 10 mA $\le I_0 \le 5.0$ A $P \le 50$ W, $T_A = 25$	١,	1.19	1.24	1.29	1.19	1.24	1.29	V
V _{R LINE}	Line Regulation ¹	$T_A = 25^{\circ}C,$ 3.0 $V \le V_I - V_O \le 3$	$T_A = 25^{\circ}C$, 3.0 $V \le V_1 - V_0 \le 35 \text{ V}$		0.005	0.01		0.005	0.03	%/V
		$3.0 \ V \leqslant V_{I} - V_{O} \leqslant 3$	5 V		0.02	0.04		0.02	0.06	%/V
V _{R LOAD}	Load Regulation ¹	T _A = 25°C,	V _O ≤ 5.0 V		5.0	15		5.0	25	mV
		10 mA \leq I _O \leq 5.0 A	$V_0 \geqslant 5.0 \text{ V}$		0.1	0.3		0.1	0.5	%Vo
		10 mA \leq I _O \leq 5.0 A	$V_0 \leq 5.0 \text{ V}$		20	30		20	50	mV
			V _O ≥5.0 V		0.3	0.6		0.3	1.0	%V _O
V _{RTH}	Thermal Regulation	Pulse = 20 ms			0.002	0.01		0.002	0.02	%/W
V_{DO}	Dropout Voltage ⁴	$I_L \le 5.0 \text{ A, } V_I \ge 7.0$ $T_A = 25^{\circ}\text{C}$	$I_L \le 5.0 \text{ A, } V_I \ge 7.0 \text{ V}$ $T_A = 25^{\circ}\text{C}$				3.0			V
l _{adj}	Adjustment Lead Current				45	100		45	100	μΑ
Δ l _{adj}	Adjustment Lead Current Change	10 mA \leq I _L \leq 5.0 A 3.0 V \leq V _I - V _O \leq 3			0.2	5.0		0.2	5.0	μΑ
T _S	Temperature Stability	$T_{Min} \leq T_{J} \leq T_{Max}$			1.0			1.0		%
I _{L Min}	Minimum Load Current	$V_I - V_O = 35 \text{ V}$			3.5	5.0		3.5	10	mA
IL	Current Limit	$V_I - V_O \le 10 \text{ V}$		5.0	8.0		5.0	8.0		Α
		0.5 ms Peak		7.0	12		7.0		12	
		$V_1 - V_O = 30 \text{ V}$			1.0			1.0		
N _O	Noise	$T_A = 25^{\circ}C$ 10 Hz $\leq f \leq$ 10 kHz			0.003			0.003		%V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		Without C _{adj}		60			60		%V _O
		f = 120 Hz	$C_{adj} = 10 \mu F$	60	75		60	75		dB
S	Long Term Stability ²	T _A = 25°C for End Measurements	point		0.3	1.0		0.3	1.0	%/1000 hrs

Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account sepatately by thermal regulation.

Since Long Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.


^{3.} Selected devices with tightened tolerance reference voltage available.

^{4.} Minimum V_1-V_O at 0°C \leq $T_J \leq$ + 125°C is 3.0 V and at -55°C \leq $T_J \leq$ + 150°C is 3.2 V.


μA138 • μA238 • μA338

Typical Performance Curves


Line Transient Response




Load Transient Response




Load Regulation




Thermal Regulation



Dropout Voltage




Output Impedance




PC08830F


Adjustment Current



Temperature Stability



Minimum Operating Current




PC08860F


μΑ138 • μΑ238 • μΑ338

Typical Performance Curves (Cont.)


Current Limit




Current Limit




Current Limit




Ripple Rejection



Ripple Rejection



Ripple Rejection



PC08920

μA138 • **μA**238 • **μA**338

Design Considerations

To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θJC °C/W	Max θJC °C/W	Typ θJA °C/W	Max θJA °C/W
TO-3		1.0		35
TO-220		3.5		40

$$P_{D Max} = \frac{T_{J Max} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J Max} T_{A}}{\theta_{JA}}$$

 $\theta_{CA} = \theta_{CS} + \theta_{SA}$ (Without heat sink)

Solving for Ta:

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$$
 or
= $T_A + P_D \theta_{JA}$ (Without heat sink)

Where:

 T_J = Junction Temperature

T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{\rm JA}$ = Junction-to-Ambient Thermal Resistance

 $\theta_{\rm JC}$ = Junction-to-Case Thermal Resistance

 θ_{CA} = Case-to-Ambient Thermal Resistance

 $\theta_{\rm CS}$ = Case-to-Heat Sink Thermal Resistance

 θ_{SA} = Heat Sink-to-Ambient Thermal Resistance

Typical Applications

Basic Circuit Operation

The μ A138 is a 3-terminal floating regulator. In operation, the μ A138 develops and maintains a nominal 1.25 V reference (V_{REF}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{Prog}) by R1 (see *Figure* 1), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_0 = V_{REF} \left(1 + \frac{R^2}{R^1} \right) + I_{adj} R^2$$
 (1)

Since the current from the adjustment terminal (I_{adj}) represents an error term in equation 1, the μ A138 was designed to minimize I_{adj} and make it constant with line and load changes. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the μ A138 is a floating regulator, it is only the voltage differential across the circuit which is important to per-

formance, and operation at high voltages with respect to ground is possible.

Load Regulation

The μ A138 is capable of providing excellent load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

Figure 1 Basic Circuit Configuration





Figure 2 Voltage Regulator with Protection Diodes



External Capacitors

A 0.1 μ F disc or 1.0 μ F tantalum input bypass capacitor (C_i) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{adj}) prevents ripple from being amplified as the output voltage is increased. A 10 μ F capacitor should improve ripple rejection by 15 dB at 120 Hz in a 10 V application.

Although the μ A138 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_O) in the form of a 1.0 μ F tantalum or 25 μ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 3a Adjustable Regulator with Improved Ripple Rejection





Figure 4 Adjustable Current Regulator



Notes

- 1. Solid tantalum.
- 2. Discharges C1 if output is shorted to ground.
- 3. R1 = 240 Ω for LM138 and LM238.
- R_S sets output impedance of charger Z_O = R_S

 Use of R_S allows low charging rates with fully charged battery.

 R2

 H2

 R1
- 5. The 1000 μF is recommended to filter out input transients.

Figure 2 shows the μ A138 with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_O > 25~\mu F$, $C_{adj} > 10~\mu F$).

Diode D1 prevents C_O from discharging through the IC during an input short circuit Diode D2 protects against capacitor C_{adj} discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents C_{adj} from discharging through the IC during an input short circuit.

Figure 3b High Stability 10 V Regulator





Figure 5 Simple 12 V Battery Charger





μ A150 • μ A250 • μ A350 3-Amp Positive Adjustable Regulators

Linear Division Voltage Regulators

Description

The μ A150/ μ A250/ μ A350 are adjustable 3-terminal positive voltage regulators capable of supplying in excess of 3.0 A over a 1.2 V to 33 V output range. They are exceptionally easy to use and require only two external resistors to set the output voltage.

A unique feature of the μ A150 family is time dependent current-limiting. The current limit circuitry allows peak currents of up to 6.0 A to be drawn from the regulator for short periods of time. This allows the μ A150 family to be used with heavy transient loads and speeds start up under full load conditions. Under sustained loading conditions, the current limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.

The μ A150/ μ A250/ μ A350 are packaged in standard TO-3 transistor packages. The μ A350 is also available in standard TO-220 transistor packages.

- Guaranteed 3.0 A Output Current
- Output Adjustable Between 1.2 V and 33 V
- Load Regulation Typically 0.1%
- Line Regulation Typically 0.005%/V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation for High Voltage Applications
- Standard TO-3 and TO-220 Transistor Packages
- Available in Extended Temperature Range

Absolute Maximum Ratings

Storage Temperature Range TO-3 Metal Can -65° C to $+175^{\circ}$ C TO-220 Package -65° C to $+150^{\circ}$ C Operating Junction Temperature Range Extended (μ A150) -55° C to $+150^{\circ}$ C Industrial (μ A250) -25° C to $+150^{\circ}$ C Commercial (μ A350) 0°C to $+150^{\circ}$ C Lead Temperature

TO-3 Metal Can (soldering, 60 s)


TO-220 Package (soldering, 10 s) 265°C

Power Dissipation Internally Limited

300°C

Input/Output Voltage Differential 35 V


Connection Diagram TO-3 Package (Top View)



Order Information


Device Code	Package Code	Package Description
μA150KM	FT	Metal
μA250KV	FT	Metal
μA350KC	FT	Metal

Connection Diagram TO-220 Package (Top View)



Lead 3 connected to case

Order Information Device Code Package Code



μ **A150 •** μ **A250 •** μ **A350**

μΑ150/μΑ250

Electrical Characteristics Unless otherwise specified, these specifications apply $-55^{\circ}\text{C} \leq \text{T}_{J} \leq +150^{\circ}\text{C}$ for the μ A150, $-25^{\circ}\text{C} \leq \text{T}_{J} \leq +150^{\circ}\text{C}$ for the μ A250, and $0^{\circ}\text{C} \leq \text{T}_{J} \leq +150^{\circ}\text{C}$ for the μ A350, $V_{1}-V_{0}=5.0$ V and $I_{0}=1.5$ A. Although power dissipation is internally limited, these specifications are applicable for power dissipation up to 30 W, for TO-3; 25 W for TO-220.

Symbol	Characteristic	Condition	ons	Min	Тур	Max	Units
V _{REF}	Reference Voltage	$3.0 \le V_1 - V_O \le 35 \text{ V},$ $10 \text{ mA} \le I_O \le 3.0 \text{ A},$	P≤30 W	1.20	1.25	1.30	V
V _{R LINE}	Line Regulation ¹	$T_A = 25^{\circ}C$ 3.0 $V \le V_1 - V_0 \le 35$	V		0.005	0.01	%/V
		$3.0 \ V \le V_I - V_O \le 35$	V		0.02	0.05	%/V
V _{R LOAD}	Load Regulation ¹	T _A = 25°C	V _O ≤ 5.0 V		5.0	15	mV
		10 mA \leq I _O \leq 3.0 A	V _O ≥ 5.0 V		0.1	0.3	% V _O
		10 mA ≤ I _O ≤ 3.0 A	V _O ≤5.0 V		20	50	mV
			V _O ≥5.0 V		0.3	1.0	% V _O
V _{RTH}	Thermal Regulation	Pulse = 20 ms			0.002	0.01	%/W
V _{DO}	Dropout Voltage	$T_A = 25^{\circ}C$, $I_L \le 3.0 \text{ A, } V_I \le 7.0 \text{ V}$		3.0			٧
l _{adj}	Adjustment Lead Current				50	100	μΑ
Δ l $_{ m adj}$	Adjustment Lead Current Change	10 mA \leq I _L \leq 3.0 A, 3.0 V \leq V _I - V _O \leq 35	V		0.2	5.0	μΑ
T _S	Temperature Stability	$T_{Min} \leq T_{J} \leq T_{Max}$			1.0		%
I _{L Min}	Minimum Load Current	V _I - V _O = 35 V			3.5	5.0	mA
IL	Current Limit	V _I - V _O ≤ 10 V		3.0	4.5		Α
		T _J = 25°C, V _I - V _O = 30 V		0.3	1.0		Α
No	Noise	$T_A = 25$ °C, 10 Hz $\leq f \leq$ 10 kHz			0.001		% V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		/ithout C _{adj}		65		dB
		f = 120 Hz	_{adj} = 10 μF	66	86		dB
S	Long Term Stability ²	T _A = 25°C			0.3	1.0	%/1000 hrs

Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal regulation.

Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

μ A150 • μ A250 • μ A350

 μ A350 Electrical Characteristics Unless otherwise specified, these specifications apply −55°C ≤ T_J ≤ +150°C for the μ A150, −25°C ≤ T_J ≤ +150°C for the μ A250, and 0°C ≤ T_J ≤ +150°C for the μ A350, V_I − V_O = 5.0 V and t_O = 1.5 A. Although power dissipation is internally limited, these specifications are applicable for power dissipation up to 30 W, for TO-3; 25 W for TO-220.

Symbol	Characteristic	Condit	ions	Min	Тур	Max	Units
V _{REF}	Reference Voltage	$3.0 \le V_1 - V_O \le 35 \text{ V}$ $10 \text{ mA} \le I_O \le 3.0 \text{ A}$ $P \le 30 \text{ W}$		1.20	1.25	1.30	V
V _{R LINE}	Line Regulation ¹	$T_A = 25^{\circ}C$ 3.0 $V \le V_1 - V_0 \le 35$	5 V .		0.005	0.03	%/V
		$3.0 \ V \leq V_1 - V_0 \leq 35$	V		0.02	0.07	%/V
V _{R LOAD}	Load Regulation ¹	T _A = 25°C	V _O ≤ 5.0 V		5.0	25	mV
		10 mA \leq I _O \leq 3.0 A	V _O ≥ 5.0 V		0.1	0.5	% V _O
		10 mA ≤ I _O ≤ 3.0 A	V _O ≤ 5.0 V		20	70	mV
			V _O ≥ 5.0 V		0.3	1.5	% V _O
V _{RTH}	Thermal Regulation	Pulse = 20 ms			0.002	0.03	%/W
V _{DO}	Dropout Voltage	$I_L \le 3.0 \text{ A, } V_I \le 7.0 \text{ V,}$ $T_A = 25^{\circ}\text{C}$		3.0			٧
l _{adj}	Adjustment Lead Current				50	100	μΑ
ΔI_{adj}	Adjustment Lead Current Change	10 mA \leq I _L \leq 3.0 A 3.0 V \leq V _I - V _O \leq 35	5 V		0.2	5.0	μΑ
Ts	Temperature Stability	$T_{Min} \leqslant T_{J} \leqslant T_{Max}$			0.5		%
I _{L Min}	Minimum Load Current	$V_1 - V_O = 35 \text{ V}$			3.5	10	mA
IL	Current Limit	V _I - V _O ≤ 10 V		3.0	4.5		Α
		V _I - V _O = 30 V, T _J = 25°C		0.25	1.0		Α
No	Noise	$T_A = 25^{\circ}C$ 10 Hz \leq f \leq 10 kHz			0.001		% V _O
$\Delta V_I/\Delta V_O$	Ripple Rejection		Without C _{adj}		65		dB
	f = 120 Hz C ₁		$C_{adj} = 10 \mu F$	66	86		
S	Long Term Stability ²	T _A = 25°C			0.3	1.0	%/1000 hrs


Regulation is measured at constant junction temperature. Changes in output voltage due to heating effects are taken into account separately by thermal regulation.

Since long term stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.


6

Typical Performance Curves


Ripple Rejection



Output Impedance




Load Transient Response




DC006E0E


Thermal Regulation



Ripple Rejection




Minimum Operating Current




PC08670F


Current Limit



Load Regulation




Line Transient Response




PC08730F

Typical Performance Curves (Cont.)


Adjustment Current




Temperature Stability



Dropout Voltage



Ripple Rejection



Design Considerations

To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θJC °C/W	Max θJC °C/W	Typ θJA °C/W	Max θJA °C/W
TO-3		1.5		35
TO-220	3.0	4.0		40

$$P_{D~Max} = \frac{T_{J~Max} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J~Max} T_{A}}{\theta_{JA}}$$

 $\theta_{CA} = \theta_{CS} + \theta_{SA}$ (Without heat sink)

Solving for T_J:
$$\begin{split} T_J &= T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or } \\ &= T_A + P_D\theta_{JA} \text{ (Without heat sink)} \end{split}$$

= Junction Temperature

Where:

 $\begin{array}{lll} T_{A} &= \text{Ambient Temperature} \\ P_{D} &= \text{Power Dissipation} \\ \theta_{JA} &= \text{Junction-to-Ambient Thermal Resistance} \\ \theta_{JC} &= \text{Junction-to-Case Thermal Resistance} \\ \theta_{CA} &= \text{Case-to-Ambient Thermal Resistance} \end{array}$

 $\theta_{\rm CS}$ = Case-to-Heat Sink Thermal Resistance $\theta_{\rm SA}$ = Heat Sink-to-Ambient Thermal Resistance

Typical Applications

In operation, the μ A150 develops a nominal 1.25 V reference voltage, V_{REF}, between the output and adjustment terminal. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I₁ then flows through the output set resistor R2, giving an output voltage of (*Figure 1*)

$$V_O = V_{REF} \left(1 + \frac{R^2}{R^1} \right) + I_{adj}R^2$$
 (1)

Since the 50 μ A current from the adjustment terminal represents an error term, the μ A150 was designed to minimize l_{adj} and make it very constant with line and load changes. To do this, all quiescent operating current is returned to the output establishing a minimum load current requirement. If there is insufficient load on the output, the output will rise.


External Capacitors

An input bypass capacitor is recommended. A 0.1 μ F disc or 1.0 μ F solid tantalum on the input is suitable input bypassing for almost all applications. The device is more sensitive to the absence of input bypassing when adjustment or output capacitors are used, but the above values will eliminate the possibility of problems.

The adjustment terminal can be bypassed to ground on the μ A150 to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. With a 10 μ F bypass capacitor 88 dB ripple rejection is obtainable at any output level. Increases over 10 μ F do not appreciably improve the ripple rejection at frequencies above 120 Hz. If the bypass capacitor is used, it is sometimes necessary to include protection diodes to prevent the capacitor from discharging through internal low current paths and damaging the device.

In general, the best type of capacitor to use is solid tantalum. Solid tantalum capacitors have low impedance even at high frequencies. Depending upon capacitor construction, it takes about 25 $\mu\mathrm{F}$ in aluminum electrolytic to equal 1.0 $\mu\mathrm{F}$ solid tantalum at high frequencies. Ceramic capacitors are also good at high frequencies, but some types have a large decrease in capacitance at frequencies around 0.5 MHz. For this reason, 0.01 $\mu\mathrm{F}$ disc may seem to work better than a 0.1 $\mu\mathrm{F}$ disc as a bypass.

Figure 1 Basic Circuit Configuration



Although the μ A150 is stable with no output capacitors, like any feedback circuit, certain values of external capacitance can cause excessive ringing. This occurs with values between 500 pF and 5000 pF. A 1.0 μ F solid tantalum (or 25 μ F aluminum electrolytic) on the output swamps this effect and insures stability.

Load Regulation

The μ A150 is capable of providing extremely good load regulation but a few precautions are needed to obtain maximum performance. The current set resistor connected between the adjustment terminal and the output terminal (usually 240 Ω) should be tied directly to the output of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 15 V regulator with 0.05 Ω resistance between the regulator and load will have a load regulation due to line resistance of 0.05 Ω x 1_L. If the set resistor is connected near the load the effective line resistance will be 0.05 Ω (1 + R2/R1) or in this case, 11.5 times worse.

Figure 2 shows the effect of resistance between the regulator and 240 Ω set resistor.

With the TO-3 package, it is easy to minimize the resistance from the case to the set resistor, by using two separate leads to the case. The ground of R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.

Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator. Most 10 μ F capacitors have low enough internal series resistance to deliver 20 A spikes when shorted. Although the surge is short, there is enough energy to damage parts of the IC.

When an output capacitor is connected to a regulator and the input is shorted, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and the rate of decrease of V_I. In the μ A150, this discharge path is through a large junction that is able to sustain 25 A surge with no problem. This is not true of other types of positive regulators. For output capacitors of 25 μ F or less, there is no need to use diodes.

The bypass capacitor on the adjustment terminal can discharge through a low current junction. Discharge occurs when either the input or output is shorted. Internal to the μ A150 is a 50 Ω resistor which limits the peak discharge current. No protection is needed for output voltages of 25 V or less and 10 μ F capacitance. Figure 3 shows a μ A150 with protection diodes included for use with outputs greater than 25 V and high values of output capacitance.

Figure 2 Voltage Regulator with Line Resistance in Output Lead






Figure 3 Voltage Regulator with Protection Diodes




Typical Applications

Temperature Controller




Light Controller




Typical Applications (Cont.)

Precision Power Regulator with Low Temperature Coefficient




Adjustable Regulator with Improved Ripple Rejection




Notes

- 1. Adjust for 3.75 V across R1
- 2. Solid Tantalum
- 3. Discharge C1 if output is shorted to ground

Slow Turn-On 15 V Regulator




High Stability 10 V Regulator




μ A150 • μ A250 • μ A350

Typical Applications (Cont.)

Digitally Selected Outputs




0 to 30 V Regulator




Notes

- Sets maximum V_O
 Min output ≈ 1.2 V

5 V Logic Regulator with Electronic Shutdown (Note 2)




AC Voltage Regulator




Typical Applications (Cont.)

5.0 A Constant Voltage/Constant Current Regulator



CR03411F

12 V Battery Charger



- 1. Solid tantalum
- 2. Lights in constant current mode

μA150 • μA250 • μA350

Typical Applications (Cont.)

Adjustable Current Regulator


1.2 V — 20 V Regulator with Minimum Program Current

3.0 A Current Regulator


μ**Α150**

ADJ


LOAD



Precision Current Limiter




Tracking Pre-Regulator




- 1. Minimum load current 4.0 mA
- 2. $0.4 \le R1 \le 120 \Omega$

Typical Applications (Cont.)


Adjusting Multiple On-Card Regulators with Single Control (Note 1)




Simple 12 V Battery Charger



Adjustable 10 A Regulator



Current Limited 6.0 V Charger



- 1. All outputs within ± 100 mV
- 2. Minimum load 10 mA
- 3. R_S sets output impedance of charger $Z_O = R_S$ Use of R_S allows low charging rates with fully charged battery.
- 4. 1000 μF is recommended to filter out any input transients.
- 5. Sets peak current (2 A to 0.3 Ω)



μA1524A • μA2524A • μA3524A Advanced Pulse Width Modulators

Linear Division Voltage Regulators

Description

The μ A1524A family of regulating PWM ICs have been designed to retain the same highly versatile architecture of the industry standard UC1524 (SG1524) while offering substantial improvements to many of its limitations. The μ A1524A family is lead compatible with ''non-A'' models and in most existing applications can be directly interchanged with no effect on power supply performance. Using the μ A1524A family, however, frees the designer from many concerns which typically had required additional circuitry to solve.


The μ A1524A family includes a precise 5.0 V reference trimmed to \pm 1% accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5.0 V, eliminating the need for a reference divider; a current sense amplifier useful in either the ground or power supply output lines; and a pair of 60 V, 200 mA uncommitted transistor switches which greatly enhance output versatility.

An additional feature of the μ A1524A family is an undervoltage lockout circuit which disables all the internal circuitry except the reference, until the input voltage has risen to the turn-on threshold. This holds standby current low until turn-on, greatly simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 300 mV of hysteresis for iitter-free activation.

Other product enhancements within the μ A1524A family design include a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments; logic to eliminate double pulsing on a single output; and a 300 ns external shutdown capability. The oscillator circuit of the μ A1524A family is usable beyond 500 kHz and is now easier to synchronize with an external clock pulse.

The μ A1524A is packaged, in a hermetic 16-lead DIP and rated for operation from -55°C to +125°C. The μ A2524A and μ A3524A are available in either ceramic or plastic packages and are rated for operation from -25°C to +85°C and 0°C to 70°C respectively.

Connection Diagram 16-Lead DIP (Top View)



Order Information **Device Code** Package Code **Package Description** 7B μA1524ADM Ceramic DIP μA2524ADV 7B Ceramic DIP uA2524APV 9B Molded DIP µA3524APC 9B Molded DIP μA3524ADC 7R Ceramic DIP

- Fully Interchangeable With Standard 1524 Families
- Precision Reference Internally Trimmed To ± 1%
- High Performance Current Limit Function
- Under Voltage Lockout With Hysteristic Turn-On
- Start-Up Supply Current Less Than 4.0 mA
- Output Current To 200 mA
- 60 V Output Capability
- Wide Common Mode Input Range For Both Error And Current Limit Amplifiers
- PWM Latch Ensures Single Pulse Per Period
- Double Pulse Suppression Logic
- 300 ns Shutdown Through PWM Latch
- Guaranteed Frequency Accuracy
- Available In Extended Temperature Range

1.50 W 1.04 W 40 V 60 V 200 mA 50 mA


μΑ1524Α • μΑ2524Α • μΑ3524Α

Absolute Maximum Ratings		Internal Power Dissipation ^{1,2}
Storage Temperature Range		16L-Ceramic DIP
Ceramic DIP	-65°C to +175°C	16L-Molded DIP
Molded DIP	-65°C to +150°C	Supply Voltage
Operating Temperature Range		Collector Supply Voltage
Extended (µA1524A)	-55°C to +125°C	Output Current (Each Output)
Industrial (µA2524A)	-25°C to +85°C	Reference Output Current
Commercial (µA3524A)	0°C to +70°C	Oscillator Charging Current
Lead Temperature		
Ceramic DIP (soldering, 60 s)	300°C	
Molded DIP (soldering, 10 s)	265°C	

Notes

- 1. $T_{J \text{ Max}} = 150$ °C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Equivalent Circuit



μ A1524A • μ A2524A • μ A3524A

μΑ1524, μΑ2524Α, μΑ3524Α

Floatrical Characteristics Τ - F5°C to 1105°C for the 101504

Electrical Characteristics $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for the $\mu\text{A}1524\text{A}$, -25°C to $+85^{\circ}\text{C}$ for the $\mu\text{A}2524\text{A}$, and 0°C to $+70^{\circ}\text{C}$ for the $\mu\text{A}3524\text{A}$, $V_I = V_C = 20$ V, unless otherwise specified.

			μΑ1524Α/μΑ2524Α			μ Α3524Α			
Symbol	Characteristic	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Turn-on C	haracteristics				•				
V _O	Input Voltage	Operating Range after Turn-on	8.0		40	8.0		40	٧,
	Turn-on Threshold		5.5	7.5	8.5	5.5	7.5	8.5	٧
	Turn-on Current	V _i = 6.0 V		2.5	4.0		2.5	4.0	mA
	Operating Current	V _I = 8.0 V to 40 V		6.0	10		6.0	10	mA
	Turn-on Hysteresis ¹			0.3			0.3		٧
Reference	Section			<u> </u>					
v _o	Output Voltage	T _J = 25°C	4.95	5.0	5.05	4.90	5.0	5.10	٧
V _{R LINE}	Line Regulation	V _I = 10 V to 40 V		10	20		10	30	mV
V _{R LOAD}	Load Regulation	I _L = 0 mA to 20 mA		5.0	50		5.0	50	mV
	Temperature Stability ¹	Over Operating Range		20	50		20	50	mV
los	Output Short Circuit Current	V _{REF} = 0 V, T _J = 25°C		80	100		80	100	mA
No	Noise ¹	10 Hz ≤ f ≤ 10 kHz, T _J = 25°C		40			40		μV _{rm}
	Long Term Stability ¹	T _J = 125°C, 1000 Hrs		20	50		20	50	mV
Oscillator	Section $R_T = 2700 \Omega$, C	$_{T}$ = 0.01 mF, unless otherwis	e specifie	ed	l		L	L	
	Initial Accuracy	T _J = 25°C	41	43	45	39	43	47	kHz
	Temperature Stability ¹	Over Operating Temperature Range		2.0			2.0		%
	Minimum Frequency	$T_J = 25$ °C, $R_T = 150 \text{ k}\Omega$, $C_T = 0.1 \text{ mF}$			140			120	Hz
	Maximum Frequency	$T_J = 25$ °C, $R_T = 2.0 \text{ k}\Omega$, $C_T = 470 \text{ pF}$	500			500			kHz
	Output Amplitude ¹	T _J = 25°C		3.5			3.5		٧
	Output Pulse Width ¹	T _J = 25°C		0.5			0.5		μs
***	Ramp Peak		3.3	3.5	3.7	3.3	3.5	3.7	V
	Ramp Valley	T _J = 25°C	0.6	0.75	0.9	0.6	0.75	0.9	V
Error Amp	plifier Section $V_{CM} = 2.5$	V, unless otherwise specified	d.	1					I
V _{IO} (EA)	Input Offset Voltage		T	0.5	5.0		2.0	10	mV
I _{IB}	Input Bias Current			1.0	5.0		1.0	10	μΑ
l _{IO}	Input Offset Current			.05	1.0		0.5	1.0	μΑ

μ A1524A • μ A2524A • μ A3524A

 μ A1524, μ A2524A, μ A3524A (Cont.) Electrical Characteristics T_A = -55°C to +125°C for the μ A1524A, -25°C to +85°C for the μ A2524A, and 0°C to +70°C for the μ A3524A, V_I = V_C = 20 V, unless otherwise specified.

			μ A 15	24Α/μΑ :	2524A		μ Α3524 Α	١	
Symbol	Characteristic	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
CMR	Common Mode Rejection	V _{CM} = 1.5 V to 5.5 V	60	75		60	75		dB
PSRR	Power Supply Rejection Ratio	V _I = 10 V to 40 V	50	60		50	60		dB
	Output Swing	Minimum Total Range	0.5		5.0	0.5		5.0	٧
	Open Loop Voltage Gain	$\Delta V_O = 1.0 \text{ V to } 4.0 \text{ V},$ $R_L \ge 10 \text{ M}\Omega$	72	80		60	80		dB
	Gain Bandwidth ¹	$T_J = 25$ °C, $A_v = 0$ dB	1.0	3.0		1.0	3.0		MHz
	DC Transconductance ^{1, 2}	$T_J = 25$ °C, 30 k $\Omega \le R_L \le 1.0 M\Omega$		1.6			1.6		mho
Current Li	imit Amplifier Lead 5 = 0	V, unless otherwise specific	ed.						
V _{IO}	Input Offset Voltage	T _J = 25°C, E/A Set for maximum output	190	200	210	180	200	220	mV
V _{IO}	Input Offset Voltage	Over Operating Temperature Range	180		220	170		230	mV
I _{IB}	Input Bias Current			-1.0	-10		-1.0	-10	μΑ
CMR	Common Mode Rejection	V _{Lead 5} = -0.2 V to +5.5 V	50	60		50	60		dB
PSRR	Power Supply Rejection Ratio	V _I = 10 V to 40 V	50	60		50	60		dB
	Output Swing	Minimum Total Range	0.5		5.0	0.5		5.0	٧
	Open Loop Voltage Gain	$V_O = 1.0 \text{ V to } 4.0 \text{ V},$ $R_L \ge 10 \text{ M}\Omega$	70	80		70	80		dB
	Delay Time ¹	Lead 4 to Lead 9, $\Delta V_{I} = 300 \text{ mV}$		300			300		ns
Output Se	ction (Each Output)								
V _{CE}	Collector Emitter Voltage	I _C = 100 μA	60	80		50	80		٧
I _{CE}	Collector Leakage Current	V _{CE} = 50 V		0.1	20		0.1	20	μΑ
V _{CE Sat}	Saturation Voltage	I _C = 20 mA		0.2	0.4		0.2	0.4	٧
		I _C = 100 mA		1.0	1.5		1.0	1.5	
		I _C = 200 mA	-	2.0	2.7		2.0	2.5	
VE	Emitter Output Voltage	I _E = 50 mA	17	18		17	18		٧
t _r	Rise Time ¹	$T_J = 25$ °C, $R = 2.0 \text{ k}\Omega$		150			150		ns
t _f	Fall Time ¹	$T_J = 25$ °C, $R = 2.0 \text{ k}\Omega$		50			50		ns

μ A1524A • μ A2524A • μ A3524A

μΑ1524, μΑ2524Α, μΑ3524Α (Cont.)


Electrical Characteristics $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for the $\mu\text{A}1524\text{A}$, -25°C to $+85^{\circ}\text{C}$ for the $\mu\text{A}2524\text{A}$, and 0°C to $+70^{\circ}\text{C}$ for the $\mu\text{A}3524\text{A}$, $V_I = V_C = 20$ V, unless otherwise specified.

	Characteristic	Conditions	μΑ1524Α/μΑ2524Α			μ Α3524Α			
Symbol			Min	Тур	Max	Min	Тур	Max	Unit
	Comparator Delay ¹	T _J = 25°C, Lead 9 to Output		350			350		ns
	Shutdown Delay ¹	T _J = 25°C, Lead 10 to Output		300			300		ns
	Shutdown Threshold	$T_{J} = 25^{\circ}\text{C}, R_{C} = 2.0 \text{ k}\Omega$	0.6	0.7	1.0	0.6	0.7	1.0	V

Notes

- These parameters are guaranteed by design but not 100% tested in production.
- 2. DC transconductance (g_M) relates to DC open loop voltage gain according to the following equation: A_V = g_M R_L where R_L is the resistance from lead 9 to ground. The minimum g_M specification is used to calculate minimum A_V when the error amplifier output is loaded.

Open Loop Test Circuit (Note 1, 2)




CR03770F


- 1. The μ A1524A should be able to be tested in any 1524 test circuit with two possible exceptions.
 - a. The higher gain bandwidth of the current limit amplifier in the μ A1524A may cause oscillations in an uncompensated 1524 test circuit.
 - b. The effect of the shutdown, lead 10, cannot be seen at the compensation terminal, lead 9; but must be observed at the outputs.
- The circuit will allow all μA1524A functions to be evaluated.

Typical Performance Curves


Supply Current vs Voltage




Error Amplifier Voltage Gain vs Frequency




Pulse Width Modulator Transfer Function




Oscillator Frequency vs **Timing Components**




Output Dead Times vs Timing Capacitor Value




Output Saturation Voltage




Current Limit Amplifier Delay



Shutdown Delay From PWM Comparator — Lead 9



Turn-Off Delay From Shutdown - Lead 10



PC11950F



A Schlumberger Company

μA431A Adjustable Precision Zener Shunt Regulator

Linear Division Voltage Regulators

Description

The μ A431A is a 3-terminal adjustable shunt regulator with guaranteed temperature stability over the entire temperature range of operation. The output voltage may be set at any level greater than 2.5 V (V_{REF}) up to 36 V merely by selecting two external resistors that act as a voltage divided network. Due to the sharp turn-on characteristics this device is an excellent replacement for many zener diode applications.

- Average Temperature Coefficient 50 ppm/°C
- Temperature Compensated For Operation Over The Full Temperature Range
- Programmable Output Voltage
- Fast Turn-On Response
- Low Output Noise


Absolute Maximum Ratings

Absolute maxillium hatiliys		
Storage Temperature Range	-65°C to	+150°C
Operating Temperature Range		
Industrial (µA431AV)	-40°C to	+85°C
Commercial (µA431AC)	0°C to +	70°C
Lead Temperature		
TO-92 Package/SO-8		
(soldering, 10 s)	265°C	
Internal Power Dissipation ^{1,2}		
TO-92 Package	0.78 W	
SO-8 Package	0.81 W	
Cathode Voltage	37 V	
Continuous Cathode Current	-10 mA	to
	+150	mA
Reference Voltage	-0.5 V	
Reference Input Current	10 mA	
Operating Conditions	Min	Max
Cathode Voltage	V_{REF}	37 V
Cathode Current	1.0 mA	100 mA

Notes

- 1. T_{J Max} = 150°C.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the TO-92 at 6.2 mW/°C, and the S0-8 at 6.5 mW/°C.

Connection Diagram TO-92 Package (Top View)



Order Information

μA431AWC

μA431AWV


Device Code Package Code

ΕI Molded Molded

ΕI

Package Description


Connection Diagram SO-8 Package (Top View)



Order Information Device Code Package Code

μA431ASC KC Package Description Molded Surface Mount

Equivalent Circuit



DC Test Circuits

Figure 1 Test Circuit For $V_Z = V_{REF}$






Figure 3 Test Circuit For Off-State Current



Note V_Z = V_{REF} (1 + R1/R2) + I_{REF} • R1

Figure 2 Test Circuit For $V_Z > V_{REF}$




 μ A431A Electrical Characteristics $T_A = 25^{\circ}$ C unless otherwise specified.

Symbol	Characteristic		Condition	Min	Тур	Max	Unit
V _{REF}	Reference Voltage	V _Z = V _{REF} , I _I =	= 10 mA, Fig. 1	2.440	2.495	2.550	٧
V _{DEV}	Deviation of Reference Input Voltage Over Temperature ¹	$V_Z = V_{REF}$, $I_I = 10$ mA, $T_A = \text{full range, Fig. 1}$			8.0	17	mV
$\frac{\Delta V_{REF}}{\Delta V_{Z}}$	Ratio of the Change in Reference Voltage to the	I _Z = 10 mA, Fig. 2	V _Z from V _{REF} to 10 V		-1.4	-2.7	mV/V
_,,	Change in Cathode Voltage	_	V _Z from 10 V to 36 V		-1.0	-2.0	
I _{REF}	Reference Input Current	$R_1 = 10 \text{ k}\Omega$, Final $R_1 = 10 \text{ mA}$, Final $R_2 = 10 \text{ mA}$, Final $R_1 = 10 \text{ mA}$, Final $R_2 = 10 \text{ mA}$, F			2.0	4.0	μΑ
∝ I _{REF}	Deviation of Reference Input Current over Temperature	$R_1 = 10 \text{ k}\Omega$, F $I_1 = 10 \text{ mA}$, $T_A = \text{Full Range}$	- '		0.4	1.2	μΑ
I _{Z(MIN)}	Minimum Cathode Current for Regulation	V _Z = V _{REF} , Fig	g. 1		0.4	1.0	mA
I _{Z(OFF)}	Off-State Current	V _Z = 36 V, V _F	_{REF} = 0 V, Fig. 3		0.3	1.0	μΑ
r _Z	Dynamic Output Impedance ²	V _Z = V _{REF} , Frequency = 0	Hz, Fig. 1			.75	Ω

Notes

 Deviation of reference input voltage, V_{DEV}, is defined as the maximum variation of the reference input voltage over the full temperature range.



The average temperature coefficient of the reference input voltage, $^{\alpha}\,\text{VREF},$ is defined as:

$$\propto V_{REF} \frac{ppm}{^{\circ}C} = \pm \left[\frac{V_{Max} - V_{Min}}{V_{REF} (at \ 25^{\circ}C)} \right]^{10^{6}} = \pm \left[\frac{V_{DEV}}{V_{REF} (at \ 25^{\circ}C)} \right]^{10^{6}}$$

Where:

 $T_2 - T_1$ = full temperature change.

 $^{\rm cc}\,V_{\rm REF}$ can be positive or negative depending on whether the slope is positive or negative.

Example: $V_{DEV} = 8.0$ mV, $V_{REF} = 2495$ mV, $T_2 - T_1 = 70$ °C, slope is positive

$$\propto V_{REF} = \frac{\left[\frac{8.0 \text{ mV}}{2495 \text{ mV}}\right]^{10^6}}{\frac{70^{\circ}\text{C}}{70^{\circ}\text{C}}} = +46 \text{ ppm/}^{\circ}\text{C}$$

2. The dynamic output impedance, rz, is defined as:


$$r_Z = \frac{\Delta V_Z}{\Delta I_Z}$$

When the device is programmed with two external resistors, R1 and R2, (see Figure 2), the dynamic output impedance of the overall circuit, r_Z , is defined as:


$$r_Z = \frac{\Delta V_Z}{\Delta I_Z} \cong \left[r_Z \ 1 + \frac{R1}{R2} \right]$$

Typical Performance Curves


Input Current vs Vz




Thermal Information




Input Current vs Vz




Dynamic Impedance vs Frequency





Stability Boundary Conditions




Note

 The areas under the curves represent conditions that may cause the device to oscillate. For curves B, C, and D, R2 and V+ were adjusted to establish the initial V_{KA} and I_K conditions with C_L = 0. V+ and C_L were then adjusted to determine the ranges of stability.


Typical Characteristics

Test Circuit For Curve A Below




Typical Applications


Shunt Regulator




Series Regulator




Test Circuit for Curves B, C, And D Below



Single Supply Comparator With Temperature Compensated Threshold




Output Control of a Three Terminal Fixed Regulator




Typical Applications (Cont.)

Higher Current Shunt Regulator




CR03890F

Crow Bar




Over Voltage/Under Voltage

Protection Circuit




Voltage Monitor




HIGH LIMIT $\approx V_{REF} \left(1 + \frac{R1A}{R2A} \right)$


Delay Timer



Current Limiter Or Current Source



Constant Current Sink





μA494 Pulse Width Modulated Control Circuit


Linear Division Voltage Regulators

Description

The μ A494 is a monolithic integrated circuit which includes all the necessary building blocks for the design of pulse width modulated (PWM) switching power supplies, including push-pull, bridge and series configurations. The device can operate at switching frequencies between 1.0 kHz and 300 kHz and output voltages up to 40 V. The operating temperature range specified for the μ A494C is 0°C to 70°C and for the μ A494V is -40°C to +85°C.

- Uncommitted Output Transistors Capable Of 200 mA Source Or Sink
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Internal Protection From Double Pulsing Of Outputs With Narrow Pulse Widths Or With Supply Voltages Below Specified Limits
- Dead Time Control Comparator
- Output Control Selects Single Ended Or Push-Pull Operation
- Easily Synchronized (Slaved) To Other Circuits

Connection Diagram 16-Lead DIP (Top View)



Order Information


 Device Code
 Package
 Code
 Package
 Description

 μΑ494PV
 9B
 Molded DIP

 μΑ494DC
 7B
 Ceramic DIP

 μΑ494PC
 9B
 Molded DIP

Block Diagram



Absolute Maximum Ratings

Absolute maximum matings	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Industrial (μA494V)	-40°C to +85°C
Commercial (µA494C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Notes

- 1. $T_{J Max} = 150$ °C for the Molded DIP, and 175 °C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Functional Description

The basic oscillator (switching) frequency is controlled by an external resistor (R_T) and capacitor (C_T). The relationship between the values of R_T , C_T and frequency is shown in Figure 10.

The level of the sawtooth wave form is compared with an error voltage by the pulse width modulated comparator. The output of the PWM Comparator directs the pulse steering flip-flop and the output control logic.

The error voltage is generated by the error amplifier. The error amplifier boosts the voltage difference between the output and the 5.0 V internal reference. See Figure 7 for error amp sensing techniques. The second error amp is typically used to implement current-limiting.

The output control logic selects either push-pull or single ended operation of the output transistors (see Figure 6).

Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage	42 V
Voltage From Any Lead to Ground	
(except lead 8 and lead 11)	$V_{CC} + 0.3 V$
Output Collector Voltage	42 V
Peak Collector Current	
$(I_{C1} \text{ and } I_{C2})$	250 mA

The dead time control prevents on-state overlap of the output transistors as can be seen in *Figure 5*. The dead time is approximately 3.0 or 5.0% of the total period if the dead time control is grounded. This dead time can be increased by connecting the dead time control to a voltage up to 5.0 V.

The frequency response of the error amps (Figure 11) can be modified by using external resistors and capacitors. These components are typically connected between the compensation terminal and the inverting input of the error amps.

The switching frequency of two or more μ A494 circuits can be synchronized. The timing capacitor, C_T is connected as shown in *Figure 8*. Charging current is provided by the master circuit. Discharging is through all the circuits slaved to the master. R_T is required only for the master circuit.

Recommended Operating Conditions

		μ.		
Symbol	Characteristic	Min	Max	Unit
V _{CC}	Power Supply Voltage	7.0	40	V
Vı	Voltage on Any Lead Except Leads 8 and 11 (Referenced to Ground)	-0.3	V _{CC} + 0.3	V
V _{C1} , V _{C2}	Output Voltage Collector	-0.3	40	V
l _{C1} , l _{C2}	Output Collector Current		200	mA
C _T	Timing Capacitor	470	10	pF μF
R _T	Timing Resistor	1.8	500	kΩ
f _{osc}	Oscillator Frequency	1.0	300	kHz
T _A	Operating Temperature Range	0	+70	°C

 μ A494 Electrical Characteristics $T_A=0$ to 70°C for the μ A494C, $T_A=-40$ °C to +85°C for the μ A494V, $V_{CC}=15$ V, $f_{osc}=10$ kHz, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Тур	Max	Unit
Referenc	e Section						
V _{REF}	Reference Voltage ¹	I _{REF} = 1.0 mA		4.75	5.0	5.25	٧
Reg _{LINE}	Line Regulation of Reference Voltage	7.0 V ≤ V _{CC} ≤ 40	0 V		2.0	25	mV
TCV _{REF}	Temperature Coefficient of Reference Voltage	0°C ≤ T _A ≤ 70°C	:		0.01	0.03	%/ °C
Reg _{LOAD}	Load Regulation of Reference Voltage	1.0 mA ≤ I _{REF} ≤	10 mA		1.0	15	mV
los	Output Short Circuit Current	V _{REF} = 0 V 0°C ≤ T _A ≤ +70°C		10	35	50	mA
			-40°C ≤ T _A ≤ +85°C		35		
Oscillator	r Section						
f _{osc}	Oscillator Frequency (Figure 10)	$C_T = 0.01 \ \mu F, R$	$T = 12 \text{ k}\Omega$		10		kHz
Δf _{osc} Os	Oscillator Frequency Change	$C_T = 0.01 \ \mu F$	0°C ≤ T _A ≤ +70°C			2.0	%
		$R_T = 12 \text{ k}\Omega$	-40°C ≤ T _A ≤ +85°C			2.0	l
Dead Tim	ne Control Section						
I _{IB(DT)}	Input Bias Current	V _{CC} = 15 V, 0 V ≤ V ₄ ≤ 5.25 V			-2.0	-10	μΑ
DC _(max)	Maximum Duty Cycle, Each Output	V _{CC} = 15 V, Lea Output Control =		45			%
V _{TH(in)}	Input Threshold Voltage	Zero Duty Cycle			3.0	3.3	٧
		Maximum Duty (Cycle	0			
Error Am	plifier Sections						
V _{IO}	Input Offset Voltage	V ₃ = 2.5 V			2.0	10	mV
I _{IO}	Input Offset Current	V ₃ = 2.5 V			25	250	nA
I _{IB}	Input Bias Current	V ₃ = 2.5 V			0.2	1.0	μΑ
V _{ICR}	Input Common Mode Voltage Range	7.0 V ≤ V _{CC} ≤ 4	0 V	-0.3		V _{CC}	٧
A _{VS}	Large Signal Voltage Gain	$0.5 \ V \le V_3 \le 3.5$	5 V	60	74		dB
BW	Bandwidth				650		kHz
PWM Co	mparator Section (Figure 9)						
V _{THI}	Inhibit Threshold Voltage	Zero Duty Cycle	1		4.0	4.5	٧
I _O –	Output Sink Current ²	0.5 V ≤ V ₃ ≤ 3.5	5 V	-0.2	-0.6		mA
l ₀ +	Output Source Current ²	0.5 V ≤ V ₃ ≤ 3.5	5 V	2.0			mA

μ**Α494**

μA494 (Cont.) Electrical Characteristics $T_A = 0$ to 70°C for the μA494C, $T_A = -40$ °C to +85°C for the μA494V, $V_{CC} = 15$ V, $f_{osc} = 10$ kHz, unless otherwise specified.

Symbol	Characteristic	С	ondition	Min	Тур	Max	Unit
Output S	ection						
V _{CE(sat)}	Output Saturation VoltageCommon Emitter Configuration, (Figure 3)	V _E = 0 V, I _C = 200 mA	0°C ≤ T _A ≤ +70°C -40°C ≤ T _A ≤ +85°C		1.1	1.3	V
	Emitter Follower Configuration, (Figure 4)	V _C = 15 V, I _E = 20	00 mA		1.5	2.5	
I _{C(off)}	Collector Off-State Current	V _{CC} = 40 V, V _{CE}	= 40 V		2.0	100	μΑ
I _{E(off)}	Emitter Off-State Current	$V_{CC} = V_{C} = 40 \text{ V},$ $V_{E} = 0$	$0^{\circ}C \le T_{A} \le +70^{\circ}C,$ $-40^{\circ}C \le T_{A} \le +85^{\circ}C$			-100	μΑ
Output C	control (Figure 6)						
V _{OCL}	Output Control Voltage Required for Single Ended or Parallel Output Operation					0.4	٧
V _{OCH}	Output Control Voltage Required for Push-Pull Operation			2.4			٧
Total De	vice						
Icc	Standby Power Supply Current				6.0	10	mA
Output A	C Characteristics Use Recommer	ided Operating Con	ditions with T _A = 25°C				
t _r	Rise Time of Output Voltage Common Emitter Configuration, (Figure 3)				100	200	ns
	Emitter Follower Configuration, (Figure 4)				100	200	
t _f	Fall Time of Output Voltage Common Emitter Configuration, (Figure 3)				25	100	ns
	Emitter Follower Configuration, (Figure 4)		,		40	100	

Notes

^{1.} Selected devices with tightened tolerance reference voltage available.

^{2.} These limits apply when the voltage measured at Lead 3 is within the range specified.

Test Circuits

Figure 1 Error Amplifier Test Circuit




Figure 2 Current Limit Sense Amplifier
Test Circuit





Figure 3 Common Emitter Configuration
Test Circuit and Waveform






Figure 4 Emitter Follower Configuration Test Circuit and Waveform






Figure 5 Dead Time and Feedback Control Test Circuit



Typical Applications

Figure 6 Output Connections for Single Ended and Push-Pull Configurations






Figure 7 Error Amplifier Sensing Techniques




Figure 8 Slaving Two or More Control Circuits





Figure 9 Error Amplifier and Current Limit Sense Amplifier Output Circuits



Typical Performance Curves

Figure 10 Oscillator Frequency vs Timing Resistance






Figure 11 Amplifier Voltage Gain vs Frequency



Voltage Waveforms





μ A723 Precision Voltage Regulator

Linear Division Voltage Regulators

Description

The µA723 is a monolithic voltage regulator constructed using the Fairchild Planar Epitaxial process. The device consists of a temperature compensated reference amplifier. error amplifier, power series pass transistor and currentlimit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150 mA are required. Provisions are made for adjustable current-limiting and remote shutdown. In addition to the above, the device features low standby current drain, low temperature drift and high ripple rejection. The μ A723 is intended for use with positive or negative supplies as a series, shunt, switching or floating regulator. Applications include laboratory power supplies, isolation regulators for low level data amplifiers, logic card regulators, small instrument power supplies, airborne systems and other power supplies for digital and linear circuits.

- Positive Or Negative Supply Operation
- Series, Shunt, Switching Or Floating Operation
- 0.01% Line And Load Regulation
- Output Voltage Adjustable From 2 V To 37 V
- Output Current To 150 mA Without External Pass Transistor


Absolute Maximum Ratings

Absolute Maximum natings	
Storage Temperature Range	
Ceramic DIP/Metal Can	-65°C to +175°C
Molded DIP/SO Package	-55°C to +150°C
Operating Temperature Range	
Extended (µA723M)	-55°C to +125°C
Commercial (µA723C)	0°C to +70°C
Lead Temperature	
Ceramic DIP/Metal Can	
(soldering, 60 s)	300°C
Molded DIP/SO-14 (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Pulse Voltage from V + to V -,	
(50 ms) (μA723M)	50 V
Continuous Voltage from V+ to V-	40 V
Input/Output Voltage Differential	40 V
Differential Input Voltage	± 5.0 V
Voltage Between Non-Inverting	
Input and V-	8.0 V
Current from V _Z	25 mA
Current from V _{REF}	15 mA

Notes

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Metal Can and
- Ratings supply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.


Connection Diagram 10-Lead Metal Package (Top View)



Lead 5 connected to case.


Order Information Package Code Package Description μΑ723HM 5X Metal μΑ723HC 5X Metal

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)




Order Inform	ation	
Device Code	Package Code	Package Description
μΑ723DM	6A	Ceramic DIP
μΑ723DC	6A	Ceramic DIP
μA723PC	9A	Molded DIP
μA723SC	KD	Molded Surface Mount

Block Diagram



Equivalent Circuit



μΑ723

 μA723M Electrical Characteristics $T_A = 25 \, ^{\circ}\text{C}, \ V_I = V + = V_C = 12 \ \text{V}, \ V - = 0, \ V_O = 5 \ \text{V}, \ I_L = 1 \ \text{mA}, \ R_{SC} = 0, \ C1 = 100 \ \text{pF}, \ C_{REF} = 0, \ \text{unless otherwise specified}.$

Symbol	Characteristic ¹		Condition	Min	Тур	Max	Unit
V _{R LINE}	Line Regulation	V _I = 12 V to V _I = 15 V			0.01	0.1	%Vo
		V _I = 12 V to	o V _I = 40 V		0.02	0.2	
		$-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C},$ V _I = 12 V to V _I = 15 V				0.3	
V _{R LOAD}	Load Regulation	IL = 1 mA t	o I _L = 50 mA		0.03	0.15	%V _O
		, ,	-55°C ≤ T _A ≤ +125°C, I _L = 1 mA to I _L = 50 mA			0.6	
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 50 Hz to 10 kHz			74		dB
		$f = 50$ Hz to 10 kHz, $C_{REF} = 0.5 \mu F$			86		
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	-55°C ≤ T _A ≤ + 125°C			0.002	0.015	%/°C
los	Output Short Circuit Current	$R_{SC} = 10 \Omega$	$R_{SC} = 10 \Omega$, $V_O = 0$		65		mA
V _{REF}	Reference Voltage	I _{REF} = 0.1 n	nA	6.95	7.15	7.35	٧
V _{REF} (Load)	Reference Voltage Change With Load	I _{REF} = 0.1 n	nA to 5 mA			20	mV
No	Noise	BW = 100 H	Hz to 10 kHz, C _{REF} = 0		20		μV_{rms}
		BW = 100 H	Hz to 10 kHz, $C_{REF} = 5.0 \mu F$		2.0		
S	Long Term Stability	$T_J = T_{J \text{ Max}}$	T _A = 25°C For End Point Measurement		0.1		%/1000 hrs
I _{SCD}	Standby Current Drain	I _L = 0, V _I = 30 V			2.3	3.5	mA
V _{IR}	Input Voltage Range			9.5		40	V
V _{OR}	Output Voltage Range			2.0		37	٧
V _I – V _O	Input/Output Voltage Differential	,		3.0		38	٧


Symbol	Characteristic ¹	Condition	Min	Тур	Max	Unit
V _{R LINE}	Line Regulation	V _I = 12 V to V _I = 15 V		0.01	0.1	%Vo
		V _I = 12 V to V _I = 40 V		0.1	0.5	
		$0^{\circ}C \le T_{A} \le 70^{\circ}C$, V _I = 12 V to V _I = 15 V			0.3	
V _{R LOAD}	Load Regulation	$I_L = 1.0$ mA to $I_L = 50$ mA		0.03	0.2	%Vo
		$0^{\circ}\text{C} \le T_{\text{A}} \le 70^{\circ}\text{C},$ $I_{\text{L}} = 1.0 \text{ mA to } I_{\text{L}} = 50 \text{ mA}$			0.6	
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 50 Hz to 10 kHz		74		dB
		$f = 50$ Hz to 10 kHz, $C_{REF} = 5 \mu F$		86		
ΔV _O /ΔT	Average Temperature Coefficient of Output Voltage	0°C ≤ T _A ≤ 70°C		0.003	0.015	%/°C
los	Output Short Circuit Current	$R_{SC} = 10 \Omega$, $V_O = 0$		65		mA
V _{REF}	Reference Voltage	I _{REF} = 0.1 mA	6.80	7.15	7.50	٧
V _{REF} (Load)	Reference Voltage Change With Load	I _{REF} = 0.1 mA to 5 mA			20	mV
No	Noise	BW = 100 Hz to 10 kHz, C _{REF} = 0		20		μV _{rms}
		BW = 100 Hz to 10 kHz, $C_{REF} = 5 \mu F$		2.0		
S	Long Term Stability	T _J = T _{J Max} T _A = 25°C For End Point Measurement		0.1		%/1000 hrs
I _{SCD}	Standby Current Drain	I _L = 0, V _I = 30 V		2.3	4.0	mA
V _{IR}	Input Voltage Range		9.5		40	V
V _{OR}	Output Voltage Range		2.0		37	V
V _I – V _O	Input/Output Voltage Differential		3.0		38	٧

Note


Divider impedance as seen by error amplifier ≤ 10 kΩ connected as shown in Figure 1. Line and load regulation specifications are given for the condition
of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions.

Typical Performance Curves for μ A723 and μ A723C


Load Transient Response




Current-Limiting Characteristics vs Junction Temperature




Line Regulation vs Input/Output Voltage Differential




Load Regulation vs Input/Output Voltage Differential




Line Transient Response




Output Impedance vs Frequency




Typical Performance Curves for μ A723 Maximum Load Current vs



Load Regulation Characteristics Without Current-Limiting




Load Regulation Characteristics With Current-Limiting




PC08520

Typical Performance Curves for μ A723 **Load Regulation Characteristics**






Current-Limiting Characteristics




Standby Current Drain vs Input Voltage




Typical Performance Curves for µA723C


Maximum Load Current vs Input/Output Voltage Differential




Load Regulation Characteristics Without Current-Limiting




Current-Limiting Characteristics




Maximum Load Current vs Input/Output Voltage Differential



Load Regulation Characteristics With **Current-Limiting**




Standby Current Drain vs Input Voltage



PC08580F

Typical Applications

Figure 1 Basic Low Voltage Regulator




1.5 mV

Typical Performance Regulated Output Voltage + 5.0 V Line Regulation ($\Delta V_{I} = 3.0$ V) 0.5 mV

Load Regulation ($\Delta I_L = 50$ mA) $R_3 = \frac{R_1 R_2}{R_1 + R_2}$ for minimum temperature drift.

Figure 3 Negative Voltage Regulator (Note 1)




Typical Performance Regulated Output Voltage -15 V Line Regulation ($\Delta V_{I}=3.0$ V) 1 mV Load Regulation ($\Delta I_{L}=100$ mA) 2 mV

Note

1. For metal can applications where V_Z is required, an external 6.2 V Zener diode should be connected in series with V_O .

Figure 2 Basic High Voltage Regulator $(V_O = 7.0 \text{ V to } 37 \text{ V})$




Typical Performance

Regulated Output Voltage +15 V Line Regulation (Δ V_I = 3.0 V) 1.5 mV Load Regulation (Δ I_L = 50 mA) 4.5 mV

 $R_3 = \frac{R_1 \ R_2}{R_1 + R_2} \ \text{for minimum temperature drift.}$

R₃ may be eliminated for minimum component count.


Figure 4 Positive Voltage Regulator (External NPN Pass Transistor)



Typical Performance Regulated Output voltage +15 V Line Regulation ($\Delta V_{I} = 3.0 \text{ V}$) 1.5 mV Load Regulation ($\Delta I_{L} = 1.0 \text{ A}$) 15 mV

Typical Applications (Cont.)

Figure 5 Positive Voltage Regulator (External PNP Pass Transistor)



Typical Performance
Regulated Output Voltage +5.0 VLine Regulation ($\Delta V_{\parallel} = 3.0 \text{ V}$) 0.5 mV
Load Regulation ($\Delta I_{\parallel} = 1.0 \text{ A}$) 5.0 mV

Figure 7 Remote Shutdown Regulator with Current-Limiting (Note 1)




Figure 6 Foldback Current-Limiting





Figure 8 Output Voltage Adjust



^{1.} Current limit transistor may be used for shutdown if current limiting is not required. Add diode if ${
m V_O}>10$ V.



A Schlumberger Company

μA78G • μA79G4-Terminal AdjustableVoltage Regulators

Linear Division Voltage Regulators

Description


The μ A78G and μ A79G are 4-terminal adjustable voltage regulators. They are designed to deliver continuous load currents of up to 1.0 A with a maximum input voltage of +40 V for the positive regulator μ A78G and -40 V for the negative regulator μ A79G. Output current capability can be increased to greater than 1.0 A through use of one or more external transistors. The output voltage range of the μ A78G positive voltage regulator is +5 V to +30 V and the output voltage range of the negative μ A79G is -30 V to -2.2 V. For systems requiring both a positive and negative, the μ A78G and μ A79G are excellent for use as a dual tracking regulator with appropriate external circuitry. These 4-terminal voltage regulators are constructed using the Fairchild Planar process.

- Output Current In Excess Of 1 A
- μA78G Positive Output +5 To +30 V
- μA79G Negative Output −30 To −2.2 V
- Internal Thermal Overload Protection
- Internal Short Circuit Protection
- Output Transistor Safe-Area Protection

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +150°C
Operating Junction	
Temperature Range	0°C to 150°C
Lead Temperature (soldering, 10 s)	265°C
Power Dissipation	Internally Limited
Input Voltage	
μA78G	+40 V
μA79G	-40 V
Control Lead Voltage	
μ A78 G	$0 V \leq V + \leq V_O$
μ A 79G	$V_{O^-} \leqslant V \leqslant 0 V$

Connection Diagram 4-Lead TO-202 Package (Top View)



Heat sink tabs connected to common through device substrate.

Order Information
Device Code Package Code I


Package Description

μA78GU1C

8Z

Power Watt


Connection Diagram 4-Lead TO-202 Package (Top View)




Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

Order InformationDevice CodePackage CodePackage DescriptionμΑ79GU1C8ZPower Watt

μΑ78G Equivalent Circuit



μΑ79G Equivalent Circuit (Note 1)



Note

1. All Resistor values in ohms

μΑ78G • μΑ79G

 μA78G Electrical Characteristics $0\,^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 125\,^{\circ}\text{C}, \ \text{C}_{\text{I}} = 0.33 \ \mu\text{F}, \ \text{C}_{\text{O}} = 0.1 \ \mu\text{F}, \ \text{V}_{\text{I}} = 10 \ \text{V}, \ \text{I}_{\text{O}} = 500 \ \text{mA}, \ \text{Test Circuit 1, unless otherwise specified.}$

Symbol	Characteristic	Co	ndition ^{1,3}		Min	Тур	Max	Unit
V _{IR}	Input Voltage Range	T _J = 25°C			7.5		40	٧
V _{OR}	Output Voltage Range	$V_1 = V_O + 5.0 \text{ V}$			5.0		30	V
V _O	Output Voltage Tolerance	$V_{O} + 3.0 \ V \le V_{I} \le 5.0 \ \text{mA} \le I_{O} \le 1.0$	$V_0 + 3.0 \text{ V} \le V_1 \le V_0 + 15 \text{ V}, \qquad T_J = 25^{\circ}\text{C}$ 5.0 mA $\le I_0 \le 1.0 \text{ A}$				4.0	% V _O
		P _D ≤ 15 W, V _{I max}	= 38 V				5.0	
V _{O LINE}	Line Regulation	$T_J = 25^{\circ}\text{C}, \ V_O \le 10$ $(V_O + 2.5 \ V) \le V_I \le 10$					1.0	% V _O
V _{O LOAD}	Load Regulation	T _J = 25°C,	$T_J = 25^{\circ}\text{C},$ $V_I = V_O + 5.0 \text{ V}$ 250 mA $\leq I_O \leq 750 \text{ mA}$ 5.0 mA $\leq I_O \leq 1.5 \text{ A}$				1.0	% V _O
		$V_1 = V_O + 5.0 V$					2.0	
Ic	Control Lead Current	T _J = 25°C			1.0	5.0	μΑ	
						8.0		
la	Quiescent Current	T _J = 25°C			3.2	6.0	mA	
						7.0		
$\Delta V_I / \Delta V_O$	Ripple Rejection		8.0 $V \le V_1 \le 18 \text{ V}$, f = 2400 Hz $V_0 = 5.0 \text{ V}$, $I_C = 350 \text{ mA}$		68	78		dB
N _O	Noise	$T_J = 25$ °C, 10 Hz < $V_O = 5.0$ V, $I_O = 5.0$				8.0	40	μV/V _O
V _{DO}	Dropout Voltage ²					2.0	2.5	٧
los	Output Short Circuit Current	$T_J = 25^{\circ}C, \ V_I = 30$	V			.750	1.2	Α
l _{pk}	Peak Output Current	T _J = 25°C			1.3	2.2	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature	$V_0 = 5.0 \text{ V},$, , ,				0.4	mV/°C
	Coefficient of Output Voltage	I _O = 5.0 mA	T _A = 25°C to	125°C			0.3	Vo
V _C	Control Lead Voltage	T _J = 25°C			4.8	5.0	5.2	٧
	(Reference)				4.75		5.25	

Notes

1. V_O is defined for the μ A78G as $V_O = \frac{H1 + H2}{R2}$ (5.0); the μ A79G as $V_O = \frac{R1 + R2}{R2}$ (-2.23).

Dropout Voltage is defined as that input/output voltage differential which causes the output voltage to decrease by 5% of its initial value.

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_w ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

μΑ78G • μΑ79G

 μ A79G Electrical Characteristics 0°C \leq T_A \leq 125°C for μ A79G, V_I = -10 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, Test Circuit 2 and Note 3, unless otherwise specified.

Symbol	Charateristic	C	ondition ¹		Min	Тур	Max	Unit
V _{IR}	Input Voltage Range	T _J = 25°C			-40		-7.0	٧
V _{OR}	Nominal Output Voltage Range	$V_{I} = V_{O} - 5.0 \text{ V}$			-30		-2.23	٧
Vo	Output Voltage	$V_O - 15 \text{ V} \le V_I \le V_O - 3.0 \text{ V}$ $5.0 \text{ mA} \le I_O \le 1.0 \text{ A}$ $P_D \le 15 \text{ W}, V_{I \text{ Max}} = -3.8 \text{ V}$				4.0	%V _O	
	Tolerance					5.0		
V _{O LINE}	Line Regulation	$T_J = 25^{\circ}C, \ V_O \ge -$ $(V_O - 20 \ V) \le V_I \le$					1.0	%V _O
VO LOAD	Load Regulation	$T_J = 25^{\circ}C$, $250 \text{ mA} \le I_O \le 750 \text{ mA}$				1.0	%Vo	
		$V_{I} = V_{O} - 5.0 \text{ V}$	5.0 mA ≤ I _O ≤	≤1.5 A			2.0	
Ic	Control Lead Current	T _J = 25°C			0.4	2.0	μΑ	
						3.0		
la	Quiescent Current	T _J = 25°C			0.5	2.5	mA	
							3.0	
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_O = -8.0 \text{ V}, V_I = 1_C = 350 \text{ mA}$	-13 V, f = 2400	Hz,	50	60		dB
No	Noise	$T_J = 25$ °C, 10 Hz = $V_O = -8.0$ V, $I_O = -8.0$				25	80	μV/V _O
V _{DO}	Dropout Voltage ²					1.1	2.3	٧
los	Output Short Circuit Current	$T_J = 25^{\circ}C, V_I = -3$	0 V			0.25	1.2	Α
I _{pk}	Peak Output Current	T _J = 25°C			1.3	2.1	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature	V _O = -5.0 V,	$T_A = -55$ °C to	+25°C			0.3	mV/°C/
	Coefficient of Output Voltage	I _O = 5.0 mA	$T_A = 25^{\circ}C$ to	125°C			0.3	V _O
V _C	Control Lead Voltage	T _J = 25°C			-2.32	-2.23	-2.14	V
	(Reference)				-2.35		-2.11	

Note

^{1.} V_O is defined for the μ A78G as $V_O = \frac{\text{H1} + \text{H2}}{\text{R2}}$ (5.0); the μ A79G as $V_O = \frac{\text{R1} + \text{R2}}{\text{R2}}$ (-2.23).

^{2.} Dropout voltage is defined as that input/output voltage differential which causes the output voltage to decrease by 5% of its initial value.


^{3.} The convention for negative regulators is the algebraic value, thus

⁻¹⁵ V is less than -10 V.


^{4.} All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W \leq 10 ms, duty cycle \leq 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

Typical Performance Curves for µA78G


Peak Output Current vs Input/Output Differential Voltage




Quiescent Current vs input Voltage




Control Current vs Junction Temperature




Differential Control Voltage vs Input Voltage




Differential Control Voltage vs **Output Current**




Ripple Rejection vs **Output Voltage**




Dropout Voltage vs Junction Temperature vs Frequency



Load Transient Response




Ripple Rejection vs Frequency




PC11870F

Typical Performance Curves for μ A79G


Line Transient Response



Peak Output Current vs Input/Output Differential Voltage




Quiescent Current vs




PC11680F

Control Current vs Junction Temperature




Differential Control Voltage vs




PC11720F


Differential Control Voltage vs Output Current




Ripple Rejection vs Output Voltage



Dropout Voltage vs




Ripple Rejection vs Frequency



PC11760F


Typical Performance Curves for μ A79G (Cont.)

Load Transient Response




Test Circuits

μA78G Test Circuit 1



 $V_{O} = \left(\frac{R1 + R2}{R2}\right) V_{CONT}$ $V_{CONT} \text{ Nominal} = 5.0 \text{ V}$

μA79G Test Circuit 2




 $V_{O} = \left(\frac{R1 + R2}{R2}\right) V_{CONT}$

V_{CONT} Nominal = -2.23 V Recommended R2 current ≈ 1.0 mA

 \therefore R2 = 5.0 kΩ (μ A78G) R2 = 2.2 kΩ (μ A79G)

Line Transient Response



Design Considerations

The μ A78G and μ A79G Adjustable Voltage Regulators have an output voltage which varies from V_{CONT} to typically

$$V_1 - 2.0 \text{ V by } V_0 = V_{CONT} \frac{R1 + R2}{R2}$$

The nominal reference in the μ A78G is 5.0 V and μ A79G is -2.23 V. If we allow 1.0 mA to flow in the control string to eliminate bias current effects, we can make R2 = 5.0 k Ω in the μ A78G. Then, the output voltage is; V $_{O}$ = (R1 + R2) V, where R1 and R2 are in k Ω s.

Example: If R2 = 5.0 k Ω and R1 = 10 k Ω then V_O = 15 V nominal, for the μ A78G R2 = 2.2 k Ω and R1 = 12.8 k Ω then V_O = -15.2 nominal, for the μ A79G

By proper wiring of the feedback resistors, load regulation of the device can be improved significantly.

Both μ A78G and μ A79G regulators have thermal overload protection from excessive power, internal short circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

	Typ °C/W	Max °C/W	Typ °C/W	Max °C/W
Package	$\theta_{\sf JC}$	$\theta_{\sf JC}$	$\theta_{\sf JA}$	θ_{JA}
Power Watt	7.5	11	75	80

$$\begin{split} P_{D~Max} &= \frac{T_{J~Max} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or} \\ &= \frac{T_{J~Max} - T_{A}}{\theta_{JA}} \text{ (without a heat sink)} \end{split}$$

 $\theta_{\mathsf{CA}} = \theta_{\mathsf{CS}} + \theta_{\mathsf{SA}}$

Solving for T_J :

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA})$$
 or
= $T_A + P_D\theta_{JA}$ (without heat sink)

Where:

T_J = Junction TemperatureT_A = Ambient Temperature

P_D = Power Dissipation

 θ_{JA} = Junction to ambient thermal resistance


 θ_{JC} = Junction to case thermal resistance

 θ_{CA} = Case to ambient thermal resistance

 θ_{CS} = Case to heat sink resistance

SA = Heat sink to ambient thermal resistance


μΑ78G and μΑ79G Power Tab (U1) Package Worst Case Power Dissipation vs Ambient Temperature




PC11880F

Typical Applications For μ **A78G** (Note 1) Bypassing of the input and output (0.33 μ F and 0.1 μ F, respectively) is necessary.

Basic Positive Regulator



Positive 5.0 V to 30 V Adjustable Regulator




Note


All resistor values in ohms.

Typical Applications For μ A78G (Note 1) (Cont.)


Positive 5.0 V to 30 V Adjustable Regulator ($I_{\rm O} > 5.0$ A) (Note 2)



Positive High Current Short Circuit, Protected Regulator




\pm 10 V, 1.0 A Dual Tracking Regulator (Note 3)



Notes

- 1. All resistor values in ohms.
- 2. External series pass device is not short circuit protected.
- If load is not ground referenced, connect reverse biased diodes from outputs to ground.

Positive High Current, Short Circuit Protected Regulator





μ A78L00 Series 3-terminal positive voltage regulators

Linear Division Voltage Regulators

Description

The μ A78L00 series of 3-terminal positive voltage regulators is constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting and thermal shutdown, making them essentially indestructible. If adequate heat sinking is provided, they can deliver up to 0mA output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition, they can be used with power pass elements to make high current voltage regulators. The μ A78L00 used as a Zener diode/resistor combination replacement, offers an effective output impedance improvement of typically two orders of magnitude, along with lower quiescent current and lower noise.

- Output Current Up To 100 mA
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Available in JEDEC TO-92
- Output Voltages Of 5.0 V, 6.2 V, 8.2 V, 9.0 V, 12 V, 15 V
- Output Voltage Tolerances Of ±5% Over The Temperature Range

Absolute Maximum Ratings


5.0 V to 15 V

Storage Temperature Range
Operating Junction Temperature Range
Industrial (μΑ78L00V)
Commercial (μΑ78L00C)
Lead Temperature
TO-92 Package/SO-8
(soldering, 10 s)
Oec to +125°C

Power Dissipation
Internally Limited
Input Voltage


35 V

Connection Diagram TO-92 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μΑ78L05AWV	El	Molded
μA78L09AWV	El	Molded
μΑ78L12AWV	El	Molded
μA78L15AWV	El	Molded
μA78L62AWV	El	Molded
μA78L82AWV	El	Molded
μA78L05AWC	El	Molded
μA78L09AWC	El	Molded
μA78L12AWC	El	Molded
μA78L15AWC	El	Molded
μA78L62AWC	El	Molded
μA78L82AWC	El	Molded

Connection Diagram SO-8 Package (Top View)



Order Information
Device Code Package Code


μA78L05ASC

KC

Package Description

Molded Surface Mount

Equivalent Circuit



μA78L05AC³ Electrical Characteristics 0°C \le T_A \le 125°C, V_I = 10 V, I_O = 40 mA, C_I = 0.33 μF, C_O = 0.1 μF, unless otherwise specified. ¹

Symbol	Characteris	stic	Co	ondition	Min	Тур	Max	Unit	
v _o	Output Voltage		T _J = 25°C	T _J = 25°C			5.2	٧	
V _{R LINE}	Line Regulation		T _J = 25°C	7.0 V ≤ V _I ≤ 20 V		55	150	mV	
				8.0 V ≤ V _I ≤ 20 V		45	100	00	
V _{R LOAD}	Load Regulation		T _J = 25°C	1.0 mA ≤ I _O ≤ 100 V 11		60	mV		
				1.0 mA ≤ I _O ≤ 40 mA		5.0	30		
V _O	Output Voltage ²		7.0 V ≤ V _I ≤ 20 V	1.0 mA ≤ I _O ≤ 40 mA	4.75		5.25	٧	
			7.0 $V \leq V_I \leq V_{Max}$	1.0 mA ≤ I _O ≤ 70 mA	4.75		5.25		
la	Quiescent Current					2.0	5.5	mA	
ΔI_Q	Quiescent Current	with line	8.0 V≤V _I ≤20 V	8.0 V ≤ V _I ≤ 20 V			1.5	mA	
	Change with load		1.0 mA ≤ I _O ≤ 40 mA				0.1		
No	Noise		T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz			40		μV	
$\Delta V_I/\Delta V_O$	Ripple Rejection		$f = 120 \text{ Hz}, 8.0 \text{ V} \le \text{V}_{\text{I}} \le 18 \text{ V},$ $\text{T}_{\text{J}} = 25^{\circ}\text{C}$		41	49		dB	
V _{DO}	Dropout Voltage		T _J = 25°C			1.7		٧	

μA78L05AC³ (Cont.) Electrical Characteristics 0°C \le T_A \le 125°C, V_I = 10 V, I_O = 40 mA, C_I = 0.33 μF, C_O = 0.1 μF, unless otherwise specified. ¹

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{pk} /I _{OS}	Peak Output/Output Short Circuit Current	$T_J = 25^{\circ}C$		140		mA
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA		-0.65		mV/°C

 μ A78L62AC³ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 12 V, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified. ¹

Symbol	Characteris	stic	Co	ndition	Min	Тур	Max	Unit
V _O	Output Voltage		T _J = 25°C		5.95	6.2	6.45	٧
V _{R LINE}	Line Regulation		T _J = 25°C	8.5 V ≤ V _I ≤ 20 V		65	175	mV
				9.0 V ≤ V _I ≤ 20 V		55	125	
V _{R LOAD}	Load Regulation		T _J = 25°C	1.0 mA ≤ I _O ≤ 100 mA		13	80	mV
				1.0 mA ≤ I _O ≤ 40 mA		6.0	40	
Vo	Output Voltage ²		8.5 V ≤ V _I ≤ 20 V	1.0 mA ≤ I _O ≤ 40 mA	5.90		6.5	٧
			8.5 $V \leq V_I \leq V_{Max}$	1.0 mA ≤ I _O ≤ 70 mA	5.90		6.5	
la	Quiescent Current					2.0	5.5	mA
ΔI_Q	Quiescent Current with line Change with load		8.0 $V \leq V_1 \leq 20 V$				1.5	mA
			1.0 mA ≤ I _O ≤ 40 mA				0.1	
No	Noise		T _A = 25°C, 10 Hz ≤	f≤100 kHz		50		μV
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 120 Hz, 10 V ≤ \ T _J = 25°C	/ _I ≤ 20 V,	40	46		dB
V_{DO}	Dropout Voltage		T _J = 25°C			1.7		٧
I _{pk} /I _{OS}	Peak Output/Outpu Circuit Current	ıt Short	T _J = 25°C	T _J = 25°C		140		mA
$\Delta V_{O}/\Delta T$	Average Temperate Coefficient of Outp		I _O = 5.0 mA			-0.75		mV/°C

μ**A78L82AC**3

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified. ¹

Symbol	Characteristic		Condition		Тур	Max	Unit
$\overline{V_0}$	Output Voltage	T _J = 25°C		7.87	8.2	8.53	٧
V _{R LINE}	Line Regulation	T _J = 25°C	11 V ≤ V _I ≤ 23 V		80	175	mV
			12 V ≤ V _I ≤ 23 V		70	125	
V _{R LOAD}	Load Regulation	T _J = 25°C	1.0 mA ≤ I _O ≤ 100 mA		15	80	mV
			1.0 mA ≤ I _O ≤ 40 mA		8.0	40	

 μ A78L82AC³ (Cont.) Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Asia Typ Max

Symbol	Characteris	stic	Condition			Тур	Max	Unit
$\overline{V_0}$	Output Voltage ²		11 V ≤ V _I ≤ 23 V	1.0 mA ≤ I _O ≤ 40 mA	7.8		8.5	٧
			11 V ≤ V _I ≤ V _{Max}	1.0 mA ≤ I _O ≤ 70 mA	7.8		8.6	
IQ	Quiescent Current					2.1	5.5	mA
ΔI_Q	Quiescent Current with line		12 V ≤ V _I ≤ 23 V				1.5	mA
	Change	with load	1.0 mA ≤ I _O ≤ 40 m	ıA			0.1	
No	Noise	-	T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz			60		μV
$\Delta V_I/\Delta V_O$	Ripple Rejection	,	f = 120 Hz, 12 V ≤ T _J = 25°C	$f = 120 \text{ Hz}, 12 \text{ V} \le \text{V}_1 \le 22 \text{ V},$ $T_J = 25^{\circ}\text{C}$		45		dB
$\overline{V_{DO}}$	Dropout Voltage		T _J = 25°C			1.7		V
I _{pk} /I _{OS}	Peak Output/Outpu Circuit Current	ut Short	Short T _J = 25°C			140		mA
$\Delta V_{O}/\Delta T$	Average Temperate Coefficient of Outp		I _O = 5.0 mA	I _O = 5.0 mA		-0.8		mV/°C

 $\mu \text{A78L09AC}^3$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 15 V, I_O = 40 mA, C_I = 0.33 $\mu \text{F},$ C_O = 0.1 $\mu \text{F},$ unless otherwise specified. 1

Symbol	Characteris	tic	Co	ndition	Min	Тур	Max	Unit
$\overline{v_0}$	Output Voltage		T _J = 25°C		8.64	9.0	9.36	V
V _{R LINE}	Line Regulation		T _J = 25°C	11.5 V ≤ V _I ≤ 24 V		90	200	mV
				13 V ≤ V _I ≤ 24 V		100	150	
V _{R LOAD}	Load Regulation		T _J = 25°C	1.0 mA ≤ I _O ≤ 100 mA		20	90	mV
				1.0 mA ≤ I _O ≤ 40 mA		10	45	
$\overline{v_0}$	Output Voltage ²		11.5 V ≤ V _I ≤ 24 V	1.0 mA ≤ I _O ≤ 40 mA	8.55		9.45	٧
			11.5 V ≤ V _I ≤ V _{Max}	1.0 mA ≤ I _O ≤ 70 mA	8.55		9.45	
IQ	Quiescent Current					2.1	5.5	mA
ΔI_Q	Quiescent Current with line		11.5 V ≤ V _I ≤ 24 V				1.5	mA
	Change	with load	1.0 mA ≤ I _O ≤ 40 mA	4			0.1	
No	Noise		T _A = 25°C, 10 Hz ≤1	i≤100 kHz		70		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 120 Hz, 15 V ≤ V T _J = 25°C	V _I ≤ 25 V,	38	44		dB
V_{DO}	Dropout Voltage		T _J = 25°C			1.7		٧
I _{pk} /I _{OS}	Peak Output/Outpu Circuit Current	t Short	T _J = 25°C			140		mA
$\Delta V_{O}/\Delta T$	Average Temperatu Coefficient of Outp		I _O = 5.0 mA			-0.9		mV/°C

 $\mu \text{A78L12AC}^3$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 19 V, I_O = 40 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified. 1

Symbol	Characteris	tic	Co	Condition N T = 25°C 1			Max	Unit
V _O	Output Voltage		T _J = 25°C		11.5	12	12.5	٧
V _{R LINE}	Line Regulation		T _J = 25°C	14.5 V ≤ V _I ≤ 27 V		120	250	mV
				16 V ≤ V _I ≤ 27 V		100	200	
V _{R LOAD}	Load Regulation		T _J = 25°C	1.0 mA ≤ I _O ≤ 100 mA		20	100	mV
				1.0 mA ≤ I _O ≤ 40 mA		10	50	
V _O	Output Voltage ²		14.5 V ≤ V _I ≤ 27 V	1.0 mA ≤ I _O ≤ 40 mA	11.4		12.6	٧
			14.5 V ≤ V _I ≤ V _{Max}	1.0 mA ≤ I _O ≤ 70 mA	11.4		12.6	
lQ	Quiescent Current					2.1	5.5	mA
$\Delta I_{\mathbf{Q}}$	Quiescent Current with line		16 V ≤ V _I ≤ 27 V				1.5	mA
	Change	with load	1.0 mA ≤ I _O ≤ 40 mA				0.1	
No	Noise		T _A = 25°C, 10 Hz ≤1	f ≤ 100 kHz		80		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 120 Hz, 15 V ≤ V T _J = 25°C	V _I ≤ 25 V,	37	42		dB
V _{DO}	Dropout Voltage		T _J = 25°C			1.7		٧
I _{pk} /I _{OS}	Peak Output/Outpu Circuit Current	t Short	T _{J.} = 25°C			140		mA
$\Delta V_{O}/\Delta T$		Average Temperature Coefficient of Output Voltage				-1.0		mV/°C

 $\mu\text{A78L15AC}^3$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 40 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified. 1

Symbol	Characteris	tic	Co	endition	Min	Тур	Max	Unit
V _O	Output Voltage		T _J = 25°C		14.4	15	15.6	٧
V _{R LINE}	Line Regulation		T _J = 25°C	17.5 V ≤ V _I ≤ 30 V		130	300	mV
				20 V ≤ V _I ≤ 30 V		110	250	
V _{R LOAD}	Load Regulation		T _J = 25°C	1.0 mA ≤ I _O ≤ 100 mA		25	150	mV
				1.0 mA ≤ I _O ≤ 40 mA		12	75	
v _o	Output Voltage ²	Output Voltage ²		1.0 mA ≤ I _O ≤ 40 mA	14.25		15.75	٧
			17.5 V ≤ V _I ≤ V _{Max}	1.0 mA ≤ I _O ≤ 70 mA	14.25		15.75	
la	Quiescent Current					2.2	5.5	mA
ΔI_Q	Quiescent Current	with line	20 V≤V _I ≤30 V				1.5	mA
	Change	with load	1.0 mA ≤ I _O ≤ 40 mA				0.1	
No	Noise		T _A = 25°C, 10 Hz ≤		90		μ٧	

 μ A78L15AC³ (Cont.)

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 40 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.¹


Symbol	Characteristic	Condition	Min	Тур	Max	Unit				
$\Delta V_I/\Delta V_O$	Ripple Rejection	$f = 120 \text{ Hz}, 18.5 \text{ V} \le \text{V}_1 \le 28.5 \text{ V},$ $\text{T}_J = 25^{\circ}\text{C}$	34	39		dB				
V _{DO}	Dropout Voltage	T _J = 25°C		1.7		٧				
I _{pk} /I _{OS}	Peak Output/Output Short Circuit Current	T _J = 25°C		140		mA				
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA		-1.3		mV/°C				

Notes


- The maximum steady state usable output current and input voltage are very dependent on the heat sinking and/or lead length of the package. The data above represent pulse test conditions with junction temperatures as indicated at the initiation of tests.
- 2. Power Dissipation ≤ .75 W.
- 3. Industrial Grade product is guaranteed to have output voltage tolerances less than $\pm 8\%$ at -40°C.

Typical Performance Curves


Worst Case Power Dissipation vs Ambient Temperature (TO-92)



Dropout Voltage vs Junction Temperature



Dropout Characteristics




Note


Other μ A78L00 Series devices have similar curves.

Typical Performance Curves (Cont.)


Quiescent Current vs Input Voltage




Quiescent Current vs Temperature




Ripple Rejection vs Frequency



Line Transient Response



Load Transient Response



Design Considerations

The μ A78L series regulators have thermal overload protection from excessive power, internal short-circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (125°C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Thermal Considerations

PC09660E

The TO-92 molded package manufactured by Fairchild is capable of unusually high power dissipation due to the lead frame design. However, its thermal capabilities are generally overlooked because of a lack of understanding of the thermal paths from the semiconductor junction to ambient temperature. While thermal resistance is normally specified for the device mounted 1 cm above an infinite heat sink, very little has been mentioned of the options available to improve on the conservatively rated thermal capability.

An explanation of the thermal paths of the TO-92 will allow the designer to determine the thermal stress he is applying in any given application.

The TO-92 Package

The TO-92 package thermal paths are complex. In addition to the path through the molding compound to ambient temperature, there is another path through the leads, in parallel with the case path, to ambient temperature, as shown in Figure 1.

The total thermal resistance in this model is then:

$$\theta_{\mathsf{JA}} = \frac{(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}) \ (\theta_{\mathsf{JL}} + \theta_{\mathsf{LA}})}{\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} + \theta_{\mathsf{JL}} + \theta_{\mathsf{LA}}} \tag{1}$$

Where:

 θ_{JC} = thermal resistance of the case between the regulator die and a point on the case directly above the die location.


 θ_{CA} = thermal resistance between the case and air at ambient temperature.

 $\theta_{\rm JL}$ = thermal resistance from regulator die through the input lead to a point 1/16 inch below the regulator case.

 θ_{LA} = total thermal resistance of the input/output ground leads to ambient temperature.

 $\theta_{\rm JA}$ = junction to ambient thermal resistance.

Figure 1 TO-92 Thermal Equivalent Circuit



Methods of Heat Sinking

With two external thermal resistances in each leg of a parallel network available to the circuit designer as variables, he can choose the method of heat sinking most applicable to his particular situation. To demonstrate, consider the effect of placing a small 72°C/W flag type heat sink, such as the Staver F1-7D-2, on the μ A78LXX mold-

ed case. The heat sink effectively replaces the θ_{CA} (*Figure 2*) and the new thermal resistance, θ'_{JA} , equals 145°C/W (assuming 0.125 inch lead length).


The net change of 15°C/W increases the allowable power dissipation to 0.86 W with a minimal inserted cost. A still further decrease in θ_{JA} could be achieved by using a heat sink rated at 46°C/W, such as the Staver FS-7A. Also, if the case sinking does not provide an adequate reduction in total θ_{JA} , the other external thermal resistance, θ_{LA} , may be reduced by shortening the lead length from package base to mounting medium. However, one point must be kept in mind. The lead thermal path includes a thermal resistance, θ_{SA} , from the leads at the mounting point to ambient, that is, the mounting medium. θ_{LA} is then equal to $\theta_{LS}+\theta_{SA}$. The new model is shown in Figure 2.

In the case of a socket, θ_{SA} could be as high as 270°C/W, thus causing a net increase in θ_{JA} and a consequent decrease in the maximum dissipation capability. Shortening the lead length may return the net θ_{JA} to the original value, but lead sinking would not be accomplished.


In those cases where the regulator is inserted into a copper clad printed circuit board, it is advantageous to have a maximum area of copper at the entry points of the leads. While it would be desirable to rigorously define the effect of PC board copper, the real world variables are too great to allow anything more than a few general observations.


The best analogy for PC board copper is to compare it with parallel resistors. Beyond some point, additional resistors are not significantly effective; beyond some point, additional copper area is not effective.

Figure 2 TO-92 Thermal Equivalent Circuit (Lead at Other Than Ambient Temperature)



High Dissipation Applications





When it is necessary to operate a μ A78L00 regulator with a large input/output differential voltage, the addition of series resistor R1 will extend the output current range of the device by sharing the total power dissipation between R1 and the regulator.

$$R1 = \frac{V_{1} M_{in} - V_{O} - 2.0 V}{I_{1} M_{ex} + I_{O}}$$
 (3)

where:

IQ is the regulator quiescent current.

Regulator power dissipation at maximum input voltage and maximum load current is now

$$P_{D \text{ Max}} = (V_1 - V_0) I_{I \text{ Max}} + V_1 I_0$$
 (4)

where:

$$V_1 = V_{I Max} - (I_{L Max} + I_{O}) R1$$

The presence of R1 will affect load regulation according to the equation:

Load regulation (at constant
$$V_1$$
)
= load regulation (at constant V_1)
+ line regulation (mV per V)
x (RI) x (ΔI_L).

As an example, consider a 15 V regulator with a supply voltage of 30 $\pm\,5.0$ V, required to supply a maximum load current of 30 mA. I_Q is 4.3 mA, and minimum load current is to be 10 mA.


R1 =
$$\frac{25 - 15 - 2}{30 + 4.3} = \frac{8}{34.3} \approx 240 \ \Omega$$
 (6)

$$V_1 = 35 - (30 + 4.3) \ 0.24 = 35 - 8.2 = 26.8 \ V_2$$

Line regulation of this circuit is typically 110 mV for an input range of 25-35 V at a constant load current; i.e. 11 mV/V.

Load regulation = constant V_1 load regulation (typically 10 mV, 10-30 mA I_L) + (11 mV/V) x 0.24 x 20 mA (typically 53 mV) = 63 mV for a load current change of 20 mA at a constant V_1 of 30 V.

Typical Applications



Notes

- 1. To specify an output voltage, substitute voltage value for "00".
- Bypass capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.

(5)



μA78MG • μA79MG4-Terminal AdjustableVoltage Regulators

Linear Division Voltage Regulators

Description


The μ A78MG and μ A79MG are 4-terminal adjustable voltage regulators. They are designed to deliver continuous load currents of up to 500 mA with a maximum input voltage of +40 V for the positive regulator μ A78MG and -40 V for the negative regulator μ A78MG. Output current capability can be increased to greater than 10 A through use of one or more external transistors. The output voltage range of the μ A78MG positive voltage regulator is 5.0 V to 30 V and the output voltage range of the negative μ A79MG is -30 to -2.2 V. For systems requiring both a positive and negative, the μ A78MG and μ A79MG are excellent for use as a dual tracking regulator. These 4-terminal voltage regulators are constructed using the Fairchild Planar process.

- Output Current In Excess Of 0.5 A
- μA78MG Positive Output Voltage +5.0 To +30 V
- μA79MG Negative Output Voltage -30 V To -2.2 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current Protection
- Output Transistor Safe-Area Protection

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +150°C
Operating Junction Temperature	
Range	0°C to 150°C
Lead Temperature (soldering, 10 s)	265°C
Internal Power Dissipation	Internally Limited
Input Voltage	
μA78MGC	+40 V
μA79MGC	-40 V
Control Lead Voltage	
μA78MGC	$0 \ V \leq V + \leq V_{O}$
μA79MGC	$V_{O^-} \leqslant -V \leqslant 0 V$


Connection Diagram μ A78MG Power Watt (Top View)



Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

Order Information Device Code Package Code μΑ78MGU1C Package Code Molded Power Pack


Connection Diagram μ A79MG Power Watt (Top View)




Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

$\begin{array}{c|cccc} \textbf{Order Information} \\ \textbf{Device Code} & \textbf{Package Code} & \textbf{Package Description} \\ \mu \textbf{A79MGU1C} & 8Z & \textbf{Molded Power Pack} \\ \end{array}$

μ A78MG Equivalent Circuit



μΑ79MG Equivalent Circuit (Note 1)



Note

1. Resistor values in Ω unless otherwise noted.

μ A78MG • μ A79MG

 μA78MGC Electrical Characteristics 0°C \leq T_A \leq 125°C for $\mu \text{A78MGC}, \text{ V}_{\text{I}}$ = 10 V, I_O = 350 mA, C_I = 0.33 $\mu \text{F}, \text{ C}_{\text{O}}$ = 0.1 $\mu \text{F}, \text{ Test Circuit 1, unless otherwise specified.}$

Symbol	Characteristic	C	ondition ^{1,3}		Min	Тур	Max	Unit
V _{IR}	Input Voltage Range	T _J = 25°C			7.5		40	V
V _{OR}	Output Voltage Range	$V_1 = V_O + 5.0 \text{ V}$			5.0		30	V
Vo	Output Voltage Tolerance	$V_{O} + 3.0 \ V \le V_{I} \le V_$					4.0	%(V _O)
		$P_D \le 5.0 \text{ W}, V_{1 \text{ Max}}$					5.0	
V _{O LINE}	Line Regulation	$T_J = 25^{\circ}\text{C}, \ I_O = 200 \text{ mA}, \ V_O \le 10 \text{ V}, \ (V_O + 2.5 \text{ V}) \le V_I \le (V_O + 20 \text{ V}), \ T_J = 25^{\circ}\text{C}, \ I_O = 200 \text{ mA}, \ V_O \ge 10 \text{ V}$				1.0	%(V _O)	
V _{O LOAD}	Load Regulation	$T_J = 25^{\circ}C$, 5.0 mA $\leq I_O \leq 500$	$mA, V_I = V_O +$	7.0 V			1.0	%(V _O)
lc	Control Lead Current	T _J = 25°C				1.0	6.0	μΑ
							7.0	
la	Quiescent Current	T _J = 25°C				2.8	5.0	mA
							6.0	7
RR	Ripple Rejection	I _O = 125 mA, 8.0 V V _O = 5.0 V, f = 2400			62	80		dB
No	Output Noise Voltage	10 Hz ≤ f ≤ 100 kH	$z, V_0 = 5.0 V$			8	40	μV/ V _O
V _{DO}	Dropout Voltage ²					2	2.5	V
los	Short Circuit Current	V _I = 35 V, T _J = 25°0)				600	mA
l _{pk}	Peak Output Current	T _J = 25°C			0.4	0.8	1.4	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output	$V_{O} = 5.0 \text{ V},$ $I_{O} = 5.0 \text{ mA}$	0				0.4	mV/
	Voltage	$T_A = 25^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$				0.3	V _O	
V _C	Control Lead Voltage	T _J = 25°C			4.8	5.0	5.2	V
	(Reference)				4.75		5.25	

μΑ78MG • μΑ79MG

μA79MGC

Electrical Characteristics $0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ for μA79MGC , $\text{V}_{\text{I}} = -14$ V, $\text{I}_{\text{O}} = 350$ mA, $\text{C}_{\text{I}} = 2.0$ μF , $\text{C}_{\text{O}} = 1.0$ μF , Test Circuit 2, unless otherwise specified.

Symbol	Characteristic		Condition ^{1,4,5}		Min	Тур	Max	Unit
V _{IR}	Input Voltage Range	T _J = 25°C			-40		-7.0	٧
V _{OR}	Output Voltage Range	$V_1 = V_O - 5.0 \text{ V}$			-30		-2.23	٧
Vo	Output Voltage Tolerance	V_0 -15 $V \leq V_1 \leq V_2$	•	T _J = 25°C			4.0	%(V _O)
		$5.0 \text{ mA} \le I_O \le 350$ $P_D \le 5.0 \text{ W}, V_{I \text{ M}}$					5.0	
V _{O LINE}	Line Regulation	$T_J = 25^{\circ}\text{C}, \ I_O = 20^{\circ}\text{C}$ $(V_O - 20 \ V) \le V_1$ $T_J = 25^{\circ}\text{C}, \ I_O = 20^{\circ}$	≤ (V _O -2.5 V),				1.0	%(V _O)
V _{O LOAD}	Load Regulation	$V_I = V_O - 7.0 \text{ V}, 5.0 $ $T_J = 25^{\circ}\text{C}$	$0 \text{ mA} \leq I_{\text{O}} \leq 500$	mA,			1.0	%(V _O)
lc	Control Lead Current	T _J = 25°C					2.0	μА
							3.0	
la	Quiescent Current	$T_J = 25$ °C				0.5	2.5	mA
							3.5	1
RR	Ripple Rejection	$T_J = 25$ °C, $I_O = 12$ $V_O = -5.0$ V, $f = 2$		٧	50			dB
No	Noise	10 Hz ≤ f ≤ 100 I I _L = 50 mA	$V_{O} = -8.0 \text{ V}$,		25	80	μV/ V _O
V _{DO}	Dropout Voltage					1.1	2.3	V
los	Short Circuit Current	$V_{I} = 35 \text{ V}, T_{J} = 25$	5°C				600	mA
l _{pk}	Peak Output Current				0.4	0.65	1.4	mA
$\Delta V_{O}/\Delta T$	Average Temperature	$V_{O} = -5.0 \text{ V},$	T _A = -55°C 1	o +25°C			0.3	mV/
	Coefficient of Output Voltage	$I_{O} = -5.0 \text{ mA}$	$T_A = 25^{\circ}C$ to	125°C			0.3 V _O	
V _C	Control Lead Voltage	T _J = 25°C		-2.32	-2.23	-2.14	٧	
	(Reference)				-2.35		-2.11	


Notes
1. V_O is defined for the μ A78MGC as $V_O = \frac{R1 + R2}{R2}$ (5.0). The μ A79MGC as $V_O = \frac{R1 + R2}{R2} (-2.23)$.

- 2. Dropout voltage is defined as that input/output voltage differential which causes the output voltage to decrease by 5% of its initial value.
- 3. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W \leq 10 ms, duty cycle \leq 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.
- 4. The convention for negative regulators is the Algebraic value, thus -15~V is less than -10~V.
- 5. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W \leq 10 ms, duty cycle \leq 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.


μA78MG • μA79MG

Typical Performance Curves For μ A78MG


Peak Output Current vs Input/Output Differential Voltage



Quiescent Current vs Input Voltage




Control Current vs Temperature




PC01501F

Differential Control Voltage vs


Input Voltage




Differential Control Voltage vs Output Current



Ripple Rejection vs Output Voltage




Dropout Voltage vs Junction Temperature




Ripple Rejection vs Frequency

PC01511F

PC01541F



Load Transient Response




PC01561F

6-85

Typical Performance Curves For μ A78MG (Cont.)


Line Transient Response




Typical Performance Curves For µA79MG

Posk Output Current ve


Peak Output Current vs Input/Output Differential Voltage




Differential Control Voltage vs Input Voltage



Quiescent Current vs Input Voltage




Differential Control Voltage vs Output Current




PC01621F

Control Current vs Temperature



PC01601F


Ripple Rejection vs Output Voltage




PC01631F

Typical Performance Curves For μ A79MG (Cont.)


Dropout Voltage vs Junction Temperature



Load Transient Response




Ripple Rejection vs Frequency




PC01651F

Typical Performance Curve For μ A78MG and μ A79MG

Line Transient Response



Worst Case Power Dissipation vs Ambient Temperature



Design Considerations

The μA78MG and μA79MG variable voltage regulators have an output voltage which varies from V_{CONT} to typically

$$V_{I}$$
 -2.0 V by $V_{O} = V_{CONT} \frac{(R1 + R2)}{R2}$

The nominal reference in the μ A78MG is 5.0 V and μ A79MG is -2.23 V. If we allow 1.0 mA to flow in the control string to eliminate bias current effects, we can make R2 = 5 k Ω in the μ A78MG. The output voltage is then: V $_{\Omega}$ = (R1 + R2) Volts, where R1 and R2 are in k Ω s.

Example: If R2 = 5.0 k Ω and R1 = 10 k Ω then V_0 = 15 V nominal, for the μ A78MG;

R2 = 2.2 $k\Omega$ and R1 = 12.8 $k\Omega$ then V_O = -15.2 V nominal, for the $\mu A79MG.$

By proper wiring of the feedback resistors, load regulation of the devices can be improved significantly.

Both μ A78MG and μ A79MG regulators have thermal overload protection from excessive power, internal short circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the

output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typical θ _{JC}	Max θ.ιc	Typical	Max θ _{JA}
rackaye	∨JC	. ojC	JA	VJA
Power Watt	8.0	12.0	70	75

$$P_{D \text{ Max}} = \frac{T_{J \text{ Max}} - T_{A}}{\theta_{JC} + \theta_{CA}}$$
 or

$$\frac{T_{J \text{ Max}} - T_{A}}{\theta_{JA}} \text{ (Without a heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J:

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA})$$
 or $T_A + P_D\theta_{JA}$ (Without heat sink)

Where

T_J = Junction Temperature

T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{\rm JC}$ = Junction-to-case thermal resistance

 θ_{CA} = Case-to-ambient thermal resistance

 $\theta_{\rm CS}$ = Case-to-heat sink thermal resistance

 $\theta_{\rm SA}$ = Heat sink-to-ambient thermal resistance

 $\theta_{\rm JA}$ = Junction-to-ambient thermal resistance

Typical Applications for μ A78MG (Note 1)


Bypass capacitors are recommended for stable operation of the μ A78MG over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (0.33 μF on the input, 0.1 μF on the output) should be ceramic or solid tantalum which have good high frequency characteristics. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.


Note

All resistor values in ohms.


Basic Positive Regulator



Positive 5.0 V to 30 V Adjustable Regulator




Positive 5.0 V to 30 V Adjustable Regulator $I_{O} > 1.5$ A



$$R1 = \frac{\beta V_{BE(Q1)}}{I_{R \text{ Max}(\beta)} - I_{O}}$$

Typical Applications for μ A78MG (Note 1) (Cont.)


± 10 V, 500 mA Dual Tracking Regulator



Note

External series pass device is not short circuit protected.


Positive High Current Short Circuit Protected Regulator



 $R1 = \frac{\beta V_{BE(Q1)}}{V_{R Max(\beta+1)} - I_{O Max}}$

If load is not ground referenced, connect reverse biased diodes from outputs to ground.

Output Waveform




Note

All resistor values in ohms.


Positive High-Current Voltage Regulator

External Series Pass (a)



lo

Short-Circuit Limit (b)



Typical Applications for μ A79MG (Note 1)


Bypass capacitors are recommended for stable operation of the μ A79MG over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2.0 μ F on the input, 1.0 μ F on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10 μ F or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

μA78MG • μA79MG


Typical Applications for μ A79MG (Note 1) (Cont.)

Negative High Current Short Circuit Protected Regulator




$$R1 = \frac{\beta V_{BE(Q1)}}{I_{R Max(\beta)} - I_{O Max}}$$

Basic Negative Regulator




-30 V to -2.2 V Adjustable Regulator




Note

1. All resistor values in ohms.

Negative High Current Voltage Regulator External Series Pass




μA78MG Test Circuit 1



 $V_{O} = \left(\frac{R1 + R2}{R2}\right) V_{CONT}$ $V_{CONT} \text{ Nominally = 5 V}$

μA79MG Test Circuit 2



 $V_{O} = \left(\frac{R1 + R2}{R2}\right) V_{CONT}$ $V_{CONT} \text{ Nominally } = -2.23 \text{ V}$

Recommended R2 current \approx 1 mA ::R2 = 5 k Ω (μ A78MG) R2 = 2.2 k Ω (μ A79MG)



μΑ78Μ00 Series 3-Terminal Positive Voltage Regulators

Linear Division Voltage Regulators

Description


The μ A78M00 series of 3-terminal medium current positive voltage regulators is constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting, thermal shutdown and safe-area compensation making them essentially indestructible. If adequate heat sinking is provided, they can deliver in excess of 0.5 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-39 Packages
- Output Voltages Of 5 V, 6 V, 8 V, 12 V, 15 V, And
- Available In Extended Temperature Range

Absolute Maximum Ratings

Storage Temperature Range	
TO-39 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C
Operating Junction Temperature Range	1
Extended (µA78M00M)	-55°C to +150°C
Commercial (µA78M00C)	0°C to +150°C
Lead Temperature	
TO-39 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 60 s)	265°C
Power Dissipation	Internally Limited
Input Voltage	
5.0 V to 15 V	35 V
24 V	40 V

Connection Diagram TO-39 Package (Top View)




Lead 3 connected to case.

Order Information Device Code Package Code Package Description

μA78M05HM	FC	Metal
μA78M06HM	FC	Metal
•		
μΑ78M08HM	FC	Metal
μΑ78M12HM	FC	Metal
μΑ78M15HM	FC	Metal
μΑ78M24HM	FC	Metal
μA78M05HC	FC	Metal
μΑ78M06HC	FC	Metal
μΑ78M08HC	FC	Metal
μΑ78M12HC	FC	Metal
μA78M15HC	FC	Metal
μA78M24HC	FC	Metal


Connection Diagram TO-220 Package (Top View)



Lead 3 connected to case.

Order Information Device Code Package Code Package Description μA78M05UC GH Molded Power Pack µA78M06UC GH Molded Power Pack μA78M08UC GH Molded Power Pack μA78M12UC GH Molded Power Pack μA78M15UC GH Molded Power Pack Molded Power Pack μA78M24UC GH

Equivalent Circuit



 μ A78M05 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 10 V, I_O = 350 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteris	stic		Condition ¹	Min	Тур	Max	Unit
V _O	Output Voltage		T _J = 25°C		4.8	5.0	5.2	V
V _{R LINE}	R LINE Line Regulation		$T_J = 25^{\circ}C$ $7.0 \text{ V} \leq V_i \leq 25 \text{ V},$ $I_O = 200 \text{ mA}$			3.0	50	mV
				8.0 $V \le V_1 \le 20 \text{ V}$, $I_0 = 200 \text{ mA}$		1.0	25	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		20	50	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	25	
Vo	Output Voltage		8.0 $V \le V_1 \le 20 \text{ V}$, 5.0 mA $\le I_0 \le 350 \text{ mA}$		4.7		5.3	V
lQ	Quiescent Current		T _J = 25°C			4.5	7.0	mA
ΔI_Q	Quiescent	with line	8.0 V ≤ V _I ≤	25 V, I _O = 200 mA			0.8	mA
	Current Change	with load	5.0 mA ≤ I _O	≤350 mA			0.5	
No	Noise		T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz			8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I _O = 125 mA, T _J = 25°C		62	80		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0	2.5	٧

μA78M00 Series

μΑ78Μ05 (Cont.)

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = 10 V, I_O = 350 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic	Condition ¹		Min	Тур	Max	Unit
los	Output Short Circuit Current	T _J = 25°C, V _I = 35 V			300	600	mA
I _{pk}	Peak Output Current	T _J = 25°C			0.7	1.4	Α
$\Delta V_{O}/\Delta T$	Average Temperature	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage		+25°C ≤ T _A ≤ +125°C			0.3	Vo

μ**Α78Μ05**C

Electrical Characteristics $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}\text{C}$, $\text{V}_{\text{I}} = 10 \text{ V}$, $\text{I}_{\text{O}} = 350 \text{ mA}$, $\text{C}_{\text{I}} = 0.33 \mu\text{F}$, $\text{C}_{\text{O}} = 0.1 \mu\text{F}$, unless otherwise specified.

Symbol	Characteri	stic		Condition ¹	Min	Тур	Max	Unit
v _o	Output Voltage		T _J = 25°C		4.8	5.0	5.2	V
V _{R LINE}	Line Regulation		T _J = 25°C	7.0 $V \le V_1 \le 25 \text{ V}$, $I_0 = 200 \text{ mA}$		3.0	100	mV
				8.0 $V \le V_1 \le 20 \text{ V}$, $I_0 = 200 \text{ mA}$		1.0	50	
V _{R LOAD}	LOAD Load Regulation		T _J = 25°C	$5.0 \text{ mA} \leq I_{\text{O}} \leq 500 \text{ mA}$		20	100	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	50	
Vo	Output Voltage		7.0 $V \le V_1 \le 20 \text{ V}$, 5.0 mA $\le I_0 \le 350 \text{ mA}$		4.75		5.25	٧
IQ	Quiescent Current		T _J = 25°C			4.5	8.0	mA
ΔI_Q	Quiescent	with line	8.0 V ≤ V _I ≤ 25 V, I _O = 200 mA				0.8	mA
	Current Change	with load	5.0 mA ≤ I _O	≤350 mA			0.5	
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		40		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz,	I _O = 125 mA, T _J = 25°C	62	80		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0		٧
Ios	Output Short Circu	it Current	T _J = 25°C, V _i = 35 V			300		mA
I _{pk}	Peak Output Curre	nt	T _J = 25°C			700		mA
$\Delta V_{O}/\Delta T$	Average Temperate Coefficient of Outp		I _O = 5.0 mA			1.0		mV/°C

 μA78M06 Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = 11 V, I_O = 350 mA, C_I = 0.33 $\mu \text{F},$ C_O = 0.1 $\mu \text{F},$ unless otherwise specified.

Symbol	Characteri	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		5.75	6.0	6.25	V
V _{R LINE}	Line Regulation		T _J = 25°C	8.0 $V \le V_{I} \le 25 \text{ V}$, $I_{O} = 200 \text{ mA}$		5.0	60	mV
				9.0 $V \le V_{I} \le 20 \text{ V}$, $I_{O} = 200 \text{ mA}$		1.5	30	
V _{R LOAD}	OAD Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		20	60	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	30	
Vo	Output Voltage		9.0 $V \le V_I \le 21 \text{ V}$, 5.0 mA $\le I_O \le 350 \text{ mA}$		5.7		6.3	٧
la	Quiescent Current		T _J = 25°C			4.5	7.0	mA
ΔI_{Q}	<u> </u>	9.0 $V \le V_1 \le 25 \text{ V}, I_0 = 200 \text{ mA}$				0.8	mA	
	Current Change	with load	5.0 mA ≤ I _O ≤ 350 mA				0.5	
No	Noise		T _A = 25°C, 10	Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 2400 Hz, I	O = 125 mA, T _J = 25°C	59	80		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0	2.5	٧
los	Output Short Circu	it Current	T _J = 25°C, V _i = 35 V			300	600	mA
I _{pk}	Peak Output Curre	nt	T _J = 25°C		0.5	0.7	1.4	Α
$\Delta V_{O}/\Delta T$	·	ıre	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Outp	pefficient of Output Voltage		+25°C ≤ T _A ≤ +125°C			0.3	v _o

μ A78M06C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 11 V, I_O = 350 mA, C_I = 0.33 μF, C_O = 0.1 μF unless otherwise specified.

Symbol	Characteris	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C	T _J = 25°C		6.0	6.25	٧
V _{R LINE} Line Regulation		T _J = 25°C	8.0 $V \le V_1 \le 25 \text{ V}$, $I_0 = 200 \text{ mA}$		5.0	100	mV	
			9.0 $V \le V_1 \le 20 \text{ V}$, $I_0 = 200 \text{ mA}$		1.5	50		
V _{R LOAD} Load Regulation		$T_J = 25^{\circ}C$ 5.0 mA $\leq I_O \leq 500$ m	5.0 mA ≤ I _O ≤ 500 mA		20	120	mV	
		5.0 mA ≤ I _O ≤ 200 mA		10	60			
V _O	Output Voltage			8.0 $V \le V_1 \le 21 \text{ V}$, 5.0 mA $\le I_0 \le 350 \text{ mA}$			6.3	٧
la	Quiescent Current		T _J = 25°C			4.5	8.0	mA
ΔI_Q	Quiescent	with line	9.0 V ≤ V _I ≤	25 V, I _O = 200 mA			0.8	mA
	Current Change	with load	5.0 mA ≤ I _O	≤350 mA			0.5	

μΑ78Μ06C (Cont.)

Electrical Characteristics $0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 125^{\circ}\text{C}$, $\text{V}_{\text{I}} = 11\,\text{V}$, $\text{I}_{\text{O}} = 350\,\text{mA}$, $\text{C}_{\text{I}} = 0.33\,\mu\text{F}$, $\text{C}_{\text{O}} = 0.1\,\mu\text{F}$ unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
No	Noise	$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz		45		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 2400 Hz, I _O = 125 mA, T _J = 25°C	59	80		dB
V _{DO}	Dropout Voltage	T _A = 25°C		2.0		٧
los	Output Short Circuit Current	T _J = 25°C, V _I = 35 V		270		mA
I _{pk}	Peak Output Current	T _J = 25°C		700		mA
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA		0.5		mV/°C

μ**Α78Μ08**

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 350 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteri	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C	:	7.7	8.0	8.3	٧
V _{R LINE}	Line Regulation		T _J = 25°C	10.5 $V \le V_{I} \le 25 V$, $I_{O} = 200 \text{ mA}$		6.0	60	mV
				11 $V \le V_1 \le 20 \text{ V}$, $I_0 = 200 \text{ mA}$		2.0	30	
V _{R LOAD}	AD Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		25	80	mV
				5.0 mA \leq I _O \leq 200 mA		10	40	
Vo	Output Voltage		11.5 $V \le V_1 \le 23 V$, 5.0 mA $\le I_0 \le 350 \text{ mA}$		7.6		8.4	٧
IQ	Quiescent Current		T _J = 25°C			4.6	7.0	mA
ΔI_Q	Quiescent	with line	11.5 V ≤ V _I ≤ 25 V, I _O = 200 mA				0.8	mA
	Current Change	with load	5.0 mA ≤ I _O ≤ 350 mA				0.5	
No	Noise		$T_A = 25^{\circ}C, 10^{\circ}$) Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz,	$I_{O} = 125 \text{ mA}, T_{J} = 25^{\circ}\text{C}$	56	80		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0	2.5	٧
los	Output Short Circui	t Current	T _J = 25°C, V _I = 35 V			300	600	mA
I _{pk}	Peak Output Curre	nt	T _J = 25°C		0.5	0.7	1.4	Α
$\Delta V_{O}/\Delta T$		I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C	
	Coefficient of Outp	ut Voltage		+25°C ≤ T _A ≤ +125°C			0.3	

 $\mu \text{A78M08C}$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 350 mA, C_I = 0.33 $\mu \text{F},$ C_O = 0.1 $\mu \text{F},$ unless otherwise specified.

Symbol	Characteris	stic		Condition ¹			Max	Unit
Vo	Output Voltage		T _J = 25°C		7.7	8.0	8.3	٧
V _{R LINE}	Line Regulation		T _J = 25°C	10.5 $V \le V_1 \le 25 V$, $I_0 = 200 \text{ mA}$		6.0	100	mV
				11 $V \le V_1 \le 20 \text{ V}$, $I_0 = 200 \text{ mA}$		2.0	50	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		25	160	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	80	
Vo	Output Voltage		10.5 $V \le V_1 \le 23 V$, 5.0 mA $\le I_0 \le 350$ mA		7.6		8.4	٧
la	Quiescent Current		T _J = 25°C	T _J = 25°C		4.6	8.0	mA
ΔI_Q	Quiescent	with line	10.5 V \leq V ₁ \leq 25 V, I _O = 200 mA 5.0 mA \leq I _O \leq 350 mA				0.8	mA
	Current Change	with load					0.5	
No	Noise		T _A = 25°C, 1	0 Hz ≤ f ≤ 100 kHz		52		μV
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 2400 Hz,	I _O = 125 mA, T _J = 25°C	56	80		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0		٧
los	Output Short Circui	t Current	T _J = 25°C, V _I = 35 V			250		mA
I _{pk}	Peak Output Curre	nt	T _J = 25°C			700		mA
$\Delta V_{O}/\Delta T$	Average Temperatu Coefficient of Outp		I _O = 5.0 mA			0.5		mV/°C

 μA78M12 Electrical Characteristics -55°C \leq $T_{\text{A}} \leq$ 125°C, $V_{\text{I}} =$ 19 V, $I_{\text{O}} =$ 350 mA, $C_{\text{I}} =$ 0.33 $\mu \text{F}, C_{\text{O}} =$ 0.1 $\mu \text{F}, \text{ unless otherwise specified.}$

Symbol	Characteri	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		11.5	12.0	12.5	٧
V _{R LINE}	Line Regulation	Line Regulation		$14.5V \le V_{I} \le 30 \text{ V},$ $I_{O} = 200 \text{ mA}$		8.0	60	mV
				16 V ≤ V _I ≤ 25 V, I _O = 200 mA		2.0	30	mV
V _{R LOAD} Load Reg	Load Regulation	Regulation		5.0 mA ≤ I _O ≤ 500 mA		25	120	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	60	
Vo	Output Voltage			15.5 $V \le V_1 \le 27 \text{ V}$, 5.0 mA $\le I_0 \le 350 \text{ mA}$			12.6	٧
la	Quiescent Current		T _J = 25°C			4.8	7.0	mA
ΔI_Q	Quiescent Current Change	with line	15 V ≤ V _I ≤	30 V, I _O = 200 mA			0.8	mA
		with load	5.0 mA ≤ I _O	≤350 mA			0.5	mA

μA78M00 Series

 μ A78M12 (Cont.) Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 19 V, I_O = 350 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic		Condition ¹	Min	Тур	Max	Unit
No	Noise	$T_A = 25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz			8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection	$f = 2400 \text{ Hz}, V_1 = 17 \text{ V}, I_0 = 125 \text{ mA}, T_J = 25^{\circ}\text{C}$			80		dB
V _{DO}	Dropout Voltage	T _A = 25°C			2.0	2.5	٧
los	Output Short Circuit Current	T _J = 25°C, V _I = 35 V			300	600	mA
I _{pk}	Peak Output Current	T _J = 25°C		0.5	0.7	1.4	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
		+25°C ≤ T _A ≤ +125°C	+25°C ≤ T _A ≤ +125°C			0.3	1 v o

 $\mu \text{A78M12C}$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 19 V, I_O = 350 mA, C_I = 0.33 $\mu \text{F},$ C_O = 0.1 $\mu \text{F},$ unless otherwise specified.

Symbol	Characteri	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		11.5	12.0	12.5	٧
V _{R LINE}	Line Regulation		T _J = 25°C	14.5 $V \le V_1 \le 30 \text{ V}$, $I_0 = 200 \text{ mA}$		8.0	100	mV
				16 $V \le V_1 \le 25 \text{ V}$, $I_0 = 200 \text{ mA}$		2.0	50	
V _{R LOAD} Load Regulation			T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		25	240	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	120	
Vo	Output Voltage		14.5 $V \le V_1 \le 27 \text{ V}$, 5.0 mA $\le I_0 \le 350 \text{ mA}$		11.4		12.6	٧
IQ	Quiescent Current		T _J = 25°C			4.8	8.0	mA
ΔI_{Q}	Q Quiescent with line Current Change with load	with line	14.5 V ≤ V _I ≤	≤30 V, I _O = 200 mA			0.8	mA
		5.0 mA ≤ I _O	≤350 mA			0.5		
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		75		μ٧
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 2400 Hz, T _J = 25°C	$I_O = 125$ mA, $V_I = 17$ V,	55	80		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0		٧
los	Output Short Circui	t Current	T _J = 25°C, V _I = 35 V			240		mA
l _{pk}	Peak Output Curre	nt	T _J = 25°C			700		mA
$\Delta V_{O}/\Delta T$	Average Temperatu Coefficient of Outp		I _O = 5.0 mA			1.0		mV/°C

 μ A78M15
Electrical Characteristics −55°C ≤ T_A ≤ 125°C, V_I = 23 V, I_O = 350 mA, C_I = 0.33 μF, C_O = 0.1 μF, unless otherwise specified.

Symbol	Character	ristic		Condition ¹ M		Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		14.4	15.0	15.6	٧
V _{R LINE}	Line Regulation		T _J = 25°C	17.5 $V \le V_{l} \le 30 \text{ V}$, $I_{O} = 200 \text{ mA}$		10	60	mV
				20 $V \le V_1 \le 28 \text{ V}$, $I_0 = 200 \text{ mA}$		3.0	30	
V _{R LOAD}	D Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		25	150	mV
				5.0 mA \leq I _O \leq 200 mA		10	75	
V _O	Output Voltage		$18.5 \text{ V} \le \text{V}_{\text{I}} \le 30 \text{ V},$ $5.0 \text{ mA} \le \text{I}_{\text{O}} \le 350 \text{ mA}$		14.25		15.75	٧
la	Quiescent Currer	nt	T _J = 25°C			4.8	7.0	mA
ΔI_{Q}	Quiescent with line		18.5 V ≤ V _I ≤	30 V, I _O = 200 mA			0.8	mA
	Current with loa	with load	5.0 mA ≤ I _O ≤	350 mA			0.5	
No	Noise		T _A = 25°C, 10	Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I ₀ T _J = 25°C	$_{O} = 125 \text{ mA}, V_{I} = 20 \text{ V},$	54	70		dB
V _{DO}	Dropout Voltage	· · · · · · · · · · · · · · · · · · ·	T _A = 25°C			2.0	2.5	٧
los	Output Short Cire	cuit Current	$T_J = 25^{\circ}C, V_i =$	= 35 V		300	600	mA
I _{pk}	Peak Output Cur	rent	T _J = 25°C	T _J = 25°C		0.7	1.4	Α
$\Delta V_{\rm O}/\Delta T$	Average Temper		I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage			+25°C ≤ T _A ≤ +125°C			0.3	Vo

$\mu\text{A78M15C}$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 350 mA, C_I = 0.33 $\mu\text{F},$ C_O = 0.1 $\mu\text{F},$ unless otherwise specified.

Symbol	Characteristic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage	T _J = 25°C		14.4	15.0	15.6	٧
V _{R LINE}	Line Regulation	T _J = 25°C	17.5 V ≤ V _I ≤ 30 V, I _O = 200 mA		10	100	mV
			20 V ≤ V _I ≤ 28 V, I _O = 200 mA		3.0	50	
V _{R LOAD}	Load Regulation	T _J = 25°C	5.0 mA ≤ I _O ≤ 500 mA		25	300	mV
			5.0 mA ≤ I _O ≤ 200 mA		10	150	
V _O	Output Voltage		17.5 $V \le V_I \le 30 \text{ V}$, 5.0 mA $\le I_O \le 350 \text{ mA}$			15.75	V
la	Quiescent Current	T _J = 25°C			4.8	8.0	mA

 $\mu\text{A78M15C}$ (Cont.) Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 350 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified.

Symbol	l Characteristic		Condition ¹	Min	Тур	Max	Unit
$\Delta I_{\mathbf{Q}}$	Quiescent	with line	17.5 V ≤ V _I ≤ 30 V, I _O = 200 mA			0.8	mA
	Current Change	with load	5.0 mA ≤ I _O ≤ 350 mA			0.5	
No	Noise		T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz		90		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}, I_O = 125 \text{ mA}, V_I = 20 \text{ V}, T_J = 25 ^{\circ}\text{C}$	54	70		dB
V _{DO}	Dropout Voltage		T _A = 25°C		2.0		٧
los	Output Short Cir	rcuit Current	$T_J = 25$ °C, $V_I = 35$ V		240		mA
l _{pk}	Peak Output Current		T _J = 25°C		700		mA
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage		I _O = 5.0 mA		1.0		mV/°C

μ**Α78M24**

Electrical Characteristics $-55^{\circ}\text{C} \le T_{\text{A}} \le 125^{\circ}\text{C}$, $V_{\text{I}} = 33$ V, $I_{\text{O}} = 350$ mA, $C_{\text{I}} = 0.33$ μF , $C_{\text{O}} = 0.1$ μF , unless otherwise specified.

Symbol	Characteri	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		23.0	24.0	25.0	V
V _{R LINE}	INE Line Regulation		T _J = 25°C	27 $V \le V_1 \le 38 \text{ V}$, $I_0 = 200 \text{ mA}$		10	60	mV
				30 $V \le V_1 \le 36 V$, $I_0 = 200 \text{ mA}$		5.0	30	
V _{R LOAD}	R LOAD Load Regulation		T _J = 25°C	5.0 mA \leq I _O \leq 500 mA		30	240	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	120	
Vo	Output Voltage		28 $V \le V_1 \le 38 \text{ V}$, 5.0 mA $\le I_O \le 350 \text{ mA}$		22.8		25.2	٧
la	Quiescent Current		T _J = 25°C			5.0	7.0	mA
ΔI_Q	Quiescent	with line	28 V ≤ V _I ≤ 3	8 V, I _O = 200 mA			0.8	mA
	Current Change with load	5.0 mA ≤ I _O ≤ 350 mA				0.5		
No	Noise		$T_A = 25^{\circ}C, 10^{\circ}$	Hz≤f≤100 kHz		8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, T _J = 25°C	$_{O} = 125 \text{ mA}, V_{I} = 30 \text{ V},$	50	70		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0	2.5	٧
los	Output Short Circui	t Current	$T_J = 25$ °C, V_I	= 35 V		300	600	mA
l _{pk}	Peak Output Curre	nt	T _J = 25°C		0.5	0.7	1.4	mA
$\Delta V_{O}/\Delta T$		Average Temperature		-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage		+25°C ≤ T _A ≤ +125°C				0.3	V _O

 $\mu \text{A78M24C}$ Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 33 V, I_O = 350 mA, C_I = 0.33 $\mu \text{F},$ C_O = 0.1 $\mu \text{F},$ unless otherwise specified.


Symbol	Characteris	stic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		23.0	24.0	25.0	٧
V _{R LINE}	Line Regulation		T _J = 25°C	27 $V \le V_1 \le 38 \text{ V}$, $I_0 = 200 \text{ mA}$		10	100	mV
				28 $V \le V_1 \le 36 \text{ V}$, $I_0 = 200 \text{ mA}$		5.0	50	
V _{R LOAD}	/ _{R LOAD} Load Regulation		T _J = 25°C	5.0 mA ≤ I _O :≤ 500 mA		30	480	mV
				5.0 mA ≤ I _O ≤ 200 mA		10	240	
V _O	Output Voltage		27 $V \le V_1 \le 38 \text{ V}$, 5.0 mA $\le I_O \le 350 \text{ mA}$		22.8		25.2	٧
la	Quiescent Current		T _J = 25°C			5.0	8.0	mA
ΔI_{Q}	Quiescent with line Current Change with load	27 V ≤ V _I ≤	38 V, I _O = 200 mA			0.8	mA	
		5.0 mA ≤ I _O	≤350 mA			0.5		
No	Noise		$T_A = 25^{\circ}C, 1$	0 Hz≤f≤100 kHz		170		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, T _J = 25°C	$I_O = 125 \text{ mA}, V_I = 30 \text{ V},$	50	70		dB
V _{DO}	Dropout Voltage		T _A = 25°C			2.0		٧٠
los	Output Short Circui	t Current	$T_J = 25$ °C, $V_I = 35$ V			240		mA
I _{pk}	Peak Output Curre	nt	T _J = 25°C	T _J = 25°C		700		mA
$\Delta V_{O}/\Delta T$	Average Temperatu Coefficient of Outp		I _O = 5.0 mA	·		1.2		mV/°C

Note


^{1.} All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ($T_W \leqslant 10$ ms, duty cycle $\leqslant 5\%$). Output voltage changes due to changes in internal temperature must be taken into account separately.

μA78M00 Series


Typical Performance Curves Worst Case Power Dissipation vs Ambient Temperature (TO-39)




Worst Case Power Dissipation vs Ambient Temperature (TO-220)




Peak Output Current vs Input/Output Voltage Differential




Output Voltage vs Junction Temperature




Dropout Voltage vs Junction Temperature




Dropout Characteristics




Quiescent Current vs Input Voltage



Quiescent Current vs Temperature



Ripple Rejection vs Frequency




Note

Other μ A78M00 Series devices have similar curves.

μA78M00 Series

Typical Performance Curves (Cont.)

Line Transient Response



Design Considerations

The μ A78M00 fixed voltage regulator series has thermaloverload protection from excessive power, internal short circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output short circuit current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for μ A78M00C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:


Package	Typ θJC	Max θJC	Typ θ J A	Max θJA
TO-39	18	25	120	140
TO-220	3.0	5.0	60	40

$$\begin{split} P_{D \ MAX} &= \frac{T_{J \ Max} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \\ &= \frac{T_{J \ Max} - T_{A}}{\theta_{JA}} \text{ (Without a heat sink)} \\ \theta_{CA} &= \theta_{CS} + \theta_{SA} \end{split}$$

Solving for T_J:

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CA})$$
 or
 $= T_A + P_D \theta_{JA}$ (Without a heat sink)

Load Transient Response



PC01891F

Where:

= Junction Temperature

T_A = Ambient Temperature

P_D = Power Dissipation

 θ_{IC} = Junction to case thermal resistance

 θ_{CA} = Case-to-ambient thermal resistance


 θ_{CS} = Case-to-heat sink to resistance

 θ_{SA} = Heat sink-to-ambient thermal resistance

 θ_{JA} = Junction-to-ambient thermal resistance

Typical Applications

Fixed Output Regulator



Notes

- 1. To specify an output voltage, substitute voltage value for "XX".
- Bypass capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.



μΑ78S40 Universal Switching Regulator Subsystem


Linear Division Voltage Regulators

Description

The μ A78S40 is a monolithic regulator subsystem consisting of all the active building blocks necessary for switching regulator systems. The device consists of a temperature compensated voltage reference, a duty-cycle controllable oscillator with an active current limit circuit, an error amplifier, high current, high voltage output switch, a power diode and an uncommitted operational amplifier. The device can drive external NPN or PNP transistors when currents in excess of 1.5 A or voltages in excess of 40 V are required. The device can be used for step-down, step-up or inverting switching regulators as well as for series pass regulators. It features wide supply voltage range, low standby power dissipation, high efficiency and low drift. It is useful for any stand-alone, low part count switching system and works extremely well in battery operated systems.

- Step-Up, Step-Down or Inverting Switching Regulators
- Output Adjustable From 1.25 V to 40 V
- Peak Currents To 1.5 A Without External Transistors
- Operation From 2.5 V to 40 V Input
- Low Standby Current Drain
- 80 dB Line And Load Regulation
- High Gain, High Current, Independent OP AMP
- Pulse Width Modulation With No Double Pulsing

Connection Diagram 16-Lead DIP (Top View)




Package Description

Order Information Device Code Package Code

μA78S40DM	7B	Ceramic DIF
μA78S40PV	9B	Molded DIP
μA78S40DC	7B	Ceramic DIF
μA78S40PC	9B	Molded DIP

Block Diagram



Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA78S40M)	-55°C to +125°C
Industrial (µA78S40V)	-40°C to +125°C
Commercial (µA78S40C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Input Voltage from V+ to V-	40 V
Input Voltage from V+ Op Amp to V	V- 40 V

Notes

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- For supply voltages less than 30 V, the absolute maximum voltage is equal to the supply voltage.

Functional Description

The μ A78S40 is a variable frequency, variable duty cycle device. The initial switching frequency is set by the timing capacitor. The initial duty cycle is 6:1. This switching frequency and duty cycle can be modified by two mechanisms—the current limit circuitry ($I_{pk\ sense}$) and the comparator.

The comparator modifies the OFF time. When the output voltage is correct, the comparator output is in the HIGH state and has no effect on the circuit operation. If the output voltage is too high then the comparator output goes LOW. In the LOW state the comparator inhibits the turn-on of the output stage switching transistors. As long as the comparator is LOW the system is in OFF time. As the output current rises the OFF time decreases. As the output current nears its maximum the OFF time approaches its minimum value. The comparator can inhibit several ON cycles, one ON cycle or any portion of an ON cycle. Once the ON cycle has begun the comparator cannot inhibit until the beginning of the next ON cycle.

The current limit modifies the ON time. The current limit is activated when a 300 mV potential appears between lead 13 (V_{CC}) and lead 14 (I_{pk}). This potential is intended to result when designed for peak current flows through R_{SC} . When the peak current is reached the current limit is turned on. The current limit circuitry provides for a quick end to ON time and the immediate start of OFF time.

Note

 Oscillator frequency is set by a single external capacitor and may be varied over a range of 100 Hz to 100 kHz.

Common Mode Input Range	
(Error Amplifier and Op Amp)	-0.3 to V+
Differential Input Voltage ³	±30 V
Output Short Circuit Duration	
(Op Amp)	Indefinite
Current from V _{REF}	10 mA
Voltage from Switch	
Collectors to GND	40 V
Voltage from Switch	
Emitters to GND	40 V
Voltage from Switch	
Collectors to Emitter	40 V
Voltage from Power Diode to GND	40 V
Reverse Power Diode Voltage	40 V
Current through Power Switch	1.5 A
Current through Power Diode	1.5 A

Generally the oscillator is free running but the current limit action tends to reset the timing cycle.

Increasing load results in more current limited ON time and less OFF time. The switching frequency increases with load current.

 V_{FD} is the forward voltage drop across the internal power diode. It is listed on the data sheet as 1.25 V typical, 1.5 V maximum. If an external diode is used, then its own forward voltage drop must be used for V_{FD} .

 V_{SAT} is the voltage across the switch element (output transistors Q1 and Q2) when the switch is closed or ON. This is listed on the data sheet as output saturation voltage.

Output saturation voltage 1 — defined as the switching element voltage for Q2 and Q1 in the Darlington configuration with collectors tied together. This applies to Figure 1, the step down mode.

Output saturation voltage 2 — switching element voltage for Q1 only when used as a transistor switch. This applies to Figure 2, the step up mode.

For the inverting mode, Figure 3, the saturation voltage of the external transistor should be used for V_{SAT} .

μ**A78S40**

μA78S40 Electrical Characteristics $T_A = Operating$ temperature range, $V_I = 5.0$ V, $V_{Op\ Amp} = 5.0$ V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Тур	Max	Unit
General	Characteristics						
Icc	Supply Current	V _I = 5.0 V			1.8	3.5	mA
	(Op Amp Disconnected)	V _I = 40 V			2.3	5.0	mA
Icc	Supply Current	V _I = 5.0 V				4.0	mA
	(Op Amp Connected)	V _I = 40 V				5.5	mA
Referen	ce Section						
V _{REF}	Reference Voltage ¹	I _{REF} = 1.0 mA	Extend $-55^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C},$ Comm $0 < \text{T}_{\text{A}} < +70^{\circ}\text{C},$ Indus $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$	1.180	1.245	1.310	٧
V _{R LINE}	Reference Voltage Line Regulation	$V_{\rm I} = 3.0$ V to $V_{\rm I} = 40$ V, $I_{\rm REF} = 1.0$ mA, $T_{\rm A} = 25^{\circ}{\rm C}$			0.04	0.2	mV/V
V _{R LOAD}	Reference Voltage Load Regulation	I_{REF} = 1.0 mA to I_{REF} = 10 mA, T_A = 25°C			0.2	0.5	mV/m/
Oscillato	or Section						
I _{CHG}	Charging Current	$V_1 = 5.0 \text{ V, } T_A$	= 25°C	20		50	μΑ
I _{CHG}	Charging Current	V _I = 40 V, T _A =	= 25°C	20		70	μΑ
IDISCHG	Discharge Current	V _I = 5.0 V, T _A	= 25°C	150		250	μΑ
IDISCHG	Discharge Current	V _I = 40 V, T _A =	= 25°C	150		350	μΑ
Vosc	Oscillator Voltage Swing	V _I = 5.0 V, T _A	= 25°C		0.5		٧
t _{on} /t _{off}	Ratio of Charge/ Discharge Time				6.0		μs/μs
Current	Limit Section						
V _{CLS}	Current Limit Sense Voltage	T _A = 25°C		250		350	mV
Output 9	Switch Section						
V _{SAT 1}	Output Saturation Voltage 1	I _{SW} = 1.0 A, Fi	gure 1		1.1	1.3	٧
V _{SAT 2}	Output Saturation Voltage 2	I _{SW} = 1.0 A, Fi	gure 2		0.45	0.7	٧
h _{FE}	Output Transistor Current Gain	I _C = 1.0 A, V _{CE}	= 5.0 V, T _A = 25°C		70		
ال	Output Leakage Current	V _O = 40 V, T _A	= 25°C		10		nA
Power D	Piode						
V _{FD}	Forward Voltage Drop	I _D = 1.0 A			1.25	1.5	٧
I _{DR}	Diode Leakage Current	V _D = 40 V, T _A	= 25°C		10		nA
Compara	ator						
V _{IO}	Input Offset Voltage	V _{CM} = V _{REF}			1.5	15	mV
I _{IB}	Input Bias Current	V _{CM} = V _{REF}			35	200	nA
I _{IO}	Input Offset Current	V _{CM} = V _{REF}			5.0	75	nA

μ**A78S40**

 μ A78S40 (Cont.) Electrical Characteristics $T_A = \text{Operating temperature range, V}_I = 5.0 \text{ V, V}_{\text{Op Amp}} = 5.0 \text{ V, unless otherwise specified.}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{CM}	Common Mode Voltage Range	T _A = 25°C	0		V1 – 2	٧
PSRR	Power Supply Rejection Ratio	V _I = 3.0 V to 40 V, T _A = 25°C	70	96		dB
Output (Operational Amplifier					
V _{IO}	Input Offset Voltage	V _{CM} = 2.5 V		4.0	15	mV
I _{IB}	Input Bias Current	V _{CM} = 2.5 V		30	200	nA
I _{IO}	Input Offset Current	V _{CM} = 2.5 V		5.0	75	nA
A _{VS} +	Voltage Gain +	R_L = 2.0 k Ω to GND; V_O = 1.0 V to 2.5 V, T_A = 25°C	25	250		V/mV
A _{VS} -	Voltage Gain –	$R_L = 2.0 \text{ k}\Omega \text{ to V+ (Op Amp)}$ $V_O = 1.0 \text{ V to } 2.5 \text{ V, } T_A = 25^{\circ}\text{C}$	25	250		V/mV
V _{CM}	Common Mode Voltage Range	T _A = 25°C	0		V _{CC} -2	٧
CMR	Common Mode Rejection	V _{CM} = 0 V to 3.0 V, T _A = 25°C	76	100		dB
PSRR	Power Supply Rejection Ratio	V+ Op Amp = 3.0 to 40 V, T _A = 25°C	76	100		dB
l ₀ +	Output Source Current	T _A = 25°C	75	150		mA
l ₀ -	Output Sink Current	T _A = 25°C	10	35		mA
SR	Slew Rate	T _A = 25°C		0.6		V/μs
V _{OL}	Output Voltage LOW	I _L = -5.0 mA, T _A = 25°C			1.0	٧
V _{OH}	Output Voltage HIGH	I _L = 50 mA, T _A = 25°C	V + OP Amp -3.0 V	,		٧

Note

^{1.} Selected devices with tightened tolerance reference voltage available.

μ**A78S40**

Design Formulas

CHARACTERISTIC	STEP-DOWN	STEP-UP	INVERTING	UNIT
t _{on} t _{off}	$\frac{V_{O} + V_{D}}{V_{I} - V_{SAT} - V_{O}}$	$\frac{V_O + V_D - V_I}{V_I - V_{SAT}}$	$\frac{ V_O + V_D}{ V_I - V_{SAT} }$	
(t _{on} + t _{off}) Max	1 f _{Min}	1 f _{Min}	1 f _{Min}	μs
C _T	$4 \times 10^{-5} t_{on}$	4 x 10 ⁻⁵ t _{on}	4 x 10 ⁻⁵ t _{on}	μF
" l _{pk}	2 I _{O Max}	2 I _{O Max} · $\frac{t_{on} + t_{off}}{t_{off}}$	2 I _{O Max} • t _{on} + t _{off}	Α
L _{Min}	$\left(\frac{V_I - V_{SAT} - V_O}{I_{pk}}\right) t_{on Max}$	$\left(\frac{V_l - V_{SAT}}{I_{pk}}\right) t_{on Max}$	$\left(\frac{V_{i}-V_{SAT}}{I_{pk}}\right)$ ton Max	μН
R _{SC}	0.33/l _{pk}	0.33/l _{pk}	0.33/l _{pk}	Ω
Co	$\frac{I_{pk} \ (t_{on} + t_{off})}{8 \ V_{ripple}}$	$\approx \frac{l_o}{V_{ripple}} \cdot t_{on}$	≈ <mark>I_o · t_{on} · t_{on}</mark>	μF

Note

 V_{SAT} = Saturation voltage of the switching element V_D = Forward voltage of the flyback diode

Figure 1 Typical Step-Down Operational Performance (T_A = 25°C)





Figure 2 Typical Step-Up Operational Performance (T_A = 25°C)




Characteristic	Condition	Typical Value
Output Voltage	l _O = 200 mA	10 V
Line Regulation	$20 \le V_1 \le 30 \text{ V}$	1.5 mV
Load Regulation	5.0 mA ≤ I _O	
_	I _O ≤ 300 mA	3.0 mV
Max Output Current	$V_0 = 9.5 \text{ V}$	500 mA
Output Ripple	$I_0 = 200 \text{ mA}$	50 mV
Efficiency	$I_0 = 200 \text{ mA}$	74%
Standby Current	$I_0 = 200 \text{ mA}$	2.8 mA

Notes

- 1. For $I_{\text{O}}\!\geqslant\!200$ mA use external diode to limit on-chip power dissipation.
- It is recommended that the internal reference (lead 8) be bypassed by a 0.1 μF capacitor directly to (lead 11) the ground point of the μA78S40.

Characteristic	Condition	Typical Value
Output Voltage	I _O = 50 mA	25 V
Line Regulation	5.0 V ≤ V _I ≤ 15 V	4.0 mV
Load Regulation	5.0 mA \leq I _O	
	I _O ≤ 100 mA	2.0 mV
Max Output Current	$V_0 = 23.75 \text{ V}$	160 mA
Output Ripple	$I_O = 50 \text{ mA}$	30 mV
Efficiency	$I_O = 50 \text{ mA}$	79%
Standby Current	$I_O = 50 \text{ mA}$	2.6 mA


Figure 3 Typical Inversion Operational Performance $(T_A = 25^{\circ}C)$




Characteristic	Condition	Typical Value
Output Voltage	I _O = 100 mA	-15 V
Line Regulation	8.0 $V \le V_1 < 18 V$	5.0 mV
Load Regulation	5.0 mA ≤ I _O	
	I _O ≤ 150 mA	3.0 mV
Max Output Current	$V_0 = 14.25 \text{ V}$	160 mA
Output Ripple	$I_0 = 100 \text{ mA}$	20 mV
Efficiency	$I_0 = 100 \text{ mA}$	70%
Standby Current	$I_0 = 100 \text{ mA}$	2.3 mA

Typical Performance Curves


Capacitance vs OFF Time



Reference Voltage vs Junction Temperature




Discharge Current vs Input Voltage




PC09620F

Typical Performance Curves (Cont.)

Current Limit Sense Voltage vs Input Voltage



Typical Pulse Width Modulator Application





μΑ7800 Series 3-Terminal Positive Voltage Regulators

Linear Division Voltage Regulators

Description


The μA7800 series of monolithic 3-terminal positive voltage regulators is constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting, thermal shutdown and safe-area compensation, making them essentially indestructible. If adequate heat sinking is provided, they can deliver over 1.0 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 1.0 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-3 Packages
 Output Voltages Of 5 V 6 V 8 V 8 5 V 12 V 1
- Output Voltages Of 5 V, 6 V, 8 V, 8.5 V, 12 V, 15 V, 18 V. And 24 V
- Available in Extended Temperature Range

Absolute Maximum Ratings


Storage Temperature Range	
TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C
Operating Junction Temperature Range)
Extended (µA7800M)	-55°C to +150°C
Commercial (µA7800C)	0°C to +150°C
Lead Temperature	
TO-3 Metal Can (soldering, 60 s)	300°C
TO-220 Package (soldering, 10 s)	265°C
Power Dissipation	Internally Limited
Input Voltage	
5.0 V to 18 V	35 V
24 V	40 V

Connection Diagram TO-3 Package (Top View)



Order Information **Device Code** Package Code **Package Description** μA7805KM HJ Metal μA7806KM HJ Metal μA7808KM HJ Metal μA7812KM HJ Metal μA7815KM HJ Metal μA7818KM HJ Metal Metal μA7824KM HJ Metal HJ μA7805KC μA7806KC HJ Metal μA7808KC HJ Metal Metal μA7812KC HJ μA7815KC HJ Metal μA7818KC HJ Metal μA7824KC HJ Metal


Connection Diagram TO-220 Package (Top View)



Lead 3 connected to case.

Order Information Package Description **Device Code** Package Code μA7805UC GH Molded Power Pack μA7806UC GH Molded Power Pack μA7808UC GH Molded Power Pack Molded Power Pack GH μA7812UC μA7815UC GH Molded Power Pack GH Molded Power Pack μA7818UC μA7824UC GH Molded Power Pack μA7885UC GH Molded Power Pack μA7805UC2 GH Molded Power Pack μA7812UC2 GH Molded Power Pack

Equivalent Circuit



 μA7805 Electrical Characteristics -55°C \leq T $_{A}$ \leq 125°C, V $_{I}$ = 10 V, I $_{O}$ = 500 mA, C $_{I}$ = 0.33 μF , C $_{O}$ = 0.1 μF , unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		4.8	5.0	5.2	٧
V _{R LINE}	Line Regulation		T _J = 25°C	7.0 V ≤ V _I ≤ 25 V		3.0	50	mV
				8.0 V ≤ V _I ≤ 12 V		1.0	25	1
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		15	100	mV
				250 mA ≤ I _O ≤ 750 mA		5.0	25	
Vo	Output Voltage		8.0 $V \le V_I \le 20 \text{ V}$ 5.0 mA $\le I_O \le 1.0 \text{ A}$ P $\le 15 \text{ W}$		4.65		5.35	٧
ΙQ	Quiescent Current		T _J = 25°C			4.2	6.0	mA
ΔI_Q	Quiescent Current	with line	8.0 V ≤ V _I ≤	€25 V			0.8	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	
No	Noise		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I _O = 350 mA, T _J = 25°C		68	78		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, T _J = 25°C			2.0	2.5	V
Ro	Output Resistance		f = 1.0 kHz			17		mΩ

μ**Α7805** (Cont.)

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = 10 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic	Condition ¹ T _J = 25°C, V _I = 35 V		Min	Тур	Max	Unit
los	Output Short Circuit Current				0.75	1.2	Α
I _{pk}	Peak Output Current	T _J = 25°C	T _J = 25°C		2.2	3.3	Α
$\Delta V_{O}/\Delta T$	ΔV _O /ΔT Average Temperature		-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage		+25°C ≤ T _A ≤ +125°C			0.3	Vo

μ**Α7805C**

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 10 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹			Max	Unit
V _O	Output Voltage		T _J = 25°C	T _J = 25°C		5.0	5.2	٧
V _{R LINE}	Line Regulation		$T_J = 25^{\circ}C$ 7.0 $V \le V_I \le 25 \text{ V}$			3.0	100	mV
				8.0 V ≤ V _I ≤ 12 V		1.0	50	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		15	100	mV
				250 mA ≤ I _O ≤ 750 mA		5.0	50	
Vo	Output Voltage		7.0 $V \le V_1 \le 20 \text{ V}$ 5.0 $\text{mA} \le I_0 \le 1.0 \text{ A}$ $P \le 15 \text{ W}$		4.75		5.25	٧
la	Quiescent Current		T _J = 25°C			4.2	8.0	mA
ΔI_Q	Quiescent Current	with line	7.0 V ≤ V _I ≤	7.0 V ≤ V _I ≤ 25 V			1.3	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	
No	Noise		T _A = 25°C,	10 Hz ≤ f ≤ 100 kHz		40		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz	, I _O = 350 mA, T _J = 25°C	62	78		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A,	Г _J = 25°C		2.0		V
Ro	Output Resistance		f = 1.0 kHz			17		mΩ
los	Output Short Circuit	Current	T _J = 25°C, V _I = 35 V			750		mA
I _{pk}	Peak Output Curren	t	T _J = 25°C			2.2		Α
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 mA	, 0°C ≤ T _A ≤ 125°C		1.1		mV/°C

 μA7806C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 11 V, I_O = 500 mA, C_I = 0.33 $\mu\text{F},$ C_O = 0.1 $\mu\text{F},$ unless otherwise specified.

Symbol	Characteris	tic		Condition ¹			Max	Unit
Vo	Output Voltage		T _J = 25°C			6.0	6.25	٧
V _{R LINE}	Line Regulation		$T_J = 25^{\circ}C$ 8.0 $V \le V_I \le 25 \text{ V}$			5.0	120	mV
				9.0 V ≤ V _I ≤ 13 V		1.5	60	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		14	120	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	60	
Vo	Output Voltage		8.0 $V \le V_1 \le 21 \text{ V}$ 5.0 $\text{mA} \le I_0 \le 1.0 \text{ A}$ $P \le 15 \text{ W}$		5.7		6.3	V
IQ	Quiescent Current		T _J = 25°C		4.3	8.0	mA	
ΔI_Q	Quiescent Current	with line	8.0 V ≤ V _I ≤	8.0 V ≤ V _I ≤ 25 V			1.3	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	
No	Noise		T _A = 25°C,	10 Hz≤f≤100 kHz		45		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz	, I _O = 350 mA, T _J = 25°C	59	75		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A,	T _J = 25°C		2.0		٧
Ro	Output Resistance		f = 1.0 kHz			19		mΩ
los	Output Short Circuit	Current	T _J = 25°C, V _I = 35 V			550		mA
l _{pk}	Peak Output Curren	t	T _J = 25°C			2.2		Α
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 mA	, 0°C ≤ T _A ≤ + 125°C		0.8		mV/°C

 μ A7808 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 500 mA, C_I = 0.33 μF, C_O = 0.1 μF, unless otherwise specified.

Symbol	Characteris	tic	Condition ¹			Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C	. *	7.7	8.0	8.3	٧
V _{R LINE}	Line Regulation		T _J = 25°C	10.5 V ≤ V _I ≤ 25 V		6.0	80	mV
				11 V ≤ V _I ≤ 17 V		2.0	40	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	100	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	40	
Vo	Output Voltage		11.5 $V \le V_1 \le 23 V$ 5.0 mA $\le I_0 \le 1.0 A$ P $\le 15 W$		7.6		8.4	٧
la	Quiescent Current		T _J = 25°C			4.3	6.0	mA
ΔI_Q	Quiescent Current	with line 11.5 V ≤ \		≤25 V			0.8	mA
Change		with load	5.0 mA ≤ I _O	≤1.0 A			0.5	

 μ A7808 (Cont.) Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic		Condition ¹		Тур	Max	Unit
No	Noise	$T_A = 25^{\circ}C, 10^{\circ}$) Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 2400 Hz,	f = 2400 Hz, I _O = 350 mA, T _J = 25°C				dB
V _{DO}	Dropout Voltage	I _O = 1.0 A, T _J	I _O = 1.0 A, T _J = 25°C			2.5	٧
Ro	Output Resistance	f = 1.0 kHz			16		mΩ
los	Output Short Circuit Current	$T_J = 25$ °C, V_I	= 35 V		0.75	1.2	Α
I _{pk}	Peak Output Current	T _J = 25°C	T _J = 25°C		2.2	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage	+25°C ≤ T _A ≤ +125°C				0.3	Vo

 μA7808C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 14 V, I_O = 500 mA, C_I = 0.33 $\mu \text{F},$ C_O = 0.1 $\mu \text{F},$ unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
V _O	Output Voltage		T _J = 25°C		7.7	8.0	8.3	٧
V _{R LINE}	Line Regulation		T _J = 25°C	10.5 V ≤ V _I ≤ 25 V		6.0	160	mV
				11 V ≤ V _I ≤ 17 V		2.0	80	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	160	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	80	
Vo	Output Voltage		10.5 V ≤ V _I = 5.0 mA ≤ I _O P ≤ 15 W		7.6		8.4	V
la	Quiescent Current		T _J = 25°C	T _J = 25°C		4.3	8.0	mA
ΔI_Q	Quiescent Current	with line	10.5 V ≤ V _I <	≤25 V			1.0	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	
N _O	Noise		T _A = 25°C, 1	0 Hz ≤ f ≤ 100 kHz		52		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz,	l _O = 350 mA, T _J = 25°C	56	72		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, 7	「J = 25°C		2.0		٧
R _O	Output Resistance		f = 1.0 kHz			16		mΩ
los	Output Short Circuit	Current	T _J = 25°C, V	' _I = 35 V		450		mA
l _{pk}	Peak Output Curren	t	T _J = 25°C			2.2		Α
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 mA			0.8		mV/°C

 μA7885C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 15 V, I_O = 500 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
V _O	Output Voltage		T _J = 25°C		8.15	8.5	8.85	٧
V _{R LINE}	Line Regulation		T _J = 25°C	10.5 V ≤ V _I ≤ 25 V		6.0	170	mV
				11 V ≤ V _I ≤ 17 V		2.0	85	mV
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	170	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	85	mV
V _O	Output Voltage			11 $V \le V_I \le 23.5 V$ 5.0 mA $\le I_O \le 1.0 A$			8.9	٧
IQ	Quiescent Current		T _J = 25°C			4.3	8.0	mA
ΔI_{Q}	Quiescent Current	with line	10.5 V ≤ V _I ≤	10.5 V ≤ V _I ≤ 25 V			1.0	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	mA
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		55		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz,	I _O = 350 mA, T _J = 25°C	56	70		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, T	_J = 25°C		2.0		٧
R _O	Output Resistance		f = 1.0 kHz			16		mΩ
los	Output Short Circuit	Current	T _J = 25°C, V	1 = 35 V		450		mA
I _{pk}	Peak Output Curren	t	T _J = 25°C			2.2		Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output		I _O = 5.0 mA			0.8		mV/°C

 μ A7812 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 19 V, I_O = 500 mA, C_I = 0.33 μF, C_O = 0.1 μF, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹			Max	Unit
v _o	Output Voltage		T _J = 25°C		11.5	12.0	12.5	٧
V _{R LINE} Line Regulation			T _J = 25°C	14.5 V ≤ V _I ≤ 30 V		10	120	mV
			į	16 V ≤ V _I ≤ 22 V		3.0	60	
V _{R LOAD}	Load Regulation	tydrogae ar y mae'r trogaedd o channau y gaellar	T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	120	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	60	
Vo	Output Voltage		15.5 V ≤ V _I ≤ 5.0 mA ≤ I _O P ≤ 15 W		11.4		12.6	٧
Ia	Quiescent Current		T _J = 25°C			4.3	6.0	mA
ΔI_Q	Quiescent Current with line		15 V ≤ V _I ≤	30 V			0.8	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	

 μA7812 (Cont.) **Electrical Characteristics** -55°C \leq T_A \leq 125°C, V_I = 19 V, I_O = 500 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified.

Symbol	Characteristic		Condition ¹	Min	Тур	Max	Unit
No	Noise	$T_A = 25^{\circ}C, 10^{\circ}$) Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I/\Delta V_O$	Ripple Rejection	f = 2400 Hz,	I _O = 350 mA, T _J = 25°C	61	71		dB
V _{DO}	Dropout Voltage	I _O = 1.0 A, T	j = 25°C		2.0	2.5	٧
Ro	Output Resistance	f = 1.0 kHz			18		mΩ
los	Output Short Circuit Current	$T_J = 25$ °C, V_I	= 35 V		0.75	1.2	Α
I _{pk}	Peak Output Current	T _J = 25°C		1.3	2.2	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage		+25°C ≤ T _A ≤ +125°C			0.3	V _O

 μA7812C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 19 V, I_O = 500 mA, C_I = 0.33 $\mu\text{F},$ C_O = 0.1 $\mu\text{F},$ unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		11.5	12.0	12.5	٧
V _{R LINE}	Line Regulation		T _J = 25°C	14.5 V ≤ V _I ≤ 30 V		10	240	mV
				16 V ≤ V _I ≤ 22 V		3.0	120	mV
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	240	mV
	•			250 mA ≤ I _O ≤ 750 mA		4.0	120	mV
Vo	Output Voltage				11.4		12.6	٧
la	Quiescent Current		T _J = 25°C			4.3	8.0	mA
$\Delta I_{\mathbf{Q}}$	Quiescent Current	with line	14.5 V ≤ V _I :	≤30 V			1.0	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	mA
No	Noise		$T_A = 25^{\circ}C, 1$	0 Hz≤f≤100 kHz		75		μV
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 2400 Hz,	I _O = 350 mA, T _J = 25°C	55	71		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, 7	Г _Ј = 25°C		2.0		V
R _O	Output Resistance		f = 1.0 kHz			18		mΩ
los	Output Short Circuit	Current	$T_J = 25$ °C, V	' _I = 35 V		350		mA
I _{pk}	Peak Output Curren	t	T _J = 25°C			2.2		Α
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 mA			1.0		mV/°C

 μ A7815 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		14.4	15.0	15.6	٧
V _{R LINE}	Line Regulation		T _J = 25°C	17.5 V ≤ V _I ≤ 30 V		11	150	mV
				20 V ≤ V _I ≤ 26 V		3.0	75	mV
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	150	mV
				$250 \text{ mA} \le I_{O} \le 750 \text{ mA}$ $18.5 \text{ V} \le \text{V}_{I} \le 30 \text{ V}$ $5.0 \text{ mA} \le I_{O} \le 10.0 \text{ A}$		4.0	75	mV
Vo	Output Voltage			18.5 V ≤ V _I ≤ 30 V 5.0 mA ≤ I _O ≤ 1.0 A			15.75	٧
la	Quiescent Current		T _J = 25°C			4.4	6.0	mA
ΔI_{Q}	Quiescent Current	with line	18.5 V ≤ V _I ≤	30 V			0.8	mA .
	Change	with load	5.0 mA ≤ I _O ≤	€1.0 A			0.5	mA
No	Noise		$T_A = 25^{\circ}C, 10^{\circ}$	Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 2400 Hz,	_O = 350 mA, T _J = 25°C	60	70		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, T _J	= 25°C		2.0	2.5	V
Ro	Output Resistance		f = 1.0 kHz			19		mΩ
los	Output Short Circuit	Current	$T_J = 25$ °C, V_I	$T_J = 25^{\circ}C, \ V_I = 35 \ V$		0.75		Α
I _{pk}	Peak Output Curren	t	T _J = 25°C		1.3	2.2	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/	
		1	+25°C ≤ T _A ≤ +125°C			0.3	V _O	

 μ A7815C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		14.4	15.0	15.6	٧
V _{R LINE} Line Regulation			T _J = 25°C	17.5 V ≤ V _I ≤ 30 V		11	300	- mV
				20 V ≤ V _I ≤ 26 V		3.0	150	mV.
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	300	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	150	mV
Vo	Output Voltage		17.5 V ≤ V _I 5.0 mA ≤ I _O P ≤ 15 W		14.25		15.75	V
la	Quiescent Current		T _J = 25°C			4.4	8.0	mA
ΔI_Q	Quiescent Current with line		17.5 V ≤ V _I	≤30 V			1.0	mA
Change	with load	5.0 mA ≤ I _C	,≤1.0 A			0.5	mA	

 μA7815C (Cont.) **Electrical Characteristics** 0°C \leq T_A \leq 125°C, V_I = 23 V, I_O = 500 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
No	Noise	T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz		90		μV
$\Delta V_I/\Delta V_O$	Ripple Rejection	f = 2400 Hz, I _O = 350 mA, T _J = 25°C	54	70		dB
V _{DO}	Dropout Voltage	I _O = 1.0 A, T _J = 25°C		2.0		٧
Ro	Output Resistance	f = 1.0 kHz		19		mΩ
los	Output Short Circuit Current	T _J = 25°C, V _i = 35 V		230		Α
I _{pk}	Peak Output Current	T _J = 25°C		2.1		Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA		1.0		mV/°C

 μA7818 Electrical Characteristics -55°C \leq $T_{A} \leq$ 125°C, V_{I} = 27 V, I_{O} = 500 mA, C_{I} = 0.33 $\mu\text{F},~C_{O}$ = 0.1 $\mu\text{F},~\text{unless}$ otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		17.3	18.0	18.7	٧
V _{R LINE}	Line Regulation		T _J = 25°C	21 V ≤ V _I ≤ 33 V		15	180	mV
				24 V ≤ V _I ≤ 30 V		5.0	90	mV
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	180	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	90	mV
Vo	Output Voltage			22 $V \le V_1 \le 33 V$ 5.0 mA $\le I_0 \le 1.0 A$			18.9	٧
la	Quiescent Current		T _J = 25°C			4.5	6.0	mA
ΔI_{Q}	Quiescent Current	with line	22 V ≤ V _I ≤ 3	3 V			0.8	mA
	Change	with load	5.0 mA ≤ I _O ≤	€1.0 A			0.5	mA
No	Noise		T _A = 25°C, 10	Hz ≤ f ≤ 100 kHz		8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I	O = 350 mA, T _J = 25°C	59	- 69		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, T _J	= 25°C		2.0		- V
R _O	Output Resistance		f = 1.0 kHz			22		mΩ
los	Output Short Circuit	Current	$T_J = 25$ °C, V_I	T _J = 25°C, V _I = 35 V		0.75		Α
l _{pk}	Peak Output Curren	t	T _J = 25°C		1.3	2.2	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperatur		I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output	t Voltage		+25°C ≤ T _A ≤ +125°C			0.3	V _O

 μA7818C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = 27 V, I_O = 500 mA, C_I = 0.33 μF , C_O = 0.1 μF , unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		17.3	18.0	18.7	٧
V _{R LINE}	Line Regulation		T _J = 25°C	21 V ≤ V _I ≤ 33 V		15	360	mV ·
				24 V ≤ V _I ≤ 30 V		5.0	180	mV
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	360	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	180	mV
V _O	Output Voltage			21 $V \le V_1 \le 33 V$ 5.0 mA $\le I_0 \le 1.0 A$			18.9	V
la	Quiescent Current		T _J = 25°C			4.5	8.0	mA
ΔI_Q	Quiescent Current	with line	21 V ≤ V _I ≤	33 V			1.0	mA
	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	mA
No	Noise		T _A = 25°C,	10 Hz≤f≤100 kHz		110		μ٧
$\Delta V_I/\Delta V_O$	Ripple Rejection		f = 2400 Hz	, I _O = 350 mA, T _J = 25°C	53	69		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A,	T _J = 25°C		2.0		٧
R _O	Output Resistance		f = 1.0 kHz			22		mΩ
los	Output Short Circuit	Current	T _J = 25°C, \	/ _I = 35 V		200		mA
I _{pk}	Peak Output Curren	t	T _J = 25°C			2.1		Α
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 mA			1.0		mV/°C

 μ A7824 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = 33 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹			Max	Unit
v _o	Output Voltage	Output Voltage			23.0	24.0	25.0	٧
V _{R LINE} Line Regulation			T _J = 25°C	27 V ≤ V _I ≤ 38 V		18	240	mV
				30 V ≤ V _I ≤ 36 V		6.0	120	mV
V _{R LOAD}	AD Load Regulation		T _J = 25°C	5.0 mA \leq I _O \leq 1.5 A		12	240	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	120	mV
Vo	Output Voltage			38 V ≤ 1.0 A	22.8	5.	25.2	V
la .	Quiescent Current		T _J = 25°C			4.6	6.0	mA
ΔI_Q	Quiescent Current with line		28 V ≤ V _I ≤	38 V			0.8	mA
Change	Change	with load	5.0 mA ≤ I _O	≤1.0 A			0.5	mA

μ**A7824** (Cont.)

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = 33 V, I_O = 500 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic		Condition ¹	Min	Тур	Max	Unit
N _O	Noise	$T_A = 25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz			8.0	40	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 2400 Hz, I _O = 350 mA, T _J = 25°C			66		dB
V _{DO}	Dropout Voltage	I _O = 1.0 A, T _J	= 25°C		2.0	2.5	V
Ro	Output Resistance	f = 1.0 kHz			28		mΩ
los	Output Short Circuit Current	$T_J = 25$ °C, V_I	= 35 V		0.75	1.2	Α
l _{pk}	Peak Output Current	T _J = 25°C		1.3	2.2	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature	I _O = 5.0 mA	-55°C ≤ T _A ≤ +25°C			0.4	mV/°C/
	Coefficient of Output Voltage		+25°C ≤ T _A ≤ +125°C			0.3	Vo

μ**Α7824C**

Electrical Characteristics $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$, $\text{V}_{\text{I}} = 33 \text{ V}$, $\text{I}_{\text{O}} = 500 \text{ mA}$, $\text{C}_{\text{I}} = 0.33 \mu\text{F}$, $\text{C}_{\text{O}} = 0.1 \mu\text{F}$, unless otherwise specified.

Symbol	Characteristic		Condition ¹		Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		23.0	24.0	25.0	٧
V _{R LINE}	Line Regulation		T _J = 25°C	27 V ≤ V _I ≤ 38 V		18	480	mV
				30 V ≤ V _I ≤ 36 V		6.0	240	mV
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA \leq I _O \leq 1.5 A		12	480	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	240	mV
Vo	Output Voltage		27 $V \le V_I \le 38 \text{ V}$, 5.0 mA $\le I_O \le 1.0 \text{ A}$, $P \le 15 \text{ W}$		22.8		25.2	٧
la	Quiescent Current		T _J = 25°C			4.6	8.0	mA
ΔI_{Q}	Quiescent Current Change	with line	27 V ≤ V _I ≤ 38 V				1.0	mA
		with load	5.0 mA ≤ I _O ≤ 1.0 A				0.5	mA
No	Noise		$T_A = 25^{\circ}C$, 10 Hz $\leq f \leq$ 100 kHz			170		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		$f = 2400 \text{ Hz}, I_O = 350 \text{ mA}, T_J = 25^{\circ}\text{C}$		50	66		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A, T _J = 25°C			2.0		٧
Ro	Output Resistance		f = 1.0 kHz			28		mΩ
los	Output Short Circuit Current		T _J = 25°C, V _I = 35 V			150		mA
l _{pk}	Peak Output Current		T _J = 25°C			2.1		Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage		l _O = 5.0 mA			1.5		mV/°C


Note

For all tables, all characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.


μA7800 Series

Typical Performance Curves


Worst Case Power Dissipation vs Ambient Temperature (TO-3)




Worst Case Power Dissipation vs Ambient Temperature (TO-220)




Peak Output Current vs Input/Output Voltage Differential




Output Voltage vs Junction Temperature




Current-Limiting Characteristics




Dropout Voltage vs Junction Temperature




Dropout Characteristics



Quiescent Current vs Input Voltage




Quiescent Current vs Junction Temperature




PC09380F

Typical Performance Curves (Cont.)

Ripple Rejection vs Frequency




Load Transient Response




The other μ A7800 series devices have similar curves.

DC Parameter Test Circuit




Line Transient Response



PC09310F

Output Impedance vs Frequency



μA7800 Series

Design Considerations

The µA7800 fixed voltage regulator series has thermal overload protection from excessive power dissipation, internal short circuit protection which limits the regulator's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for µA7800, 125°C for µA7800C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θ _{JC} °C/W	Max θ _{JC} °C/W	Typ θ _{JA} °C/W	Max θ _{JA} °C/W
TO-3	3.5	5.5	35	40
TO-220	3.0	5.0	40	60

$$\begin{split} P_{D~Max} &= \frac{T_{J~Max} - T_{A}}{\theta_{JC} + \theta_{CA}}. \text{ or} \\ &= \frac{T_{J~Max}T_{A}}{\theta_{JA}} \text{ (Without heat sink)} \\ \theta_{CA} &= \theta_{CS} + \theta_{SA} \end{split}$$

Solving for Ti: $T_J = T_A + P_D(\theta_{JC} + \theta_{CA})$ or = $T_A + P_D \theta_{JA}$ (Without heat sink)

Where:

= Junction Temperature $T_{\rm J}$ T_A = Ambient Temperature

 P_D = Power Dissipation


 θ_{JC} = Junction-to-case thermal resistance θ_{CA} = Case-to-ambient thermal resistance

 θ_{CS} = Case-to-heat sink to thermal resistance

= Heat sink-to-ambient thermal resistance θ_{SA} = Junction-to-ambient thermal resistance

Typical Applications


Fixed Output Regulator




Notes


- 1. To specify an output voltage, substitute voltage value for "XX."
- 2. Bypass capacitors are recommended for optimum stability and transient response, and should be located as close as possible to the regulator.

High Input Voltage Circuits





High Current Voltage Regulator




$$\beta(Q1) \geqslant \frac{I_{O \text{ Max}}}{I_{REG \text{ Max}}}$$


$$R1 = \frac{0.9}{I_{REG}} = \frac{\beta(Q1)V_{BE(Q1)}}{I_{REG \text{ Max}} (\beta + 1) - I_{O \text{ Max}}}$$

Dual Supply Operational Amplifier Supply

(± 15 V@1.0 A)




High Output Current, Short Circuit Protected



$$R_{SC} = \frac{0.8}{I_{SC}}$$

$$R1 = \frac{\beta V_{BE(Q1)}}{I_{REG Max} (\beta + 1) - I_{O Max}}$$

Positive and Negative Regulator





A Schlumberger Company

μΑ79M00 Series 3-Terminal Negative Voltage Regulators

Linear Division Voltage Regulators

Description


The μ A79M00 series of 3-Terminal Medium Current Negative Voltage Regulators are constructed using the Fairchild Planar Epitaxial process. These regulators employ internal current-limiting, thermal shutdown, and safe-area compensation making them essentially indestructible. If adequate heat sinking is provided, they can deliver up to 0.5 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single-point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-39 Packages
- Output Voltages Of -5 V, -8 V, -12 V, and -15 V

Absolute Maximum Ratings

Storage Temperature Range				
TO-39 Metal Can	-65°C	to	+175°	С
TO-220 Package	-65°C	to	+150°	С
Operating Junction Temperature Range				
Extended (µA79M00M)	-55°C	to	+150°	С
Commercial (µA79M00AC)	0°C to	+	150°C	
Lead Temperature				
TO-39 Metal Can (soldering, 60 s)	300°C			
TO-220 Package (soldering, 60 s)	265°C			
Power Dissipation	Interna	lly	Limited	t
Input Voltage				
-5.0 V to -15 V	-35 V			


Connection Diagram TO-39 Package (Top View)



Lead 3 connected to case.

Order Inform	ation	
Device Code	Package Code	Package Description
μΑ79M05HM	FC	Metal
μΑ79M08HM	FC	Metal
μΑ79M12HM	FC	Metal
μA79M15HM	FC	Metal
μA79M05AHC	FC	Metal
μA79M08AHC	FC	Metal
μA79M12AHC	FC	Metal
μA79M15AHC	FC	Metal


Connection Diagram TO-220 Package (Top View)



Lead 3 connected to case.

Order Information										
Device Code	Package Code	Package Description								
μΑ79M05AUC	GH	Molded Power Pack								
μA79M08AUC	GH	Molded Power Pack								
μA79M12AUC	GH	Molded Power Pack								
μA79M15AUC	GH	Molded Power Pack								

Equivalent Circuit



 μ A79M05H Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = -10 V, I_O = 350 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified. ^{1,2}

Symbol	Characteris	stic		Condition ³			Max	Unit		
Vo	Output Voltage		T _J = 25°C		-5.2	-5.0	-4.8	٧		
V _{R LINE}	Line Regulation		T _J = 25°C	-25 V ≤ V _I ≤ -7.0 V		7.0	50	mV		
				-18 V ≤ V _I ≤ -8.0 V		3.0	30			
V _{R LOAD} Load Regulation			$T_J = 25^{\circ}\text{C}, 5.0 \text{ mA} \le I_O \le 500 \text{ mA}$			75	100	mV		
			$T_J = 25^{\circ}\text{C}, 5.0 \text{ mA} \le I_O \le 350 \text{ mA}$			50				
Vo	Output Voltage		$-25 \text{ V} \le \text{V}_{\text{I}} \le -7.0 \text{ V},$ 5.0 mA ≤ I _O ≤ 350 mA, P _D ≤ 4.0 W		-5.25		-4.75	٧		
la	Quiescent Current		T _J = 25°C			1.0	2.0	mA		
ΔI_Q	Quiescent Current	with line	-25 V ≤ V _I	≤-8.0 V			0.4	mA		
Change		with load	5.0 mA ≤ I _O ≤ 350 mA				0.4			
No	Noise	***************************************	T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz			25	80	μV/V ₀		

μA79M00 Series

μ**Α79M05H** (Cont.)

Electrical Characteristics -55° C \leq T_A \leq 125 $^{\circ}$ C, V_I = -10 V, I_O = 350 mA, C_I = 2.0 μF, C_O = 1.0 μF, unless otherwise specified.^{1,2}

Symbol	Characteristic	Condition ³	Min	Тур	Max	Unit
$\Delta V_I/\Delta V_O$	Ripple Rejection	f = 2400 Hz, I _O = 125 mA, T _J = 25°C	50			dB
V _{DO}	Dropout Voltage	T _J = 25°C		1.1	2.3	٧
los	Output Short Circuit Current	$T_J = 25$ °C, $V_I = -35$ V			0.6	Α
l _{pk}	Peak Output Current	V _I - V _O = 10 V, T _J = 25°C	0.5	0.65	1.4	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_{O} = 5.0$ mA, $0^{\circ}C \le T_{A} \le 125^{\circ}C$			0.3	mV/°C/ V _O

 μ A79M05AC

Electrical Characteristics $-0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 125^{\circ}\text{C}$, $\text{V}_{\text{I}} = -10 \text{ V}$, $\text{I}_{\text{O}} = 350 \text{ mA}$, $\text{C}_{\text{I}} = 2.0 \mu\text{F}$, $\text{C}_{\text{O}} = 1.0 \mu\text{F}$, unless otherwise specified. 1,2

Symbol	Characterist	c		Condition ³			Max	Unit
Vo	Output Voltage		T _J = 25°C	T _J = 25°C		-5.0	-4.8	٧
V _{R LINE}	Line Regulation		T _J = 25°C	-25 V ≤ V _I ≤ -7.0 V		7.0	50	mV
				-18 V ≤ V _I ≤ -8.0 V		3.0	30	
V _{R LOAD}	R LOAD Load Regulation		T _J = 25°C, 5	.0 mA ≤ I _O ≤ 500 mA		75	100	mV
			$T_J = 25^{\circ}C$, 5.0 mA $\leq I_O \leq 350$ mA				50	
V _O	Output Voltage		-25 V ≤ V _I ≤ 5.0 mA ≤ I _O	-5.25		-4.75	٧	
la	Quiescent Current		T _J = 25°C		1.0	2.0	mA	
ΔI_Q	Quiescent Current	with line	-25 V ≤ V _I ≤	-25 V ≤ V _I ≤ -8.0 V			0.4	mA
	Change	with load	5.0 mA ≤ I _O	≤350 mA			0.4	
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		125		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz I _O = 125 mA	, T _J = 25°C	50			dB
V _{DO}	Dropout Voltage		T _J = 25°C			1.1		٧
los	Output Short Circuit Co	urrent	$T_J = 25$ °C, $V_I = -30$ V			140		mA
l _{pk}	Peak Output Current		$V_{I} - V_{O} = 10 \text{ V}, T_{J} = 25^{\circ}\text{C}$			650		mA
$\Delta V_{O}/\Delta T$	Average Temperature of Output Voltage	Coefficient	I _O = 5.0 mA,	0°C ≤ T _A ≤ 125°C		0.4		mV/°C

 μ A79M08H Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = -14 V, I_O = 350 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified. ^{1,2}

Symbol	Characterist	ic		Condition ³		Тур	Max	Unit
Vo	Output Voltage	Output Voltage		T _J = 25°C		-8.0	-7.7	٧
V _{R LINE}	Line Regulation		$T_J = 25^{\circ}C$ $-25 \text{ V} \leq V_i \leq -10.5 \text{ V}$			8.0	80	mV
				-21 V ≤ V _I ≤ -11 V		4.0	50	
V _{R LOAD}	Load Regulation		$T_J = 25^{\circ}C, 5$.0 mA ≤ I _O ≤ 500 mA		90	160	mV
				.0 mA ≤ I _O ≤ 350 mA		60		
Vo	Output Voltage	Output Voltage		$-25 \text{ V} \le \text{V}_{\text{I}} \le -10.5 \text{ V},$ 5.0 mA $\le \text{I}_{\text{O}} \le 350 \text{ mA}, \text{ P}_{\text{D}} \le 4.0 \text{ W}$			-7.6	٧
lα	Quiescent Current		T _J = 25°C			1.0	2.0	mA
ΔI_{Q}	Quiescent Current	with line	-25 V ≤ V _I ≤	≤-10.5 V			0.4	mA
	Change	with load	5.0 mA ≤ I _O ≤ 350 mA				0.4	
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		25	80	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I _O = 125 mA	•	50			dB
V _{DO}	Dropout Voltage		T _J = 25°C	T _J = 25°C		1.1	2.3	V
los	Output Short Circuit Cu	urrent	$T_J = 25$ °C, $V_I = -35$ V				0.6	Α
I _{pk}	Peak Output Current		$V_I - V_O = 10 \text{ V}, T_J = 25^{\circ}\text{C}$		0.5	0.65	1.4	Α
$\Delta V_{O}/\Delta T$	Average Temperature (of Output Voltage	Coefficient	$I_0 = 5.0 \text{ mA},$	0°C ≤ T _A ≤ 125°C			0.3	mV/°C/ V _O

μ A79M08AC Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -14 V, I_O = 350 mA, C_I = 2 μ F, C_O = 1 μ F, unless otherwise specified. 1,2

	opeo.							
Symbol	Characteris	stic		Condition ³			Max	Unit
Vo	Output Voltage		$T_J = 25$ °C		-8.3	-8.0	-7.7	V
V _{R LINE}	Line Regulation		T _J = 25°C	-25 V ≤ V _I ≤ -10.5 V		8.0	80	mV
				-21 V ≤ V _I ≤ -11 V		4.0	50	
V _{R LOAD}	Load Regulation		$T_{J} = 25^{\circ}C, 5$	5.0 mA ≤ I _O ≤ 500 mA		90	160	mV
		$T_J = 25$ °C, 5.0 mA $\leq I_O \leq 350$ mA			60			
V _O	Output Voltage		$-25 \text{ V} \le \text{V}_{\text{I}} \le -10.5 \text{ V},$ 5.0 mA $\le \text{I}_{\text{O}} \le 350 \text{ mA}, \text{P}_{\text{D}} \le 4.0 \text{ W}$		-8.4		-7.6	٧
la	Quiescent Current		T _J = 25°C	T _J = 25°C		1.0	2.0	mA
ΔI_Q	Quiescent Current	with line	-25 V ≤ V _I	≤-10.5 V			0.4	mA
	Change with load		5.0 mA ≤ I _O ≤ 350 mA				0.4	
No	Noise		T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz			200		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		f=2400 Hz, V _I = -13 V, I _O = 125 mA, T _J = 25°C		50			dB

μA79M00 Series

μΑ79Μ08ΑC (Cont.)

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -14 V, I_O = 350 mA, C_I = 2 μ F, C_O = 1 μ F, unless otherwise specified. ^{1,2}

Symbol	Characteristic	Condition ³	Min	Тур	Max	Unit
V _{DO}	Dropout Voltage	T _J = 25°C		1.1		٧
los	Output Short Circuit Current	$T_J = 25$ °C, $V_I = -30$ V		140		mA
l _{pk}	Peak Output Current	$V_I - V_O = 10 \text{ V},$ $T_J = 25^{\circ}\text{C}$		650		mA
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _O = 5.0 mA, 0°C ≤ T _A ≤ 125°C		0.6		mV/°C

μ**Α79M12H**

Electrical Characteristics -55° C \leq T_A \leq 125 $^{\circ}$ C, V_I = -19 V, I_O = 350 mA, C_I = 2.0 μF, C_O = 1.0 μF, unless otherwise specified. 1,2

Symbol	Characterist	ic		Condition ³	Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C	T _J = 25°C		-12	-11.5	٧
V _{R LINE}	Line Regulation		T _J = 25°C	-30 V ≤ V _I ≤ -14.5 V		9.0	80	mV
				-25 V ≤ V _I ≤ -15 V		5.0	50	
V _{R LOAD}	V _{R LOAD} Load Regulation		$T_{J} = 25^{\circ}C, 5$.0 mA ≤ I _O ≤ 500 mA		65	240	mV
			$T_{\rm J} = 25^{\circ}{\rm C}, 5$.0 mA ≤ I _O ≤ 350 mA		45		
Vo	Output Voltage		-30 V \leq V _I \leq -14.5 V, 5.0 mA \leq I _O \leq 350 mA, P _D \leq 4.0 W		-12.6		-11.4	٧
la	Quiescent Current		T _J = 25°C			1.5	3.0	mA
ΔI_Q	Quiescent Current	with line	-30 V ≤ V _I ≤	≤-14.5 V			0.4	mA
	Change	with load	5.0 mA ≤ I _O	≤350 mA			0.4	
No	Noise		$T_A = 25^{\circ}C, 1$	0 Hz≤f≤100 kHz		25	80	μV/V _O
$\Delta V_I - \Delta V_O$	Ripple Rejection			$V_1 \le -17 \text{ V, } f = 2400 \text{ Hz,}$ $I_0 = 125 \text{ mA, } T_1 = 25^{\circ}\text{C}$				dB
V _{DO}	Dropout Voltage		T _J = 25°C	T _J = 25°C		1.1	2.3	٧
los	Output Short Circuit Co	urrent	$T_J = 25$ °C, $V_I = -35$ V				0.6	Α
l _{pk}	Peak Output Current	-	$V_I - V_O = 10 \text{ V}, T_J = 25^{\circ}\text{C}$		0.5	0.65	1.4	Α
$\Delta V_{O}/\Delta T$	Average Temperature of Output Voltage	Coefficient	I _O = 5.0 mA, 0°C ≤ T _A ≤				0.3	mV/°C/ V _O

μ**Α79M12AC**

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -19 V, I_O = 350 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.1.2

Symbol	Characteristic		Condition ³			Max	Unit
Vo	Output Voltage	T _J = 25°C		-12.5	-12	-11.5	٧
V _{R LINE}	Line Regulation	T _J = 25°C	-30 V ≤ V _I ≤ -14.5 V		9.0	: 80	mV
			-25 V ≤ V _I ≤ -15 V		5.0	50	

 μ A79M12AC (Cont.) Electrical Characteristics 0°C \leq T $_{A}$ \leq 125°C, V $_{I}$ = -19 V, I $_{O}$ = 350 mA, C $_{I}$ = 2.0 μ F, C $_{O}$ = 1.0 μ F, unless otherwise specified 1.2

Symbol	Characterist	ic	Condition ³	Min	Тур	Max	Unit
V _{R LOAD}	Load Regulation		$T_J = 25$ °C, 5.0 mA $\leq I_O \leq 500$ mA		65	240	mV
			$T_J = 25$ °C, 5.0 mA $\leq I_O \leq 350$ mA	1.55	45		
Vo	Output Voltage		$-30 \text{ V} \le \text{V}_{\text{I}} \le -14.5 \text{ V},$ 5.0 mA $\le \text{I}_{\text{O}} \le 350 \text{ mA}, \text{P}_{\text{D}} \le 4.0 \text{ W}$	-12.6		-11.4	٧
la	Quiescent Current		T _J = 25°C		1.5	3.0	mA
$\Delta I_{\mathbf{Q}}$	Quiescent Current Change	with line	-30 V ≤ V _I ≤ -14.5 V			0.4	mA
		with load	5.0 mA ≤ I _O ≤ 350 mA			0.4	
No	Noise		T _A = 25°C, 10 Hz ≤ f ≤ 100 kHz		300		μV
$\Delta V_I / \Delta V_O$	Ripple Rejection		V _I = -17 V, f = 2400 Hz, I _O = 125 mA, T _J = 25°C	50			dB
V _{DO}	Dropout Voltage		T _J = 25°C		1.1		٧
los	Output Short Circuit Co	urrent	T _J = 25°C, V _I = -30 V		140		mA
I _{pk}	Peak Output Current		V _I – V _O = 10 V, T _J = 25°C		650		mA
$\Delta V_{O}/\Delta T$	Average Temperature of Output Voltage	Coefficient	$I_{O} = 5.0$ mA, $0^{\circ}C \le T_{A} \le 125^{\circ}C$		0.8		mV/°C

 μ A79M15H Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = -23 V, I_O = 350 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified. ^{1,2}

Symbol	Characteristic			Condition ³	Min	Тур	Max	Unit
Vo	Output Voltage	Output Voltage T _J = 25°C			-15.6	-15	-14.4	٧
V _{R LINE}	Line Regulation		T _J = 25°C	-30 V ≤ V _I ≤ -17.5 V		9.0	80	mV
				-28 V ≤ V _I ≤ -18 V		7.0	50	
V _{R LOAD}	OAD Load Regulation		$T_J = 25^{\circ}C, 5$	$0.0 \text{ mA} \leq I_{O} \leq 500 \text{ mA}$		65	240	mV
			$T_J = 25^{\circ}C, 5$.0 mA ≤ I _O ≤ 350 mA		45		
Vo	Output Voltage		-30 V ≤ V _I ≤ 5.0 mA ≤ I _O	≤-17.5 V, ≤350 mA, P _D ≤4.0 W	-15.75		-14.25	V
la	Quiescent Current	T _J = 25°C				1.5	3.0	mA
ΔI_Q	Quiescent Current	with line	-30 V ≤ V _I ≤	≤-17.5 V			0.4	mA
	Change	with load	5.0 mA ≤ I _O	≤350 mA			0.4	
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		25	80	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I _O = 125 mA	•	50			dB
V _{DO}	Dropout Voltage		T _J = 25°C			1.1	2.3	٧
los	Output Short Circuit Current		T _J = 25°C, V	₁ = -35 V			0.6	Α
l _{pk}	Peak Output Current		$V_I - V_O = 10$	V, T _J = 25°C	0.5	0.65	1.4	Α

μA79M00 Series

μ**Α79M15H** (Cont.)

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = -23 V, I_O = 350 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.^{1,2}

Symbol	Characteristic	Condition ³	Min	Тур	Max	Unit
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_{O} = 5.0 \text{ mA}, \ 0^{\circ}\text{C} \leqslant T_{A} \leqslant 125^{\circ}\text{C}$			0.3	mV/°C/ V _O

μΑ79Μ15ΑC

Electrical Characteristics $0^{\circ}\text{C} \le T_{\text{A}} \le 125^{\circ}\text{C}$, $V_{\text{I}} = -23$ V, $I_{\text{O}} = 350$ mA, $C_{\text{I}} = 2.0$ μF , $C_{\text{O}} = 1.0$ μF , unless otherwise specified.^{1,2}

Symbol	Characterist	ic	Condition ³		Min	Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C	T _J = 25°C		-15	-14.4	V
VR LINE	Line Regulation		T _J = 25°C	-30 V ≤ V _I ≤ -17.5 V		9.0	80	mV
				-28 V ≤ V _I ≤ -18 V		7.0	50	
VR LOAD	Load Regulation		T _J = 25°C, 5	.0 mA ≤ I _O ≤ 500 mA		65	240	mV
			T _J = 25°C, 5	.0 mA ≤ I _O ≤ 350 mA		45		
Vo	Output Voltage		-30 V ≤ V _I ≤ 5.0 mA ≤ I _O	≤-17.5 V, ≤350 mA, P _D ≤4.0 W	-15.75		-14.25	٧
la	Quiescent Current		T _J = 25°C			1.5	3.0	mA
ΔI_Q	Al _Q Quiescent Current	with line	-30 V ≤ V _I ≤	≤-17.5 V			0.4	mA
	Change	with load	5.0 mA ≤ I _O	≤350 mA			0.4	
No	Noise		T _A = 25°C, 1	0 Hz≤f≤100 kHz		375		μ٧
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, I _O = 125 mA	•	50			dB
V _{DO}	Dropout Voltage		T _J = 25°C			1.1		٧
los	Output Short Circuit C	Current	$T_J = 25$ °C, V	₁ = -30 V		140		mA
l _{pk}	Peak Output Current	Peak Output Current		V, T _J = 25°C		650		mA
ΔV _O /ΔT	Average Temperature of Output Voltage	Coefficient	I _O = 5.0 mA,	0°C ≤ T _A ≤ 125°C		1.0		mV/°C

Notes

^{1.} See Test Circuit.


^{2.} The convention for negative regulators is the algebraic values, thus -15

V is less than -10 V.


^{3.} All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

Typical Performance Curves


Worst Case Power Dissipation vs Ambient Temperature (TO-39)




Worst Case Power Dissipation vs Ambient Temperature (TO-220)




Peak Output Current vs Input/Output Voltage Differential




Output Voltage vs




Dropout Voltage vs Junction Temperature




Quiescent Current vs Input Voltage




Quiescent Current vs Ambient Temperature



Ripple Rejection vs Frequency



Ripple Rejection vs Output Voltages




PC01741F


μA79M00 Series

Typical Performance Curves (Cont.)


Line Transient Response



Load Transient Response



Output Impedance vs Frequency



Design Considerations

The μ 79M00 fixed voltage regulator series have thermal-overload protection from excessive power, internal short-circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

The safe-area protection network may cause the device to latch-up if the output is shorted and the regulator is operating with high input voltages. This mode of operation will not damage the device. However, power (input voltage or the load) must be interrupted momentarily for the device to recover from the latched condition.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for μ A79M000, 125°C for μ A79M00C and μ A7900MAC) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $ heta_{\sf JC}$	Max $ heta_{ extsf{JC}}$	Тур $ heta_{\sf JA}$	Max $ heta_{\sf JA}$
TO-39	18.0	25	120	140
TO-220	3.0	5.0	60	40

$$P_{DMAX} = \frac{T_{J} Max - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or}$$

$$= \frac{T_{J} Max - T_{A}}{\theta_{JA}} \text{ (Without a heat sink)}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J:

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$$
 or
= $T_A + P_D \theta_{JA}$ (Without a heat sink)

Where:

T_J = Junction Temperature

T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{\rm JC}$ = Junction-to-case thermal resistance

 $\theta_{\rm CA}$ = Case-to-ambient thermal resistance

 θ_{CS} = Case-to-heat sink thermal resistance

 θ_{SA} = Heat sink-to-ambient thermal resistance


 $\theta_{\rm JA}$ = Junction-to-ambient thermal resistance

Typical Applications

Bypass capacitors are necessary for stable operation of the μ A79M00 series of regulators over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2.0 μF on the input, 1.0 μF on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10 μF or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

Fixed Output Regulator Test Circuit





A Schlumberger Company

μA7900 Series3-Terminal NegativeVoltage Regulators

Linear Division Voltage Regulators

Description

The μ A7900 series of monolithic 3-terminal negative regulators is manufactured using the Fairchild Planar Epitaxial process. These negative regulators are intended as complements to the popular μ A7800 series of positive voltage regulators, and they are available in voltage options from -5.0 V to -15 V. The μ A7900 series employ internal current-limiting, thermal shutdown, and safe-area compensation, making them virtually indestructible.


- Output Current in Excess Of 1.0 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Available In JEDEC TO-220 And TO-3 Packages
- Output Voltages of -5 V, -8 V, -12 V, and -15 V

Absolute Maximum Ratings

Absolute Maximum Hatings	
Storage Temperature Range	
TO-3 Metal Can	-65°C to +175°C
TO-220 Package	-65°C to +150°C
Operating Junction Temperature Range	
Extended (µA7900M)	-55°C to +150°C
Commercial (µA7900C)	0°C to +150°C
Lead Temperature	
TO-3 Metal (soldering, 60 s)	300°C
TO-220 Package (soldering, 10 s)	265°C
Power Dissipation	Internally Limited
Input Voltage	
-5 V to -15 V	-35 V


Note

Connection Diagram TO-3 Package (Top View)



Order Information Device Code Package Code **Package Description** μA7905KM HJ Metal μA7908KM HJ Metal μA7912KM HJ Metal μA7915KM HJ Metal μA7905KC H.I Metal HJ Metal μA7908KC HJ Metal μA7912KC μA7915KC HJ Metal

Connection Diagram TO-220 Package (Top View)




Lead 3 connected to case.

Order Information										
Device Code	Package Code	Package Description								
μΑ7905UC	GH	Molded Power Pack								
μA7908UC	GH	Molded Power Pack								
μA7912UC	GH	Molded Power Pack								
μA7915UC	GH	Molded Power Pack								

The convention for Negative Regulators is the Algebraic value, thus -15 is less then -10 V.

Equivalent Circuit



EQ00641F

 μ A7905 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = –10 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteristic			Condition ¹		Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		-4.8	-5.0	-5.2	٧
V _{R LINE}	Line Regulation		T _J = 25°C	-7.0 V ≤ V _I ≤ -25 V		3.0	50	mV
				-2.0 V ≤ V _I ≤ -12 V		1.0	25	
V _{R LOAD}	OAD Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		15	100	mV
				250 mA ≤ I _O ≤ 750 mA		5.0	25	
Vo	Output Voltage		-8.0 V ≤ V 5.0 mA ≤ p ≤ 15 W		-4.70		-5.30	V
la	Quiescent Current		T _J = 25°C			1.0	2.0	mA
Δ IQ	Quiescent Current	with line	-8.0 V ≤ \	/ _I ≤ -25 V			1.3	mA
	Change	with load	5.0 mA ≤	I _O ≤1.0 A			0.5	
No	Noise		T _A = 25°C,	10 Hz≤f≤100 kHz		25	80	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 H	lz, I _O = 350 mA, T _J = 25°C	54	60		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A,	T _J = 25°C		1.1	2.3	٧
I _{pk}	Peak Output Current		T _J = 25°C		1.3	2.1	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage		I _O = 5.0 m	A, -55°C ≤ T _A ≤ 125°C			0.3	mV/°C/V _O
los	Output Short Circuit Cu	ırrent	V _I = -35 V	, T _J = 25°C			1.2	Α

 μA7905C Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -10 V, I_O = 500 mA, C_I = 2.0 μF , C_O = 1.0 μF , unless otherwise specified.

Symbol	Characteris	tic	Condition ¹			Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		-4.8	-5.0	-5.2	٧
V _{R LINE}	NE Line Regulation		T _J = 25°C	$T_J = 25^{\circ}C$ $-7.0 \text{ V} \leq V_I \leq -25 \text{ V}$		3.0	100	mV
				-8.0 V ≤ V _I ≤ -12 V		1.0	50	
V _{R LOAD}	R LOAD Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		15	100	mV
				250 mA ≤ I _O ≤ 750 mA		5.0	50	
Vo	Output Voltage	tput Voltage		$-7.0 \text{ V} \leq \text{V}_{\text{I}} \leq -20 \text{ V},$ 5.0 mA $\leq \text{I}_{\text{O}} \leq 1.0 \text{ A},$ p \leq 15 W			-5.25	٧
la	Quiescent Current		T _J = 25°C			1.0	2.0	mA
ΔI_Q	Quiescent Current	with line	-7.0 V ≤ V	/ _I ≤ -25 V			1.3	mA
	Change	with load	5.0 mA ≤	O ≤ 1.0 A			0.5	
No	Noise	*	T _A = 25°C,	10 Hz≤f≤100 kHz		125		μV

 μ A7905C (Cont.) Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -10 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 2400 Hz, I _O = 350 mA, T _J = 25°C	54	60		dB
V _{DO}	Dropout Voltage	I _O = 1.0 A, T _J = 25°C		1.1		٧.
l _{pk}	Peak Output Current	T _J = 25°C		2.1		Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_{O} = 5.0 \text{ mA}, \ 0^{\circ}\text{C} \leqslant T_{A} \leqslant 125^{\circ}\text{C}$		0.4		mV/°C

 μ A7908 Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = –14 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteris	tic	Condition ¹			Тур	Max	Unit
Vo	Output Voltage		T _J = 25°C		-7.7	-8.0	-8.3	٧
V _{R LINE}	Line Regulation		$T_J = 25^{\circ}C$ $-10.5 \text{ V} \leq V_I \leq -25 \text{ V}$			6.0	80	mV
				-11 V ≤ V _I ≤ -17 V		2.0	40	
V _{R LOAD}	Load Regulation	-	T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	100	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	40	
Vo	Output Voltage			$V_1 \le -23 \text{ V},$ $I_0 \le 1.0 \text{ A},$	-7.6		-8.4	٧
la	Quiescent Current		T _J = 25°C			1.0	2.0	mA .
$\Delta I_{\mathbf{Q}}$	Quiescent Current	with line	-11.5 V ≤ V _I ≤ -25 V				1.0	mA
	Change	with load	5.0 mA ≤	l _O ≤1.0 A			0.5	
No	Noise		T _A = 25°C,	10 Hz≤f≤100 kHz		25	80	μV/V _O
$\Delta V_I/\Delta V_O$	Ripple Rejection		1	lz, V _I = -13 V nA, T _J = 25°C	54	60		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A,	, T _J = 25°C		1.1	2.3	V
I _{pk}	Peak Output Curren	t	T _J = 25°C		1.3	2.1	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage		I _O = 5.0 m	A, -55°C ≤ T _A ≤ 125°C			0.3	mV/°C/V _O
los	Output Short Circuit	Current	V _I = -35 V	/, T _J = 25°C			1.2	Α

μ**Α7908C**

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -14 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage	T _J = 25°C	-7.7	-8.0	-8.3	٧

 μ A7908C (Cont.) Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -14 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹			Max	Unit	
V _{R LINE}	Line Regulation		T _J = 25°C	-10.5 V ≤ V _I ≤ -25 V		6.0	160	mV	
				-11 V ≤ V _I ≤ -17 V		2.0	80		
V _{R LOAD}	Load Regulation	Load Regulation		d Regulation $T_J = 25^{\circ}\text{C}$ 5.0 mA $\leq I_O \leq$ 1.5 A			12	160	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	80	•	
V _O	Output Voltage		-10.5 $V \le V_I \le -23 V$, 5.0 mA $\le I_O \le 1.0 A$, $p \le 15 W$		-7.6		-8.4	V	
la	Quiescent Current		T _J = 25°C		1.0	2.0	mA		
Δ IQ	Quiescent Current	with line	$-10.5 \text{ V} \leq \text{V}_{\text{I}} \leq -25 \text{ V}$				1.0	mA	
	Change	with load	5.0 mA ≤ I	o ≤ 1.0 A			0.5		
No	Noise	***************************************	T _A = 25°C,	10 Hz ≤ f ≤ 100 kHz		200		μV	
$\Delta V_I / \Delta V_O$	Ripple Rejection	1 '' '		z, V _I = -13 V, A, T _J = 25°C	54	60		dB	
V _{DO}	Dropout Voltage		I _O = 1.0 A,	T _J = 25°C		1.1		٧	
I _{pk}	Peak Output Curren	Peak Output Current T _J = 25°C				2.1		Α	
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 m/	A, 0°C ≤ T _A ≤ 125°C		0.6		mV/°C	

 μA7912 Electrical Characteristics -55°C \leq $T_{A} \leq$ 125°C, V_{I} = -19 V, I_{O} = 500 mA, C_{I} = 2.0 $\mu\text{F},~C_{O}$ = 1.0 $\mu\text{F},~unless$ otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage		$T_J = 25$ °C		-11.5	-12.0	-12.5	٧
V _{R LINE}	Line Regulation		T _J = 25°C	-14.5 V ≤ V _I ≤ -30 V		10	120	mV
			-16 V ≤ V _I ≤ -22 V		3.0	60		
V _{R LOAD} Load Regulation			T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 mA		12	120	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	60	
Vo	Output Voltage	5.0		-15.5 $V \le V_I \le -27 V$, 5.0 $mA \le I_O \le 1.0 A$, $p \le 15 W$			-12.6	٧
IQ	Quiescent Current		T _J = 25°C			1.5	3.0	mA
ΔI_Q	Quiescent Current	with line	-15 V ≤ V	' _I ≤-30 V			1.0	mA
	Change	with load	5.0 mA ≤	I _O ≤ 1.0 A			0.5	
No	Noise	•	T _A = 25°C,		25	80	μV/V _O	
$\Delta V_I / \Delta V_O$	Ripple Rejection		f = 2400 Hz, V _I = -17 V, I _O = 350 mA, T _J = 25°C		54	60		dB

μ**Α7912** (Cont.)

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = -19 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
V _{DO}	Dropout Voltage	I _O = 1.0 A, T _J = 25°C		1.1	2.3	٧
l _{pk}	Peak Output Current	T _J = 25°C	1.3	2.1	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_{O} = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_{A} \le 150^{\circ}\text{C}$			0.3	mV/°C/V _O
los	Output Short Circuit Current	V _I = -35 V, T _J = 25°C			1.2	Α

μ**Α7912C**

Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -19 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹	Min	Тур	Max	Unit			
Vo	Output Voltage		T _J = 25°C		-11.5	-12.0	-12.5	٧			
V _{R LINE}	Line Regulation		T _J = 25°C	-14.5 V ≤ V _I ≤ -30 V		10	240	mV			
				-16 V ≤ V _I ≤ -22 V		3.0	120				
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	240	mV			
				250 mA ≤ I _O ≤ 750 mA		4.0	120				
V _O	Output Voltage		-14.5 $V \le V_1 \le -27 \text{ V}$, 5.0 mA $\le I_0 \le 1.0 \text{ A}$, $p \le 15 \text{ W}$		-11.4		-12.6	٧			
la	Quiescent Current		T _J = 25°C			1.5	3.0	mA			
ΔI_Q	Quiescent Current	with line	-14.5 V ≤ V _I ≤ -30 V				1.0	mA			
	Change	with load	5.0 mA ≤ I ₀	o≤1.0 A			0.5				
No	Noise	•	T _A = 25°C,	10 Hz ≤ f ≤ 100 kHz		300		μV			
$\Delta V_I / \Delta V_O$	Ripple Rejection		i .	z, V _I = -17 V, A, T _J = 25°C	54	60		dB			
V _{DO}	Dropout Voltage		I _O = 1.0 A, T _J = 25°C			1.1		٧			
I _{pk}	Peak Output Curren	t	T _J = 25°C			2.1		A			
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		I _O = 5.0 m/	A, 0°C ≤ T _A ≤ 125°C		0.8		mV/°C			

Notes

μ**Α7915**

Electrical Characteristics -55°C \leq T_A \leq 125°C, V_I = -23 V, I_O = 500 mA, C_I = 2.0 μF, C_O = 1.0 μF, unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
Vo	Output Voltage	T _J = 25°C	-14.4	-15.0	-15.6	٧

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

 μ A7915 (Cont.) Electrical Characteristics –55°C \leq T_A \leq 125°C, V_I = -23 V, I_O = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.

Symbol	Characteris	tic	Î	Condition ¹	Min	Тур	Max	Unit
V _{R LINE}	Line Regulation		T _J = 25°C	-17.5 V ≤ V _i ≤ -30 V		11	150	mV
				-20 V ≤ V _I ≤ -26 V		3.0	75	
V _{R LOAD}	Load Regulation		T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	150	mV
				250 mA ≤ I _O ≤ 750 mA		4.0	75	
V _O	Output Voltage		-18.5 V ≤ 1 5.0 mA ≤ I ₀ p ≤ 15 W	-14.25		-15.75	V	
la	Quiescent Current		T _J = 25°C		1.5	3.0	mA	
ΔI_Q	Quiescent Current	with line	$-18.5 \text{ V} \leq \text{V}_{\text{I}} \leq -30 \text{ V}$				1.0	mA
	Change	with load	5.0 mA ≤ I ₀	o≤1.0 A			0.5	
No	Noise		T _A = 25°C,	10 Hz ≤ f ≤ 100 kHz		25	80	μV/V _O
$\Delta V_I / \Delta V_O$	Ripple Rejection		l .	z, V _I = -20 V, A, T _J = 25°C	54	60		dB
V _{DO}	Dropout Voltage		I _O = 1.0 A,	T _J = 25°C		1.1	2.3	٧
l _{pk}	Peak Output Curren	t	T _J = 25°C	T _J = 25°C		2.1	3.3	Α
$\Delta V_{O}/\Delta T$	Average Temperatur Coefficient of Output		$I_{O} = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$				0.3	mV/°C/V _O
los	Output Short Circuit	Current	$V_1 = -35 \text{ V},$	T _J = 25°C			1.2	Α

 μ A7915C Electrical Characteristics 0°C \leq T $_{A}$ \leq 125°C, V $_{I}$ = -23 V, I $_{O}$ = 500 mA, C $_{I}$ = 2 μ F, C $_{O}$ = 1 μ F, unless otherwise specified.

Symbol	Characteris	tic		Condition ¹			Max	Unit	
Vo	Output Voltage		T _J = 25°C		-14.4	-15.0	-15.6	٧	
V _{R LINE} Line Regulation		$T_J = 25^{\circ}C$ -17.5 V $\leq V_I \leq -30$ V			11	300	mÝ		
				-20 V ≤ V _I ≤ -26 V		3.0	150		
V _{R LOAD} Load Regulation			T _J = 25°C	5.0 mA ≤ I _O ≤ 1.5 A		12	300	mV	
				250 mA ≤ I _O ≤ 750 mA		4.0	150		
Vo	Output Voltage		-17.5 $V \le V_I \le -30 \text{ V}$, 5.0 mA $\le I_O \le 1.0 \text{ A}$, p $\le 15 \text{ W}$		-14.25		-15.75	٧	
la	Quiescent Current		T _J = 25°C			1.5	3.0	mA	
ΔI_Q	Quiescent Current	with line	-17.5 V ≤	V _I ≤ -30 V			1.0	mA	
-	Change	with load	5.0 mA ≤ I _O ≤ 1.0 A				0.5		
No	Noise	***************************************	T _A = 25°C,		375		μV		


 μ A7915C (Cont.) Electrical Characteristics 0°C \leq T_A \leq 125°C, V_I = -23 V, I_O = 500 mA, C_I = 2 μ F, C_O = 1 μ F, unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
$\Delta V_I/\Delta V_O$	Ripple Rejection	f = 2400 Hz, V _I = -20 V, I _O = 350 mA, T _J = 25°C	54	60		dB
V _{DO}	Dropout Voltage	I _O = 1.0 A, T _J = 25°C		1.1		V
I _{pk}	Peak Output Current	T _J = 25°C		2.1		Α
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_{O} = 5.0$ mA, 0°C $\leq T_{A} \leq 125$ °C		1.0		mV/°C


Notes

Typical Performance Curves


Worst Case Power Dissipation vs Ambient Temperature (TO-3)




Worst Case Power Dissipation vs Ambient Temperature (TO-220)




Peak Output Current vs Input/Output Voltage Differential




Output Voltage vs Junction Temperature



Dropout Voltage vs Junction Temperature



Quiescent Current vs Input Voltage



PC09490F


All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W

10 ms, duty cycle


5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

Typical Performance Curves (Cont.)


Quiescent Current vs Temperature



Ripple Rejection vs Frequency




Ripple Rejection vs Output Voltages




PC09480


Line Transient Response



Load Transient Response



Output Impedance vs Frequency



Design Considerations

The μ A7900 fixed voltage regulator series has thermal overload protection from excessive power dissipation, internal short circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for μ A7900, 125°C for μ A7900C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θJC °C/W	Max θJC °C/W	Typ θJA °C/W	Max θJA °C/W
TO-3	3.5	5.5	40	35
TO-220	3.0	5.0	60	40

$$P_{D~Max} = \frac{T_{J~Max} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J~Max}T_{A}}{\theta_{JA}}$$

 $\theta_{\rm CA} = \theta_{\rm CS} + \theta_{\rm SA}$ (Without heat sink)

Solving for T_J:

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$$
 or
= $T_A + P_D \theta_{JA}$ (Without heat sink)

μA7900 Series

Where:

T_J = Junction Temperature

T_A = Ambient Temperature

P_D = Power Dissipation

 θ_{JA} = Junction-to-Ambient Thermal Resistance

 $\theta_{\rm JC}$ = Junction-to-Case Thermal Resistance

 θ_{CA} = Case-to-Ambient Thermal Resistance

 $\theta_{\rm CS}$ = Case-to-Heat Sink Thermal Resistance


 θ_{SA} = Heat Sink-to-Ambient Thermal Resistance

Typical Applications


Bypass capacitors are necessary for stable operation of the μ A7900 series of regulators over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2.0 μF on the input, 1.0 μF on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10 μF or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.


Fixed Output Regulator




High Current Voltage Regulator



Output Current HIGH. Foldback Current-Limited




Output Current HIGH, Short Circuit Protected




$$RSC = \frac{V_{BE(Q2)}}{los}$$

Operational Amplifier Supply (± 15 V at 1.0 A)



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20







μ A101A • μ A201A • μ A301A General Purpose Operational Amplifiers

Linear Division Operational Amplifiers

Description

The μ A101A, μ A201A, and μ A301A are general purpose monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. These integrated circuits are intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample-and-hold circuits is improved due to the low drift and low bias currents of the μ A101A, μ A201A, or μ A301A. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of latch up coupled with internal short circuit protection make the μ A101A, μ A201A and μ A301A virtually foolproof.

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA101AM)	-55°C to +125°C
Industrial (µA201AV)	-25°C to +85°C
Commercial (µA301AC)	0°C to +70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	
μΑ101Α, μΑ201Α	±22 V
μA301A	± 18 V
Differential Input Voltage	±30 V
Input Voltage ³	± 15 V
Output Short Circuit Duration ⁴	Indefinite

Notes

- 1. $T_{J~Max} = 150^{\circ}\text{C}$ for the Molded DIP and SO-8, and 175°C for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C and the SO-8 at 6.5 mW/°C.
- 3. For supply voltage less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be ground or either supply. μA101A and μA201A ratings apply to +125°C case temperature or +75°C ambient temperature. μA301A ratings apply for case temperatures to 70°C.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case.

Order Information Device Code Package Code Package Description

 μ A101AHM 5W Metal μ A201AHV 5W Metal μ A301AHC 5W Metal

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)




Order Information Device Code Package Code Pa

 μ A301ASC KC μ A301ATC 9T

Package Description Molded Surface Mount Molded DIP

μ A101A • μ A201A • μ A301A

Equivalent Circuit



EQ0003

μ A101A • μ A201A • μ A301A

 μ A101A, μ A201A and μ A301A Electrical Characteristics T_A = 25°C, ±5.0 V \leq V_{CC} \leq ±20 V for the μ A101A and μ A201A, ±5.0 V \leq V_{CC} \leq ±15 V for the μ A301A, unless otherwise specified.

				μ Α 10	1 Α , μ Α	201A		μ Α301Α	١	
Symbol	Characteristic	Conditi	on	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$			0.7	2.0		2.0	7.5	mV
I _{IO}	Input Offset Current				1.5	10		3.0	50	nA
I _{IB}	Input Bias Current				30	75		70	250	nA
Z _I	Input Impedance			1.5	4.0		0.5	2.0		МΩ
Icc	Supply Current	V _{CC} = ± 20 V			1.8	3.0				mA
		V _{CC} = ± 15 V						1.8	3.0	
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V}, R_{L}$	≥2.0 kΩ	50	160		25	160		V/mV
	wing specifications apply over 1A, and $0^{\circ}C \le T_A \le +70^{\circ}C$ 1		°C ≤ T _A ≤ + ·	125°C f	or the p	μ Α101 Α	and -	25°C ≤	T _A ≤ +	85°C foi
V _{IO}	Input Offset Voltage	R _S ≤50 kΩ				3.0			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$T_{A \text{ Min}} \leqslant T_{A} \leqslant T_{A \text{ Max}}$			6.0	15		6.0	30	μV/°C
I _{IO}	Input Offset Current					20			70	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current	25°C ≤ T _A ≤ T _A	Max		0.01	0.1		0.01	0.3	nA/°C
	Temperature Sensitivity	T _{A Min} ≤ T _A ≤ 25	5°C		0.02	0.2		0.02	0.6	
I _{IB}	Input Bias Current					100			300	nA
lcc	Supply Current	$T_A = T_{A \text{ Max}}, V_{CO}$	_C = ±20 V		1.2	2.5				mA
CMR	Common Mode Rejection	R _S ≤50 kΩ		80	96		70	90		dB
V _{IR}	Input Voltage Range	V _{CC} = ± 20 V		± 15						٧
		V _{CC} = ± 15 V					± 12			
PSRR	Power Supply Rejection Ratio	$R_{\rm S}\!\leqslant\!50~{\rm k}\Omega$		80	96		70	96		dB
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}, V_{O} = \pm 10 \text{ V},$ $R_{L} \ge 2.0 \text{ k}\Omega$		25			15			V/mV
V _{OP}	Output Voltage Swing	V _{CC} = ± 15 V	$R_L = 10 \text{ k}\Omega$	± 12	± 14		± 12	±14		٧

 $R_L = 2.0 \text{ k}\Omega$

± 10

± 13


± 10

± 13


μΑ101Α • μΑ201Α • μΑ301Α

Typical Performance Curves


input Voltage Range vs Supply Voltage (μA101A and 201A)




Output Swing vs Supply Voltage (μ A101A and 201A)




Voltage Gain vs Supply Voltage (μ A101A and 201A)




Input Voltage Range vs Supply Voltage (μA301A)




Output Swing vs Supply Voltage (μΑ301Α)



Voltage Gain vs Supply Voltage (μA301A)




Open Loop Frequency Response (μΑ101A, 201A, and 301A)




PC04341F

Open Loop Frequency Response $(\mu A101A, 201A, and 301A)$



Open Loop Frequency Response (μA101A, 201A, and 301A)




PC04351F


PC04361F

Typical Performance Curves for μ A101A, μ A201A, and μ A301A (Cont.)


Large Signal Frequency Response




Large Signal Frequency Response




Large Signal Frequency Response






Voltage Follower Pulse Response




Voltage Follower Pulse Response




PC04421F


Supply Voltage Current vs Supply Voltage



Voltage Gain vs Supply Voltage




Current Limiting




μ A101A • μ A201A • μ A301A

Typical Performance Curves for μ A101A, μ A201A, and μ A301A (Cont.)


Input Current vs Temperature (μ A101A and μ A201A)




Input Current vs Temperature (μ A301A only)




Input Noise Voltage vs Frequency




Input Noise Current vs Frequency (µA101A and µA201A)




Input Noise Current vs Frequency (µA301A)




Common Mode Rejection vs Frequency



Supply Rejection vs Frequency



Closed Loop Output Impedance vs Frequency




PC04521F

PC04481F

7

Compensation Circuits (Note 2)


Single Pole Compensation



$$C_1 \geqslant \frac{R_1C_8}{R_1 + R_2}$$

$$C_s = 30 pF$$

Two Pole Compensation




$$C_1 \geqslant \frac{R_1 C_8}{R_1 + R_2}$$

$$C_s = 30 \text{ pF}$$


 $C_2 = 10 \text{ C}_1$

Feed Forward Compensation



Typical Applications (Note 2)


Fast Voltage Follower




Power Bandwidth: 15 kHz

Slew Rate: 1 V/µs

Inverting Amplifier With Balancing Circuit



Voltage Comparator For Driving Or DTL Integrated Circuits




Notes

- May be zero or equal to parallel combination of R1 and R2 for minimum offset.
- 2. All lead numbers shown refer to 8-lead metal package.


μ A101A • μ A201A • μ A301A

Typical Applications (Cont.) (Note 2)

Low Frequency Square Wave Generator




Circuit For Operating Without A Negative Supply



Notes

- 1. Adjust C₁ for frequency
- 2. All lead numbers shown refer to 8-lead metal package

Practical Differentiator



$$f_{c} = \frac{1}{2\pi R_{2}C_{1}}$$

$$f_{h} = \frac{1}{2\pi R_{2}C_{1}} = \frac{1}{2\pi R_{2}C_{2}}$$

$$f_c < f_h < f_{unity gain}$$



μ A101 • μ A201 General Purpose Operational Amplifiers

Linear Division Operational Amplifiers

Description

The μ A101 and μ A201 are general purpose monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where tailoring of frequency characteristics is desirable. The μ A101 and μ A201 compensate easily with a single external component. High common mode voltage range and absence of latch up make the μ A101 and μ A201 ideal for use as voltage followers. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The μ A101 and μ A201 are short circuit protected and have the same lead configuration as the popular μ A741, μ A748 and μ A709.

- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range ¹	
Extended (µA101M)	-55°C to +125°C
Commercial (µA201C)	0°C to +70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{2, 3}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
Supply Voltage	± 22 V
Differential Input Voltage	±30 V
Input Voltage ⁴	± 15 V

Notes


- Short circuit may be to ground or either supply. The μA101 ratings apply to +125°C case temperature or +75°C ambient temperature. The μA201 ratings apply to case temperatures up to +70°C.
- 2. $T_{J \text{ Max}} = 150^{\circ}\text{C}$ for the Molded DIP, and 175°C for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
- For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Equivalent Circuit



EQ00031F

μA101 • μA201

 μ A101 and μ A201 Electrical Characteristics T_A = 25°C, \pm 5.0 V \leq V_{CC} \leq \pm 20 V for μ A101, and \pm 5.0 V \leq V_{CC} \leq \pm 15 V for μ A201, unless otherwise specified.

	Characteristic		μ Α 101			μ Α201					
Symbol		Condition		Min	Тур	Max	Min	Тур	Max	Unit	
V _{IO}	Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$		1.0	5.0		2.0	7.5	mV		
I _{IO}	Input Offset Current			40	200		100	500	nA		
I _{IB}	Input Bias Current			120	500		250	1500	nA		
Z _I	Input Impedance		300	800		100	400		kΩ		
Icc	Supply Current	$V_{CC} = \pm 20 \text{ V}$			1.8	3.0				mA	
		$V_{CC} = \pm 15 \text{ V}$						1.8	3.0		
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V}, \text{ F}$	50	160		20	150		V/mV		
The follow	ving specifications apply over	the range of -	55°C ≤ T _A ≤ +	125°C f	or μA10)1, and	0°C ≤	T _A ≤ + 7	'0°C for	μA201.	
V _{IO}	Input Offset Voltage	R _S ≤50 kΩ				6.0			10	mV	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	R _S ≤50 Ω			3.0			6.0		μV/°C	
		R _S ≤50 kΩ			6.0			10.0			
I _{IO}	Input Offset Current	$T_A = T_{A \text{ Min}}$			10	200		50	400	nA	
		$T_A = T_{A \text{ Max}}$			100	500		150	750		
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity	25°C ≤ T _A ≤ T _{A Max}			0.01	0.1		0.01	0.3	nA/°C	
		T _{A Min} ≤T _A ≤25°C			0.02	0.2		0.02	0.6		
I _{IB}	Input Bias Current				0.28	1.5		0.32	2.0	μΑ	
Icc	Supply Current	$T_A = 125$ °C, $V_{CC} = \pm 20$ V			1.2	2.5				mA	
CMR	Common Mode Rejection	$R_S \leq 50 \text{ k}\Omega$		70	90		65	90		dB	
VIR	Input Voltage Range	V _{CC} = ± 15 V		± 12			± 12			٧	
PSRR	Power Supply Rejection Ratio	R _S ≤50 kΩ		70	90		70	90		dB	
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V}, V_O = \pm 10 \text{ V},$ $R_L \geqslant 2.0 \text{ k}\Omega$		25			15			V/mV	
V _{OP}	Output Voltage Swing	V _{CC} = ± 15 V	$R_L = 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14		٧	
		}	$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		± 10	± 13			



μΑ108/Α • μΑ208/Α • μΑ308/Α Super Beta Operational Amplifiers

Linear Division Operational Amplifiers

Description

The µA108 Super Beta Operational Amplifier series is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drifts are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The µA108 series is specially selected for extremely low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feed forward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current

Notes


• Operation Over Wide Supply Range

Absolute Maximum Ratings

ruseciate indiminant runnige	
Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA108AM, µA108M)	-55°C to +125°C
Industrial (μA208AV, μA108V)	-25°C to +85°C
Commercial (µA308AC, µA308C)	0°C to +70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	
μΑ108/Α, μΑ208/Α	± 20 V
μA308/A	± 18 V
Differential Input Current 3	± 10 mA
Input Voltage ⁴	± 15 V
Output Short Circuit Duration ⁵	Indefinite

- 1. $T_{J~Max} = 150^{\circ}\text{C}$ for the Molded DIP and SO-8, and 175°C for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
- The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case.

Order Information

Device Code	Package Code	Package Description
μA108HM	5W	Metal
μA108AHM	5W	Metal
μA208HV	5W	Metal
μA208AHV	5W	Metal
μA308HC	5W	Metal
μA308AHC	5W	Metal


Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Information **Device Code** Package Code **Package Description** μA308SC KC Molded Surface Mount μA308TC Molded DIP 9T μA308ASC KC Molded Surface Mount µA308ATC 9T Molded DIP

- For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to either supply or ground. Rating applies to operation up to the maximum operating temperature range.

Equivalent Circuit



 $\mu A108/A$ and $\mu A208/A$ Electrical Characteristics $\pm\,5.0$ V \leqslant V $_{CC}$ \leqslant $\pm\,20$ V, T $_{A}$ = 25°C, unless otherwise specified.

				μ Α108Α μ Α208Α			μ Α108 μ Α208		
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage			0.3	0.5		0.7	2.0	mV
I _{IO}	Input Offset Current			0.05	0.2		0.05	0.2	nA
I _{IB}	Input Bias Current			0.8	2.0		0.8	2.0	nA
Z _I	Input Impedance		30	70		30	70		МΩ
Icc	Supply Current	V _{CC} = ± 20 V		.03	0.6		0.3	0.6	mA
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V}, R_{L} \ge 10 \Omega$	80	300		50	300		V/mV

The following specifications apply over the range of $-55^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ for the $\mu\text{A}108/\text{A}$, and $-25^{\circ}\text{C} \le T_{\text{A}} \le +85^{\circ}\text{C}$ for the $\mu\text{A}208/\text{A}$, unless otherwise specified.

V _{IO}	Input Offset Voltage				1.0			3.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			1.0	5.0		3.0	15	μV/°C
I _{IO}	Input Offset Current				0.4			0.4	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			0.5	2.5		0.5	2.5	pA/°C
I _{IB}	Input Bias Current			0.8	3.0			3.0	nA
lcc	Supply Current	$V_{CC} = \pm 20 \text{ V}, T_A = 125^{\circ}\text{C}$		0.15	0.4		0.15	0.4	mA
CMR	Common Mode Rejection		96	110		85	100		dB
V _{IR}	Input Voltage Range	V _{CC} = ± 15 V	± 13.5			± 13.5			V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 5.0 \text{ V to } \pm 20 \text{ V}$	96	110		80	96		dB
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V}, R_{L} \ge 10 \Omega$	40			25			V/mV
V _{OP}	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}, R_{L} = 10 \text{ k}\Omega$	± 13	± 14		± 13	±14		V

μ**Α308/Α**

Electrical Characteristics $T_A = 25^{\circ}C$, $\pm 5.0 \text{ V} \leq V_{CC} \leq \pm 15 \text{ V}$, unless otherwise specified.

			μ Α308Α			μ Α308				
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit	
V _{IO}	Input Offset Voltage			0.3	0.5		2.0	7.5	mV	
I _{IO}	Input Offset Current			0.2	1.0		0.2	1.0	nA	
I _{IB}	Input Bias Current			1.5	7.0		1.5	7.0	nA	
Z _I	Input Impedance		10	40		10	40		МΩ	

μ A108/A • μ A208/A • μ A308/A

 $\mu \text{A308/A}$ (Cont.) Electrical Characteristics T_A = 25°C, $\pm\,5.0$ V \leqslant V $_{CC}$ \leqslant $\pm\,15$ V, unless otherwise specified.


			μ Α308Α			μ Α308			
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
loc	Supply Current	V _{CC} = ± 15 V		0.3	0.8		0.3	0.8	mA
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V}, R_{L} \ge 10 \Omega$	80	300		25	300		V/mV

The following specifications apply over the range of $0^{\circ}\text{C} \leqslant T_{\text{A}} \leqslant +70^{\circ}\text{C}$


	Lead Office Village	T	I .	1	0.70			40	
V _{IO}	Input Offset Voltage				0.73			10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			1.0	5.0		6.0	30	μV/°C
I _{IO}	Input Offset Current				1.5			1.5	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			2.0	10		2.0	10	pA/°C
l _{IB}	Input Bias Current				10			10	nA
CMR	Common Mode Rejection		96	110		80	100		dB
V _{IR}	Input Voltage Range	V _{CC} = ± 15 V	± 13.5			± 13.5			٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 5.0 \text{ V to } \pm 18 \text{ V}$	96	110		80	96		dB
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V}, \text{ R}_{L} \geqslant 10 \text{ k}\Omega$	60			15			V/mV
V _{OP}	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$	± 13	± 14		± 13	± 14		٧

Typical Performance Curves for μ A108 Series


Input Noise Voltage vs Frequency



Open Loop Frequency Response




Supply Rejection vs Frequency




PC03791F

Typical Performance Curves for μ A108 Series (Cont.)


Closed Loop Output Impedance vs Frequency



Large Signal Frequency Response




Voltage Follower Pulse Response




PC03820

Typical Performance Curves for µA108/A, and µA208/A (Unless otherwise specified)


Input Currents vs Temperature



Maximum Offset Error




Maximum Drift Error




PC03851F


Voltage Gain vs Supply Voltage (μ A108)



Output Swing vs Output Current (µA108)




Supply Current vs Supply Voltage (μ A108)




μ A108/A • μ A208/A • μ A308/A

Typical Performance Curves for μ A308/A (Unless otherwise specified)


Input Current vs Temperature




Maximum Offset Error (μΑ308)




Maximum Drift Error (µA308)




Voltage Gain vs Supply Voltage




Output Swing vs Output Current




Supply Current vs Supply Voltage



Standard Compensation Circuits








Note


1.
$$C_F \ge 30 \left(\frac{1}{1 + \frac{R_2}{R_1}} \right)$$

Feed Forward Compensation Higher Slew Rate and Wider Bandwidth

Standard Feed Forward



Open Loop Frequency Response




Guarding

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the µA108 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination. Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input leads are adjacent to leads that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-lead TO-99 package is accomplished by using a 10-lead circle, with the leads of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at approximately the same voltage as the inputs. Leakage currents from high voltage leads are then absorbed by the auard.

The lead configuration of the dual-in-line package is designed to facilitate guarding, since the leads adjacent to the inputs are not used (this is different from the standard μ A741 and μ A101A lead configuration).


Feed Forward Compensation for Decoupling Load Capacitance



Not


1.
$$C_2 > \frac{5 \times 10^5}{R_2} pF$$

Inverting Amplifier




 $R = R_1 | |R_2|$ (must be low impedance)

Follower




Non-Inverting Amplifier



Note

1. Use to compensate for large source resistances.

Board Layout for Input Guarding With Metal Package





μΑ124 • μΑ224 • μΑ324 • μΑ2902 Quad Operational Amplifiers

Linear Division Operational Amplifiers

Description

The μ A124 series of quad operational amplifiers consists of four independent high gain, internally frequency compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. They are constructed using the Fairchild Planar Epitaxial process.

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing To Ground Or Negative Supply
- Four Internally Compensated Operational Amplifiers In A Single Package
- Wide Power Supply Range; Single Supply Of 3.0 V to 30 V, Dual Supply of ±1.5 V to ±16 V
- Power Drain Suitable For Battery Operation


Absolute Maximum Ratings

, 1200.012 max	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA124M)	-55°C to +125°C
Automotive (μA2902V)	-40°C to +85°C
Industrial (µA224V)	-25°C to +85°C
Commercial (µA324C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage Between V + and V -	32 V
Differential Input Voltage ³	32 V
Input Voltage ³	-0.3 V
	(V-) to $V+$

Notes


- T_{J Max} = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP
- Ratings apply to ambient temperature at 25°C. Above this temperature derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common mode voltage range is V_{CC} – 1.5 V, but either or both inputs can go to +32 V without damage (+26 V for μA2902).
- Short circuits from the output to V_{CC} can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Information Device Code Package Code **Package Description** uA124DM 6A Ceramic DIP Ceramic DIP μA224DV 6A Molded DIP µA224PV 9A µA324DC 6A Ceramic DIP µA324PC 9A Molded DIP µA324SC KD Molded Surface Mount μA2902PV 9A Molded DIP

Equivalent Circuit (1/4 of Circuit)



 μ A124, μ A224 and μ A324 Electrical Characteristics T_A = 25°C, V + = 5.0 V, V - = GND, unless otherwise specified.

			μ.	124/A2	224				
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	V + = 5.0 V to 30 V $V_{CM} = 0 \text{ V to } (V_{-}) - 1.5 \text{ V},$ $V_{O} \simeq 1.4 \text{ V}, R_{S} \le 50 \Omega$		2.0	5.0		2.0	7.0	mV
l _{IO}	Input Offset Current			3.0	30		5.0	50	nΑ
I _{IB}	Input Bias Current			45	150		45	250	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	85		65	70		dB
VIR	Input Voltage Range	V + = 30 V	0		28.5	0		28.5	٧
PSRR	Power Supply Rejection Ratio		65	100		65	100		dB
los	Output Short Circuit Current ¹			40	60		40	60	mA
10+	Output Source Current	V _{ID} = 1.0 V, V + = 15 V	20	40		20	40		mA
10-	Output Sink Current	V _{ID} = -1.0 V, V + = 15 V	10	20		10	20		mA
		V _{ID} = -1.0 V, V _O = 200 mV	12	50		12	50		μΑ
A _{VS}	Large Signal Voltage Gain	$V + = 15 \text{ V}, \text{ R}_{L} \geqslant 2.0 \text{ k}\Omega$	50	100		25	100		V/mV
CS	Channel Separation	1.0 kHz≤f≤20 kHz, (Input Referenced)		-120			-120		dB

 μ A124, μ A224 and μ A324 (Cont.) Electrical Characteristics T_A = 25°C, V + = 5.0 V, V - = GND, unless otherwise specified.

			μΑ	124/A2	24		μ Α324		
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
	ing specifications apply over d the $0^{\circ}C \leq T_A \leq +70^{\circ}C$ for	the range of -55° C \leq T _A \leq +1 the μ A324.	125°C fo	r the μ	A124; –	-25°C ≤	T _A ≤ +	85°C fo	or the
V _{IO}	Input Offset Voltage	V + = 5.0 V to 30 V, $V_{CM} = 0 \text{ V to } V_{-} = 2.0 \text{ V},$ $V_{O} \approx 1.4 \text{ V}, R_{S} \leqslant 50 \Omega$			7.0			9.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			7.0			7.0		μV/°C
l _{IO}	Input Offset Current				100			150	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			10			10		pA/°C
I _{IB}	Input Bias Current			40	300		50	500	nA
Icc	Supply Current	V _O = 0 V, R _L = ∞		0.7	1.2		0.7	1.2	mA
		$V + = 30 \text{ V}, V_0 = 0 \text{ V},$ $R_L = \infty$		1.5	3.0		1.5	3.0	
V _{IR}	Input Voltage Range	V + = 30 V	0		28	0		28	V
10+	Output Source Current	V _{IO} = +1.0 V, V + = 15 V	10	20		10	20		mA
lo_	Output Sink Current	V _{IO} = -1.0 V, V + = 15 V	5.0	8.0		5.0	8.0		mA
A _{VS}	Large Signal Voltage Gain	$V + = 15 \text{ V}, \text{ R}_{\text{L}} \ge 2.0 \text{ k}\Omega$	25			15			V/mV
V _{OH}	Output Voltage HIGH	$V + = 30 \text{ V}, \text{ R}_L = 10 \text{ k}\Omega$	27	28		27	28		٧
		$V + = 30 \text{ V}, R_L = 2.0 \text{ k}\Omega$	26			26			
V _{OL}	Output Voltage LOW	$V + = 5.0 \text{ V}, R_L = 10 \text{ k}\Omega$		5.0	20		5.0	20	m∨

μ A2902 Electrical Characteristics T_A = 25°C, V + = 5.0 V, V - = GND, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	V + = 5.0 V to 26 V, $V_{CM} = 0 \text{ V to } (V_{-}) - 1.5 \text{ V},$ $V_{O} \approx 1.4 \text{ V}, R_{S} \leqslant 50 \Omega$		2.0	7.0	mV
I _{IO}	Input Offset Current			5.0	50	nA
I _{IB}	Input Bias Current			45	250	nA
CMR	Common Mode Rejection	$R_S \le 10 \text{ k}\Omega$	50	70		dB
V _{IR}	Input Voltage Range	V _{CC} = 26 V	0		24.5	٧
PSRR	Power Supply Rejection Ratio		50	100		dB
los	Output Short Circuit Current ¹			40	60	mA

μ A124 • μ A224 • μ A324 • μ A2902

 μ A2902 (Cont.) Electrical Characteristics $T_A = 25$ °C, $V_{+} = 5.0$ V, $V_{-} = GND$, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
l _{O+}	Output Source Current	V _{ID} = +1.0 V, V + = 15 V	20	40		mA
I _O _	Output Sink Current	V _{ID} = -1.0 V, V + = 15 V	10	20		mA
A _{VS}	Large Signal Voltage Gain	$V + = 15 \text{ V}, \text{ R}_{L} \geqslant 2.0 \text{ k}\Omega$	15	100		V/mV
CS	Channel Separation	1.0 kHz ≤ f ≤ 20 kHz, Input Referenced		-120		dB


The following specifications apply over the operating temperature range of $-40^{\circ}\text{C} \leqslant T_{A} \leqslant +85^{\circ}\text{C}$

V _{IO}	Input Offset Voltage	V + = 5.0 V to 26 V, $V_{CM} = 0 V \text{ to } V_{-} = 2.0 V,$ $V_{O} \approx 1.4 V, R_{S} \leqslant 50 Ω$			10	mV
$\Delta V_{1O}/\Delta T$	Input Offset Voltage Temperature Sensitivity			7.0		μV/°C
I _{IO}	Input Offset Current			45	200	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			10		pA/°C
I _{IB}	Input Bias Current			50	500	nA
Icc	Supply Current	V _O = 0 V, R _L = ∞		0.7	1.2	mA
		$V + = 26 \text{ V}, V_0 = 0 \text{ V}, R_L = \infty$		1.5	3.0	mA
V _{IR}	Input Voltage Range	V + = 26 V	0		24	٧
l ₀₊	Output Source Current	V _{ID} = +1.0 V, V + = 15 V	10	20		mA
10-	Output Sink Current	V _{ID} = -1.0 V, V + = 15 V	5.0	8.0		mA
A _{VS}	Large Signal Voltage Gain	$V + = 15 \text{ V}, \text{ R}_{\text{L}} \geqslant 2.0 \text{ k}\Omega$	15	100		V/mV
V _{OH}	Output Voltage HIGH	$V + = 26 \text{ V}, R_L = 2.0 \text{ k}\Omega$	22			٧
		$V + = 26 \text{ V}, R_L = 10 \text{ k}\Omega$	23	24		
V _{OL}	Output Voltage LOW	$V + = 5.0 \text{ V}, R_L = 10 \text{ k}\Omega$		5.0	100	mV


^{1.} Short circuits from the output to $\ensuremath{V_{\text{CC}}}$ can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

Typical Performance Curves

Open Loop Frequency Response




Output Characteristics Current Sourcing




Output Characteristics Current Sinking


PC04211F




Output Voltage vs Frequency




Output Swing vs Supply Voltage



Input Bias Current vs Temperature



Input Bias Current vs



PC04241F



μ A1458 • μ A1558 Dual Internally Compensated Operational Amplifiers

Linear Division Operational Amplifiers

Description

The μ A1458, μ A1558 are a monolithic pair of internally frequency compensated high performance amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch up make the μ A1458, μ A1558 ideal for use as voltage followers. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier and general feedback applications.

The μ A1458, μ A1558 are short circuit protected and require no external components for frequency compensation. The internal 6.0 db/octave roll off ensures stability in closed loop applications. For single amplifier performance, see the μ A741 data sheet.

The Fairchild μ A1458, μ A1558 slew rate has been improved to 0.8/ μ s typical.


- No Frequency Compensation Required
- Short Circuit Protection
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up
- Mini-Dip Package

Absolute Maximum Ratings

Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA1558M)	-55°C to +125°C
Commercial (µA1458C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	
μA1558	± 22 V
μA1458	± 18 V
Differential Input Voltage	± 30 V
Common Mode Input Swing ³	± 15 V
Output Short Circuit Duration ⁴	Indefinite
Notes	

^{1.} $T_{J~Max} = 150^{\circ}C$ for the Molded DIP and SO-8, and 175°C for the Metal Can and Ceramic DIP.


Connection Diagram 8-Lead Metal Package (Top View)



Lead 4 connected to case.

Order Inform		
Device Code	Package Code	Package Description
μA1458HC	5W	Metal
μA1458CHC	5W	Metal
μA1558HM	5W	Metal

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Inform	Order Information							
Device Code	Package Code	Package Description						
μA1458RC	6T	Ceramic DIP						
μA1458SC	KC	Molded Surface Mount						
μΑ1458TC	9T	Molded DIP						
μA1458CRC	6T	Ceramic DIP						
μA1458CTC	9T	Molded DIP						
μA1558RM	6T	Ceramic DIP						


^{8.7} mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.

- 3. For supply voltages less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 70°C ambient temperature.

Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Ceramic DIP at

μ **A 1458** • μ **A 1558**

Equivalent Circuit (1/2 of Circuit)



EQ00011

μA1458 • μA1558

 μ A1458 and μ A1458C Electrical Characteristics T_A = 25°C, V_{CC} = ±15 V, unless otherwise specified.

			μ Α1458			μ Α1458 C			
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	R _S ≤10 kΩ		2.0	6.0		2.0	10	mV
110	Input Offset Current			0.03	0.2		0.03	0.3	μΑ
I _{IB}	Input Bias Current			0.2	0.5		0.2	0.7	μΑ
Z _I	Input Impedance		0.3	1.0			1.0		МΩ
Icc	Supply Current			2.3	5.6		2.3	8.0	mA
Pc	Power Consumption	V _O = 0 V		70	170		70	240	mW
CMR	Common Mode Rejection		70	90		60	90		dB
V _{IR}	Input Voltage Range		± 12	± 13		± 11	± 13		٧
PSRR	Power Supply Rejection Ratio	R _S ≤ 10 kΩ		30	150		30		μ٧/٧
los	Output Short Circuit Current			20			20		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	20	100		20	100		V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 14		± 11	± 14		٧
fc	Unity Gain Crossover Frequency			1.1			1.1		MHz
SR	Slew Rate	A _V = 1.0		0.8			0.8		V/µs

The following specifications apply for $0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant +70^{\circ}\text{C}$

V _{IO}	Input Offset Voltage	R _S ≤10 kΩ			7.5			12	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		15			15		μV/°C
110	Input Offset Current				0.3			0.4	μΑ
I _{IB}	Input Bias Current				0.8			1.0	μΑ
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	15			15			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		± 9.0	± 13		٧

μA1458 • μA1558

μA1558 Electrical Characteristics $T_A = 25$ °C, $V_{CC} = ±15$ V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0	mV
I _{IO}	Input Offset Current			0.03	0.2	μΑ
I _{IB}	Input Bias Current			0.2	0.5	μΑ
Z _I	Input Impedance		0.3	1.0		МΩ
lcc	Supply Current			2.3	5.0	mA
Pc	Power Consumption	V _O = 0 V		70	150	mW
CMR	Common Mode Rejection		70	90		dB
V _{IR}	Input Voltage Range		± 12	± 13		٧
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		30	150	μ\/\
los	Output Short Circuit Current			20		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	50	200		V/m\
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 14		٧
fc	Unity Gain Crossover Frequency			1.1		MHz
SR	Slew Rate	A _V = 1.0		0.8		V/μ

The following specifications apply for $-55^{\circ}\text{C} \leqslant T_{\text{A}} \leqslant +\,125^{\circ}\text{C}$


V _{IO}	Input Offset Voltage	R _S ≤10 kΩ			6.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		15		μV/°C
I _{IO}	Input Offset Current				0.5	μΑ
I _{IB}	Input Bias Current				1.5	μΑ
A _{VS}	Large Signal Voltage Gain	$V_0 = \pm 10 \text{ V}, R_L \ge 2.0 \text{ k}\Omega$	25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		V

Typical Performance Curves $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified


Voltage Gain vs Supply Voltage



Power Bandwidth (Large Signal Swing vs Frequency)




Output Voltage Swing vs Load Resistance




PC02431F


Open Loop Frequency Response



Power Consumption vs Supply Voltage




Output Noise vs Source Resistance




Typical Applications

High Impedance, High Gain Inverting Amplifier




Quadrature Oscillator



Typical Applications (Cont.)


Compressor/Expander Amplifiers



Notes

Maximum compression expansion ratio = R₁/R (10 k Ω > R \geqslant 0) Diodes D1 through D4 are matched FD6666 or equivalent

Analog Multiplier



Note

Matched to 0.1%
 E_O = 100 E_{I1} x E_{I2}



μ A148 • μ A248 • μ A348 Quad Operational Amplifiers

Linear Division Operational Amplifiers

Description

The μ A148 series is a true quad μ A741. It consists of four independent, high gain, internally frequency compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar μ A741 operational amplifier. In addition, the total supply current for all four amplifiers is comparable to the supply current of a single μ A741 type operational amplifier.


Other features include input offset currents and input bias currents which are much less than those of a standard μ A741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

- μA741 Op Amp Operating Characteristics
- Low Supply Current Drain
- Class AB Output Stage No Crossover Distortion
- Lead Compatible With The μA324 & μA3403
- Low Input Offset Voltage 1.0 mV Typically
- Low Input Offset Current 4.0 nA Typically
- Low Input Bias Current 30 nA Typically
- Gain Bandwidth Product For μA148 (Unity Gain) 1.0 MHz Typically
- High Degree Of Isolation Between Amplifiers 120 dB Typically
- Overload Protection For Inputs And Outputs

Absolute Maximum Ratings

Absolute Maxillulli natiliys	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA148M)	-55°C to +125°C
Industrial (µA248V)	-25°C to +85°C
Commercial (µA348C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
14L-Molded DIP	1.04 W
14L-Ceramic DIP	1.36 W
Supply Voltage	
μA148	± 22 V
μΑ248, μΑ348	± 18 V
Differential Input Voltage	
μA148	± 44 V
μΑ248, μΑ348	± 36 V
Input Voltage	
μA148	± 22 V
μΑ248, μΑ348	± 18 V
Output Short Circuit Duration ³	Indefinite

Connection Diagram 14-Lead DIP (Top View)



Order Information


Older IIIIoiiii	alion	
Device Code	Package Code	Package Description
μA148DM	6A	Ceramic DIP
μA248DV	6A	Ceramic DIP
μA248PV	9A	Molded DIP
μA348DC	6A	Ceramic DIP
μA348PC	9 A	Molded DIP

Note

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14-Lead Molded DIP at 8.3 mW/°C, and the 14-Lead Ceramic DIP at 9.1 mW/°C.
- Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

μA148 • μA248 • μA348

Equivalent Circuit (1/4 of Circuit)



= CROSSUNDER

EQ00061

μ A148 • μ A248 • μ A348

 μA148 Electrical Characteristics T_{A} = 25°C, V_{CC} = \pm 15 V, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0	mV
I _{IO}	Input Offset Current			4	25	nA
I _{IB}	Input Bias Current			30	100	nA
Z _I	Input Impedance		0.8	2.5		мΩ
Icc	Supply Current (Total)			2.4	3.6	mA
los	Output Short Circuit Current			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	50	160		V/mV
CS	Channel Separation	1.0 Hz ≤ f ≤ 20 kHz (Input Referred)		-120		dB

The following specifications apply over the range of $-55^{\circ}\text{C} \leqslant T_{\text{A}} \leqslant +125^{\circ}\text{C}.$

V _{IO}	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			6.0	mV
I _{IO}	Input Offset Current				75	nA
I _{IB}	Input Bias Current				325	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range		± 12			٧
PSRR	Power Supply Rejection Ratio	R _S ≤10 kΩ	77	96		dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 13		٧
		$R_L = 2.0 \text{ k}\Omega$	± 10	± 12		

AC Characteristics

BW	Bandwidth		1.0	MHz
φ	Phase Margin	A _V = 1.0	60	degrees
SR	Slew Rate	A _V = 1.0	0.5	V/µs

μA148 • μA248 • μA348

 μA248 Electrical Characteristics $\text{T}_{\text{A}} = 25^{\circ}\text{C}, \text{ V}_{\text{CC}} = \pm \, 15 \, \text{ V}, \text{ unless otherwise specified.}$

DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	6.0	mV
I _{IO}	Input Offset Current			4	50	nA
I _{IB}	Input Bias Current			30	200	nA
Z _I	Input Impedance		0.8	2.5		МΩ
Icc	Supply Current (Total)			2.4	4.5	mA
los	Output Short Circuit Current			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25	160		V/mV
CS	Channel Separation	1.0 Hz ≤ f ≤ 20 kHz (Input Referred)		-120		dB

The following specifications apply over the range of -25°C $\!\leqslant\! T_A \!\leqslant\! +85^\circ\! C.$

V _{IO}	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5	mV
I _{IO}	Input Offset Current				125	nA
I _{IB}	Input Bias Current				500	nA
CMR	Common Mode Rejection	$R_S \le 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range		± 12			V
PSRR	Power Supply Rejection Ratio	R _S ≤10 kΩ	77	96		dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	15			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 13		V
		$R_L = 2.0 \text{ k}\Omega$	± 10	± 12		

AC Characteristics

BW	Bandwidth		1.0	MHz
φ	Phase Margin	A _V = 1.0	60	degrees
SR	Slew Rate	A _V = 1.0	0.5	V/μs

μ A148 • μ A248 • μ A348

 μA348 Electrical Characteristics $T_{\text{A}} = 25^{\circ}\text{C}, \ V_{\text{CC}} = \pm\,15\,$ V, unless otherwise specified.

DC Characterisitcs

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S \le 10 \text{ k}\Omega$		1.0	6.0	mV
I _{IO}	Input Offset Current			4	50	nA
I _{IB}	Input Bias Current			30	200	nA
Z _I	Input Impedance		0.8	2.5		мΩ
Icc	Supply Current (Total)			2.4	4.5	mA
los	Output Short Circuit Current			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25	160		V/mV
CS	Channel Separation	1.0 Hz ≤ f ≤ 20 kHz (Input Referred)		-120		dB

The following specifications apply over the range of $0^{\circ}\text{C} \leqslant T_{\text{A}} \leqslant +70^{\circ}\text{C}.$


V_{IO}	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$	İ		7.5	mV
I _{IO}	Input Offset Current				100	nA
l _{IB}	Input Bias Current				400	nA
CMR	Common Mode Rejection	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range		± 12			V
PSRR	Power Supply Rejection Ratio	R _S ≤10 kΩ	77	96		dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	15			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 13		V
		$R_L = 2.0 \text{ k}\Omega$	± 10	± 12		

AC Characteristics


BW	Bandwidth		1.0	MHz
φ	Phase Margin	A _V = 1.0	60	degrees
SR	Slew Rate	A _V = 1.0	0.5	V/μs

μA148 • **μA248** • **μA348**


Typical Performance Curves Positive Common Mode Input Voltage Limit vs Supply Voltage




Input Noise Voltage and Noise Current vs Frequency




Negative Common Mode Input Voltage Limit vs Supply Voltage




Small Signal Pulse Response




Large Signal Pulse Response




Inverting Large Signal Pulse Response




Supply Current vs Power Supply Voltage



Input Bias Current vs Ambient Temperature




Output Voltage Swing vs Supply Voltage




μA148 • μA248 • μA348

Typical Performance Curves (Cont.)


Output Voltage vs Source Current



Output Voltage vs Sink Current




Output Impedance vs Frequency




PC03041F


CMR vs Frequency



Gain and Phase vs Frequency



Gain Bandwidth vs Temperature



PC03070

PC030611



μ A3303 • μ A3403 • μ A3503 Quad Operational Amplifiers

Linear Division Operational Amplifiers

Description

The μ A3303, μ A3403, and μ A3503 are monolithic quad operational amplifiers consisting of four independent high gain, internally frequency compensated, operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. They are constructed using the Fairchild Planar Epitaxial process.

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing To Ground Or Negative Supply
- Four Internally Compensated Operational Amplifiers In A Single Package
- Wide Power Supply Range Single Supply Of 3.0 V
 To 36 V Dual Supply Of ± 1.5 To ± 18 V
- Class AB Output Stage For Minimal Crossover Distortion
- Short Circuit Protected Outputs
- High Open Loop Gain 200K Typically
- μA741 Operational Amplifier Type Performance


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA3503M)	-55°C to +125°C
Industrial (µA3303V)	-40°C to +85°C
Commercial (µA3403C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Disisipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage Between V + and V -	36 V
Differential Input Voltage ³	± 30 V
Input Voltage (V – 1) ³	-0.3 V (V-) to V+

Note

- T_{J Max} = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- For supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.


Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Information

Device Code	Package Code	Package Description
μA3303DV	6A	Ceramic DIP
μA3303PV	9A	Molded DIP
μA3403DC	6A	Ceramic DIP
μA3403PC	9A	Molded DIP
μA3403SC	KD	Molded Surface Mount
11A3503DM	64	Ceramic DIP

Equivalent Circuit (1/4 of Circuit)



 $\mu A3303$ and $\mu A3403$ Electrical Characteristics $T_A=25^{\circ}C,\ V_{CC}=\pm\,15$ V, unless otherwise specified.

					μ Α3303		μ Α 3403			
Symbol	Characte	eristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Vol	tage			2.0	8.0		2.0	8.0	mV
I _{IO}	Input Offset Cur	rent			30	75		30	50	nA
I _{IB}	Input Bias Curre	nt			200	500		200	500	nA
Zı	Input Impedance)		0.3	1.0		0.3	1.0		МΩ
Icc	Supply Current		$V_0 = 0 V, R_L = \infty$		2.8	7.0		2.8	7.0	mA
CMR	Common Mode	Rejection	R _S ≤10 kΩ	70	90		70	90		dB
V _{IR}	Input Voltage R	ange		+ 12 to V -	+12.5 to V -		+13 to V -	+13.5 to V -		٧
PSRR	Power Supply Ratio	ejection			30	150		30	150	μV/V
los	Output Short Ci (Per Amplifier) ¹	cuit Current		± 10	± 30	± 45	± 10	± 30	± 45	mA
A _{VS}	Large Signal Vo	Itage Gain	$V_O = \pm 10 \text{ V},$ $R_L \geqslant 2.0 \text{ k}\Omega$	20	200		20	200		V/mV
V _{OP}	Output Voltage	Swing	$R_L = 10 \text{ k}\Omega$	± 12	12.5		± 12	+13.5		٧
			$R_L = 2.0 \text{ k}\Omega$	± 10	12		± 10	± 13		
TR	Transient Response	Rise time/ Fall time	$V_{O} = 50 \text{ mV},$ $A_{V} = 1.0, R_{L} = 10 \text{ k}\Omega$		0.3			0.3		μs
		Overshoot	$V_{O} = 50 \text{ mV},$ $A_{V} = 1.0, R_{L} = 10 \text{ k}\Omega$		5.0			5.0		%
BW	Bandwidth	•	$V_{O} = 50 \text{ mV},$ $A_{V} = 1.0, R_{L} = 10 \text{ k}\Omega$		1.0			1.0		MHz
SR	Slew Rate		$V_1 = -10 \text{ V to } +10 \text{ V},$ $A_V = 1.0$		0.6			0.6		V/μs

The following specifications apply for $-40^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant +85^{\circ}\text{C}$ for the $\mu\text{A}3303$, and $0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant +70^{\circ}\text{C}$ for the $\mu\text{A}3403$.

V_{IO}	Input Offset Voltage				10	į		10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			10			10		μV/°C
I _{IO}	Input Offset Current				250			200	nΑ
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			50			50		pA/°C
I _{IB}	Input Bias Current				1000			800	nA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V},$ $R_L \ge 2.0 \text{ k}\Omega$	15			15			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			V

 μ A3303 and μ A3403 (Cont.) Electrical Characteristics $T_A = 25^{\circ}C$, V + = 5.0 V, V - = Gnd, unless otherwise specified.

	Characteristic	Condition		μΑ3303			μ Α3403		
Symbol			Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage				8.0		2.0	8.0	mV
110	Input Offset Current				75		30	50	nA
I _{IB}	Input Bias Current				500		200	500	nA
Icc	Supply Current			2.5	7.0		2.5	7.0	mA
PSRR	Power Supply Rejection Ratio				150			150	μV/V
A _{VS}	Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega$	20	200		20	200		V/mV
V _{OP}	Output Voltage Swing ²	$R_L = 10 \text{ k}\Omega$	3.3			3.3			V
		5.0 $V \le V + \le 30 \text{ V}$, $R_L = 10 \text{ k}\Omega$	(V+) -2.0			(V+) -2.0			
CS	Channel Separation	1.0 Hz≤f≤20 kHz (Input Referenced)		-120			-120		dB

 μA3503 Electrical Characteristics T_A = 25°C, V_{CC} = ± 15 V, unless otherwise specified.

Symbol	Characteristic		Condition	μ Α3503			
				Min	Тур	Max	Unit
V _{IO}	Input Offset Volta	ge			2.0	5.0	mV
l _{IO}	Input Offset Curre	nt			30	50	nA
I _{IB}	Input Bias Current				200	500	nA
Zi	Input Impedance			0.3	1.0		ΩМ
Icc	Supply Current		$V_O = 0$, $R_L = \infty$		2.8	4.0	mA
CMR	Common Mode Rejection		$R_S \leq 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range			+13 to V-	+ 13.5 to V -		٧
PSRR	Power Supply Rejection Ratio				30	150	μV/V
los	Output Short Circuit Current (Per Amplifier) ¹			± 10	± 30	± 45	mA
A _{VS}	Large Signal Voltage Gain		$V_0 = \pm 10 \text{ V}, R_L \ge 2.0 \text{ k}\Omega$	50	200		V/mV
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12	± 13.5		٧
			$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		
TR	Transient Response	Rise time	$V_{O} = 50$ mV, $A_{V} = 1.0$, $R_{L} = 10$ k Ω		0.3		μs
		Overshoot	$V_{O} = 50$ mV, $A_{V} = 1.0$, $R_{L} = 10$ k Ω		5.0		%
BW	Bandwidth		$V_{O} = 50$ mV, $A_{V} = 1.0$, $R_{L} = 10$ k Ω		1.0		MHz
SR	Slew Rate		$V_1 = -10 \text{ V to } +10 \text{ V, } A_V = 1.0$		0.6		V/µs

 μ A3503 Electrical Characteristics -55°C \leq T_A \leq +125°C, V_{CC} = \pm 15 V, unless otherwise specified.

Symbol		Condition	μ Α3503			
	Characteristic		Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage				6.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity			10		μV/°C
I _{IO}	Input Offset Current				200	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			50		pA/°C
I _{IB}	Input Bias Current				1200	nA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10			٧

The following specifications apply for $T_A = 25$ °C, V + = +5.0 V, $V_- = GND$.

V _{IO}	Input Offset Voltage			2.0	5.0	mV
I _{IO}	Input Offset Current			30	50	nA
I _{IB}	Input Bias Current			200	500	nA
Icc	Supply Current			2.5	4.0	mA
PSRR	Power Supply Rejection Ratio				150	μV/V
A _{VS}	Large Signal Voltage Gain	R _L ≥2.0 kΩ	20	200		V/mV
V _{OP}	Output Voltage Swing ²	$R_L = 10 \text{ k}\Omega$	3.3			V
		5.0 V \leq V + \leq 30 V, R _L = 10 kΩ	(V+) -2.0			
cs	Channel Separation	1.0 Hz ≤f ≤20 kHz (Input Referenced)		-120		dB


Notes

^{1.} Not to exceed maximum package power dissipation.


^{2.} Output will swing to ground.

Typical Performance Curves


Open Loop Frequency Response



Sine Wave Response




Output Voltage vs Frequency




PC02611F

Output Swing vs Supply Voltage




Input Bias Current vs Temperature



PC02630F


Input Bias Current vs Supply Voltage



PC02641F

Typical Applications

Multiple Feedback Bandpass Filter



fo = center frequency

BW = Bandwidth

R in kΩ C in μF

$$Q = \frac{f_0}{BW} < 10$$


$$C1 = C2 = \frac{Q}{3}$$

R1 = R2 = 1 $R3 = 9Q^2 - 1$ Use scaling factors in these expressions.

If source impedance is high or varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.

Design example: given: Q = 5, $f_0 = 1$ kHz Let R1 = R2 = 10 k Ω then R3 = $9(5)^2 - 10$ R3 = 215 k Ω $C = \frac{5}{3} = 1.6 \text{ nF}$

Wein Bridge Oscillator




$$f_0 = \frac{1}{2\pi RC} \text{ for } f_0 = 1 \text{ kHz}$$

$$R = 16 \text{ k}\Omega$$

$$C = 0.01 \mu F$$

Comparator With Hysteresis



$$V_{IL} = \frac{R1}{R1 + R2} (V_{OL} - V_{REF}) + V_{REF}$$


$$V_{IH} = \frac{R1}{R1 + R2} (V_{OH} - V_{REF}) + V_{REF}$$

$$H = \frac{R1}{R1 + R2} (V_{OH} - V_{OL})$$

7

Typical Applications (Cont.)

High Impedance Differential Amplifier




$$V_{OUT} = C(1 + a + b)(V2 - V1)$$

$$\frac{R2}{R5} \equiv \frac{R6}{R7} \text{ for best CMRR}$$


Gain = $\frac{R6}{R5} \left(1 + \frac{2R1}{R3} \right) = C (1 + a + b)$

AC Coupled Non-Inverting Amplifier



$$A_V = 1 + \frac{R2}{R1}$$


AC Coupled Inverting Amplifier



$$A_V = \frac{Rf}{D4}$$

A_V = 10 (as shown)


Voltage Reference



$$V_O = \frac{R1}{R1 + R2} \left(= \frac{V + \frac{1}{2}}{2} \text{ as shown} \right)$$


$$V_O = \frac{1}{2} V +$$

Ground Referencing A Differential Input Signal




Typical Applications (Cont.)


Voltage Controlled Oscillator



Function Generator



Pulse Generator




Note

 Wide Control Voltage Range: 0V ≤ V_{CO} ≤ 2 (V + −1.5 V)

2.
$$f = \frac{R1 + R2}{4CR_fR1}$$
 if R3 = $\frac{R2R1}{R2 + R1}$

Typical Applications (Cont.)

Bi-Quad Filter



$$Q = \frac{BW}{f_0}$$

where

T_{BP} = Center Frequency Gain

T_N = Bandpass Notch Gain

$$f_{o} = \frac{1}{2\pi RC}, \ V_{REF} = \frac{1}{2}V_{CC}$$

R1 = QR

$$R2 = \frac{R1}{T_{RP}}$$

 $R3 = T_NR2$ C1 = 10 C

Example:

f_o = 1000 Hz BW = 100 Hz

 $T_{BP} = 1$ $T_{N} = 1$ $R = 160 \text{ k}\Omega$

 $R1 = 1.6 M\Omega$

 $R2=1.6~\text{M}\Omega$

 $\mathrm{R3} = 1.6~\mathrm{M}\Omega$ $C = 0.001 \mu F$



μ**A4136** Quad Operational Amplifier

Linear Products Operational Amplifiers

Description

The μ A4136 Monolithic Quad Operational Amplifier consists of four independent high gain, internally frequency compensated operational amplifiers. The specifically designed low noise input transistors allow the μ A4136 to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. It is constructed using the Fairchild Planar Epitaxial process. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range.

- Unity Gain Bandwidth 3.0 MHz Typically
- Continuous Short Circuit Protection
- No Frequency Compensation Required
- No Latch Up
- Large Common Mode and Differential Voltage Ranges
- μA741 Operational Amplifier Type Performance
- Parameter Tracking Over Temperature Range
- Gain and Phase Match Between Amplifiers


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Disisipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage	± 18 V
Differential Input Voltage ³	± 30 V
Input Voltage ¹	± 15 V
Output Short Circuit Duration ⁴	Indefinite

Notes


- T_{J Max} = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
- Rating apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- 3. For supply voltage less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.
- 4. Short circuit may be to ground, one amplifier only.

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μA4136DC	6A	Ceramic DIP
μA4136PC	9A	Molded DIP
μA4136SC	KD	Molded Surface Mount

Equivalent Circuit (1/4 of Circuit)



Note
1. All resistor values are in ohms.

μA4136
Electrical Characteristics T_A = 25°C, V_{CC} = ± 15 V, unless otherwise specified.

Large Signal Voltage Gain

Output Voltage Swing

 A_{VS}

 V_{OP}

Symbol	Character	istic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		0.5	6.0	mV
lio	Input Offset Current				5.0	200	nA
I _{IB}	Input Bias Current				40	500	nA
Z _i	Input Impedance			0.3	5.0		МΩ
P _c	Power Consumption				210	340	mW
CMR	Common Mode Rejec	tion	$R_S \le 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range			± 12	± 14		V
PSRR	Power Supply Rejection	on Ratio	$R_S \leq 10 \text{ k}\Omega$		30	150	μV/V
A _{VS}	Large Signal Voltage	Gain	$R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	20	300		V/mV
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12	± 14		V
			$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		
TR	Transient	Rise time	$V_{I} = 20 \text{ mV}, R_{L} = 2.0 \text{ k}\Omega,$		0.13		μs
	Response	Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		5.0		%
BW	Bandwidth		A _V = 1.0		3.0		MHz
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$		1.0		V/μS
CS	Channel Separation		f = 10 kHz, R_S = 1.0 kΩ, Open Loop		105		dB
			$f = 10 \text{ kHz}, R_S = 1.0 \text{ k}\Omega$ $A_V = 100$		105		
The follo	wing specifications appl	y over the range	e of $-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ for μA	4136; 0°C	≤T _A ≤+	70°C for	μΑ4136C.
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$			7.5	mV
I _{IO}	Input Offset Current					300	nA
I _{IB}	Input Bias Current					800	nA
P _c	Power Consumption		$T_A = T_{A \text{ Max}}$		180	300	mW
			T _A = T _{A Min}		240	400	

 $R_L \geqslant 2.0 \text{ k}\Omega$, $V_O = \pm 10 \text{ V}$

 $R_L = 2.0 \text{ k}\Omega$ $V_{CC} = \pm 15 \text{ V}$ 15

±10


V/mV

٧


7-52

Typical Performance Curves


Input Bias Current vs **Temperature**




Input Offset Current vs **Temperature**




Common Mode Range vs Supply Voltage



Open Loop Voltage Gain vs Frequency




Open Loop Voltage Gain vs **Temperature**




PC02691F

Power Consumption vs Temperature




PC02700F


Typical Output Voltage vs Supply Voltage



Output Voltage Swing vs Load Resistance




Output Voltage Swing vs Frequency




PC02731F

Typical Performance Curves (Cont.)


Quiescent Current vs Supply Voltage




Transient Response




Voltage Follower Large Signal Pulse Response



Input Noise Voltage vs Frequency




Input Noise Current vs Frequency




PC02781F


Channel Separation



Distortion vs Output Voltage (f = 1 kHz)




Distortion vs Frequency ($V_O = 1 V_{rms}$)




PC02791F

Typical Applications (Note 1)

400 Hz Lowpass Butterworth Active Filter



Differential Input Instrumentation Amplifier With **High Common Mode Rejection**



Notes


- 1. All resistor values are in ohms
- Matching determines CMRR
 R1 = R4

R2 = R5


R6 = R7

Typical Applications (Cont.) (Note 1)

Analog Multiplier/Divider



1 kHz Bandpass Active Filter




Note

1. All resistor values are in ohms


Typical Applications (Cont.) (Note 1)

Full-Wave Rectifier And Averaging Filter




AF00471F

Notch Filter Using The μ A4136 As A Gyrator




AF00481F

Notch Frequency vs Capacitor



Multiple Aperture Window Discriminator



AF00491F

Note

1. All resistor values are in ohms



A Schlumberger Company


μ**A709 High Performance Operational Amplifier**

Linear Division Operational Amplifiers

Description

The μ A709 is a monolithic high gain operational amplifier constructed using the Fairchild Planar Epitaxial process. It features low offset, high input impedance, large input common mode range, high output swing under load, and low power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in DC servo systems, high impedance analog computers, low level instrumentation applications, and for the generation of special linear and nonlinear transfer functions.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)




Order Information **Device Code** Package Code

μA709TC μA709SC

9Τ KC Package Description

Molded DIP Molded Surface Mount

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case

Order Information

Device Code	Package Code	Package Description
μΑ709AHM	5W	Metal
μA709HM	5W	Metal
,,Δ709HC	5W	Metal

Connection Diagram 14-Lead DIP (Top View)



Order Information

Device Code Package Code

Package Description

µA709PC

9A

Molded DIP


Absolute Maximum Ratings Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA709AM, µA709M)	-55°C to +125°C
Commercial (µA709C)	0°C to +70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10s)	265°C

Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
14L-Molded DIP	1.04 W
Supply Voltage	± 18 V
Differential Input Voltage	± 5.0 V
Input Voltage	± 10 V
Output Short Circuit Duration	5.0 s

Notes

- 1. $T_{J~Max} = 150\,^{\circ}\text{C}$ for the Molded DIP and SO-8, and 175 $^{\circ}\text{C}$ for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the SO-8 at 6.5 mW/°C, and the 14L-Molded DIP at 8.3 mW/°C.

Equivalent Circuit



EQ00151F

 μ A709A and μ A709 Electrical Characteristics T_A = 25°C, ±9.0 V \leq V_{CC} \leq ±15 V, unless otherwise specified.

				μ Α709Α		μ Α709				
Symbol	Characterist	ic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \le 10 \text{ k}\Omega$		0.6	2.0		1.0	5.0	mV
I _{IO}	Input Offset Current				10	50		50	200	nA
I _{IB}	Input Bias Current				100	200		200	500	nA
Z _I	Input Impedance			350	700		150	400		kΩ
Icc	Supply Current		V _{CC} = ± 15 V		2.5	3.6		2.7	5.5	mA
P _c	Power Consumption		V _{CC} = ± 15 V		75	108	***************************************	80	165	mW
TR	Transient Response	Rise time	$V_{CC} = \pm 15 \text{ V} \\ V_{I} = 20 \text{ mV} \\ R_{L} = 2.0 \text{ k}\Omega \\ C1 = 5.0 \text{ nF} \\ A_{V} = 1.0 \\ \label{eq:VCC}$		0.3	1.5		0.3	1.0	μs
		Overshoot	$R2 = 50 \Omega$ $C_L \le 100 \text{ pF}$ $R1 = 1.5 \text{ k}\Omega$ C2 = 200 pF $A_V = 1.0$		10	30		10	30	%
The follow	ring specifications apply	over the ra	inge of -55°C to +1	25°C for	r the μA	709A a	nd μA7	09.		
V_{IO}	Input Offset Voltage		$R_S \leq 10 \ k\Omega$			3.0			6.0	mV
$\Delta V_{IO}/\Delta T$	T Input Offset Voltage Temperature Sensitivity		$R_S = 50 \Omega$		1.8	10		3.0		μV/°C
			$R_S \leq 10 \text{ k}\Omega$		4.8	25		6.0		
I _{IO}	Input Offset Current	Input Offset Current			3.5	50		20	200	nA
			T _A = -55°C		40	250		100	500	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity		T _A = +25°C to +125°C		0.08	0.5				nA/°C
			T _A = +25°C to -55°C		0.45	2.8				
I _{IB}	Input Bias Current		$T_A = -55$ °C		300	600		500	1500	nA
$\Delta I_{IB}/\Delta T$	Input Bias Current Te	mperature	T _A = +125°C		2.1	3.0				nA/°C
	Sensitivity		$T_A = -55^{\circ}C$		2.7	4.5				
Z _I	Input Impedance		$T_A = -55$ °C	85	170		40	100		kΩ
CMR	Common Mode Reject	tion	$R_S \leq 10 \text{ k}\Omega$	80	110		70	90		db
V _{IR}	Input Voltage Range		V _{CC} = ± 15 V	± 8.0	± 10		± 8.0	± 10		٧
PSRR	Power Supply Rejecti	on Ratio	R _S ≤10 kΩ		40	100		50	150	μV/V
A _{VS}	Large Signal Voltage Gain		$V_{CC} = \pm 15 \text{ V}$ $R_L \ge 2.0 \text{ k}\Omega$ $V_O = \pm 10 \text{ V}$	25		70	25	45	70	V/mV
V _{OP}	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$ $R_L = 10 \text{ k}\Omega$	±12	± 14		± 12	± 14		٧
			$V_{CC} = \pm 15 \text{ V}$ $R_L = 2.0 \text{ k}\Omega$	±10	± 13		± 10	± 13		

 μA709A and μA709 (Cont.) Electrical Characteristics T_A = 25°C, $\pm\,9.0\,$ V \leqslant V_{CC} $\leqslant\,\pm\,15\,$ V, unless otherwise specified.


				μ Α709Α			μ Α709		
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Icc	Supply Current	T _A = ± 125°C		2.1	3.0				mA
		$T_A = -55^{\circ}C$		2.7	4.5				

 μA709C Electrical Characteristics T_A = 25°C, V_CC = ±15 V, unless otherwise specified.


					μ Α709 C		
Symbol	Characte	ristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ		2.0	7.5	mV
I _{IO}	Input Offset Current				100	500	nA
I _{IB}	Input Bias Current				300	1500	nA
Z _I	Input Impedance			50	250		kΩ
Icc	Supply Current		V _{CC} = ± 15 V		2.7	6.66	mA
Pc	Power Consumption		V _{CC} = ± 15 V		80	200	mW
CMR	Common Mode Rejec	tion	R _S ≤ 10 kΩ	65	90		dB
V _{IR}	Input Voltage Range		V _{CC} = ± 15 V	± 8.0	± 10		٧
PSRR	Power Supply Rejection	n Ratio	R _S ≤ 10 kΩ		50	200	μV/V
TR	Transient Response	Rise time	$V_{CC} = \pm 15 \text{ V} \\ V_{I} = 20 \text{ mV} \\ R_{L} = 2.0 \text{ k}\Omega \\ C1 = 5.0 \text{ nF} \\ A_{V} = 1.0 \\ \label{eq:VCC}$		0.3		μs
		Overshoot	$R2 = 50 \ \Omega$ $C_{L} = 100 \ pF$ $R1 = 1.5 \ k\Omega$ $C2 = 200 \ pF$ $A_{V} = 1.0$		10		%
The follow	ing specifications apply of	ver the range of	0°C to +70°C.	·			
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ			10.0	mV
lio	Input Offset Current		T _A = 0°C			750	nA
I _{IB}	Input Bias Current		T _A = 0°C			2000	nA
Z _I	Input Impedance		T _A = 0°C	35	80		kΩ
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 15 \text{ V}$ $R_L \geqslant 2.0 \text{ k}\Omega$ $V_O = \pm 10 \text{ V}$	15	45		V/mV
V _{OP}	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$ $R_L = 10 \text{ k}\Omega$	± 12	± 14		٧
			$V_{CC} = \pm 15 \text{ V}$ $R_L = 2.0 \text{ k}\Omega$	± 10	± 13		٧

Typical Performance Curves for μ A709A


Voltage Gain vs Supply Voltage




Output Voltage Swing vs Supply Voltage




input Common Mode Voltage Range vs Supply Voltage




Voltage Transfer Characteristics




Voltage Gain vs Temperature




Output Voltage Swing vs Load Resistance




Input Bias Current vs Temperature



Input Bias Current vs Supply Voltage



Input Offset Current vs Temperature




PC04950F


7

Typical Performance Curves for μ A709A (Cont.)


Common Mode Rejection Ratio vs Temperature




Input Resistance vs Temperature




Power Consumption vs Temperature




Transient Response




Power Consumption vs Supply Voltage




Slew Rate vs Closed Loop Gain Using Recommended Compensation Networks




Power Consumption vs Supply Voltage (μ A709 and μ A709C)



Voltage Transfer Characteristics (μ A709 and μ A709C)



Input Bias Current vs Temperature (μ A709 and μ A709C)




PC05020


μΑ709

Typical Performance Curves for μ A709 and μ A709C (Cont.)


Input Offset Current vs Temperature




Input Resistance vs Temperature




Power Consumption vs Temperature




Output Voltage Swing vs Load Resistance




Output Voltage Swing vs Supply Voltage




Transient Response




Input Bias Current vs Supply Voltage



Frequency Characteristics vs Supply Voltage




Frequency Characteristics vs Temperature




PC05070

Typical Performance Curves for μ A709 and μ A709C (Cont.)


Voltage Gain vs Supply Voltage (µA709C)



Voltage Gain vs Supply Voltage (µA709)




Input Common Mode Voltage Range vs Supply Voltage




PC05121F

Frequency Compensation Curves For All Types

Open Loop Frequency Response For Various Values Of Compensation




Frequency Response For Various Closed Loop Gains



PC05141F


Output Voltage Swing vs Frequency For Various Values Of Compensation




PC05151F

Test Circuits

Transient Response Circuit




Frequency Compensation Circuit





Protection Circuits

Output Short Circuit Protection



Input Breakdown Protection






Latch Up Protection

Note

1. Use R2 = 50 Ω when the amplifier is operated with capacitive loading.

Supply Over Voltage Protection





μΑ714 Precision Operational Amplifier

Linear Division Operational Amplifiers

Description

The μ A714 is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications.

- Low Offset Voltage 75 μV
- Low Offset Voltage Drift 1.0 μV/°C Typically
- Low Bias Current ± 2.6 nA
- Low Input Noise Current 0.12 pA/ √Hz at 1.0 kHz Typically
- High Open Loop Gain 500 K Typically
- Low Input Offset Current 2.8 nA
- High Common Mode Rejection 110 dB
- Wide Power Supply Range ± 3.0 To ± 22 V
- Plug-in Replacement For Op-07


Absolute Maximum Ratings

-65°C to +175°C
-65°C to +150°C
-55°C to +125°C
0°C to +70°C
300°C
265°C
1.00 W
0.93 W
0.81 W
± 22 V
± 18 V
± 30 V
± 22 V
± 18 V

Notes

- 1. T_{J Max} = 150°C for the Molded DIP and SO-8, and 175°C for the Metal
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
- 3. For supply voltage less than \pm 22 V, the absolute maximum input voltage is equal to the supply voltage.


Connection Diagram 8-Lead Metal Package (Top View)



Lead 4 connected to case.


Order Information **Device Code** Package Code **Package Description** μA714HM 5W Metal μA714HC 5W Metal μA714EHC 5W Metal μA714LHC 5W Metal

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μΑ714SC	KC	Molded Surface Mount
μA714TC	9T	Molded DIP
μA714LSC	KC	Molded Surface Mount
μA714LTC	9T	Molded DIP

Equivalent Circuit



Note

 R2A and R2B are electronically adjusted on chip at the factory for minimum offset voltage

 μ A714 Electrical Characteristics T_A = 25°C, V_{CC} = \pm 15 V

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		30	75	μ٧
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.2		μV/mo
V _{IO adj}	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		± 4.0		mV
I _{IO}	Input Offset Current	V _{CM} = 0 V		0.4	2.8	nA
I _{IB}	Input Bias Current	V _{CM} = 0 V		1.0	3.0	nA
Z _I	Input Impedance		20	60		мΩ
Pc	Power Consumption	V _O = 0 V		75	120	mW
		$V_{CC} = \pm 3.0 \text{ V},$ $V_{O} = 0 \text{ V}$		4.0	6.0	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	110	126		dB
V _{IR}	Input Voltage Range		± 13.0	± 14.0		٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V to}$ $\pm 18 \text{ V, R}_{S} = 50 \Omega$	100	110		dB
A _{VS}	Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	200	500		V/mV
		$R_L \ge 500 \Omega$, $V_O = \pm 0.5 V$ $V_{CC} = \pm 3.0 V$	150	500		
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12.5	± 13.0		٧
		$R_L = 2.0 \text{ k}\Omega$	± 12.0	± 12.8		
		$R_L = 1.0 \text{ k}\Omega$	± 10.5	± 12.0		
BW	Bandwidth	A _V = 1.0		0.6		MHz
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega,$ $A_V = 1.0$		0.17		V/μs
e _n	Input Noise Voltage	0.1 Hz to 1.0 kHz		0.35	0.6	μVp — p
	Input Noise Voltage Density	f _o = 10 Hz		10.3	18.0	nV/√Hz
		f _o = 100 Hz		10.0	13.0	
		f _o = 1000 Hz		9.6	11.0	
i _n	Input Noise Current	0.1 Hz to 1.0 kHz		14		pA p—p
	Input Noise Current Density	f _o = 10 Hz		0.32	0.80	pA/√Hz
		f _o = 100 Hz		0.14	0.23	
		f _o = 1000 Hz		0.12	0.17	

 μ A714 (Cont.) Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = \pm 15 \text{ V}$

Symbol	Characteris	tic	Condition	Min	Тур	Max	Unit
The follow	ring specifications apply for	$V_{CC} = \pm 15 \text{ V, } -$	55°C ≤ T _A ≤ + 125°C				
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		60	200	μV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity ¹	Without External Trim	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.3	1.3	μV/°C
		With External Trim	$R_{O} = 20 \text{ k}\Omega,$ $R_{S} = 50 \Omega$		0.3	1.3	
I _{IO}	Input Offset Current		V _{CM} = 0 V		1.2	5.6	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sen	nput Offset current Temperature Sensitivity ¹			8.0	50	pA/°C
I _{IB}	Input Bias Current	Input Bias Current			2.0	6.0	nA
$\Delta I_{\text{IB}}/\Delta T$	Input Bias Current Temperature Sen	sitivity ¹	V _{CM} = 0 V		13	50	pA/°C
CMR	Common Mode Rejection		$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	106	123		dB
V _{IR}	Input Voltage Range			± 13.0	± 13.5		٧
PSRR	Power Supply Rejection Ratio		$V_{CC} = \pm 3.0 \text{ V to} $ $\pm 18 \text{ V, R}_{S} = 50 \Omega$	94	106		dB
A _{VS}	Large Signal Voltage Gain		$R_L \ge 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	150	400		V/mV
V _{OP}	Output Voltage Swing		$R_L = 2.0 \text{ k}\Omega$	± 12.0	± 12.6		٧

μA714E Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		30	75	μV
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.3		μV/mo
V _{IO adj}	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		± 4.0		mV
lio	Input Offset Current	V _{CM} = 0 V		0.5	3.8	nA
I _{IB}	Input Bias Current	V _{CM} = 0 V		1.2	4.0	nA
Zı	Input Impedance		15	50		мΩ
Pc	Power Consumption	V _O = 0 V		75	120	mW
		$V_{CC} = \pm 3.0 \text{ V},$ $V_{O} = 0 \text{ V}$		4.0	6.0	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	106	123		dB

 μ A714E (Cont.) Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = \pm 15$ \

 $\Delta I_{\mathsf{IB}}/\Delta T$

CMR

Input Bias

Current Temperature Sensitivity¹

Common Mode Rejection

Symbol	Characteris	itic	Condition	Min	Тур	Max	Unit	
V _{IR}	Input Voltage Range			± 13.0	± 14.0		>	
PSRR	Power Supply Rejection	Ratio	$V_{CC} = \pm 3.0 \text{ V to}$ $\pm 18 \text{ V, R}_{S} = 50 \Omega$	94	107		dB	
A _{VS}	Large Signal Voltage Gai	n	$R_L \geqslant 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	200	500		V/mV	
			$R_L \geqslant 500 \Omega,$ $V_O = \pm 0.5 V$ $V_{CC} = \pm 3.0 V$	150	500			
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12.5	± 13.0		٧	
			$R_L = 2.0 \text{ k}\Omega$	± 12.0	± 12.8		j	
			$R_L = 1.0 \text{ k}\Omega$	± 10.5	± 12.0			
BW	Bandwidth		A _V = 1.0		0.6		MHz	
SR	Slew Rate				0.17		V/µs	
e _n	Input Noise Voltage ¹		0.1 Hz to 1.0 kHz		0.35	0.6	μV p—	
	Input Noise Voltage Dens	sity ¹	f _o = 10 Hz		10.3	18.0	nV/√H	
			f _o = 100 Hz		10.0	13.0		
			f _o = 1000 Hz		9.6	11.0		
i _n	Input Noise Current ¹		0.1 Hz to 1.0 kHz		14	30	pA p—	
	Input Noise Current Dens	Input Noise Current Density ¹			0.32	0.80	pA/√H	
			f _o = 100 Hz		0.14	0.23		
			f _o = 1000 Hz		0.12	0.17		
The follow	ring specifications apply for	$V_{CC} = \pm 15 \text{ V}, \text{ C}$	0°C ≤ T _A ≤ 70°C					
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega, V_{CM} = 0$		45	130	μ٧	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity ¹	Without External Trim	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.3	1.3	μV/°C	
		With External Trim	$R_O = 20 \text{ k}\Omega$, $R_S = 50 \Omega$		0.3	1.3		
I _{IO}	Input Offset Current		V _{CM} = 0 V		0.9	5.3	nA	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sen	sitivity ¹	V _{CM} = 0 V		8.0	35	pA/°C	
I _{IB}	Input Bias Current		V _{CM} = 0 V		1.5	5.5	nA	

 $V_{CM} = 0 V$

 $V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$

13

123

103

35

pA/°C

dΒ

 μ A714E (Cont.) Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IR}	Input Voltage Range		± 13.0	± 13.5		٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V to} $ $\pm 18 \text{ V, R}_{S} = 50 \Omega$	90	104		dB
A _{VS}	Large Signal Voltage Gain	$R_L \geqslant 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	180	450		V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 12.0	± 12.6		٧

 μA714C Electrical Characteristics $T_{\text{A}} = 25^{\circ}\text{C}, \ V_{\text{CC}} = 15 \ \text{V}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		60	150	μV	
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.4	2.0	μV/mo	
V _{IO adj}	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		± 4.0		mV	
lio	Input Offset Current	V _{CM} = 0 V		0.8	6.0	nA	
I _{IB}	Input Bias Current	V _{CM} = 0 V		1.8	7.0	nA	
Z _I	Input Impedance		8.0	33		МΩ	
P _c	Power Consumption	V _O = 0 V		80	150	mW	
		V _{CC} = ± 3.0 V, V _O = 0 V		4.0	8.0		
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	100	120		dB	
V _{IR}	Input Voltage Range		± 13.0	± 14.0		V	
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V to}$ $\pm 18 \text{ V, } R_S = 50 \Omega$	90	104		dB	
A _{VS}	Large Signal Voltage Gain	$R_L \geqslant 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	120	400		V/mV	
		$R_L \ge 500 \Omega$, $V_O = \pm 0.5 V$ $V_{CC} = \pm 3.0 V$	100	400			
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12.0	± 13.0		V	
		$R_L = 2.0 \text{ k}\Omega$	± 11.5	± 12.8			
		$R_L = 1.0 \text{ k}\Omega$		± 12.0			
BW	Bandwidth	A _V = 1.0		0.6		MHz	
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega,$ $A_V = 1.0$		0.17		V/µs	

 μA714C (Cont.) Electrical Characteristics $T_{\text{A}} = 25^{\circ}\text{C}, \ V_{\text{CC}} = 15 \ \text{V}$

Symbol	Characteris	tic	Condition	Min	Тур	Max	Unit	
e _n	Input Noise Voltage ¹		0.1 Hz to 1.0 kHz		0.38	0.65	μVp — p	
	Input Noise Voltage Dens	sity ¹	f _o = 10 Hz		10.5	20.0	nV/√Hz	
			f _o = 100 Hz		10.2	13.5		
			f _o = 1000 Hz		9.8	11.5		
in	Input Noise Current ¹		0.1 Hz to 1.0 kHz		0.15	35	μVp — p	
	Input Noise Current Dens	sity ¹	f _o = 10 Hz		0.35	0.90	pA/√Hz	
			f _o = 100 Hz		0.15	0.27		
			f _o = 1000 Hz		0.13 0.18			
The follow	ring specifications apply for	$V_{CC} = \pm 15 \text{ V}, 0$	°C ≤ T _A ≤ 70°C					
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		85	250	μ٧	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity ¹	Without External Trim	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.5	1.8	μV/°C	
		With External Trim	$R_O = 20 \text{ k}\Omega,$ $R_S = 50 \Omega$		0.4	1.6		
110	Input Offset Current		V _{CM} = 0 V		1.6	8.0	nA	
ΔΙ _{ΙΟ} /ΔΤ	Input Offset Current Temperature Sen	sitivity ¹	V _{CM} = 0 V		12	50	pA/°C	
I _{IB}	Input Bias Current		V _{CM} = 0 V		2.2	9.0	nA	
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Sen	sitivity ¹	V _{CM} = 0 V		18	50	pA/°C	
CMR	Common Mode Rejection		$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	97	120		dB	
V _{IR}	Input Voltage Range	Input Voltage Range		± 13.0	± 13.5		V	
PSRR	Power Supply Rejection I	Power Supply Rejection Ratio		86	100		dB	
A _{VS}	Large Signal Voltage Gai	n	$R_L \geqslant 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	100	400		V/mV	
V _{OP}	Output Voltage Swing		$R_L = 2.0 \text{ k}\Omega$	± 11.0	± 12.6		٧	

μA714L Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		100	250	μV
S	Long Term Input Offset Voltage Stability	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.5	3.0	μV/mo
V _{IO adj}	Input Offset Voltage Adjustment Range	$R_O = 20 \text{ k}\Omega$		± 4.0		mV
lio	Input Offset Current	V _{CM} = 0 V		5.0	20	nA
I _{IB}	Input Bias Current	V _{CM} = 0 V		6.0	30	nA
Z _I	Input Impedance		8.0	33		мΩ
Pc	Power Consumption	V _O = 0 V		100	180	mW
		$V_{CC} = \pm 3.0 \text{ V},$ $V_{O} = 0 \text{ V}$		5.0	12	
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	100	120		dB
V _{IR}	Input Voltage Range		± 13.0	± 14.0		٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 3.0 \text{ V to}$ $\pm 18 \text{ V, R}_{S} = 50 \Omega$	90	104		dB
A _{VS}	Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	100	300		V/mV
		$R_L \ge 500 \Omega$, $V_O = \pm 0.5 V$ $V_{CC} = \pm 3.0 V$	50	150		
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12.0	± 13.0		٧
		$R_L = 2.0 \text{ k}\Omega$	± 11.0	± 12.8		
		$R_L = 1.0 \text{ k}\Omega$		± 12.0		
BW	Bandwidth	A _V = 1.0		0.6		MHz
SR	Slew Rate	$R_L = 2.0 \text{ k}\Omega,$ $A_V = 1.0$		0.17		V/μs
e _n	Input Noise Voltage ¹	0.1 Hz to 1.0 kHz		0.5		μV p — p
	Input Noise Voltage Density ¹	f _o = 10 Hz		10.5		nV/√Hz
		f _o = 100 Hz		10.2		
		f _o = 1000 Hz		9.8		
in	Input Noise Current ¹	0.1 Hz to 1.0 kHz		0.15		рАр—р
	Input Noise Current Density ¹	f _o = 10 Hz		0.35		pA/√Hz
		f _o = 100 Hz		0.15		
		f _o = 1000 Hz		0.13		

 $\mu \text{A714L (Cont.)}$ Electrical Characteristics $0^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant +70^{\circ}\text{C}, \ \text{V}_{\text{CC}} = \pm\,15\ \text{V}$


Symbol	Characteris	tic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S = \Omega$, $V_{CM} = 0$ V			400	μ٧
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity ¹	Without External Trim	$R_S = 50 \Omega$, $V_{CM} = 0 V$		1.0	3.0	μV/°C
		With External Trim	$R_O = 20 \text{ k}\Omega$, $R_S = 50 \Omega$		1.3		
l _{IO}	Input Offset Current	nput Offset Current			8.0	40	nA
$\Delta I_{1O}/\Delta T$	Input Offset Current Temperature Sen	out Offset irrent Temperature Sensitivity ¹			20	100	pA/°C
I _{IB}	Input Bias Current	nput Bias Current			15	60	nA
$\Delta I_{1B}/\Delta T$	Input Bias Current Temperature Sen	Input Bias Current Temperature Sensitivity ¹			35	150	pA/°C
CMR	Common Mode Rejection		$V_{CM} = \pm 13 \text{ V},$ $R_S = 50 \Omega$	94	120		dB
V _{IR}	Input Voltage Range		·	± 13.0	± 13.5		٧
PSRR	Power Supply Rejection I	Power Supply Rejection Ratio		83	100		dB
A _{VS}	Large Signal Voltage Gain		$R_L \ge 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	80	400		V/mV
V _{OP}	Output Voltage Swing		$R_L = 2.0 \text{ k}\Omega$	± 10.0	± 12.6		٧

Note


^{1.} Parameter is not 100% tested; 90% of the units meet this specification.

Typical Performance Curves


Untrimmed Offset Voltage vs Temperature




Trimmed Offset Voltage vs Temperature




Offset Voltage Stability vs Time







Offset Voltage Change Due to Thermal Shock




Warm-Up Drift




Maximum Error vs Source Resistance



Maximum Error vs Source Resistance



Maximum Error vs Source Resistance




MATCHED OR UNMATCHED SOURCE RESISTANCE - $k\Omega$

PC05860F


7

Typical Performance Curves (Cont.)


Input Bias Current vs Temperature




Input Bias Current vs Differential Input Voltage




Input Offset Current vs Temperature




Input Noise Voltage vs Frequency




Input Wideband Noise vs Bandwidth (0.1 Hz to Frequency Indicated)




CMR vs Frequency




PSRR vs Frequency



Voltage Gain vs Supply Voltage




Open Loop Frequency Response




PC05951F

Typical Performance Curves (Cont.)


Frequency Response For Various Closed Loop Gains




Maximum Undistorted Output vs Frequency




Output Voltage vs Load Resistance



Power Consumption vs Supply Voltage




Short Circuit Current vs Time




Test Circuits

Offset Voltage Test Circuit




Low Frequency Noise Test Circuit



Input Referred Noise = $\frac{V_O}{25,000}$

Optional Offset Nulling Circuit





A Schlumberger Company

μ A715 High Speed Operational Amplifier

Linear Division Operational Amplifiers

Description

The μ A715 is a high speed, high gain, monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for use in a wide range of applications where fast signal acquisition or wide bandwidth is required. The μ A715 features fast settling time, high slew rate, low offsets, and high output swing for large signal applications. In addition, the device displays excellent temperature stability and will operate over a wide range of supply voltages. The μ A715 is ideally suited for use in A/D and D/A converters, active filters, deflection amplifiers, video amplifiers, phase-locked loops, multiplexed analog gates, precision comparators, sample-and-holds, and general feedback applications requiring DC wide bandwidth operation.

- High Slew Rate 100 V/μs (Inverting, A_V = 1) Typically
- Fast Settling Time 800 ns Typically
- Wide Bandwidth 65 MHz Typically
- Wide Operating Supply Range
- Wide Input Voltage Ranges


Absolute Maximum Ratings

Absolute maximum matings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	
Extended (µA715M)	-55°C to +125°C
Commercial (µA715C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Internal Power Dissipation ^{1, 2}	
10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
Supply Voltage	± 18 V
Differential Input Voltage	± 15 V
Input Voltage ³	± 15 V

Notes


- 1. T_{J Max} = 175°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW/°C, and the 14L-Ceramic DIP at 9.1 mW/°C.
- For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

Connection Diagram 10-Lead Metal Package (Top View)




Lead 5 connected to case.

Connection Diagram 14-Lead DIP (Top View)



Order Information										
Device Code	Package Code	Package Description								
μA715DM	6A	Ceramic DIP								
μA715DC	6A	Ceramic DIP								

Equivalent Circuit



EQ00141F

 μ A715 and μ A715C Electrical Characteristics T_A = 25°C, V_{CC} = \pm 15 V, unless otherwise specified.

					μ Α715					
Symbol	Charac	eteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset \	/oltage	R _S ≤10 kΩ		2.0	5.0		2.0	7.5	mV
l _{IO}	Input Offset 0	Current			70	250		70	250	nA
I _{IB}	Input Bias Cu	rrent			400	750		400	1500	nA
Zi	Input Impedar	nce			1.0			1.0		МΩ
Ro	Output Resist	ance			75			75		Ω
Icc	Supply Currer	nt			5.5	7.0		5.5	10	mA
P _c	Power Consu	mption			165	210		165	300	mW
V _{IR}	Input Voltage	Range		± 10	± 12		± 10	± 12		٧
A _{VS}			$R_L \geqslant 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	15	30		10	30		V/mV
٧	Settling Time		$V_0 = \pm 5.0 \text{ V}, A_V = 1.0$		800			800		ns
TR	Transient	Rise time	V _I = 400 mV, A _V = 1.0		30	60		30	75	ns
	Response	Overshoot			25	40		25	50	%
SR	Slew Rate		A _V = 100		70			70		V/μs
			A _V = 10		38			38		
			A _V = 1.0 (non-inverting)	15	18		10	18		
			A _V = 1.0 (inverting)		100			100		

The following specifications apply over the range of $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ for the μA715 , and $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70^{\circ}\text{C}$ for the μA715C .


V_{IO}	Input Offset Voltage	R _S ≤ 10 kΩ		ĺ	7.5			10	mV
I _{IO}	Input Offset Current	T _A = T _{A Max}			250			250	nA
		T _A = T _{A Min}			800			750	
I _{IB}	Input Bias Current	$T_A = T_{A \text{ Max}}$			750			1500	nA
		$T_A = T_{A \text{ Min}}$			4.0			7.5	
CMR	Common Mode Rejection	R _S ≤10 kΩ	74	92		74 ¹	92 ¹		db
PSRR	Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		45	300		45 ¹	400 ¹	μV/V
A _{VS}	Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	10			8			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		± 10	± 13		V

Note


1. T_A = 25°C only.

Typical Performance Curves for μ A715 and μ A715C


Voltage Gain vs Temperature (µA715)




Supply Voltage Rejection Ratio vs Temperature (µA715)




Slew Rate vs Temperature (µA715)




Common Mode Rejection Ratio vs Temperature (µA715)




Voltage Gain vs Temperature (µA715C)




Supply Voltage Rejection Ratio vs Temperature (µA715C)



Slew Rate vs Temperature (µA715C)




Common Mode Rejection Ratio vs Temperature (µA715C)




Typical Performance Curves for μ A715 and μ A715C


Frequency Response For Open Loop Gains (Note 1)




Frequency Response for Closed Loop Gains




Voltage Gain vs Frequency




Supply Voltage Rejection Ratio vs Frequency




Output Swing vs Frequency for Closed Loop Gains




Open Loop Phase vs Frequency




Common Mode Rejection Ratio vs Frequency



Unity Gain Large Signal Pulse Response



Large Signal Pulse Response for Gain 10




Note

1. See "Non-Inverting Compensation Components Value Table" for Closed Loop Gain values.


7

Typical Performance Curves for μ A715 and μ A715C (Cont.)


Large Signal Pulse Response for Gain 100




Slew Rate vs Closed Loop Voltage Gain




Slew Rate vs Supply Voltage




Voltage Follower Transient Response




Inverting Unity Gain Large Signal Pulse Response




Small Signal Pulse Response Inverting Unity Gain




Voltage Follower (Note 1)



Voltage Offset Null Circuit (Note 1)



High Slew Rate Circuit (Note 1)



Note

Lead numbers apply to metal package.


Non-Inverting Compensation Components Values

Closed Loop Gain	C1	C2	C3
1000	10 pF		
100	50 pF		250 pF
10 (Note)	100 pF	500 pF	1000 pF
1	500 pF	2000 pF	1000 pF

Note

For gain 10, compensation may be simplified by removing C2, C3 and adding a 200 pF capacitor (C4) between Lead 7 and 10.

Suggested Values of Compensation Capacitors vs Closed Loop Voltage Gain




Layout Instructions

Layout — The layout should be such that stray capacitance is minimal.

Supplies — The supplies should be adequately bypassed. Use of 0.1 μF high quality ceramic capacitors is recommended.

Ringing — Excessive ringing (long acquisition time) may occur with large capacitive loads. This may be reduced by isolating the capacitive load with a resistance of 100 Ω .

Frequency Compensation Circuit



Note

Lead numbers apply to metal package.


Large source resistances may also give rise to the same problem and this may be decreased by the addition of a capacitance across the feedback resistance. A value of around 50 pF for unity gain configuration and around 3.0 pF for gain 10 should be adequate.


Latch Up — This may occur when the amplifier is used as a voltage follower. The inclusion of a diode between leads 6 and 2 with the cathode toward lead 2 is the recommended preventive measure.

7


Typical Applications


Wide Bank Video Amplifier Drive Capability With 75 Ω Coax Cable





High Speed Integrator





Note
All lead numbers shown refer to metal package.



A Schlumberger Company

μA725 Instrumentation **Operational Amplifier**

Linear Division Operational Amplifiers

Description

The µA725 is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift, and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications. The μ A725 is lead compatible with the popular μA741 operational amplifier.

- Low Input Noise Current 0.15 pA/ $\sqrt{\text{Hz}}$ At 1.0 kHz Typically
- High Open Loop Gain 3,000,000 Typically
- Low Input Offset Current 2.0 nA Typically
- Low Input Voltage Drift 0.6 μV/°C Typically
- High Common Mode Rejection 120 dB
- High Input Voltage Range ± 14 V Typically
- Wide Power Supply Range ± 3.0 V To ± 22 V
- Offset Null Capability


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA725AM, µA725M)	-55°C to +125°C
Commercial (µA725EC, µA725C)	0°C to +70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
Supply Voltage	± 22 V
Differential Input Voltage	± 5.0 V
Input Voltage ³	± 22 V
Voltage Between Offset Null and V+	± 0.5 V

Notes

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Metal Can.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at
- 3. For supply voltages less than ± 22 V, the absolute maximum input voltage is equal to the supply voltage.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case.

Order Information


O1401 111101111		
Device Code	Package Code	Package Description
μA725HM	5W	Metal
μA725HC	5W	Metal
μA725AHM	5W	Metal
μΑ725EHC	5W	Metal

Connection Diagram 8-Lead DIP (Top View)



Order Information							
Device Code	Package Code	Package Description					
μΑ725TC	9T	Molded DIP					

Equivalent Circuit



 μ A725A/E and μ A725 Electrical Characteristics T_A = 25°C, V_{CC} = ± 15 V, unless otherwise specified.

			μ Α725Α/Ε		μ Α725				
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage (Without external trim)	R _S ≤ 10 kΩ			0.5		0.5	1.0	mV
lio	Input Offset Current				5.0		2.0	20	nA
I _{IB}	Input Bias Current				75		42	100	nA
Z _I	Input Impedance			1.5			1.5		МΩ
P _c	Power Consumption	μΑ725Α/μΑ725		80	120		80	120	mW
		μA725E			150				
		$V_{CC} = \pm 3.0 \text{ V}$			6.0				
CMR	Common Mode Rejection	R _S ≤10 kΩ	120	130		110	120		dB
V _{IR}	Input Voltage Range		± 13.5	± 14		± 13.5	± 14		٧
PSRR	Power Supply Rejection Ratio	R _S ≤ 10 kΩ		2.0	5.0		2.0	10	μV/V
Avs	Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega$, $V_O = \pm 10 \text{ V}$	1000	3000		1000	3000		V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12.5			± 12	± 13.5		٧
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10	± 13.5		٧
e _n	Input Noise Voltage	f _o = 10 Hz		15	15		15		nV/√Hz
		f _o = 100 Hz		9.0	12	1	9.0		
		f _o = 1.0 kHz		8.0	12		8.0		
in	Input Noise Current	f _o = 10 Hz		1.0	1.2		1.0		pA/√Hz
		f _o = 100 Hz		0.3	0.6		0.3		
		f _o = 1.0 kHz		0.15	0.25		0.15		

The following specifications apply over the range of $0^{\circ}C \le T_{A} \le +70^{\circ}C$ for $\mu A725E$, $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ for $\mu A725A$ and $\mu A725$.

V _{IO}	Input Offset Voltage (Without external trim)	R _S ≤ 10 kΩ		0.75		1.5	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without external trim)	$R_S = 50 \Omega$	2.0	2.0	2.0	5.0	μV/°C
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (With external trim)	$R_S = 50 \Omega$	0.6		0.6		μV/°C
I _{IO}	Input Offset Current	T _A = T _{A Max}		4.0	1.2	20	nA
		$T_A = T_{A \text{ Min}}$	5.0	18	7.5	40	

μ**Α725**

 μ A725A/E and μ A725 (Cont.) Electrical Characteristics V_{CC} = ± 15 V, 0°C \leq T_A \leq +70°C for μ A725E, -55°C \leq T_A \leq +125°C for μ A725A and μ A725.

			μ Α725Α/Ε		μ Α725				
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			35	90		35		pA/°C
I _{IB}	Input Bias Current	T _A = T _{A Max}			70		20	100	nA
		T _A = T _{A Min}			180		80	200	nA
CMR	Common Mode Rejection	R _S ≤10 kΩ	110			100			dB
PSRR	Power Supply Rejection Ratio	R _S ≤10 kΩ			8.0			20	μV/V
A _{VS}	Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega,$ $T_A = T_{A \text{ Max}}$	1000			1000			V/mV
		$R_L \geqslant 2.0 \text{ k}\Omega,$ $T_A = T_A \text{ Min}$	500			250			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			٧

 μ A725C Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage (Without external trim)	R _S ≤10 kΩ		0.5	2.5	mV
I _{IO}	Input Offset Current			2.0	35	nA
I _{IB}	Input Bias Current			42	125	nA
e _n	Input Noise Voltage	f _o = 10 Hz		15		nV/√Hz
		f _o = 100 Hz		9.0		
		f _o = 1.0 kHz		8.0		
in	Input Noise Current	f _o = 10 Hz		1.0		pA/√Hz
		f _o = 100 Hz		0.3		
		f _o = 1.0 kHz		0.15		
Z _I	Input Impedance			1.5		МΩ
V _{IR}	Input Voltage Range		± 13.5	± 14		V
A _{VS}	Large Signal Voltage Gain	$R_L \geqslant 2.0 \text{ k}\Omega,$ $V_O = \pm 10 \text{ V}$	250	3000		V/mV
CMR	Common Mode Rejection	R _S ≤10 kΩ	94	120		dB
PSRR	Power Supply Rejection Ratio	R _S ≤10 kΩ		2.0	35	μV/V
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 13.5		٧
		$R_L = 2.0 \text{ k}\Omega$	± 10	± 13.5		
P _c	Power Consumption			80	150	mW

μ**Α725**


 μ A725C (Cont.) Electrical Characteristics 0°C \leq T_A \leq +70°C, V_{CC} = ± 15 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage (Without external trim)	R _S ≤10 kΩ			3.5	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without external trim)	$R_S = 50 \Omega$		2.0		μV/°C
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (With external trim)	$R_S = 50 \Omega$		0.6		μV/°C
lio	Input Offset Current	T _A = T _{A Max}		1.2	35	nA
		$T_A = T_{A \text{ Min}}$		4.0	50	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensitivity			10		pA/°C
I _{IB}	Input Bias Current	$T_A = T_{A \text{ Max}}$			125	nA
		$T_A = T_{A \text{ Min}}$			250	
A _{VS}	Large Signal Voltage Gain	R _L ≥2.0 kΩ	125			V/mV
CMR	Common Mode Rejection	R _S ≤10 kΩ		115		dB
PSRR	Power Supply Rejection Ratio	R _S ≤10 kΩ		20		μV/V
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10			V


Typical Performance Curves Voltage Gain vs Temperature For Supply Voltages For µA725/A




Voltage Gain vs Temperature for Supply Voltages For μ A725C/E




Input Offset Current vs Temperature For µA725/A




Change In Trimmed Input Offset Voltage vs Temperature For μA725/A




Trimmed Input Offset Voltage vs Temperature For µA725C/E




Input Offset Current vs Temperature For μ A725C/E




Untrimmed Input Offset Voltage vs Temperature For μ A725/A



Untrimmed Input Offset Voltage vs Temperature For μ A725C/E




Input Bias Current vs




Typical Performance Curves for all Types (Cont.)


Input Bias Current vs Temperature μΑ725C/E




Common Mode Rejection Ratio vs Temperature




Power Supply Rejection Ratio vs Temperature




Output Voltage Swing vs Temperature




Common Mode Rejection Ratio vs Supply Voltage




DC Closed Loop Voltage Gain Error vs Source Resistance




Common Mode Input Voltage Range vs Supply Voltage



Input Offset Voltage Drift vs Time




Stabilization Time of Input Offset Voltage From Power Turn-On




PC03590

Typical Performance Curves for all Types (Cont.)


Change In Input Offset Voltage Due to Thermal Shock vs Time




Broadband Noise for Various Bandwidths




Equivalent Input Noise Voltage Due to External Common Mode Noise vs Frequency




Input Noise Voltage vs Frequency




Narrow Band Spot Noise Figure **Contours**




Equivalent Input Ripple Voltage Due to Power Supply Ripple vs Frequency



Input Noise Current vs Frequency




Noise Figure vs Source Resistance




Typical Performance Curves for all Types (Cont.)


Power Consumption vs Temperature




Open Loop Frequency Response For Values of Compensation




Values for Suggested Compensation Networks vs Various Closed Loop Voltage Gains




Frequency Response for Various Closed Loop Gains



Output Voltage Swing vs Frequency



Slew Rate vs Closed Loop Gain




Compensation Component Values

A _V	R ₁ (Ω)	C ₁ (μ F)	R ₂ (Ω)	C ₂ (μF)
10,000	10 k	50 pF		
1,000	470	.001 —		_
100	47	.01		_
10	27	.05	270	.0015
1	10	.05	39	.02

Voltage Offset Null Circuit




Frequency Compensation Circuit



Use $R_3 = 51\Omega$ when the amplifier is operated with capacitive load.


7

Transient Response Test Circuit




Typical Applications

Precision Amplifier A_{VCL} = 1000




Active Filter - Band Pass With 60 dB Gain



Lead numbers are shown for metal package only.


Transient Response



Characteristics

 $\begin{array}{l} A_V=1000=60~\text{dB} \\ \text{DC Gain Error}=0.05\% \\ \text{Bandwidth}=1~\text{kHz for}-0.05\% \\ \text{error} \\ \text{Diff. Input Res.}=1~\text{M}\Omega \\ \text{Typical amplifying capability} \\ e_n=10~\mu\text{V} \text{ on V}_{\text{CM}}=1.0~\text{V} \\ \text{Caution: Minimize Stray Capacitance} \end{array}$


Active Filter Frequency Response




PC03760

Typical Applications (Cont.)

Photodiode Amplifier (Note 2)




Thermocouple Amplifier (Note 2)



Notes


- 1. Indicates $\pm 1\%$ metal film resistors recommended for temperature stability.
- 2. Lead numbers are shown for metal package only.

$\pm\,$ 100 V Common Mode Range Differential Amplifier (Note 2)



Typical Applications (Cont.)

Instrumentation Amplifier With High Common Mode Rejection (Note 1)



 $\frac{R1}{R6} = \frac{R3}{R4} \text{ for best CMRR}$

R3 = R4

R1 = R6 = 10 R3

 $Gain = \frac{R6}{R7}$

Note

1. Lead numbers are shown for metal package only.



μ A741 Operational Amplifier

Linear Division Operational Amplifiers

Description

The μ A741 is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch up tendencies make the μ A741 ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA741AM, µA741M)	-55°C to +125°C
Commercial (µA741EC, µA741C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
8L-Ceramic DIP	1.30 W
SO-8	0.81 W
Supply Voltage	
μΑ741Α, μΑ741, μΑ741Ε	± 22 V
μΑ741C	± 18 V
Differential Input Voltage	± 30 V
Input Voltage ³	± 15 V
Output Short Circuit Duration ⁴	Indefinite

Notes

- 1. $T_{J~Max} = 150\,^{\circ}\text{C}$ for the Molded DIP and SO-8, and 175 $^{\circ}\text{C}$ for the Metal Can and Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the 8L-Ceramic DIP at 8.7 mW/°C, and the SO-8 at 6.5 mW/°C.
- For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


Connection Diagram 8-Lead Metal Package (Top View)



Lead 4 connected to case.


Order Information							
Device Code	Package Code	Package Description					
μΑ741HM	5W	Metal					
μΑ741HC	5W	Metal					
μA741AHM	5W	Metal					
μA741EHC	5W	Metal					

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μΑ741RM	6T	Ceramic DIP
μΑ741RC	6T	Ceramic DIP
μΑ741SC	KC	Molded Surface Mount
μΑ741TC	9T	Molded DIP
μA741ARM	6T	Ceramic DIP
μA741ERC	6T	Ceramic DIP
μA741ETC	9T	Molded DIP

Equivalent Circuit



BD00351F

μ**Α741**

 μA741 and μA741C Electrical Characteristics $T_{A}=25^{\circ}\text{C},\ V_{CC}=\pm\,15\ \text{V},\ \text{unless otherwise specified}.$

					μ Α741		μ Α741C			
Symbol	Characte	eristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Vo	Itage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0		2.0	6.0	mV
V _{IO adj}	Input Offset Vo Adjustment Rar	•			± 15			± 15		mV
I _{IO}	Input Offset Cu	rrent			20	200		20	200	nA
I _{IB}	Input Bias Curr	ent			80	500		80	500	nA
Z _I	Input Impedanc	e		0.3	2.0		0.3	2.0		МΩ
Icc	Supply Current				1.7	2.8		1.7	2.8	mA
Pc	Power Consum	otion			50	85		50	85	mW
CMR	Common Mode	Rejection		70			70	90		dB
V _{IR}	Input Voltage Range			± 12	± 13		± 12	± 13		٧
PSRR	Power Supply F	Rejection			30	150				μV/V
	Ratio		$V_{CC} = \pm 5.0 \text{ V to } \pm 18 \text{ V}$					30	150	
los	Output Short C Current	ircuit			25			25		mA
A _{VS}	Large Signal V	oltage Gain	$R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	50	200		20	200		V/mV
V _{OP}	Output Voltage	Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12	± 14		٧
			$R_L = 2.0 \text{ k}\Omega$	± 10			± 10	± 13		
TR	Transient	Rise time	$V_I = 20$ mV, $R_L = 2.0$ k Ω ,		0.3			0.3		μs
	Response	Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		5.0			5.0		%
BW	Bandwidth				1.0			1.0		MHz
SR	Slew Rate		$R_L \ge 2.0 \text{ k}\Omega, A_V = 1.0$		0.5			0.5		V/µs

μΑ741

μA741 and μA741C (Cont.) Electrical Characteristics Over the range of -55°C <T_A < +125°C for μA741, 0°C <T_A < +70°C for μA741C, unless otherwise specified.

			μ Α741			μ Α741C		
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage							7.5	mV
	R _S ≤10 kΩ		1.0	6.0				
Input Offset Voltage Adjustment Range			± 15			± 15		mV
Input Offset Current							300	nA
	T _A = +125°C		7.0	200				
	T _A = -55°C		85	500				
I _{IB} Input Bias Current							800	nA
	T _A = +125°C		0.03	0.5				μΑ
	T _A = -55°C		0.3	1.5				
Supply Current	T _A = +125°C		1.5	2.5				mA
	T _A = -55°C		2.0	3.3				
Power Consumption	T _A = +125°C	;	45	75				mW
	T _A = -55°C		60	100				
Common Mode Rejection	R _S ≤10 kΩ	70	90					dB
Input Voltage Range		± 12	± 13					٧
Power Supply Rejection Ratio			30	150				μV/V
Large Signal Voltage Gain	$R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	25			15			V/mV
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 14					٧
	$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		± 10	± 13		
	Input Offset Voltage Input Offset Voltage Adjustment Range Input Offset Current Input Bias Current Supply Current Power Consumption Common Mode Rejection Input Voltage Range Power Supply Rejection Ratio Large Signal Voltage Gain	$ Input Offset Voltage \\ Adjustment Range \\ Input Offset Current \\ T_A = +125^{\circ}C \\ T_A = -55^{\circ}C \\ Input Bias Current \\ T_A = +125^{\circ}C \\ T_A = -55^{\circ}C \\ Input Bias Current T_A = +125^{\circ}C \\ T_A = -55^{\circ}C \\ Input Current T_A = +125^{\circ}C \\ T_A = -55^{\circ}C \\ Input Consumption T_A = +125^{\circ}C \\ T_A = -55^{\circ}C \\ Input Consumption T_A = +125^{\circ}C \\ Input Consumption $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c } \hline \textbf{Characteristic} & \textbf{Condition} & \textbf{Min} & \textbf{Typ} & \textbf{Max} \\ \hline \textbf{Input Offset Voltage} & & & & & & & \\ \hline \textbf{Input Offset Voltage} & & & & & & & \\ \hline \textbf{Input Offset Voltage} & & & & & & \\ \hline \textbf{Adjustment Range} & & & & & & \\ \hline \textbf{Input Offset Current} & & & & & & \\ \hline \textbf{Input Offset Current} & & & & & \\ \hline \textbf{T}_A = +125^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = +125^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & & & & \\ \hline \textbf{T}_A = -55^{\circ}\text{C} & $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


 μA741A and μA741E Electrical Characteristics T_A = 25°C, V_{CC} = \pm 15 V, unless otherwise specified.

Symbol	Characteris	tic		Condi	tion		Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \leq 50 \Omega$					0.8	3.0	mV
I _{IO}	Input Offset Current							3.0	30	nA
I _{IB}	Input Bias Current							30	80	nA
Z _I	Input Impedance		V _{CC} = ± 20 V				1.0	6.0		МΩ
Pc	Power Consumption		V _{CC} = ± 20 V					80	150	mW
PSRR	Power Supply Rejection Ratio		$V_{CC} = +10 \text{ V},$ $V_{CC} = +20 \text{ V},$ $R_S = 50 \Omega$	–20 V –10 V,	to			15	50	μV/\
los	Output Short Circuit	Current					10	25	40	mA
A _{VS}	Large Signal Voltage	e Gain	$V_{CC} = \pm 20 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 15 \text{ V}$			50	200		V/m	
TR	Transient Response	Rise time	$A_V = 1.0$, $V_{CC} = \pm 20$ V, $V_I = 50$ mV,			0.25	0.8	μs		
		Overshoot	$R_L = 2.0 \text{ k}\Omega$, C	C _L = 100) pF			6.0	20	%
BW	Bandwidth						0.437	1.5		MH
SR	Slew Rate		V _I = ± 10 V, A _V = 1.0				0.3	0.7		V/μ
The following the μΑ741	ing specifications apply E.	over the ra	ange of -55°C≤	₹T _A ≤ +	- 125°C	for the μA74	1A, and	0°C €.	T _A ≤ + 7	0°C fo
V _{IO}	Input Offset Voltage								4.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensiti						15	μV/°		
V _{IO adj}	Input Offset Voltage Adjustment Range	1	V _{CC} = ± 20 V				10			mV
I _{IO}	Input Offset Current								70	nA
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature Sensiti								0.5	nA/°
						1		1		
I _{IB}	Input Bias Current					200 C C C C C C C C C C C C C C C C C C			210	nA
Z _I	Input Bias Current Input Impedance						0.5		210	
	 		V _{CC} = ± 20 V	μΑ74	1A	-55°C	0.5		210	nA MΩ mW
Z _I	Input Impedance		V _{CC} = ± 20 V	μΑ74	1A	-55°C +125°C	0.5			MΩ
Z _I	Input Impedance		V _{CC} = ± 20 V	μΑ74 μΑ74			0.5		165	MΩ
Z _I	Input Impedance		$V_{CC} = \pm 20 \text{ V}$ $V_{CC} = \pm 20 \text{ V}$	μ Α 74	1E	+125°C	0.5	95	165 135	mW
Z _I	Input Impedance Power Consumption	ection		μ Α 74	1E	+125°C		95	165 135	MS: mW
Z _I P _c CMR	Input Impedance Power Consumption Common Mode Reje	ection Current		μΑ74 V _I = ± 1	1E 5 V, R	+125°C	80	95	165 135 150	MΩ
Z _I P _c CMR los	Input Impedance Power Consumption Common Mode Reje Output Short Circuit	ection Current	$V_{CC} = \pm 20 \text{ V},$ $V_{CC} = \pm 20 \text{ V},$	μ A74 $V_{I} = \pm 1$ $R_{L} \ge 2$	1E 5 V, R 0 kΩ,	+125°C	80	95	165 135 150	MΩ mW dB mA
Z _I P _c CMR los	Input Impedance Power Consumption Common Mode Reje Output Short Circuit	ection Current e Gain	$V_{CC} = \pm 20 \text{ V},$ $V_{CC} = \pm 20 \text{ V},$ $V_{O} = \pm 15 \text{ V}$ $V_{CC} = \pm 5.0 \text{ V},$	μ A74 $V_{I} = \pm 1$ $R_{L} \ge 2$	1E 5 V, R 0 kΩ,	+125°C _S = 50 Ω	80 10 32	95	165 135 150	MS: mW dB mA


7

Typical Performance Curves


Voltage Gain vs Supply Voltage for μ A741/A




Output Voltage Swing vs Supply Voltage for μ A741/A




Input Common Mode Voltage vs Supply Voltage for μ A741/A




Voltage Gain vs Supply Voltage for μ A741C/E




Output Voltage Swing vs Supply Voltage for μΑ741C/E




Input Common Mode Voltage Range vs Supply Voltage for μ A741C/E



Transient Response for μ A741C/E




Transient Response Test Circuit for μ A741C/E




Lead numbers are shown for metal package only

Common Mode Rejection Ratio vs Frequency for μ A741C/E




PC05241F


Frequency Characteristics vs Supply Voltage for μ A741C/E




SUPPLY VOLTAGE — ±V
Power Consumption vs
Supply Voltage



Input Offset Current vs Supply Voltage




Voltage Offset Null Circuit for μ A741C/E




Lead numbers are shown for metal package only


Open Loop Frequency Response




Input Impedance and Input Capacitance vs Frequency




Voltage Follower Large Signal Pulse Response for μΑ741C/E



Open Loop Phase Response vs Frequency




Output Resistance vs




PC05321F

PC05291F


Output Voltage Swing vs **Load Resistance**



Output Voltage Swing vs Frequency




Input Noise Voltage vs Frequency




PC05361F

Input Noise Current vs Frequency




Broadband Noise for Various Bandwidths




PC05381F


Input Bias Current vs Temperature for µA741/A




Input Impedance vs Temperature for µA741/A




Short Circuit Current vs Temperature for μ A741/A




Input Offset Current vs Temperature for μ A741/A




Power Consumption vs Temperature for μ A741/A




Frequency Characteristics vs Temperature for μ A741/A




Input Bias Current vs
Temperature for μA741C/E




Input Impedance vs
Temperature for μΑ741C/E




Input Offset Current vs
Temperature for µA741C/E




Power Consumption vs Temperature for μ A741C/E



Short Circuit Current vs Temperature for μ A741C/E



Frequency Characteristics vs Temperature for μ A741C/E



PC05500F



A Schlumberger Company

μ A747 Dual Operational Amplifier

Linear Division Operational Amplifiers

Description

The μ A747 contains a pair of high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch up make the μ A747 ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications. The μ A747 is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications. For single amplifier performance, see μ A741 data sheet.

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up


Absolute Maximum Ratings

Absolute Maximum Hatings	
Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA747AM, µA747M)	-55°C to +125°C
Commercial (µA747EC, µA747C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage	
μΑ747Α, μΑ747	± 22 V
μΑ747Ε, μΑ747С	± 18 V
Differential Input Voltage	± 30 V
Input Voltage ³	± 15 V
Voltage Between Offset Null and V-	± 0.5 V
Output Short Circuit Duration ⁴	Indefinite

Notes

- 1. $T_{\rm J~Max}$ = 150°C for the Molded DIP and SO-14, and 175°C for the Metal Can Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW°C, the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.


Connection Diagram 10-Lead Metal Package (Top View)



Lead 5 connected to case.

Order Information Device Code Package Code Package Description μA747HM 5X Metal Metal μA747HC 5X Metal μA747AHM 5X μA747EHC 5X Metal


Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μΑ747DM	6A	Ceramic DIP
μΑ747DC	6A	Ceramic DIP
μΑ747PC	9A	Molded DIP
μΑ747SC	KD	Molded Surface Mount
μΑ747ADM	6A	Ceramic DIP
μA747EDC	6A	Ceramic DIP

 Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

Equivalent Circuit (1/2 of circuit)



V+A is internally connected to V+B.

					μ Α747			μ Α747 0	;	
Symbol	Character	istic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Volta	ıge	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0		1.0	6.0	mV
V _{IO adj}	Input Offset Volta Adjustment Range				± 15			± 15		mV
I _{IO}	Input Offset Curre	ent			20	200		20	200	nA
I _{IB}	Input Bias Curren	t			80	500		80	500	nA
Z _I	Input Impedance			0.3	2.0		0.3	2.0		ΜΩ
Icc	Supply Current				3.4	5.6		3.9	5.6	mA
Pc	Power Consumpti	on			100	170		100	170	mW
PSRR	Power Supply Re	jection			30	150				μ\/\
	Ratio		V _{CC} = ± 5.0 V to ± 18 V					30	150	
los	Output Short Circ	uit Current			25			25		mA
A _{VS}	Large Signal Volt	age Gain	$R_L \ge 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	50	200		25	200		V/m
TR	Transient	Rise time	$V_{I} = 50 \text{ mV}, R_{L} = 2.0 \text{ k}\Omega,$		0.3	0.3		0.3		μs
	Response	Overshoot	C _L = 100 pF, A _V = 1.0		5.0			5.0		%
BW	Bandwidth				1.0			1.0		MHz
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$		0.5			0.5		V/μ
CS	Channel Separation	on			120			120		dB
The follow	wing specifications a	pply over the	e range of -55°C≤T _A ≤+125°C for	r μΑ747, 0°C	≤T _A ≤	70°C fo	or μΑ74	7C		
V _{IO}	Input Offset Volta	ge	R _S ≤10 kΩ		1.0	6.0		1.0	7.5	m۷
I _{IO}	Input Offset Curre	ent	0°C ≤ T _A ≤ 70°C					7.0	300	nA
			T _A = +125°C		7.0	200				
			T _A = -55°C		85	500				
l _{IB}	Input Bias Curren	t	0°C ≤ T _A ≤ 70°C					30	800	nA
			T _A = +125°C		0.03	0.5				μΑ
			T _A = -55°C		0.3	1.5				
lcc	Supply Current		0°C ≤ T _A ≤ 70°C					4.0	6.6	mA
			T _A = +125°C		3.0	5.0				
			T _A = -55°C		4.0	6.6				
Pc	Power Consumption	on	0°C ≤ T _A ≤ 70°C					120	200	mW


P_c Power Consumption $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$ 200 mW $T_A = +125$ °C 90 150 $T_A = -55$ °C 120 200 CMR $R_S \leq 10 \ k\Omega$ Common Mode Rejection 70 90 70 90 dΒ V_{IR} Input Voltage Range ± 12 ± 13 ± 12 ± 13 ٧ **PSRR** Power Supply Rejection 30 150 μ٧/٧ Ratio $V_{CC} = \pm 5.0 \text{ V to } \pm 18 \text{ V}$ 150 Large Signal Voltage Gain $R_L \geqslant 2.0 \ k\Omega$, $V_O = \pm 10 \ V$ A_{VS} 25 15 V/mV VOP Output Voltage Swing $R_L = 10 \text{ k}\Omega$ ± 12 ± 14 ± 12 ± 14 ٧ $R_L = 2.0 \text{ k}\Omega$ ± 10 ± 13 ± 10 ± 13

 μ A747A and μ A747E Electrical Characteristics T_A = 25°C, ±5.0 V \leq V_{CC} \leq ±20 V, unless otherwise specified.


Symbol	Characteris	stic		Condition		Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		R _S ≤50 Ω				0.8	3.0	mV
V _{IO adj}	Input Offset Voltage Range	Adjustment	V _{CC} = ± 20 V			10			mV
I _{IO}	Input Offset Current						3.0	30	nA
l _{IB}	Input Bias Current						30	80	nΑ
Z _I	Input Impedance		$V_{CC} = \pm 20 \text{ V}$			1.0	6.0		МΩ
Pc	Power Consumption		$V_{CC} = \pm 20 \text{ V}$				160	300	mW
CMR	Common Mode Reject	ction	$V_{CC} = \pm 20 \text{ V},$	$V_I = \pm 15 \text{ V, R}_S$	= 50 Ω	80	95		dB
PSRR	Power Supply Rejection Ratio		$V_{CC} = +10 \text{ V},$ $R_S = 50 \Omega$	-20 V to V _{CC} :	= +20 V, -10 V,		15	50	μ\/\
los	Output Short Circuit	Current	μΑ747Α			10	25	40	mA
			μΑ747Ε			10	25	35	
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 20 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 15 \text{ V}$		50			V/m	
TR	Transient Response	Rise time	$V_{l} = 50 \text{ mV}, R_{L} = 2.0 \text{ k}\Omega, C_{L} = 100 \text{ pF}$			0.25	0.8	μs	
		Overshoot	A _V = 1.0				6.0	20	%
BW	Bandwidth					0.437	1.5		МН
SR	Slew Rate		V _I = ± 10 V, A _V =1				0.7		V/µ
The following	g specifications apply o	ver the range	of -55°C ≤ T _A ≤	+125°C for μ	A747A, 0°C ≤ T _A ≤	€+70°C f	or μA747	7E.	
V _{IO}	Input Offset Voltage							4.0	m۷
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Sensitivity	Temperature						15	μV/°
I _{IO}	Input Offset Current							70	nA
I _{IB}	Input Bias Current							210	nA
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Current	Temperature	μΑ747E	$T_A = 25^{\circ}C$ to	70°C			0.2	nA/°
	Sensitivity			$T_A = 0^{\circ}C$ to 2	25°C			0.5	
			μΑ747Α	$T_A = 25^{\circ}C$ to	125°C			0.2	
				$T_A = -55^{\circ}C$ to	+25°C			0.5	
Z _I	Input Impedance		V _{CC} = ± 20 V			0.5			MΩ
Pc	Power Consumption		V _{CC} = ± 20 V	μΑ747Α	−55°C			330	m۷
					+ 125°C			270	
				μΑ747Ε				330	
los	Output Short Circuit	Current				10		40	m/
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 20 \text{ V},$	R _L ≥2.0 kΩ, \	/ _O = ± 15 V	32			V/m
			$V_{CC} = \pm 5 \text{ V, F}$	$R_L \geqslant 2.0 \text{ k}\Omega, V_C$	o = ± 2.0 V	10			
V _{OP}	Output Voltage Swine	g	V _{CC} = ± 20 V		$R_L = 10 \text{ k}\Omega$	± 16			٧
					$R_L = 2.0 \text{ k}\Omega$	± 15			
CS	Channel Separation		V _{CC} = ± 20 V			100	1		dE

Typical Performance Curves for μ A747A and μ A747

Input Bias Current vs **Temperature**




Input Impedance vs Temperature




PC05521F


Short Circuit Current vs **Temperature**




Input Offset Current vs Temperature




Power Consumption vs Temperature




Frequency Characteristics vs Temperature




Input Bias Current vs Temperature For μ A747C/E




Input Impedance vs Temperature For µA747C/E




Input Offset Current vs Temperature For µA747C/E




Power Consumption vs Temperature For μ A747C/E




Short Circuit Current vs Temperature For µA747C/E




Frequency Characteristics vs Temperature For μ A747C/E




Power Consumption vs Supply Voltage




Open Loop Frequency Response




Open Loop Phase Response vs Frequency




Input Offset Current vs Supply Voltage



Input Impedance and Input Capacitance vs Frequency



Output Resistance vs Frequency




PC05671F

PC05681F


7

Typical Performance Curves (Cont.)


Output Voltage Swing vs Load Resistance




Input Noise Current Density vs Frequency



Transient Response For µA747/C




Output Voltage Swing vs Frequency




PC05701F


Broadband Noise for Various Bandwidths




Voltage Follower Large Signal Pulse Response For μ A747/C




Input Noise Voltage Density vs Frequency



Common Mode Rejection Ratio vs and Frequency μ A747/C



Frequency Characteristics vs Supply Voltage For μ A747/C




PC05770F

PC05741F


Test Circuits

Voltage Offset Null Circuit




Typical Applications


Quadrature Oscillator



Transient Response Test Circuit




Tracking Positive and Negative Voltage References




Positive Output = $V_{D1} x \frac{R1 + R2}{R2}$ Negative Output = -Positive Output $x \frac{R6}{R5}$

Analog Multiplier



Compressor/Expander Amplifiers (Note 1)



Notes

- 1. Maximum Compression Expansion Ratio = R/R (10 k Ω > R \geqslant 0)
- 2. Matched to 0.1% E_0 = 100 $E_{l1} \times E_{l2}$ 3. Diodes D1 through D4 are matched FD666 or Equivalent



A Schlumberger Company

μΑ748 Operational Amplifier

Linear Division Operational Amplifiers

Description

The µA748 is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications where tailoring of frequency characteristics is desirable. High common mode voltage range and absence of latch up make the µA748 ideal for use as a voltage follower. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The µA748 is short circuit protected and has the same lead configuration as the popular µA741 operational amplifier. Unity gain frequency compensation is achieved by means of a single 30 pF capacitor.

- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch Up


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA748M)	-55°C to +125°C
Commercial (µA748C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
8L-Ceramic DIP	1.30 W
SO-8	0.81 W
Supply Voltage	± 22 V
Differential Input Voltage	±30 V
Input Voltage ³	± 15 V
Output Short Circuit Duration ⁴	Indefinite

Notes

- 1. T_{J Max} = 150°C for the Molded DIP and SO-8, and 175°C for the Metal Can and Ceramic DIP
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, the 8L-Ceramic DIP at 8.7 mW/°C, and the SO-8 at 6.5 mW/°C.
- 3. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
- 4. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or +75°C ambient temperature.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case.

Order Information

Device Code Package Code **Package Description** Metal

μA748HM 5W µA748HC 5W Metal


Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Information

Device Code	Package Code	Package Description
μΑ748RC	6T	Ceramic DIP
μA748SC	KC	Molded Surface Mount
μA748TC	9T	Molded DIP

Equivalent Circuit



μA748 Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, $C_C = 30$ pF, unless otherwise specified.


Symbol	Characteris	tic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		R _S ≤ 10 kΩ		1.0	5.0	mV
V _{IO adj}	Input Offset Voltage Range	Adjustment			± 15		mV
lio	Input Offset Current				20	200	nA
I _{IB}	Input Bias Current				80	500	nA
Z _I	Input Impedance			0.3	2.0		МΩ
Icc	Supply Current				1.9	2.8	mA
P _c	Power Consumption				60	85	mW
los	Output Short Circuit Current				25		mA
A _{VS}	Large Signal Voltage Gain		$R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	50	150		V/mV
TR	Transient Response	Rise time	$V_I = 20 \text{ mV}, C_C = 30 \text{ pF},$		0.3		μs
		Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		5.0		%
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$		0.5		V/μs
			$R_L = 2.0 \text{ k}\Omega$, $C_C = 3.5 \text{ pF}$, $A_V = 10$		5.5		İ
The following	ing specifications apply f	or –55°C ≤ T	A ≤ 125°C				
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ		1.0	6.0	mV
I _{IO}	Input Offset Current		T _A = T _{A Max}		10	200	nA
			T _A = T _{A Min}		50	500	1
I _{IB}	Input Bias Current		T _A = T _{A Max}		0.03	0.5	μΑ
			$T_A = T_{A \text{ Min}}$		0.3	1.5	
Icc	Supply Current		T _A = T _{A Max}		1.5	2.5	mA
			$T_A = T_{A \text{ Min}}$		2.0	3.3	
P _c	Power Consumption		T _A = T _{A Max}		45	75	mW
			$T_A = T_{A \text{ Min}}$		60	100	
CMR	Common Mode Reject	ction	$R_S \le 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range			± 12	± 13		٧
PSRR	Power Supply Reject	on Ratio	R _S ≤ 10 kΩ		30	150	μV/V
A _{VS}	Large Signal Voltage	Gain	$R_L \ge 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	25			V/mV
V _{OP}	Output Swing		R _L = 10 kΩ	± 12	± 14		٧
			$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		İ

μA748C Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, $C_C = 30$ pF, unless otherwise specified.


Symbol	Characteris	tic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \le 10 \text{ k}\Omega$		2.0	6.0	mV
I _{IO}	Input Offset Current				20	200	nA
I _{IB}	Input Bias Current				80	500	nA
Z _I	Input Impedance			0.3	2.0		мΩ
lcc	Supply Current				1.9	2.8	mA
Pc	Power Consumption				60	85	mW
los	Output Short Circuit Current				25		mA
A _{VS}	Large Signal Voltage	Gain	$R_L \geqslant 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	20	150		V/mV
TR	Transient Response	Rise time	$V_1 = 20 \text{ mV}, C_C = 30 \text{ pF},$		0.3		μs
		Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		5.0		%
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$		0.5		V/µs
The following	ing specifications apply 1	or 0°C ≤ T _A :	- ≤70°C				
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	7.5	mV
I _{IO}	Input Offset Current		$T_A = T_A Max$			300	nA
			T _A = T _{A Min}			800	μΑ
Icc	Supply Current		T _A = T _{A Max}		1.5	2.5	mA
			$T_A = T_{A \text{ Min}}$		2.0	3.3	
P _c	Power Consumption		$T_A = T_{A \text{ Max}}$		45	75	mW
			$T_A = T_{A \text{ Min}}$		60	100	
CMR	Common Mode Reje	ction	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
V _{IR}	Input Voltage Range			± 12	± 13		٧
PSRR	Power Supply Reject	ion Ratio	R _S ≤ 10 kΩ		30	150	μV/V
A _{VS}	Large Signal Voltage	Gain	$R_L \ge 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	15			V/mV
V _{OP}	Output Voltage Swing	3	$R_L = 10 \text{ k}\Omega$	± 12	± 14		٧
			$R_L = 2.0 \text{ k}\Omega$	± 10	± 13		

Typical Performance Curves for μ A748


Input Bias Current vs Temperature




Input Impedance vs Temperature




Short Circuit Current vs Temperature




Input Offset Current vs Supply Voltage




Input Offset Current vs Temperature




Power Consumption vs Temperature




Input Bias Current vs Temperature for μ A748C



Input Impedance vs Temperature for μ A748C




Short Circuit Current vs Temperature for μ A748C




PC03161F

Typical Performance Curves for μ A748 and μ A748C (Cont.)


Input Offset Current vs Supply Voltage for µA748C




Input Offset Current vs Temperature for µA748C




Power Consumption vs Temperature for µA748C




Voltage Gain vs Supply Voltage




Output Voltage Swing vs Supply Voltage




Input Common Mode Voltage




Power Consumption vs Supply Voltage



Output Voltage Swing vs Load Resistance




Frequency Characteristics vs Supply Voltage




PC03250F

Typical Performance Curves for μ A748 and μ A748C (Cont.)

Frequency Characteristics vs Temperature for μ A748




Frequency Characteristics vs Temperature for µA748C




PC03260F


Input Noise Voltage vs Frequency




Input Noise Current vs Frequency




Broadband Noise for Various Bandwidths




Open Loop Frequency Response for R_L = 2 $k\Omega$




Open Loop Phase Response vs Frequency



Output Voltage Swing vs Frequency



Open Loop Frequency Response for $\text{R}_\text{L} \geqslant$ 10 $\text{k}\Omega$




PC03341F


7

Typical Performance Curves for μ A748 and μ A748C (Cont.)


Frequency Response for Various Closed Loop Gains




Input Impedance and Input Capacitance vs Frequency




Compensation Capacitance vs Closed Loop Voltage Gain




Voltage Follower Transient Response (Gain of 1)




Transient Response Test Circuit




Voltage Follower Large Signal Pulse Response



Output Resistance vs Frequency




Common Mode Rejection Ratio vs Frequency




PC03381F

Test Circuits

Feed Forward Compensation




Large Signal Feed Forward Transient Response




PC03411F

Voltage Offset Null Circuit

Suggested




Alternate




Typical Applications

Pulse Width Modulator




Practical Differentiator



$$f_{c} = \frac{1}{2\pi R2 C1}$$
 $f_{h} = \frac{1}{2\pi R1 C1} = \frac{1}{2\pi R2 C2}$

 $f_{\rm c} < f_{\rm h} < f_{\rm unity\ gain}$

Circuit for Operating the $\mu \rm A748$ Without a Negative Supply





A Schlumberger Company

μΑ759 • μΑ77000 **Power Operational Amplifiers**

Linear Division Operational Amplifiers

Description

The μ A759 and μ A77000 are high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. The µA759 provides 325 mA and the μA77000 provides 250 mA output current and feature small signal characteristics better than the µA741. The amplifiers are designed to operate from a single or dual power supply with the input common mode range including the negative supply. The high gain and high output power provide superior performance whenever an operational amplifier is needed. The μ A759 and μ A77000 employ internal current limiting, thermal shutdown, and safe-area compensation making them essentially indestructible. These amplifiers are intended for a wide range of applications including voltage regulators, audio amplifiers, servo amplifiers, and power drivers.

Output Current

μA759 — 325 mA Minimum μΑ77000 -- 250 mA Minimum

- Internal Short Circuit Current Limiting
- Internal Thermal Overload Protection
- Internal Output Transistors Safe-Area Protection
- Input Common Mode Voltage Range Includes Ground Or Negative Supply

Absolute Maximum Ratings

Storage Temperature Range

Metal Can -65°C to +175°C Power Watt -65°C to +150°C

Operating Junction Temperature Range

Extended (µA759M) -55 to +150°C

Commercial (µA759C, µA77000C) 0°C to +125°C

Lead Temperature

300°C Metal Can (soldering, 60 s) Power Watt (soldering, 10 s) 265°C


Internal Power Dissipation¹ Internally Limited

Supply Voltage ±18 V Differential Input Voltage 30 V

Input Voltage² ±15 V

- 1. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, use the thermal resistance values which follow the Electrical Characteristics Table.
- 2. For a supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case

Order Information

Device Code	Package Code	Package Description
μΑ759HM	5W	Metal
μΑ759HC	5W	Metal


Connection Diagram TO-202 Package (Top View)



Ouder Information

μΑ759U1C	auon	
Device Code	Package Code	Package Description
μΑ759U1C	8Z	Power Watt
μΑ77000U1C	8Z	Power Watt

Equivalent Circuit



Note All resistor values in ohms.

μΑ759 • μΑ77000

μA759 Electrical Characteristics $T_J = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteristic	•	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	Input Offset Voltage			1.0	3.0	mV
lio	Input Offset Current				5.0	30	nA
I _{IB}	Input Bias Current				50	150	nA
Z _I	Input Impedance			0.25	1.5		МΩ
Icc	Supply Current				12	18	mA
V _{IR}	Input Voltage Range			+13 to V-	+13 to V-		٧
los	Output Short Circuit Curre	Output Short Circuit Current			± 200		mA
IO PEAK	Peak Output Current		3.0 V ≤ V _{CC} - V _O ≤ 10 V	± 325	± 500		mA
A _{VS}	Large Signal Voltage Gain		$R_L \geqslant 50 \Omega$, $V_O = \pm 10 V$	50	200		V/mV
TR	Transient Response	Rise time	$R_L = 50 \Omega, A_V = 1.0$		300		ns
		Overshoot			5.0		%
SR	Slew Rate		$R_L = 50 \Omega, A_V = 1.0$		0.6		V/μs
BW	Bandwidth		A _V = 1.0		1.0		MHz
The follow	wing specifications apply for	-55°C ≤ T _J <	≨ + 150°C				
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ			4.5	mV
I _{IO}	Input Offset Current					60	nA
I _{IB}	Input Bias Current					300	nA
CMR	Common Mode Rejection	Common Mode Rejection		80	100		dB
PSRR	Power Supply Rejection F	Ratio	R _S ≤10 kΩ	80	100		dB
A _{VS}	Large Signal Voltage Gair	1	$R_L \geqslant 50 \Omega$, $V_O = \pm 10 V$	25	200		V/mV
V _{OP}	Output Voltage Swing		$R_L = 50 \Omega$	± 10	± 12.5		٧

μΑ759 • μΑ77000

μA759C Electrical Characteristics $T_J = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ		1.0	6.0	mV
I _{IO}	Input Offset Current				5.0	50	nA
1 _{IB}	Input Bias Current				50	250	nA
Z _I	Input Impedance			0.25	1.5		МΩ
Icc	Supply Current				12	18	mA
V _{IR}	Input Voltage Range			+13 to V-	+13 to V-		V
los	Output Short Circuit Curre	Output Short Circuit Current			± 200		mA
IO PEAK	Peak Output Current		$3.0 \text{ V} \leq V_{CC} - V_{O} \leq 10 \text{ V}$	± 325	± 500		mA
A _{VS}	Large Signal Voltage Gain		$R_L \geqslant 50 \Omega$, $V_O = \pm 10 V$	25	200		V/mV
TR	Transient Response	Rise time	$R_L = 50 \ \Omega, \ A_V = 1.0$		300		ns
		Overshoot			10		%
SR	Slew Rate		$R_L = 50 \ \Omega, \ A_V = 1.0$		0.5		V/µs
BW	Bandwidth		A _V = 1.0		1.0		MHz
The follow	wing specifications apply fo	r 0° ≤ T _J ≤ + 1	25°C				
V _{IO}	Input Offset Voltage		R _S ≤ 10 kΩ			7.5	mV
I _{IO}	Input Offset Current					100	nA
I _{IB}	Input Bias Current					400	nA
CMR	Common Mode Rejection		R _S ≤ 10 kΩ	70	100		dB
PSRR	Power Supply Rejection F	Ratio	R _S ≤10 kΩ	80	100		dB
A _{VS}	Large Signal Voltage Gai	1	$R_L \geqslant 50 \Omega$, $V_O = \pm 10 V$	25	200		V/mV
V _{OP}	Output Voltage Swing		$R_L = 50 \Omega$	± 10	± 12.5		٧

μ **A759 •** μ **A77000**

μA77000 Electrical Characteristics $T_J = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ		1.0	8.0	mV
I _{IO}	Input Offset Current				5.0	50	nA
I _{IB}	Input Bias Current				50	250	nA
Z _I	Input Impedance			0.25	1.5		МΩ
loc	Supply Current				12	18	mA
V _{IR}	Input Voltage Range	Input Voltage Range		+13 to V-	+13 to V-		٧
los	Output Short Circuit Current		V _{CC} - V _O = 30 V		± 200		mA
IO PEAK	Peak Output Current		$3.0 \text{ V} \le V_{CC} - V_{O} \le 10 \text{ V}$	± 250	± 400		mA
A _{VS}	Large Signal Voltage Gain		$R_L \geqslant 50^{\circ} \Omega$, $V_O = \pm 10^{\circ} V$	25	200		V/m\
TR	Transient Response	Rise time	$R_L = 50 \ \Omega, \ A_V = 1.0$		300		ns
		Overshoot			10		%
SR	Slew Rate		$R_L = 50 \ \Omega, \ A_V = 1.0$		0.5		V/μs
BW	Bandwidth		A _V = 1.0		1.0		MHz
The follow	wing specifications apply for	· 0° ≤ T _J ≤ + 1	25°C				,
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ			10	mV
I _{IO}	Input Offset Current		,			100	nA
I _{IB}	Input Bias Current					400	nA
CMR	Common Mode Rejection		R _S ≤10 kΩ	70	100		dB
PSRR	Power Supply Rejection F	Ratio	R _S ≤ 10 kΩ	80	100		dB
A _{VS}	Large Signal Voltage Gair	1	$R_L \geqslant 50 \Omega$, $V_O = \pm 10 V$	25	200		V/m\
V _{OP}	Output Voltage Swing		$R_L = 50 \Omega$	± 10	± 12.5		V

Package	Тур	Max	Тур	Max
	θ _{JC} °C/W	°C/W	θ _{JA} °C/W	θ _{JA} °C/W
Power Watt (U1)	8.0	12	75	80
Metal Can (H)	30	40	120	150

$$\begin{split} P_{D\,\text{Max}} &= \frac{\text{T}_{J\,\,\text{Max}} - \text{T}_{A}}{\theta_{J\text{C}} + \theta_{\text{CA}}} \text{ or} \\ &= \frac{\text{T}_{J\,\,\text{Max}} - \text{T}_{A}}{\theta_{J\text{A}}} \text{ (Without a heat sink)} \\ \theta_{\text{CA}} &= \theta_{\text{CS}} + \theta_{\text{SA}} \end{split}$$

Solving
$$T_J$$
:
$$\begin{split} T_J &= T_A + P_D(\theta_{JC} + \theta_{CA}) \text{ or } \\ &= T_A + P_D\theta_{JA} \text{ (Without a heat sink)} \end{split}$$

Where:

 T_J = Junction Temperature T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{\rm JA}$ = Junction to ambient thermal resistance $\theta_{\rm JC}$ = Junction to case thermal resistance

 $\theta_{\rm CA}$ = Case to ambient thermal resistance $\theta_{\rm CS}$ = Case to heat sink thermal resistance

 θ_{SA} = Heat sink to ambient thermal resistance

Mounting Hints

Metal Can Package (µA759HC/µA759HM)


The μ A759 in the 8-Lead TO-99 metal can package must be used with a heat sink. With \pm 15 V power supplies, the μ A759 can dissipate up to 540 mW in its quiescent (no load) state. This would result in a 100°C rise in chip temperature to 125°C (assuming a 25°C ambient temperature). In order to avoid this problem, it is advisable to use either a slip on or stud mount heat sink with this package. If a stud mount heat sink is used, it may be necessary to use insulating washers between the stud and the chassis because the case of the μ A759 is internally connected to the negative power supply terminal.

Power Watt Package (µA750011C/µA77000U1C)


The μ A759U1C and μ A77000U1C are designed to be attached by the tab to a heat sink. This heat sink can be either one of the many heat sinks which are commercially available, a piece of metal such as the equipment chassis, or a suitable amount of copper foil as on a double sided PC board. The important thing to remember is that the negative power supply connection to the op amp must be made through the tab. Furthermore, adequate heat sinking must be provided to keep the chip temperature below 125°C under worst case load and ambient temperature conditions.

Typical Performance Curves


Frequency Response For Various Closed Loop Gains



Open Loop vs Frequency Response



Output Voltage vs Frequency




10024311


μΑ759 • μΑ77000

Typical Performance Curves (Cont.)


Output Voltage vs Load Resistance




Voltage Follower Large Signal Pulse Response




Voltage Follower Transient Response




Total Harmonic Distortion vs Frequency




Total Harmonic Distortion vs Power Output




Input Noise Voltage vs Frequency




Noise Current vs Frequency




Short Circuit Current vs Junction Temperature



Peak Output Current vs Output Voltage




Offset Null Circuit




Audio Applications

Low Cost Phono Amplifier




Paralleling μ A759 Power Op Amps



Speaker Impedance (ohms)	Output Power (watts)	Min Supply (voits)	V _{Op-p} (volts)
4	.18	9	2.4
8	.36	12	4.8
16	.72	15	9.6
32	1.44	25	19.2


Headphone Amplifier



Note

1. All resistor values in ohms.

Bi-Directional Intercom System Using the μ A759 Power Op Amp




Features
Circuit Simplicity
1 Watt of Audio Output
Duplex operation with only one two-wire cable as interconnect.

Note

All resistor values in ohms.

High Slew Rate Power OP Amp/Audio Amp




Features High Slew Rate 9 V/ μ s High 3 dB Power Bandwidth 85 kHz 18 Watts Output Power Into an 8 Ω Load. Low Distortion — .2%, 10 VRMS, 1 kHz Into 8 Ω

Design Consideration $A_V \ge 10$

Servo Applications


DC Servo Amplifiers



Features Circuit Simplicity One Chip Means Excellent Reliability

Design Considerations $I_O \le 325$ mA Note 1. All resistor values in ohms.

AG Servo Amplifier - Bridge Type




Features Gain of 10 Use of μ A759 Means Simple Inexpensive Circuit

Design Considerations 325 mA Max Output Current

Regulator Applications

Adjustable Dual Tracking Regulator



Features


Wide Output Voltage Range (\pm 2.2 to \pm 30 V) Excellent Load Regulation Δ V $_{O}$ < \pm 5 mV for Δ I $_{O}$ = \pm 0.2 A Excellent Line Regulation Δ V $_{O}$ < \pm 2 mV for Δ V $_{I}$ = 10 V

Note

1. All resistor values in ohms.

Regulator Applications (Cont.)

10 Amp - 12 Volt Regulator



Features

Excellent Load and Line Regulation Excellent Temperature Coefficient-Depends Largely on Tempco of the Reference Zener

Note

1. All resistor values in ohms.



μ A771 Operational Amplifier

Linear Division Operational Amplifiers

Description

This monolithic JFET Input Operational Amplifier incorporates well matched ion implanted JFETs on the same chip with standard bipolar transistors. The key features of this op amp are low input bias current in the sub nanoamp range plus high slew rate (13 V/ μ s typically) and wide bandwidth (3.0 MHz typically).

- Low Input Bias Current 200 pA
- Low Input Offset Current 100 pA
- High Slew Rate 13 V/μs Typically
- Wide Bandwidth 3.0 MHz Typically


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA771AM, µA771BM)	-55°C to +125°C
Commercial (µA771C, µA771AC,	
μΑ771BC, μΑ771LC)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8	Africa Technology
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	± 18 V
Differential Input Voltage	30 V
Input Voltage ³	± 16 V
Output Short Circuit Duration	Indefinite

Notes


- T_{J Max} = 150°C for the Molded DIP and SO-8, and 175°C for the Ceramic DIP.
- Ratings apply to amblent temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
- Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μΑ771RC	6T	Ceramic DIP
μA771SC	KC	Molded Surface Mount
μΑ771TC	9T	Molded DIP
μA771ARM	6T	Ceramic DIP
μA771ARC	6T	Ceramic DIP
μA771ASC	KC	Molded Surface Mount
μA771ATC	9T	Molded DIP
μA771BRM	6T	Ceramic DIP
μA771BRC	6T	Ceramic DIP
μA771BSC	KC	Molded Surface Mount
μA771BTC	9T	Molded DIP
μA771LRC	6T	Ceramic DIP
μA771LSC	KC	Molded Surface Mount
μA771LTC	9T	Molded DIP

Equivalent Circuit



EQ00051F

 μA771 and μA771L Electrical Characteristics T_{A} = 25°C, V_{CC} = ±15 V, unless otherwise specified.

DC Characteristics

				μ Α771					
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			10.0			15.0	mV
lio	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			100			100	pА
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V, T _J = 25°C		50	200		50	200	pА
Z _I	Input Impedance			10 ¹²			10 ¹²		Ω
Icc	Supply Current				2.8			2.8	mA
los	Output Short Circuit Current			25			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	50	100		50	100		V/mV
The follow	ving specifications apply for C	$^{\circ}$ C \leq T _A \leq +70 $^{\circ}$ C, V _{CC} = \pm 15 V _{CM} = 0 V, R _S = 50 Ω	v	T	13			20	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_{S} = 50 \Omega$		10	13		10	20	μV/°C
IIO	Input Offset Current ¹	V _{CM} = 0 V			4.0			4.0	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			8.0			8.0	nA
Icc	Supply Current				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_{S} = 50 \Omega$	70			70			dB
V _{IR}	Input Voltage Range		± 11	+15 -12		±11	+15 -12		٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	70			70			dB
	Large Signal Voltage	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/mV
A _{VS}	Gain						1		
V _{OP}		$R_L = 10 \text{ k}\Omega$	± 12			± 12	ļ		V

μA771A and μA771B Electrical Characteristics T_{A} = 25°C, V_{CC} = ± 15 V, unless otherwise specified.

DC Characteristics

				μ Α771Α	١		μ Α771E	3	
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0 \text{ V}, R_S = 50 \Omega$			2.0			5.0	mV
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			50			50	pА
I _{IB}	Input Bias Current ¹	$V_{CM} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$		50	100		50	100	pА
Z _I	Input Impedance			10 ¹²			10 ¹²		Ω
Icc	Supply Current				2.8			2.8	mA
los	Output Short Circuit Current			25			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	50	100		50	100		V/m\
The follow	ring specifications apply for C	$^{\circ}$ C \leq T _A \leq +70°C, V _{CC} = ±15 V _{CM} = 0 V, R _S = 50 Ω	<u>v</u>		4.0			7.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV/°(
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V			2.0			2.0	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			4.0			4.0	nΑ
lcc	Supply Current				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_S = 50 \Omega$	80			80			dB
V _{IR}	Input Voltage Range		± 11	+15 -12		± 11	+15 -12		٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/m\
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12			٧
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			1

μA771AM and μA771BM Electrical Characteristics $T_A=25^{\circ}\text{C},~V_{CC}=\pm\,15$ V, unless otherwise specified.

Gain

Large Signal Voltage

Output Voltage Swing

Avs

 V_{OP}

			1	μ Α771ΑΜ			μ Α771BM			
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit	
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			2.0			5.0	mV	
I _{IO}	Input Offset Current	V _{CM} = 0 V, T _J = 25°C			50			50	pA	
Įв	Input Bias Current	V _{CM} = 0 V, T _J = 25°C		50	100		50	100	pА	
Z _I	Input Impedance			10 ¹²			10 ¹²		Ω	
Icc	Supply Current				2.8			2.8	mA	
V _{IR}	Input Voltage Range		± 11	+15 -12	-	±11	+15 -12		٧	
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}, R_S = 50 \Omega$	80			80			dB	
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	80			80			dB	
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	50			50			V/mV	
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			±12			٧	
		$R_L = 2.0 \text{ k}\Omega$	± 10		,	±10				
The follow	ving specifications apply for -	-55°C ≤ T _A ≤ +125°C, V _{CC} = ±	15 V	,						
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			5.0			8.0	mV	
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV°/C	
lio	Input Offset Current ¹	V _{CM} = 0 V			20			20	nA	
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			50			50	nA	
Icc .	Supply Current				3.4			3.4	mA	
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}, R_S = 50 \Omega$	80			80			dB	
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	80			80			dB	
	 			 		+	 	 	 	

 $V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$

 $R_L=10\ k\Omega$

 $R_L = 2.0 k\Omega$

25

± 12

± 10

25

± 12

± 10

V/mV

٧

μ**Α771** (Cont.)

Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

AC Characteristics

		Condition	А			
Symbol	Characteristic		Min	Тур	Max	Unit
BW	Bandwidth	(Figure 2) A _v = -10		3.0		MHz
SR	Slew Rate	(Figure 1)		13		V/µs
e _n	Input Noise Voltage	$R_S = 100 \ \Omega, \ f = 1000 \ Hz$		16		nV/√Hz
in	Input Noise Current	f = 1000 Hz		0.01		pA/√Hz




Note


1. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_J=T_A+\theta_{JA}P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Typical Performance Curves


Output Voltage Swing vs Load Resistance




Open Loop Frequency Response



Output Voltage Swing vs Supply Voltage




Maximum Undistorted Output vs Frequency




PC02861F

Gain Bandwidth Product vs
Temperature



Slew Rate vs Temperature




PC02881F


PC02840F

Typical Performance Curves (Cont.)


Small Signal Pulse Response




Input Bias Current vs Case Temperature




Bias Current Warm up Change



Maximum Common Mode Input Voltage vs Supply Voltage




Supply Current vs Temperature



PC02931F

Test Circuit

Input Offset Voltage Null Circuit



Typical Applications

Figure 1 Unity Gain Amplifier





Figure 2 Gain-of-10 Inverting Amplifier





A Schlumberger Company

μΑ772 Dual Operational Amplifier

Linear Division Operational Amplifiers

Description

This monolithic JFET Input operational amplifier incorporates well matched ion implanted JFETs on the same chip with standard bipolar transistors. The key features of this op amp are low input bias current in the sub nanoamp range plus high slew rate (13 V/ μ s typically) and wide bandwidth (3.0 MHz typically).

- Low Input Bias Current -200 pA
- Low Input Offset Current 100 pA
- High Slew Rate 13 V/µs Typically
- Wide Bandwidth 3.0 MHz Typically


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA772AM, µA772BM)	-55°C to +125°C
Commercial (µA772C, µA772AC,	
μΑ772BC, μΑ772LC)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	± 18 V
Differential Input Voltage	30 V
Input Voltage ³	± 16 V
Output Short Circuit Duration	Indefinite

Notes

- T_{J Max} = 150°C for the Molded DIP and SO-8, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.
- Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)




Order Inform	ation	
Device Code	Package Code	Package Description
μΑ772RC	6T	Ceramic DIP
μA772SC	KC	Molded Surface Mount
μΑ772TC	9T	Molded DIP
μA772ARM	6T	Ceramic DIP
μA772ARC	6T	Ceramic DIP
μA772ASC	KC	Molded Surface Mount
μA772ATC	9T	Molded DIP
μA772BRM	6T	Ceramic DIP
μA772BRC	6T	Ceramic DIP
μA772BSC	KC	Molded Surface Mount
μA772BTC	9T	Molded DIP
μA772LRC	6T	Ceramic DIP
μA772LSC	KC	Molded Surface Mount

Molded DIP

9T

μA772LTC

Equivalent Circuit (1/2 of Circuit)



 $\mu a772$ and $\mu A772L$ Electrical Characteristics $T_A=25^{\circ}C,~V_{CC}=\pm\,15$ V, unless otherwise specified.

PSRR

 A_{VS}

 V_{OP}

Power Supply Rejection

Large Signal Voltage

Output Voltage Swing

Ratio

Gain

	Characteristic			μ Α772					
Symbol		Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			10.0			15.0	mV
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			100			100	pА
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V, T _J = 25°C		50	200		50	200	pΑ
Z _I	Input Impedance			10 ¹²			10 ¹²		Ω
lcc	Supply Current (Per Amplifier)				2.8			2.8	mA
los	Output Short Circuit Current			25			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	50	100		50	100		V/mV
The follow	ing specifications apply for	$V_{CC} = \pm 15 \text{ V}, \ 0^{\circ}\text{C} \le T_{A} \le +70^{\circ}$	С						
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			13			20	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV/°C
	Input Offset Current ¹	V _{CM} = 0 V			4.0			_	
lio		* CIVI * *		l				4.0	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			8.0			4.0 8.0	nA nA
I _{IB}	Input Bias Current ¹ Supply Current		70		8.0	70		8.0	nA

 $V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$

 $V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$

 $R_L = 10 \ k\Omega$

 $R_L = 2.0 \ k\Omega$

70

25

± 12

± 10

70

25

± 12

± 10

dB

V/mV

٧

μ**Α772**

μA772A and μA772B Electrical Characteristics T_{A} = 25°C, V_{CC} = \pm 15 V, unless otherwise specified.

DC Characteristics

	Characteristic		μ Α772Α						
Symbol		Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ k Ω			2.0			5.0	mV
l _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			50			50	pА
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V, T _J = 25°C		50	100		50	100	pА
ZI	Input Impedance			10 ¹²			10 ¹²		Ω
Icc	Supply Current (Per Amplifier)				2.8			2.8	mA
los	Output Short Circuit Current			25			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for 0°C \leqslant $T_{A} \leqslant$ +70°C, V_{CC} = $\pm\,15$ V

V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			4.0			7.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV/°C
lio	Input Offset Current ¹	V _{CM} = 0 V			2.0			2.0	nA
l _{IB}	Input Bias Current ¹	V _{CM} = 0 V			4.0			4.0	nA
Icc	Supply Current (Per Amplifier)				3.0			3.0	mA
CMR	Common Mode Rejection	$R_S = 50 \ \Omega, \ V_{CM} = \pm 11 \ V$	80			80			dB
V _{IR}	Input Voltage Range		± 11	+15 -12		± 11	+ 15 -12		٧
PSRR	Power Supply Rejection Ratio	$R_S = 50 \Omega$, $V_{CC} = \pm 10 V$ to $\pm 18 V$	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12			٧
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			

μA772AM and μA772BM Electrical Characteristics T_A = 25°C, V_{CC} = $\pm\,15$ V, unless otherwise specified.

DC Characteristics

			μ	A772A	М	μ	A772BI	М	
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			2.0			5.0	mV
l _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C		50			50	pΑ	
I _{IB}	Input Bias Current ¹	$V_{CM} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$		50	100		50	100	pΑ
Z _I	Input Impedance			10 ¹²			10 ¹²		Ω
Icc	Supply Current (Per Amplifier)				2.8			2.8	mA
V _{IR}	Input Voltage Range		+11	+15		+11	+15		V
			-11	-12		-11	-12		
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_S = 50 \Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ $R_S = 50 \Omega$	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	50			50			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12			V
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			
		$V_{CC} = \pm 15 \text{ V}, -55^{\circ}\text{C} \le T_{A} \le 12$	5°C		5.0	I	I	8.0	\/
V _{IO}	Input Offset Voltage	$V_{CM} = 0 \text{ V, } R_S \leq 50 \Omega$		10	5.0		10	8.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV°/C
lio	Input Offset Current ¹	V _{CM} = 0 V			20			20	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			50			50	nA
Icc	Supply Current (Per Amplifier)				3.4			3.4	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_S = 50 \Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V},$ R _S = 50 Ω	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12			V
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			1

Electrical Characteristics (Cont.) $V_{CC} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$

AC Characteristics


Symbol	Characteristic	Condition	A	All Grades			
			Min	Тур	Max	Unit	
BW	Bandwidth	(Figure 2) A _V = -10		3.0		MHz	
SR	Slew Rate	(Figure 1)		13		V/µs	
e _n	Input Noise Voltage	$R_S = 100 \Omega$, $f = 1000 Hz$		16		nV/√Hz	
i _n	Input Noise Current	f = 1000 Hz		0.01		pA/√Hz	

Note


 The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, $P_D,\,T_J=T_A+\theta_{JA}P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Typical Performance Curves


Output Voltage Swing vs Load Resistance




Output Voltage Swing vs Supply Voltage




Open Loop Frequency Response




Maximum Undistorted Output vs Frequency



Gain Bandwidth Product vs Temperature



Slew Rate vs Temperature




PC02881F


PC02851E

Typical Performance Curves (Cont.)


Small Signal Pulse Response




Input Bias Current vs Case Temperature




Bias Current Warm up Change



Maximum Common Mode Input Voltage vs Supply Voltage



Supply Current vs Temperature



Typical Applications

Figure 1 Unity Gain Amplifier





Figure 2 Gain-of-10 Inverting Amplifier





μ A774 Quad Operational Amplifier

Linear Division Operational Amplifiers

Description

This monolithic JFET Input Operational Amplifier incorporates well matched ion implanted JFET on the same chip with standard bipolar transistors. The key features of this op amp are low input bias current in the sub nanoamp range plus high slew rate (13 V/μ s typically) and wide bandwidth (3.0 MHz typically).

- Low Input Bias Current 200 pA
- Low Input Offset Current 100 pA
- High Slew Rate 13 V/µs Typically
- Wide Bandwidth 3.0 MHz Typically


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA774M, µA774BM)	-55°C to +125°C
Commercial (µA774C, µA774BC,	
μΑ774LC)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage	± 18 V
Differential Input Voltage	30 V
Input Voltage ³	± 16 V
Output Short Circuit Duration	Indefinite

Notes


- 1. $T_{\text{J Max}} = 150^{\circ}\text{C}$ for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Connection Diagram 4-Lead DIP and SO-14 Package (Top View)



Order Inform	Order Information										
Device Code	Package Code	Package Description									
μ Α774DM	7A	Ceramic DIP									
μΑ774DC	7A	Ceramic DIP									
μΑ774PC	9A	Molded DIP									
μΑ774SC	KD	Molded Surface Mount									
μA774BDM	7A	Ceramic DIP									
μA774BDC	7A	Ceramic DIP									
μA774BPC	9A	Molded DIP									
μA774LDC	7A	Ceramic DIP									
μA774LPC	9A	Molded DIP									

Equivalent Circuit (1/4 of Circuit)



μ**Α774**

 μA774L Electrical Characteristics $\text{T}_{\text{A}} = 25^{\circ}\text{C}, \text{ V}_{\text{CC}} = \pm\,15\,\text{ V}, \text{ unless otherwise specified.}$

DC Characteristics

	Characteristic	Condition		μ Α774			μ Α774L		
Symbol			Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			10.0			15.0	mV
l _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			100			100	pА
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V, T _J = 25°C		50	200		50	200	pА
Z _I	Input Impedance			10 ¹²			10 ¹²		Ω
I _{CC}	Supply Current (Per Amplifier)				2.8			2.8	mA
los	Output Short Circuit Current			25			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L = 2.0 \text{ k}\Omega$	50	100		50	100		V/mV

The following specifications apply for $0^{\circ}C \leqslant T_{A} \leqslant +70^{\circ}C,~V_{CC}=\pm\,15~V$

V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω			13			20	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV/°C
l _{IO}	Input Offset Current ¹	V _{CM} = 0 V			4.0			4.0	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			8.0			8.0	nA
lcc	Supply Current (Per Amplifier)				3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_S = 50 \Omega$	70			70			dB
V _{IR}	Input Voltage Range		± 11	+15 -12		± 11	+ 15 -12		٧
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V}, R_S = 50 \Omega$	70			70			dB
Avs	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12			٧
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			

 $\mu\text{A774A},~\mu\text{A774B}$ Electrical Characteristics T_{A} = 25°C, V_{CC} = ± 15 V, unless otherwise specified.

DC Characteristics

			/	. A774	4		. A774	3	
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ k Ω			2.0			5.0	mV
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			50			50	pΑ
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V, T _J = 25°C		50	100		50	100	pΑ
Zı	Input Impedance			10 ¹²			10 ¹²		Ω
lcc	Supply Current (Per Amplifier)				2.8			2.8	mA
los	Output Short Circuit Current			25			25		mA
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	50	100		50	100		V/mV
The follow	ing specifications apply for Input Offset Voltage	$V_{CC} = \pm 15 \text{ V}, \ 0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$ $V_{CM} = 0 \text{ V}, \ R_{S} = 50 \ \Omega$			4.0			7.0	mV
V_{IO} $\Delta V_{IO}/\Delta T$	Input Offset Voltage Input Offset Voltage	$V_{CM} = 0$ V, $R_S = 50$ Ω $R_S = 50$ Ω		10	4.0		10	7.0	mV μV/°C
	Temperature Sensitivity								
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V			2.0			2.0	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			4.0			4.0	nA
I _{CC}	Supply Current (Per Amplifier)		-		3.0			3.0	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V}, R_S = 50 \Omega$	80			80			dB
V _{IR}	Input Voltage Range		± 11	+15 -12		± 11	+15 -12		V
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V, } R_S = 50 \Omega$	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, \text{ R}_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/mV
V _{OP}	Output Voltage Swing	R _L = 10 kΩ	± 12			± 12			٧
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			

μ**Α774**

$\mu \text{A774AM},~\mu \text{A774BM}$ Electrical Characteristics T_{A} = 25°C, V_{CC} = ± 15 V, unless otherwise specified.

DC Characteristics

			μ	A774A	М	μ	A774B	М	
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CM} = 0 \text{ V}, R_S = 50 \Omega$			2.0			5.0	mV
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V, T _J = 25°C			50			50	pА
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V, T _J = 25°C		50	100		50	100	pА
Zı	Input Impedance			10 ¹²			10 ¹²		Ω
Icc	Supply Current (Per Amplifier)				2.8			2.8	mA
V _{IR}	Input Voltage Range		±11	+15 -12		± 11	+ 15 -12		٧
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_S = 50 \Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V}, R_S = 50 \Omega$	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	50			50			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12			٧
		$R_L = 2.0 \text{ k}\Omega$	±10			± 10			

The following specifications apply for -55°C \leq $T_A \leq$ +125°C, V_{CC} = $\pm\,15$ V

	0 1 117	, 50							
V _{IO}	Input Offset Voltage	$V_{CM} = 0 \text{ V, } R_S \leq 50 \Omega$			5.0			8.0	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity	$R_S = 50 \Omega$		10			10		μV°/C
I _{IO}	Input Offset Current ¹	V _{CM} = 0 V			20			20	nA
I _{IB}	Input Bias Current ¹	V _{CM} = 0 V			50			50	nA
Icc	Supply Current (Per Amplifier)				3.4			3.4	mA
CMR	Common Mode Rejection	$V_{CM} = \pm 11 \text{ V, } R_S = 50 \Omega$	80			80			dB
PSRR	Power Supply Rejection Ratio	$V_{CC} = \pm 10 \text{ V to } \pm 18 \text{ V}, R_S = 50 \Omega$	80			80			dB
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L \geqslant 2.0 \text{ k}\Omega$	25			25			V/mV
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12			± 12		,	٧
		$R_L = 2.0 \text{ k}\Omega$	± 10			± 10			

Electrical Characteristics (Cont.) $T_A = 25$ °C, $V_{CC} = \pm 15$ V

AC Characteristics


				All Grades				
Symbol	Characteristic	Condition	Min	Тур	Max	Unit		
BW	Bandwidth	(Figure 2) A _V = -10		3.0		MHz		
SR	Slew Rate	(Figure 1)		13		V/µs		
e _n	Input Noise Voltage	$R_S = 100 \Omega$, $f = 1000 Hz$		16		nV/√Hz		
i _n	Input Noise Current	f = 1000 Hz		0.01		pA/√Hz		

Note


1. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D , $T_J = T_A + \theta_{JA}P_D$ where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Typical Performance Curves


Output Voltage Swing vs Load Resistance




Open Loop Frequency Response




Output Voltage Swing vs Supply Voltage




Maximum Undistorted Output vs Frequency



Gain Bandwidth Product vs Temperature



Slew Rate vs Temperature




PC02881F


7

Typical Performance Curves (Cont.)


Small Signal Pulse Response




Input Bias Current vs Case Temperature




Bias Current Warm Up Change



Maximum Common Mode Input Voltage vs Supply Voltage



Supply Current vs Temperature



Typical Applications

Figure 1 Unity Gain Amplifier





Figure 2 Gain-of-10 Inverting Amplifier





A Schlumberger Company

μΑ776 Multi-Purpose Programmable Operational Amplifier

Linear Division Operational Amplifiers

Description

The μ A776 Programmable Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low supply currents, and low input noise over a wide range of operating supply voltages coupled with programmable electrical characteristics result in an extremely versatile amplifier for use in high accuracy, low power consumption analog applications. Input noise voltage and current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nano watt power consumption or for characteristics similar to the μ A741. Internal frequency compensation, absence of latch up, high slew rate and short circuit current protection assure ease of use in long time integrators, active filters, and sample and hold circuits.

- Micropower Consumption
- ± 1.2 V To ± 18 V Operation
- No Frequency Compensation Required
- Low Input Bias Currents
- Wide Programming Range
- High Slew Rate
- Low Noise
- Short Circuit Protection
- Offset Null Capability
- No Latch Up


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA776M)	-55°C to +125°C
Commercial (µA776C)	0°C to +70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
Supply Voltage	± 18 V
Differential Input Voltage	± 30 V
Input Voltage ³	± 15 V
Voltage Between Offset Null and V-	± 0.5 V
Output Short Circuit Duration ⁴	Indefinite
I _{SET} (Maximum Current at I _{SET})	500 μA
V _{SET} (Maximum Voltage to	(V+ -2.0 V)
Ground at I _{SET})	\leq V _{SET} \leq V+

Notes

- 1. $T_{J~Max} = 150 \,^{\circ}\text{C}$ for the Molded DIP, and 175 $^{\circ}\text{C}$ for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.


Connection Diagram 8-Lead Metal Package (Top View)



Lead 4 connected to case.

Order Inform	nation	
Device Code	Package Code	Package Description
μΑ776HM	5W	Metal
μA776HC	5W	Metal


Connection Diagram 8-Lead DIP (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μ Α 776TC	9T	Molded DIP

- For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
- 4. Short Circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature for $I_{SET} \le 30~\mu A$.

Equivalent Circuit



 $I_{SET} = 1.5 \mu A$

 $I_{SET} = 15 \mu A$

μA776 Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

				-36	-3E1		-SEI		4	
Symbol	Characterist	ic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	5.0		2.0	5.0	mV
V _{IO adj}	Input Offset Voltage Adj Range	ustment			9.0			18		mV
IIO	Input Offset Current				0.7	3.0		2.0	15	nA
I _{IB}	Input Bias Current				2.0	7.5		15	50	nA
Zı	Input Impedance				50			5.0		МΩ
Icc	Supply Current				20	25		160	180	μΑ
Pc	Power Consumption					0.75			5.4	mW
los	Output Short Circuit Cur	rent			3.0			12		mA
A _{VS}	Large Signal Voltage Ga	in	$V_O = \pm 10 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	200	400					V/mV
			$V_O = \pm 10 \text{ V}, R_L \geqslant 5.0 \text{ k}\Omega$				100	400		
V _{OP}	Output Voltage Swing		$R_L = 75 \text{ k}\Omega$	± 12	± 14					٧
			$R_L = 5.0 \text{ k}\Omega$				± 10	± 13		
TR	Transient Response	Rise time	$V_l = 20$ mV, $R_L = 5.0$ k Ω ,		1.6			0.35		μs
		Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		0			10		%
SR	Slew Rate		$R_L = 5.0 \text{ k}\Omega, A_V = 1.0$		0.1			0.8	l	V/μs
The follo	owing specifications apply	-55°C ≤ T _A <	≤ + 125°C							
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$			6.0			6.0	mV
I _{IO}	Input Offset Current		T _A = +125°C			5.0			15	nA
			T _A = -55°C			10			40	
I _{IB}	Input Bias Current		T _A = +125°C			7.5			50	nA
			T _A = -55°C			20			120	
Icc	Supply Current					30			200	μΑ
Pc	Power Consumption					0.9			6.0	mW
CMR	Common Mode Rejectio	n	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
VIR	Input Voltage Range			± 10			± 10			٧
	Power Supply Rejection	Ratio	$R_S \le 10 \text{ k}\Omega$		25	150		25	150	μ٧/٧
PSRR	Towor Supply Hojocasi	Large Signal Voltage Gain								
PSRR A _{VS}	 	ain	$V_O = \pm 10 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	100			75			V/mV

μA776 Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 3.0$ V, unless otherwise specified.

				ISE	_T = 1.5	μΑ	Is	_{ET} = 15,	μΑ	
Symbol	Character	istic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	5.0		2.0	5.0	mV
V _{IO} adj	Input Offset Voltage Range	Adjustment			9.0			18		mV
110	Input Offset Current				0.7	3.0		2.0	15	nA
I _{IB}	Input Bias Current				2.0	7.5		15	50	nA
Z _I	Input Impedance				50			5.0		МΩ
Icc	Supply Current				13	20		130	160	μΑ
P _c	Power Consumption				78	120		780	960	μW
los	Output Short Circuit	Current			3.0			5.0		mA
A _{VS}	Large Signal Voltage	Gain	$V_O = \pm 1.0 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	50	200					V/mV
			$V_{O} = \pm 1.0 \text{ V}, R_{L} \ge 5.0 \text{ k}\Omega$				50	200		
TR	Transient Response	Rise time	$V_I = 20$ mV, $R_L = 5.0$ k Ω ,		3.0			0.6	:	μs
		Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		0			5		%
SR	Slew Rate		$R_L = 5.0 \text{ k}\Omega, A_V = 1.0$		0.03			0.35		V/μs
The follo	wing specifications ap	ply −55°C ≤ T	A ≤ + 125°C	···	•	•		•	•	
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$			6.0			6.0	mV
I _{IO}	Input Offset Current		T _A = +125°C			5.0			15	nA
			T _A = -55°C			10			40	nA
I _{IB}	Input Bias Current		T _A = +125°C			7.5			50	nA
			T _A = -55°C			20			120	
Icc	Supply Current					25			180	μΑ
Pc	Power Consumption					150			1080	μW
CMR	Common Mode Reje	ction	$R_S \leq 10 \text{ k}\Omega$	70	86		70	86		dB
V _{IR}	Input Voltage Range			± 1.0			± 1.0			٧
PSRR	Power Supply Reject	ion Ratio	$R_S \leq 10 \text{ k}\Omega$		25	150		25	150	μV/V
A _{VS}	Large Signal Voltage	Gain	$V_O = \pm 1.0 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	25						V/mV
			$V_O = \pm 1.0 \text{ V}, R_L \geqslant 5.0 \text{ k}\Omega$				25			
V _{OP}	Output Voltage Swine	g	$R_L = 75 \text{ k}\Omega$	± 2.0	± 2.4					٧
	I			1				1		1

± 1.9

± 2.1

 $R_L = 5.0 \text{ k}\Omega$

μA776C Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

				ISE	_{ET} = 1.5	μ A	Isi			
Symbol	Characteris	tic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	6.0	mV
V _{IO adj}	Input Offset Voltage Ad Range	justment			9.0			18		mV
I _{IO}	Input Offset Current				0.7	6.0		2.0	25	nA
I _{IB}	Input Bias Current				2.0	10		15	50	nA
Z _I	Input Impedance				50			5.0		МΩ
Icc	Supply Current				20	30		160	190	μΑ
P _c	Power Consumption					0.9			5.7	mW
los	Output Short Circuit Cu	rrent			3.0			12		mA
A _{VS}	Large Signal Voltage G	ain	$V_O = \pm 10 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	50	400					V/mV
			$V_O = \pm 10 \text{ V}, R_L \geqslant 5.0 \text{ k}\Omega$				50	400		1
V _{OP}	Output Voltage Swing		$R_L = 75 \text{ k}\Omega$	± 12	± 14					٧
			$R_L = 5.0 \text{ k}\Omega$				± 10	± 13		
TR	Transient Response	Rise time	$V_I = 20$ mV, $R_L \geqslant 5.0$ k Ω ,		1.6			0.35		μs
		Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		0			10		%
SR	Slew Rate		$R_L = 5.0 \text{ k}\Omega, A_V = 1.0$		0.1			8.0		V/μs
The follo	wing specifications apply	0°C ≤ T _A ≤ +	-70°C							
V _{IO}	Input Offset Voltage		$R_S \leq 10 \text{ k}\Omega$			7.5			7.5	mV
lio	Input Offset Current		T _A = 70°C			6.0			25	nA
			T _A = 0°C			10			40	
I _{IB}	Input Bias Current		T _A = 70°C			10			50	nA
			T _A = 0°C			20			100]
Icc	Supply Current					35			200	μΑ
Pc	Power Consumption					1.05			6.0	mW
CMR	Common Mode Rejection	on	R _S ≤10 kΩ	70	90		70	90		dB
V _{IR}	Input Voltage Range			± 10			± 10			٧
PSRR	Power Supply Rejection	Ratio	$R_S \leq 10 \text{ k}\Omega$		25	200		25	200	μ٧/٧
A _{VS}	Large Signal Voltage G	ain	$V_O = \pm 10 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	50			50			V/m\
V _{OP}	Output Voltage Swing		$R_1 = 75 \text{ k}\Omega$	± 10			± 10			V

± 2.0 | ± 2.1


μ**Α776C**

				$I_{SET} = 1.5 \mu A$			I _{SE}			
Symbol	Characterist	ic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	nput Offset Voltage		$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	6.0	mV
V _{IO adj}	Input Offset Voltage Adj Range	Input Offset Voltage Adjustment Range			9.0			18		mV
lio	Input Offset Current				0.7	6.0		2.0	25	nA
I _{IB}	Input Bias Current				2.0	10		15	50	nA
Z _I	Input Impedance				50			5.0		МΩ
Icc	Supply Current				13	20		130	170	μΑ
P _c	Power Consumption				78	120		780	1020	μW
los	Output Short Circuit Cur	rent			3.0			5.0		mA
A _{VS}	Large Signal Voltage Gain		$V_O = \pm 1.0 \text{ V}, R_L \geqslant 75 \text{ k}\Omega$	25	200					V/m\
			$V_O = \pm 1.0 \text{ V}, R_L \geqslant 5.0 \text{ k}\Omega$				25	200		
TR	Transient Response	Rise time	$V_I = 20$ mV, $R_L \geqslant 5.0$ k Ω ,		3.0			0.6		μs
		Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		0			5		%
SR	Slew Rate		$R_L = 5.0 \text{ k}\Omega, A_V = 1.0$		0.03			0.35		V/μs
The follo	wing specifications apply	0°C ≤ T _A ≤ +				T				
V _{IO}	Input Offset Voltage		R _S ≤10 kΩ			7.5			7.5	mV
I _{IO}	Input Offset Current		T _A = 70°C			6.0			25	nA
			T _A = 0°C			10			40	
l _{IB}	Input Bias Current		T _A = 70°C			10			50	nA
			T _A = 0°C			20			100	
Icc	Supply Current					25			180	μΑ
Pc	Power Consumption					150			1080	μW
CMR	Common Mode Rejectio	n	R _S ≤10 kΩ	70	86		70	86		dB
V _{IR}	Input Voltage Range			± 1.0			± 1.0			V


 $R_L = 5.0 \ k\Omega$

Typical Performance Curves for μ A776 and μ A776C


Input Bias Current vs Set Current




Input Bias Current vs Temperature




Input Offset Current vs Temperature




Change in Input Offset Voltage




Change in Input Offset Voltage vs Temperature (Unnulled)




Input Noise Voltage vs Set Current




Input Noise Voltage and Current vs Frequency



Input Noise Current vs Set Current




Optimum Source Resistor for Minimum Noise vs Set Current




PC04061F

Typical Performance Curves for μ A776 and μ A776C (Cont.)


Output Voltage Swing vs Load Resistance




Output Voltage Swing vs Supply Voltage




Gain Bandwidth Product vs **Set Current**




Voltage Gain vs Temperature




Voltage Gain vs Temperature




Power Supply Rejection Ratio vs Set Current




Supply Current vs Temperature



Standby Supply Current vs Set Current




Thermal Response Of Input Offset Voltage To Step Change Of Case Temperature




PC04151F

Typical Performance Curves for μ A776 and μ A776C (Cont.)


Stabilization Time Of Input Offset Voltage From Power On



Input Offset Voltage Drift vs Time




Slew Rate vs Set Current




PC04181F

Voltage Follower Transient Response (Unity Gain)



Set Current vs Set Resistor



PC04191F

Quiescent Current Setting Resistor (I_{SET} to V⁻)

	I _{SET}					
٧s	1.5 μ A	15 μ Α				
± 1.5 V	1.7 ΜΩ	170 kΩ				
± 3.0 V	3.6 MΩ	360 kΩ				
± 6.0 V	7.5 M Ω	750 kΩ				
± 15 V	20 ΜΩ	2.0 ΜΩ				

Note

The μ A776 may be operated with R_{SET} connected to ground or V-

I_{SET} Equations

$$I_{SET} = \frac{(V +)-0.7 - (V -)}{R_{SET}}$$

where:

R_{SET} is connected to V -


$$I_{SET} = \frac{(V +) - 0.7}{R_{SET}}$$

where:


R_{SET} is connected to ground.

Biasing Circuits

Resistor Biasing




R_{SET} Connected to Ground




 R_{SET} Connected to V- *Recommended for supply voltages less than $\pm\,6$ V.


Transistor Current Source Biasing




Voltage Offset Null Circuit



FET Current Source Biasing



Transient Response Test Circuit





A Schlumberger Company

μ A798 Dual Operational Amplifier

Linear Division Operational Amplifiers

Description

The μ A798 consists of a monolithic pair of independent, high gain, internally frequency compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. The μ A798 is constructed using the Fairchild Planar Epitaxial process.

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing Near Ground Or Negative Supply
- Internally Compensated
- Wide Power Supply Range Single Supply Of 3.0 V
 To 36 V Dual Supply of ± 1.5 V To ± 18 V
- Class AB Output Stage For Minimal Crossover Distortion
- Short Circuit Protected Output
- High Open Loop Gain 200 k Typ
- Exceeds μA1458 Type Performance
- Operation Specified At ± 15 V And +5.0 V Power Supplies
- High Output Current Sink Capability
 0.8 mA At V_O = 400 mV Typ


Absolute Maximum Ratings

Absolute Maximum natings	
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage Between V+ and V-	36 V
Differential Input Voltage	± 30 V
Input Voltage ³	-0.3 V (V-) to V+
Output Short Circuit Duration ⁴	Indefinite

Notes

- 1. T_{J Max} = 150°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the Molded DIP at 7.5 mW/°C. and the SO-8 at 6.5 mW/°C.
- For supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.
- Indefinite on shorts to ground or V supply. Shorts to V+ supply may result in power dissipation exceeding the absolute maximum rating.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Information Device Code Package Code


 μ A798SC KC μ A798TC 9T

Package Description

Molded Surface Mount

Molded DIP

Equivalent Circuit (1/2 of circuit shown)



BD00341F

Note

All resistor values in ohm.

μA798
Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characte	eristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage				2.0	6.0	mV
lio	Input Offset Current				10	50	nA
I _{IB}	Input Bias Current				50	250	nA
Z _I	Input Impedance			0.3	1.0		МΩ
R _O	Output Resistance				800		Ω
Icc	Supply Current		V _O = 0, R _L = ∞		2.0	4.0	mA
CMR	Common Mode Rejection		R _S ≤10 kΩ	70	90		dB
V _{IR}	Input Voltage Range			+ 13 to V-	+ 13.5 to V-		٧
PSRR	Power Supply Reject	tion Ratio	Positive		30	150	μV/V
			Negative		30	150	
los	Output Short Circuit	Current ^{1,2}	$V_O = -15 \text{ V}, V_{ID} = 1.0 \text{ V}$	10	30	45	mA
	(Per Amplifier)		$V_O = Gnd$, $V_{ID} = -1.0 \text{ V}$	10	70	85	
A _{VS}	Large Signal Voltage Gain		$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	20	200		V/mV
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 13	± 14		V
			$R_L = 2.0 \text{ k}\Omega$	± 12	± 13.5		
TR	Transient Response	Rise Time	$V_O = 50 \text{ mV},$ $A_V = 1.0, R_L = 10 \text{ k}\Omega$		0.3	3 μ	μs
		Fall Time	$V_O = 50 \text{ mV},$ $A_V = 1.0, R_L = 10 \text{ k}\Omega$		0.3		
		Overshoot	$V_O = 50 \text{ mV}$ $A_V = 1.0, R_L = 10 \text{ k}\Omega$		20		%
BW	Bandwidth		$V_{O} = 50 \text{ mV}, A_{V} = 1.0,$ $R_{L} = 10 \text{ k}\Omega$		1.0		MHz
SR	Slew Rate		$V_1 = -10 \text{ V to } +10 \text{ V},$ $A_V = 1.0$		0.6		V/μs
CS	Channel Separation		f = 1.0 kHz to 20 kHz (Input Referenced)		-120		dB
The follow	ring specifications appl	y for 0°C≤T _A ≤	≤+70°C				
V _{IO}	Input Offset Voltage					7.5	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Sensitivity	Temperature			10		μV/°C
I _{IO}	Input Offset Current					200	nA
ΔΙ _{ΙΟ} /ΔΤ	Input Offset Current Sensitivity	Temperature			50		pA/°C
I _{IB}	Input Bias Current					400	nA

μ**Α798**

 μ A798 (Cont.) Electrical Characteristics $T_A = 25$ °C, $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteristic Condition		Min	Тур	Max	Unit
A _{VS}	Large Signal Voltage Gain	$R_L = 2.0 \text{ k}\Omega, V_O = \pm 10 \text{ V}$	15			V/mV
V _{OP}	Output Voltage Swing	$R_L = 2.0 \text{ k}\Omega$	± 10			٧

The following specifications apply for $T_A = 25$ °C, V + = 5.0 V, V-=GND


V_{IO}	Input Offset Voltage			2.0	7.5	mV
I _{IO}	Input Offset Current			10	50	nA
I _{IB}	Input Bias Current			80	250	nA
A _{VS}	Large Signal Voltage Gain	R _L ≥2.0 kΩ	20	200		V/mV
PSRR	Power Supply Rejection Ratio				150	μV/V
V _{OP}	Output Voltage Swing ³	$R_L = 10 \text{ k}\Omega$	4.0			V _{p-p}
		5.0 $V \le V + \le 30 V$ $R_L = 10 k\Omega$	(V +) -1.5			
l ₀ _	Output Sink Current	V _O = 200 mV, V _{ID} = 1.0 V	0.35			mA
Icc	Supply Current			2.0	4.0	mA

Notes


- 1. Not to exceed maximum package power dissipation.
- 2. Indefinite on shorts to ground or V- supply. Shorts to V+ supply may result in power dissipation exceeding the absolute maximum rating.
- 3. Output will swing to ground.

Typical Performance Curves


Sinewave Response




Output Voltage vs Frequency




Open Loop Frequency Response




Output Swing vs Supply Voltage



Input Bias Current vs Temperature




Input Bias Current vs Supply Voltage



PC04591F

Typical Applications

Multiple Feedback Bandpass Filter



 $f_0 = \text{center frequency}$

 $BW \stackrel{\Delta}{=} Bandwidth$

RinkΩ Cin μF

$$Q = \frac{f_0}{BW} < 10$$

$$C1 = C2 = \frac{Q}{3}$$

R1 = R2 = 1 $R3 = 9Q^2 - 1$ Use scaling factors in these expressions.


If source impedance is high or varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.

Design example:

given: Q = 5,
$$f_0$$
 = 1.0 kHz
Let R1 = R2 = 10 k Ω
then R3 = 9(5)² - 10
R3 = 215 k Ω

$$C = \frac{5}{3} = 1.6 \ \mu F$$

Comparator With Hysteresis




$$V_{IL} = \frac{R1}{R1 + R2} (V_{OL} - V_{REF}) + V_{REF}$$

$$V_{IH} = \frac{R1}{R1 + R2} (V_{OH} - V_{REF}) + V_{REF}$$

$$H = \frac{R1}{R1 + R2} (V_{OH} V_{OL})$$


$$f = \frac{R1 + R2}{4CR_fR1}$$
 if $R3 = \frac{R2R1}{R2 + R1}$

Wein Bridge Oscillator



C = 0.01 µF

High Impedance Differential Amplifier



 $V_0 = C (1 + a + b)(V2 - V1)$

$$\frac{R2}{R5} \equiv \frac{R6}{R7} \text{ for best CMRR}$$


R2 = R5

Gain =
$$\frac{R6}{R2}$$
 (1 + $\frac{2R1}{R3}$) = C (1 + a + b)


1. All resistor values in ohms.

Typical Applications (Cont.)

Pulse Generator



Function Generator



Note

All resistor values are in ohms.

Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASICTM	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20







μΑ111 • μΑ311 Voltage Comparators

Linear Division Comparators

Description

The μ A111 and μ A311 are monolithic, low input current voltage comparators, each constructed using the Fairchild Planar Epitaxial process. The μ A111 series operates from the single 5.0 V integrated circuit logic supply to the standard \pm 15 V operational amplifier supplies. The μ A111 series is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL, TTL and MOS logic. The input stage current can be raised to increase input slew rate.

- Low Input Bias Current 100 nA Max (μA111), 250 nA Max (μA311)
- Low Input Offset Current 10 nA Max (μA111), 50 nA Max (μA311)
- Differential Input Voltage ± 30 V
- Power Supply Voltage Single 5.0 V Supply To ± 15 V
- Offset Voltage Null Capability
- Strobe Capability


Absolute Maximum Ratings¹

Apociato maximum natingo	
Storage Temperature Range	
Metal Can	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA111M)	-55°C to +125°C
Commercial (µA311C)	0°C to 70°C
Lead Temperature	
Metal Can (soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{2, 3}	
8L-Metal Can	1.00 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Voltage between V+ and V-	36 V
Output to V-	
(μA111)	50 V
(μA311)	40 V
Ground to V-	30 V
Differential Input Voltage	±30 V
Input Voltage	± 15 V
Output Short Circuit Duration	10 s

Notes

- This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
- 2. $T_{J~Max} = 150$ °C for the Molded DIP and SO-8, and 175 °C for the Metal Can.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.

Connection Diagram 8-Lead Metal Package (Top View)



Lead 4 connected to case

μA311HC


 Order Information
 Package Code
 Package Description

 μΑ111HM
 5W
 Metal


Metal

5W

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Equivalent Circuit



 $\mu A111$ Electrical Characteristics $T_A=25^{\circ}C,~V_{CC}=\pm\,15~V,$ unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage ²	R _S ≤50 kΩ		0.7	3.0	mV
lio	Input Offset Current ²			4.0	10	nA
I _{IB}	Input Bias Current			60	100	nA
A _{VS}	Large Signal Voltage Gain			200		V/mV
t _{PD}	Response Time ³			200		ns
V _{SAT}	Saturation Voltage	$V_1 \le -5.0 \text{ mV}, I_{OL} = 50 \text{ mA}$		0.75	1.5	V
I _{O(ST)}	Strobe On Current			3.0		mA
I _{CEX}	Output Leakage Current	$V_1 \ge 5.0 \text{ mV}, V_0 = 35 \text{ V}$		0.2	10	nA
The follo	wing specifications apply for -55°C ≤ T	A ≤ + 125°C.			•	
V _{IO}	Input Offset Voltage ²	R _S ≤50 kΩ			4.0	mV
I _{IO}	Input Offset Current ²				20	nA
I _{IB}	Input Bias Current				150	nA
V _{IR}	Input Voltage Range			± 14		V
V _{SAT}	Saturation Voltage	$V+ \ge 4.5 \text{ V, } V- = 0 \text{ V,} $ $V_1 \le -6.0 \text{ mV, } I_{OL} \le 8.0 \text{ mA}$		0.23	0.4	٧

 μ A111 (Cont.) Electrical Characteristics -55°C \leq T_A \leq +125°C, V_{CC} = ±15 V, unless otherwise specified. ¹

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{CEX}	Output Leakage Current	$V_1 \ge 5.0 \text{ mV}, V_0 = 35 \text{ V}$		0.1	0.5	μΑ
l+	Positive Supply Current	T _A = 25°C		5.1	6.0	mA
I-	Negative Supply Current	T _A = 25°C		4.1	5.0	mA

 μ A311 Electrical Characteristics T_A = 25°C, V_{CC} = ±15 V, unless otherwise specified.¹


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage ²	R _S ≤ 50 kΩ		2.0	7.5	mV
I _{IO}	Input Offset Current ²			6.0	50	nA
I _{IB}	Input Bias Current			100	250	nA
A _{VS}	Large Signal Voltage Gain			200		V/mV
t _{PD}	Response Time ³			200		ns
V _{SAT}	Saturation Voltage	V _I ≤ −10 mV, I _O = 50 mA		0.75	1.5	V
I _{O(ST)}	Strobe On Current			3.0		mA
I _{CEX}	Output Leakage Current	V _I ≥ 10 mV, V _O = 35 V		0.2	50	nA
The follo	wing specifications apply for 0°C ≤	T _A ≤ +70°C.				
V _{IO}	Input Offset Voltage ²	$R_S \leq 50 \text{ k}\Omega$			10	mV
110	Input Offset Current ²				70	nA
I _{IB}	Input Bias Current				300	nA
V _{IR}	Input Voltage Range			± 14		V
V _{SAT}	Saturation Voltage	$V+ \ge 4.5 \text{ V}, V- = 2.25 \text{ V},$ $V_{I} \le -10 \text{ mV}, I_{OL} \le 8.0 \text{ mA}$		0.23	0.4	٧
l+	Positive Supply Current	T _A = 25°C		5.1	7.5	mA
1-	Negative Supply Current	T _A = 25°C		4.1	5.0	mA

Notes


- 1. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5.0 V supply to \pm 15 V supplies.
- 2. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1.0 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
- The response time specified is for a 100 mV input step with 5.0 mV overdrive.

Typical Performance Curves for μ A111


Input Bias Current vs Temperature



Input Offset Current vs Temperature




Offset Voltage vs Input Resistance




PC06740F


Input Bias Current vs Differential Input Voltage




Common Mode Limits vs Temperature




Output Voltage vs Differential Input Voltage




Saturation Voltage vs Output Current



Supply Current vs Temperature



Leakage Current vs Temperature




Note

1. Leads 5, 6 and 8 are shorted.


8

Typical Performance Curves for µA311


Input Bias Current vs **Temperature**



Input Offset Current vs Temperature




Offset Voltage vs Input Resistance




PC06830F


Input Bias Current vs




Common Mode Limits vs **Temperature**




Output Voltage vs Differential Input Voltage




Saturation Voltage vs **Output Current**



Supply Current vs **Temperature**



Leakage Current vs **Temperature**




PC06890F

Note


1. Leads 5, 6 and 8 are shorted.

Typical Applications


Offset Null Circuit





Strobe Circuit




Increasing Input Stage Current (Note 1)









Adjustable Low Voltage Reference Supply




Negative Peak Detector



Positive Peak Detector



Digital Transmission Isolator (Note 3)




Notes


- 1) Increases typical common mode slew rate from 7.0 V/ μ s to 18 V/ μ s.
- 2) Solid Tantalum.
- 3) All resistor values in ohms.

Typical Applications (Cont.)

Strobing of Both Input And Output Stages (Note 1)




Precision Photodiode Comparator




Notes

- 1. Typical input current is 50 pA with inputs strobed off.
- 2. Absorbs inductive kickback of relay and protects IC from severe voltage transients on $V_{\rm I}$ line.
- R2 sets the comparison level. At comparison, the photodiode has less than 5.0 mV across it, decreasing leakages by an order of magnitude.


Relay Driver with Strobe



Switching Power Amplifier



Switching Power Amplifier





μ**A**139 • μ**A**239 • μ**A**339 μ**A**2901 • μ**A**3302 **Quad Comparators**

Linear Division Comparators

Description

The μ A139 series consists of four independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected PNP input stages allow the input common mode voltage to include ground.

- Single Supply Operation +2.0 V To +36 V
- Dual Supply Operation ± 1.0 V To ± 18 V
- Allow Comparison Of Voltages Near Ground Potential
- Low Current Drain 800 µA Tvp
- Compatible With All Forms Of Logic
- Low Input Bias Current 25 nA Typ
- Low Input Offset Current ± 5.0 nA Typ
- Low Offset Voltage ± 2.0 mV


Absolute Maximum Ratings

C to +175°C
C to +175°C
C to +150°C
C to +125°C
C to +85°C
C to +85°C
o 70°C
W
W
W
or ± 18 V
or ± 14 V
nite
A

Notes

- 1. $T_{J~Max} = 150^{\circ}\text{C}$ for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of V+.


Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Inform		
Device Code	Package Code	Package Description
μA139DM	6A	Ceramic DIP
μA239DV	6A	Ceramic DIP
μA239PV	9A	Molded DIP
μA239SV	KD	Molded Surface Mount
μA339DC	6A	Ceramic DIP
μA339PC	9A	Molded DIP
μA339SC	KD	Molded Surface Mount
μA2901DV	6A	Ceramic DIP
μA2901PV	9A	Molded DIP
μA3302DV	6A	Ceramic DIP
μA3302PV	9A	Molded DIP
μA3302SV	KD	Molded Surface Mount

4. This input current will exist only when the voltage at any of the input leads is driven negative. It is due to the collector base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level or to ground for a large overdrive, for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which is negative, again returns to a value greater than -0.3 V.

Equivalent Circuit



 $\mu\text{A139, }\mu\text{A239, }\mu\text{A339}$ Electrical Characteristics $T_{\text{A}}=25^{\circ}\text{C},\ \text{V+}=5.0\ \text{V,}$ unless otherwise specified.

				μ Α 13	9	μ	Α239, μ	A339	İ
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage ⁵			± 2.0	± 5.0		± 2.0	± 5.0	mV
I _{IB}	Input Bias Current ¹	I _I + or I _I - with Output in Linear Range		25	100		25	250	nA
I _{IO}	Input Offset Current	(l ₁ +) - (l ₁ -)		± 5.0	± 25		± 5.0	± 50	nA
V _{IR}	Input Common Mode Voltage Range ²		0		(V+) – 1.5	0		(V+) – 1.5	V
loc	Supply Current	R _L = ∞ on all Comparators		0.8	2.0		0.8	2.0	mA
A _{VS}	Large Signal Voltage Gain	$R_L \geqslant 15 \text{ k}\Omega$, V+ = 15 V (To Support Large V _O Swing)		200			200		V/mV
t _{PD1}	Large Signal Response Time	$\begin{aligned} & \text{V}_{\text{I}} = \text{TTL Logic Swing,} \\ & \text{V}_{\text{REF}} = 1.4 \text{ V,} \\ & \text{V}_{\text{RL}} = 5.0 \text{ V,} \\ & \text{R}_{\text{L}} = 5.1 \text{ k}\Omega \end{aligned}$		300			300		ns
t _{PD2}	Response Time ³	$V_{RL} = 5.0 \text{ V},$ $R_L = 5.1 \text{ k}\Omega$		1.3			1.3		μs

 $\mu\text{A139},~\mu\text{A239},~\mu\text{A339}$ (Cont.) Electrical Characteristics $T_{A}=25^{\circ}\text{C},~\text{V+}=5.0~\text{V},$ unless otherwise specified.

Symbol	Characteristic	Condition		μ Α139			μ Α239 , μ Α339		
			Min	Тур	Max	Min	Тур	Max	Unit
l _{OL}	Output Sink Current	$V_{I^{-}} \ge 1.0 \text{ V},$ $V_{I^{+}} = 0 \text{ V},$ $V_{O} \le 1.5 \text{ V}$	6.0	16		6.0	16		mA
V _{SAT}	Saturation Voltage	$V_{I}- \ge 1.0 \text{ V},$ $V_{I}+ = 0 \text{ V},$ $I_{OL} \le 4.0 \text{ mA}$		250	400		250	400	mV
I _{CEX}	Output Leakage Current	$V_{l}+ \ge 1.0 \text{ V},$ $V_{l}-= 0 \text{ V},$ $V_{O}=30 \text{ V}$			200			200	nA

The following specifications apply for $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ for the $\mu\text{A}139$, $-25^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ for the $\mu\text{A}239$ and $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$ for the $\mu\text{A}339$.

V _{IO}	Input Offset Voltage ⁵			9.0		9.0	mV
I _{IO}	Input Offset Current	(l _l +) - (l _l -)		± 100		± 150	nΑ
I _{IB}	Input Bias Current	I _I + or I _I - with Output in Linear Range		300		400	nA
V _{IR}	Input Voltage Range		0	(V+) - 2.0	0	(V+) - 2.0	٧
V _{SAT}	Saturation Voltage	$V_{I^{-}} \ge 1.0 \text{ V},$ $V_{I^{+}} = 0 \text{ V},$ $I_{OL} \le 4.0 \text{ mA}$		700		700	mV
I _{CEX}	Output Leakage Current	$V_{l}+ \ge 1.0 \text{ V},$ $V_{l}-=0 \text{ V},$ $V_{O}=30 \text{ V}$		1.0		1.0	μΑ
V _{ID}	Differential Input Voltage ⁴	Keep all V _{l's} ≥0 V (or V-, if used)		36		36	٧

 $\mu\text{A2901, }\mu\text{A3302}$ Electrical Characteristics $\text{T}_{\text{A}} = 25^{\circ}\text{C}, \text{ V+} = 5.0 \text{ V, unless otherwise specified.}$

			μ Α2901			μ Α3302			
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage ⁵			± 2.0	± 7.0		± 3.0	± 2.0	mV
I _{IB}	Input Bias Current ¹	I _I + or I _I - with Output in Linear Range		25	250		25	500	nA
I _{IO}	Input Offset Current	(l ₁ +) – (l ₁ –)		± 5.0	± 50		± 5.0	± 100	nA
V _{IR}	Input Common Mode Voltage Range ²		0		(V+) – 1.5	0		(V+) – 1.5	٧
Icc	Supply Current	R _L = ∞ on all Comparators		0.8	2.0		0.8	2.0	mA
		R _L = ∞, V+ = 30 V		1.0	2.5				
A _{VS}	Large Signal Voltage Gain	$R_L \geqslant 15 \text{ k}\Omega$, V+ = 15 V (To Support Large V _O Swing)	25	100		2.0	30		V/mV
t _{PD1}	Large Signal Response Time	$\begin{aligned} & V_{I} = TTL \ Logic \ Swing, \\ & V_{REF} = 1.4 \ V, \\ & V_{RL} = 5.0 \ V, \\ & R_{L} = 5.1 \ k\Omega \end{aligned}$		300			300		ns
t _{PD2}	Response Time ³	$V_{RL} = 5.0 \text{ V},$ $R_L = 5.1 \text{ k}\Omega$		1.3			1.3		μs
l _{OL}	Output Sink Current	$V_{ -} \ge 1.0 \text{ V},$ $V_{ +} = 0 \text{ V},$ $V_{ -} \le 1.5 \text{ V}$	6.0	16		2.0	16		mA
V _{SAT}	Saturation Voltage	$V_{I^{-}} \ge 1.0 \text{ V},$ $V_{I^{+}} = 0 \text{ V},$ $I_{OL} \le 4.0 \text{ mA}$			400		250	500	mV
I _{CEX}	Output Leakage Current	$V_{i}+ \ge 1.0 \text{ V},$ $V_{i}- = 0 \text{ V},$ $V_{O} = 30 \text{ V}$			200			200	nA

 μ A2901, μ A3302 (Cont.) **Electrical Characteristics** -40°C \leq T_A \leq +85°C, V+ = 5.0 V, unless otherwise specified.


Symbol	Characteristic	Condition	μ Α2901			μ Α3302			
			Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage ⁵			9.0	15			40	mV
I _{IO}	Input Offset Current	(l ₁ +) - (l ₁ -)		50	200			300	nA
I _{IB}	Input Bias Current	I _I + or I _I - with Output in Linear Range		200	500			1000	nA
V _{IR}	Input Voltage Range		0		(V+) - 2.0	0		(V+) - 2.0	٧
V _{SAT}	Saturation Voltage	$V_{I^{-}} \ge 1.0 \text{ V},$ $V_{I^{+}} = 0 \text{ V},$ $I_{OL} \le 4.0 \text{ mA}$		400	700			700	mV
I _{CEX}	Output Leakage Current	$V_{l}+ \ge 1.0 \text{ V},$ $V_{l}- = 0 \text{ V},$ $V_{O} = 30 \text{ V}$			1.0			1.0	μΑ
V _{ID}	Differential Input Voltage ⁴	Keep all $V_{l's} \ge 0$ V (or V-, if used)			V+			V+	٧

Notes


- The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- 2. The input common mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common mode voltage range is (V+) – 1.5 V, but either or both inputs can go to +30 V without damage.
- The response time specified is for a 100 mV input step with 5.0 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance curves segment.
- 4. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common mode range, comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V or 0.3 V below the magnitude of the negative power supply, if used.
- 5. At output switch point, V₀ \simeq 1.4 V, R_S = 0 Ω with V+ from 5.0 V; and over the full input common mode range 0 V to V+ -1.5 V.
- For input signals that exceed V_{CC}, only the overdriven comparator is affected. With a 5.0 V supply, V₁ should be limited to 25 V maximum and a limiting resistor should be used on all inputs that might exceed the positive supply.

Typical Performance Curves for μ A139, μ A239, μ 339


Supply Current




Input Bias Current




Output Saturation Voltage



Response Time for Various Input Overdrives — Negative Transition




Response Time for Various Input Overdrives — Positive Transition




PC06940F

Typical Performance Curves for μ A2901, μ A3302


Supply Current



Input Bias Current




Output Saturation Voltage




P

Response Time for Various Input Overdrives — Negative Transition



Response Time for Various Input Overdrives — Positive Transition



PC06940F

Application Information

The µA139 series are high gain, wide bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input/output coupling. Reducing the input resistors to < 10 k Ω reduces the feedback signal levels and finally, adding even a small amount (1.0 V to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the leads will cause input/output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All leads of any unused comparators should be grounded.

The bias network of the μ A139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of 2.0 V to 30 V.


It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V+ without damaging the device. Protection should be provided to prevent the input voltages from going more negative than -0.3 V (at 25°C). An input clamp diode can be used as shown in the applications segment of this data sheet.


The output of the µA139 series is the uncommitted collector of grounded emitter NPN output transistor. Many collectors can be tied together to provide wired OR output function. An output pull-up resistor can be connected to any available power supply within the permitted supply voltage range. There is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the µA139 package. The output can also be used as a simple SP/ST switch to ground (when a pull up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V+) and the β of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60 Ω saturation resistance of the output transistor. The low offset voltage of the output transistor (1.0 mV) allows the output to clamp essentially to ground level for small load currents.

Typical Applications (V+ = 15 V)


AND Gate



OR Gate




Monostable Multivibrator




Typical Applications (V+ = 15 V) (Cont.)

Bistable Multivibrator


Monostable Multivibrator with Input Lock Out



Time Delay Generator




Squarewave Oscillator




Typical Applications (V+ = 15 V) (Cont.)


Large Fan-In AND Gate (Note 1)



Pulse Generator



Wired-OR Outputs



Notes

- 1) All resistor values in ohms.
- 2) All diodes 1N914.
- 3) V_O = A · B · C · D
- 4) For large ratios of R1/R2, D1 can be omitted.



A Schlumberger Company

μA6685 Ultra Fast Single Latched Comparator

Linear Division Comparators


Description

The $\mu A6685$ is an ultra fast single voltage comparator manufactured with an advanced high speed bipolar process that makes possible very short propagation delays (2.7 ns) with excellent matching characteristics. The comparator has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50 Ω transmission lines. The low input offsets and short delays make this comparator especially suitable for high speed precision analog to digital processing.

The μ A6685 is lead compatible with the AM6685 and functionally compatible with AD9685 and SP9685.

- 2.7 ns Typical Propagation Delay
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- Built-In Latch
- Typical Output Skew 0.2 ns
- Propagation Delay Constant With Overdrive

Connection Diagram SO-14 Package (Top View)




Order Information

Device Code Package Code

Package Description

μA6685SV

KD Molded Surface Mount Connection Diagram 10-Lead Metal Package (Top View)




Order Information

O. ac.								
Device	Code	Package	Code	Package	Description			

μA6685HM Metal 5X μA6685HV 5X Metal

Connection Diagram 16-Lead DIP (Top View)



Order Information Device Code Package Code

μA6685DM	6B	Ce
μA6685DV	6B	Ce
μA6685PV	9B	Me

Package Description


Absolute Maximum Ratings Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA6685M)	-55°C to +125°C
Industrial (µA6685V)	-30°C to +85°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C

Internal Power Dissipation ^{1, 2}	
10L-Metal Can	1.07 W
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
SO-14	0.93
Positive Supply Voltage	+7.0 V
Negative Supply Voltage	-7.0 V
Input Voltage	± 4.0 V
Differential Input Voltage	± 6.0 V
Output Current	30 mA
Minimum Operating Voltage (V+ to V-)	9.7 V

Notes

- T_{J Max} = 150°C for the Molded DIP and SO-14, and 175°C for the Metal Can and Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW°C, the 16L-Ceramic DIP at 10 mW°C, the 16L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

Equivalent Circuit



EQ00360

μ A6685V, μ A6685M

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

			μ Α6685V						
Symbol	Characteristic	Condition ¹	Min	Тур	Max	Min	Тур	Max	Units
V _{IO}	Input Offset Voltage	$R_S \le 100 \Omega$, $T_A = 25$ °C	-3.0	0.3	+3.0	-2.0	0.3	+2.0	mV
		R _S ≤100 Ω	-3.5		+3.5	-3.0		+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	R _S < 100 Ω		4.0		i	4.0		μV/°C
l _{IO}	Input Offset Current ²	25°C ≤ T _A ≤ T _{A Max}	-1.0	0.2	+ 1.0	-1.0	0.2	+1.0	μΑ
		T _A = T _{A Min}	-1.3	0.3	+1.3	-1.6	0.3	+1.6	
I _{IB}	Input Bias Current	25°C ≤ T _A ≤ T _{A Max}		4.0	10		4.0	10	μΑ
		T _A = T _{A Min}		7.0	13		8.0	16	
V _{CM}	Common Mode Voltage Range		- 3.3		+3.3	-3.3		+3.3	٧
CMR	Common Mode Rejection	$R_S \le 100 \Omega$, -3.3 V \le V _{CM} \le +3.3 V	80			80			dB
PSRR	Power Supply Rejection Ratio ²	$R_S \le 100 \Omega$, $\Delta V_S = \pm 5\%$	70			70			dB
V _{OH}	Output Voltage HIGH	T _A = 25°C	-0.960	-0.885	-0.810	-0.960	-0.885	-0.810	٧
		T _A = T _{A Min}	-1.060	-0.975	-0.890	-1.100	-1.010	-0.920	
		T _A = T _{A Max}	-0.890	-0.795	-0.700	-0.850	-0.735	-0.620	
VoL	Output Voltage LOW	T _A = 25°C	-1.850	-1.750	-1.650	-1.850	-1.750	-1.650	٧
		T _A = T _{A Min}	-1.890	-1.783	-1.675	-1.910	-1.800	-1.690	
		T _A = T _{A Max}	-1.825	-1.725	-1.625	-1.810	-1.693	-1.575	
1+	Positive Supply Current			15	22		15	22	mA
I-	Negative Supply Current			12	26		12	26	mA
Pc	Power Consumption ³			180	300		180	300	mW

Switching Characteristics $V_{in} = 100$ mV, $V_{OD} = 10$ mV


			μΑ6685V μΑ6685Μ		ı				
Symbol	Characteristic ²	Condition ¹	Min	Тур	Max	Min	Тур	Max	Units
t _{PD} +, t _{PD} -	Propagation Delay	T _A = 25°C		2.7	4.0		2.7	4.0	ns
t _{PD} + (E), t _{PD} - (E)	Latch Enable to Output (HIGH or LOW) Delay	T _A = 25°C		2.0	2.5		2.0	2.5	ns
ts	Min Latch Set up Time	T _A = 25°C		0.5	1.0		0.5	1.0	ns
t _h	Min Latch Hold Time	T _A = 25°C		0.5	1.0		0.5	1.0	ns

Notes


- 1. Unless otherwise specified V+ = 6.0 V, V- = -5.2 V, V_T = -2.0 V and R_L = 50 Ω , all switching characteristics are for a 100 mV input step with 10 mV overdrive. The specification given for V_{IO}, I_{IO}, I_{IB}, CMR, PSRR, t_{PD} +, and t_{PD} apply for \pm 5% supply voltages. The μ A6685 is designed to meet the specifications given in the table after thermal
- equilibrium has been established with a transverse air flow of 500 LFPM or greater.
- 2. Guaranteed but not tested in production.
- 3. Refer to Internal Power Dissipation in Absolute Maximum Rating Table.

Typical Performance Curves $T_A = 25$ °C, V+ = 6.0 V, V - = -5.2 V, $V_T = -2.0$ V, $R_L = 50$ Ω , and switching characteristics are for $V_{in} = 100$ mV, $V_{OD} = 10$ mV, unless otherwise specified.


Propagation Delays vs Load Resistance




Propagation Delays vs Negative Supply Voltage




Propagation Delays vs Common Mode Voltage




Response to 100 MHz Sine Wave




Common Mode Limits vs Temperature




Negative Common Mode Limit vs Negative Supply Voltage




Positive Common Mode Limit vs Positive Supply Voltage



Output Levels vs Temperature




Output Levels vs Negative Supply Voltage




PC06450F

Typical Performance Curves (Cont.) $T_A = 25^{\circ}C$, $V_T = -5.2$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ M, and switching characteristics are for $V_{in} = 100$ mV, $V_{OD} = 10$ mV, unless otherwise specified.


Output Levels vs DC Loading



Supply Currents vs Temperature




Supply Currents vs Negative Supply Voltage




PC06480F


Supply Currents vs Positive Supply Voltage



Input Bias Current vs Temperature




Input Bias Current vs Negative Supply Voltage




PC06510F

Input Bias Current vs Common Mode Voltage




Input Current vs Differential Input Voltage




PC06500E


Typical Applications $(T_A = 25^{\circ}C)$


High Speed Window Detector






High Speed Sampling





Measurement Of Propagation Delay



Propagation delays $t_{PD}+(\overline{Q})$ output) and $t_{PD}-(Q)$ output) are measured with input signal conditions of a 100 mV step with an overdrive of 10 mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). Offset is compensated for by adjusting V_1 until outputs are in the linear region while the Pulse Generator is disconnected. V_1 is then increased in the positive direction so inverting input changes by 10 mV, i.e. the overdrive condition. Propagation delays are then measured with actual input pulse condition of +110 mV to 0 V swing, with a $t_{PD}+$ or $t_{PD}-$ reading taken between the +10 mV level of the input pulse and the 50% point of the outputs.

Thermal Considerations


To achieve the high speed of the μ A6685, a certain amount of power must be dissipated as heat. This increases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the μ A6685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc. provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing

over the devices. If the μ A6685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.


Interconnection Techniques

All high speed ECL circuits require that special precautions be taken for optimum system performance. The µA6685 is particularly critical because it features very high gain (60 dB) at very high frequencies (100 MHz). A ground plane must be provided for a good, low inductance. ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For longer lengths, the printed circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to 150 Ω . Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0 V, but a Thevenin equivalent to V- can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be decoupled with RF capacitors connected to the ground plane as close to the device supply leads as possible.

Timing Diagram



Key To Timing Diagram



Note

The set up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signal changes occurring before to will be detected and held; those occurring after th will not be detected. Changes between ts and th may or may not be detected.

Definition Of Terms

- Vio input Offset Voltage - That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.
- $\Delta V_{IO}/\Delta T$ Average Temperature Coefficient Of Input Offset Voltage — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.
- Input Offset Current The difference between lio the currents into the two input terminals when there is zero voltage between the two outputs.
- Ι_{ΙΒ} Input Bias Current — The average of the two input currents.
- Rı Input Resistance — The resistance looking into either input terminal with the other grounded.
- Cı Input Capacitance — The capacitance looking into either input terminal with the other grounded.
- V_{CM} Common Mode Voltage Range — The range of voltages on the input terminals for which the offset and propagation delay specifications apply.
- CMR Common Mode Rejection - The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.
- **PSRR** Power Supply Rejection Ratio — The ratio of the change in input offset voltage to the change in power supply voltages producing it.

- Output Voltage HIGH The logic HIGH output VOH voltage with an external pull-down resistor returned to a negative supply.
- VoL Output Voltage LOW — The logic LOW output voltage with an external pull-down resistor returned to a negative supply.
- Positive Supply Current The current required 1+ from the positive supply to operate the comparator.
- Negative Supply Current The current required **I**from the negative supply to operate the comparator.
- Power Consumption The power dissipated by Pc the comparator with both outputs terminated in 50 Ω to -2.0 V.

Switching Terms (see Timing Diagram)

- Input To Output HIGH Delay The propagation t_{PD+} delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output LOW to HIGH transition.
- Input To Output LOW Delay The propagation ten. delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.
- Latch Enable To Output HIGH Delay The t_{PD+(E)} propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition.

- t_{PD-(E)} Latch Enable To Output LOW Delay The propagation delay measured from the 50% point of the Latch Enable signal HIGH to LOW transition to the 50% point of an output HIGH to LOW transition.
- ts Minimum Set up Time The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
- th Minimum Hold Time The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.

t_{pw(E)} Minimum Latch Enable Pulse Width — The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

Other Symbols

T_A	Ambient temperature	V_{T}	Output load terminating
			voltage
R_S	Input source resistance	R_L	Output load resistance
Vcc	Supply voltages	Vin	Input pulse amplitude

V+ Positive supply voltage
 Von Input overdrive
 V- Negative supply voltage
 f Frequency

ĕ



A Schlumberger Company

μA6687 **Ultra Fast Voltage Comparators**

Linear Division Comparators

Description

The µA6687 is an ultra fast dual voltage comparator manufactured with an advanced high speed bipolar process that makes possible very short propagation delays (2.7 ns) with excellent matching characteristics. These comparators have differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50 Ω transmission lines. The low input offsets and short delays make these comparators especially suitable for high speed precision analog-to-digital processing.

Separate latch functions are provided to allow each comparator to be independently used in a sample and hold mode. The latch function inputs are designed to be driven from the complementary outputs of a standard ECL gate. If latch enable is HIGH and latch enable is LOW, the comparator functions normally. When latch enable is driven LOW and latch enable is driven HIGH, the comparator outputs are locked in their existing logical states. Should the latch function not be used, latch enable must be connected to ground.

The $\mu A6687$ is lead compatible with the AM6687 and with the AD9687 and SP9687.


- 2.7 ns Typical Propagation Delay At 10 mV Overdrive
- Complementary ECL Outputs
- 50 Ω Line Driving Capability
- 1.0 ns Latch Set up Time

Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA6687M)	-55°C to +125°C
Industrial (µA6687V)	-30°C to +85°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Positive Supply Voltage	+7.0 V
Negative Supply Voltage	–7.0 V
Input Voltage	± 4.0 V
Differential Input Voltage	± 6.0 V
Output Current	30 mA

- 1. $T_{J Max} = 150$ °C for the Molded DIP and 175°C for the Ceramic DIP.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Connection Diagram 16-Lead DIP (Top View)



Order Inform	nation	
Device Code	Package Code	Package Description
μA6687DM	6B	Ceramic DIP
μA6687DV	6B	Ceramic DIP
μA6687PV	9B	Molded DIP

Electrical Characteristics Over the recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

			μ Α 6	687V	μ Α 66	687M	
Symbol	Characteristic	Condition ¹	Min.	Max.	Min.	Max.	Units
V _{IO}	Input Offset Voltage	$R_S \le 100 \Omega$, $T_A = 25$ °C	-2.0	+2.0	-2.0	+2.0	mV
		R _S ≤ 100 Ω	-3.0	+3.0	-3.0	+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage ²	$R_S \leq 100 \Omega$	-10	+10	-10	+10	μV/°C
110	Input Offset Current ²	25°C ≤ T _A ≤ T _{A Max}	-1.0	+1.0	-1.0	+1.0	μΑ
		T _A = T _{A Min}	-1.3	+1.3	-1.6	+1.6	
I _{IB}	Input Bias Current	25°C ≤ T _A ≤ T _{A Max}		10		10	μΑ
		T _A = T _{A Min}		13		16	
V _{CM}	Input Common Mode Range		-3.3	+2.7	-3.3	+2.7	٧
CMR	Common Mode Rejection	$R_S \le 100 \Omega$, -3.3 V \le V _{CM} \le +2.7 V	80		80		dB
PSRR	Power Supply Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S = \pm 5\%$	70		70		dB
V _{OH}	Output Voltage HIGH	T _A = 25°C	-0.960	-0.810	-0.960	-0.810	٧
		T _A = T _{A Min}	-1.060	-0.890	-1.100	-0.920	
		T _A = T _{A Max}	-0.890	-0.700	-0.850	-0.620	
V _{OL}	Output Voltage LOW	T _A = 25°C	-1.850	-1.650	-1.850	-1.650	V
		T _A = T _{A Min}	-1.890	-1.675	-1.910	-1.690	
		T _A = T _{A Max}	-1.825	-1.625	-1.810	-1.575	
+	Positive Supply Current			32		32	mA
 -	Negative Supply Current			44		44	mA
Pc	Power Consumption			450		450	mW

Switching Characteristics ($V_{in} = 100 \text{ mV}, V_{OD} = 10 \text{ mV}$)

			μ Α 6	μ Α6687V		μ Α 6687 M	
Symbol	Characteristic	Condition ¹	Min.	Max.	Min.	Max.	Units
t _{PD+} , t _{PD-}	Propagation Delay ²	T _A = 25°C		4.0		4.0	ns
t _S	Minimum Latch Set Up Time ²	T _A = 25°C		1.0		1.0	ns

Notes

- 1. Unless otherwise specified V+ = +5.0 V, V- = -5.2 V, V_T = -2.0 V, and R_L = 50 Ω ; all switching characteristics are for a 100 mV input step with 10 mV overdrive. The specifications given for V_{IO}, I_{IO}, I_{ID}, CMR, PSRR, t_{PD+} and t_{PD-} apply over the full V_{CM} range and for ±5% supply voltages.
- 2. Guaranteed, but not tested in production.



A Schlumberger Company

μA685 High Speed Single Latched Comparator

Linear Division Comparators

Description


The μ A685 is a fast voltage comparator manufactured with an advanced high speed bipolar process that makes possible very short propagation delays without sacrificing the excellent matching characteristics formerly associated only with slow, high performance linear ICs. The circuit has differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capability is adequate for driving terminated 50 Ω transmission lines. The low input offset and high resolution make this comparator especially suitable for high speed precision analog to digital processing.

A latch function is provided to allow the comparator to be used in a sample and hold mode. If the latch enable is HIGH, the comparator functions normally. When the latch enable is driven LOW, the comparator outputs are locked in their existing logical states. If the latch function is not used, the latch enable must be connected to ground.

The μ A685 is lead compatible with the AM685.

- 6.5 ns Maximum Propagation Delay At 5.0 mV Overdrive
- 3.0 ns Latch Set up Time
- Complementary ECL Outputs
- ullet 50 Ω Line Driving Capability
- Typical Output Skew 0.2 ns
- Constant Propagation Delay With Overdrive

Connection Diagram SO-14 Package (Top View)




Order Information
Device Code Package Code

μA685SV KD

Package Description

Molded Surface Mount

Connection Diagram 10-Lead Metal Package (Top View)




 Order Information
 Package Code
 Package Description

 μΑ685HM
 5X
 Metal

 μΑ685HV
 5X
 Metal

Connection Diagram 16-Lead DIP (Top View)




Absolute Maximum Ratings		Internal Power Dissipation ^{1, 2}	
Storage Temperature Range		10L-Metal Can	1.07 W
Metal Can and Ceramic DIP	-65°C to +175°C	16L-Ceramic DIP	1.50 W
Molded DIP and SO-14	-65°C to +150°C	16L-Molded DIP	1.04 W
Operating Temperature Range		SO-14	0.93 W
Extended (µA685M)	-55°C to +125°C	Positive Supply Voltage	+7.0 V
Industrial (µA685V)	-30°C to +85°C	Negative Supply Voltage	-7.0 V
Lead Temperature		Input Voltage	± 4.0 V
Metal Can and Ceramic DIP		Differential Input Voltage	± 6.0 V
(soldering, 60 s)	300°C	Output Current	30 mA
Molded DIP and SO-14		Minimum Operating Voltage (V+ to V-)	9.7 V
(soldering, 10 s)	265°C		

Notes

- 1. $T_{\rm J~Max}$ = 150°C for the Molded DIP and SO-14, and 175°C for the Metal Can and Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW°C, the 16L-Ceramic DIP at 10 mW/°C, the 16L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

Equivalent Circuit



Lavious

 $\mu {\bf A685}$ **Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

	Characteristic	Condition ²	μ Α 6	85V	μ Α685M			
Symbol			Min.	Max.	Min.	Max.	Units	
V _{IO}	Input Offset Voltage	$R_S \le 100 \Omega$, $T_A = 25$ °C	-2.0	+2.0	-2.0	+2.0	mV	
		R _S ≤100 Ω	-2.5	+2.5	-3.0	+3.0		
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage ³	R _S ≤ 100 Ω	-10	+10	-10	+10	μV/°C	
I _{IO}	Input Offset Current ³	25°C ≤ T _A ≤ T _{A Max}	-1.0	+1.0	-1.0	+1.0	μΑ	
		T _A = T _{A Min}	-1.3	+1.3	-1.6	+1.6		
I _{IB}	Input Bias Current	25°C ≤ T _A ≤ T _{A Max}		10		10	μΑ	
		T _A = T _{A Min}		13		16		
R _I	Input Resistance	T _A = 25°C	6.0		6.0		kΩ	
Cl	Input Capacitance ¹	T _A = 25°C		3.0		3.0	pF	
V _{CM}	Common Mode Voltage Range		-3.3	+3.3	-3.3	+3.3	٧	
CMR	Common Mode Rejection	$R_S \le 100 \Omega$, -3.3 $\le V_{CM} \le +3.3V$	80		80		dB	
PSRR	Power Supply Rejection Ratio ³	$R_S \le 100 \Omega$, $\Delta V_S = \pm 5\%$	70		70		dB	
V _{OH}	Output Voltage HIGH	T _A = 25°C	-0.960	-0.810	-0.960	-0.810	٧	
		T _A = T _{A Min}	-1.060	-0.890	-1.100	-0.920		
		T _A = T _{A Max}	-0.890	-0.700	-0.850	-0.620		
V _{OL}	Output Voltage LOW	T _A = 25°C	-1.850	-1.650	-1.850	-1.650	٧	
		T _A = T _{A Min}	-1.890	-1.675	-1.910	-1.690	1	
		T _A = T _{A Max}	-1.825	-1.625	-1.810	-1.575		
l+	Positive Supply Current			22		22	mA	
-	Negative Supply Current	·		26		26	mA	
Pc	Power Consumption ⁴			300		300	mW	

Switching Characteristics $V_{in} = 100$ mV, $V_{OD} = 5.0$ mV

Symbol	Characteristic	Condition ²	μ Α 6	μ Α685V		μ Α685M	
			Min.	Max.	Min.	Max.	Units
t _{PD+}	Input to Output HIGH3	T _{A Min} ≤ T _A ≤ 25°C		6.5		6.5	ns
		T _A = T _{A Max}		9.5		12]
t _{PD} _	Input to Output LOW ³	T _{A Min} ≤ T _A ≤ 25°C		6.5		6.5	ns
		$T_A = T_{A \text{ Max}}$		9.5		12	

μ**A685** (Cont.) Electrical Characteristics

Switching Characteristics $V_{in} = 100$ mV, $V_{OD} = 5.0$ mV


Symbol		Condition ²	μ Α685V		μ Α685M		
	Characteristic		Min.	Max.	Min.	Max.	Units
t _{PD+} (E) Latch Enable to Output HIGH Delay ³	T _{A Min} ≤ T _A ≤ 25°C		6.5		6.5	ns	
	$T_A = T_{A \text{ Max}}$		9.5		12		
t _{PD} _(E)	t _{PD} _(E) Latch Enable to Output LOW Delay ³	T _{A Min} ≤ T _A ≤ 25°C		6.5		6.5	ns
		$T_A = T_A Max$		9.5		12	
ts	Minimum Set up Time ³	T _{A Min} ≤ T _A ≤ 25°C		3.0		3.0	ns
		T _A = T _{A Max}		4.0		6.0	
t _h	Minimum Hold Time ³	$T_{A \text{ Min}} \leq T_{A} \leq T_{A \text{ Max}}$		1.0		1.0	ns
t _{pw} (E) Minimum Latch Enable Pulse Width ³		T _{A Min} ≤T _A ≤25°C		3.0		3.0	ns
	$T_A = T_{A \text{ Max}}$		4.0		5.0		

Notes


- 1. For TO-99 only; CERDIP = 7.0 pF.
- 2. Unless otherwise specified V+ = 6.0 V, V_- = -5.2 V, V_T = -2.0 V, and $R_L = 50~\Omega;$ all switching characteristics are for a 100 mV input step with 5.0 mV overdrive. The specifications given for V_{IO} , I_{IO} , I_{IB} , CMR, PSRR, t_{PD+} and t_{PD-} apply over the full V_{CM} range and for $\pm 5\%$ supply voltages. The $\mu A685$ is designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.
- 3. Guaranteed, but not tested in production.
- 4. Refer to Internal Power Dissipation in Absolute Maximum Rating Table.

Typical Performance Curves $T_A = 25$ °C, V+ = 6.0 V, V- = -5.2 V, $V_T = -2.0$ V, $R_L = 50$ Ω , and switching characteristics are for $V_{in} = 100$ mV, $V_{OD} = 5.0$ mV, unless otherwise specified.


Response for Various Load Resistances




Response for Various Load Resistances




Propagation Delay vs Load Resistance




Propagation Delay vs Negative Supply Voltage




Propagation Delay vs Common Mode Voltage




Response to 100 MHz Sine Wave




Common Mode Limits vs Temperature



Negative Common Mode Limit vs Negative Supply Voltage




Positive Common Mode Limit vs




PC06570F

Typical Performance Curves (Cont.) $T_A = 25^{\circ}C$, $V_T = 6.0$ V, $V_T = -5.2$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.0$ V, $V_T = -2.$


Output Levels vs Temperature




Output Levels vs Negative Supply Voltage




Output Levels vs DC Loading




PC06440F




Supply Currents vs Negative Supply Voltage




Supply Currents vs Positive Supply Voltage




Input Bias Current vs Temperature



Input Bias Current vs Negative Supply Voltage




Input Bias Current vs Common Mode Voltage



PC06520


Typical Performance Curves (Cont.) $T_A = 25^{\circ}\text{C}$, $V_+ = 6.0 \text{ V}$, $V_- = -5.2 \text{ V}$, $V_T = -2.0 \text{ V}$, $R_L = 50 \Omega$, and switching characteristics are for $V_{\text{in}} = 100 \text{ mV}$, $V_{\text{OD}} = 5.0 \text{ mV}$, unless otherwise specified.


Input Current vs Differential Input Voltage



Typical Applications $(T_A = 25^{\circ}C)$


High Speed Window Detector







Typical Applications (Cont.)

High Speed Sampling





Measurement Of Propagation Delay



Propagation delays $t_{PD}+(\overline{Q})$ output) and $t_{PD}-(Q)$ output) are measured with input signal conditions of a 100 mV step with an overdrive of 5.0 mV (the overdrive is the voltage in excess of that needed to bring the output to the center of its dynamic range). Offset is compensated for by adjusting V_1 until outputs are in the linear region while the Pulse Generator is disconnected. V_1 is then increased in the positive direction so inverting input changes by 5.0 mV, i.e. the overdrive condition. Propagation delays are then measured with actual input pulse condition of +105 mV to 0 V swing, with a $t_{PD}+$ or $t_{PD}-$ reading taken between the +5.0 mV level of the input pulse and the 50% point of the outputs.

Thermal Considerations


To achieve the high speed of the μ A685, a certain amount of power must be dissipated as heat. This in-

creases the temperature of the die relative to the ambient temperature. In order to be compatible with ECL III and ECL 10,000, which normally use air flow as a means of package cooling, the μ A685 characteristics are specified when the device has an air flow across the package of 500 linear feet per minute or greater. Thus, even though different ECL circuits on a printed circuit board may have different power dissipations, all will have the same input and output levels, etc. provided each sees the same air flow and air temperature. This eases design, since the only change in characteristics between devices is due to the increase in ambient temperature of the air passing over the devices. If the μ A685 is operated without air flow, the change in electrical characteristics due to the increased die temperature must be taken into account.

Interconnection Techniques


All high speed ECL circuits require that special precautions be taken for optimum system performance. The μ A685 is particularly critical because it features very high gain (60 dB) at very high frequencies (100 MHz). A ground plane must be provided for a good, low inductance, ground current return path. The impedance at the inputs should be as low as possible and lead lengths as short as practical. It is preferable to solder the device directly to the printed circuit board instead of using a socket. Open wiring on the outputs should be limited to less than one inch, since severe ringing occurs beyond this length. For

Timing Diagram



longer lengths, the printed circuit interconnections become microstrip transmission lines when backed up by a ground plane, with a characteristic impedance of 50 to 150 Ω . Reflections will occur unless the line is terminated in its characteristic impedance. The termination resistors normally go to -2.0 V, but a Thevenin equivalent to V- can be used at some increase in power. Best results are usually obtained with the terminating resistor at the end of the driven line. The lower impedance lines are more suitable for driving capacitive loads. The supply voltages should be decoupled with RF capacitors connected to the ground plane as close to the device supply leads as possible.

Key To Timing Diagram



CR02182F

Note

The set up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signal changes occurring before $t_{\rm S}$ will be detected and held; those occurring after $t_{\rm h}$ will not be detected. Changes between $t_{\rm S}$ and $t_{\rm h}$ may or may not be detected.

Definition Of Terms

V_{IO} Input Offset Voltage — That voltage which must be applied between the two input terminals through two equal resistances to obtain zero voltage between the two outputs.

ΔV_{IO}/ΔT Average Temperature Coefficient Of Input Offset Voltage — The ratio of the change in input offset voltage over the operating temperature range to the temperature range.

Input Offset Current — The difference between the currents into the two input terminals when there is zero voltage between the two outputs.

I_{IB} Input Bias Current — The average of the two input currents.

R_I Input Resistance — The resistance looking into either input terminal with the other grounded.

C_I Input Capacitance — The capacitance looking into either input terminal with the other grounded.

V_{CM} Common Mode Voltage Range — The range of voltages on the input terminals for which the offset and propagation delay specifications apply.

CMR Common Mode Rejection — The ratio of the input voltage range to the peak-to-peak change in input offset voltage over this range.

PSRR Power Supply Rejection Ratio — The ratio of the change in input offset voltage to the change in power supply voltages producing it.

V_{OH} Output Voltage HIGH — The logic HIGH output voltage with an external pull-down resistor returned to a negative supply.

- V_{OL} Output Voltage LOW The logic LOW output voltage with an external pull-down resistor returned to a negative supply.
- I+ Positive Supply Current The current required from the positive supply to operate the comparator.
- I- Negative Supply Current The current required from the negative supply to operate the comparator.
- P_c Power Consumption The power dissipated by the comparator with both outputs terminated in 50 Ω to -2.0 V.

Switching Terms (see Timing Diagram)

- t_{PD+} Input To Output HIGH Delay The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output LOW to HIGH transition.
- t_{PD}— Input To Output LOW Delay The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output HIGH to LOW transition.
- t_{PD+(E)} Latch Enable To Output HIGH Delay The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output LOW to HIGH transition.

- tpD-(E) Latch Enable To Output LOW Delay The propagation delay measured from the 50% point of the Latch Enable signal HIGH to LOW transition to the 50% point of an output HIGH to LOW transition.
- ts Minimum Set up Time The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.
- th Minimum Hold Time The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
- t_{pw(E)} Minimum Latch Enable Pulse Width The minimum time that the Latch Enable signal must be HIGH in order to acquire and hold an input signal change.

Other Symbols

T_A	Ambient temperature	V_{T}	Output load terminating
			voltage
Rs	Input source resistance	R_L	Output load resistance
Vcc	Supply voltages	Vin	Input pulse amplitude
۷+	Positive supply voltage	VoD	Input overdrive
٧-	Negative supply voltage	f	Frequency



μA687 • μA687A Dual Voltage Comparators

Linear Division Comparators

Description

The μ A687 and μ A687A are fast dual voltage comparators manufactured with an advanced high speed bipolar process that makes possible very short propagation delays (8.0 ns) with excellent matching characteristics. These comparators have differential analog inputs and complementary logic outputs compatible with most forms of ECL. The output current capabilities are adequate for driving terminated 50 Ω transmission lines. The low input offsets and short delays make these comparators especially suitable for high speed precision analog to digital processing.

Separate latch functions are provided to allow each comparator to be independently used in a sample and hold mode. The latch function inputs are designed to be driven from the complementary outputs of a standard ECL gate. If latch enable is HIGH and latch enable is LOW, the comparator functions normally. When latch enable is driven LOW and latch enable is driven HIGH, the comparator outputs are locked in their existing logical states. Should the latch function not be used, latch enable must be connected to ground.

The μ A687 and μ A687A are lead compatible with the AM687.


- 8.0 ns Maximum Propagation Delay At 5 mV Overdrive
- Complementary ECL Outputs
- 50 Ω Line Driving Capability

Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA687M/AM)	-55°C to +125°C
Industrial (µA687V/AV)	-30°C to +85°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Positive Supply Voltage	+7.0 V
Negative Supply Voltage	-7.0 V
Input Voltage	± 4.0 V
Differential Input Voltage	± 6.0 V
Output Current	30 mA
Minimum Operating Voltage	
(V+ to V-)	9.7 V
• •	

Notes
1. T_{J Max} = 150°C for the Molded DIP and 175°C for the Ceramic DIP.

Connection Diagram 16-Lead DIP (Top View)



Order Information

Device Code	Package Code	Package Description
μA687DM	6B	Ceramic DIP
μA687DV	6B	Ceramic DIP
μA687PV	9B	Molded DIP
μA687ADM	6B	Ceramic DIP
μA687ADV	6B	Ceramic DIP
μA687APV	9B	Molded DIP

Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

μA687 • μA687A

μ A687/AV, μ A687AM

Electrical Characteristics Over the recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

	Characteristic	Condition ¹	μ Α 68	μ Α687/ΑV		μ Α687/ΑΜ	
Symbol			Min.	Max.	Min.	Max.	Units
V _{IO}	Input Offset Voltage	$R_S \le 100 \Omega$, $T_A = 25$ °C	-3.0	+3.0	-2.0	+2.0	mV
		R _S ≤100 Ω	-3.5	+3.5	-3.0	+3.0	
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage ²	R _S ≤100 Ω	-10	+10	-10	+10	μV/°C
110	Input Offset Current ²	25°C ≤ T _A ≤ T _{A Max}	-1.0	+1.0	-1.0	+1.0	μΑ
		T _A = T _{A Min}	-1.3	+1.3	-1.6	+1.6	
I _{IB}	Input Bias Current	25°C ≤ T _A ≤ T _{A Max}		10		10	μΑ
		T _A = T _{A Min}		13		16	
V _{CM}	Common Mode Voltage Range		-3.3	+2.7	-3.3	+2.7	٧
CMR	Common Mode Rejection	$R_S \le 100 \Omega$, -3.3 $\le V_{CM} \le +2.7 V$	80		80		dB
PSRR	Power Supply Rejection Ratio	$R_S \le 100 \Omega$, $\Delta V_S = \pm 5\%$	70		70		dB
V _{OH}	Output Voltage HIGH	T _A = 25°C	-0.960	-0.810	-0.960	-0.810	V
		T _A = T _{A Min}	-1.060	-0.890	-1.100	-0.920	
		T _A = T _{A Max}	-0.890	-0.700	-0.850	-0.620	
V _{OL}	Output Voltage LOW	T _A = 25°C	-1.850	-1.650	-1.850	-1.650	V
		T _A = T _{A Min}	-1.890	-1.675	-1.910	-1.690	
		T _A = T _{A Max}	-1.825	-1.625	-1.810	-1.575	
I +	Positive Supply Current	,		35		32	mA
I-	Negative Supply Current			48		44	mA
P _C	Power Consumption			485		450	mW

Switching Characteristics $V_{in} = 100 \text{ mV}, V_{OD} = 5.0 \text{ mV}$

Symbol	Characteristic	Condition ¹	μ Α 68	μ Α687/ΑV		μ Α687/ΑΜ	
			Min.	Max.	Min.	Max.	Units
t _{PD} Propagation Delay (μA687A) ²	Propagation Delay (μA687A) ²	T _{A Min} ≤ T _A ≤ 25°C		8.0		8.0	ns
	$T_A = T_A Max$		10		12.5		
t _{PD} Propagation Delay (μA687) ²	T _{A Min} ≤ T _A ≤ 25°C		10		10	ns	
	$T_A = T_{A \text{ Max}}$		14		20		
ts	Minimum Latch Set Up Time ²	T _A = 25°C		4.0		4.0	ns

Notes

^{1.} Unless otherwise specified V+ = +5.0 V, V_- = -5.2 V, V_T = -2.0 V, and R_L = 50 Ω ; all switching characteristics are for a 100 mV input step with 5.0 mV overdrive. The specifications given for V_{IO}, I_{IO}, I_{IB}, CMR, PSRR, t_{PD+} and t_{PD}— apply over the full V_{CM} range and for ±5% supply

voltages. The μ A687 and μ A687A are designed to meet the specifications given in the table after thermal equilibrium has been established with a transverse air flow of 500 LFPM or greater.

^{2.} Guaranteed, but not tested in production.



A Schlumberger Company

μΑ710 High Speed Differential Comparator

Linear Division Comparators

Description

The μ A710 is a high speed differential voltage comparator intended for applications requiring high accuracy and fast response times. It is constructed on a single silicon chip using the Fairchild Planar Epitaxial process. The device is useful as a variable threshold Schmitt trigger, a pulseheight discriminator, a voltage comparator in high-speed A/D converters, a memory sense amplifier or a high noise immunity line receiver. The output of the comparator is compatible with all integrated logic forms.

- 5.0 mV Maximum Offset Voltage
- 5.0 μA Maximum Offset Current
- 1000 Minimum Voltage Gain
- 20 μV/°C Maximum Offset Voltage Drift


Absolute Maximum Ratings

Aboolato maximam natingo	
Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA710M)	-55°C to +125°C
Commercial (µA710C)	0°C to 70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
Positive Supply Voltage	+14.0 V
Negative Supply Voltage	-7.0 V
Peak Output Current	10 mA
Differential Input Voltage	± 5.0 V
Input Voltage	± 7.0 V

Notes

- T_{J Max} = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 14L-Ceramic DIP at 9.1 mW/°C, and the 14L-Molded DIP at 8.3 mW/°C.

Connection Diagram 8-Lead Metal Package (Top View)




Lead 4 connected to case

Order Information

Order information						
Device Code	Package Code	Package Description				
μΑ710HM	5W	Metal				
μΑ710HC	5W	Metal				


Connection Diagram 14-Lead DIP (Top View)



Order Information Device Code Package Code

Device Code	Package Code	Package Description
μA710DM	6A	Ceramic DIP
μA710DC	6A	Ceramic DIP
μA710PC	9A	Molded DIP

Equivalent Circuit



μA710 Electrical Characteristics $T_A = 25$ °C, V + = 12 V, V - = -6.0 V, unless otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	R _S ≤200 Ω		0.6	2.0	mV
lio	Input Offset Current			0.75	3.0	μΑ
I _{IB}	Input Bias Current			13	20	μΑ
A _{VS}	Large Signal Voltage Gain		1250	1700		V/V
Ro	Output Resistance			200		Ω
loL	Output Sink Current	$\Delta V_{I} \geqslant 5.0 \text{ mV}, V_{O} = 0 \text{ V}$	2.0	2.5		mA
t _{PD}	Response Time ²			40		ns
The follow	ring specifications apply for -55°C ≤	T _A ≤ + 125°C				
V _{IO}	Input Offset Voltage	R _S ≤200 Ω			3.0	mV
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient	$R_S = 50 \Omega$, $T_A = 25^{\circ}C$ to 125°C		3.5	10	μV/°C
	of Input Offset Voltage	$R_S = 50 \ \Omega, \ T_A = +25^{\circ}C \ to \ -55^{\circ}C$		2.7	10	1
I _{IO}	Input Offset Current	T _A = +125°C		0.25	3.0	μΑ
		T _A = -55°C		1.8	7.0	
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient	T _A = 25°C to 125°C		5.0	25	nA/°C
	of Input Offset Current	T _A = +25°C to -55°C		15	75	
I _{IB}	Input Bias Current	T _A = -55°C		27	45	μΑ
V _{IR}	Input Voltage Range	V-=-7.0 V	± 5.0			٧
CMR	Common Mode Rejection	R _S ≤200 Ω	80	100		dB
V _{IDR}	Differential Input Voltage Range		± 5.0			٧
A _{VS}	Large Signal Voltage Gain		1000			V/V
V _{OH}	Output Voltage HIGH	$\Delta V_{I} \geqslant 5.0 \text{ mV}, 0 \text{ mA} \leqslant I_{OH} \leqslant 5.0 \text{ mA}$	2.5	3.2	4.0	٧
V _{OL}	Output Voltage LOW	$\Delta V_{I} \geqslant 5.0 \text{ mV}$	-1.0	-0.5	0	٧
loL	Output Sink Current	$T_A = +125^{\circ}C, \ \Delta V_I \ge 5.0 \text{ mV}, \ V_O = GND$	0.5	1.7		mA
		$T_A = -55$ °C, $\Delta V_I \geqslant 5.0$ mV, $V_O = GND$	1.0	2.3		
1+	Positive Supply Current	V _O = GND		5.2	9.0	mA
-	Negative Supply Current	V _O = GND, Inverting Input = 5.0 mV		4.6	7.0	mA
P _c	Power Consumption	V _O = GND, Inverting Input = 10 mV		90	150	mW

 μA710C Electrical Characteristics $T_A = 25^{\circ}\text{C}, \text{ V+} = 12 \text{ V}, \text{ V-} = -6.0 \text{ V}, \text{ unless otherwise specified.}$

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit		
V _{IO}	Input Offset Voltage	R _S ≤200 Ω		1.6	5.0	mV		
lio	Input Offset Current			1.8	5.0	μΑ		
I _{IB}	Input Bias Current			16	25	μΑ		
A _{VS}	Large Signal Voltage Gain		1000	1500		V/V		
Ro	Output Resistance			200		Ω		
loL	Output Sink Current	$\Delta V_1 \geqslant 5.0 \text{ mV}, V_0 = 0 \text{ V}$	1.6	2.5		mA		
t _{PD}	Response Time ²			40		ns		
The following specifications apply for 0°C ≤ T _A ≤ 70°C								
V _{IO}	Input Offset Voltage	R _S ≤200 Ω			6.5	mV		
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$, $T_A = 0$ °C to 70°C		5.0	20	μV/°C		
I _{IO}	Input Offset Current				7.5	μА		
$\Delta I_{10}/\Delta T$	Average Temperature Coefficient of Input Offset Current	T _A = 25°C to 70°C		15	50	nA/°C		
		T _A = 25°C to 0°C		24	100			
l _{IB}	Input Bias Current	T _A = 0°C		25	40	μΑ		
V _{IR}	Input Voltage Range	V- =-7.0 V	± 5.0			V		
CMR	Common Mode Rejection	R _S ≤200 Ω	70	98		dB		
V _{IDR}	Differential Input Voltage Range		± 5.0			V		
A _{VS}	Large Signal Voltage Gain		800			V/V		
V _{OH}	Output Voltage HIGH	$\Delta V_{I} \geqslant 5.0$ mV, 0 mA $\leq I_{OH} \leq 5.0$ mA	2.5	3.2	4.0	V		
V _{OL}	Output Voltage LOW	$\Delta V_{I} \geqslant 5.0 \text{ mV}$	-1.0	-0.5	0	٧		
loL	Output Sink Current	$\Delta V_1 \geqslant 5.0 \text{ mV}, V_0 = \text{GND}$	0.5			mA		
l+	Positive Supply Current	V _O = GND		5.2	9.0	mA		
I	Negative Supply Current	V _O = GND, Inverting Input = 5.0 mV		4.6	7.0	mA		
P _c	Power Consumption	V _O = GND, Inverting Input = 10 mV		90	150	mW		


Notes

The input offset voltage and input offset current are specified for a logic threshold voltage as follows: For μΑ710, 1.8 V at -55°C, 1.4 V at +25°C, 1.0 V at +125°C. For μΑ710C, 1.5 V at 0°C, 1.4 V at 25°C, and 1.2 V at 70°C.


The response time specified is for a 100 mV input step with 5.0 mV overdrive.

Typical Performance Curves for μ A710


Voltage Transfer Characteristic




Voltage Gain vs Temperature




Voltage Gain vs Supply Voltages




Input Bias Current vs Temperature




Input Offset Current vs Temperature




Common Mode Rejection Ratio vs Temperature




Power Consumption vs Temperature



Output Sink Current vs Temperature




Output Voltage Levels vs Temperature




PC07060F

Typical Performance Curves for μ A710 (Cont.)


Response Time for Various Input Overdrives



Response Time for Various Input Overdrives




Common Mode Pulse Response




PC07090F

Typical Performance Curves for μ A710C


Voltage Transfer Characteristic




Voltage Gain vs Ambient Temperature




Voltage Gain vs Supply Voltages



Input Bias Current vs Temperature




Input Offset Current vs Temperature



PC07120F


Common Mode Rejection Ratio vs Temperature




PC07160F

Typical Performance Curves for \muA710C (Cont.)


Power Consumption vs Temperature




Output Sink Current vs Temperature




Output Voltage Levels vs Temperature




Response Time for Various Input Overdrives



Response Time for Various Input Overdrives



Common Mode Pulse Response



PC07090F



μΑ711 Dual High Speed Differential Comparator

Linear Division Comparators

Description

The μ A711 is a dual high speed differential comparator featuring high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms. When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided, and pulse stretching on the output is easily accomplished. Other applications of the dual comparator include a window discriminator in pulse height detectors and a double ended limit detector for automatic Go/No-Go test equipment. The μ A711, which is similar to the μ A710 differential comparator, is constructed using the Fairchild Planar Epitaxial process.

- Fast Response Time 40 ns Typical
- 5.0 mV Maximum Offset Voltage
- 10 µA Maximum Offset Current
- Independent Comparator Strobing


Absolute Maximum Ratings

Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA711M)	-55°C to +125°C
Commercial (µA711C)	0°C to 70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
Positive Supply Voltage	+14 V
Negative Supply Voltage	-7.0 V
Peak Output Current	50 mA
Differential Input Voltage	± 5.0 V
Input Voltage	± 7.0 V
Strobe Voltage	0 V to +6.0 V

Notes

- T_{J Max} = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW°C, the 14L-Ceramic DIP at 9.1 mW°C, and the 14L-Molded DIP at 8.3 mW°C.

Connection Diagram 10-Lead Metal Package (Top View)



Lead 5 connected to case


Order Information Device Code Package Code

 Device Code
 Package Code
 Package Description

 μΑ711HM
 5X
 Metal


 μΑ711HC
 5X
 Metal

Connection Diagram 14-Lead DIP (Top View)



Order Information							
Device Code	Package Code	Package Description					
μA711DM	6A	Ceramic DIP					
μA711DC	6A	Ceramic DIP					
μΑ711PC	9A	Molded DIP					

Equivalent Circuit



 μ A711 Electrical Characteristics $T_A = 25^{\circ}C$, V+ = 12 V, V- = -6.0 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{O} = 1.4 \text{ V}, R_{S} \le 200 \Omega, V_{CM} = 0 \text{ V}$		1.0	3.5	mV
		$V_O = 1.4 \text{ V}, R_S \leq 200 \Omega$		1.0	5.0	
I _{IO}	Input Offset Current	V _O = 1.4 V		0.5	10.0	μΑ
I _{IB}	Input Bias Current			25	75	μΑ
A _{VS}	Large Signal Voltage Gain		750	1500		V/V
t _{PD}	Response Time ¹			40		ns
t _{STRL}	Strobe Release Time			12		ns
V _{IR}	Input Voltage Range	V- = -7.0 V	± 5.0			٧
V _{IDR}	Differential Input Voltage Range		± 5.0			٧
Ro	Output Resistance			200		Ω
V _{OH}	Output Voltage HIGH	V _i ≥ 10 mV		4.5	5.0	٧
V _{OH}	Loaded Output Voltage HIGH	V _I ≥ 10 mV, I _{OH} = 5.0 mA	2.5	3.5		٧
V _{OL}	Output Voltage LOW	V _I ≥ 10 mV	- 1.0	- 0.5	0	٧
V _{O(ST)}	Strobed Output Level	V _{ST} ≤ 0.3 V	- 1.0		0	٧

μA711 (Cont.) Electrical Characteristics $T_A = 25$ °C, V+ = 12 V, V- = -6.0 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
l _{OL}	Output Sink Current	$V_I \geqslant 10 \text{ mV}, V_O \geqslant 0 \text{ V}$	0.5	0.8		mA
I _{O(ST)}	Strobe Current	V _{ST} = 100 mV		1.2	2.5	mA
l+	Positive Supply Current	V _O = GND, Inverting Input = 5.0 mV		8.6		mA
-	Negative Supply Current	V _O = GND, Inverting Input = 5.0 mV		3.9		mA
Pc	Power Consumption			130	200	mW
The following	ng specifications apply for -55°C ≤ T	A ≤ +125°C				
V _{IO}	Input Offset Voltage ²	$R_S \le 200 \Omega$, $V_{CM} = 0 V$			4.5	mV
		R _S ≤200 Ω			6.0	mV
I _{IO}	Input Offset Current				20	μΑ
I _{IB}	Input Bias Current				150	μΑ
$\Delta V_{IO}/\Delta T$	Temperature Coefficient of Input Offset Voltage			5.0		μV/°C
A _{VS}	Large Signal Voltage Gain		500			V/V

 μA711C Electrical Characteristics $T_{\text{A}}=25^{\circ}\text{C},\ \text{V+}=12\ \text{V},\ \text{V-}=-6.0\ \text{V},\ \text{unless}$ otherwise specified.

Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{O} = +1.4 \text{ V}, R_{S} \le 200 \Omega, V_{CM} = 0 \text{ V}$		1.0	5.0	mV
		$V_O = +1.4 \text{ V}, R_S \leq 200 \Omega$		1.0	7.5	mV
I _{IO}	Input Offset Current	V _O = +1.4 V		0.5	15	μΑ
I _{IB}	Input Bias Current			25	100	μΑ
A _{VS}	Large Signal Voltage Gain		700	1500		V/V
t _{PD}	Response Time ¹			40		ns
t _{STRL}	Strobe Release Time			12		ns
V _{IR}	Input Voltage Range	V- = -7.0 V	± 5.0			٧
V _{IDR}	Differential Input Voltage Range		± 5.0			٧
R _O	Output Resistance			200		Ω
V _{OH}	Output Voltage HIGH	V _I ≥10 mV		4.5	5.0	>
V _{OH}	Loaded Output Voltage HIGH	V _I ≥ 10 mV, I _{OH} = 5.0 mA	2.5	3.5		٧
V _{OL}	Output Voltage LOW	V _I ≥10 mV	- 1.0	- 0.5	0	V
V _{O(ST)}	Strobed Output Level	V _{ST} ≤ 0.3 V	- 1.0		0	٧
l _{OL}	Output Sink Current	V _I ≥10 mV, V _O ≥GND	0.5	0.8		mA
I _{O(ST)}	Strobe Current	V _{ST} = 100 mV		1.2	2.5	mA
1+	Positive Supply Current	V _O = GND, Inverting Input = 10 mV		8.6		mA

 μ A711C (Cont.) Electrical Characteristics $T_A = 25^{\circ}$ C, V+ = 12 V, V- = -6.0 V, unless otherwise specified.


Symbol	Characteristic	Condition ¹	Min	Тур	Max	Unit
I -	Negative Supply Current	V _O = GND, Inverting Input = 10 mV		3.9		mA
P _c	Power Consumption			130	230	mW
The followi	ng specifications apply for 0°C ≤ T _A =	- ≤ 70°C				
V _{IO}	Input Offset Voltage ²	$R_S \le 200 \Omega$, $V_{CM} = 0 V$			6.0	mV
		R _S ≤200 Ω			10	mV
I _{IO}	Input Offset Current				25	μΑ
I _{IB}	Input Bias Current				150	μΑ
$\Delta V_{IO}/\Delta T$	Temperature Coefficient of Input Offset Voltage			5.0		μV/°C
Avs	Large Signal Voltage Gain		500			V/V

Notes


- The response time specified is for a 100 mV step input with 5.0 mV overdrive.
- 2. The input offset voltage is specified for a logic threshold as follows: μ A711: 1.8 V at -55°C, 1.4 V at +25°C, 1.0 V at +125°C μ A711C: 1.5 V at 0°C, 1.4 V at 25°C, 1.2 V at 70°C

Typical Performance Curves


Voltage Transfer Characteristic μΑ711



Voltage Transfer Characteristic μA711C



Response Time for Various Input Overdrives




PC07220F


μ**Α711**

Typical Performance Curves (Cont.)


Voltage Gain vs Temperature



Voltage Gain vs Supply Voltages




Output Pulse Stretching With Capacitive Loading




8


Common Mode Pulse Response




Input Bias Current vs Temperature



Strobe Release Time for Various Input Overdrives



Power Consumption vs Temperature



8-55



μ A760 High Speed Differential Comparator


Linear Division Comparators

Description

The $\mu A760$ is a differential voltage comparator offering considerable speed improvement over the $\mu A710$ family and operates from symmetric supplies of $\pm\,4.5$ V to $\pm\,6.5$ V. The $\mu A760$ can be used in high speed analog-to-digital conversion systems and as a zero crossing detector in disc file and tape amplifiers. The $\mu A760$ output features balanced rise and fall times for minimum skew and close matching between the complementary outputs. The outputs are TTL compatible with a minimum sink capability of two gate loads.


- Guaranteed High Speed 25 ns Max
- Guaranteed Delay Matching On Both Outputs
- Complementary TTL Compatible Outputs
- High Sensitivity
- Standard Supply Voltages

Connection Diagram 14-Lead DIP (Top View)



Order Information							
Device Code	Package Code	Package Description					
μΑ760DM	6A	Ceramic DIP					
μΑ760DC	6A	Ceramic DIP					


Connection Diagram 8-Lead Metal Package (Top View)



Lead 4 connected to case

Order Information						
Device Code	Package Code	Package Description				
μΑ760HM	5W	Metal				
uA760HC	5W	Metal				

Connection Diagram 8-Lead DIP (Top View)



Order Information							
Device Code	Package Code	Package Description					
μA760RM	6T	Ceramic DIP					
μΑ760RC	6T	Ceramic DIP					


Absolute Maximum Ratings Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA760M)	-55°C to +125°C
Commercial (µA760C)	0°C to 70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C

Internal Power Dissipation ^{1, 2}	
8L-Metal Can	1.00 W
14L-Ceramic DIP	1.36 W
8L-Ceramic DIP	1.30 W
Positive Supply Voltage	+8.0 V
Negative Supply Voltage	-8.0 V
Peak Output Current	10 mA
Differential Input Voltage	± 5.0 V
Input Voltage	$V+ \geqslant V_1 \geqslant V$

Notes

- 1. T_{J Max} = 175°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Metal Can at 6.7 mW/°C, the 14L-Ceramic DIP at 9.1 mW/°C, and the 8L-Ceramic DIP at 8.7 mW/°C.

Equivalent Circuit



EQ00420

 μ A760 Electrical Characteristics V_{CC} = ±4.5 V to ±6.5 V, T_A = -55°C to +125°C, T_A = 25°C for typical figures, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	R _S ≤200 Ω		1.0	6.0	mV
l _{IO}	Input Offset Current			0.5	7.5	μΑ
I _{IB}	Input Bias Current			8.0	60	μΑ
Ro	Output Resistance (either output)	$V_O = V_{OH}$		/100		Ω
t _{PD}	Response Time	T _A = 25°C ¹		18	30	ns
		$T_A = 25^{\circ}C^2$			25	
		(Note 3)		16		
Δt_{PD}	Response Time Difference between Outputs ¹ (t _{PD} of +V _{I1}) – (t _{PD} of -V _{I2})	T _A = 25°C			5.0	ns
	$(t_{PD} \text{ of } + V_{12}) - (t_{PD} \text{ of } -V_{11})$	T _A = 25°C			5.0	
	$(t_{PD} \text{ of } + V_{11}) - (t_{PD} \text{ of } + V_{12})$	T _A = 25°C		-	7.5	
	(t _{PD} of -V _{I1}) - (t _{PD} of -V _{I2})	T _A = 25°C			7.5	
R _I	Input Resistance	f = 1.0 MHz		12		kΩ
Cı	Input Capacitance	f = 1.0 MHz		8.0		pF
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$		3.0		μV/°C
$\Delta I_{1O}/\Delta T$	Average Temperature Coefficient of	T _A = 25°C to 125°C		2.0		nA/°C
	Input Offset Current	T _A = +25°C to -55°C		7.0		
V _{IR}	Input Voltage Range	V _{CC} = ± 6.5 V	± 4.0	± 4.5		٧
V _{IDR}	Differential Input Voltage Range			± 5.0		v
V _{OH}	Output Voltage HIGH (either output)	0 mA \leq I _{OH} \leq 5.0 mA V _{CC} = +5.0 V	2.4	3.2		٧
		$I_{OH} = 80 \mu A, V_{CC} = \pm 4.5 V$	2.4	3.0		
V _{OL}	Output Voltage LOW (either output)	I _{OL} = 3.2 mA		0.25	0.4	٧
l+	Positive Supply Current	V _{CC} = ± 6.5 V		18	32	mA
 -	Negative Supply Current	V _{CC} = ± 6.5 V		9.0	16	mA

Note

Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output.

^{2.} Response time measured from the 50% point of a 2.0 V p-p 10 MHz sinusoidal input to the 50% point of the output.

Response time measured from the start of a 100 mV input step with 5.0 mV overdrive to the time when the output crosses the logic threshold.

 μA760C Electrical Characteristics $V_{CC}=\pm\,4.5$ V to $\pm\,6.5$ V, $T_A=0^{\circ}\text{C}$ to 70°C, $T_A=25^{\circ}\text{C}$ for typical figures, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	R _S ≤200 Ω		1.0	6.0	mV
l _{IO}	Input Offset Current			0.5	7.5	μΑ
I _{IB}	Input Bias Current			8.0	60	μΑ
R _O	Output Resistance (either output)	$V_O = V_{OH}$		100		Ω
t _{PD}	Response Time	T _A = 25°C ¹		18	30	ns
		$T_A = 25^{\circ}C^2$			25	
		(Note 3)		16		
Δt_{PD}	Response Time Difference between Outputs ¹ (t _{PD} of +V _{I1}) – (t _{PD} of –V _{I2})	T _A = 25°C			5.0	ns
	$(t_{PD} \text{ of } + V_{12}) - (t_{PD} \text{ of } -V_{11})$	T _A = 25°C			5.0	
	$(t_{PD} \text{ of } + V_{11}) - (t_{PD} \text{ of } + V_{12})$	T _A = 25°C			10	
	(t _{PD} of -V _{I1}) - (t _{PD} of -V _{I2})	T _A = 25°C			10	
R _I	Input Resistance	f = 1.0 MHz		12		kΩ
C _I	Input Capacitance	f = 1.0 MHz		8.0		pF
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$, $T_A = 0$ °C to 70°C		3.0		μV/°C
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of	T _A = 25°C to 70°C		5.0		nA/°C
	Input Offset Current	T _A = 25°C to 0°C		10		
V _{IR}	Input Voltage Range	V _{CC} = ± 6.5 V	± 4.0	± 4.5		٧
V _{IDR}	Differential Input Voltage Range			± 5.0		٧
V _{OH}	Output Voltage HIGH (either output)	0 mA \leq I _{OH} \leq 5.0 mA V _{CC} = +5.0 V	2.4	3.2		٧
		$I_{OH} = 80 \mu A, V_{CC} = \pm 4.5 V$	2.5	3.0		
V _{OL}	Output Voltage LOW (either output)	I _{OL} = 3.2 mA		0.25	0.4	٧
l+	Positive Supply Current	V _{CC} = ± 6.5 V		18	34	mA
1-	Negative Supply Current	V _{CC} = ± 6.5 V		9.0	16	mA

Notes

Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output.


^{2.} Response time measured from the 50% point of a 2.0 V p-p 10 MHz sinusoidal input to the 50% point of the output.

Response time measured from the start of a 100 mV input step with 5.0 mV overdrive to the time when the output crosses the logic threshold.


μ A760

Typical Performance Curves


Response Time for Various Input Overdrives




Response Time for Various Input Overdrives




Response Time vs Input Voltage




Response Time vs Input Voltage




Voltage Transfer Characteristic




Voltage Transfer Characteristic




Voltage Gain vs Supply Voltage



Voltage Gain vs Temperature



Input Bias Current vs Temperature




PC07380


ş

Typical Performance Curves (Cont.)


Input Offset Current vs Temperature




Response Time vs Temperature




Output Voltage Levels vs Temperature




Rise Time vs Capacitive Load




Fall Time vs Capacitive Load



Input Bias Current vs Differential Input Voltage



Common Mode Range vs Supply Voltage




PC07450F


μ**Α760**

Typical Applications (Note 1)


Fast Positive Peak Detector



Level Detector with Hysteresis



Zero Crossing Detector (Note 2)




Total delay = 30 ns Input frequency = 300 Hz to 3.0 MHz Minimum input voltage = 20 mV_{p-p}

CR02450F

Notes

- 1. Lead numbers shown are for Metal Package only.
- 2. All resistor values in ohms.

Line Receiver With High Common Mode Range



Common mode range = $\pm 4 \times \frac{RS}{50}$ V

Differential input sensitivity = $5 \times \frac{RS}{50}$ mV


 P_1 must be adjusted for optimum common mode rejection. For $R_S = 200\;\Omega$

Common mode range = ±16 V

Sensitivity = 20 mV

High Speed 3-Bit A/D Converter

R02430F



Input voltage range = 3.5 V Typical conversion speed = 30 ns

CR02460F

Helelence, Ordering Information	
Thermal Considerations	2
Testing, Quality and Reliability	3
CLASICTM	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20

Alpha Numeric Index, Industry Cross





A Schlumberger Company

μA1488 RS-232C Quad Line Driver

Linear Division Interface Products

Description

The μ A1488 is an EIA RS-232C specified quad line driver. This device is used to interface data terminals with data communications equipment. The μ A1488 is a lead-for-lead replacement of the MC1488.

- Current Limited Output ± 10 mA Typical
- ullet Power-Off Source Impedance 300 Ω Minimum
- Simple Slew Rate Control With External Capacitor
- Flexible Operating Supply Range


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage	± 15 V
Input Voltage Range	-15 V to +7.0 V
Output Signal Voltage	± 15 V

Note


- 1. $T_{J~Max} = 175^{\circ}C$ for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Information						
Device Code	Package Code	Package Description				
μA1488DC	6A	Ceramic DIP				
μA1488PC	9A	Molded DIP				
μA1488SC	KD	Molded Surface Mount				

Equivalent Circuit (1/4 of Circuit)



 μ A1488 Electrical Characteristics

DC Characteristics V_{CC} = $\pm\,9.0$ V $\pm\,1\,\%$, T_A = 0°C to 70°C, unless otherwise specified.

Symbol	Characteristic	Condition	Figure	Min	Тур	Max	Unit
I _{IL}	Input Current LOW	V _{IL} = 0 V	1		1.0	1.6	mA
I _{IH}	Input Current HIGH	V _{IH} = 5.0 V	1			10	μΑ
V _{OH}	Output Voltage HIGH	$V_{IL} = 0.8 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 9.0 \text{ V}$	2	6.0	7.0		٧
		$V_{IL} = 0.8 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 13.2 \text{ V}$		9.0	10.5		
V _{OL}	Output Voltage LOW	$V_{IH} = 1.9 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 9.0 \text{ V}$	2	-6.0	-7.0		V
		$V_{IH} = 1.9 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC} = \pm 13.2 \text{ V}$		-9.0	-10.5		
I _{OS+}	Positive Output Short Circuit Current ¹	V _{IL} = 0.8 V	3	-6.0	-10	-12	mA
los_	Negative Output Short Circuit Current ¹	V _{IH} = 1.9 V	3	+6.0	+10	+12	mA
Ro	Output Resistance	$V_{CC} = 0 \text{ V}, V_{O} = \pm 2.0 \text{ V}$	4	300			Ω
+	Positive Supply Current	$R_L = \infty$ V _{IH} = 1.9 V, V+ = 9.0 V	5		15	20	mA
		V _{IL} = 0.8 V, V+ = 9.0 V	1		4.5	6.0	
		V _{IH} = 1.9 V, V+ = 12 V			19	25	
		$V_{IL} = 0.8 \text{ V}, \text{ V+} = 12 \text{ V}$			5.5	7.0	
		V _{IH} = 1.9 V, V+ = 15 V				34	
		V _{IL} = 0.8 V, V+ = 15 V				12	
 -	Negative Supply Current	$R_L = \infty$ V _{IH} = 1.9 V, V - = -9.0 V	5		-13	-17	mA
		V _{IL} = 0.8 V, V - = -9.0 V	7			-15	μΑ
		V _{IH} = 1.9 V, V - = -12 V	7		-18	-23	mA
		V _{IL} = 0.8 V, V - = -12 V	7			-15	μΑ
		V _{IH} = 1.9 V, V - = -15 V	7			-34	mA
		V _{IL} = 0.8 V, V - = -15 V				-2.5	mA
P _C	Power Consumption	V _{CC} = ± 9.0 V				333	mW
		V _{CC} = ± 12 V	7			576	

AC Characteristics $V_{CC}=\pm\,9.0$ V $\pm\,1\,\%,~T_A=25^{\circ}C$


Symbol	Characteristic	Condition	Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}$	6		220	350	ns
t _{PHL}					70	175	ns
t _f	Fall Time	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}$	6		70	75	ns
t _r	Rise Time				55	100	ns

Note


^{1.} Maximum package power dissipation may be exceeded if all outputs are shorted simultaneously.

Typical Performance Curves


Transfer Characteristics vs Supply Voltage




Output Voltage and Current Limiting Characteristics




Short Circuit Output Current vs **Temperature**



Supply Voltage vs Maximum **Operating Temperature**



Output Slew Rate vs Load Capacitance



DC Test Circuits

Figure 1 Input Current




Figure 2 Output Voltage




Figure 3 Output Short Circuit Current




Figure 4 Output Resistance (Power-off)




Figure 5 Supply Currents





Figure 6 AC Test Circuit and Voltage Waveforms



t_r and t_f are measured 10% to 90%



μ A1489 • μ A1489A **RS-232C Quad Line Receivers**

Linear Division Interface Products

Description

The μ A1489 and the μ A1489A are EIA RS-232C specified quad line receivers. These devices are used to interface data terminals with data communications equipment. The μA1489 and μA1489A are lead-for-lead replacements of the MC1489 and MC1489A respectively.


- Input Resistance 3.0 k Ω To 7.0 k Ω
- Input Signal Range ± 30 V
- Input Threshold Hysteresis Built-In
- Response Control
 - a) Logic Threshold Shifting
 - b) Input Noise Filtering

Absolute Maximum Ratings


Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage	10 V
Input Voltage Range	± 30 V
Output Load Current	20 mA

Note

- 1. T,I Max = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.



Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Information Device Code Package Code Package Description μA1489DC Ceramic DIP 6A μA1489PC 9A Molded DIP KD Molded Surface Mount uA1489SC μA1489ADC 6A Ceramic DIP µA1489APC 9A Molded DIP

μA1489 • μA1489A

μ A1489, μ A1489A Electrical Characteristics

DC Characteristics V_{CC} = 5.0 V \pm 1.0%, response control lead is open, T_A = 0°C to 70°C, unless otherwise specified.


Symbol	Characteristic	Con	dition	Figure	Min	Тур	Max	Unit
l _{IH}	Input Current HIGH	V _{IH} = 25 V	V _{IH} = 25 V		3.6		8.3	mA
		V _{IH} = 3.0 V			0.43			
l _{IL}	Input Current LOW	V _{IL} = -25 V		1	-3.6		-8.3	mA
		V _{IL} = -3.0 V			-0.43			
V _{TH+}	Input Turn-on Threshold	T _A = 25°C,	μΑ1489	2	1.0		1.5	٧
	Voltage	V _{OL} ≤ 0.45 V	μΑ1489Α		1.75	1.95	2.25	
V _{TH} _	Input Turn-off Threshold	T _A = 25°C,	μΑ1489	2	0.75		1.25	V
	Voltage	$V_{OH} \ge 2.5 \text{ V},$ $I_{OH} = -0.5 \text{ mA}$	μΑ1489Α	1	0.75	0.8	1.25	
V _{OH}	Output Voltage HIGH	V _{IH} = 0.75 V, I _{OH}	_I = -0.5 mA	2	2.6	4.0	5.0	٧
		Input Open Circu	it, I _{OH} = -0.5 mA					
V _{OL}	Output Voltage LOW	V _{IL} = 3.0 V, I _{OL} =	= 10 mA	2		0.2	0.45	V
los	Output Short Circuit Current			3		3.0		mA
Icc	Supply Current	V _{IH} = 5.0 V		4		20	26	mA
Pc	Power Consumption	V _{IH} = 5.0 V		4		100	130	mW

AC Characteristics $V_{CC} = 5.0 \text{ V} \pm 1.0\%$, $T_A = 25^{\circ}\text{C}$


Symbol	Characteristic	Condition	Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time	$R_L = 3.9 \text{ k}\Omega$	5		25	85	ns
t _{PHL}	7	$R_L = 390 \Omega$			25	50	ns
t _r	Rise Time	$R_L = 3.9 \text{ k}\Omega$	5		120	175	ns
t _f	Fall Time	$R_L = 390 \Omega$			10	20	ns

Typical Performance Curves


Input Current vs Input Voltage




Input Threshold Voltage vs **Temperature**




Input Threshold Voltage vs Supply Voltage




μA1489 Input Threshold **Voltage Adjustment**



μΑ1489A Input Threshold Voltage Adjustment





Test Circuits

Figure 1 Input Current





Figure 2 Output Voltage and Input Threshold Voltage



μA1489 • μA1489A

Test Circuits (Cont.)

Figure 3 Output Short Circuit Current




Figure 5 AC Test Circuit and Voltage Waveforms






Figure 6 Response Control Node




Notes

- 1. All diodes FD600 or equivalent.
- 2. C_T = 15 pF = total parasitic capacitance, which includes probe and jig capacitance.
- 3. t_r and t_f measured 10% to 90%.
- 4. Capacitor is for noise filtering.
- 5. Resistor is for threshold shifting.

Figure 4 Supply Current







μA26LS31 Quad High Speed Differential Line Driver

Linear Division Interface Products

Description

The μ A26LS31 is a quad differential line driver designed for digital data transmission over balanced lines. The μ A26LS31 meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines.

The circuit provides an enable and disable function common to all four drivers. The μ A26LS31 features three-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load.

The μ A26LS31 offers optimum performance when used with the μ A26LS32 Quad Differential Line Receiver.

- Output Skew 2.0 ns Typical
- Input To Output Delay 12 ns
- Operation From Single +5.0 V Supply
- 16-Lead Ceramic And Molded DIP Package
- Outputs Won't Load Line When V_{CC} = 0 V
- Four Line Drivers In One Package For Maximum Package Density
- Output Short Circuit Protection
- Complementary Outputs
- Meets The Requirements Of EIA Standard RS-422
- \bullet High Output Drive Capability For 100 Ω Terminated Transmission Lines


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage ³	7.0 V
Input Voltage	7.0 V
Output Voltage	5.5 V

Notes

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperatures at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- 3. All voltages are with respect to network ground terminals.

Connection Diagram 16-Lead DIP (Top View)



Order Information

Device Code Package Code

μA26LS31DC 7B

7B Ceramic DIP 9B Molded DIP

Package Description

μA26LS31PC 9B Mold

Function Table (Each Driver)

		Out	puts
Input	Enable	Y	Z
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z


H = High Level

L = Low Level

X = Immaterial

Z = High Impedance (off)

Logic Symbol



μ A26LS31


 μ A26LS31 Electrical Characteristics 0°C \leq T_A \leq 70°C, 4.75 V \leq V_{CC} \leq 5.25 V, unless otherwise specificied.

Symbol	Characteristic	Cond	lition	Min	Typ ¹	Max	Unit
V _{OH}	Output Voltage HIGH	V _{CC} = Min, I _{OH} =	= -20 mA	2.5	3.2		V
V _{OL}	Output Voltage LOW	V _{CC} = Min, I _{OL} =	= 20 mA		0.32	0.5	V
V _{IH}	Input Voltage HIGH	V _{CC} = Min		2.0			٧
V _{IL}	Input Voltage LOW	V _{CC} = Max				0.8	٧
I _{IL}	Input Current LOW	V _{CC} = Max, V _I =	0.4 V		-0.20	-0.36	mA
I _{IH}	Input Current HIGH	V _{CC} = Max, V _I =	2.7 V		0.5	20	μΑ
I _{IR}	Input Reverse Current	V _{CC} = Max, V _I =	7.0 V		0.001	0.1	mA
loz	Off State (High Impedance)	V _{CC} = Max	V _O = 2.5 V		0.5	20	μΑ
	Output Current		V _O = 0.5 V		0.5	-20	
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I = -	-18 mA		-0.8	-1.5	V
los	Output Short Circuit	V _{CC} = Max		-30	-60	-150	mA
lcc	Supply Current	V _{CC} = Max, All	Outputs Disabled		60	80	mA
t _{PLH}	Input to Output	V _{CC} = 5.0 V, T _A = 25°C, Load = Note 2			12	20	ns
t _{PHL}	Input to Output	V _{CC} = 5.0 V, T _A = 25°C, Load = Note 2			12	20	ns
SKEW	Output to Output	$V_{CC} = 5.0 \text{ V}, T_A$ Load = Note 2	= 25°C,		2.0	6.0	ns
t _{LZ}	Enable to Output	V _{CC} = 5.0 V, T _A = 25°C, C _L = 10 pF			23	35	ns
t _{HZ}	Enable to Output	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$ $C_L = 10 \text{ pF}$			17	30	ns
t _{ZL}	Enable to Output	V _{CC} = 5.0 V, T _A = 25°C, Load = Note 2			35	45	ns
t _{ZH}	Enable to Output	$V_{CC} = 5.0 \text{ V}, T_A$ Load = Note 2	_ = 25°C,		30	40	ns


All typical values are V_{CC} = 5.0 V, T_A = 25°C
 C_L = 30 pF, V_I = 1.3 V to V_O = 1.3 V, V_{PULSE} = 0 V to +3.0 V (See AC Load Test Circuit for Three-State Outputs)

9


AC Load Test Circuit for Three-State Outputs



Propagation Delay (Notes 1 and 3)



Enable and Disable Times (Notes 2 and 3)




WF00330F

Notes

- 1. Diagram shown for Enable Low. Switches S1 and S2 open.
- 2. S1 and S2 of Load Circuit are closed except where shown.
- 3. Pulse Generator for all Pulses: Rate \leq 1.0 MHz, Z_O = 50 Ω ,
 - $t_r \le 6.0$ ns, $t_f \le 6.0$ ns.
- 4. C_L includes probe and jig capacitance.

Typical Application



AF001411



μ**A26LS32 Quad Differential Line Receiver**

Linear Division Interface Products

Description

The μ A26LS32 is a quad differential line receiver designed to meet the requirements of EIA Standards RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The device features an input sensitivity of 200 mV over the input range of ± 7.0 V. The μ A26LS32 provides an enable function common to all four receivers and three-state outputs with 8.0 mA sink capability. Also, a fail-safe input/output relationship keeps the outputs high when the inputs are open.

The μ A26LS32 offers optimum performance when used with the μ A26LS31 Quad Differential Line Driver.


- Input Voltage Range Of ±7.0 V (Differential Or Common Mode) ±0.2 V Sensitivity Over The Input Voltage Range
- Meets All The Requirements Of EIA Standards RS-422 And RS-423
- Input Impedance (15K Typical)
- 30 mV Input Hysteresis
- Operation From Single +5.0 V Supply
- Fail-Safe Input/Output Relationship. Output Always High When Inputs Are Open.
- Three-State Drive, With Choice Of Complementary Output Enables, For Receiving Directly Onto A Data Bus.
- Propagation Delay 17 ns Typical
- Advanced Low Power Schottky processing
- 100% Reliability Assurance Screening To MIL-STD-883 Requirements.

Absolute Maximum Ratings

Absolute maximum Hatings	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage ³	7.0 V
Common Mode Voltage Range	± 25 V
Differential Input Voltage	± 25 V
Enable Voltage	7.0 V
Output Sink Current	50 mA

- Notes
 1. $T_{J Max} = 150$ °C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C
- 3. All voltages are with respect to network ground terminal.

Connection Diagram 16-Lead DIP (Top View)



Order Information

Device Code Package Code Package Description


μA26LS32DC 7B Ceramic DIP μA26LS32PC 9B Molded DIP

Function Table (Each Receiver)

Differential Inputs	Ena	bles	Outputs
A – B	E	Ē	٧
V _{ID} ≥ 0.2 V	H X	X L	H H
-0.2 V < V _{ID} < 0.2 V	H X	X L	?
V _{ID} ≤ -0.2 V	H X	X L	L L
X	L	Н	Z

H = High Level L = Low Level

Logic Symbol



X = Immaterial

L = Low Level X = High Impedance (off)
? = Indeterminate

μ**A26LS32**


 μ A26LS32 Electrical Characteristics 0°C \leq T_A \leq 70°C, 4.75 V \leq V_{CC} \leq 5.25 V, unless otherwise specified.

Symbol	Characteristic	Co	ndit	tions	Min	Тур	Max	Units
V _{TH}	Differential Input Voltage	-7.0 V ≤ V _{CM} ≤ V _O = V _{OL} or V _O		7.0 V,	-0.2	± 0.06	+0.2	٧
R _I	Input Resistance	-15 V ≤ V _{CM} ≤ One Input AC			6.0	15		kΩ
l _l	Input Current (Under Test)	V _I = +15 V, Other Input -19	5 V	≤V _I ≤+15 V			2.3	mA
I	Input Current (Under Test)	V _I = -15 V, Other Input -19	5 V	≤V _I ≤+15 V			-2.8	mA
V _{OH}	Output Voltage HIGH	$V_{CC} = Min, \Delta V$ $V_{\overline{ENABLE}} = 0.8 V$			2.7	3.4		٧
V _{OL}	Output Voltage LOW	$V_{CC} = Min,$ $\Delta V_{I} = -1.0 V,$		I _{OL} = 4.0 mA			0.4	٧
		V _{ENABLE} = 0.8		I _{OL} = 8.0 mA			0.45	
V _{IL}	Enable Voltage LOW						0.8	V
V _{IH}	Enable Voltage HIGH						2.0	
V _{IC}	Enable Clamp Voltage	V _{CC} = Min, I _I =	-18	mA			-1.5	٧
loz	Off State (High Impedance)	V _{CC} = Max	V	_O = 2.4 V			20	μΑ
	Output Current		٧	_O = 0.4 V			-20	
I _{IL}	Enable Current LOW	V _I = 0.4 V				-0.2	-0.36	mA
liH	Enable Current HIGH	V _I = 2.7 V	V _I = 2.7 V			0.5	20	μΑ
I	Enable Input High Current	V _I = 5.5 V	V _I = 5.5 V			1.0	100	μΑ
· los	Output Short Circuit Current	$V_O = 0 \text{ V}, V_{CC}$ $\Delta V_I = +1.0 \text{ V}$	$V_{O} = 0 \text{ V}, V_{CC} = \text{Max}, \\ \Delta V_{I} = +1.0 \text{ V}$		-15	-50	-85	mA
I _{CC}	Supply Current	V _{CC} = Max, All Outputs Disable		GND,		52	70	mA
V _{HYST}	Input Hysteresis	$T_A = 25$ °C, V_{CC}	; = 5	.0 V, V _{CM} = 0 V		30		mV
t _{PLH}	Input to Output	$T_A = 25$ °C, V_{CC} $C_L = 15$ pF, see				17	25	ns
t _{PHL}	Input to Output		$T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF, see test circuit			17	25	ns
t _{LZ}	Enable to Output		$T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF, see test circuit			20	30	ns
t _{HZ}	Enable to Output		$T_A = 25$ °C, $V_{CC} = 5.0$ V, $C_L = 15$ pF, see test circuit			15	22	ns
t _{ZL}	Enable to Output	$T_A = 25$ °C, V_{CC} $C_L = 15$ pF, se	; = 5 e te	i.0 V, est circuit		15	22	ns
t _{ZH}	Enable to Output	$T_A = 25$ °C, V_{CC} $C_L = 15$ pF, se				15	22	ns


Load Test Circuit for Three-State Outputs

FROM OUTPUT UNDER TEST CI. (Note 4) S1 2kΩ (Note 5) R1 (Note 4) S2 = CROSSIF

Propagation Delay (Notes 1 and 3)




Enable and Disable Times (Notes 2 and 3)



Notes

- 1. Diagram shown for Enable Low.
- 2. S1 and S2 of Load Circuit are closed except where shown.
- 3. Pulse Generator for all Pulses: Rate $\leqslant~$ 1.0 MHz, $\rm Z_O$ = 50 $\Omega,$ $\rm t_r \leqslant~6.0$ ns, $\rm t_f \leqslant~6.0$ ns.
- 4. All diodes are IN916 or IN3064.
- 5. C_L includes probe and jig capacitance.

Typical Application





A Schlumberger Company

μ A3486 RS-422/3 Quad Line Receiver With Three-State Outputs

Linear Division Interface Products

Description

Fairchild's RS-422/3 Quad Receiver features four independent receiver chains which comply with EIA Standards for the electrical characteristics of balanced/unbalanced voltage digital interface circuits. Receiver outputs are 74LS compatible three-state structures which are forced to a high impedance state when the appropriate output control lead reaches a logic zero condition. A PNP device buffers each output control lead to assure minimum loading for either logic one or logic zero inputs. In addition each receiver chain has internal hysteresis circuitry to improve noise margin and discourage output instability for slowly changing input waveforms.

- Four Independent Receiver Chains
- Three-State Outputs
- High Impedance Output Control Inputs
- Internal Hysteresis 50 mV Typical
- Fast Propagation Times 16 ns Typical
- TTL Compatible
- Single 5.0 V Supply Voltage
- Output Rise And Fall Times Less Than 20 ns
- Lead Compatible And Interchangeable With MC3486 And DS3486


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage ³	8.0 V
Input Voltage	8.0 V
Input Common Mode Voltage	± 15 V
Input Differential Voltage	± 25 V

Notes

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- 3. All voltages are with respect to network ground terminal.

Connection Diagram 16-Lead DIP Top View



Order Information

Device Code Package Code Package Description

μΑ3486DC μΑ3486PC 7B 9B Ceramic DIP Molded DIP

Function Table (Each Receiver)

Differential Inputs AB	Enable E	Output Y
V _{ID} ≥0.2 V	Н	Н
-0.2 V < V _{ID} < 0.2 V	Н	?
V _{ID} ≤ -0.2 V	Н	L
Х	L	Z


H = High Level

L = Low Level

? = Indeterminate

X = Immaterial Z = High Impedance (off)

Block Diagram



Recommended Operating Conditions

Symbol	Characteristic	Value	Unit
V _{CC}	Supply Voltage	4.75 to 5.25	٧
V _{CM}	Input Common Mode Voltage Range	-7.0 to +7.0	٧
V _{ID}	Input Differential Voltage Range	6.0	٧
T _A	Operating Temperature	0 to +70	°C

 μ A3486 Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	1	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH	Three-State Control		2.0			٧
V _{IL}	Input Voltage LOW	Three-State Control				0.8	٧
V _{TH(D)}	Differential Input Threshold Voltage ⁵	$-7.0 \text{ V} \le \text{V}_{\text{IC}} \le 7.0 \text{ V},$ V _{IH} = 2.0 V	$I_{O} = -0.4 \text{ mA},$ $V_{OH} \ge 2.7 \text{ V}$			0.2	٧
			I _O = 8.0 mA, V _{OL} ≤ 0.5 V			-0.2	
I _{IB}	Input Bias Current	as Current $V_{CC} = 0 \text{ V or } 5.25 \text{ V},$	V _I = -10 V			-3.25	mA
	Other inputs at	Other inputs at 0 V	V _I = -3.0 V			-1.50	
			V _i = +3.0 V			+1.50	
			V _I = +10 V			+3.25	
V _{OH}	Output Voltage HIGH ⁴	$-7.0 \text{ V} \leq \text{V}_{\text{CM}} \leq 7.0 \text{ V},$ V _{IH} = 2.0 V	$I_{O} = -0.4 \text{ mA},$ $V_{ID} = 0.4 \text{ V}$	2.7			٧
V _{OL}	Output Voltage LOW		I _O = 8.0 mA, V _{ID} = 0.4 V			0.5	

μ**A3486**

μ**A3486** (Cont.) **Electrical Characteristics** Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
loz	Output Third State Leakage Current	$V_{I(D)} = +3.0 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{O} = 0.5 \text{ V}$			-40	μΑ
		$V_{I(D)} = -3.0 \text{ V}, V_{IL} = 0.8 \text{ V}, V_{O} = 2.7 \text{ V}$			40	
los	Output Short Circuit Current ³	$V_{I(D)} = 3.0 \text{ V}, V_{IH} = 2.0 \text{ V}, V_{O} = 0 \text{ V}$	-15		-100	mA
I _{IL}	Input Current LOW	Three-State Control V _{IL} = 0.5 V			-100	μΑ
l _{IH}	Input Current HIGH	Three-State Control V _{IH} = 2.7 V Three-State Control V _{IH} = 5.25 V			20 100	μΑ
V _{IC}	Input Clamp Diode Voltage (Three-State Control)	Three-State Control I _{IC} = -10mA			-1.5	٧
Icc	Supply Current	V _{IL} = 0 V			85	mA

Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$


Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
	Propagation Delay Time Differential	Inputs to Outputs				
t _{PHL(D)}		Output HIGH to LOW		16	35	ns
t _{PLH(D)}		Output LOW to HIGH		16	30	ns
t _{PLZ}	Propagation Delay Time	Control to Output Output LOW to Third State		24	35	ns
t _{PHZ}		Output HIGH to Third State		16	35	ns
t _{PZH}		Output Third State to HIGH		16	30	ns
t _{PZL}		Output Third State to LOW		16	30	ns

Notes

- All currents into device leads are shown as positive, out of device leads are negative. All voltages referenced to ground unless otherwise noted.
- 2. Typical values are $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0$ V, and $V_{IC} = 0$ V.
- 3. Only one output at a time should be shorted.
- 4. Refer to EIA RS-422/3 for exact conditions. Input balance and V_{OH}/V_{OL} levels are tested simultaneously for worst case.
- Differential input threshold voltage and guaranteed output levels are tested simultaneously for worst case.

Parameter Measurement Information

Figure 1 Propagation Delay Differential Input to Output









Figure 2 Propagation Delay Three-State Control Input to Output







Notes

- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, t_{TLH} = t_{THL} = 6.0 ns (10% to 90%), Z_{O} = 50 Ω .
- 2. C_L includes probe and jig cpacitance.
- 3. All diodes are IN916 or equivalent.



μ A3487 RS-422 Quad Line Driver With Three-State Outputs

Linear Division Interface Products

Description

Fairchild's RS-422 Quad Line Driver features four independent driver chains which comply with EIA Standards for the electrical characteristics of balanced voltages digital interface circuits. The outputs are three-state structures which are forced to a high impedance state when the appropriate output control lead reaches a logic zero condition. All input leads are PNP buffered to minimize input loading for either logic one or logic zero inputs. In addition, internal circuitry assures a high impedance output state during the transition between power-up and power-down.

- Four Independent Driver Chains
- Three-State Outputs
- PNP High Impedance Inputs
- Fast Propagation Time
- TTL Compatible
- Single 5.0 V Supply Voltage
- Output Rise And Falls Times Less Than 20 ns
- Lead Compatible And Interchangeable With MC3487
 And DS3487


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Plastic DIP	1.04 W
Supply Voltage ³	8.0 V
Input Voltage	5.5 V
· · ·	

Notes

- 1. $T_{J~Max} = 150$ °C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- 3. All voltages are with respect to network ground terminal.

Connection Diagram 16-Lead DIP (Top View)



Order Information

Device Code Package Code Package Description

 μ A3487DC 7B Ceramic DIP μ A3487PC 9B Molded DIP

Function Table (Each Driver)

		Outputs
Input	Enable	Y Z
Н	Н	H L
L	Н	L H
X	L	Z Z

H = High Level


L = Low Level

X = Immaterial

Z = High Impedance (off)

μ**Α3487**

Block Diagram



 μ A3487 Electrical Characteristics 4.75 V \leq V_{CC} \leq 5.25 V, T_A = 0°C to 70°C, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
V _{IL}	Input Voltage LOW				0.8	٧
V _{IH}	Input Voltage HIGH		2.0			٧
l _{IL}	Input Current LOW	V _{IL} = 0.5 V			-400	μΑ
l _{IH}	Input Current HIGH	V _{IH} = 2.7 V			+50	μΑ
		V _{IH} = 5.5 V			+100	
V _{IC}	Input Clamp Voltage	I _I = -18 mA			-1.5	٧
V _{OL}	Output Voltage LOW	I _{OL} = 48 mA			0.5	٧
V _{OH}	Output Voltage HIGH	I _{OH} = -20 mA	2.5			٧
los	Output Short Circuit Current ³	V _{IH} = 2.0 V	-40		-140	mΑ
loz	Output Leakage Current Hi-Z State	$V_{IL} = 0.5 \text{ V}, V_{IL} (z) = 0.8 \text{ V}$			+100	μΑ
		$V_{IH} = 2.7 \text{ V}, C_{IL} (z) = 0.8 \text{ V}$			+100	
I _{OL(off)}	Output Leakage Current	$V_{OH} = 6.0 \text{ V}, V_{CC} = 0 \text{ V}$			+100	μΑ
	Power Off	$V_{OL} = -0.25 \text{ V}, V_{CC} = 0 \text{ V}$			-100	
V _{OS} -∇ _{OS}	Output Offset Voltage Difference ²				± 0.4	٧
V _{OD}	Output Differential Voltage ²		2.0			٧
ΔV_{OD}	Output Differential Voltage Change				± 0.4	٧
Iccx	Supply Current ⁴	Control Leads Gnd			105	mA
lcc		Control Leads 2.0 V			85	mA

μ**A3487** (Cont.)

Electrical Characteristics


Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PHL}	Propagation Delay Times	High to Low Input			20	ns
t _{PLH}		Low to High Input			20	ns
t _{THL}	Output Transition	High to Low Input			20	ns
t _{TLH}	Times - Differential	Low to High Input			20	ns
t _{PHZ(E)}	Propagation Delay	R _L = 200, C _L = 50 pF			25	ns
t _{PLZ(E)}	Control to Output	R _L = 200, C _L = 50 pF			25	ns
t _{PZH(E)}		R _L = ∞, C _L = 50 pF			30	ns
t _{PZL(E)}		R _L = 200, C _L = 50 pF			30	ns

- Typical values are T_A = 25°C, V_{CC} = 5.0 V
 See EIA Specification RS-422 for exact test conditions
- 3. Only one output may be shorted at a time
- 4. Circuit in three-state condition


Parameter Measurement Information

Figure 1 Three-State Enable Test Circuit and Waveforms



Parameter Measurement Information (Cont.)

Figure 2 Propagation Delay Times Input to Output Waveforms and Test Circuit








Figure 3 Output Transition Times Circuit and Waveforms





Notes

- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, t_{TLH} = $t_{THL} \leqslant$ 5.0 ns (10% to 90%), Z_O = 50 Ω .
- 2. C_L includes probe and jig capacitance.
- 3. All diodes are IN3064 or equivalent.
- 4. All diodes are IN914 or equivalent.



μA55107A • μA75107A μA75107B • μA75108B Dual Line Receivers

Linear Division Interface Products

Description


The devices in this series are high speed, two channel line receivers with common voltage supply and ground terminals. They are designed to detect input signals of 25 mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL compatible output logic levels. They feature high input impedance and low input currents which induce very little loading on the transmission line making these devices ideal for use in party line systems. The receiver input common mode voltage range is \pm 3.0 V but can be increased to \pm 15 V by the use of input attenuators. Separate or common strobes are available. The µA55107A/µA75107A circuits feature an active pull-up (totem-pole output). The μ A75108B circuit features an open collector output configuration that permits wired-OR connections. The receivers are designed to be used with the μ A55110A/ μ A75110A line drivers. These line receivers are useful in high speed balanced, unbalanced and party-line transmission systems and as data comparators.

- High Speed
- Standard Supply Voltages
- Dual Channels
- High Common Mode Rejection Ratio
- High Input Impedance
- High Input Sensitivity
- Input Common Mode Voltage Range Of ± 3.0 V
- Separate Or Common Strobes
- Wired-OR Output Capability
- High DC Noise Margins
- Strobe Input Clamp Diodes
- Input Is Diode Protected Against Power-Off Loading On B Version Devices

Abaduta Maximum Datinga

Absolute maximum hatings	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA55107A)	-55°C to +125°C
Commercial (µA75107A/B,	
μA75108B)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Information


Device Code	Package Code	Package Description
μA55107ADM	6A	Ceramic DIP
μΑ75107ADC	6A	Ceramic DIP
μA75107APC	9A	Molded DIP
μΑ75107ASC	KD	Molded Surface Mount
μΑ75107BDC	6A	Ceramic DIP
μA75107BPC	9A	Moided DIP
μΑ75107BSC	KD	Molded Surface Mount
μA75108BPC	9A	Molded DIP
μA75108BSC	KD	Molded Surface Mount

Supply Voltage ³	± 7.0 V
Differential Input Voltage ⁴	± 6.0 V
Common Mode Input Voltage ³	± 5.0 V
Strobe Input Voltage ³	5.5 V

Notes

- T_{J Max} = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- 3. These voltages are with respect to network ground terminal.
- These voltages are at the noninverting (+) terminal with respect to the inverting (-) terminal.

Equivalent Circuit




Note

Components shown with dashed lines are applicable to the μ A55107A and μ A75107B only. See description for differences between A and B versions.


Circuit Differences Between A and B Versions

The essential difference between the μ A55107A/ μ A75107A and μ A75107B versions is shown in the following schematics of the input stage:

A Version




B Version




The input protection diodes are useful in certain party-line systems which may have multiple V + power supplies and, in which case, may be operated with some of the V + supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:

A Version



B Version




This would be a problem in specific systems which might possibly have the transmission lines biased to some potential greater than 1.4 V. Since this is not a widespread application problem, both the A and B versions will be available. The ratings and characteristic specifications of the B versions are the same as those of the A versions.

Truth Table

Differential	Stro	bes	
Inputs A-B	G	s	Output
V _{ID} ≥25 mV	L or H	L or H	Н
$-25 \text{ mV} < V_{\text{ID}} < 25 \text{ mV}$	L or H	L	Н
	L	L or H	Н
	Н	Н	Indeterminate
V _{ID} ≤-25 mV	L or H	L	Н
	L	L or H	Н
	Н	Н	L

Recommended Combinations of Input Voltage for Line Receivers



PC0617

μA55107A, **μA75107A**, **μA75107B**

Electrical Characteristics Over recommended operating temperature range with V+ = Max and V- = Max, unless otherwise specified.^{1, 3}

DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
I _{IH}	Input Current HIGH	$V_{DIFF} = 0.5 \text{ V}, V_{CM} = -3.0 \text{ V}$	V to +3.0 V		30	75	μΑ
I _{IL}	Input Current LOW	$V_{DIFF} = -2.0 \text{ V}, V_{CM} = -3.0$	V to +3.0 V			-10	μΑ
I _{IH(G)}	Gate Input Current HIGH	V _(G) = 2.4 V				40	μΑ
		V _(G) = V+				1.0	mA
l _{IL(G)}	Gate Input Current LOW	V _(G) = 0.4 V				-1.6	mA
I _{IH(ST)}	Strobe Input Current HIGH	V _(ST) = 2.4 V				80	μΑ
		V _(ST) = V+	V _(ST) = V+			2.0	mA
I _{IL(ST)}	Strobe Input Current LOW	V _(ST) = 0.4 V				-3.2	mA
V _{OH}	Output Voltage HIGH	$I_{OH} = -400 \mu A,$ $V_{CM} = -3.0 \text{ V to } +3.0 \text{ V}$	V _{CC} = Min	2.4			٧
V _{OL}	Output Voltage LOW	I _{OL} = 16 mA, V _{CM} = -3.0 V to +3.0 V	V _{CC} = Min			0.4	٧
los	Output Short Circuit Current ²	V _O = 0 V		-18	***************************************	-70	mA
1+	Positive Supply Current	V _O = V _{OH} , I _{OH} = 0 V, T _A =		18	30	mA	
1-	Negative Supply Current	V _O = V _{OH} , I _{OH} = 0 V, T _A =	= 25°C	-	-8.4	-15	mA

AC Characteristics $V_{CC} = \pm 5.0$ V, $R_L = 390$ Ω , $C_L = 50$ pF, $T_A = 25$ °C. (See Test Circuit)

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH(D)}	Propagation Delay Time			17	25	ns
t _{PHL(D)}				17	25	ns
t _{PLH(S)}				10	15	ns
t _{PHL(S)}				10	15	ns

μ**A75108B** DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{IH}	Input Current HIGH	$V_{DIFF} = 0.5 \text{ V}, V_{CM} = -3.0 \text{ V to } +3.0 \text{ V}$		30	75	μΑ
I _{IL}	Input Current LOW	$V_{DIFF} = -2.0 \text{ V}, V_{CM} = -3.0 \text{ V to } +3.0 \text{ V}$			-10	μΑ
I _{IH(G)}	Gate Input Current HIGH	V _(G) = 2.4 V			40	μΑ
		V _(G) = V+			1.0	mA
I _{IL(G)}	Gate Input Current LOW	V _(G) = 0.4 V			-1.6	mA
I _{IH(ST)}	Strobe Input Current HIGH	V _(ST) = 2.4 V			80	μΑ
		V _(ST) = V+			2.0	mA
		, ,	1	1		1

 μ **A75108B** (Cont.)

Electrical Characteristics Over recommended operating temperature range with V+ = Max and V- = Max, unless otherwise specified.^{1, 3}

Symbol	Characteristic	Condition		Min	Тур	Max	Unit	
I _{IL(ST)}	Strobe Input Current LOW	ST) Strobe Input Current LOW V _(ST) = 0.4 V		V _(ST) = 0.4 V			-3.2	mA
V _{OL}	Output Voltage LOW	$I_{OL} = 16 \text{ mA},$ $V_{CM} = -3.0 \text{ V to } +3.0 \text{ V}$	V _{CC} = Min			0.4	٧	
Іон	Output Current HIGH	V _O = V+	V _{CC} = Min			250	μΑ	
1+	Positive Supply Current	V _O = V _{OH} , I _{OH} = 0 V, T _A = 25°C			18	30	mA	
I-	Negative Supply Current	V _O = V _{OH} , I _{OH} = 0 V, T _A = 25°C			-8.4	-15	mA	

AC Characteristics $V_{CC}=\pm\,5.0$ V, $R_L=390$ Ω , $C_L=15$ pF, $T_A=25^{\circ}C$. (See Test Circuit)


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH(D)}	Propagation Delay Time			19	25	ns
t _{PHL(D)}				19	25	ns
t _{PLH(S)}				13	20	ns
t _{PHL(S)}	7			13	20	ns

Notes


- 1. For μ A55107A guaranteed supply voltage range is \pm 4.5 V to \pm 5.5 V and operating temperature range is -55°C \leqslant T_A \leqslant + 125°C. For μ A75107A/B and μ A75108B guaranteed supply voltage range is \pm 4.75 V to \pm 5.25 V and operating temperature range is 0°C \leqslant T_A \leqslant 70°C.
- 2. Not more than one output should be shorted at a time.
- 3. V_{CC} Max implies ± 5.5 V or ± 5.25 V, depending on device type.

Typical Performance Curves


Output Voltage vs Differential Input Voltage



Input Current HIGH Into 1A or 2A vs Ambient Temperature



High Logic Level Supply Current vs Ambient Temperature




PC06161


μΑ55107Α • μΑ75107Α μΑ75107Β • μΑ75108Β

Typical Performance Curves (Cont.)


μ A55107A, μ A75107A/B Propagation Delay Time (Differential Inputs) vs Ambient Temperature




μ A75108B Propagation Delay Time LOW-to-HIGH Level vs Ambient Temperature




μΑ75108B Propagation Delay Time HIGH-to-LOW level vs Ambient Temperature




μΑ75108B Propagation
Delay Time (Strobe Inputs) vs
Ambient Temperature




μΑ55107A, μΑ75107A/B Propagation Delay Time (Strobe Inputs) vs Ambient Temperature



Voltage Waveforms




AC Test Circuit



Notes


- 1. The pulse generators have the following characteristics: t_r = t_f = 1.0 \pm 5.0 ns, t_{p1} = 500 ns, PRR = 1.0 MHz, t_{p2} = 1.0 μs , PRR = 500 kHz, Z_O = 50 Ω .
- Strobe input pulse is applied to Strobe A when inputs A1 A2 are being tested; to common Strobe when inputs A1 – A2 or B1 – B2 are being tested; and to Strobe B when inputs B1 – B2 are being tested.
- 3. C_L includes probe and jig capacitance.
- 4. All diodes are 1N916.

Basic Balanced-Line Transmission System



CH018

Data-Bus or Party-Line System



Application

The µA55107A, µA75107A dual line circuits are designed specifically for use in high speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver output circuit allows terminated transmission lines to be driven at normal line impedances. High speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Cross-talk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately (30 + 1.3L) ns, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver input logic levels. The voltage difference is approximately:

$$V_{DIFF} \simeq 1/2 I_{O(on)} \cdot R_{T}$$
 (1)

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low

as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line termination resistors (R_T) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:

$$V_{DIFF} \simeq I_{O(on)} \cdot R_{T}$$
 (2)

The strobe feature of the receivers and the inhibit feature of the drivers allow the μ A55107A, μ A75107A dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time multiplexed on the transmission line. The μ A55107A, μ A75107A device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.


The µA55107A, µA75107A dual line circuits may also be used in unbalanced or single line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environment noise is not severe.

The receiver threshold level is established by applying a DC reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so

μΑ55107Α • μΑ75107Α μΑ75107Β • μΑ75108Β

that signal swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of -3.0 V to +3.0 V. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

Unbalanced or Single-Line Systems



Precautions in the Use of μ A55107A, μ A75107A and μ A75108B Dual Line Receivers

The following precaution should be observed when using or testing μ A55107A, μ A75107A line circuits.


When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3.0 V and +3.0 V, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.

The μ A55107A, μ A75107A and μ A75108B line receivers feature a common mode input voltage range of \pm 3.0 V. This satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common mode range can be extended by the use of external input attenuators. Common mode input voltages can in this way be reduced to \pm 3.0 V at the receiver input terminals. Differential data signals will be reduced propor-


tionately. Input sensitivity, input impedance and delay times will be adversely affected.

The μ A75108B line receivers feature an open-collector-out-put circuit that can be connected in the DOT-OR logic configuration with other μ A75108B outputs. This allows a level of logic to be implemented without additional logic delay.

Increasing Common Mode Input Voltage Range of Receiver



μΑ75108B Wired-OR Output Connections





A Schlumberger Company

μΑ55110Α • μΑ75110Α **Dual Line Drivers**

Linear Division Interface Products

Description

The µA55110A/µA75110A have improved output current regulation with supply voltage and temperature variations. The higher current outputs allow data to be transmitted over longer lines. These drivers offer optimum performance when used with the μ A55107A, μ A75107A, μ A75107B, and μA75108B line receivers.

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the two drivers is in the output current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by LOW logic levels on the inhibit inputs.

The inhibit feature is provided so the circuits can be used in party line or data bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver logic versatility. The output current in the inhibited mode, IO(off), is specified so that minimum line loading is induced when the driver is used in a party line system with other drivers. The output impedance of the driver in the inhibited mode is very high; the output impedance of output transistor is biased to cutoff.


- No Output Transients On Power-Up Or Down
- Improved Stability Over Supply Voltage And **Temperature Ranges**
- Constant Current, High Impedance Outputs
- High Speed 15 ns
- Standard Supply Voltages
- Inhibitor Available For Driver Selection
- High Common Mode Output Voltage Range (-3.0 V to 10 V)
- TTL Input Compatibility
- Extended Temperature Range

Function Table

		Inputs			
	Logic		Inhibitor		puts
Α	В	С	C D		A2/B2
Х	X	L	X	OFF	OFF
X	Х	X	L	OFF	OFF
L	X	Н	Н	ON	OFF
X	L	Н	Н	ON	OFF
Н	Н	Н	Н	OFF	ON

H = HIGH, L = LOW, X = Don't Care

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)




Order Information									
Device Code	Package Code	Package Description							
μA55110ADM	6A	Ceramic DIP							
μA75110ADC	6A	Ceramic DIP							
μA75110APC	9A	Molded DIP							
μA75110ASC	KD	Molded Surface Mount							

Absolute	Maximum	Ratings
Storage To	mnoraturo E	Pange

Storage remperature hange	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA55110A)	-55°C to +125°C
Commercial (µA75110A)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage ³	± 7.0 V
Input Voltage (any input)	5.5 V
Output Voltage (any output)	-5.0 V to 12 V

- 1. T_{J Max} = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature. derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- 3. Voltage values are with respect to network ground terminal.

Equivalent Circuit



EQ00370F

μ **A55110A** • μ **A75110A**

Recommended Operating Conditions¹

			μ Α 55110 Α			μ Α 75110 Α			
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Unit	
V+	Positive Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	٧	
V –	Negative Supply Voltage	-4.5	-5.0	-5.5	-4.75	-5.0	-5.25	٧	
V _{CM} +	Positive Common Mode Voltage	0		10	0		10	٧	
V _{CM} -	Negative Common Mode Voltage	0		-3.0	0		-3.0	٧	
T _A	Operating Temperature	-55	25	125	0	25	70	°C	

 μ A55110A, μ A75110A Electrical Characteristics Over recommended operating temperature range, unless otherwise specified.

DC Characteristics

Symbol	Characteristic		Condition ²	Min	Typ ³	Max	Unit
V _{IH}	Input Voltage HIGH			2.0			V
V _{IL}	Input Voltage LOW					0.8	٧
V _{IC}	Input Clamp Voltage		V _{CC} = Min, I _I = -12 mA		-0.9	-1.5	V
I _{O(on)}	Output Current		$V_{CC} = Max$, $V_O = 10 \text{ V}$		12	15	mA
			$V_{CC} = Min, V_O = -3.0 V$	6.5	12		}
I _{O(off)}	Off-State Output Curr	ent	V_{CC} = Min, V_O = 10 V			100	μΑ
11	Input Current At Maximum	A, B or C Inputs	V _{CC} = Max, V _I = 5.5 V			1.0	mA
	Input Voltage	D Input				2.0	
I _{IH}	Input Current HIGH	A, B or C Input	$V_{CC} = Max$, $V_I = 2.4 \text{ V}$			40	μΑ
		D Input				80	
I _{IL}	Input Current LOW	A, B or C Inputs	$V_{CC} = Max$, $V_I = 0.4 V$			-3.0	mA
		D Input				-6.0	1
I+ (on)	Positive Supply Curre With Driver Enabled	nt	V _{CC} = Max, A & B Inputs at 0.4 V,		23	35	mA
I- _(on)	Negative Supply Current With Driver Enabled		C & D Inputs at 2.0 V		-34	-50	mA
I+ _(off)	Positive Supply Curre With Driver Inhibited	nt	V _{CC} = Max, A, B, C, & D Inputs		21		mA
I- _(off)	Negative Supply Curr With Driver Inhibited	ent	at 0.4 V		-17		mA

μA55110A • μA75110A

μ A55110A, μ A75110A (Cont.) Electrical Characteristics


AC Characteristics $V_{CC} = \pm 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	From (Input)	To (Output)	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	$C_L = 40 \text{ pF},$	A or B	1 or 2		9.0	15	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$R_L = 50 \Omega$ See Test				9.0	15	ns
t _{PLH}	Propagation Delay Time, LOW to HIGH	Circuit	C or D	1 or 2		16	25	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW					13	25	ns

Notes

- When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.
- For conditions shown as Min or Max, use appropriate value specified under recommended operating conditions.
- 3. All typical values are $V_{CC} = \pm 5.0$ V, $T_A = 25$ °C


AC Test Circuit



- 1. The pulse generators have the following characteristics: $t_r=t_f=10~\pm5.0$ ns, $t_{w1}=500$ ns, PRR = 1.0 MHz, $t_{W2}=1.0~\mu s$, PRR = 500 kHz, $Z_O=50~\Omega$.
- 2. C_L includes probe and jig capacitance.
- 3. For simplicity, only one channel and the inhibitor connections are shown.


μ **A55110A •** μ **A75110A**

AC Waveforms



Typical Applications

Simplex Operation




AFRONS

μ A55110A • μ A75110A

Typical Applications (Cont.)

Half-Duplex Operation



- All drivers are µA75110A or µA55110A. Receivers are µA75107A or µA75108B. Twisted-pair or coaxial transmission line should be used for minimum noise and cross talk.
- When only one driver in a package is being used, the outputs of the other driver should either be grounded or inhibited to reduce power dissipation.



μA75150 RS-232C Dual Line Driver

Linear Division Interface Products

Description

The μ A75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. A rate of 20K bps can be transmitted with a full 2500 pF load. Other applications are in data transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from +12 V and -12 V power supplies.

- Withstands Sustained Output Short Circuit To Any Low Impedance Voltage Between -25 V And +25 V
- 2.0 μs Max Transition Time Through The +3.0 V To -3.0 V Transition Region Under Full 2500 pF Load
- Inputs Compatible With Most TTL And DTL Families
- Common Strobe Input
- Inverting Output
- Slew Rate Can Be Controlled With An External Capacitor At The Output
- Standard Supply Voltages ± 12 V


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-8	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Molded DIP	1.04 W
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
Supply Voltage	± 15 V
Input Voltage ³	15 V
Applied Output Voltage ³	± 25 V

Notes

- T_{J Max} = 175°C for the Ceramic DIP, and 150°C for the Molded DIP and SO-14.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- 3. Voltage values are with respect to network ground.

Connection Diagram 14-Lead DIP (Top View)




Order Information


Device Code Package Code Package Description

μA75150PC 9A Molded DIP

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Equivalent Circuit (1/2 of Circuit)



Note Component values shown are nominal.

EQ00250

Recommended Operating Conditions

Symbol	Characteristics	Min	Тур	Max	Unit
V +	Positive Supply Voltage	10.8	12	13.2	٧
V -	Negative Supply Voltage	- 10.8	- 12	- 13.2	٧
VI	Input Voltage	0		5.5	٧
V _O	Applied Output Voltage			± 15	٧
T _A	Operating Temperature	0	25	70	°C

 μ A75150 Electrical Characteristics $T_A = 0$ to 70°C, unless otherwise specified.¹

DC Characteristics

Symbol	Characteristic	С	ondition	Figure	Min	Typ ²	Max	Unit
V _{IH}	Input Voltage HIGH			1	2.0			٧
V _{IL}	Input Voltage LOW			2			0.8	٧
V _{OH}	Output Voltage HIGH	V+ = 10.8 V, V - V _{IL} = 0.8 V, R _L =	$=-13.2$ V, 3.0 k Ω to 7.0 k Ω	2	5.0	8.0		V
V _{OL}	Output Voltage LOW	$V_{CC} = \pm 10.8 \text{ V}, \text{ V}$ $R_L = 3.0 \text{ k}\Omega \text{ to } 7$	/ _{IH} = 2.0 V, ′.0 kΩ	1		-8.0	-5.0	V
I _{IH}	Input Current HIGH	$V_{CC} = \pm 13.2 \text{ V},$	Data Input	3		1.0	10	μΑ
		V _I = 2.4 V	Strobe Input			2.0	20	
I _I L	Input Current LOW	$V_{CC} = \pm 13.2 \text{ V},$	Data Input	3		-1.0	-1.6	mA
		$V_1 = 0.4$	Strobe Input			-2.0	-3.2	
los	Output Short	V _{CC} = ± 13.2 V	V _O = 25 V	4		2.0		mA
	Circuit Current		V _O = -25 V			-3.0		
			$V_O = 0 \ V, \ V_I = 3.0 \ V$			15		
			$V_O = 0$ V, $V_I = 0$ V			-15		
I+ _H	Positive Supply Current HIGH	V _{CC} = ± 13.2 V, V _I = 3.0 V, R _L = 3	3.0 kΩ,	5		10	22	mA
I- _Н	Negative Supply Current HIGH	T _A = 25°C				-1.0	-10	mA
I+L	Positive Supply Current LOW		$V_1 = 3.0 \text{ V}, R_L = 3.0 \text{ k}\Omega,$			8.0	17	mA
I-L	Negative Supply Current LOW	T _A = 25°C				-9.0	-20	mA

AC Characteristics $V_{CC} = \pm 12 \text{ V}, T_A = 25 ^{\circ}\text{C}.$


Symbol	Characteristic	Condition	Figure	Min	Typ ²	Max	Unit
t _{TLH}	Transition Time, Output LOW to HIGH	C _L = 2500 pF,	6	0.2	1.4	2.0	μs
t _{THL}	Transition Time, Output HIGH to LOW	$R_L = 3.0 \text{ k}\Omega \text{ to } 7.0 \text{ k}\Omega$		0.2	1.5	2.0	μs
t _{TLH}	Transition Time, Output LOW to HIGH	$C_L = 15 \text{ pF}, R_L = 7.0 \text{ k}\Omega$	6		40		ns
t _{THL}	Transition Time, Output HIGH to LOW				20		ns
t _{PLH}	Propagation Delay Time, Output LOW to HIGH	$C_L = 15$ pF, $R_L = 7.0$ k Ω	6		60		ns
t _{PHL}	Propagation Delay Time, Output HIGH to LOW				45		ns

The algebraic convention where the most positive (least negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5.0 V is the maximum, the typical value is a more negative voltage.

^{2.} All typical values are at V_{CC} = \pm 12 V, T_A = 25°C.

Typical Performance Curves

Typical Output Current vs Applied Output Voltage



PC06071F

Test Circuits

Figure 1 V_{IH}, V_{OL}





Figure 3 I_{IH}, I_{IL}



Notes

- 1. Each input is tested separately.
- 2. When testing ${\rm I}_{\rm IH},$ the other input is at 3.0 V; when testing ${\rm I}_{\rm IL},$ the other input is open.
- 3. $I_{\mbox{\scriptsize OS}}$ is tested for both input conditions at each of the specified output conditions.

Figure 2 V_{IL}, V_{OH} (Note 1)




Figure 4 los




Figure 5 I+H, I-H, I+L, I-L (Note 1)






Figure 6 Switching Characteristics



Notes

- Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
- 2. The pulse generator has the following characteristics: duty cycle $\!\leqslant\!$ 50%, $\rm Z_{O}$ = 50 Ω .
- 3. C_L includes probe and jig capacitance.

Voltage Waveforms





μΑ75154 RS-232C Quad Line Receiver

Linear Division Interface Products

Description


The μ A75154 is a monolithic quad line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are for relatively short, single line, point-to-point data transmission and for level translators. Operation is normally from a single 5.0 V supply; however, a built-in option allows operation from a 12 V supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold control terminals are connected to the $V_{\rm CC1}$ terminal, lead 15, even if power is being supplied via the alternate $V_{\rm CC2}$ terminal, lead 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode of operation, if the input voltage goes to zero, the output voltage will remain LOW or HIGH as determined by the previous input.

For fail-safe operation, the threshold control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open circuit condition, the output will go HIGH regardless of the previous input condition.

- Input Resistance 3.0 k Ω To 7.0 k Ω Over Full RS-232C Voltage Range
- Input Threshold Adjustable To Meet Fail-Safe Requirements Without Using External Components
- Built-In Hysteresis For Increased Noise Immunity
- Inverting Output Compatible With DTL Or TTL
- Output With Active Pull-Up For Symmetrical Switching Speeds
- Standard Supply Voltages 5.0 V Or 12 V

Connection Diagram 16-Lead DIP (Top View)




Order Information								
Device Code	Package Code	Package Description						
μΑ75154DC	6B	Ceramic DIP						
μΑ75154PC	9B	Molded DIP						

Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage (Lead 15)3	7.0 V
Alternate Supply Voltage (Lead 16) ³	14 V
Input Voltage ³	± 25 V

- 1. T_{J Max} = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- 3. Voltage values are with respect to network ground terminal.

Equivalent Circuit (Note 1)



Notes

- Component values shown are normal.
- When using V_{CC1}, V_{CC2} may be left open or shorted to V_{CC1}. When using V_{CC2}, V_{CC1} must be left open or connected to the threshold control leads.

Recommended Operating Conditions

Symbol	Characteristic	Min	Тур	Max	Unit
V _{CC1}	Supply Voltage	4.5	5	5.5	٧
V _{CC2}	Supply Voltage	10.8	12	13.2	٧
V _I	Input Voltage			± 15	٧
N	Normalized Fan Out from Each Output			10	
T _A	Operating Temperature	0	25	70	°C

 μ A75154 Electrical Characteristics $T_A = 0$ to 70°C unless otherwise specified.³

DC Characteristics

Symbol	Chara	acteristic	Condition	Figure	Min	Typ ²	Max	Unit
V _{IH}	Input Voltage HIGH			1	3.0			٧
V _{IL}	Input Voltage LOW			1			-3.0	٧
V _{TH+}	Positive-Going	Normal Operation		1	0.8	2.2	3.0	٧
	Threshold Voltage	Fail-Safe Operation			0.8	2.2	3.0	
V _{TH} _	Negative-Going	Normal Operation		1	-3.0	-1.1	0	٧
	Threshold Voltage	Fail-Safe Operation			0.8	1.4	3.0	
(V _{TH+}) –	Hysteresis	Normal Operation		1	0.8	3.3	6.0	٧
(V _{TH} _)		Fail-Safe Operation			0	0.8	2.2	
V _{OH}	Output Voltage HIGH		$I_{OH} = -400 \ \mu A$	1	2.4	3.5		٧
V _{OL}	Output Voltage LOV	V	I _{OL} = 16 mA	1		0.23	0.4	>
R _I	Input Resistance		$\Delta V_1 = -25 \text{ V to } -14 \text{ V}$	2	3.0	5.0	7.0	kΩ
			$\Delta V_1 = -14 \text{ V to } -3.0 \text{ V}$		3.0	5.0	7.0	
			$\Delta V_1 = -3.0 \text{ V to } +3.0 \text{ V}$		3.0	6.0		
			$\Delta V_{I} = 3.0 \text{ V to } 14 \text{ V}$	1	3.0	5.0	7.0	
			$\Delta V_{i} = 14 \text{ V to } 25 \text{ V}$		3.0	5.0	7.0	
V _{I (open)}	Input Open Circuit	Voltage	I _I = 0 mA	3	0	0.2	2.0	٧
los	Output Short Circuit	Current ¹	V _{CC1} = 5.5 V, V _I = -5 V	4	-10	-20	-40	mA
I _{CC1}	Supply Current from	ı V _{CC1}	V _{CC1} = 5.5 V, T _A = 25°C	5		20	35	mA
I _{CC2}	Supply Current from	V _{CC2}	V _{CC2} = 13.2 V, T _A = 25°C			23	40	mA


AC Characteristics $V_{CC1} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW-to-HIGH	$C_L = 50$ pF, $R_L = 390$ Ω	6		22		ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW				20		ns
t _{TLH}	Transition Time, LOW-to-HIGH]			9.0		ns
t _{THL}	Transition Time, HIGH-to-LOW				6.0		ns

- 1. Not more than one output should be shorted at a time.
- 2. All typical values are at $V_1 = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$.
- 3. The algebraic convention where the most positive (least negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3.0 V is the maximum, the minimum limit is a more negative voltage.

Typical Characteristics

Output Voltage vs Input Voltage (Note 1)




Note

 For normal operation, the threshold controls are connected to V_{CC1}. For fail-safe operation, the threshold controls are open.

DC Test Circuits

Figure 1 $\,$ V $_{IH},$ V $_{IL},$ V $_{TH}$ + , V $_{TH}$ - , V $_{OH},$ V $_{OL}$



Note

 Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


DC Test Circuits (Cont.)

Test Table

Test	Measure	In	Т	Out	V _{CC1}	V _{CC2}
Open circuit input	V _{OH}	Open	Open	Іон	4.5 V	Open
(fail-safe)	V _{OH}	Open	Open	Іон	Open	10.8 V
V _{TH+ Min} ,	V _{OH}	0.8 V	Open	Іон	5.5 V	Open
V _{TH- Min} (fail-safe)	V _{OH}	0.8 V	Open	Іон	Open	13.2 V
V _{TH- Min} (normal)	V _{OH}	Note 1	Lead 15	Іон	5.5 V and TH	Open
	V _{OH}	Note 1	Lead 15	Іон	ТН	13.2 V
V _{IL Max} ,	V _{OH}	-3.0 V	Lead 15	Іон	5.5 V and TH	Open
V _{TH- Min} (normal)	V _{OH}	-3.0 V	Lead 15	Іон	ТН	13.2 V
V _{IH Min} , V _{TH+ Max} ,	V _{OL}	3.0 V	Open	l _{OL}	4.5 V	Open
V _{TH- Max} (fail-safe)	V _{OL}	3.0 V	Open	loL	Open	10.8 V
V _{IH Min} ,	V _{OL}	3.0 V	Lead 15	l _{OL}	4.5 V and TH	Open
V _{TH+ Max} (normal)	V _{OL}	3.0 V	Lead 15	loL	TH	10.8 V
V _{TH- Max} (normal)	V _{OL}	Note 2	Lead 15	l _{OL}	5.5 V and TH	Open
	V _{OL}	Note 2	Lead 15	loL	ТН	13.2 V

- Momentarily apply -5.0 V, then 0.8 V.
 Momentarily apply 5.0 V, then ground.

Figure 2 R_I



$$R_i = \frac{\Delta V_i}{\Delta L_i}$$


Test Table

тн	V _{CC1}	V _{CC2}
Open	5.0 V	Open
Open	GND	Open
Open	Open	Open
Lead 15	TH and 5.0 V	Open
GND	GND	Open
Open	Open	12 V
Open	Open	GND
Lead 15	TH	12 V
Lead 15	TH	GND
Lead 15	TH	Open

μ**Α75154**

DC Test Circuits (Cont.)

Figure 3 V_{I(open)}



Test Table

ТН	V _{CC1}	V _{CC2}
Open	5.5 V	Open
Lead 15	5.5 V	Open
Open	Open	13.2 V
Lead 15	TH	13.2 V

Figure 4 I_{OS} (Note 1)






Figure 5 I_{CC} (Note 2)




- 1. Each output is tested separately.
- 2. All four line receivers are tested simultaneously. Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

μ**Α**75154

AC Test Circuit



Voltage Waveforms



- Notes
 1. The pulse generator has the following characteristics: t_W = 200 ns, duty cycle ≤ 20%, Z_O = 50 Ω.
 2. C_L includes probe and jig capacitance.
 3. All diodes are 1N3064.



μ A75450/60/70 Series Dual Peripheral Drivers

Linear Division Interface Products

Description

The μ A75400 series of devices are dual high speed general purpose interface drivers that convert TTL and DTL logic levels to high current drive capability. The μ A75450 features two TTL NAND gates and two uncommitted transistors. The μ A75451, μ A75452, and μ A75453 feature two standard series 74 TTL gates in AND, NAND and OR configurations respectively, driving the base of two high voltage, high current, uncommitted collector output transistors.

The μ A75400 series offers flexibility in designing high speed logic buffers, power drivers, lamp drivers, line drivers, MOS drivers, clock drivers, and memory drivers.

- No Latch-Up Up To 55 V
- High Output Current Capability
- TTL Or DTL Input Compatibility
- Input Clamp Diodes
- 5.0 V Supply Voltage

Absolute Maximum Ratings

	μ Α7 5450	μ Α 75451 μ Α 7546: μ Α 75452 μ Α 7546: μ Α 75453 μ Α 7547: μ Α 7547:
Storage Temperature Range ¹ Ceramic DIP	-65°C to +175°C	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C	-65°C to +150°C
Operating Temperature Range	0°C to +70°C	0°C to +70°C
Lead Temperature Ceramic DIP (soldering, 60 s)	300°C	300°C
Molded DIP and SO-8 (soldering, 10 s)	265°C	265°C
Internal Power Dissipation ^{2, 3} 14L-Ceramic DIP	1.36 W	
14L-Molded DIP	1.04 W	
8L-Ceramic DIP		1.30 W
8L-Molded DIP		0.93 W
SO-8		0.81 W
Supply Voltage ⁴	7.0 V	7.0 V
Input Voltage ⁴	5.5 V	5.5 V
Inter-emitter Voltage ⁵	5.5 V	5.5 V
V _{CC} to Substrate Voltage ⁹	35 V	
Collector to Substrate Voltage ⁹	35 V	
Collector to Base Voltage	35 V	
Collector to Emitter Voltage ⁶	30 V	
Emitter to Base Voltage	5.0 V	
Output Voltage ^{4 and 7}		Table 2
Continuous Collector Current ⁸	300 mA	
Continuous Output Current ⁸		300 mA

- 1. μ A75452 is Molded DIP and SO-8 only.
- 2. $T_{J Max} = 175$ °C for the Ceramic DIP, and 150°C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
- Voltage values are with respect to network ground terminal unless otherwise specified.
- This is the voltage between two emitters of a mulitiple emitter input transistor.
- 6. This value applies when the base-emitter resistance (R_{BE}) is equal to or less than 500 $\,\Omega.$
- This is the maximum voltage which should be applied to any output when it is in the off state.
- Both halves of these dual circuits may conduct rated current simultaneously.
- 9. For the μ A75450 only, the substrate (Lead 8), must always be at the most negative device voltage for proper operation.

Test Table 1 Operating Temperature Range and Supply Voltage Range


Symbol	Characteristic	μ A 75000 Series
T _A	Operating Temperature	0°C to 70°C
V _{CC}	Supply Voltage	+4.75 V to +5.25 V

Test Table 2

Symbol	Characteristic	μ Α 7545 X	μ Α75461 μ Α75462	μ Α 75471 μ Α 75472
V _{OH}	Maximum Output	30 V	35 V	80 V
Vs	Maximum, Latch-up	20 V	30 V	55 V

μ A75450 Dual Positive AND Peripheral Drivers

Connection Diagram 14-Lead DIP (Top View)



Logic Function

Positive Logic: $Z = \overline{XY}$ (gate only)

Z = XY (gate and transistor)


Order Information

 Device Code
 Package Code
 Package Description

 μΑ75450DC
 6A
 Ceramic DIP

 μΑ75450PC
 9A
 Molded DIP

Equivalent Circuit



All resistor values in ohms

μ**Α75450**

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

DC Characteristics

TTL Gates

Symbol	Characteri	stic	Condition	Test Figure	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH			1	2.0			٧
V _{IL}	Input Voltage LOW			2			0.8	٧
V _{IC}	Input Clamp Diode Vo	oltage	$V_{CC} = Min, I_1 = -12 \text{ mA}$	3			-1.5	٧
V _{OH}	Output Voltage HIGH		$V_{CC} = Min, V_{IL} = 0.8 V,$ $I_{OH} = -400 \mu A$	2	2.4	3.3		٧
V _{OL}	Output Voltage LOW		V_{CC} = Min, V_{IH} = 2.0 V, I_{OL} = 16 mA	1		0.22	0.4	٧
l _l	Input Current at	Input A	$V_{CC} = Max, V_I = 5.5 V$	4			1.0	mA
	Maximum Input Voltage	Input G					2.0	mA
lıн	Input Current HIGH	Input A	$V_{CC} = Max, V_I = 2.4 V$	4			40	μΑ
		Input G					80	
l _{IL}	Input Current LOW	Input A	$V_{CC} = Max, V_1 = 0.4 V$	3			-1.6	mA
		Input G					-3.2	
los	Output Short Circuit (Current ²	V _{CC} = Max	5	-18		-55	mA
Іссн	Supply Current HIGH		V _{CC} = Max, V _I = 0 V	6		2.0	4.0	mA
I _{CCL}	Supply Current LOW		$V_{CC} = Max, V_I = 5.0 V$			6.0	11	

Output Transistors (Note 4)

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
V _{(BR)CBO}	Collector to Base Breakdown Voltage	$I_C = 100 \mu A, I_E = 0 \mu A$	35			٧
V _{(BR)CER}	Collector to Base Breakdown Voltage	$I_{C} = 100 \ \mu A, \ R_{BE} = 500 \ \Omega$	30			٧
V _{(BR)EBO}	Emitter to Base Breakdown Voltage	$I_E = 100 \mu A, I_C = 0 \mu A$	5.0			٧
h _{FE}	Static Forward Current	V _{CE} = 3.0 V, I _C = 100 mA, T _A = 25°C	25			
	Transfer Ratio ³	V _{CE} = 3.0 V, I _C = 300 mA, T _A = 25°C	30			
		V _{CE} = 3.0 V, I _C = 100 mA	20			
		V _{CE} = 3.0 V, I _C = 300 mA	25			
V _{BE(sat)}	Base to Emitter Voltage ³	I _B = 10 mA, I _C = 100 mA		0.85	1.0	٧
		I _B = 30 mA, I _C = 300 mA		1.05	1.2	
V _{CE(sat)}	Collector to Emitter Saturation	I _B = 10 mA, I _C = 100 mA		0.25	0.4	٧
	Voltage ³	I _B = 30 mA, I _C = 300 mA		0.5	0.7	

μ**Α75450** (Cont.)

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

TTL Gates

			Test	μ	μ Α 75450Β		
Symbol	Characteristic	Condition	Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	C_L = 15 pF, R_L = 400 Ω	12		12	22	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW				8.0	15	ns

Output Transistors

Symbol	Characteristic	Condition ³	Test Figure	Min	Тур	Max	Unit
t _d	Delay Time	$I_C = 200 \text{ mA}, V_{BE(off)} = -1.0 \text{ V},$	13		8.0	15	ns
t _r	Rise Time	$I_{B(1)} = 20 \text{ mA}, I_{B(2)} = -40 \text{ mA},$ $C_L = 15 \text{ pF}, R_L = 50 \Omega$	$I_{B(1)} = 20 \text{ mA}, I_{B(2)} = -40 \text{ mA},$ $C_1 = 15 \text{ pF}, B_1 = 50 \Omega$		12	20	ns
t _S	Storage Time		0 10 pr , 11 00 22			7.0	15
t _f	Fall Time				6.0	15	ns


Gates and Transistors Combined

Symbol	Characteristic	Condition	Test Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	I _C = 200 mA,	14		20	30	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$C_L = 15 \text{ pF},$ $R_1 = 50 \Omega$			20	30	ns
t _{TLH}	Transition Time, LOW to HIGH]			7.0	12	ns
t _{THL}	Transition Time, HIGH to LOW				9.0	15	ns
V _{OH}	HIGH Level Output Voltage After Switching	$V_I = 20 \text{ V},$ $I_C \approx 300 \text{ mA},$ $R_{BE} = 500 \Omega$	15	V _I −6.5			mV

- 1. All typical values are at $V_{CC} = 5.0$ V, $T_A = 25$ °C.
- 2. Not more than one output should be shorted at a time.
- 3. These parameters must be measured using the pulse techniques. $t_w=300~\mu s$, duty cycle $\leq 2\%$.
- Voltage and current values shown are nominal; exact values vary slightly with transistor parameter.

μ A75451, μ A75461, μ A75471 Dual Positive AND Peripheral Drivers


Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Information

Device Code	Package Code	Package Description
μΑ75451RC	6T	Ceramic DIP
μA75451SC	KC	Molded Surface Mount
μΑ75451TC	9T	Molded DIP
μΑ75461TC	9T	Molded DIP
μΑ75471TC	9T	Molded DIP

Equivalent Circuit (1/2 of Circuit)



Notes

Component values shown are nominal. All resistor values in ohms.

Truth Table

Inp	uts	Output				
X	Y		z			
L	L	L	(on state)			
L	H	L	(on state)			
Н	L	L	(on state)			
Н	Н	Н	(off state)			

H = HIGH Level, L = LOW Level

 μ A75451 Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

DC Characteristics

	Characteristic		Tool	μ Α75451			
Symbol V _{IH} V _{IL} V _{CD} I _{OH} V _{OL}		Condition	Test Figure	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		7	2.0			٧
V _{IL}	Input Voltage LOW		7			0.8	٧
V _{CD}	Input Clamp Diode Voltage	V _{CC} = Min, I _I = -12 mA	8			-1.5	٧
I _{OH}	Output Current HIGH ²	V _{CC} = Min, V _{IH} = 2.0 V	7			100	μΑ
V _{OL}	Output Voltage LOW	V _{CC} = Min, V _{IL} = 0.8 V, I _{OL} = 100 mA	7		0.25	0.4	٧
		V _{CC} = Min, V _{IL} = 0.8 V, I _{OL} = 300 mA			0.5	0.7	
11	Input Current at Maximum Input Voltage	V _{CC} = Max, V _i = 5.5 V	9			1.0	mA
I _{IH}	Input Current HIGH	V _{CC} = Max, V _I = 2.4 V	9			40	μΑ
l _{IL}	Input Current LOW	V _{CC} = Max, V _I = 0.4 V	8		-1.0	-1.6	mA
I _{CCH}	Supply Current HIGH	V _{CC} = Max, V _I = 5.0 V	10		7.0	11	mA
I _{CCL}	Supply Current LOW	V _{CC} = Max, V _i = 0 V			52	65	mA

AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Test Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	I _O ≈ 200 mA, C _L = 15 pF,	14		18	25	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$R_L = 50 \Omega$			25	25	ns
t _{TLH}	Transition Time, LOW to HIGH				5.0	8.0	ns
t _{THL}	Transition Time, HIGH to LOW				7.0	12	ns
V _{OH}	HIGH Level Output Voltage After Switching ³	I _O ≈300 mA	15	V _I −6.5			mV

μΑ75461, μΑ75471

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

DC Characteristics

			Tool	μ Α75461			μ Α75471			
Symbol	Characteristic	Condition	Test Figure	Min	Typ ¹	Max	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		7	2.0			2.0			٧
VIL	Input Voltage LOW		7			0.8			0.8	٧
V _{IC}	Input Clamp Diode Voltage	V _{CC} = Min, I _I = -12 mA	8		-1.2	-1.5		-1.2	-1.5	٧
Гон	Output Current HIGH ²	V _{CC} = Min, V _{IH} = 2.0 V	7			100			100	μΑ
V _{OL}	Output Voltage LOW	$V_{CC} = Min,$ $V_{IL} = 0.8 \text{ V},$ $I_{OL} = 100 \text{ mA}$	7		0.16	0.4		0.16	0.4	٧
		$V_{CC} = Min,$ $V_{IL} = 0.8 \text{ V},$ $I_{OL} = 300 \text{ mA}$			0.35	0.7		0.35	0.7	
l _l	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5.5 V	9			1.0			1.0	mA
I _{IH}	Input Current HIGH	V _{CC} = Max, V _I = 2.4 V	9			40			40	μΑ
I _{IL}	Input Current LOW	V _{CC} = Max, V _I = 0.4 V	8		-1.0	-1.6		-1.0	-1.6	mA
Іссн	Supply Current HIGH	V _{CC} = Max, V _I = 5.0 V	10		8.0	11		8.0	11	mA
I _{CCL}	Supply Current LOW	V _{CC} = Max, V _I = 0 V			61	76		61	76	mA


AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol		Condition	Test	μ Α75461			μ Α 75471			
	Characteristic		Figure	Min	Тур	Max	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	I _O ≈ 200 mA, C _L = 15 pF,	14		35	55		35	55	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$R_L = 50 \Omega$			25	40		25	40	ns
t _{TLH}	Transition Time, LOW to HIGH				8	20		8.0	20	ns
t _{THL}	Transition Time, HIGH to LOW				10	20		10	20	ns
V _{OH}	HIGH Level Output Voltage After Switching ³	I _O ≈ 300 mA	15	V _I – 10			V _I – 18			mV

- 1. All typical values are at $V_{CC}=5.0$ V, $T_A=25^{\circ}C$. 2. $V_{OH}=30$ V for μ A75451, 35 V for μ A75461, 80 V for μ A75471. 3. $V_I=20$ V for μ A75451, 30 V for μ A75461, 55 V for μ A75471.

$\mu\text{A75452},~\mu\text{A75462},~\mu\text{A75472}$ Dual Positive NAND Peripheral Driver

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Truth Table


Inp	uts	(Output
1	2		
L	L	Н	(off state)
L	Н	Н	(off state)
Н	L	Н	(off state)
Н	Н	L	(on state)

H = HIGH Level, L = LOW Level

Order Information

Device Code	Package Code	Package Description
μA75452SC	KC	Molded Surface Mount
μΑ75452TC	9T	Molded DIP
μΑ75462TC	9T	Molded DIP
uA75472TC	9T	Molded DIP

Equivalent Circuit (1/2 of Circuit)



Notes

Component values shown are nominal. All resistor values in ohms.

 μ A75452 Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

DC Characteristics

	Characteristic		-				
Symbol		Condition	Test Figure	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		7	2.0			٧
V _{IL}	Input Voltage LOW		7			0.8	٧
V _{IC}	Input Clamp Diode Voltage	$V_{CC} = Min,$ $I_1 = -12 \text{ mA}$	8			-1.5	٧
Гон	Output Current HIGH ²	V _{CC} = Min, V _{IL} = 0.8 V	7			100	μΑ
V _{OL}	Output Voltage LOW	V _{CC} = Min, V _{IH} = 2.0 V, I _{OL} = 100 mA	7		0.25	0.4	٧
		V _{CC} = Min, V _{IH} = 2.0 V, I _{OL} = 300 mA			0.5	0.7	
1,	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5.5 V	9			1.0	mA
Ιн	Input Current HIGH	V _{CC} = Max, V _I = 2.4 V	9			40	μΑ
I _{IL}	Input Current LOW	V _{CC} = Max, V _I = 0.4 V	8		-1.0	-1.6	mA
Іссн	Supply Current HIGH	V _{CC} = Max, V _I = 0 V	10		11	14	mA
I _{CCL}	Supply Current LOW	V _{CC} = Max, V _I = 5.0 V			56	71	mA

μA75452 AC Characteristics V_{CC} = 5.0 V, T_{A} = 25°C

Symbol	Characteristic	Condition	Test Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	I _O ≈ 200 mA, C _L = 15 pF,	14		25	35	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$R_L = 50 \Omega$			22	35	ns
t _{TLH}	Transition Time, LOW to HIGH				5.0	8.0	ns
t _{THL}	Transition Time, HIGH to LOW				7.0	12	ns
V _{OH}	HIGH Level Output Voltage After Switching ³	I _O ≈300 mA	15	V _I - 6.5			mV

μΑ75462/μΑ75472

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

DC Characteristics

			Test	μ Α 75462			μ Α 75472			
Symbol	Characteristic	Condition	Figure	Min	Typ ¹	Max	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		7	2.0			2.0			٧
V _{IL}	Input Voltage LOW		7			0.8			0.8	٧
V _{CD}	Input Clamp Diode Voltage	V _{CC} = Min, I _I = -12 mA	8		-1.2	-1.5		-1.2	-1.5	٧
ГОН	Output Current HIGH ²	V _{CC} = Min, V _{IL} = 0.8 V	7			100			100	μΑ
V _{OL}	Output Voltage LOW	V _{CC} = Min, V _{IH} = 2.0 V, I _{OL} = 100 mA	7		0.16	0.4		0.16	0.4	٧
		V _{CC} = Min, V _{IH} = 2.0 V, I _{OL} = 300 mA			0.35	0.7		0.35	0.7	
I _I	Input Current at Maximum Input Voltage	V _{CC} = Max, V _I = 5.5 V	9			1.0			1.0	mA
I _{IH}	Input Current HIGH	V _{CC} = Max, V _I = 2.4 V	9			40			40	μΑ
I _{IL}	Input Current LOW	$V_{CC} = Max,$ $V_{I} = 0.4 \text{ V}$	8		-1.0	-1.6		-1.0	-1.6	mA
I _{CCH}	Supply Current HIGH	$V_{CC} = Max,$ $V_{I} = 0 V$	10		13	17		13	17	mA
ICCL	Supply Current LOW	V _{CC} = Max, V _i = 5.0 V			65	76		65	76	mA


AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol		Test —			μ Α75462			μ Α 75472		
	Characteristic	Condition	Figure	Min	Тур	Max	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	I _O ≈ 200 mA, C _L = 15 pF,	14		50	65		45	65	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$R_L = 50 \Omega$			40	50		30	50	ns
t _{TLH}	Transition Time, LOW to HIGH				12	25		13	25	ns
t _{THL}	Transition Time, HIGH to LOW				15	20		10	20	ns
V _{OH}	HIGH Level Output Voltage After Switching ³	I _O ≈300 mA	15	V _I – 10			V _I – 18			mV

- 1. All typical values are at $V_{\rm CC}=5.0$ V, $T_{\rm A}=25^{\circ}{\rm C}$. 2. $V_{\rm OH}=30$ V for μ A75452, 35 V for μ A75462, 80 V for μ A75472. 3. $V_{\rm S}=20$ V for μ A75452, 30 V for μ A75462 and 55 V for μ A75472.

μΑ75453 Dual Positive OR Peripheral Drivers

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Truth Table

Inputs			Output
1	2		
L	L	L	(on state)
L	Н	Н	(off state)
Н	L	Н	(off state)
Н	Н	Н	(off state)

H = HIGH Level, L = LOW Level

Order Information


 Device Code
 Package
 Code
 Package Description

 μΑ75453RC
 6T
 Ceramic DIP

 μΑ75453SC
 KC
 Molded Surface Mount

 μΑ75453TC
 9T
 Molded DIP

Equivalent Circuit (1/2 of Circuit)



Notes

Component values shown are nominal. All resistor values in ohms.

μ**Α75453**

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, (use Test Table 1), unless otherwise indicated.

DC Characteristics

Symbol	Characteristic	Condition	Test Figure	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		7	2.0			٧
V _{IL}	Input Voltage LOW		7			0.8	٧
V _{IC}	Input Clamp Diode Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$	8			-1.5	٧
Гон	Output Current HIGH	$V_{CC} = Min, V_{OH} = 30 V,$ $V_{IH} = 2.0 V$	7			100	μΑ
V _{OL}	Output Voltage LOW	V _{CC} = Min, V _{IL} = 0.8 V, I _{OL} = 100 mA	7		0.25	0.4	٧
		$V_{CC} = Min, V_{IL} = 0.8 V,$ $I_{OL} = 300 \text{ mA}$			0.5	0.7	
l ₁	Input Current at Maximum Input Voltage	$V_{CC} = Max, V_I = 5.5 V$	9			1.0	mA
Iн	Input Current HIGH	$V_{CC} = Max, V_I = 2.4 V$	9			40	μΑ
I _{IL}	Input Current LOW	$V_{CC} = Max$, $V_I = 0.4 V$	8		-1.0	-1.6	mA
Іссн	Supply Current HIGH	$V_{CC} = Max, V_I = 5.0 V$	11		8.0	11	mA
ICCL	Supply Current LOW	$V_{CC} = Max, V_I = 0 V$			54	68	mA

AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

		Condition	Test	μ Α75453			
Symbol	Characteristic		Figure	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	$I_O \approx 200$ mA, $C_L = 15$ pF,	14		18	25	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	$R_L = 50 \Omega$	ļ		16	25	ns
t _{TLH}	Transition Time, LOW to HIGH				5.0	8.0	ns
t _{THL}	Transition Time, HIGH to LOW				7.0	12	ns
V _{OH}	HIGH Level Output Voltage After Switching	$V_I = 20 \text{ V},$ $I_O \approx 300 \text{ mA}$	15	V ₁ – 6.5			mV

^{1.} All typical values are at V_{CC} = 5.0 V, T_A = 25°C.

Characteristics Measurement Information

DC Test Circuits (Note 1)

Figure 1 V_{IH}, V_{OL} (Note 2)




Figure 2 V_{IL}, V_{OH} (Note 3)





Figure 3 V_{IC}, I_{IL} (Notes 3 and 4)



- Arrows indicate actual direction of current flow. Current into a terminal is a positive value.
- 2. Both inputs are tested simultaneously.
- 3. Each input is tested separately.
- 4. When testing V_{IC}, input not under test is open.
- 5. Each gate is tested separately.
- 6. Both gates are tested simultaneously.

Figure 4 I_I, I_{IH} (Note 3)




Figure 5 Ios (Note 5)




Figure 6 I_{CCH}, I_{CCL} (Note 6)





Figure 7 V_{IH}, V_{IL}, I_{OH}, V_{OL} (Note 3)




Characteristics Measurement Information (Cont.)

DC Test Circuits (Note 5)

Test Table 2

	Input	0.1	Ou	tput
Circuit	Under Test	Other Input	Apply	Measure
μA754X1	V _{IH}	V _{IH}	V _{OH}	I _{OH}
	V _{IL}	V _{CC}	I _{OL}	V _{OL}
μA754X2	V _{IH}	V _{IH}	I _{OL}	V _{OL}
	V _{IL}	V _{CC}	V _{OH}	I _{OH}
μA754X3	V _{IH}	GND	V _{OH}	I _{OH}
	V _{IL}	V _{IL}	I _{OL}	V _{OL}

Figure 8 V_{IC}, I_{IL} (Note 1)



- 1. Each input is tested separately.
- 2. When testing I $_{\rm IL}~\mu A75400$, the input not under test is grounded. For all other circuits it is at 4.5 V.
- 3. When testing V_{IC} , input not under test is open.
- 4. Both gates are tested simultaneously.
- 5. Arrows indicate actual direction of current flow. Current into a terminal is a position value.

Figure 9 I_I, I_{IH} (Note 1)




Figure 10 I_{CCH} , I_{CCL} for AND, NAND Circuits (Note 4)






Figure 11 I_{CCH}, I_{CCL} for OR, NOR Circuits (Note 4)



Characteristics Measurement Information (Cont.)

Switching Characteristics

Figure 12 Propagation Delay Times, Each Gate $(\mu A75450 \text{ Only})$





Notes

- 1. The pulse generator has the following characteristics: PRR = 1.0 MHz, $Z_{O}\approx$ 50 $\Omega.$
- 2. C_L includes probe and jig capacitance.
- 3. All diodes are FD777.

1.5 V 10 ns 3 V 10% 3 V 1.5 V 1.5 V 0 V 1.5 V VOL WF00150F

Figure 13 Switching Times, Each Transistor (μΑ75450 Only)






- 1. The pulse generator has the following characteristics: duty cycle \leq 1%, Z_O \approx 50 $\Omega.$
- 2. C_L includes probe and jig capacitance.

Characteristics Measurement Information (Cont.)

Switching Characteristics

Figure 14 Switching Times of Complete Drivers



Notes

- 1. The pulse generator has the following characteristics: PRR = 1.0 MHz, $Z_{\Omega} \approx$ 50 Ω .
- 2. When testing μ A75450, connect output Y to transistor base with a 500 Ω resistor to ground.
- 3. C_L includes probe and jig capacitance.






Figure 15 Latch-up Test of Complete Drivers





- 1. The pulse generator has the following characteristics: PRR = 12.5 kHz, $Z_{O}\,\approx\,50~\Omega.$
- 2. When testing μ A75450, connect output Y to transistor base with a 500 Ω resistor from there to ground, and ground the substrate terminal.
- 3. C_L includes probe and jig capacitance.



A Schlumberger Company

μ A75491 • μ A75492 MOS To LED Segment And Digit Drivers

Linear Division Interface Products

Description

The μ A75491 LED Quad Segment Digit Driver interfaces MOS signals to common cathode LED displays. High output current capability makes the device ideal for use in time multiplex systems using the segment address or digit scan method of driving LEDs to minimize the number of drivers required.

The μ A75492 Hex LED/Lamp Driver converts MOS signals to high output currents for LED display digit select or lamp select. The high output current capability makes this device ideal for use in time multiplex systems using the segment address or digit scan method of driving LEDs to minimize the number of drivers required.

μ**Α75491**

- 50 mA Source Or Sink Capability
- Low Input Currents For MOS Compatibility
- Low Standby Power
- Four High Gain Darlington Circuits

μ**Α**75492

- 250 mA Sink Capability
- MOS Compatible Inputs
- Low Standby Power
- Six High Gain Darlington Circuits


Absolute Maximum Ratings

Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	1.04 W
Supply Voltage	10 V
Input Voltage ³	-5.0 V to V_{SS}
Collector (Output) Voltage ⁴	10 V
Collector (Output) to Input Voltage	10 V
Emitter to Ground Voltage	
(V _I ≥5.0 V) μA75491	10 V
Emitter to Input Voltage μA75491	5.0 V
Continuous Collector Current	
μΑ75491	50 mA
μA75492	250 mA
Collector Output Current	
(all collectors) μA75492	600 mA

Notes

- 1. T_{J Max} = 150°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 8.3 mW/°C.
- The input is the only device terminal which may be negative with respect to ground.
- Voltage values are with respect to network ground terminal unless otherwise noted.

Connection Diagram 14-Lead DIP (Top View)



Order Information

Device Code Package Code

9A Molo


Molded DIP

Package Description

Connection Diagram
14-Lead DIP

(Top View)

μA75491PC



Order Information

Device Code Package Code


μA75492PC

9A


Package Description

Molded DIP

Equivalent Circuit (1/2 of μ A75491)



Equivalent Circuit (1/3 of μ A75492)



Truth Tables

μ**Α75491**

INDUTE	OUTPUTS		
INPUTS	1E-4E	1C-4C	
L	L	Н	
Н	Н	L	

μ**Α75492**

INPUTS	OUTPUTS 1C-6C
L	Н
Н	L

 μA75491 Electrical Characteristics V_{SS} = 10 V, T_{A} = 0°C to 70°C, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Coi	ndition	Min	Тур	Max	Unit
V _{CEL}	LOW Level Collector to Emitter Voltage	$V_{\rm I}$ = 8.5 V through 1.0 k Ω , $I_{\rm OL}$ = 50 mA, $V_{\rm E}$ = 5.0 V, $T_{\rm A}$ = 25°C			0.9	1.2	٧
		$V_I = 8.5 \text{ V through}$ $I_{OL} = 50 \text{ mA, } V_E =$	•		0.9	1.5	٧
ICH	Collector Current HIGH	V _{CH} = 10 V	$V_E = 0 V,$ $V_I = 0.7 V$			100	μΑ
		V _{CH} = 10 V	V _E = 0 V, I _I = 40 μA			100	
l _l	Input Current at Maximum Input Voltage	V _I = 10 V	I _{OL} = 20 mA		2.0	3.3	mA
I _{ER}	Reverse Biased Emitter Current	I _C = 0 V, V _I = 0 V	, V _E = 5.0 V			100	μΑ
I _{SS}	Supply Current					1.0	mA

μ**Α75491** (Cont.)

Electrical Characteristics

AC Characteristics $V_{SS} = 7.5 \text{ V}, T_A = 25 ^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PHL}	Propagation Delay Time	$R_L = 200 \ \Omega, \ V_{IH} = 4.5 \ V$		20		ns
t _{PLH}		$C_L = 15 \text{ pF}, V_E = 0 \text{ V}$		100		ns

μ**A**75492

Electrical Characteristics V_{SS} = 10 V, T_A = 0°C to 70°C, unless otherwise specified.


DC Characteristics


Symbol	Characteristic	Condition		Min	Тур	Max	Unit
V _{OL}	Output Voltage LOW	$V_{\rm I}$ = 6.5 V through 1.0 k Ω , $I_{\rm OL}$ = 250 mA, $T_{\rm A}$ = 25°C			0.9	1.2	V
		$V_I = 6.5 \text{ V through}$ $I_{OL} = 250 \text{ mA}$	1.0 kΩ,		0.9	1.5	
Гон	Output Current HIGH	V _{OH} = 10 V	Ι _Ι = 40 μΑ			200	μΑ
		V _{OH} = 10 V	V _I = 0.5 V			200	
lı	Input Current at Maximum Input Voltage	V _I = 10 V	I _{OL} = 20 mA		2.0	3.3	mA
I _{SS}	Supply Current					1.0	mA

AC Characteristics $V_{SS} = 7.5 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PHL}	Propagation Delay Time	$R_L = 39 \ \Omega, \ V_I = 7.5 \ V$		30		ns
t _{PLH}		C _L = 15 pF		300		ns

Test Circuit and Waveforms





- 1. The pulse generator has the following characteristics: PRR = 100 kHz, $t_{\rm W}=$ 1.0 $\,\mu s,~Z_{\rm O}=50~\Omega.$
- 2. C_L includes probe and jig capacitance.


μA75491 • **μA**75492

Typical Applications

Interfacing Between MOS Calculator Circuit and LED Multi-Digit Display

This example of time multiplexing the individual digits in a visible display minimizes display circuitry. Up to twelve dig-

its of a 7-segment display plus decimal point may be displayed using only three μ A75491 and two μ A75492 drivers.



CR01661F



μ**A**9614 **Dual Differential Line Driver**

Linear Division Interface Products

Description

The µA9614 is a TTL compatible dual differential line driver. It is designed to drive transmission lines either differentially or single ended, back matched or terminated. The outputs are similar to TTL, with the active pull-up and the pull-down split and brought out to adjacent leads. This allows multiplex operation (wired-OR) at the driving site in either the single ended mode via the uncommitted collector, or in the differential mode by use of the active pullups on one side and the uncommitted collectors on the other (See Applications). The active pull-up is short circuit protected and offers a low output impedance to allow back matching. The two pairs of outputs are complementary, providing NAND and AND functions of the inputs and adding greater flexibility. The input and output levels are TTL compatible with clamp diodes provided at both input and output to handle line transients.

- Single 5.0 V Supply
- TTL Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Output Clamp Diodes For Termination Of Line Transients
- Complementary Outputs For NAND/AND Operation
- Uncommitted Collector Outputs For Wired-OR Application
- Extended Temperature Range


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA9614M)	-55°C to +125°C
Commercial (µA9614C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
V _{CC} Lead Potential to Ground Lead	-0.7 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Voltage Supplied to Outputs	
(Open Collectors)	-0.5 V to +12 V
·	

Note

- 1. $T_{J Max} = 175$ °C for the Ceramic DIP, and 150°C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and 16L-Molded DIP at 8.3 mW/°C.

Connection Diagram 16-Lead DIP (Top View)




Order Information

Device Code	Package Code	Package Description
μA9614DM	6B	Ceramic DIP
μA9614DC	6B	Ceramic DIP
μA9614PC	9B	Molded DIP

Truth Table

	INPUTS		OUTI	PUTS
3	2	1	1	2
L	L	L	Н	L
L	L	Н	Н	L
L	Н	L	Н	L
L	Н	Н	Н	L
Н	L	L	Н	L
Н	L	Н	Н	L
Н	Н	L	Н	L
Н	Н	Н	L	Н

Equivalent Circuit (1/2 of circuit)



Note
All resistor values in ohms.

μA9614 Electrical Characteristics $V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise specified.


			-5	5°C		+ 25°C		+ 12	5°C	
Symbol	Characteristic	Condition	Min	Max	Min	Тур	Max	Min	Max	Unit
V _{OL}	Output Voltage LOW	I _{OL} = 40 mA V _{CC} = 4.5 V		400		200	400		400	mV
V _{OH1}	Output Voltage HIGH	I _{OH} = -10 mA, V _{CC} = 4.5 V	2.4		2.4	3.2		2.4		٧
V _{OH2}		$I_{OH} = -20 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$	2.0		2.0	2.6		2.0		V
los	Output Short Circuit Current	V _O = 0 V V _{CC} = 5.5 V			-40	-90	-120			mA
ICEX	Output Leakage Current	V _{CEX} = 12.0 V V _{CC} = 5.5 V				10	100		200	μΑ
I _{IL}	Input Current LOW	V _I = 0.4 V V _{CC} = 5.5 V		-1.60		-1.10	-1.60		-1.60	mA
l _{IH}	Input Current HIGH	V _I = 4.5 V V _{CC} = 5.5 V				35	60		100	μΑ
V _{IL}	Input Voltage LOW	V _{CC} = 5.5 V		0.8		1.3	0.8		0.8	٧
V _{IH}	Input Voltage HIGH	V _{CC} = 4.5 V	2.0		2.0	1.5		2.0		٧
V _{OC}	Clamp Output Voltage LOW	I _{OC} = -40 mA V _{CC} = 5.5 V				-0.8	-1.5			٧
Icc	Supply Current	Inputs = 0 V V _{CC} = 5.5 V				34	50			mA
I _{Max}	Supply Current	Inputs = 0 V V _{Max} = 7.0 V				46	65			mA
t _{PLH}	Turn-Off Time	C _L = 30 pF V _{CC} = 5.0 V				14	20			ns
t _{PHL}	Turn-On Time	(See AC Circuit) V _M = 1.5 V				18	20			ns
V _{IC}	Input Clamp Diode Voltage	$V_{CC} = 4.5 \text{ V}$ $I_{IC} = -12 \text{ mA}$				-1.0	-1.5			٧

 μ A9614C Electrical Characteristics $V_{CC} = 5.0~V \pm 5\%$, $T_A = 0^{\circ}C$ to 70°C, unless otherwise specified.


			0	°C		25°C		70	°C	
Symbol	Characteristic	Condition	Min	Max	Min	Тур	Max	Min	Max	Unit
V _{OL}	Output Voltage LOW	I _{OL} = 40 mA V _{CC} = 4.75 V		450		200	450		450	mV
V _{OH1}	Output Voltage HIGH	$I_{OH} = -10 \text{ mA},$ $V_{CC} = 4.75 \text{ V}$	2.4		2.4	3.2		2.4		٧
V _{OH2}		I _{OH} = -40 mA, V _{CC} = 4.75 V	2.0		2.0	2.6		2.0		٧
los	Output Short Circuit Current	$V_{O} = 0 V$ $V_{CC} = 5.25 V$			-40	-90	-120			mA
I _{CEX}	Output Leakage Current	V _{CEX} = 5.25 V V _{CC} = 5.25 V				10	100		200	μΑ
I _{IL}	Input Current LOW	V _I = 0.45 V V _{CC} = 5.25 V		-1.60		-1.10	-1.60		-1.60	mA
I _{IH}	Input Current HIGH	V _I = 4.5 V V _{CC} = 5.25 V				35	60		100	μΑ
V _{IL}	Input Voltage LOW	V _{CC} = 5.25 V		0.8		1.3	0.8		0.8	٧
V _{IH}	Input Voltage HIGH	V _{CC} = 4.75 V	2.0		2.0	1.5		2.0		٧
V _{OC}	Clamp Output Voltage LOW	$I_{OC} = -40 \text{ mA}$ $V_{CC} = 5.25 \text{ V}$				-0.8	-1.5			٧
Icc	Supply Current	Inputs = 0 V V _{CC} = 5.25 V				33	50			mA
I _{Max}	Supply Current	Inputs = 0 V V _{Max} = 7.0 V				46	70			mA
t _{PLH}	Turn-Off Time	C _L = 30 pF V _{CC} = 5.0 V				14	30			ns
t _{PHL}	Turn-On Time	(See AC Circuit) V _M = 1.5 V				18	30		-	ns
V _{IC}	Input Clamp Diode Voltage	$V_{CC} = 4.75 \text{ V}$ $I_{IC} = -12 \text{ mA}$				-1.0	-1.5			٧

Typical Performance Curves


Active Pull-Down Output Current LOW vs Output Voltage LOW



Active Pull-Up Output Current HIGH vs Output Voltage HIGH




Logic Levels vs Ambient Temperature




PC02262F

Supply Current vs Supply Voltage




Supply Current vs Temperature

PC02242F




Supply Current vs Operating Frequency




PC02291F


Propagation Delay Time vs Temperature



Transfer Characteristics vs Temperature




Transfer Characteristics vs Supply Voltage




PC02322

PC02312F

AC Test Circuit and Waveforms






Input Pulse Frequency = 500 kHz Amplitude = 3.0 ± 0.1 V Pulse Width = 110 ± 10 ns $t_r = t_f \leqslant 5.0$ ns

Typical Applications

Differential Mode Expansion Multiplex Operation




Only one driver is enabled at one time

Expand by tying NAND active pull-down outputs together and by tying AND active pull-up outputs together. The drivers can be inhibited by taking one input to ground.

μ**Α9614**


Typical Applications (Cont.)

Simplex — Differential Operation



See μ A9615 data sheet for operation of μ A9615

Typical Reflection Diagram



PC02332F

See µA9621 data sheet for usage of reflection diagram



μA9615 Dual Differential Line Receiver

Linear Division Interface Products

Description

The μ A9615 is a dual differential line receiver designed to receive differential digital data from transmission lines and operate over the extended and industrial temperature ranges using a single 5.0 V supply. It can receive differential data in the presence of high level (\pm 15 V) common mode voltages and deliver undisturbed TTL logic to the output.

The response time can be controlled by use of an external capacitor. A strobe and a 130 Ω terminating resistor are provided at the inputs. The output has an uncommitted collector with an active pull-up available on an adjacent lead to allow either wired-OR or active pull-up TTL output configuration.

- TTL Compatible Output
- High Common Mode Voltage Range
- Choice Of An Uncommitted Collector Or Active Pull-Up
- Strobe
- Extended Temperature Range
- Single 5.0 V Supply Voltages
- Frequency Response Control
- 130 Ω Terminating Resistor


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA9615M)	-55°C to +125°C
Commercial (µA9615C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
V _{CC} Lead Potential to Ground Lead	-0.5 V to +7.0 V
Input Voltage Referred to Ground	± 20 V
Voltage Applied to Outputs for High	
Output State without Active Pull-up	-0.5 V to +13.2 V
Voltage Applied to Strobe	-0.5 V to +5.5 V

Note


- 1. $T_{J~Max} = 175$ °C for the Ceramic DIP, and 150°C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Connection Diagram 16-Lead DIP (Top View)



Order Inform		
Device Code	Package Code	Package Description
μA9615DM	6B	Ceramic DIP
μA9615DC	6B	Ceramic DIP
μA9615PC	9B	Molded DIP

Equivalent Circuit (1/2 of Circuit)



EQ00220F

μA9615 Electrical Characteristics $V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise specified.

			T=-	55°C		T = 25°C		T = +	125°C	
Symbol	Characteristic	Condition ¹	Min	Max	Min	Тур	Max	Min	Max	Unit
V _{OL}	Output Voltage LOW	V _{CC} = 4.5 V, V _O = (Note 2), I _{OL} = 15.0 mA, V _{DIFF} = 0.5 V		0.40		0.18	0.40		0.40	٧
V _{OH}	Output Voltage HIGH	$V_{CC} = 4.5 \text{ V},$ $V_{O} = (\text{Note 2}),$ $I_{OH} = -5.0 \text{ mA},$ $V_{DIFF} = -0.5 \text{ V}$	2.2		2.4	3.2		2.4		٧
I _{CEX}	Output Leakage Current	V _{CC} = 4.5 V, V _{CEX} = 12 V, V _{DIFF} = V _{CC}					100		200	μΑ
los	Output Short Circuit Current	$V_{CC} = 5.5 \text{ V},$ $V_{OS} = 0 \text{ V}^2,$ $V_{DIFF} = -0.5 \text{ V}$			-15	-39	-80			mA
l _l	Input Current	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0.4 \text{ V},$ Other input = 5.5 V		-0.9		-0.49	-0.7		-0.7	mA
I _{I(ST)}	Strobe Input Current	V _{CC} = 5.5 V, V _I = 0.4 V, V _{DIFF} = 0.5 V				-1.15	-2.4			mA
I _{I(R-C)}	Response Control Input Current	V _{CC} = 5.5 V, V _{I(R-C)} = 0.4 V, V _{DIFF} = 0.5 V			-1.2	-3.4				mA
V _{CM}	Common Mode Voltage	V _{CC} = 5.0 V, V _{DIFF} = 1.0 V	-15	+15	-15	± 17.5	+15	-15	+15	٧
I _{R(ST)}	Strobe Input Leakage Current	V _{CC} = 4.5 V, V _R = 4.5 V, V _{DIFF} = -0.5 V					2.0		5.0	μΑ
R _I	Input Resistance	V _{CC} = 5.0 V, V _{I(R)} = 1.0 V, +Input = GND			77	130	167	·		Ω
V _{TH}	Differential Input Threshold Voltage ³	$V_{CC} = 5.0 \text{ V } \pm 10\%,$ $V_{CM} = 0 \text{ V}$	-500	+500	-500	+80	+500	-500	+500	mV
		$V_{CC} = 5.0 \text{ V } \pm 10\%,$ -15 \text{ V \leq V_{CM} \leq + 15 \text{ V}	-1.0	+1.0	-1.0		+1.0	-1.0	+1.0	٧
I _{CC}	Supply Current	V _{CC} = 5.5 V, -Inputs = 0 V, +Inputs = 0.5 V				28.7	50			mA
tрцн	Turn-Off Time	$V_{CC} = 5.0 \text{ V},$ $R_L = 3.9 \text{ k}\Omega,$ $C_L = 30 \text{ pF},$ $Figure 1$				30	50			ns

 μ A9615 (Cont.) Electrical Characteristics V_{CC} = 5.0 V \pm 10%, T_A = -55°C to +125°C, unless otherwise specified.

			T = -	T = -55°C		T = 25°C			T = + 125°C	
Symbol	Characteristic	Condition ¹	Min	Max	Min	Тур	Max	Min	Max	Unit
t _{PHL}	Turn-On Time	$V_{CC} = 5.0 \text{ V},$ $R_L = 390 \Omega,$ $C_L = 30 \text{ pF},$ Figure 1				30	50			ns

			T =	0°C		T = 25°C		T = 7	70°C		
Symbol	Characteristic	Condition ¹	Min	Max	Min	Тур	Max	Min	Max	Unit	
V _{OL}	Output Voltage LOW	V _{CC} = 4.75 V, V _O = (Note 2), I _{OL} = 15.0 mA, V _{DIFF} = 0.5 V		0.45		0.25	0.45		0.45	٧	
V _{OH}	Output Voltage HIGH	$V_{CC} = 4.75 \text{ V},$ $V_{O} = (\text{Note 2}),$ $I_{OH} = -5.0 \text{ mA},$ $V_{DIFF} = -0.5 \text{ V}$	2.4		2.4	3.3		2.4		٧	
I _{CEX}	Output Leakage Current	V _{CC} = 4.75 V, V _{CEX} = 5.25 V, V _{DIFF} = V _{CC}					100		200	μΑ	
I _{OS}	Output Short Circuit Current	$V_{CC} = 5.25 \text{ V},$ $V_{OS} = 0 \text{ V}^2,$ $V_{DIFF} = -0.5 \text{ V}$			-14		-100			mA	
l _l	Input Current	V _{CC} = 5.25 V, V _I = 0.45 V, Other Input = 5.25 V		-0.9		-0.49	-0.7		-0.7	mA	
I _{I(ST)}	Strobe Input Current	V _{CC} = 5.25 V, V _I = 0.45 V, V _{DIFF} = 0.5 V				-1.15	-2.4			mA	
I _{I(R-C)}	Response Control Input Current	V _{CC} = 5.25 V, V _{I(R-C)} = 0.4 V, V _{DIFF} = 0.5 V			-1.2	-3.4				mA	
V _{CM}	Common Mode Voltage	V _{CC} = 5.0 V, V _{DIFF} = 1.0 V	-15	+15	-15	± 17.5	+15	-15	+15	٧	
I _{R(ST)}	Strobe Input Leakage Current	V _{CC} = 4.75 V, V _R = 4.5 V, V _{DIFF} = -0.5 V					5.0		10	μA	

 μ A9615C (Cont.) Electrical Characteristics V_{CC} = 5.0 V \pm 5%, T_A = °C to 70°C, unless otherwise specified.

			T =	0°C		T = 25°C		T = 1	70°C	
Symbol	Characteristic	Condition ¹	Min	Max	Min	Тур	Max	Min	Max	Unit
R _I	Input Resistance	V _{CC} = 5.0 V, V _{I(R)} = 1.0 V, + Input = GND			74	130	179			Ω
V _{TH}	Differential Input Threshold Voltage ³	V _{CC} = 5.0 V ± 5%, V _{CM} = 0 V	-500	+500	-500	+80	+ 500	-500	+500	mV
		$V_{CC} = 5.0 \text{ V} \pm 5\%,$ -15 V \leq V _{CM} \leq +15 V	-1.0	+1.0	-1.0		+1.0	-1.0	+1.0	٧
Icc	Supply Current	V _{CC} = 5.25 V, +Inputs = 0.5 V, -Inputs = 0 V				28.7	50			mA
t _{PLH}	Turn-Off Time	$V_{CC} = 5.0 \text{ V},$ $R_L = 3.9 \text{ k}\Omega,$ $C_L = 30 \text{ pF},$ $Figure 1$				30	75			ns
t _{PHL}	Turn-On Time	$V_{CC} = 5.0 \text{ V},$ $R_L = 390 \Omega,$ $C_L = 30 \text{ pF},$ $\textit{Figure 1}$				30	75			ns


^{1.} V_{DIFF} is a differential input voltage referred from +IN A to -IN A and from +IN B to -IN B.

^{2.} Connect Output A to Active Pull-up A and Output B to Active Pull-up B.


^{3.} See input output transfer characteristic graphs on following pages.

Typical Performance Curves for μ A9615 and μ A9615C


Output Voltage LOW vs **Output Current LOW**



Output Voltage HIGH vs **Output Current HIGH**




Output Voltage HIGH vs Ambient Temperature




PC06331F


Input/Output Transfer Characteristics vs V_{CC}




Input/Output Transfer Characteristics vs Temperature




Strobe Input/Output Transfer Characteristics vs V_{CC}




Strobe Input/Output Transfer Characteristic vs Ambient **Temperature**



Output Voltage vs Common Mode Voltage




Input Current vs Input Voltage




Typical Performance Curves for μ A9615 and μ A9615C (Cont.)


Supply Current vs Supply Voltage



Supply Current vs **Ambient Temperature**



Switching Time vs **Ambient Temperature**



Switching Time Test Circuit and Waveforms (Note 1)

Figure 1






Figure 2




Notes

- 1. For t_{PHL} measurement R_L = 390 Ω
- 2. For t_{PHL} measurement RL = 3.9 $k\Omega$
- 3. For input pulse: Width = 100 ns ± 10 ns, $t_{r}, t_{f} = \le 5.0 \text{ ns}$ PRR = 500 kHz
- 4. $C_L = 30$ pF including probe and jig capacitance
- 5. Response control open, maximum scocket capacitance = 5.0 pF



Note

1. Use V_i or $\overline{V_i}$, ground other input.



Photograph of a μ A9615 switching differential data in the presence of high common mode noise.

Typical Applications

Figure 3 Standard Usage






Figure 4 Frequency Response Control



Notes

 $C_R > 0.01~\mu F$ may cause slowing of rise and fall times of the output. Due to the mechanism of induction of differential noise, the use of the response control is not normally needed.

Frequency Response as a Function of Capacitance



PC06431



μA96172 • μA96174 Quad Differential Line Drivers

Linear Division Interface Products

Description

The µA96172 and µA96174 are high speed guad differential line drivers designed to meet EIA Standard RS-485. The devices have three-state outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The drivers have wide positive and negative common mode range for multipoint applications in noisy environments. Positive and negative current-limiting is provided which protects the drivers from line fault conditions over a +12 V to -7.0 V common mode range. A thermal shutdown feature is also provided and occurs at junction temperature of approximately 160°C. The µA96172 features an active high and active low Enable, common to all four drivers. The µA96174 features separate active high Enables for each driver pair. Compatible RS-485 receivers. transceivers, and repeaters are also offered by Fairchild and are designed to provide optimum bus performance. The respective device types are μ A96173/96175, μ A96176, and μ A96177/96178.

- Meets EIA Standard RS-485 And RS-422A
- Monotonic Differential Output Switching
- Transmission Rate To 10 Mbs
- Three-State Outputs
- Designed For Multipoint Bus Transmission
- Common Mode Output Voltage Range: -7.0 V To +12 V
- Operates From Single +5.0 V Supply
- Thermal Shutdown Protection
- µA96172/96174 Are Lead And Function Compatible with the SN75172/75174 or the AM26LS31/MC3487 respectively

Function Table (Each Driver) μ A96172

Input	Enables	Outputs
A	E Ē	ΥZ
Н	нх	H L
L	H X	L H
Н	X L	H L
L	XL	L H
X	LH	ΖZ

Function Table (Each Driver) μ A96174


		Outputs
Input	Enable	ΥZ
Н	Н	H L
L	Н	L H
X	L	ΖZ


H = High Level

L = Low Level

X = Immaterial Z = High Impedance (off)

Connection Diagram 16-Lead DIP (Top View)





Order Information Device Code Package Code F μΑ96172DC 7B 0

μA96172PC 9B μA96174DC 7B μA96174PC 9B

Package Description

Ceramic DIP Molded DIP Ceramic DIP Molded DIP

μΑ96172 • μΑ96174

Absolute Maximum Ratings

Storage Temperature Range

Ceramic DIP -65°C to +175°C
Molded DIP -65°C to +150°C
Operating Temperature Range 0°C to +70°C

Operating Temperature Range Lead Temperature

Ceramic DIP (soldering, 60 s) 300°C Molded DIP (soldering, 10 s) 265°C

Internal Power Dissipation^{1, 2}

16L-Ceramic DIP 1.50 W 16L-Molded DIP 1.04 W Supply Voltage³ 7.0 V Enable Input Voltage 5.5 V

Notes

- 1. $T_{J~Max} = 150$ °C for the Molded DIP, and 175 °C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- 3. All voltages are with respect to network ground terminal.

Recommended Operating Conditions

Symbol	Characteristic	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	٧
V _{OC}	Common Mode Output Voltage	-7.0 ¹		+ 12.0	V
ГОН	Output Current HIGH			-60	mA
loL	Output Current LOW			60	mA
T _A	Operating Temperature	0	25	70	°C

Note

μ A96172, μ A96174 Electrical Characteristics Over recommended temperature and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH		2.0			٧
V _{IL}	Input Voltage LOW				0.8	>
V _{OH}	Output Voltage HIGH	I _{OH} = -20mA		3.1		٧
V _{OL}	Output Voltage LOW	I _{OL} = 20mA		0.8		٧
V _{IC}	Input Clamp Voltage	i _I = -18 mA			-1.5	٧
V _{OD1}	Differential Output Voltage	$I_0 = 0 \text{ mA}$			6.0	٧
V _{OD2}	Differential Output Voltage	$R_L = 54 \Omega$, Fig. 1a $R_L = 100 \Omega$, Fig. 1b	1.5 2.0	2.0 2.3		V V
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage ²	$R_L = 54 \Omega$ or 100 Ω , Fig. 1b			± 0.2	٧

The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

μΑ96172 • μΑ96174

 μ A96172, μ A96174 (Cont.) Electrical Characteristics Over recommended temperature and supply voltage ranges, unless otherwise specified.

	оросинов.						
Symbol	Characteristic		Condition	Min	Typ ¹	Max	Unit
V _{OC}	Common Mode Output Voltage ³					3.0	٧
$\Delta V_{OC} $	Change in Magnitude of Common Mode Output Voltage ²					± 0.2	٧
lo	Output Current with Power off	V _{CC} = 0 V,	$V_O = -7.0 \text{ V to } 12 \text{ V}$			± 100	μΑ
loz	High Impedance State Output Current	V _O = -7.0 V to 12 V			± 50	± 200	μΑ
I _{IH}	Input Current HIGH	V _I = 2.7 V				20	μΑ
I _{IL}	Input Current LOW	V _I = 0.5 V				-100	μΑ
los	Short Circuit Output Current	$V_{O} = -7.0$	V			-250	mA
		V _O = 0 V				-150	
		$V_O = V_{CC}$				150	
		V _O = 12 V				250	
Icc	Supply Current (all drivers)	No load	Outputs Enabled		50	70	mA
			Outputs Disabled		50	60	

Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{DD}	Differential Output Delay Time	$R_L = 60 \Omega$, Fig. 2		15	25	ns
t _{TD}	Differential Output Transition Time			15	25	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27 \Omega$, Fig. 3		12	20	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			12	20	ns
t _{PZH}	Output Enable Time to High Level	$R_L = 110 \Omega$, Fig. 4		30	45	ns
t _{PZL}	Output Enable Time to Low Level	$R_L = 110 \Omega$, Fig. 5		30	45	ns
t _{PHZ}	Output Disable Time from High Level	$R_L = 110 \Omega$, Fig. 4		25	35	ns
t _{PLZ}	Output Disable Time from Low Level	$R_L = 110 \Omega$, Fig. 5		30	45	ns

- 1. All typical values are V_{CC} = 5.0 V and T_A = 25°C.
- 2. Δ $|V_{OD}|$ and Δ $|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.
- 3. In EIA Standard RS-422A and RS-485, $V_{\rm OC}$, which is the average of the two output voltages with respect to ground, is called output offset voltages, $V_{\rm OS}$.

Parameter Measurement Information

Figure 1a Differential Output Voltage with Varying Common Mode Voltage




Figure 2 Differential Output Delay and Transition Times




Figure 3 Propagation Delay Times




Figure 4 t_{PZH} and t_{PHZ}








Figure 1b Differential and Common Mode Output Voltage











9

Parameter Measurement Information (Cont.)

Figure 5 tpzL and tpLZ






Notes

- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle = 50%, $t_r \le 5.0$ ns, $t_f \le 5.0$ ns, $Z_O = 50$ Ω .
- 2. C_L includes probe and jig capacitance.
- 3. μ A96172 with active high and active low Enables is shown here. μ A96174 has active high Enable only.
- To test the active low Enable E of μA96172, ground E and apply an inverted waveform to E. μA96174 has active high Enable only.

Typical Application



Note

The line length should be terminated at both ends in its characteristic impedance.

Stub lengths off the main line should be kept as short as possible.



μA96173 • μA96175 Quad Differential Line Receivers

Linear Division Interface Products

Description

The μ A96173 and μ A96175 are high speed quad differential line receivers designed to meet EIA Standard RS-485. The devices have three-state outputs and are optimized for balanced multipoint data bus transmission at rates up to 10 Mbps. The receivers feature high input impedance. input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of -12 V to +12 V. The receivers are therefore suitable for multipoint applications in noisy environments. The µA96173 features an active high and active low Enable, common to all four receivers. The µA96175 features separate active high Enables for each receiver pair. Compatible RS-485 drivers, transceivers, and repeaters are also offered by Fairchild and are designed to provide optimum bus performance. The respective device types are μ A96172/96174, μ A96176 and μ A96177/96178.


- Meets EIA Standard RS-485, RS-422A, RS-423A
- Designed For Multipoint Bus Applications
- Three-State Outputs
- Common Mode Input Voltage Range: -12 V To +12 V
- Operates From Single +5.0 V Supply
- Input Sensitivity Of ± 200 mV Over Common Mode Range
- Input Hysteresis Of 50 mV Typical
- High Input Impedance
- Fail-Safe Input/Output Features Drive Output HIGH When Input Is Open
- μA96173/96175 Are Lead And Function Compatible With SN75173/75175 Or The AM26LS32/MC3486 Respectively.


Function Table (Each Receiver) µA96173

Differential Inputs	Ena	bles	Outputs
A – B	E	Ē	٧
V _{ID} > 0.2 V	H	X	H
	X	L	H
-0.2 V < V _{ID} < 0.2 V	H	X	?
	X	L	?
V _{ID} < -0.2 V	H	X	L
	X	L	L
X	L	Н	Z

H = High Level

Connection Diagram 16-Lead DIP (Top View)





Order Inform	ation	
Device Code	Package Code	Package Description
μA96173DC	7B	Ceramic DIP
μA96173PC	9B	Molded DIP
μA96175DC	7B	Ceramic DIP
μA96175PC	9B	Molded DIP

Function Table (Each Receiver) µA96175

Differential Inputs A – B	Enable	Output Y
V _{ID} ≥0.2 V	Н	Н
-0.2 V < V _{ID} < 0.2 V	Н	?
V _{ID} ≤ -0.2 V	Н	L
X	L	Z

L = Low Level

^{? =} Indeterminate

X = Immaterial

Z = High Impedance (off)

μA96173 • **μA**96175

Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage ³	7.0 V
Input Voltage, A or B Inputs	± 25 V
Differential Input Voltage	± 25 V

Notes

Enable Input Voltage

Low Level Output Current

1. $T_{J Max} = 150$ °C for the Molded DIP, and 175°C for the Ceramic DIP.

7.0 V

50 mA

- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.2 mW/°C.
- 3. All voltages are with respect to network ground terminal.

Recommended Operating Conditions

Symbol	Characteristic	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	٧
V _{CM}	Common Mode Input Voltage	-12 ¹		+12	٧
V _{ID}	Differential Input Voltage ²	-12		+12	٧
Іон	Output Current HIGH			-400	μΑ
I _{OL}	Output Current LOW			16	mA
T _A	Operating Temperature	0	25	70	ŝ

Notes

- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

μ **A96173**, μ **A96175**

Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Typ ¹	Max	Unit
V _{TH}	Differential-Input High Threshold Voltage	$V_{O} = 2.7 \text{ V, } I_{O} = -0.4 \text{ mA}$			0.2	٧
V _{TL}	Differential-Input Low Threshold Voltage	V _O = 0.5 V, I _O = 16 mA	-0.22			٧
V _{T+} - V _{T-}	Hysteresis ³	V _{CM} = 0 V		50		mV
V _{IH}	Enable Input Voltage HIGH		2.0			٧

μ **A96173** • μ **A96175**

µA96173, µA96175 (Cont.)

Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Symbol	Characteristic	Condi	tion	Min	Typ ¹	Max	Unit
V _{IL}	Enable Input Voltage LOW					0.8	٧
V _{IC}	Enable Input Clamp Voltage	I _I = -18 mA				-1.5	٧
V _{OH}	Output Voltage HIGH	V _{ID} = 200 mV, I _{OH}	=-400 μΑ			2.7	٧
V _{OL}	Output Voltage LOW	V _{ID} = -200 mV	V _{ID} = -200 mV			0.45	٧
			I _{OL} = 16 mA			0.50	
loz	High-Impedance State Output	V _O = 0.4 V to 2.4 V	V _O = 0.4 V to 2.4 V			± 20	μΑ
l _l	Line Input Current ⁴	Other Input = 0 V	V _I = 12 V			1.0	mA
			V _I = -7.0 V			-0.8	
I _{IH}	Enable Input Current HIGH	V _{IH} = 2.7 V				20	μΑ
I _{IL}	Enable Input Current LOW	V _{IL} = 0.4 V				-100	μΑ
R _I	Input Resistance				12		kΩ
los	Short Circuit Output Current			-15		-85	mA
Icc	Supply Current	Outputs Disabled				75	mA

Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, Low to High Level Output	$V_{ID} = -2.5 \text{ V to } 2.5 \text{ V},$ $C_L = 15 \text{ pF, Fig. 1}$		15	25	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output			15	25	ns
t _{PZH}	Output Enable Time to High Level	C _L = 15 pF, Fig. 2		15	22	ns
t _{PZL}	Output Enable Time to Low Level	C _L = 15 pF, Fig. 3		15	22	ns
t _{PHZ}	Output Disable Time from High Level	$C_L = 5.0$ pF, Fig. 2		14	30	ns
t _{PLZ}	Output Disable Time from Low Level	$C_L = 5.0 \text{ pF, Fig. 3}$		24	40	ns

^{1.} All Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Hysteresis is the difference between the positive-going input threshold voltage, V_T+, and the negative-going input threshold voltage, V_T-.

^{4.} Refer to EIA standard RS-485 for exact conditions.


Parameter Measurement Information

Figure 1 tpLH, tpHL (Note 3)



0V 2.5V 0V -2.5V VOH 0UT 1.3V VOL

Figure 2 t_{PHZ}, t_{PZH} (Note 3)








Figure 3 tpzL, tpLZ (Note 3)






- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_r\!\leqslant\!6.0$ ns, $t_f\!\leqslant\!6.0$ ns, $Z_O\!=\!50~\Omega$.
- 2. C_L includes probe and jig capacitance.
- 3. μ A96173 with active high and active low Enables is shown here. μ A96175 has active high Enable only.
- 4. All diodes are 1N916 or equivalent.
- To test the active low Enable E of μA96173, ground E and apply an inverted input waveform to E. μA96175 has active high Enable only.

μ **A96173** • μ **A96175**

Typical Application



Note

The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.



μA96176 Differential Bus Transceiver

Linear Division Interface Products

Description

The µA96176 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on balanced multipoint bus transmission lines. The transceiver meets EIA Standard RS-485 as well as RS-422A


The µA96176 combines a three-state differential line driver and a differential input line receiver, both of which operate from a single 5.0 V power supply. The driver and receiver have an active Enable that can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are internally connected to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or when V_{CC} = 0 V. These ports feature wide positive and negative common mode voltage ranges making the device suitable for multipoint applications in noisy environments.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive and negative current-limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at junction temperature of approximately 160°C. The receiver features a typical input impedance of 12 k Ω , an input sensitivity of \pm 200 mV, and a typical input hysteresis of 50 mV.

The µA96176 can be used in transmission line applications employing the μ A96172 and the μ A96174 guad differential line drivers and the μ A96173 and μ A96175 quad differential line receivers.

- Bidirectional Transceiver
- Meets EIA Standard RS-422A And RS-485
- Designed For Multipoint Transmission
- Three-State Driver And Receiver Enables
- Individual Driver And Receiver Enables
- Wide Positive And Negative Input/Output Bus Voltage Ranges
- Driver Output Capability ± 60mA Maximum
- Thermal Shutdown Protection
- Driver Positive And Negative Current-Limiting
- High Impedance Receiver Input
- Receiver Input Sensitivity Of ± 200 mV
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

Connection Diagram 8-Lead DIP (Top View)



Order Information

Device Code Package Code **Package Description**

6T Ceramic DIP 9T Molded DIP

μA96176RC μA96176TC

Function Table (Driver)

Differential		Outputs	
Inputs D	Enable DE	A	В
Н	Н	Н	L
L	Н	L	Н
X	L	Z	Z

Function Table (Receiver)

Differential Inputs A-B	Enable RE	Output R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{ V}_{\text{ID}} < 0.2 \text{ V}$	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z

H = High Level

L = Low Level

? = Indeterminate

X = Immaterial

Z = High Impedance (off)

μ **A96176**

Absolute Maximum Ratings

Storage Temperature Range

Ceramic DIP -65°C to +175°C
Molded DIP -65°C to +150°C
Operating Temperature Range 0°C to +70°C

Lead Temperature

Ceramic DIP (soldering, 60 s) 300°C Molded DIP (soldering, 10 s) 265°C

Internal Power Dissipation^{1, 2}

Notes

- 1. T_{J Max} = 150°C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
- All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

Recommended Operating Conditions

Symbol	Characteristic		Min	Тур	Max	Unit
V _{CC}	Supply Voltage		4.75	5.0	5.25	V
V _I or V _{CM}	Voltage at any Bus Terminal (Separately or Common Mode)		-7.0 ¹		12	V
V _{ID}	Differential Input Voltage ²				± 12	V
I _{OH}	Output Current HIGH D	river			-60	mA
	R	eceiver			-400	μΑ
l _{OL}	Output Current LOW D	river			60	mA
	R	eceiver			16	
T _A	Operating Temperature		0	25	70	°C

Notes

- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

μ**A96176**

 μ A96176 Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Driver Section

Symbol	Characteristic	Cor	dition	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH			2.0			٧
V _{IL}	Input Voltage LOW					0.8	٧
V _{OH}	Output Voltage HIGH	I _{OH} = -20mA			3.1		٧
V _{OL}	Output Voltage LOW	I _{OL} = 20mA			0.85		٧
V _{IC}	Input Clamp Voltage	I _I = -18 mA				-1.5	٧
V _{OD1}	Differential Output Voltage	I _O = 0 mA				6.0	٧
V _{OD2}	Differential Output Voltage	$R_L = 100 \Omega$, Fig.	1	2.0	2.25		٧
		$R_L = 54 \Omega$, Fig. 2	$R_L = 54 \Omega$, Fig. 2		2.0		
△ V _{OD}	Change in Magnitude of Differential Output Voltage ²					± 0.2	٧
Voc	Common Mode Output Voltage ³	$R_L = 54 \Omega$ or 100 Ω , Fig. 1				3.0	٧
△ V _{oc}	Change in Magnitude of Common Mode Output Voltage ²					± 0.2	٧
lo	Output Current ⁴	Output Disabled	V _O = 12 V			1.0	mA
	(Includes Receiver I _I)		$V_{O} = -7.0$			-0.8	
I _{IH}	Input Current HIGH	V _I = 2.4 V				20	μΑ
I _{IL}	Input Current LOW	V _I = 0.4 V				-100	μΑ
los	Short Circuit Output Current	V _O = -7.0 V				-250	mA
		V _O = 0 V				-150	
		$V_O = V_{CC}$ $V_O = 12 \text{ V}$				150	
						250	
Icc	Supply Current	No Load	No Load Outputs Enabled			35	mA
		Outputs Disabled				40	

μ**Α96176**

 μ A96176 (Cont.) Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Drive Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{DD}	Differential Output Delay Time	$R_L = 60 \Omega$, Fig. 4	17	15	25	ns
t _{TD}	Differential Output Transition Time	$R_L = 60 \Omega$, Fig. 4		15	25	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27 \Omega$, Fig. 5		12	20	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$R_L = 27 \Omega$, Fig. 5		12	20	ns
t _{PZH}	Output Enable Time to High Level	$R_L = 110 \Omega$, Fig. 6		25	35	ns
t _{PZL}	Output Enable Time to Low Level	$R_L = 110 \Omega$, Fig. 7		25	35	ns
t _{PHZ}	Output Disable Time from High Level	$R_L = 110 \Omega$, Fig. 6		20	25	ns
t _{PLZ}	Output Disable Time from Low Level	$R_L = 110 \Omega$, Fig. 7		29	35	ns

Receiver Section

Symbol	Characteristic		Condition		Min	Typ ¹	Max	Unit
V _{TH}	Differential Input High Threshold Voltage	$V_O = 2.7 \text{ V, } I_O = -0.4 \text{ mA}$				0.2	٧	
V _{TL}	Differential Input Low Threshold Voltage	$V_O = 0.5 \text{ V}, I_O = 8.0 \text{ mA}$		-0.2 ⁵			٧	
V _{T +} - V _{T -}	Hysteresis ⁶	V _{CM} = 0 V			50		mV	
V _{IH}	Enable Input Voltage HIGH			2.0			٧	
V _{IL}	Enable Input Voltage LOW					0.8	٧	
V _{IC}	Enable Input Clamp Voltage	I _I = -18 mA				-1.5	٧	
V _{OH}	Output Voltage HIGH	$V_{ID} = 200$ mV, $I_{OH} = -400 \mu A$, Fig. 3			2.7			٧
V _{OL}	Output Voltage LOW	V _{ID} = -200	mV, Fig. 3	I _{OL} = 8.0 mA			0.45	٧
	•			I _{OL} = 16 mA			0.50	
loz	High Impedance State Output	V _O = 0.4 V	' to 2.4 V				± 20	μΑ
I _I	Line Input Current ⁷	Other Inpu	t = 0 V	V _I = 12 V			1.0	mΑ
				V _I = -7.0 V			0.8	
I _{IH}	Enable Input Current HIGH	V _{IH} = 2.7 \	/				20	μΑ
I _{IL}	Enable Input Current LOW	V _{IL} = 0.4 \	/				-100	μΑ
R _I	Input Resistance					12		kΩ
los	Short Circuit Output Current				-15		-85	mA
Icc	Supply Current (total package)	No Load Outputs Enabled Outputs Disabled				40	mA	
				1				

Receiver Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	V _{ID} = 0 V to 3.0 V C _L = 15 pF, Fig. 8		16	25	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			16	25	ns
t _{PZH}	Output Enable Time to High Level	C _L = 15 pF, Fig. 9		15	22	ns
t _{PZL}	Output Enable Time to Low Level			15	22	ns
t _{PHZ}	Output Disable Time from High Level	C _L = 5.0 pF, Fig. 9		14	30	ns
t _{PLZ}	Output Disable Time from Low Level			24	40	ns

Notes

- 1. All typical values are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.
- △|V_{OD}| and △|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.
- In EIA Standard RS-422A and RS-485, V_{OC}, which is the average of the two output voltages with respect to GND, is called output offset voltage, V_{OS}.
- This applies for both power-on and power-off. Refer to EIA Standard RS-485 for exact conditions.
- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Hysteresis is the difference between the positive-going input threshold voltage, V_T + , and the negative-going input threshold voltage, V_T - .
- This applies for both power-on and power-off. Refer to EIA Standard RS-485 for exact conditions.

Parameter Measurement Information

Figure 1 Driver V_{OD} and V_{OC}




Figure 3 Receiver VOH and VOL






Figure 2 Driver V_{OD} with Varying Common Mode Voltage



Parameter Measurement Information (Cont.)

Figure 4 Driver Differential Output Delay and Transition Times







Figure 5 Driver Propagation Times







Figure 6 Driver Enable and Disable Times (tpzH, tpHZ)









Figure 7 Driver Enable and Disable Times $(t_{PZL},\ t_{PLZ})$





Parameter Measurement Information (Cont.)

Figure 8 Receiver Propagation Delay Times











Figure 9 Receiver Enable and Disable Times












Notes

- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, 50% duty cycle, $t_f \leqslant$ 6.0 ns, $t_f \leqslant$ 6.0 ns, $Z_O = 50~\Omega$.
- 2. CL includes probe and stray capacitance.
- 3. µA96176 Driver enable is Active-High
- 4. All diodes are 1N916 or equivalent.

μ**Α96176**

Typical Application



Note

The line length should be terminated at both ends of its characteristic impedance. Stub lengths off the main line should be kept as short as possible.



μΑ96177 • μΑ96178 Differential Bus Repeaters

Linear Division Interface Products

Description

The µA96177 and µA96178 Differential Bus Repeaters are monolithic integrated devices each designed for one-way data communications on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standard RS-485 and RS-422A. Each device is designed to improve the performance of the data communication over long bus lines. The μ A96177 and μ A96178 are identical except for the Enable inputs, which are complementary. The µA96177 is an active high Enable. The µA96178 is an active low Enable. These complementary Enables allow the devices to be used in pairs for bidirectional communication.

The µA96177 and µA96178 feature positive and negative current limiting and three-state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of 200 mV over a common mode input voltage range of -12 V to +12 V. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 160°C. The driver is designed to drive current loads up to 60 mA maximum.


The μ A96177 and μ A96178 are designed for optimum performance when used on transmission buses employing the μA96172 and μA96174 differential line drivers, μA96173 and μ A96175 differential line receivers, or μ A96176 differential bus transceiver.


- Meets EIA Standard RS-422A And RS-485
- Designed For Multipoint Transmission On Long Bus Lines In Noisy Environments
- Three-State Outputs
- Bus Voltage Range -7.0 V To 12 V
- Positive And Negative Current Limiting
- Driver Output Capability ± 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input High Impedance
- Receiver Input Sensitivity Of ± 200 mV
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

Function Table µA96177

Differential Inputs	Enable	C	utput	ts
A-B	E	Т	Ÿ	Z
V _{ID} ≥0.2 V	Н	Н	Н	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Н	?	?	?
V _{ID} ≤ -0.2 V	Н	L	L	Н
X	L	Z	Z	Z

Connection Diagram 8-Lead DIP (Top View)





Order Inform	ation	
Device Code	Package Code	Package Description
μA96177RC	6T	Ceramic DIP
μA96177TC	9T	Molded DIP
μA96178RC	6T	Ceramic DIP

9T

Molded DIP

Function Table µA96178

Differential Inputs	Enable	С	utput	ts	
A-B	Ē	Т	Ÿ	Z	
V _{ID} ≥0.2 V	L	Н	Н	Ļ	
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	L	?	?	?	
V _{ID} ≤ -0.2 V	L	L	L	Н	
X	Н	Z	Z	Z	

H = High Level L = Low Level

μA96178TC

? = Indeterminate

X = Immaterial

Z = High Impedance (off)

μA96177 • **μA**96178

Absolute Maximum Ratings

Storage Temperature Range

Ceramic DIP -65°C to +175°C
Molded DIP -65°C to +150°C
Operating Temperature Range 0°C to +70°C

Lead Temperature

Ceramic DIP (soldering, 60 s) 300°C Molded DIP (soldering, 10 s) 265°C

Internal Power Dissipation^{1,2}

8L-Ceramic DIP

8L-Molded DIP

Supply Voltage³

1.30 W

7.0 V

Notes

Input Voltage

1. $T_{J Max} = 150$ °C for the Molded DIP, and 175°C for the Ceramic DIP.

5.5 V

- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.
- 3. All voltage values are with respect to network ground terminal.

Recommended Operating Conditions

Symbol	Characteristic		Min	Тур	Max	Units
V _{CC}	Supply Voltage		4.75	5.0	5.25	٧
V _I or V _{CM}	Voltage at any Bus Terminal (Separately or Common mode)		-7.0 ¹		12	٧
V _{ID}	Differential Input Voltage ²				± 12	,V
Гон	Output Current HIGH	Driver			-60	mA
		Receiver			-400	μΑ
loL	Output Current LOW	Driver			60	mA
		Receiver			16	
T _A	Operating Temperature		0	25	70	°C

Notes

The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

μ **A96177** • μ **A96178**

 μ A96177, μ A96178

Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Driver Section

Symbol	Characteristic		Condition	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH			2.0			٧
V _{IL}	Input Voltage LOW					0.8	٧
V _{IC}	Input Clamp Voltage	I _I = -18 mA				-1.5	٧
V _{OD1}	Differential Output Voltage	$I_O = 0 \text{ mA}$				6.0	٧
V _{OD2}	Differential Output Voltage	Voltage $R_L = 100 \Omega \text{ Fig. 2}$		2.0	2.25		٧
		$R_L = 54 \Omega$ Fig. 1		1.5	2.0		
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage ²	$R_L = 54 \Omega$ or 100 Ω , Fig.1				± 0.2	٧
V _{OC}	Common Mode Output Voltage ³					3.0	٧
Δ V _{OC}	Change in Magnitude of Common Mode Output Voltage ²	-				± 0.2	٧
lo	Output Current with Power off	V _{CC} = 0 V, \	$V_0 = -7.0 \text{ V to } 12 \text{ V}$			± 100	μΑ
loz	High Impedance State Output Current	V _O = -7.0 V	to 12 V		± 50	± 200	μΑ
l _{IH}	Input Current HIGH	V _I = 2.7 V				20	μΑ
I _{IL}	Input Current LOW	V _I = 0.5 V				-100	μΑ
los	Short Circuit Output Current	V _O = -7.0 V				-250	mA
	·	V _O = 0 V				-150	
		V _O = V _{CC}				150	
			V _O = 12 V			250	
Icc	CC Supply Current	No Lood	Outputs Enabled			35	mA
		No Load Outputs Disabled				40	

μ **A**96177 • μ **A**96178

 μ A96177, μ A96178 (Cont.) Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Drive Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{DD}	Differential Output Delay Time	$R_L = 60 \Omega$, Fig. 4		15	25	ns
t _{TD}	Differential Output Transition Time	$R_L = 60 \Omega$, Fig. 4		15	25	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27^{\circ} \Omega$, Fig. 5		12	20	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$R_L = 27 \Omega$, Fig. 5		12	20	ns
t _{PZH}	Output Enable Time to High Level	R_L = 110 Ω, Fig. 6		25	45	ns
t _{PZL}	Output Enable Time to Low Level	$R_L = 110 \Omega$, Fig. 7		25	40	ns
t _{PHZ}	Output Disable Time from High Level	$R_L = 110 \Omega$, Fig. 6		20	25	ns
t _{PLZ}	Output Disable Time from Low Level	$R_L = 110 \Omega$, Fig. 7		29	35	ns

Receiver Section

Symbol	Characteristic	Co	nditio	n	Min	Typ ¹	Max	Unit
V _{TH}	Differential Input High Threshold Voltage	V _O = 2.7 V, I _O =	$V_O = 2.7 \text{ V}, I_O = -0.4 \text{ mA}$				0.2	٧
V _{TL}	Differential Input Low Threshold Voltage	V _O = 0.5 V, I _O =	8.0 m	A	-0.2 ⁵			٧
V _{T +} -V _{T -}	Hysteresis ⁶	V _{CM} = 0 V				50		mV
V _{IH}	Enable Input Voltage HIGH				2.0			٧
V _{IL}	Enable Input Voltage LOW						0.8	>
V _{IC}	Enable Input Clamp Voltage	I _I = -18 mA				1.5	٧	
V _{OH}	High Level Output Voltage	$V_{ID} = 200$ mV, $I_{OH} = -400 \mu A$, Fig. 3		2.7			٧	
V _{OL}	Low Level Output Voltage	$V_{1D} = -200 \text{ mV}, F$	Fig. 3	I _{OL} = 8.0 mA			0.45	٧
				I _{OL} = 16 mA			0.50	
loz	High-Impedance State Output	V _O = 0.4 V					-360	μΑ
		V _O = 2.4 V					20	
l _l	Line Input Current ⁷	Other Input = 0 \	/	V _I = 12 V			1.0	mA
				$V_1 = -7.0 \text{ V}$			-0.8	
lін	Enable Input Current HIGH	V _{IH} = 2.7 V					20	μΑ
I _{IL}	Enable Input Current LOW	V _{IL} = 0.4 V					-100	μΑ
R _I	Input Resistance	- 1			12		kΩ	
los	Short Circuit Output Current			-15		-85	mA	
Icc	Supply Current (total package)	No Load Outputs Enabled				35	mA	
			Outp	uts Disabled			40	1

μA96177 • **μA**96178

μ**Α96177**, μ**Α96178** (Cont.)

Electrical Characteristics Over recommended temperature, common mode input voltage, and supply voltage ranges, unless otherwise specified.

Receiver Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	V _{ID} = 0 V to 3.0 V C _L = 15 pF, Fig. 8		16	25	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			16	25	ns
t _{PZH}	Output Enable Time to High Level	C _L = 15 pF, Fig. 9		15	22	ns
t _{PZL}	Output Enable Time to Low Level			15	22	ns
t _{PHZ}	Output Disable Time from High Level	C _L = 5.0 pF, Fig. 9		14	30	ns
t _{PLZ}	Output Disable Time from Low Level			24	40	ns

Notes

- 1. 1. All typical values are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.
- Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.
- In EIA Standard RS-422A and RS-485, V_{OC}, which is the average of the two output voltages with respect to GND, is called output offset voltage,
- 4. The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- 5. Hysteresis is the difference between the positive-going input threshold voltage, V_{T+} and the negative-going input threshold voltage, V_{T-} .
- 6. Refer to EIA Standard RS-485 for exact conditions.

Parameter Measurement Information

Figure 1 Driver V_{OD2} and V_{OC}




Figure 3 Receiver VOH and VOL






Figure 2 Driver V_{OD2} with Varying Common Mode Voltage



Parameter Measurement Information (Cont.)

Figure 4 Driver Differential Output Delay and Transition Times







Figure 5 Drive Propagation Times







Figure 6 Driver Enable and Disable Times (t_{PZH}, t_{PHZ})









Figure 7 Driver Enable and Disable Times (tpzl, tplz)





Parameter Measurement Information (Cont.)

Figure 8 Receiver Propagation Delay Times











Figure 9 Receiver Enable and Disable Times












Notes

- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle≈50%, $t_f \le$ 6.0 ns, $t_f \le$ 6.0 ns, $Z_O =$ 50 Ω .
- 2. CL includes probe and stray capacitance.
- 3. $\mu A96178$ Enable is active low, $\mu A96177$ Enable is active high.
- 4. All diodes are 1N916 or equivalent.

μA96177 • **μA**96178

Typical Application



Note

The line length should be terminated at both ends in its characteristic impedance.

Stub lengths off the main line should be kept as short as possible.



μA9636A RS-423 Dual Programmable Slew Rate Line Driver

Linear Division Interface Products

Description

The µA9636A is a TTL/CMOS compatible, dual, single ended line driver which has been specifically designed to satisfy the requirements of EIA Standard RS-423.

The μ A9636A is suitable for use in digital data transmission systems where signal wave shaping is desired. The output slew rates are jointly controlled by a single external resistor connected between the wave shaping control lead (WS) and ground. This eliminates any need for external filtering of the output signals. Output voltage levels and slew rates are independent of power supply variations. Current-limiting is provided in both output states. The μ A9636A is designed for nominal power supplies of \pm 12 V.

Inputs are TTL compatible with input current loading low enough (1/10 UL) to be also compatible with CMOS logic. Clamp diodes are provided on the inputs to limit transients below ground.

- Programmable Slew Rate Limiting
- Meets EIA Standard RS-423
- Commercial Or Extended Temperature Range
- Output Short Circuit Protection
- TTL And CMOS Compatible Inputs

Absolute Maximum Ratings


Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA9636AM)	-55°C to +125°C
Commercial (µA9636AC)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
V+ Lead Potential to Ground Lead	V - to + 15 V
V - Lead Potential to Ground Lead	+0.5 V to -15 V
V+ Lead Potential to V- Lead	0 V to +30 V
Output Potential to Ground Lead	± 15 V
Output Source Current	–150 mA
Output Sink Current	150 mA

Notes

1. $T_{\rm J~Max}$ = 175°C for the Ceramic DIP, and 150°C for the Molded DIP. 2. Ratings apply to ambient temperature at 25°C. Above this temperature,


 Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, and the 8L-Molded DIP at 7.5 mW/°C.

Connection Diagram 8-Lead DIP (Top View)



Order Information								
μ A9636ARM 6T Ceramic μ A9636ARC 6T Ceramic	Package Description							
μA9636ARM	6T	Ceramic DIP						
μA9636ARC	6T	Ceramic DIP						
μA9636ATC	9T	Molded DIP						

Equivalent Circuit



μΑ9636Α

Recommended Operating Conditions

Symbol			μ Α9636Α			μ Α9636AC			
	Characteristic	Min	Тур	Max	Min	Тур	Max	Unit	
V+	Positive Supply Voltage	10.8	12	13.2	10.8	12	13.2	V	
V –	Negative Supply Voltage	-13.2	-12	-10.8	-13.2	-12	-10.8	٧	
TA	Operating Temperature	-55	25	125	0	25	70	°C	
Rws	Wave Shaping Resistance	10		500	10		1000	kΩ	

 μ A9636A Electrical Characteristics Over recommended operating temperature, supply voltage and wave shaping resistance ranges unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OH1}	Output Voltage HIGH	R_L to GND ($R_L = \infty$)	5.0	5.6	6.0	٧
V _{OH2}		R_L to GND ($R_L = 3.0 \text{ k}\Omega$)	5.0	5.6	6.0	V
V _{OH3}		R_L to GND ($R_L = 450 \Omega$)	4.0	5.5	6.0	٧
V _{OL1}	Output Voltage LOW	R_L to GND ($R_L = \infty$)	-6.0	-5.7	-5.0	٧
V _{OL2}		R_L to GND ($R_L = 3.0 \text{ k}\Omega$)	-6.0	-5.6	-5.0	٧
V _{OL3}		R_L to GND ($R_L = 450 \Omega$)	-6.0	-5.4	-4.0	٧
Ro	Output Resistance	450 Ω≤R _L		25	50	Ω
l _{OS+}	Output Short Circuit Current ¹	V _O = 0 V, V _I = 0 V	-150	-60	-15	mA
los_		V _O = 0 V, V _I = 2.0 V	15	60	150	mA
I _{CEX}	Output Leakage Current	$V_O = \pm 6.0 \text{ V, Power-Off}$	-100		+100	μΑ
V _{IH}	Input Voltage HIGH		2.0			٧
V _{IL}	Input Voltage LOW				0.8	٧
V _{IC}	Input Clamp Diode Voltage	I _I = 15 mA	-1.5	-1.1		٧
I _{IL}	Input Current LOW	V _I = 0.4 V	-80	-16		μΑ
l _{iH}	Input Current HIGH	V _I = 2.4 V		1.0	10	μΑ
		V _I = 5.5 V		10	100	
l+	Positive Supply Current	$V_{CC} = \pm 12 \text{ V}, R_L = \infty, \\ R_{WS} = 100 \text{ k}\Omega, V_I = 0 \text{ V}$		13	18	mA
1-	Negative Supply Current	$V_{CC} = \pm 12 \text{ V}, R_L = \infty,$ $R_{WS} = 100 \text{ k}\Omega, V_I = 0 \text{ V}$	-18	-13		mA

Notes

^{1.} Only one output should be shorted at a time.

μA9636**A**

 μ A9636A (Cont.)


Electrical Characteristics Over recommended operating temperature, supply voltage and wave shaping resistance ranges unless otherwise specified.

AC Characteristics $V_{CC} = \pm 12 \text{ V} \pm 10\%$, $T_A = 25^{\circ}\text{C}$, see AC Test Circuit


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _r	Rise Time	$R_{WS} = 10 \text{ k}\Omega$	0.8	1.1	1.4	μs
		$R_{WS} = 100 \text{ k}\Omega$	8.0	11	14	
		$R_{WS} = 500 \text{ k}\Omega$	40	55	70	
		$R_{WS} = 1000 \text{ k}\Omega$	80	110	140	
t _f	Fall Time	$R_{WS} = 10 \text{ k}\Omega$	0.8	1.1	1.4	μs
		$R_{WS} = 100 \text{ k}\Omega$	8.0	11	14	
		$R_{WS} = 500 \text{ k}\Omega$	40	55	70	
		$R_{WS} = 1000 \text{ k}\Omega$	80	110	140	

Typical Performance Curves


Input/Output Transfer Characteristic vs Temperature



Input Current vs Input Voltage




Output Current vs Output Voltage (Power On)




POSITION


Output Current vs Output Voltage (Power Off)



Supply Current vs Temperature




Transition Time vs R_{WS}



PC06131F


μ**Α9636A**

AC Test Circuit and Waveforms




Note

C_L includes jig and probe capacitance



 V_1 Amplitude: 3.0 V
Offset: 0 V
Pulse Width: 500 μ s
PRR: 1.0 kHz $t_r = t_r \le 10$ ns

RS-423 System Application



Note

1. Use Fairchild's 1N4448.



A Schlumberger Company

μA9637A Dual Differential Line Receiver

Linear Division Interface Products

Description

The μ A9637A is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422 and RS-423. In addition, the μ A9637A satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The μ A9637A is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5.0 V power supply and has Schottky TTL compatible outputs. The μ A9637A has an operational input common mode range of \pm 7.0 V either differentially or to ground.

- Dual Channels
- Single 5.0 V Supply
- Satisfies EIA Standards RS-422 And RS-423
- Built-In ± 35 mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology
- Extended Temperature Range


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA9637AM)	-55°C to +125°C
Commercial (µA9637AC)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 30 s)	300°C
Molded DIP and SO Package	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
V _{CC} Lead Potential to Ground	-0.5 V to 7.0 V
Input Potential to Ground	± 15 V
Differential Input Voltage	± 15 V
Output Potential to Ground	-0.5 V to +5.5 V
Output Sink Current	50 mA

Notes


T_{J Max} = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
 Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C, the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Information **Device Code** Package Code Package Description μA9637ARM **6T** Ceramic DIP 6T Ceramic DIP μA9637ARC μA9637ATC 9T Molded DIP KC Molded Surface Mount μA9637ASC

Equivalent Circuit



Recommended Operating Conditions

		μ Α9637Α						
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	٧
T _A	Operating Temperature	-55	25	125	0	25	70	°C

μ A9637A

μ**Α9637Α** Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Condition ¹	Min	Typ ²	Max	Unit
V _{TH}	Differential Input Threshold Voltage ³	-7.0 V ≤ V _{CM} ≤ +7.0 V	-0.2		+0.2	٧
V _{TH(R)}	Differential Input Threshold Voltage ⁴	-7.0 V ≤ V _{CM} ≤ +7.0 V	-0.4		+0.4	٧
I _I	Input Current ⁵	$V_{I} = 10 \text{ V}, 0 \text{ V} \leq V_{CC} \leq +5.5 \text{ V}$		1.1	3.25	mA
		$V_I = -10 \text{ V}, \text{ 0 V} \leqslant V_{CC} \leqslant +5.5 \text{ V}$	-3.25	-1.6		
V _{OL}	Output Voltage LOW	I _{OL} = 20 mA, V _{CC} = Min		0.35	0.5	٧
V _{OH}	Output Voltage HIGH	I _{OH} = -1.0 mA, V _{CC} = Min	2.5	3.5		٧
los	Output Short Circuit Current ⁶	V _O = 0 V, V _{CC} = Max	-40	-75	-100	mA
Icc	Supply Current	$V_{CC} = Max, V_1 + = 0.5 V,$ $V_{ -} = GND$		35	50	mA
V _{HYST}	Input Hysteresis	V _{CM} = ±7.0 V (See Curves)		70		mV


AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol Characteristic		Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time Low to High	See AC Test Circuit		15	25	ns
t _{PHL}	Propagation Delay Time High to Low	See AC Test Circuit		13	25	ns

Notes

- 1. Use Min/Max values specified in recommended operating conditions.
- Typical limits are at V_{CC} = 5.0 V and T_A = 25°C.
 V_{DIFF} (Differential Input Voltage) = (V_I+) (V_I-). V_{CM} (Common Mode Input Voltage) = V_I+ or V_I-.
- 4. 500 Ω ±1% in series with inputs.
- 5. The input not under test is tied to ground.
- 6. Only one output should be shorted at a time.

Typical Input/Output Transfer Characteristics




OUTPUT VOLTAGE -- V VCM = +7 V V_{CM} = 0 V 100 INPUT VOLTAGE-mV


PC01972F

V_{CC} = 5.25 V

μA9637**A**

AC Test Circuit and Waveforms






Notes

C_L includes jig and probe capacitance. All diodes are FD700 or equivalent. V_1 Amplitude: 1.0 V
Offset: 0.5 V
Pulse Width: 100 ns
PRR: 5.0 MHz $t_r = t_f \le 5.0$ ns

Typical Applications

RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission



Notes

 $\rm R_T\!\geqslant\!50~\Omega$ for RS-422 operation $\rm R_T$ combined with input impedance of receivers must be greater than 90 Ω .



A Schlumberger Company

μA9638 RS-422 Dual High Speed Differential Line Driver

Linear Division Interface Products

Description

The μ A9638 is a Schottky, TTL compatible, dual differential line driver designed specifically to meet the EIA Standard RS-422 specifications. It is designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. The inputs are TTL compatible. The outputs are similar to totem pole TTL outputs, with active pull-up and pull-down. The device features a short circuit specified to drive 50 Ω transmission lines at high speed. The mini-DIP provides high package density.

- Single 5.0 V Supply
- Schottky Technology
- TTL And CMOS Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Complementary Outputs
- Minimum Output Skew (< 1.0 ns Typical)
- 50 mA Output Drive Capability For 50 Ω Transmission Lines
- Meets EIA RS-422 Specifications
- Propagation Delay Of Less Than 10 ns
- "Glitchless" Differential Output
- Delay Time Stable With V_{CC} And Temperature Variations (< 2.0 ns Typical) (Figure 3)
- Extended Temperature Range


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA9638M)	-55°C to +125°C
Commercial (µA9638C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO Package	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Ceramic DIP	1.30 W
8L-Molded DIP	0.93 W
SO-8	0.81 W
V _{CC} Lead Potential to Ground	-5.0 V to +7.0 V
Input Voltage	-0.5 V to +7.0 V

Notes


- 1. $T_{J~Max} = 175^{\circ}\text{C}$ for the Ceramic DIP, 150°C for the Molded DIP and SO-8
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Ceramic DIP at 8.7 mW/°C; the 8L-Molded DIP at 7.5 mW/°C, and the SO-8 at 6.5 mW/°C.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)



Order Information **Device Code** Package Code **Package Description** μA9638RM 6T Ceramic DIP 6T Ceramic DIP μA9638RC Molded DIP μA9638TC 9T μA9638SC KC Molded Surface Mount

Equivalent Circuit



EQ00190F

Recommended Operating Conditions

Symbol			μ Α9638			μ Α9638C			
	Characteristic	Min	Тур	Max	Min	Тур	Max	Unit	
V _{CC}	Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	٧	
Гон	Output Current HIGH			-50			-50	mA	
loL	Output Current LOW			50			50	mA	
T _A	Operating Temperature	-55	25	125	0	25	70	°C	

 μ A9638 Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Condition ¹	Min	Typ ²	Max	Unit
V _{IH}	Input Voltage HIGH		2.0			٧
V _{IL}	Input Voltage LOW	Commercial			0.8	V
		Extended			0.5	
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_{\parallel} = -18 \text{ mA}$		-1.0	-1.2	٧
V _{OH}	Output Voltage HIGH	$V_{CC} = Min$, $I_{OH} = -10 \text{ mA}$	2.5	3.5		٧
		$\begin{array}{c c} V_{IH} = V_{IH \text{ Min}}, \\ V_{IL} = V_{IL \text{ Max}} \end{array} \boxed{I_{OH} = -40 \text{ mA}}$	2.0			
V _{OL}	Output Voltage LOW	$V_{CC} = Min, V_{IH} = V_{IH Min},$ $V_{IL} = V_{IL Max}, I_{OL} = 40 \text{ mA}$			0.5	٧
lı	Input Current at Maximum Input Voltage	$V_{CC} = Max$, $V_{I Max} = 5.5 V$			50	μΑ
I _{IH}	Input Current HIGH	$V_{CC} = Max, V_{IH} = 2.7 V$			25	μΑ
I _{IL}	Input Current LOW	$V_{CC} = Max, V_{IL} = 0.5 V$			-200	μΑ
los	Output Short Circuit Current	$V_{CC} = Max, V_O = 0 V$	-50		-150	mA
V _T , ∇ _T	Terminated Output Voltage	See Figure 1	2.0			٧
$V_T - \overline{V}_T$	Output Balance				0.4	٧
Vos, Vos	Output Offset Voltage	7			3.0	٧
Vos-Vos	Output Offset Balance	1			0.4	٧
l _X	Output Leakage Current	T _A = 25°C -0.25 V < V _X < 6.0 V			100	μΑ
Icc	Supply Current (both drivers)	V _{CC} = 5.5 V, All Input at 0 V, No Load		45	65	mA

AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Typ ²	Max	Unit
t _{PHL}	Propagation Delay	C _L = 15 pF		10	20	ns
t _{PLH}		$R_L = 100 \Omega$, See Figure 2		10	20	ns
t _f	Fall Time, 90% - 10%			10	20	ns
t _r	Rise Time, 10% - 90%			10	20	ns
t _{PO} – t PO	Skew Between Outputs A/Ā and B/B			1.0		ns

Notes

Use minimum and maximum values specified in recommended operating conditions.

^{2.} Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

DC Test Circuit

Figure 1 Terminated Output Voltage and Output Balance






Figure 2 AC Test Circuit and Voltage Waveform




Notes

The pulse generator has the following characteristics: PRR = 500 kHz t_W = 100 ns, t_r < 5.0 ns, Z_O = 50 Ω . C_L includes probe and jig capacitance

Figure 3 Typical Delay Characteristics







μA9639A Dual Differential Line Receiver

Linear Division Interface Products

Description

The μ A9639A is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422, RS-423, and RS-232C. In addition, the μ A9639A satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The μ A9639A is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5.0 V power supply and has Schottky TTL compatible outputs. The μ A9639A has an operational input common mode range of \pm 7.0 V either differentially or to ground.

- Dual Channels
- Single 5.0 V Supply
- Satisfies EIA Standards RS-422, RS-423, And RS-232C
- Built-In ± 35 mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology


Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	0.93 W
V _{CC} Lead Potential to Ground	-0.5 V to +7.0 V
Input Potential to Ground Lead	± 25 V
Differential Input Voltage	± 25 V
Output Differential to Ground Lead	-0.5 V to 5.5 V
Output Sink Current	50 mA

Note

- 1. T_{J Max} = 150°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 7.5 mW/°C.

Connection Diagram 8-Lead DIP (Top View)



Order Information

Device Code Package Code

Package Description


μA9639ATC

9T

Molded DIP

μΑ9639Α

Equivalent Circuit



Recommended Operating Conditions

Symbol	Characteristic	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	٧
T _A	Operating Temperature	0	25	70	°C

μA9639**A**

μ**Α9639Α** Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics


Symbol	Characteristic	Condition ¹	Min	Typ ²	Max	Unit
V _{TH}	Differential Input Threshold Voltage ³	-7.0 V ≤ V _{CM} ≤ +7.0 V	-0.2		+0.2	٧
V _{TH(R)}	Differential Input Threshold Voltage ⁴	-7.0 V ≤ V _{CM} ≤ +7.0 V	-0.4		+0.4	٧
l ₁	Input Current ⁵	$V_{I} = 10 \text{ V}, \text{ 0 V} \leq V_{CC} \leq 5.5 \text{ V}$		1.1	3.25	mA
		$V_{I} = -10 \text{ V}, 0 \text{ V} \leq V_{CC} \leq 5.5 \text{ V}$	-3.25	-1.6		
V _{OL}	Output Voltage LOW	I _{OL} = 20 mA, V _{CC} = Min		0.35	0.5	٧
V _{OH}	Output Voltage HIGH	I _{OH} = -1.0 mA, V _{CC} = Min	2.5	3.5		٧
los	Output Short Circuit Current ⁶	V _O = 0 V, V _{CC} = Max	-40	-75	-100	mA
Icc	Supply Current	$V_{CC} = Max, V_1 + = 0.5 V,$ $V_{I^-} = GND$		35	50	mA
V _{HYST}	Input Hysteresis	V _{CM} = ± 7.0 V (See Curves)		70		mV


AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time Low to High	See AC Test Circuit		55	85	ns
t _{PHL}	Propagation Delay Time High to Low	See AC Test Circuit		50	75	ns

- 1. Use Min/Max values specified in recommended operating conditions.
- Typical limits are at V_{CC} = 5.0 V and T_A = 25°C.
 V_{DIFF} (Differential Input Voltage) = (V_{I+}) (V_{I-}).
 V_{CM} (Common Mode Input Voltage) = V_{I+} or V_{I-}.
- 4. 500 Ω ± 1% in series with inputs.
- 5. The input not under test is tied to ground.
- 6. Only one output should be shorted at a time.


Typical Input/Output Transfer Characteristics






μΑ9639Α

AC Test Circuit and Waveforms






Notes

 $\ensuremath{C_L}$ includes jig and probe capacitance. All diodes are FD700 or equivalent.

 V_l Amplitude: 1.0 V Offset: 0.5 V Pulse Width: 500 ns PRR: 1 MHz $t_r = t_f \leqslant 5.0$ ns

Typical Applications

RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission



Notes

 $\mbox{R}_{\mbox{\scriptsize t}}\!\geqslant\!50~\Omega$ for RS-422 operation

 R_t combined with input impedance of receivers must be greater than 90 Ω .



μA9640(26S10) Quad General Purpose Bus Transceiver

Linear Division Interface Products

Description

The μ A9640(26S10) is a high speed quad bus transceiver. Each driver output, which is capable of sinking 100 mA at 0.8 V, is connected internally to the high speed bus receiver in addition to being connected to the package lead. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads. The bus output is capable of driving lines having 100 Ω impedance.

The line can be terminated at both ends and still give considerable noise margin at the receiver. The typical switching point of the receiver is 2.0 V.

The μ A9640(26S10) features advanced Schottky processing to minimize propagation delay. The device package also has two ground leads to improve ground current handling and allow close decoupling between V_{CC} and ground at the package. Both GND₁ and GND₂ should be tied to the ground bus external to the device package.

The μ A9640(26S10) is a lead for lead replacement for the AM26S10.

- Input To Bus Is Inverting
- Quad High Speed Open Collector Bus Transceivers
- Driver Outputs Can Sink 100 mA At 0.8 V Maximum
- Advanced Schottky Processing
- PNP Input To Reduce Input Loading


Absolute Maximum Ratings

Absolute Maximum Hatings	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA9640M)	-55°C to +125°C
Commercial (µA9640C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1,2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
V _{CC} Lead Potential to Ground	-0.5 V to +7.0 V
Voltage Applied to Outputs	
for HIGH Output State	-0.5 V to V _{CC} Max
Input Voltage	-0.5 V to +5.5 V
Output Current, into Bus	200 mA
Output, into Outputs (except Bus)	30 mA
Input Current	-30 mA to +5.0 mA

Notes

- 1. T_{J Max} = 175°C for the Ceramic DIP, and 150°C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Connection Diagram 16-Lead DIP (Top View)



Order Information

Device	Code	Package	Code	P

Package Description

 μ A9640DM(26S10) 6B μ A9640DC(26S10) 6B μ A9640PC(26S10) 9B Ceramic DIP Ceramic DIP Molded DIP

Truth Table

Inp	uts	Outputs		
ENABLE	Driver IN _{A-D}	BUS _{A-D}	Receiver Out _{A-D}	
L	L	Н	L	
L	Н	L	Н	
Н	X	Y	Ÿ	

H = HIGH Voltage Level


L = LOW Voltage Level

X = Don't Care

Y = Voltage Level of Bus (Assumes control by another bus transceiver.)

μ**A**9640(26S10)

Equivalent Circuit (1/4 of Circuit - Except Strobe)



EQ00281F

μ**A9640(26S10)**

Recommended Operating Conditions

		Extended ⁴ Commercial ⁵		Commercial ⁵				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.50	5.0	5.5	4.75	5.0	5.25	٧
T _A	Operating Temperature	-55	25	125	0	25	70	°C

 μ A9640(26S10) Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Condition	on ¹	Min	Typ ²	Max	Unit
V _{OH}	Output Voltage HIGH (Receiver Outputs)	V _{CC} = Min,	Extended ⁴	2.5	3.4		٧
	(Neceiver Outputs)	$I_{OH} = -1.0 \text{ mA},$ $V_I = V_{IL} \text{ or } V_{IH}$	Comm ⁵	2.7	3.4		
V _{OL}	Output Voltage LOW (Receiver Outputs)	$V_{CC} = Min$, $I_{OL} = 20$ m $V_I = V_{IL}$ or V_{IH}	V_{CC} = Min, I_{OL} = 20 mA, V_{I} = V_{IL} or V_{IH}			0.5	٧
V _{IH}	Input Voltage HIGH (Except Bus)	Guaranteed Input Log for All Inputs	Guaranteed Input Logic HIGH for All Inputs				٧
V _{IL}	Input Voltage LOW (Except Bus)	Guaranteed Input Log for All Inputs	Guaranteed Input Logic LOW for All Inputs			0.8	٧
V _{IC}	Input Clamp Voltage (Except Bus)	V _{CC} = Min, I _I = -18 m.	$V_{CC} = Min, I_1 = -18 \text{ mA}$			-1.2	٧
IIL	Input Current LOW	V _{CC} = Max,	ENABLE			-0.36	mA
		V _I = 0.4 V	DATA			-0.54	
l _{IH}	Input Current HIGH	V _{CC} = Max,	ENABLE			20	μΑ
		$V_1 = 2.7 \text{ V}$	DATA			30	
		$V_{CC} = Max$, $V_i = 5.5 \text{ V}$	V _{CC} = Max, V _I = 5.5 V			100	
los	Output Short Circuit	V _{CC} = Max	Extended ⁴	-20		-55	mA
Current (Exc	Current (Except Bus) ³		Comm ⁵	-18		-60	
Icc	Supply Current	V _{CC} = Max, V _I = V _{IH} , E	Enable = GND		45	70	mA

AC Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25 ^{\circ}\text{C}$

Symbol	Characteristic	Condition ⁶	Min	Typ ²	Max	Unit
t _{PD}	Data Input to Bus	$R_B = 50 \Omega$,		10	15	ns
	Enable Input to Bus	C _B = 50 pF		14 10	18	
	Bus to Receiver Out	$R_B = 50 \ \Omega, \ R_L = 280 \ \Omega,$ $C_B = 50 \ pF, \ C_L = 15 \ pF$			15	
t _r	Rise Time Bus	$R_B = 50 \Omega$,	4.0	10		ns
t _f	Fall Time Bus	$C_B = 50 \text{ pF}$	2.0	4.0		ns

μ**A**9640(26S10)

μ**A9640(26S10)** (Cont.)

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.


Bus Input/Output Characteristics

Symbol	Characteristic Output Voltage LOW	Condition ¹				Min	Typ ²	Max	Unit
V _{OL}		V _{CC} = Min	Extended	14	l _{OL} = 40 mA	(0.33	0.5	٧
					I _{OL} = 70 mA		0.42	0.7	
					I _{OL} = 100 mA		0.51	0.8	
			Comm ⁵		I _{OL} = 40 mA		0.33	0.5	
					I _{OL} = 70 mA		0.42	0.7	
					I _{OL} = 100 mA		0.51	0.8	
I _{CEX} (ON)	Bus Leakage Current	V _{CC} = Max	Extended ⁴		V _O = 0.8 V			-50	μА
					V _O = 4.5 V			200	
			Comm ⁵		V _O = 4.5 V			100	
I _{CEX} (OFF)	Bus Leakage Current	V _O = 4.5 V, V _{CC} = 0 V						100	μΑ
V _{TH} +	Receiver Input Threshold HIGH	Bus Enable	= 2.4 V,	Extended ⁴			2.0	2.4	٧
		V _{CC} = Max		Com	m ⁵		2.0	2.25	
V _{TH} -	Receiver Input	Bus Enable = 2.4 V, V _{CC} = Min		Exter	Extended ⁴ Comm ⁵		2.0		٧
	Threshold LOW			Com			2.0		

Notes

- For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical limits are at V_{CC} = 5.0 V, T_A = 25°C ambient and maximum loading.
- Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- 4. Extended temperature range, ceramic DIP.
- 5. Commercial temperature range, ceramic or molded DIP.
- 6. CB and CL include probe and jig capacitance.

Figure 1 AC Test Circuit




Note

- 1. Includes probe and jig capacitance.
- 2. All Diodes 1N916 or equivalent.

μ A9640(26S10)

Figure 2 Waveforms





μ A9643 Dual TTL To MOS/CCD Driver

Linear Division Interface Products

Description

The μ A9643 is a dual positive logic "AND" TTL-to-MOS driver. The μ A9643 is a functional replacement for the SN75322 with one important exception: the two external PNP transistors are no longer needed for operation. The μ A9643 is also a functional replacement for the 75363 with the important exception that the V_{CC3} supply is not needed. The lead connections normally used for the external PNP transistors are purposely not internally connected to the μ A9643.

- Satisfies CCD Memory And Delay Line Requirements
- Dual Positive Logic TTL To MOS Driver
- Operates From Standard Bipolar And MOS Supply Voltages
- High Speed Switching
- TTL And DTL Compatible Inputs
- Separate Drivers Address Inputs With Common Strobe
- VOH And VOL Compatible With Popular MOS RAMs
- Does Not Require External PNP Transistors Or V_{CC3}
- VOH Minimum Is VCC2 0.5 V


Absolute Maximum Ratings

Absolute Maximum Hatings	
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature	
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	0.93 W
Supply Voltage Range of V _{CC1} ³	-0.5 V to +7.0 V
Supply Voltage Range of V _{CC2}	-0.5 V to +15 V
Input Voltage	5.5 V
Inter-Input Voltage ⁴	5.5 V

Notes

- 1. T_{J Max} = 150°C
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 7.5 mW/°C.
- Voltage values are with respect to network ground terminals unless otherwise noted.
- 4. This rating applies between any two inputs of any one of the gates.

Connection Diagram 8-Lead DIP (Top View)



Order Information

Device Code Package Code


Package Description
Molded DIP

μA9643TC 9T

Truth Table

INPUT	ENABLE	OUTPUT
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

Equivalent Circuit (1/2 of Circuit)



EQ00270F

Recommended Operating Conditions

Symbol	Characteristic	Min	Тур	Max	Unit
V _{CC1}	Supply Voltage	4.75	5.0	5.25	٧
V _{CC2}	Supply Voltage	11.4	12	12.6	٧
T _A	Operating Temperature	0	25	70	°C

μ**A**9643

 μ A9643 Electrical Characteristics Over recommended operating temperature and V_{CC1}, V_{CC2} ranges, unless otherwise specified.

DC Characteristics

Symbol	Characteristic	Cor	ndition	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH			2.0			V
V _{IL}	Input Voltage LOW					0.8	V
V _{OH}	Output Voltage HIGH	$I_{OH} = -400 \ \mu A$		V _{CC2} - 0.5	V _{CC2} - 0.2		V
V _{OL}	Output Voltage LOW	I _{OL} = 10 mA			0.4	0.5	V
	I _{OL} = 1.0 mA				0.2	0.3	
I _I	Input Current at Maximum Input Voltage	V _{CC1} = 5.25 V, V _{CC2} = 11.4 V V _I = 5.25 V				0.1	mA
l _{IH}	Input Current HIGH	V _I = 2.4 V	A Inputs			40	μΑ
			E Inputs			80	1
I _{IL}	Input Current LOW	V _I = 0.4 V	A Inputs			-0.5	mA
			E Inputs			-1.0	
I _{CC1(L)}	Supply Current from V _{CC1} All Outputs LOW	V _{CC1} = 5.25 V, V _{CC2} = 12.6 V			15	19	mA
I _{CC2(L)}	Supply Current from V _{CC2} All Outputs LOW	V _{CC1} = 5.25 V, V _{CC2} = 12.6 V			5.5	9.5	mA
I _{CC1(H)}	Supply Current from V _{CC1} All Outputs HIGH	V _{CC1} = 5.25 V, V _{CC2} = 12.6 V			9.0	13	mA
I _{CC2(H)}	Supply Current from V _{CC2} All Outputs HIGH	V _{CC1} = 5.25 V, V _{CC2} = 12.6 V			5.5	9.5	mA


AC Characteristics $V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}, T_A = 25^{\circ}\text{C}$


Symbol	Characteristic	Condition		Min	Тур	Max	Unit
t _{DLH}	Delay Time		C _L = 300 pF	5.0	9.0	17	ns
t _{DHL}	Delay Time			5.0	9.0	17	ns
t _{TLH}	Rise Time	R _{SERIES} = 0	C _L = 300 pF	6.0	11	17	ns
t _{THL}	Fall Time			6.0	11	17	ns
t _{TLH}	Rise Time	$R_{SERIES} = 10 \Omega$	C _L = 300 pF	8.0	14	20	ns
t _{THL}	Fall Time			8.0	14	20	ns
t _{PLHA} t _{PLHB} t _{PHLA} t _{PHLB}	Skew between outputs A and B				0.5		ns

Note

^{1.} All typical values are at $V_{\rm CC1}$ = 5.0 V, $V_{\rm CC2}$ = 12.0 V, and $T_{\rm A}$ = 25°C unless otherwise noted.

AC Test Circuit and Waveforms





Notes

The pulse generator has the following characteristics: PRR = 1.0 MHz, Z_0 = 50 Ω C_L includes probe and jig capacitance.



μA9645(3245) Quad TTL To MOS/CCD Driver

Linear Division Interface Products

Description

The μ A9645(3245) is a high speed driver intended to be used as a clock (high level) driver for 18 or 22-lead dynamic NMOS RAMs. It also satisfies the non-overlapping 2-phase clock drive requirements for CCD memories like the F464 (64K) RAM.

The circuit is designed to operate on nominal +5.0 V and +12 V power supplies and contains input and output clamp diodes to minimize line reflections.

The device features two common enable inputs, a refresh select input and a clock control input. Internal gating structure is organized so that all four drivers may be deactivated for standby operation, or a single driver may be activated for read/write operation or all four drivers may be activated for refresh operation.

The µA9645(3245) is a lead for lead replacement of the Intel 3245 Quad TTL-to-MOS Driver, with substantially reduced DC power dissipation.

- Interchangeable With Intel 3245
- Four High Speed, High Current Drivers
- Control Logic Optimized For MOS RAMs
- Satisfies CCD Memory And Delay Line Drive Requirements
- TTL And DTL Compatible Inputs
- High Voltage Schottky Technology


Absolute Maximum Ratings

-65°C to +175°C
-65°C to +150°C
0°C to +70°C
300°C
265°C
1.50 W
1.04 W
-0.5 V to +7.0 V
-0.5 V to +14.0 V
-1.0 V to V-
-1.0 V to
(V -) + 1.0 V
-10°C to +70°C

Notes

- 1. $T_{J~Max} = 175$ °C for the Ceramic DIP, and 150 °C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Connection Diagram 16-Lead DIP (Top View)



Order Information

Device Code Package Code μA9645DC(3245) 7B

7B Ceramic DIF 9B Molded DIP

Package Description
Ceramic DIP


μA9645PC(3245) Truth Table

Inputs					
Control Address			Output		
C	Ē₂	Ē ₁	INPUT	REFRESH	
Н	Х	Х	Х	Х	L
Χ	Н	Х	×	x	L
Χ	Х	Н	x	x	L
Χ	Х	Х	Н	Н	L
L	L	L	L	X	Н .
L	L	L	X	L	Н

H = HIGH L = LOW

X = Don't Care


Equivalent Circuit



EQ00200F

μ**A**9645(3245)

Logic Diagram



DC Characteristics

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{FD}	Input Load Current, IN (A,B,C,D)	V _F = 0.45 V			-0.25	mA
I _{FE}	Input Load Current, R, C, E1, E2	V _F = 0.45 V			-1.0	mA
I _{RD}	Data Input Leakage Current	V _R = 5.0 V			10	μΑ
I _{RE}	Enable Input Leakage Current	V _R = 5.0 V			40	μΑ
V _{OL}	Output Voltage LOW	I _{OL} = 5.0 mA, V _{IH} = 2.0 V			0.45	٧
		I _{OL} = -5.0 mA	-1.0			
V _{OH}	Output Voltage HIGH	I _{OH} = -1.0 mA, V _{IL} = 0.8 V	V _{CC2} -0.50			٧
		I _{OH} = 5.0 mA			V _{CC2} + 1.0	
V _{IL}	Input Voltage LOW, All Inputs				0.8	٧
V _{IH}	Input Voltage HIGH, All Inputs		2.0			٧
I+ _H	Positive Supply Current HIGH	V _{CC1} = 5.25 V		13	20	mA
I- _H	Negative Supply Current HIGH	V _{CC2} = 12.6 V		14	20	mA
P _{C(H)}	Power Consumption HIGH	All Outputs HIGH		248	357	mW
	Power Per Channel			62	90	mW
I+L	Positive Supply Current LOW	V _{CC1} = 5.25 V		27	35	mA
I-L	Negative Supply Current LOW	V _{CC2} = 12.6 V		12	15	mA
P _{C(L)}	Power Consumption LOW	All Outputs LOW		296	373	mW
	Power Per Channel	1		74	94	mW

μ**A9645(3245)**

μ**Α9645(3245)** (Cont.) Electrical Characteristics $V_{CC1} = 5.0 \text{ V} \pm 5\%$, $V_{CC2} = 12 \text{ V} \pm 5\%$, $T_A = 0^{\circ}\text{C}$ to 70°C, unless otherwise specified.

AC Characteristics


Symbol	Characteristic	Condition	Min ¹	Typ ^{2,4}	Max ³	Unit
t-(+)	Input to Output Delay	R _{SERIES} = 0	5.0	11		ns
t _{DR1}	Delay Plus Rise Time	R _{SERIES} = 0		18	32	ns
t + (-)	Input to Output Delay	R _{SERIES} = 0	3.0	7.0		ns
t _{DF1}	Delay Plus Fall Time	R _{SERIES} = 0		18	32	ns
t _T	Output Transition Time	R _{SERIES} = 20 Ω	10	13	20	ns
t _{DR2}	Delay Plus Rise Time	$R_{SERIES} = 20 \Omega$		27	38	ns
t _{DF2}	Delay Plus Fall Time	$R_{SERIES} = 20 \Omega$		24	38	ns

1. C_L = 150 pF 2. C_L = 200 pF 3. C_L = 250 pF

4. Typical values are measured at T_A = 25°C

AC Test Circuit and Waveforms





Note

AC Test Conditions:

Input Pulse Amplitude = 3.0 V

Input Pulse Rise and Fall Times = 5.0 ns Between 1.0 V and 2.0 V



μA9665 • μA9666 μA9667 • μA9668 High Current/Voltage Darlington Drivers

Linear Division Interface Products

Description

The μ A9665, μ A9666, μ A9667, and μ A9668 are comprised of seven high voltage, high current NPN Darlington transistor pairs. All units feature common emitter, open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads and appropriate emitter base resistors for leakage.

The μA9665 is a general purpose array which may be used with DTL, TTL, PMOS, CMOS, etc. Input current limiting is done by connecting an appropriate discrete resistor to each input.

The μ A9666 version does away with the need for any external discrete resistors, since each unit has a resistor and a Zener diode in series with the input. The μ A9666 was specifically designed for direct interface from PMOS logic (operating at supply voltages from 14 V to 25 V) to solenoids or relavs.

The μ A9667 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V.

The μ A9668 has an appropriate input resistor to allow direct operation from CMOS or PMOS outputs operating from supply voltages of 6.0 V to 15 V.


The μ A9665, μ A9666, μ A9667, and μ A9668 offer solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

- Seven High Gain Darlington Pairs
- High Output Voltage (V_{CE} = 50 V)
- High Output Current (I_C = 350 mÅ)
- DTL, TTL, PMOS, CMOS Compatible
- Suppression Diodes For Inductive Loads
- 2 Watt Molded DIP On Copper Lead Frame
- Extended Temperature Range

Connection Diagram 16-Lead DIP (Top View)

µA9668DC

µA9668PC



Order Inform	ation	
Device Code	Package Code	Package Description
μA9665DC	6B	Ceramic DIP
μA9665PC	9B	Molded DIP
μA9666DM	6B	Ceramic DIP
μA9666DC	6B	Ceramic DiP
μA9666PC	9B	Molded DIP
μA9667DM	6B	Ceramic DIP
μA9667DC	6B	Ceramic DIP
μA9667PC	9B	Molded DIP
μA9668DM	6B	Ceramic DIP

6B

9B

Ceramic DIP

Molded DIP

Absolute Maximum Ratings


Absolute maximum hatings	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (µA9666/7/8M)	-55°C to +125°C
Commercial (µA9665/6/7/8C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Input Voltage	30 V
Output Voltage	55 V
Emitter-Base Voltage	6.0 V
Continuous Collector Current	500 mA
Continuous Base Current	25 mA

Notes


- 1. $T_{J Max} = 175$ °C for the Ceramic DIP, and 150°C for the Molded DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.
- Under normal operating conditions, these units will sustain 350 mA per output with V_{CE(Sat)} = 1.6 V at 70°C with a pulse width of 20 ms and a duty cycle of 30%.

Equivalent Circuits


μ**Α9665**




μ**Α9666**



μ**Α9667**



μ**Α9668**



 $\mu \text{A9665/6/7/8}$ Electrical Characteristics $T_{\text{A}} = 25^{\circ}\text{C},$ unless otherwise specified.

Symbol	Characteristic	Conditions ¹		Test Figure	Min	Тур	Max	Unit
I _{CEX}	Output Leakage Current	T _A = 70°C for Commercial V _{CE} = 50 V		1a			100	μΑ
		$V_{CE} = 50 \text{ V}, V_{I} = 6.0 \text{ V}$	μΑ9666	1b			500].
		V _{CE} = 50 V, V _I = 1.0 V	μΑ9668	1b			500	
V _{CE(sat)}	Collector-Emitter	$I_C = 350$ mA, $I_B = 500$ μ A		2		1.25	1.6	٧
	Saturation Voltage	$I_C = 200$ mA, $I_B = 350$ μ A		2		1.1	1.3	
		$I_C = 100$ mA, $I_B = 250$ μ A		2		0.9	1.1]
I _{I(ON)} Input Current	Input Current	V _I = 17 V	μΑ9666	3		0.85	1.3	mA
	V _I = 3.85 V	μA9667	3		0.93	1.35	1	
		V _I = 5.0 V	μΑ9668	3		0.35	0.5	1
		V _I = 12 V		3		1.0	1.45	
I _{I(OFF)}	Input Current ²	$T_A = 70$ °C for Commercial $I_C = 500 \mu A$		4	50	65	*	μΑ
V _{I(ON)}	Input Voltage ³	V _{CE} = 2.0 V, I _C = 300 mA	μΑ9666	5			13	٧
		V _{CE} = 2.0 V, I _C = 200 mA	μΑ9667	5			2.4	
		V _{CE} = 2.0 V, I _C = 250 mA		5			2.7	
		V _{CE} = 2.0 V, I _C = 300 mA		5			3.0	
		V _{CE} = 2.0 V, I _C = 125 mA	μA9668	5			5.0	1
		V _{CE} = 2.0 V, I _C = 200 mA		5			6.0	ĺ
		$V_{CE} = 2.0 \text{ V}, I_{C} = 275 \text{ mA}$		5			7.0	
		$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$		5			8.0	
h _{FE}	DC Forward Current Transfer Ratio	V _{CE} = 2.0 V, I _C = 350 mA	μΑ9665	2	1000			
Ci	Input Capacitance					15	30	pF
t _{PLH}	Turn-On Delay	0.5 V _I to 0.5 V _O				1.0	5.0	μs
t _{PHL}	Turn-Off Delay	0.5 V _I to 0.5 V _O				1.0	5.0	μs
I _R	Clamp Diode Leakage Current	V _R = 50 V		6			50	μΑ
V _F	Clamp Diode Forward Voltage	I _F = 350 mA	,	7		1.7	2.0	٧

Notes


All limits stated apply to the complete Darlington series except as specified for a single device type.

^{2.} The $I_{\text{I(OFF)}}$ current limit guaranteed against partial turn-on of the output.


The V_{I(ON)} voltage limit guarantees a minimum output sink current per the specified test conditions.

Typical Performance Curves


Collector Current vs Saturation Voltage




Collector Current vs Input Current




 μ A9666 Input Current vs Input Voltage




 μ A9667 Input Current vs Input Voltage



μA9668 Input Current vs Input Voltage




Peak Collector Current vs Duty Cycle and Number of



PC06291F

Peak Collector Current vs Duty Cycle and Number of Outputs (Ceramic Package)



PC06301F

Test Circuits Figure 1a




Figure 3




Figure 6




Figure 1b




Figure 4




Figure 7




Figure 2






Figure 5




μ A9665 • μ A9666 • μ A9667 • μ A9668

Typical Applications


PMOS to Load



TTL to Load



Buffer for Higher Current Loads





μA9679 **Differential Bus Repeater**

Linear Division Interface Products

Description

The µA9679 Differential Bus Repeater is a monolithic integrated circuit designed for bidirectional data communication on balanced bus transmission lines. The repeater meets EIA Standard RS-422A.

The µA9679 combines a three-state differential line driver and a differential input line receiver, both of which operate from a single 5.0 volt power supply. The driver and receiver are operated from a single enable lead. When one device is active, the other device is disabled. This feature allows for complete isolation of the driver from the receiver function.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown protection for line fault conditions. Thermal shutdown is designed to occur at a junction temperature of ≈ 160°C. The receiver features a typical input impedance of 12 k Ω , an input sensitivity of ± 200 mV and a typical input hysteresis of 50 mV.


- Meets EIA Standard RS-422A
- Three-State Control
- Common Enable For Isolation
- Driver Output Capability ± 60 mA
- Thermal Shutdown Protection
- Positive And Negative Current Limiting
- High Impedance Receiver Input
- Receiver Input Sensitivity Of ± 200 mV
- Receiver Input Hysteresis Of 50 mV Typical
- Operates From Single 5.0 V Supply
- Low Power Requirements

-65°C to +150°C
0°C to +70°C
265°C
0.93 W
7.0 V
5.5 V

Notes

- T_{J Max} = 150°C.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 7.5 mW/°C.
- 3. All voltage values are with respect to network ground terminal.

Connection Diagram 8-Lead DIP (Top View)



Order Information Package Code **Device Code**

μA9679TC

9T

Package Description

Molded DIP

Function Table Receiver

Differential Inputs	Enable	Output	Driver
A – B	Е	Т	
V _{ID} ≥ 0.2 V	L	Н	Z
-0.2 V ≤ V _{ID} < 0.2 V	L	?	Z
V _{ID} ≤-0.2 V	L	L	Z
Х	Н	Z	See Function Table Driver

Function Table Driver

Driver Input	Enable	Output	Receiver
A – B	E	ΥZ	
Н	Н	H L	Z
L	Н	L H	Z

H = High Level

- L = Low Level
- ? = Indeterminate
- X = Immaterial
- Z = High Impedance (off)

Recommended Operating Conditions

Symbol	Characteristic Supply Voltage		Min	Тур	Max	Units
V _{CC}			4.75	5.0	5.25	V
V _{ID}	Differential Input Voltage ¹				± 12	V
Гон	Output Current HIGH	Driver			-60	mA
	,	Receiver			-400	μΑ
l _{OL}	Output Current LOW	Driver			60	mA
		Receiver			16	
T _A	Operating Temperature		0	25	70	°C

Note

μ**Α967**9

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Driver Section

Symbol	Characteristic		Condition	Min	Typ ¹	Max	Unit
V _{IH}	Input Voltage HIGH						٧٠
V _{IL}	Input Voltage LOW					0.8	V
V _{IC}	Input Clamp Voltage	I _I = -18 mA	I _I = -18 mA			-1.5	٧
V _{OD1}	Differential Output Voltage	I _O = 0 V			4.0	V	
V _{OD2}	Differential Output Voltage	$R_L = 100 \Omega$,	2.0	2.25		V
$\Delta V_{OD} $	Change in Magnitude of Differential Output Voltage					± 0.2	٧
lo	Output Current with Power Off	$V_{CC} = 0 \text{ V}, V_{O} = -0.25 \text{ V to } 6.0 \text{ V}$				± 100	μΑ
loz	High Impedance State Output Current	$V_O = -0.25 \text{ V to } 6.0 \text{ V}$			± 50	± 100	μΑ
I _{IH}	Input Current HIGH	V _I = 2.7 V				20	μΑ
I _{IL}	Input Current LOW	V _I = 0.5 V				-100	μΑ
los	Output Short Circuit Current	$V_O = V_{CC}$				150	mA
		V _O = 0 V				-150	
Icc	Supply Current	No Load	Outputs Enabled			35	mA
	·		Outputs Disabled			40	

The algebraic convention where the less positive (more negative) limit is designated minimum is used in this data sheet for common mode input voltage and threshold voltage levels only.

μ**A**9679

 μ A9679 (Cont.) Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Driver Switching Characteristics $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}.$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{DD}	Differential Output Delay Time	$R_L = 100 \Omega$		15	25	ns
t _{TD}	Differential Output Transition Time	$R_L = 100 \Omega$		15	25	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	$R_L = 27 \Omega$		12	20	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$R_L = 27 \Omega$		12	20	ns
t _{PZH}	Output Enable Time to High Level	$R_L = 110 \Omega$		25	45	ns
t _{PZL}	Output Enable Time to Low Level	$R_L = 110 \Omega$		25	40	ns
t _{PHZ}	Output Disable Time from High Level	$R_L = 110 \Omega$		20	25	ns
t _{PLZ}	Output Disable Time from Low Level	$R_L = 110 \Omega$		29	35	ns

Receiver Section

Symbol	Characteristic	C	Condition	Min	Typ ¹	Max	Unit
V _{TH+}	Differential Input High Threshold Voltage	$V_0 = 2.7 V$,	$I_{O} = -0.4 \text{ mA}$			0.2	٧
V _{TH} -	Differential Input Low Threshold Voltage ²	$V_0 = 0.5 V$	$V_O = 0.5 \text{ V}, I_O = 8.0 \text{ mA}$				٧
(V _{TH+})- (V _{TH-})	Hysteresis ³				50		mV
V _{IH}	Enable Input Voltage HIGH			2.0			· V
V _{IL}	Enable Input Voltage LOW					0.8	V.
V _{IC}	Enable Input Clamp Voltage	I _I = -18 mA				-1.5	٧
V _{OH}	Output Voltage HIGH	$V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu \text{A}$		2.7			٧
V _{OL}	Output Voltage LOW	I _{OL} = 8.0 mA				0.45	٧
		I _{OL} = 16 mA				0.50	
loz	High-Impedance State Output Current	V _O = 0.4 V				± 100	μΑ
		V _O = 2.4 V		1	4		
l ₁	Line Input Current ⁴	V _I = 12 V	Other			1.0	mA
		V _I = -7.0 V	Input = 0 V		·	-0.8	
l _{iH}	Enable Input Current HIGH	V _{IH} = 2.7 V				100	μΑ
I _{IL}	Enable Input Current LOW	V _{IL} = 0.4 V				-100	μΑ
R _I	Input Resistance				12		kΩ
los	Output Short Circuit Current			-15		-85	mA
Icc	Supply Current	No Load	Outputs Enabled			35	mA
	(total package)		Outputs Disabled			40	

μ**A9679** (Cont.)

Electrical Characteristics Over recommended operating temperature and supply voltage ranges, unless otherwise specified.

Receiver Switching Characteristics, $V_{CC} = 5.0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	C _L = 15 pF		16	25	ns
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	C _L = 15 pF		16	25	ns
t _{PZH}	Output Enable Time to High Level	C _L = 15 pF		15	22	ns
t _{PZL}	Output Enable Time to Low Level			- 15	22	ns
t _{PHZ}	Output Disable Time from High Level	C _L = 5.0 pF		14	30	ns
t _{PLZ}	Output Disable Time from Low Level	7		24	40	ns

Notes

- 1. All Typical values are at $V_{\rm CC}$ = 5.0 V, $T_{\rm A}$ = 25°C.
- The algebraic convention, where the less positive (more negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.
- Hysteresis is the difference between the positive going input threshold voltage, V_T+, and the negative going input, V_T-.
- 4. Refer to EIA Standard RS-422A for exact conditions.

Parameter Measurement Information

Figure 1 Driver V_{OD2} and V_{OC}




Figure 3 Receiver VOH and VOL






Figure 2 Driver V_{OD2} with Varying Common Mode Voltage



Parameter Measurement Information (Cont.)

Figure 4 Driver Differential Output Delay and Transition Times







Figure 5 Drive Propagation Times







Figure 6 Driver Enable and Disable Times (t_{PZH}, t_{PHZ})









Figure 7 Driver Enable and Disable Times (t_{PZL}, t_{PLZ})





Parameter Measurement Information (Cont.)

Figure 8 Receiver Propagation Delay Times











Figure 9 Receiver Enable and Disable Times












Notes

- 1. The input pulse is supplied by a generator having the following characteristics: PRR = 1.0 MHz, duty cycle≈50%, $t_r \le$ 6.0 ns, $t_f \le$ 6.0 ns, $Z_O = 50~\Omega$.
- 2. CL includes probe and stray capacitance.
- 3. µA96178 Enable is active low, µA96177 Enable is active high.
- 4. All diodes are 1N916 or equivalent.

	Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASIC™	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
\$	Interface	9
=>	Data Acquisition	10
		11
•	Special Functions	11
•	Aerospace and Defense	12
	Aerospace and Defense	12
	Aerospace and Defense Hi-Rel Voltage Regulators	12
	Aerospace and Defense Hi-Rel Voltage Regulators Hi-Rel Operational Amplifiers	12 13 14
	Aerospace and Defense Hi-Rel Voltage Regulators Hi-Rel Operational Amplifiers Hi-Rel Comparators	12 13 14 15
	Aerospace and Defense Hi-Rel Voltage Regulators Hi-Rel Operational Amplifiers Hi-Rel Comparators Hi-Rel Interface	12 13 14 15
	Aerospace and Defense Hi-Rel Voltage Regulators Hi-Rel Operational Amplifiers Hi-Rel Comparators Hi-Rel Interface Hi-Rel Data Acquisition	12 13 14 15 16





DAC08 8-Bit Multiplying D/A Converter

Linear Division Data Acquisition

Description

The DAC08 is an 8-bit multiplying digital-to-analog converter constructed using the Fairchild Planar Epitaxial process. Advanced circuit design achieves very high speed performance with outstanding applications capability and low cost.

- Fast Settling Time To 1/2 LSB 85 ns
- Full Scale Current Prematched To ± 1 LSB
- Direct Interface To TTL, CMOS, ECL, HTL, PMOS, DTI
- Linearity To ± 0.19% Max Over Temperature Range
- High Output Compliance -10 V To +18 V
- True And Complemented Outputs
- Wide Range Multiplying Capability
- Low Full Scale Current Drift +10 ppm/°C TYP
- Wide Power Supply Range ± 4.5 V To ± 18 V
- Low Power Consumption 33 mW at ±5 V
- External Compensation For Max Bandwidth
- Low Cost


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (DAC08M)	-55°C to +125°C
Commercial (DAC08C)	0°C to 70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
V+ to V-	36 V
Logic Inputs	V- to $(V-) + 36 V$
V _{LC}	V- to V+
Reference Inputs (V ₁₄ , V ₁₅)	V- to V+
Reference Input Differential	
Voltage (V ₁₄ , V ₁₅)	± 18 V
Reference Input Current I _{REF} (14)	5.0 mA

Notes

- 1. $T_{J~Max} = 150$ °C for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Molded DIP at 8.3 mW/°C, the 16L-Ceramic DIP at 10 mW/°C.


Connection Diagram 16-Lead DIP (Top View)



Order Inform	Order Information								
Device Code	Package Code	Package Description							
DAC08DM	7B	Ceramic DIP							
DAC08EDC	7B	Ceramic DIP							
DAC08EPC	9B	Molded DIP							
DAC08CDC	7B	Ceramic DIP							
DAC08CPC	9B	Molded DIP							

DAC08

Block Diagram



DAC08, DAC08E, and DAC08C

Electrical Characteristics $T_A = 0^{\circ}C$ to 70°C for the DAC08E and DAC08C, -55°C to +125°C for the DAC08; $V_{CC} = \pm 15$ V, $I_{REF} = 2.0$ mA. Output characteristics refer to both I_{OUT} and I_{OUT} .

Symbol	Characteristic	Cone	dition		Min	Тур	Max	Unit
RESO	Resolution				8.0	8.0	8.0	bits
MONO	Monotonicity				8.0	8.0	8.0	bits
NL	Nonlinearity	DAC08, DAC08E					± 0.19	% FS
		DAC08C					± 0.39	
t _s	Settling Time		To $\pm \frac{1}{2}$ LSB, all bits switched, ON or OFF T _A = 25°C DAC08E/C			85	135	ns
						85	150	
t _{PLH}	Propagation Delay	T _A = 25°C	T _A = 25°C Each bit			35	60	ns
t _{PHL}			All	bits switched		35	60	
TCI _{FS}	Full Scale Temperature Coefficient	<u> </u>			± 10		ppm/°C	
V _{OC}	Output Voltage Compliance	Full scale current change < $\frac{1}{2}$ LSB, R _O > 20 m Ω			-10		+18	٧
I _{FS4}	Full Scale Current	$V_{REF} = 10.000 \text{ V}, R_{14}, R_{15} = 5.000 \text{ k}\Omega, T_{A} = 25^{\circ}\text{C}$			1.940	1.990	2.040	mA
I _{FSS}	Full Scale Symmetry	I _{FS4} – I _{FS2}	DAG	C08/E		± 1.0	± 8.0	μΑ
			DAG	C08C		± 2.0	± 16	
Izs	Zero Scale Current		DAG	C08/E		0.2	2.0	μΑ
			DAG	C08C		0.2	4.0	
I _{FSR}	Output Current Range	$R_{14, 15} = 5.000 \text{ k}\Omega$						mA
		$V_{REF} = +15.000 \text{ V},$	V- =	-10 V	2.1			
		V _{REF} = +25.000 V, V- = -12 V		4.2				
V _{IL}	Logic Input Voltage LOW	V _{LC} = 0 V					0.8	٧
V _{IH}	Logic Input Voltage HIGH	1			2.0			
I _{IL}	Logic Input Current LOW	$V_{LC} = 0 \ V, \ V_{I} = -10$) V to	+0.8 V		-2.0	-10	μΑ


DAC08

DAC08 Series (Cont.) Electrical Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ for the DAC08E and DAC08C, $-55^{\circ}C$ to $+125^{\circ}C$ for the DAC08; $V_{CC} = \pm 15$ V, $I_{REF} = 2.0$ mA. Output characteristics refer to both $\overline{I_{OUT}}$ and I_{OUT} .


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{IH}	Logic Input Current HIGH	V _I = +2.0 V to +18 V		0.002	10	μΑ
V _{IS}	Logic Input Swing	V- = -15 V	-10		+18	٧
V _{THR}	Logic Threshold Range	V _{CC} = ± 15 V	-10		+13.5	٧
l ₁₅	Reference Input Bias Current			-1.0	-3.0	μΑ
dI/dt	Reference Current Slew Rate		4.0	8.0		mA/μS
PSSI _{FS+}	Power Supply Sensitivity	V+ = +4.5 V to +18 V, I _{REF} = 1.000 mA		0.0003	0.01	%/%
PSSI _{FS} _		V- = -4.5 V to -18 V, I _{REF} = 1.000 mA		0.002	0.01	
1+	Power Supply Current	$V_{CC} = \pm 5.0 \text{ V}, I_{REF} = 1.000 \text{ mA}$		2.3	3.8	mA
-				-4.3	-5.8	
+		V+ = +5.0 V, I _{REF} = 2.000 mA,		2.4	3.8	
I–		V- = -15 V		-6.4	-7.8	
+		V _{CC} = ± 15 V, I _{REF} = 2.000 mA		2.5	3.8	
 -				-6.4	-7.8	
Pc	Power Consumption	V _{CC} = ± 5.0 V, I _{REF} = 1.000 mA		33	48	mW
		V+ = +5.0 V, V- = -15 V, I _{REF} = 2.000 mA		108	136	
		$V_{CC} = \pm 15 \text{ V}, I_{REF} = 2.000 \text{ mA}$		135	174	

Typical Performance Curves


Full Scale Current vs Reference Current



Reference Input Frequency Response



Reference AMP Common Mode Range (Note 1)




Note

^{1.} Positive common mode range is always (V+) -1.5 V


DAC₀₈

Typical Performance Curves (Cont.)


Output Current vs Output Voltage (Output Voltage Compliance)




Bit Transfer Characteristics (Note 1)




Supply Current vs Positive Supply Voltage




V_{TH} - V_{LC} vs Temperature



Supply Current vs Negative Supply Voltage




Output Voltage Compliance vs Temperature



Supply Current vs

Temperature




PC07620F

Note

1. B1 through B8 have identical transfer characteristics. Bits are fully switched, with less than 1/2 LSB error. At less than ±100 mV from actual threshold, these switching points are guaranteed to lie between 0.8 and 2.0 V over the operating temperature range (V_{LC} = 0.0 V).


Test Circuits

Figure 1 Settling Time Measurement



Typical Applications

Figure 2 Basic Positive Reference Operation



DAC08

Typical Applications (Cont.)

Figure 3 Recommended Full Scale Adjustment Circuit




Figure 5 Basic Unipolar Negative Operation





Figure 4 Basic Negative Reference Operation



Note


R_{REF} sets I_{FS}; R15 is for bias current cancellation.

	B1	B2	B 3	B4	B 5	B 6	B 7	B 8	I _O mA	lo mA	Eo	Eo
Full Scale	1	1	1	1	1	1	1	1	1.992	.000	-9.960	.000
Full Scale - LSB	1	1	1	1	1	1	1	0	1.984	.008	-9.920	040
Half Scale + LSB	1	0	0	0	0	0	0	1	1.008	.984	-5.040	-4.920
Half Scale	1	0	0	0	0	0	0	0	1.000	.992	-5.000	-4.960
Half Scale - LSB	0	1	1	1	1	1	1	1	.992	1.000	-4.960	-5.000
Zero Scale + LSB	0	0	0	0	0	0	0	1	.008	1.984	040	-9.920
Zero Scale	0	0	0	0	0	0	0	0	.000	1.992	.000	-9.960

DAC₀₈

Typical Applications (Cont.)

Figure 6 High Noise Immunity Current To Voltage Conversion



Provides isolation from ground loops

Symmetrical ± 10 V output


Useful within systems between boards

True complementary/differential current transmission

High speed analog signal transmission

	B1	B2	В3	B4	B 5	B 6	B 7	B8	Eo
Pos Full Scale	1	1	1	1	1	1	1	1	+9.920
Pos Full Scale - LSB	1	1	1	1	1	1	1	0	+9.840
(+) Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-) Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg Full Scale + LSB	0	0	0	0	0	0	0	1	-9.840
Neg Full Scale	0	0	0	0	0	0	0	0	-9.920


Figure 7 Basic Bipolar Output Operation



Ēo В1 B2 **B**3 **B4 B**5 **B6** В7 **B8** Eo Pos Full Scale 1 1 1 1 1 1 1 1 - 9.920 +10.000 Pos Full Scale - LSB + 9.920 1 1 1 1 1 1 1 0 - 9.840 Zero Scale + LSB 0 0 1 0 0 0 0 1 - 0.080 + 0.160 Zero Scale 0 0 0 0 0 0 + 0.080 1 0 0.000 Zero Scale - LSB 0 + 0.080 0.000 1 1 1 1 1 1 1 Neg Full Scale + LSB 0 0 0 0 0 0 0 1 + 9.920 - 9.840 Neg Full Scale 0 0 0 0 0 0 0 0 +10.000- 9.920

Typical Applications (Cont.)


Figure 8 Positive Low Impedance Output Operation



For complementary output (operation as negative logic DAC), connect inverting input of Op-Amp to $\overline{l_O}$ (Lead 2); connect l_O (Lead 4) to ground.

CR02751F


Figure 9 Negative Low Impedance Output Operation



For complementary output (operation as negative logic DAC), connect inverting input of Op-Amp to $\overline{\text{lo}}$ (Lead 2); connect lo (Lead 4) to ground.

CR02761F

Figure 10 Pulsed Reference Operation



Typical Applications (Cont.)

Figure 11 Accommodating Bipolar References





Figure 12 Interfacing With Various Logic Families



Note

Do not exceed negative logic input range of DAC



DAC1408/1508 Series 8-Bit Multiplying D/A Converters

Linear Division Data Acquisition

Description

The DAC1408/1508 Series are monolithic 8-bit multiplying digital-to-analog converters constructed using the Fairchild Planar Epitaxial process. It is designed for use where the output current is a linear product of an 8-bit digital word and an analog input voltage. The DAC1408/1508 Series are lead-for-lead replacements for the MC 1408 and SSS 1408 devices.

- Relative Accuracy ± 0.19% Error Maximum DAC1408A
- 7 And 6-Bit Accuracy Available DAC1408B, DAC1408C
- Fast Settling Time To 1/2 LSB 85 ns
- Non-inverting Digital Inputs are TTL And CMOS Compatible
- Output Voltage Swing +0.5 V to -5.0 V
- High-speed Multiplying Input Slew Rate 4.0 mA/μs
- Standard Supply Voltages +5.0 V And -5.0 V To -15 V
- Low Full Scale Current Drift +10 ppm/°C Typically
- Low Power Consumption 33 mW at ±5 V
- Low Cost


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	
Extended (DAC1508M)	-55°C to +125°C
Commercial (DAC1408C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
V+	5.5 V
V-	-16.5 V
Digital Input Voltage (5 V to 12 V)	5.5 V
Applied Output Voltage	0.5 V to -5.2 V
Reference Current (I14)	5.0 mA
Reference Amplifier Inputs (V ₁₄ , V ₁₅)	5.5 V, -16.5 V

Notes

- 1. $T_{J \text{ Max}} = 150^{\circ}\text{C}$ for the Molded DIP, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Molded DIP at 8.3 mW/°C, the 16L-Ceramic DIP at 10 mw/°C.


Connection Diagram 16-Lead DIP (Top View)



Order Information

Device Code	Package Code	Package Description
DAC1408ADC	7B	Ceramic DIP
DAC1408APC	9B	Molded DIP
DAC1408BDC	7B	Ceramic DIP
DAC1408BPC	9B	Molded DIP
DAC1408CDC	7B	Ceramic DIP
DAC1408CPC	9B	Molded DIP
DAC1508DM	7B	Ceramic DIP

Equivalent Circuit



EQ00461

DAC1408/1508 Series

DAC1408/1508 Series Electrical Characteristics $T_A = 0$ °C to 70°C for the DAC1408, -55°C to +125°C for the DAC1508; $V_{+} = +5.0$ V, $V_{-} = -15$ V, $V_{REF}/R14 = 2.0$ mA. All digital inputs at HIGH logic level.

Symbol	Characteristic	Cor	Min	Тур	Max	Unit	
E _r	Relative Accuracy (Error Relative	DAC1408A/DAC	1508			± 0.19	%
	to Full Scale I _O)	DAC1408B ¹				± 0.39	
		DAC1408C ¹				± 0.78	
ts	Settling Time to Within ½ LSB (Includes t _{PLH})	$T_A = 25^{\circ}C^2$			85	135	ns
t _{PLH} , t _{PHL}	Propagation Delay	T _A = 25°C			30	100	ns
TCIO	Output Full Scale Current Drift				± 20		ppm/°C
V _{IH}	Logic Input Voltage HIGH			2.0			V
V _{IL}	Logic Input Voltage LOW					0.8	
I _{IH}	Logic Input Current HIGH	V _{IH} = 5.0 V			0	0.04	mA
I _{IL}	Logic Input Current LOW	V _{IL} = 0.8 V			-0.4	-0.8	
I ₁₅	Reference Input Bias Current		<u>, , , , , , , , , , , , , , , , , , , </u>		-1.0	-5.0	μΑ
I _{OR}	Output Current Range	V- = -5.0 V	0	2.0	2.1	mA	
		V- = -6.0 to -19	0	2.0	4.2		
lo	Output Current	$V_{REF} = 2.000 V$,	$R14 = 1.0 \text{ k}\Omega$	1.9	1.99	2.1	mA
I _{O Min}	Output Current	All bits LOW			0	4.0	μΑ
V _{oc}	Output Voltage Compliance	$E_r \le 0.19\%$ at $T_A = 25$ °C	V- = -5.0 V			-0.55, +0.4	٧
			V- below -10 V			-5.0, +0.5	
dI/dt	Reference Current Slew Rate				4.0		mA/μs
PSRR (-)	Output Current Supply Sensitivity				0.5	2.7	μΑ/۷
l+	Supply Current	All bits LOW			+13.5	+22	mA
I –					-7.5	-13	
V _R +	Power Supply Voltage Range	T _A = 25°C	+4.5	+5.0	+5.5	V	
V _R -			-4.5	-15	-16.5		
Pc	Power Consumption	All bits LOW, V-		105	170	mW	
		All bits LOW, V-	-=-15 V		190	305	
		All bits HIGH, V		90			
		All bits HIGH, V	-=-15 V	1	160		

Notes

^{1.} All current switches are tested to guarantee at least 50% of rated


output current.

^{2.} All bits switched.

DAC1408/1508 Series

Test Circuits

Figure 1 Notation Definitions



V₁ and I₁ apply to inputs A1 thru A8

The resistor tied to lead 15 is to temperature compensate the bias current and may not be necessary for all applications.


$$\begin{split} I_O &= K \left[\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} \right. \\ &+ \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256} \right] \end{split}$$

where K
$$\approx \frac{V_{REF}}{R14}$$

and A_n = "1" if A_n is at HIGH level A_n = "0" if A_n is at LOW level

CR05531F


Figure 2 Relative Accuracy Test Circuit




CR02631F

Test Circuits (Cont.)

Figure 3 Transient Response and Settling Time





Applications

- Tracking a/d Converters
- Successive Approximation a/d Converters
- 2 1/2 Digit Panel Meters and DVMs
- Waveform Synthesis
- Sample and Hold
- Peak Detector
- Programmable Gain and Attenuation
- CRT Character Generation
- Audio Digitizing and Decoding
- Programmable Power Supplies
- Analog-Digital Multiplication
- Digital-Digital Multiplication
- Analog-Digital Division
- Digital Addition and Subtraction
- Speech Compression and Expansion
- Stepping Motor Drive

DAC1408/1508 Series

Applications (Cont.)

Figure 4 Positive V_{REF}




Figure 5 Negative V_{REF}





Figure 6 Use with Current-to-Voltage Converting OP AMP



Theoretical V_O

$$\begin{split} V_O = \frac{V_{REF}}{R14} \left(R_O \right) \left[\frac{A1}{2} + \frac{A2}{4} + \frac{A3}{8} + \frac{A4}{16} \right. \\ \\ \left. + \frac{A5}{32} + \frac{A6}{64} + \frac{A7}{128} + \frac{A8}{256} \right] \end{split}$$

Adjust V_{REF} R14 or R_{O} so that V_{O} with all digital inputs at HIGH level is equal to 9.961 Volts.

$$V_{O} = \frac{2 V}{1 k} (5 k) \left[\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right]$$
$$= 10 V \frac{255}{256} = 9.961 V$$

CR02861F



μΑ565 Digital to Analog Converter

Linear Division Data Acquisition

Description

The μ A565 is a fast 12-bit digital-to-analog converter combined with a high stability voltage reference on a single monolithic chip. The μ A565 chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried zener voltage reference to produce a high accuracy analog output current.


The internally buried zener reference is laser-trimmed to 10 V with a $\pm\,1\%$ maximum error. The reference voltage is available externally and can supply up to 1.5 mA beyond that required for the reference and bipolar offset resistors.

The chip also contains additional SiCr thin film resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.

The μ A565 is available in four performance grades. The μ A565J and μ A565K are specified for use over the 0 to 70°C temperature range, and the μ A565S and μ A565T are specified for the -55°C to +125°C range.

- Single Chip Construction
- Very High Speed, Settles To 1/2 LSB In 200 ns
- Full Scale Switching Time 30 ns
- High Stability Buried Zener Reference On Chip
- Monotonicity Guaranteed Over Temperature
- Linearity Guaranteed Over Temperature 1/2 LSB Max (μΑ565K)
- Low Power, 225 mW Including Reference

Connection Diagram 24-Lead DIP (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μA565SJM	7R	Ceramic (Side Brazed)
μA565TJM	7R	Ceramic (Side Brazed)
μA565JJC	7R	Ceramic (Side Brazed)
μA565KJC	7R	Ceramic (Side Brazed)

μ**A**565


Absolute Maximum Ratings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	
Extended (µA565M)	-55°C to +125°C
Commercial (µA565C)	0°C to +70°C
Lead Temperature	
Ceramic (Side Brazed)	
(soldering, 60s)	300°C
Internal Power Dissipation ^{1, 2}	
24L-Ceramic (Side Brazed)	2.50 W
V+ to Digital Common	0 V to +18 V
V- to Digital Common	0 V to -18 V

Analog Common to Digital Common Voltage on DAC Output (Lead 9) Digital Inputs (Leads 13 to 24) to
Digital Common
3
Ref In to Analog Common
Bipolar Offset to Analog Common
10 V Span R to Analog Common
20 V Span R to Analog Common
Ref Out
1101 041

± 1.0 V -3.0 V to +12 V
-1.0 V to +7.0 V
± 12 V
± 12 V
± 12 V
± 12 V
Indefinite Short
to either Common
Momentary Short
to V+

T_{J Max} = 175°C. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 16.7 mW/°C.

Notes



 μ A565S/J and μ A565T/K Electrical Characteristics $T_A = +25^{\circ}C$, V+ = +15 V, V- = -15 V, unless otherwise specified. ¹

	Characteristic				μ Α565S/	J ¹	¹ μ A565T/K ¹			
Symbol	Charac	teristic	Condition	Min	Тур	Max	Min	Тур	Max	Units
V _{IH}	Data Input	Logic "1"	Bit ON	2.0		5.5	2.0		5.5	٧
V _{IL}	Voltage	Logic ''0''	Bit OFF			0.8			0.8	
l _H	Data Input	Logic "1"	Bit ON		120	260		120	260	μΑ
I _{IL}	Current	Logic "0"	Bit OFF		35	75		35	75	
RESO	Resolution	J				12			12	Bits
I _{FS}	Output	Unipolar	All bits ON (Fig 1)	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
	Current	Bipolar	All bits ON or OFF (Fig 2)	± 0.8	± 1.0	± 1.2	± 0.8	± 1.0	± 1.2	
R _O	Output Resistance (exclusive of span resistors)			6.0	8.0	10	6.0	8.0	10	kΩ
Izs	Output	Unipolar	(Fig 1)		0.01	0.05		0.01	0.02	% of FS
	Offset Bipolar		$R_2 = 50 \Omega$ fixed (Fig 2)		0.05	0.15		0.05	0.1	
Co	Output Capa	citance			25			25		pF
V _{OC}	Output Compliance Voltage		I _{Min} to I _{Max}	-1.5		+10	-1.5		+10	٧
E _A	Accuracy (er	ror relative			± 1/4	± 1/2		± 1/8	± 1/4	LSB
	to full scale)				(0.006)	(0.012)		(0.003)	(0.006)	% of FS
			T _{A Min} to T _{A Max}		± 1/2	± 3/4		± 1/4	± 1/2	LSB
					(0.012)	(0.018)		(0.006)	(0.012)	% of FS
DNL	Differential N	onlinearity			± 1/2	± 3/4		± 1/4	± 1/2	LSB
			T _{A Min} to T _{A Max}	Monoto Guarar			Monoto Guarar			
TC _{IZS}	Temperature Coefficient of Unipolar Zero		T _{A Min} to T _{A Max}		1.0	2.0		1.0	2.0	ppm/°C
TC _{IZS}	Temperature Coefficient of Bipolar Zero		T _{A Min} to T _{A Max}		5.0	10		5.0	10	ppm/°C
TC _{IFS}	Temperature Coefficient of Gain (Full Scale)		T _{A Min} to T _{A Max}		15	30		10	20	ppm/°C
TC _{DNL}	Temperature Coefficient of Differential Nonlinearity		T _{A Min} to T _{A Max}		2.0			2.0		ppm/°C
t _S	Settling Time	to ½ LSB	All Bits ON-to-OFF or OFF-to-ON		200	400		200	400	ns

 μ A565S/J and μ A565T/K (Cont.) Electrical Characteristics $T_A = +25^{\circ}C$, V+ = +15 V, V- = -15 V, unless otherwise specified.¹

O	Characteristic	0		μ Α 565S/J ¹			μ Α 565T/K ¹			
Symbol		Condition	Min	Тур	Max	Min	Тур	Мах	Units	
t _{PLH}	Full Scale Transition	10% to 90% Delay plus Rise Time		15	30		15	30	ns	
t _{PHL}		90% to 10% Delay plus Fall Time		30	50		30	50		
l+	Power Requirements	V+ = +13.5 V to +16.5 V		3.0	5.0		3.0	5.0	mA	
I -		V- = -13.5 V to -16.5 V		-12	-18		-12	-18		
PSS _{IFS}	Power Supply Sensitivity	V+ = +15 V, ± 10%		3.0	10		3.0	10	ppm of FS/%	
		V- = -15 V, ± 10%		15	. 25		15	25		
POR	Programmable Output		0 to +5.0		0 to +5.0			٧		
	Range		-2.5 to +2.5			-2.5 to +2.5			٧	
			0 to +10			0 to +10			٧	
			-5.0 to +5.0			-5.0 to +5.0			٧	
				-10 to +	10	-	10 to +	10	٧	
I _{FS} R2	External Adjustments	Gain Error with Fixed 50 Ω Resistor for R2		± 0.1	± 0.25		± 0.1	± 0.25	% of FS	
I _{ZS} R1		Bipolar Zero Error with Fixed 50 Ω Resistor for R1		± 0.05	± 0.15		± 0.05	± 0.1		
I _{FS} R2		Gain Adjustment Range	± 0.25			± 0.25				
I _{ZS} R1		Bipolar Zero Adjustment Range	± 0.15			± 0.15			· !	
Z _I	Reference Input Impedance		15	20	25	15	20	25	kΩ	
V _{REF}	Reference Output	Voltage	9.90	10.00	10.10	9.90	10.00	10.10	٧	
I _{REF}		Current (avail. for external loads)	1.5	2.5		1.5	2.5		mA	
Pc	Power Consumption			225	345		225	345	mW	


Note

^{1.} $T_{A~Min}$ and $T_{A~Max}$ are 0°C and 70°C for J and K grade, and -55°C to +125°C for S and T grade.

10

Typical Performance Curve

Typical Negative Compliance Range vs Negative Supply




Typical Applications

Buffered Voltage

The standard current-to-voltage conversion connections using an operational amplifier are shown in Figure 1 with the preferred trimming techniques. If a low offset operational amplifier (μ A714L, μ A725A) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below $\frac{1}{2}$ LSB). If a 50 Ω fixed resistor is substituted for the 100 Ω trimmer, typically the unipolar zero will be within $\pm \frac{1}{2}$ LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50 Ω resistor for the 100 Ω bipolar offset trimmer will give a bipolar zero error typically within \pm 2 LSB (0.05%).

The μ A771 is recommended for buffered voltage output applications which require a settling time to $\pm \frac{1}{2}$ LSB of two microseconds. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

Figure 1 0 V to +10 V Unipolar Voltage Output



Note 1
Digital and analog common must have a common current return path.
*See typical applications continued for proper connections.

This unipolar configuration (Figure 1) will provide a unipolar 0 to +10 V output range. In this mode, the bipolar terminal, lead 8, should be grounded if not used for trimming.

Step I, Zero Adjust

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts (1 LSB = 2.44 mV). In most cases this trim is not needed, but lead 8 should then be connected to lead 5.

Step II, Gain Adjust

Turn all bits ON and adjust 100 Ω gain trimmer, R2, until the output is 9.9976 V. (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V.) If a 10.2375 V full scale is desired (exactly 2.5 mV/bit), insert a 120 Ω resistor in series with the gain resistor at lead 10 to the op amp output.

Figure 2 bipolar configuration, will provide a bipolar output voltage from -5.000 V to +4.9976 V, with positive full scale occurring with all bits ON (all "1"s).

Step I, Offset Adjust

Turn OFF all bits. Adjust 100 Ω trimmer R1, to give $-5.000~\mathrm{V}$ output.

Step II. Gain Adjust

Turn ON all bits, adjust 100 Ω gain trimmer, R2, to give a reading of +4.9976 V.


Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

The μ A565 can also be easily configured for a unipolar 0 V to +5 V range or ± 2.5 V and \pm 10 V bipolar ranges by using the additional 5 k Ω application resistor provided at the 20 V span R terminal, lead 11. For a 5 V span (0 to +5 or \pm 2.5), the two 5 k Ω resistors are used in parallel by shorting lead 11 to lead 9 and connecting lead 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the \pm 10 V range (20 V span) use the 5 k Ω resistors in series by connecting only lead 11 to the op amp output and the bipolar offset connected as shown. The \pm 10 V option is shown in Figure 3.

Internal/External Reference Use

The μ A565 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the μ A565 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale and bipolar) are done in this configuration.





CR02481F

The μ A565 can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to REF IN and 1.0 mA to BIPOLAR OFFSET IN, if used). A minimum of 1.5 mA is available for driving external circuits. The reference is typically trimmed to $\pm\,0.2\%$, then tested and guaranteed to $\pm\,1.0\%$ max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

Digital Input Considerations

The μ A565 uses a standard positive true straight binary code for unipolar outputs (all "1"s give full scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all "0"s on the inputs, the output will go to negative full scale; with 100. . .00 (only the MSB on), the output will be 0.00 V; with all "1"s, the output will go to positive full scale.

The threshold of the digital input circuitry is set at 1.4 V and does not vary with supply voltage. The input lines can interface with any type of 5 V logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input


circuit is shown in *Figure 4*. The input line can be modelled as a 30 k Ω resistance connected to -0.7 V rail.

Application of Analog and Digital Commons

The μ A565 brings out separate analog and digital grounds to allow optimum connections for low noise and high speed performance. The two ground lines can be separated by up to 200 mV without any loss in performance. There may be some loss in linearity beyond that level. Up to \pm 1.0 V can be tolerated between the ground lines without damage to the device. If the μ A565 is to be used in a system in which the two grounds will be ultimately connected at some distance from the device, it is recommended that parallel back-to-back diodes be connected between the ground lines near the device to prevent a fault condition.

The analog common at lead 5 is the ground reference point for the internal reference and is thus the "high quality" ground for the μ A565: it should be connected directly to the analog reference point of the system. The digital common at lead 12 can be connected to the most convenient ground reference point; analog power return is preferred, but digital ground is acceptable. If digital common contains high frequency noise beyond 200 mV, this noise may feed through the converter, so that some caution will be required in applying these grounds.


Figure 3 ± 10 V Bipolar Voltage Output



Output Voltage Compliance

The μ A565 has a typical output compliance range from -2 V to +10 V. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8k in parallel with 25 pF at the output terminal which produces an equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply.

Figure 4 Equivalent Digital Input Circuit





μ A571 Analog to Digital Converter

Linear Division Data Acquisition

Description

The μ A571 is a 10-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers — all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in 25 μ s.

The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.


Operation is guaranteed with -15 V and +5 V to +15 V supplies. The device will also operate with a -12 V supply.

Operating on supplies of +5 V to \pm 15 V, the μ A571 will accept analog inputs of 0 V to +10 V unipolar, or \pm 5 V bipolar, externally selectable. As the BLANK and CONVERT input is driven LOW, the 3-state outputs will be open and a conversion starts. Upon completion of the conversion, the DATA READY line will go LOW and the data will appear at the output. Pulling the BLANK and CONVERT input HIGH blanks the outputs and readies the device for the next conversion. The μ A571 executes a true 10-bit conversion with no missing codes in approximately 25 μ s.

The μ A571 is available in two versions for the 0°C to +70°C temperature range, the μ A571J and K. The μ A571S guarantees 10-bit accuracy and no missing codes from -55°C to +125°C. All three grades are packaged in an 18-lead ceramic side brazed package.

- Complete A/D Converter With Reference And Clock
- Fast Successive Approximation Conversion 25 μs
- No Missing Codes Over Temperature
- Digital Multiplexing 3-State Outputs
- 18-Lead Ceramic Side Brazed Package
- Low Cost Monolithic Construction

Connection Diagram 18-Lead DIP (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μA571SJM	FD	Ceramic (Side Brazed)
μA571JJC	FD	Ceramic (Side Brazed)
μA571KJC	FD	Ceramic (Side Brazed)

Absolute Maximum Ratings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	
Extended (µA571M)	-55°C to +125°C
Commercial (µA571C)	0°C to +70°C
Lead Temperature	
Ceramic (Side Brazed)	
(soldering, 60 s)	300°C
Internal Power Dissipation ^{1, 2}	
18L-Ceramic (Side Brazed)	1.74 W
V+ to Digital Common	0 to +7 V
V- to Digital Common	0 to -16.5 V
Analog Common to Digital Common	±1 V

Notes

1. T_{J Max} = 175°C.

Control Inputs

Analog Input to Analog Common

Digital Outputs (Blank Mode)


Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 11.6 mW/°C.

± 15 V

0 to V+

0 to V+

Block Diagram



EQ00451F

 μ A571J and μ A571K Electrical Characteristics $T_A = 25$ °C, $T_{A~Min} = 0$ °C, $T_{A~Max} = 70$ °C, $V_{+} = +5.0$ V, $V_{-} = -15$ V, all voltages measured with respect to digital common, unless otherwise specified.

					μ Α571 、	J	μ Α571K			
Symbol	Char	acteristic	ic Condition		Тур	Max	Min	Тур	Max	Units
RESO	Resolution				10			10		Bits
E _A	Relative A	ccuracy ¹				± 1.0			± 1/2	LSB
			T _{A Min} to T _{A Max}			± 1.0			± 1/2	
V _{FS}	Full Scale	Calibration ²	With 15 Ω Resistor in Series with Analog Input		± 2.0			± 2.0		LSB
V_{ZS}	Unipolar O	offset				± 1.0			± 1/2	LSB
	Bipolar Off	fset				± 1.0			± 1/2	
DNL	Differential	Nonlinearity			10			10		Bits
			T _{A Min} to T _{A Max}		9.0			10		
TC _{VZS}		re Coefficient	25°C to TA Min or TA Max			± 2.0			± 1.0	LSB
	of Unipola	r Offset				44			22	ppm/°C
TC _{VZS}		re Coefficient	25°C to TA Min or TA Max			± 2.0			± 1.0	LSB
	of Bipolar	Offset				44			22	ppm/°C
TC _{VFS}		re Coefficient	25°C to T _{A Min} or T _{A Max} ,			± 4.0			± 2.0	LSB
	of Full Scale Calibration		Calibration with 15 Ω Resistor or 50 Ω Trimmer			88			44	ppm/°C
PSRR	Power Supply	CMOS Pos Supply	±13.5 V ≤ V+ ≤ +16.5 V						± 1.0	LSB
	Rejection Ratio	TTL Pos Supply	+4.5 V ≤ V+ ≤ 5.5 V			± 2.0			± 1.0	
		Negative Supply	-16.5 V ≤ V+ ≤-13.5 V	-		± 2.0			± 1.0	4
Z _I	Analog Inp	out Impedance		3.0	5.0	7.0	3.0	5.0	7.0	kΩ
V _{IR}	Analog	Unipolar		0		10	0		10	٧
	Input Ranges	Bipolar		-5.0		+5.0	-5.0		+5.0	
ос	Output Coding	Unipolar		Posit Bina	ive True	9	Positive True Binary		9	
	Bipolar			1	ive True et Binar			ive True et Binar		
I _{OL}	Output Sink Current		$V_O = 0.4 \text{ V Max},$ $T_{A \text{ Min}}$ to $T_{A \text{ Max}}$	3.2			3.2			mA
l _{OH}	Output Source Current ³ (Bit Outputs)		V _O = 2.4 V Min, T _{A Min} to T _{A Max}	0.5			0.5			mA
BC I _{IH}	Output Lea Blanked	akage When				± 40			± 40	μΑ

 μ A571J and μ A571K (Cont.) Electrical Characteristics T_A = 25°C, T_{A Min} = 0°C, T_{A Max} = 70°C, V+ = +5.0 V, V- = -15 V, all voltages measured with respect to digital common, unless otherwise specified.

				μ Α 571J			μ Α571 Κ		
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Units
BC I _{IL}	Blank & Convert Input	0 V ≤ V _I ≤ V+			40			40	μΑ
V _{IH}	Blank-Logic ''1''		2.0			2.0			٧
V _{IL}	Convert-Logic ''0''				0.8			0.8	٧
t _{CONV}	Conversion Time		15	25	40	15	25	40	μs
V+	Operating Range		+4.5		+5.5	+4.5		+16.5	٧
V-			-12		-16.5	-12		-16.5	
I _{BLK}	Operating	V+ = +5.0 V		2.0	10		2.0	10	mA
	Current-Blank Mode	V+ = +15 V		5.0	10		5.0	10	
		V- = -15 V		9.0	15		9.0	15	
	Operating	V+ = +5.0 V		5.0			5.0		mA
	Current-Convert Mode	V+ = +15 V		10			10		
		V- = -15 V		10			10		

μA571S Electrical Characteristics $T_A = 25$ °C, $T_{A~Min} = -55$ °C, $T_{A~Max} = 125$ °C, $V_{+} = +5.0$ V, $V_{-} = -15$ V, all voltages measured with respect to digital common, unless otherwise specified.

Symbol						
	Characteristic	Condition	Min	Тур Мах		Units
RESO	Resolution			10		Bits
E _A	Relative Accuracy ¹				± 1.0	LSB
		T _{A Min} to T _{A Max}			± 1.0	
V _{FS}	Full Scale Calibration ²	With 15 Ω Resistor in Series with Analog Input		± 2.0		LSB
V _{ZS}	Unipolar Offset				± 1.0	LSB
	Bipolar Offset				± 1.0	
DNL	Differential Nonlinearity			10		Bits
		T _{A Min} to T _{A Max}		10		
TC _{VZS}	Temperature Coefficient of	25°C to TA Min or TA Max			± 2.0	LSB
	Unipolar Offset				20	ppm/°C
TC _{VZS}	Temperature Coefficient of Bipolar	25°C to T _{A Min} or T _{A Max}			± 2.0	LSB
	Offset				20	ppm/°C

μ**A571S** (Cont.)

Electrical Characteristics $T_A = 25^{\circ}C$, $T_{A \text{ Min}} = -55^{\circ}C$, $T_{A \text{ Max}} = 125^{\circ}C$, $V_{+} = +5.0$ V, $V_{-} = -15$ V, all voltages measured with respect to digital common, unless otherwise specified.

Symbol Charac							
		teristic	Condition	Min	Тур	Max	Units
TC _{VFS}	Temperature Coefficient of Full Scale Calibration		25°C to T _{A Min} or T _{A Max} , with 15 Ω Fixed Resistor or 50 Ω Trimmer			± 5.0 50	LSB ppm/°C
PSRR	Power Supply Rejection Ratio	TTL Pos Supply	+4.5 V ≤ V+ ≤ 5.5 V			± 2.0	LSB
		Neg Supply	-16.5 V ≤ V+ ≤-13.5 V			± 2.0	
Z _I	Analog Input Imp	edance		3.0	5.0	7.0	kΩ
V _{IR}	Analog Input	Unipolar		0		10	Ų
	Ranges	Bipolar		-5.0		+5.0	
ос	Output Coding	Unipolar		Positive	True Bir	nary	
		Bipolar		Positive Binary	ositive True Offset linary		
l _{OL}	Output Sink Current		V _O = 0.4 V Max, T _{A Min} to T _{A Max}	3.2			mA
ГОН	Output Source Current (Bit Outputs) ³		$V_O = 2.4 \text{ V Min,}$ $T_{A \text{ Min}}$ to $T_{A \text{ Max}}$	0.5			mA
BC I _{IH}	Output Leakage	When Blanked				± 40	μΑ
BC IIL	Blank & Convert	Input				± 40	μΑ
V _{IH}	Blank-Logic "1"			2.0			٧
V _{IL}	Convert-Logic "0"	11				0.8	V
t _{CONV}	Conversion Time			15	25	40	μs
V+	Operating Range			+4.5		+5.5	٧
V-	7			-12		-16.5	
I _{BLK}	Operating Current	t-Blank Mode	V+ = +5.0 V		2.0	10	mA
		V+ = +15 V		5.0	10		
			V- = -15 V		9.0	15	
I _{CONV}	Operating Current	t-Convert Mode	V+ = +5.0 V		5.0		mA
			V+ = +15 V		10		
			V- = -15 V		10		

Notes

Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from zero to the full scale of the device.

^{2.} Full scale calibration is guaranteed trimmable to zero with an external 50 Ω potentiometer in place of the 15 Ω fixed resistor. Full scale is defined as 10 V minus 1 LSB, or 9.990 V.

^{3.} The data output lines have active pull-ups to source 0.5 mA. The $\overline{\text{DATA}}$ $\overline{\text{READY}}$ line is open collector with a nominal 6 k Ω internal pull-up resistor.

Typical Applications


Standard µA571 Operation

The μ A571 contains all the active components required to perform a complete A/D conversion. For most situations, all that is necessary is connection of the power supply (+5.0 V and -15 V), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The connection diagram is shown in Figure 1.

Full Scale Calibration

The 5.0 k Ω thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC - plus about 0.3% - when a full scale analog input voltage of 9.990 V (10 V-1 LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 V full scale can be achieved to sufficient accuracy by simply inserting a 15 Ω resistor in series with the analog input to lead 13. Typical full scale calibration error will then be about ±2 LSB or ±0.2%. If the more precise calibration is desired, a 50 Ω trimmer should be used instead. Set the analog input at 9.990 V. and set their trimmer so that the output code is just at the transition between 1111111110 and 1111111111. Each LSB will then have a weight of 9.766 mV. If a nominal full scale of 10.24 V is desired (which makes the LSB exactly 10.00 mV), a 100 Ω resistor in series with a 100 Ω trimmer (or a 200 Ω trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full scale

Figure 1 Standard μ A571 Connections (Top View)



temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of 5 k Ω .

Bipolar Operation


The standard unipolar 0 V to +10 V range is obtained by shorting the bipolar offset control lead to digital common. If the lead is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5 V to +5 V range with an offset binary output code. (-5.00 V_I will give a 10-bit code of 0000000000; an input of 0.00 V results in an output code of 1000000000 and 4.99 V at the input yields the 11111111111 code). The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 2.

Common Mode Range

The μ A571 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as \pm 200 mV of common mode range between the two commons. This permits more flexible control of system common bussing and digital and analog returns.

In normal operation the Analog Common terminal may generate transient currents of up to 2.0 mA during a conversion. In addition, a static current of about 2.0 mA will flow into Analog Common in the unipolar mode after a conversion is complete. An additional 1.0 mA will flow in during a blank interval with zero analog input. The Analog Common current will be modulated by the variations in input signal.

Figure 2 Bipolar Offset Controlled by Logic Gate



Gate output = 1 unipolar 0 to 10 V input range Gate output = 0 bipolar ±5 V input range

CR02550

10

The absolute maximum voltage rating between the two commons is ± 1.0 V. We recommend the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.

Zero Offset

The apparent zero point of the μ A571 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common. Figure 3 illustrates two methods of providing this offset. Figure 3A shows how the converter zero may be offset by up to ± 3 bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.

Figure 4 shows the nominal transfer curve near zero for a μ A571 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it

Figure 3a Zero Offset ADJ ± 3-Bit Range





Figure 3b 1/2-Bit Zero Offset




Note


During a conversion, transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signal common should go to the signal input side of the resistive offset network

Figure 4 µA571 Transfer Curve — Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights ~ 9.766 mV)

Nominal Characteristics referred to Analog Common



Offset Characteristics with 2.7 in series with Analog Common



R2. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of $\frac{1}{2}$ LSB is introduced, full scale trimming as described on previous page should be done with an analog input of 9.985 V.


Control and Timing of the μ A571

There are several important timing and control features on the μ A571 which must be understood precisely to allow optimum interface to microprocessor or other types of control systems. All of these features are shown in the timing diagram in *Figure 5*.

The normal stand-by situation is shown at the left end of the drawing. The BLANK and $\overline{\text{CONVERT}}$ (B & $\overline{\text{C}}$) line is held HIGH, the output lines will be "open", and the $\overline{\text{DATA}}$ $\overline{\text{READY}}$ (DR) line will be HIGH. This mode is the lowest power state of the device (typically 150 mW). When the B & $\overline{\text{C}}$ line is brought LOW, the conversion cycle is initiated; but the $\overline{\text{DR}}$ and data lines do not change state. When the conversion cycle is complete (typically 25 μ s), the $\overline{\text{DR}}$ line goes LOW, and within 500 ns, the data lines become active with the new data.

About 1.5 μ s after the B & $\overline{\mathbb{C}}$ line is again brought HIGH, the $\overline{\mathbb{DR}}$ line will go HIGH and the data lines will go open. When the B & $\overline{\mathbb{C}}$ line is again brought LOW, a new conversion will begin. The minimum pulse width for the B & $\overline{\mathbb{C}}$ line to blank previous data and start a new conversion is 2.0 μ s. If the B & $\overline{\mathbb{C}}$ line is brought HIGH during a conversion, the conversion will stop, and the $\overline{\mathbb{DR}}$ and data lines will not change. If a 2.0 μ s or longer pulse is ap-

Figure 5 μ A571 Timing and Control Sequence



plied to the B & C line during a conversion, the converter will clear and start a new conversion cycle.


Control Modes with BLANK and CONVERT

The timing sequence of the μ A571 discussed above allows the device to be easily operated in a variety of systems with differing control modes. The two most common control modes, the Convert Pulse Mode, and the Multiplex Mode, are illustrated here.

Convert Pulse Mode

In this mode, data is present at the output of the converter at all times except when conversion is taking place. Figure 6 illustrates the timing of this mode. The BLANK and CONVERT line is normally LOW and conversions are triggered by a positive pulse.


Figure 6 Convert Pulse Mode



Multiplex Mode

In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing shown in Figure 7.

This operating mode allows multiple μ A571 devices to drive common data lines. All BLANK and $\overline{\text{CONVERT}}$ lines are held HIGH to keep the outputs blanked. A single μ A571 is selected, its BLANK and $\overline{\text{CONVERT}}$ line is driven LOW and at the end of conversion, which is indicated by $\overline{\text{DATA READY}}$ going LOW, the conversion result will be present at the outputs. When this data has been read from the 10-bit bus, BLANK and $\overline{\text{CONVERT}}$ is restored to the blank mode to clear the data bus for other converters. When several μ A571's are multiplexed in sequence, a new conversion may be started in one μ A571 while data is being read from another. As long as the data is read and the first μ A571 is cleared within 15 μ s after the start of conversion of the second μ A571, no data overlap will occur.





μA9650 4-Bit Current Source

Linear Division Data Acquisition

Description

The $\mu A9650$ is a high speed 4-bit precision current source, intended for use in D/A and A/D converters with up to 12-bit accuracy. It is constructed on a single silicon chip, using the Fairchild Planar Epitaxial process and consists of a reference transistor and four logic operated precision current sources connected to a single output summing line. Logic inputs are fully TTL compatible under all temperature and supply conditions. A clamp circuit is provided to prevent turn-on latch up on the reference input.

- 200 ns Settling Time (12 ± 1/2 LSB)
- Variable Bit Currents
- Reference Compensation
- TTL Compatible


Absolute Maximum Ratings

-65°C to +175°C
0°C to +70°C
300°C
1.50 W
+5.5 V
+7 V
-18 V
2.0 mA
+7 V to V-
+18 V to V _{REF}

Notes

- 1. T_{J MAX} = 175°C.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW°C.

Connection Diagram 16-Lead DIP (Top View)



Order Information Device Code Package Code Package Description

μA96501DC	6B	Ceramic	DIP
μA96502DC	6B	Ceramic	DIP
μA96503DC	6B	Ceramic	DIP

Truth Table


Logic Input	Nominal Output Current (mA)	Logic Input	Nominal Output Current (mA)
0000	1.875	1000	0.875
0001	1.750	1001	0.750
0010	1.625	1010	0.625
0011	1.500	1011	0.500
0100	1.375	1100	0.375
0101	1.250	1101	0.250
0110	1.125	1110	0.125
0111	1.000	1111	0.000

μ A9650 Kits Required to Build D/A-A/D Converters

Temperature Range	Type And No. of U				
0°C to +70°C	96501C	96502C	96503C		
Accuracy to:					
8 Bits	0	0	2		
10 Bits	0	1 1	2		
12 Bits	1	1	1		

μ**A9650**

Equivalent Circuit



EQ00440F

μ**Α9650**

 $\mu \text{A96501C} \cdot \mu \text{A96502C} \cdot \mu \text{A96503C}$ Electrical Characteristics $T_A = 25^{\circ}\text{C}, \ V+ = 5.0 \ V, \ V- = -15 \ V, \ \text{unless otherwise specified.}$


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
E _A	Accuracy	(μA96501C)			± 0.01	% of
		(μA96502C)			± 0.05	IFS
		(μA96503C)			± 0.2	
I _{FSER}	Full Scale Output Current Error	(μA96501C)			± 0.1	%
		(μA96502C)			± 0.2	
		(μA96503C)			± 0.4	
PSC _{IFS}	Power Supply Coefficient of	(μA96501C)			± 0.003	%/V
	Full Scale Output Current	(μΑ96502C, μΑ96503C)			± 0.012	
V _{BE}	V _{BE} Range			620		mV
h _{FE}	h _{FE} of Reference Transistor			1000		
Z _O	Output Impedance	All Bits On		5.0		МΩ
The follow	wing specifications apply for 0°C≤	T _A ≤ 70°C				
E _A Accuracy	(μA96501C)			± 0.025	% 0	
		(μA96502C)			± 0.1	IFS
		(μA96503C)			± 0.3	
I _{FSER}	Full Scale Output Current Error	(μA96501C)			0.2	%
		(μA96502C)			0.3	
		(μA96503C)			0.6	
PSS _{IFS}	Power Supply Sensitivity of	(μA96501C)			± 0.006	%/V
	Full Scale Output Current	(μA96502C, μA96503C)			± 0.024	
V _{IL}	Input Voltage LOW	Each Bit On			0.8	٧
V _{IH}	Input Voltage HIGH	Each Bit Off	2.0			٧
I _{IL}	Input Current LOW	V _{IL} = 0.4 V			-1.6	mA
l _{IH}	Input Current HIGH	V _{IH} = 2.4 V			40	μΑ
lo	Output Current	Bit 1 (MSB)		1.0	2.0	mA
		Bit 2		0.5	1.0	
		Bit 3		0.25	0.5	
		Bit 4 (LSB)		0.125	0.25	
lo	Output Current	All Bits Off				nA
		(μA96501C)		5.0	250	
		(μA96502C, μA96503C)		5.0	500	
V _O	Output Voltage	Feeding Op Amp Summing Junction		0	*	٧
		Resistive Load	-4.0		V+	
I _R	Reference Current	Using Compensation Transistor		1.0		mA

 μ A96501C · μ A96502C · μ A96503C (Cont.) Electrical Characteristics $T_A = 25^{\circ}$ C, V+ = 5.0 V, V- = -15 V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{VR}	V _{REF} Current			± 1.0	± 2.2	mA
I _{LIM}	Reference Limit Current	V _{REF} = 0 V	20		75	mA
1+	Positive Supply Current	(μΑ96501C, μΑ96502C)			8.0	mA
		(μA96503C)			10	
I–	Negative Supply Current	(μΑ96501C, μΑ96502C)			-11	mA
		(μA96503C)			-15	

Typical Performance Curves


Switching Time vs MSB Current (50% In to 10% Out)




Output Current Settling Time vs MSB Current (0 to FSI Output $\pm \frac{1}{2}$ LSB)




Settling Time vs Load Resistance (0 to FSI Output ± ½ LSB)




Input Logic Threshold Voltage vs Ambient Temperature



Input Logic Threshold Voltage vs Supply Voltage




Full Scale Output Current Drift vs Ambient Temperature



PC07530F

Typical DC Test Circuit (Note 1)




Notes

- 1. All resistor values in ohms.
- 2. Required resistor ratio tolerances of R_1-R_5 to test the various grades are as follows: $\mu A96501C,\ R_5$ to R_2 to $R_1-\pm 0.005\%,\ R_3$ to $R_1-\pm 0.01\%,\ R_4$ to $R_1-\pm 0.02\%,\ \mu A96502C,\ R_5$ to R_2 to $R_1-\pm 0.025\%,\ R_3$ to $R_1-\pm 0.025\%,\ R_4$ to $R_1-\pm 0.1\%,\ \mu A96503C,\ R_5$ to R_2 to $R_1-\pm 0.1\%,\ R_3$ to $R_1-\pm 0.2\%,\ R_4$ to $R_1-\pm 0.4\%.$
- 3. S_1 closed and S_2 open for output current (all Bits off) tests only.

Typical Applications (Note 1)

Voltage to Frequency Converter




Note

1. All resistor values in ohms.

Typical Applications (Cont.) (Note 1)

8-Bit D/A Converter




Note

All resistor values in ohms.

μ**A9650**

Typical Applications (Cont.) (Note 1 and 2)

8-Bit A/D Converter



Notes

- 1. All resistor values in ohms.
- Digital GND indicated by Analog GND indicated by



	Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASIC™	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
^	Data Acquisition	10
\$	Special Functions	11
	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
	Hi-Rel Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20





μ**A2240**Programmable Timer/Counter

Linear Division Special Functions

Description

The µA2240 Programmable Timer/Counter is a monolithic controller capable of producing accurate microsecond to five day time delays. Long delays, up to three years, can easily be generated by cascading two timers. The timer consists of a time-base oscillator, programmable 8-bit counter and control flip-flop. An external resistor capacitor (RC) network sets the oscillator frequency and allows delay times from 1 RC to 255 RC to be selected. In the astable mode of operation, 255 frequencies or pulse patterns can be generated from a single RC network. These frequencies or pulse patterns can also easily be synchronized to an external signal. The trigger, reset and outputs are all TTL and DTL compatible for easy interface with digital systems. The timer's high accuracy and versatility in producing a wide range of time delays makes it ideal as a direct replacement for mechanical or electromechanical devices.

- Accurate Timing From Microseconds To Days
- Programmable Delays From 1 RC To 255 RC
- TTL, DTL And CMOS Compatible Outputs
- Timing Directly Proportional To RC Time Constant
- High Accuracy
- External Sync And Modulation Capability
- Wide Supply Voltage Range
- Excellent Supply Voltage Rejection


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	0°C to 70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
16L-Ceramic DIP	1.50 W
16L-Molded DIP	1.04 W
Supply Voltage	18 V
Output Current	10 mA
Output Voltage	18 V
Regulator Output Current	5.0 mA

Notes


- 1. $T_{J~Max} = 150$ °C for the Molded DIP, and 175 °C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 16L-Ceramic DIP at 10 mW/°C, and the 16L-Molded DIP at 8.3 mW/°C.

Connection Diagram 16-Lead DIP (Top View)



Order Inform	Order Information								
Device Code	Package Code	Package Description							
μA2240DC	7B	Ceramic DIP							
μA2240PC	9B	Molded DIP							

Block Diagram



 μ A2240C Electrical Characteristics T_A = 25°C, V_{CC} = 5.0 V, R = 10 kΩ, C = 0.1 μ F, unless otherwise specified.

Symbol	CI	naracteristic	Condition		Min	Тур	Max	Unit	
General C	haracteristic	;							
V _{CC}	Supply Voltage		For V _{CC} ≤ 4.5 V, Short Lead 16	Lea	d 15 to	4.0		15	٧
Icc	Supply	Total Circuit	V _{CC} = 5.0 V, V _{TR} = 0 V,	VR	_S = 5.0 V		4.0	7.0	mA
	Current		$V_{CC} = 15 \text{ V}, V_{TR} = 0 \text{ V},$	V _{RS}	s = 5.0 V		13	18	
		Counter Only					1.5		
V _{REG}	Regulator	Output	Measured at Lead 15		V _{CC} = 5.0 V 3.9 4.4			V	
		V _{CC} = 15 V		5.8	6.3	6.8			
Time-Base	9							L	
t _{ACC}	Timing Accuracy ¹		V _{RS} = 0, V _{TR} = 5.0 V	V _{RS} = 0, V _{TR} = 5.0 V			3.5	5.0	%
Δt/ΔΤ	Temperatu	ure Drift	0°C ≤ T _J ≤ 75°C	Vc	_{CC} = 5.0 V		200		ppm/°C
				Vo	_{CC} = 15 V		80		
Δt/ΔV	Supply Dr	ift	V _{CC} ≥8.0 V (See Perfo	rmai	nce Curves)		0.08	0.3	%/V
f _{Max}	Max Freq	uency	R = 1.0 kΩ, C = 0.007 μ	ιF			130		kHz
V _{MOD}	Modulation	n Voltage Level	Measured at Lead 12	Measured at Lead 12 V _{CC} = 5.0 V		2.80	3.50	4.20	V
				Vo	_{CC} = 15 V		10.5		
R _T	1	nded Range of omponents Timing	(See Performance Curve	es)		0.001		10	МΩ

μ**A2240**

 μ A2240C (Cont.) Electrical Characteristics T_A = 25°C, V_{CC} = 5.0 V, R = 10 kΩ, C = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
C _T	Timing Capacitor		0.01		1000	μF
Trigger/R	eset Controls					
V _{TR}	Trigger Threshold	Measured at Lead 11, V _{RS} = 0 V		1.4	2.0	٧
I _{TR}	Trigger Current	V _{RS} = 0 V, V _{TR} = 2.0 V		10		μΑ
Z _T	Trigger Impedance			25		kΩ
t _{RSPT}	Trigger Response Time ²			1.0		μs
V _{RS}	Reset Threshold	Measured at Lead 10, V _{TR} = 0 V		1.4	2.0	٧
I _R	Reset Current	V _{TR} = 0 V, V _{RS} = 2.0 V		10		μΑ
Z _R	Reset Impedance			25		kΩ
t _{RSPT}	Reset Response Time ²			0.8		μs
Counter						
TR _{Max}	Max Toggle Rate	Measured at Lead 14 V _{RS} = 0 V, V _{TR} = 5.0 V		1.5		MHz
Z _I	Input Impedance			20		kΩ
V _{TH}	Input Threshold		1.0	1.4		٧
t _r	Output Rise Time	Measured at Leads 1 through 8		180		ns
t _f	Fall Time	$R_L = 3.0 \text{ k}\Omega, C_L = 10 \text{ pF}$		180		
10-	Sink Current	V _{OL} ≤ 0.4 V	2.0	4.0		mA
I _{CEX}	Leakage Current	V _{OH} = 15 V		0.01	15	μΑ

Notes


^{1.} Timing error solely introduced by μ A2240 measured as % of ideal time-base period of T = RC.

^{2.} Propagation delay from application of trigger (or reset) input to corresponding state change in counter output at Lead 1.


μA2240

Typical Performance Curves


Supply Current vs Supply Voltage in Reset Condition



Recommended Range of **Timing Component Values**




Time-Base Period vs External RC




PC08110F


Minimum Trigger Pulse Width vs Trigger and Reset Amplitude



Time-Base Period Drift vs Supply Voltage




Minimum Trigger/Retrigger Timing vs Timing Capacitor




PC08140F


Normalized Change in Time-Base Period vs Modulation Voltage



Time-Base Period vs Temperature



Time-Base Period vs **Temperature**



Functional Description

(Figure 1 and Block Diagram)

When power is applied to the μ A2240 with no trigger or reset inputs, the circuit starts with all outputs HIGH. Application of a positive going trigger pulse to trigger lead 11, initiates the timing cycle. The trigger input activates the time-base oscillator, enables the counter section and sets the counter outputs LOW. The time-base oscillator generates timing pulses with a period T = 1 RC. These clock pulses are counted by the binary counter section. The timing sequence is completed when a positive going reset pulse is applied to Reset, lead 10.

Once triggered, the circuit is immune from additional trigger inputs until the timing cycle is completed or a reset input is applied. If both the reset and trigger are activated simultaneously, the trigger takes precedence.

Figure 2 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a trigger input. When the circuit is in a reset state, both the time-base and the counter sections are disabled and all the counter outputs are HIGH.

Figure 1 Logic Symbol





Figure 2 Timing Diagram of Output Waveforms



In most timing applications, one or more of the counter outputs are connected to the reset terminal with S1 closed (*Figure 3*). The circuit starts timing when a trigger is applied and automatically resets itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the reset terminal (switch S1 open), the circuit operates in an astable or free running mode, following a trigger input.

Important Operating Information

Ground connection is lead 9.


Reset (R) (lead 10) sets all outputs HIGH.

Trigger (TRIG) (lead 11) sets all outputs LOW.

Time-base output (TBO) (lead 14) can be disabled by bringing the RC input (lead 13) LOW via a 1.0 k Ω resistor.

Normal TBO (lead 14) is a negative going pulse greater than 500 ns.

Figure 3 Basic Circuit Connection for Timing Applications Monostable: S1 Closed Astable: S1 Open



Note: Under the conditions of high supply voltages ($V_{CC} > 7.0$ V) and low values of timing capacitor ($C_T < 0.1 \mu F$), the pulse width of TBO may be too narrow to trigger the counter section. This can be corrected by connecting a 600 pF capacitor from TBO (lead 14) to ground (lead 9).

Reset (lead 10) stops the time-base oscillator.

Outputs $(O_0\dots O_{128})$ (leads 1 – 8) sink 2.0 mA current with $V_{OL}\leqslant 0.4~V.$

For use with external clock, minimum clock pulse amplitude should be 3.0 V, with greater than 1.0 μs pulse duration.

Circuit Controls

Counter Outputs (O₀...O₁₂₈, leads 1 thru 8)

The binary counter outputs are buffered open collector type stages, as shown in the block diagram. Each output is capable of sinking 2.0 mA at 0.4 V V_{OL} . In the reset condition, all the counter outputs are HIGH or in the nonconducting state. Following a trigger input, the outputs change state in accordance with the timing diagram of Figure 2. The counter outputs can be used individually, or can be connected together in a wired-OR configuration, as described in the programming segment of this data sheet.

Reset and Trigger Inputs (R and TRIG, 10 and 11)

The circuit is reset or triggered with positive going control pulses applied to leads 10 and 11 respectively. The threshold level for these controls is approximately two diode drops (≈ 1.4 V) above ground. Minimum pulse widths for reset and trigger inputs are shown in the Performance Curves. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

Modulation and Sync Input (MOD, lead 12)

The oscillator time-base period (T) can be modulated by applying a DC voltage to MOD, lead 12 (see Performance Curves). The time-base oscillator can be synchronized to an external clock by applying a sync pulse to MOD, lead 12, as shown in *Figure 4*. Recommended sync pulse widths and amplitudes are also given.

Figure 4 Operation with External Sync Signal



The time-base can be synchronized by setting T to be an integer multiple of the sync pulse period (T_S). This can be done by choosing the timing components R and C at lead 13 such that:

$$T = RC = (T_S/m)$$

where:

m is an integer, $1.0 \le m \le 10$

Figure 5 gives the typical pull-in range for harmonic synchronization for various values of harmonic modulus, m. For m < 10, typical pull-in range is greater than $\pm 4\%$ of time-base frequency.


RC Terminal (lead 13)

The time-base period T is determined by the external RC network connected to RC, lead 13. When the time-base is triggered, the waveform at lead 13 is an exponential ramp with a period $T=1\,$ RC.

Time-Base Output (TBO, lead 14)

The time-base output is an open-collector type stage as shown in the block diagram, and requires a 20 $k\Omega$ pull-up resistor to lead 15 for proper circuit operation. In the reset state, the time-base output is HIGH. After triggering, it produces a negative going pulse train with a period T = RC, as shown in the diagram of $\emph{Figure 2}$. The time-base output is internally connected to the binary counter section and can also serve as the input for the external clock signal when the circuit is operated with an external time base. The counter section triggers on the negative going edge of the timing or clock pulses generated at TBO, lead 14. The trigger threshold for the counter section is

Figure 5 Typical Pull-in Range for Harmonic Synchronization



 \approx +1.4 V. The counter section can be disabled by clamping the voltage level at lead 14 to ground.

When using high supply voltages ($V_{CC} > 7.0$ V) and a small value timing capacitor ($C_T < 0.1~\mu F$), the pulse width at TBO lead 14 may be too narrow to trigger the counter section. This can be corrected by connecting a 600 pF capacitor from lead 14 to ground.

Regular Output (V_{REG}, lead 15)

The regulator output V_{REG} is used internally to drive the binary counter and the control logic. This terminal can also be used as a supply to additional μ A2240 circuits when several timer circuits are cascaded (see Figure 6) to minimize power dissipation. For circuit operation with an external clock, V_{REG} can be used as the V_{CC} input terminal to power down the internal time-base and reduce power dissipation. When supply voltages less than 4.5 V are used with the internal time-base, lead 15 should be shorted to lead 16.

Figure 6 Low Power Operation of Cascaded Timers


Monostable Operation

Precision Timing

In precision timing applications, the μ A2240 is used in its monostable or self-resetting mode. The generalized circuit connection for this application is shown in Figure 3. The output is normally HIGH and goes LOW following a trigger input. It remains LOW for the time duration (T_O) and then returns to the HIGH state. The duration of the timing cycle T_O is given as:

$$T_O = nT = NRC$$

where T = RC is the time-base period as set by the choice of timing components at RC lead 13 (see Performance Curves) and n is an integer in the range of $1 \le n \le 255$ as determined by the combination of counter outputs $(O_0 \dots O_{128})$, leads 1 through 8, connected to the output bus.



GND = Lead 16

CR02950

Counter Output Programming

The binary counter outputs, $O_0 \dots O_{128}$, leads 1 through 8 are open collector type stages and can be shorted together to a common pull-up resistor to form a wired-OR connection; the combined output will be LOW as long as any one of the outputs is LOW. The time delays associated with each counter output can be added together. This is done by simply shorting the outputs together to form a common output bus as shown in *Figure 3*. For example, if only lead 6 is connected to the output and the rest left open, the total duration of the timing cycle, T_O , is 32 T. Similarly, if leads 1, 5, and 6 are shorted to the output bus, the total time delay is $T_O = (1+16+32)$ T = 49 T. In this manner, by proper choice of counter terminals connected to the output bus, the timing cycle can be programmed to be 1 T $\leq T_O \leq 255$ T.

Ultra Long Time Delay Application

Two μ A2240 units can be cascaded as shown in *Figure 7* to generate extremely long time delays. Total timing cycle of two cascaded units can be programmed from $T_O=256$ RC to $T_O=65,536$ RC in 256 discrete steps by selectively shorting one or more of the counter outputs from Unit 2 to the output bus. In this application, the reset and the trigger terminals of both units are tied together and the Unit 2 time base is disabled. Normally, the output is HIGH when the system is reset. On triggering, the output goes LOW where it remains for a total of $(256)^2$ or 65,536 cycles of the time-base oscillator.


In cascaded operation, the time-base section of Unit 2 can be powered down to reduce power consumption by using the circuit connection of Figure 6. In this case, the $V_{\rm CC}$ terminal (lead 16) of Unit 2 is left open, and the second unit is powered from the regulator output of Unit 1 by connecting the $V_{\rm REG}$ (lead 15) of both units together.

Astable Operation

The μ A2240 can be operated in its astable or free running mode by disconnecting the reset terminal (lead 10) from the counter outputs. Two typical circuits are shown in Figures 8 and 9. The circuit in Figure 8 operates in its free running mode with external trigger and reset signals. It starts counting and timing following a trigger input until an external reset pulse is applied. Upon application of a positive going reset signal to lead 10, the circuit reverts back to its reset state. This circuit is essentially the same as that of Figure 3 with the feedback switch S1 open.

The circuit of Figure 9 is designed for continuous operation. It self triggers automatically when the power supply is turned on, and continues to operate in its free running mode indefinitely. In astable or free running operation, each of the counter outputs can be used individually as synchronized oscillators, or they can be interconnected to generate complex pulse patterns.

Figure 7 Cascaded Operation for Long Delays



Binary Pattern Generation

In astable operation, as shown in Figure 8, the output of the μ A2240 appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 2 which shows the phase relations between the counter outputs. Figures 10 and 11 show some of the complex pulse patterns that can be generated. The pulse pattern repeats itself at a rate equal to the period of the highest counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the lowest counter bit connected to the output.

Figure 8 Operation with Trigger and Reset Inputs (Note 1)




Figure 9 Free Running or Continuous Operation (Note 1)






Figure 10 Binary Pulse Patterns Obtained by Shorting Various Counter Outputs



Note

1. V_{CC} = Lead 16 GND = Lead 9

Figure 11 Continuous Free run Operation Examples of Output





μA3046 • μA3086 General Purpose Transistor Arrays

Linear Division Special Functions

Description

The μ A3046 and μ A3086 are general purpose transistor arrays. Each contains a differentially connected pair and three individually isolated transistors. Each part is designed for general purpose, low power applications for consumer and industrial applications.

- Low Input Offset Voltage
- Wideband Operation
- Low Noise
- Matched Differential Amplifier


Absolute Maximum Ratings (Each Transistor)

Storage Temperature Range	,
Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
μA3046	0°C to +70°C
μA3086	-40°C to +85°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Collector-to-Emitter Voltage	15 V
Collector-to-Base Voltage	20 V
Collector-to-Substrate Voltage ³	20 V
Emitter-to-Base Voltage	5.0 V
Collector Current	50 mA

Notes


- 1. $T_{\rm J~Max}$ = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C. The 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.
- Substrate must be connected to the most negative voltage to maintain normal operation.

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Information						
Device Code	Package Code	Package Description				
μA3046PC	9A	Molded DIP				
μA3046SC	KD	Molded Surface Mount				
μA3086DV	6A	Ceramic DIP				
μA3086PV	9A	Molded DIP				
μA3086SV	KD	Molded Surface Mount				

Equivalent Circuit



μA3046 • μA3086

 μ A3046 Electrical Characteristics T_A = 25°C unless otherwise specified.

Symbol	Characteristic	Con	dition	Min	Тур	Max	Unit
V _{(BR)CBO}	Collector-to-Base Breakdown Voltage	$I_{C} = 10 \mu A, I_{E} =$	0	20	60		٧
V _{(BR)CEO}	Collector-to-Emitter Breakdown Voltage	I _C = 1.0 mA, I _B =	= 0	15	24		٧
V _{(BR)CIO}	Collector-to-Substrate Breakdown Voltage	$I_{\rm C} = 10 \ \mu A, \ I_{\rm C} =$	0	20	60		٧
V _{(BR)EBO}	Emitter-to-Base Breakdown Voltage	$I_E = 10 \mu A, I_C =$	0	5.0	7.0		٧
I _{CBO}	Collector Cutoff Current	$V_{CB} = 10 \text{ V, } I_{E}$	= 0		0.002	40	nA
ICEO	Collector Cutoff Current	$V_{CE} = 10 \text{ V, } I_{B}$	3 = 0		See Curve	0.5	μΑ
h _{fe}	Static Forward Current-Transfer	V _{CE} = 3.0 V	I _C = 10 mA		100		
	Ratio (Static Beta)		I _C = 1.0 mA	40	100		
			$I_C = 10 \mu A$		54		
ΔI_{IO}	Input Offset Current for Matched Pair Q_1 and Q_2 $ I_{101} - I_{102} $	$V_{CE} = 3.0 \text{ V, } I_{C} =$	= 1.0 mA		0.3		μΑ
V _{BE}	Base-to-Emitter Voltage	V _{CE} = 3.0 V	I _E = 1.0 mA		0.715		٧
			I _E = 10 mA		0.800		
ΔV_BE	Magnitude of Input Offset Voltage for Differential Pair V _{BE1} - V _{BE2}	V _{CE} = 3.0 V, I _C = 1.0 mA			0.45	5.0	mV
ΔV_{BE}	Magnitude of Input Offset Voltage for Isolated Transistors VBE3 - VBE4 , VBE4 - VBE5 , VBE5 - VBE3	V _{CE} = 3.0 V, I _C = 1.0 mA			0.45	5.0	mV
$\Delta V_{BE}/\Delta T$	Temperature Coefficient of Base- to-Emitter Voltage	V _{CE} = 3.0 V, I _C = 1.0 mA			-1.9		mV/°C
V _{CE(sat)}	Collector-to-Emitter Saturation Voltage	I _B = 1.0 mA, I _C = 10 mA			0.23		٧
$ \Delta V_{IO} /\Delta T$	Temperature Coefficient of Magnitude of Input-Offset Voltage	V _{CE} = 3.0 V, I _C = 1.0 mA			1.1		μV/°C
NF	Low Frequency Noise Figure	$f = 1.0 \text{ kHz}, V_{CE}$ $I_{C} = 100 \mu A, R_{S}$			3.25		dB

μA3046 • **μA**3086

 μ A3086 Electrical Characteristics T_A = 25°C unless otherwise specified.


Symbol	Characteristic	Co	ndition	Min	Тур	Max	Unit
V _{(BR)CBO}	Collector-to-Base Breakdown Voltage	$I_C = 10 \mu A, I_E =$	= 0	20	60		٧
V _{(BR)CEO}	Collector-to-Emitter Breakdown Voltage	I _C = 1.0 mA, I _B	= 0	15	24		٧
V _{(BR)CIO}	Collector-to-Substrate Breakdown Voltage	$I_{C} = 10 \mu A, I_{C} =$	= 0	20	60		٧
V _{(BR)EBO}	Emitter-to-Base Breakdown Voltage	$I_E = 10 \mu A, I_C =$	= 0	5.0	7.0		٧
I _{CBO}	Collector Cutoff Current	$V_{CB} = 10 \text{ V},$	l _E = 0		0.002	100	nA
ICEO	Collector Cutoff Current	V _{CE} = 10 V,	l _B = 0		See Curve	5.0	μΑ
h _{fe}	Static Forward Current Transfer	V _{CE} = 3.0 V	I _C = 10 mA		100		
	Ratio (Static Beta)		$I_C = 1.0 \text{ mA}$	40	100		
			$I_C = 10 \mu A$		54		
ΔI_{1O}	Input Offset Current for Matched Pair Q_1 and Q_2 $ I_{1O1} - I_{1O2} $	$V_{CE} = 3.0 \text{ V, } I_{C}$	= 1.0 mA		0.3		μΑ
V _{BE}	Base-to-Emitter Voltage	V _{CE} = 3.0 V	I _E = 1.0 mA		0.715		٧
			I _E = 10 mA		0.800		
ΔV_{BE}	Magnitude of Input Offset Voltage for Differential Pair V _{BE1} - V _{BE2}	$V_{CE} = 3.0 \text{ V, } I_{C}$	= 1.0 mA		0.45		mV
ΔV_BE	Magnitude of Input Offset Voltage for Isolated Transistors V _{BE3} - V _{BE4} , V _{BE4} - V _{BE5} , V _{BE5} - V _{BE3}	$V_{CE} = 3.0 \text{ V}, I_{C} = 1.0 \text{ mA}$			0.45		mV
$\Delta V_{BE}/\Delta T$	Temperature Coefficient of Base- to-Emitter Voltage	V _{CE} = 3.0 V, I _C = 1.0 mA			-1.9		mV/°C
V _{CE(sat)}	Collector-to-Emitter Saturation Voltage	I _B = 1.0 mA, I _C = 10 mA			0.23		٧
$ \Delta V_{IO} /\Delta T$	Temperature Coefficient of Magnitude of Input-Offset Voltage	V _{CE} = 3.0 V, I _C = 1.0 mA			1.1		μV/°C
NF	Low Frequency Noise Figure	$f = 1.0 \text{ kHz}, V_C$ $I_C = 100 \mu A, R_S$			3.25		dB

 μ A3046 and μ A3086 Electrical Characteristics $T_A = 25^{\circ}$ C unless otherwise specified.


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Low Frequ	ency, Small Signal Equivalent C	ircuit Characteristics		1		
h _{fe}	Forward Current Transfer Ratio	$f = 1.0 \text{ kHz}, V_{CE} = 3.0 \text{ V}, I_{C} = 1.0 \text{ mA}$		110		
h _{ie}	Short Circuit Input Resistance			3.5		kΩ
h _{oe}	Open Circuit Output Conductance			15.6		μmho
h _{re}	Open Circuit Reverse Voltage Transfer Ratio			1.8 x 10 ⁻⁴		
Y _{fe}	Admittance Characteristics: Forward Transfer Admittance	$f = 1.0 \text{ MHz}, V_{CE} = 3.0 \text{ V}, I_{C} = 1.0 \text{ mA}$	31 – j1.5			
Yie	Input Admittance		C	.3 + j0.04		
Y _{oe}	Output Admittance		0.0	01 + j0.03		
Y _{re}	Reverse Transfer Admittance			See Curve		
f _T	Gain Bandwidth Product	$V_{CE} = 3.0 \text{ V}, I_{C} = 3.0 \text{ mA}$	300	500		MHz
C _{EB}	Emitter-to-Base Capacitance	V _{EB} = 3.0 V, I _E = 0		0.6		pF
C _{CB}	Collector-to-Base Capacitance	$V_{CB} = 3.0 \text{ V}, I_{C} = 0$		0.58		pF
C _{Cl}	Collector-to-Substrate Capacitance	V _{CS} = 3.0 V, I _C = 0		2.8		pF

Typical Performance Curves


Noise Figure vs Collector Current



Noise Figure vs Collector Current




Noise Figure vs Collector Current




PC00200P

1


Typical Performance Curves (Cont.) Forward Transfer Admittance vs Frequency



Input Admittance vs Frequency




Output Admittance vs Frequency




PC08230


Reverse Transfer Admittance vs Frequency



Collector-to-Base Cutoff Current vs Temperature for Each Transistor




Collector-to-Emitter Cutoff Current vs Temperature for Each Transistor




PC08260F

Static Forward Current Transfer and Beta Ratio for Transistors Q1, Q2 vs Emitter Current




Base-to-Emitter Voltage Characteristic vs Temperature for Each Transistor

PC08250F




Static Base-to-Emitter Voltage and Input Offset Voltage vs Emitter Current




PC08290

Typical Performance Curves (Cont.)


Input Offset Current for Matched Transistor Pair Q1, Q2 vs Collector Current



Input Offset Voltage for Differential Pair and Paired Isolated Transistors vs Ambient Temperature




Normalized h Parameters vs Collector Current



PC08320F

Gain Bandwidth Product vs Collector Current



PC08330F



μA3680 Quad Telephone Relay Driver

Linear Division Special Functions

Description

The µA3680 Relay Driver is a monolithic integrated circuit designed to interface -48 V relays to TTL or other logic systems in telephony applications. The device has a 50 mA source capability and operates from -48 V battery power. The quad configuration increases board density in typical line card applications. Since there can be considerable noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a high common mode range (±20 V referenced to battery ground). Also, each driver has common mode range separate from the other drivers in the package. Low differential input current (typically 100 µA) draws low power from the driving circuit. Differential inputs permit either inverting or non-inverting operation. A clamp network is incorporated in the driver outputs, eliminating the need for an external network to guench the high voltage inductive backswing caused when the relay is turned off. A fail-safe feature is incorporated to insure that the driver will be off in the V₁ + input or both inputs are open. Standby power (driver off) is very low, typically 50 μ W per driver.

- -48 V Battery Operation
- 50 mA Output Capability
- TTL/CMOS Compatible Comparator Input
- High Common Mode Input Voltage Range
- Very Low Input Current
- Fail-Safe Disconnect Feature
- Built-In Output Clamp Diode


Absolute Maximum Ratings¹

Storage Temperature Range		
Ceramic DIP	-65°C to	+ 175°C
Molded DIP and SO-14	-65°C to	+150°C
Operating Temperature Range	-25°C to	+85°C
Lead Temperature		
Ceramic DIP (soldering, 60 s)	300°C	
Molded DIP and SO-Package		
(soldering, 10 s)	265°C	
Internal Power Dissipation ^{2, 3}		
14L-Ceramic DIP	1.36 W	
14L-Molded DIP	1.04 W	
SO-14	0.93 W	
Differential Input Voltage	± 20 V	
Output Current (L _L ≤ 5.0 H)	50 mA	
Output Current (R _L)	100 mA	
	Max	Min
BAT NEG	+0.5 V	-70 V
Input Voltage	+20 V	BAT NEG
(BAT NEG ≥ -50 V)		-0.5 V

Note

- 1. All voltages are with respect to BAT GND.
- T_{J Max} = 150°C for the Molded DIP and SO-14, and 175°C for the Ceramic DIP.

Connection Diagram
14-Lead DIP and SO-14 Package
(Top View)



Order Inform	nation	
Device Code	Package Code	Package Description
μΑ3680DV	6A	Ceramic DIP
μA3680PV	9A	Molded DIP
μA3680SV	KD	Molded Surface Mount

 Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

μ**A**3680


Recommended Operating Conditions

Characteristic	Min	Max	Unit
Battery Voltage (BAT NEG)	-60	-10	V
Input Voltage	-10	+10	, V
Logic On Voltage (V _I +-V _I -)	+2	+10	V
Logic Off Voltage (V _I +-V _I -)	-10	+0.8	V
Temperature Range	-25	+85	°C


Electrical Characteristics Over Recommended Operating Conditions unless otherwise specified. $T_A = 25$ °C, BAT NEG = -52 V.

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
V _{IH}	Logic "1" Differential Input Voltage			1.3	2.0	٧
V _{IL}	Logic "0" Differential Input Voltage		0.8	1.3		٧
I _{INH}	Logic "1" Input Current	$V_{l}+=2.0 V, V_{l}-=0 V$		40	100	μΑ
		$V_{I}+ = 7.0 V, V_{I}- = 0 V$		375	1000	
I _{INL}	Logic "0" Input Current	$V_{l}+=0.4 V, V_{l}-=0 V$		+0.01	+5.0	μΑ
		$V_{l}+=-7.0 V, V_{l}-=0 V$	-100	-1.0		
V _{OL}	Output ON Voltage	$I_{OL} = -50 \text{ mA}$	-2.1	-1.6		V
l _{OFF}	Output Leakage	V _O = BAT NEG	-100	-2.0		μΑ
I _{FS}	Fail-Safe Output Leakage	V _O = BAT NEG (Inputs open)	-100	-2.0		μΑ
ILC	Output Clamp Leakage Current	V _O = BAT GND	-100	-2.0		μΑ
Vc	Output Clamp Voltage	I _{CLAMP} = -50 mA, Referenced to BAT NEG	-1.2	-0.9		٧
V _P	Positive Output Clamp Voltage	I _{CLAMP} = +50 mA, Referenced to BAT GND		0.9	1.2	٧
I _{B(ON)}	Supply Current	All Drivers On	-4.4	-2.0		mA
I _{B(OFF)}	Supply Current	All Drivers Off	-100	-1.0		μΑ
t _{PLH}	Propagation Delay, Output Low-to-High	$L = 1.0 \text{ H}, R_L = 1.0 \text{ k}\Omega$		1.0	10	μs
t _{PHL}	Propagation Delay, Output High-to-Low	$L = 1.0$ H, $R_L = 1.0$ k Ω		1.0	10	μs


Equivalent Circuit (1/4 of circuit)




DC Test Circuit




AC Test Circuit and Waveforms





Typical Applications





μ A555 Single Timing Circuit

Linear Division Special Functions

Description

The μ A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.

- Timing Control, μs To Hours
- Astable Or Monostable Operating Modes
- Adjustable Duty Cycle
- 200 mA Sink or Source Output Current
- TTL Output Drive Capability
- Temperature Stability Of 0.005% Per °C Typ
- Normaliv On Or Normaliv Off Output
- Direct Replacement For SE555/NE555

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C
Lead Temperature (soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Molded DIP	0.93 W
SO-8	0.81 W

Notes


1. T_{J Max} = 150°C.

Supply Voltage

 Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Molded DIP at 7.5 mW/°C, and SO-8 at 6.5 mW/°C.

+18 V

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)




Order Information Device Code Package Code

μΑ555TC μΑ555SC 9T KC


Package Description

Molded DIP
Molded Surface Mount

Block Diagram



Equivalent Circuit (Note 1)



Note

All resistor values in ohms.

 μ A555 Electrical Characteristics $T_A = 25$ °C, V+ = +5.0 V to +15 V, unless otherwise specified.

Symbol		Characteristic	Condition	Min	Тур	Max	Unit
V _{CC}	Supply V	/oltage		4.5		16	٧
Icc	Supply C	Current ¹	V _{CC} = 5.0 V, R _L = ∞		3.0	6.0	mA
			V _{CC} = 15 V, R _L = ∞ LOW State		10	15	
t _D	Timing	Initial Accuracy	$R_1 = 2.0 \text{ k}\Omega$ to 100 k Ω		1.0		%
	Error	Drift with Temperature	$C = 0.1 \mu F$		50		ppm/°C
		Drift with Supply Voltage			0.1		% V
V_{TH}	Threshol	d Voltage	V _{CC} = 5.0 V	2.6	3.33	4.0	٧
			V _{CC} = 15 V	9.0	10	11	
V _{TR}	Trigger \	/oltage	V _{CC} = 15 V	4.0	5.0	6.0	٧
			V _{CC} = 5.0 V	1.1	1.67	2.2	
I _{TR}	Trigger C	Current			0.5	5.0	μΑ
V_{R}	Reset Vo	oltage		0.4	0.7	1.0	٧
I _R	Reset Co	urrent			0.1	1.5	mA
I _{TH}	Threshol	d Current ²			0.1	0.25	μΑ
V _{CV}	Control \	Voltage Level	V _{CC} = 15 V	9.0	10	11	٧
			V _{CC} = 5.0 V	2.6	3.33	4.0	<u> </u>
V _{OL}	Output V	oltage LOW	$V_{CC} = 15 \text{ V}, I_{O^-} = 10 \text{ mA}$		0.1	0.25	٧
			I_{O} - = 50 mA, V_{CC} = 15 V		0.4	0.75	
			I _O - = 100 mA, V _{CC} = 15 V		2.0	2.5	
			I _O - = 200 mA, V _{CC} = 15 V		2.5	3.5	
			$V_{CC} = 5.0 \text{ V}, I_{O^-} = 8.0 \text{ mA}$		0.3		
			$I_{O^-} = 5.0$ mA, $V_{CC} = 5.0$ V		0.25	0.35	
V _{OH}	Output V	oltage HIGH	I_{O} + = 200 mA, V_{CC} = 15 V	11.0	12.5		٧
			I_{O} + = 100 mA, V_{CC} = 15 V	12.75	13.3		
			$V_{CC} = 5.0 \text{ V}, I_{O} + = 100 \text{ mA}$	2.75	3.3		
t _r	Rise Tim	ne of Output	· ·		100		ns
t _f	Fall Time	e of Output			100		ns
I _{DIS}	Discharg	e Leakage Current			20	100	nA


Notes

^{1.} Supply Current is typically 1.0 mA less when output is HIGH.


^{2.} This will determine the maximum value of R₁ + R₂. For 15 V operation, the maximum total R = 10 M Ω .

Typical Performance Curves


Minimum Pulse Width Required for Triggering




Total Supply Current vs Supply Voltage



Output Voltage HIGH vs Output Source Current




Output Voltage LOW vs Output Sink Current




Output Voltage LOW vs Output Sink Current


PC07111E




Output Voltage LOW vs Output Sink Current




Delay Time vs Supply Voltage



Delay Time vs Ambient Temperature



Propagation Delay vs Voltage Level of Trigger Pulse



Typical Applications

Monostable Operation

In the monostable mode, the timer functions as a one shot. Referring to Figure 1 the external capacitor is initially held discharged by a transistor inside the timer.

When a negative trigger pulse is applied to lead 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau=\text{R1C1}$. When the voltage across the capacitor equals $\frac{2}{3}$ V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 2 shows the actual waveforms generated in this mode of operation.

The circuit triggers on a negative going input signal when the level reaches $\frac{1}{3}$ V_{CC}. Once triggered, the circuit remains in this state until the set time elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by t = 1.1 R1C1 and is easily determined by Figure 3. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (lead 4) and the trigger terminal (lead 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When Reset is not used, it should be tied HIGH to avoid any possibility of false triggering.

Figure 1 Monostable Mode




Figure 2 Monostable Waveform





Figure 3 Time Delay vs R1 and C1



Astable Operation

When the circuit is connected as shown in Figure 4 (leads 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between $\frac{1}{3}$ V_{CC} and $\frac{2}{3}$ V_{CC}. As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R1 + R2) C1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693$$
 (R2) C1

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693$$
 (R1 + 2R2) C1

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.

The duty cycle is given by:

$$DC = \frac{R2}{R1 + 2R2}$$

Figure 4 Astable Mode






Figure 5 Astable Waveform



PC02221F

Figure 6 Free Running Frequency vs R1, R2, and C1



PC0223



A Schlumberger Company

μ**A556 Dual Timing Circuits**

Linear Division Special Functions

Description

The μ A556 Timing Circuits are very stable controllers for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode. the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied, ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.

The μ A556 Dual Timing Circuit is a pair of μ A555s for use in sequential timing or applications requiring multiple timers.

- Timing Control, μs To Hours
- Astable Or Monostable Operating Modes
- Adjustable Duty Cycle
- 200 mA Sink Or Source Output Current
- TTL Output Drive Capability
- Temperature Stability Of 0.005% Per °C Typ
- Normally On Or Normally Off Output


Absolute Maximum Ratings

-65°C to +150°C
0°C to +70°C
265°C
1.04 W
+18 V

Notes

- 1. T_{J Max} = 150°C.
- 2. Ratings apply to ambient temperature at 25°C. Above this temperature, derate at 8.3 mW/°C.

Connection Diagram 14-Lead DIP (Top View)




Order Information **Device Code** Package Code

9A


µA556PC

Package Description Molded DIP

Block Diagram (1/2 of circuit)



Equivalent Circuit (1/2 of circuit) (Note 1)



Note

1. All resistor values in ohms.

 μA556 Electrical Characteristics $\text{T}_{\text{A}} = 25 ^{\circ} \text{C}, \text{ V+} = +5.0 \text{ V}$ to +15 V, unless otherwise specified.

Symbol		Characteristic	Condition	Min	Тур	Max	Unit
V _{CC}	Supply Voltage			4.5		16	٧
Icc	Supply Current	(Total) ¹	V _{CC} = 5.0 V, R _L = ∞		6.0	12	mA
	-		V _{CC} = 15 V, R _L = ∞ LOW State		20	28	
t _D	Timing Error	Initial Accuracy	$R_1 = 2.0 \text{ k}\Omega \text{ to } 100 \text{ k}\Omega$		0.75		%
	(Monostable)	Drift with Temperature	$C = 0.1 \ \mu F$		50		ppm/°C
		Drift with Supply Voltage	1		0.1		% V
t _{CH, DIS}	Timing Error	Initial Accuracy	R_1 , $R_2 = 2.0 \text{ k}\Omega$ to 100 k Ω		2.25		%
	(Astable)	Drift with Temperature	$C = 0.1 \ \mu F$		150		ppm/°C
		Drift with Supply Voltage]		0.3		% V
V _{TH}	Threshold Volta	age	V _{CC} = 5.0 V	2.6	3.33	4.0	V
			V _{CC} = 15 V	9.0	10	11	
I _{TH}	Threshold Curre	ent ²			30	250	nA
V _{TR}	Trigger Voltage		V _{CC} = 15 V	4.0	5.0	6.0	٧
			V _{CC} = 5.0 V	1.3	1.67	2.0	
ITR	Trigger Current				0.5	5.0	μΑ
V _R	Reset Voltage			0.4		1.0	٧
I _R	Reset Current	• .			0.1	1.5	mA
V _{CV}	Control Voltage	Level	V _{CC} = 15 V	9.0	10	11	٧
			V _{CC} = 5.0 V	2.6	3.33	4.0	
V _{OL}	Output Voltage	LOW	I _O - = 10 mA, V _{CC} = 15 V		0.1	0.25	٧
			I _O - = 50 mA, V _{CC} = 15 V		0.4	0.75	
	*		I _O - = 100 mA, V _{CC} = 15 V		2.0	2.75	
			I _O - = 200 mA, V _{CC} = 15 V		2.5	3.5	
			I_{O} = 5.0 mA, V_{CC} = 5.0 V		0.25	0.35	
V _{OH}	Output Voltage	HIGH	V _{CC} = 15 V, I _O + = 200 mA	11	12.5		٧
			V _{CC} = 15 V, I _O + = 100 mA	12.75	13.3		
			$V_{CC} = 5.0 \text{ V}, I_{O} + = 100 \text{ mA}$	2.75	3.3		
t _r	Rise Time of C	Dutput			100		ns
t _f	Fall Time of O	utput			100		ns
I _{DIS}	Discharge Leak	age Current			20	100	nA
Δt_{D}	Matching	Initial Timing Accuracy			0.1	2.0	%
	Characteristics	Timing Drift with Temperature			± 10		ppm/°C
		Drift with Supply Voltage			0.2	0.5	% V

Notes


^{1.} Supply current when output is HIGH is typically 1.0 mA less.

^{2.} This will determine the maximum value of $\rm R_1 + \rm R_2$ for 15 V operation. The maximum total R = 10 $\rm M\Omega.$


Matching characteristics refer to the difference between performance characteristics of each timer section.

Typical Performance Curves


Minimum Pulse Width Required for Triggering




Total Supply Current vs Supply Voltage



Output Voltage HIGH vs Output Source Current




Output Voltage LOW vs




Output Voltage LOW vs Output Sink Current


PC07111F




Output Voltage LOW vs Output Sink Current




Delay Time vs Supply Voltage



Delay Time vs Ambient Temperature



Propagation Delay vs Voltage Level of Trigger Pulse



11-31

Typical Applications

Monostable Operation

In the monostable mode, the timer functions as a one shot. Referring to *Figure 1* the external capacitor is initially held discharged by a transistor inside the timer.

When a negative trigger pulse is applied to lead 6, the flip-flop is set, releasing the short circuit across the external capacitor and drives the output HIGH. The voltage across the capacitor, increases exponentially with the time constant τ = R1C1. When the voltage across the capacitor equals $\frac{2}{73}$ V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 2 shows the actual waveforms generated in this mode of operation.

The circuit triggers on a negative going input signal when the level reaches $\frac{1}{3}$ $V_{CC}.$ Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by t = 1.1 R1C1 and is easily determined by Figure 3. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (lead 4) and the trigger terminal (lead 6) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When Reset is not used, it should be tied HIGH to avoid any possibility of false triggering.

Figure 1 Monostable Mode




Figure 2 Monostable Waveform





Figure 3 Time Delay vs R1 and C1



Astable Operation

When the circuit is connected as shown in Figure 4 (leads 2 and 6 connected), it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between $^1\!\!/_3$ V_{CC} and $^2\!\!/_3$ $V_{CC}.$ As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R1 + R2) C1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693$$
 (R2) C1

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693$$
 (R1 + 2R2) C1

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.

The duty cycle is given by:

$$DC = \frac{R2}{R1 + 2R2}$$

Figure 4 Astable Mode






Figure 5 Astable Waveform



PC02221

Figure 6 Free Running Frequency vs R1, R2 and C1



PC02231F



A Schlumberger Company

μ**A592**Differential Video Amplifier

Linear Division Special Functions

Description

The μ A592 is a monolithic two-stage differential input, differential output video amplifier constructed using the Fairchild Planar Epitaxial process. Internal series shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current source biased to obtain high power supply and common mode rejection ratios.

The μ A592, in the 14-lead version, offers fixed gains of 100 and 400 without external components. A fixed gain of 400 is available in the 8-lead part. Adjustable gains from 0 to 400 are obtained with one external resistor.

No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding. Other applications include general purpose video and pulse amplifiers.

- 90 MHz Bandwidth Typ
- Selectable Gains From 0 To 400 Typ
- No Frequency Compensation Required
- Adjustable Pass Band


Absolute Maximum Ratings

Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP, SO-8	-65°C to +150°C
Operating Temperature Range	
Extended (µA592M)	-55°C to +125°C
Commercial (µA592C)	0°C to +70°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP and SO Package	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
8L-Molded DIP	0.93 W
SO-8	0.81 W
14L-Molded DIP	1.04 W
14L-Ceramic DIP	1.36 W
Supply Voltage	± 8.0 V
Differential Input Voltage	± 5.0 V
Common Mode Input Voltage	± 6.0 V
Output Current	10 mA

Notes

- T_{J Max} = 150°C for the Molded DIP and SOIC, and 175°C for the Ceramic DIP
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 8L-Molded DIP at 7.5 mW/°C, the SO-8 at 6.5 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the 14L-Ceramic DIP at 9.1 mW/°C.

Connection Diagram 8-Lead DIP and SO-8 Package (Top View)




Order Information Device Code Package Code

μΑ592TC μΑ592SC 9T KC Package Description

Molded DIP
Molded Surface Mount

Connection Diagram 14-Lead DIP (Top View)




$\begin{array}{c|cccc} \textbf{Order Information} \\ \textbf{Device Code} & \textbf{Package Code} & \textbf{Package Description} \\ \mu A592DM & 6A & Ceramic DIP \\ \mu A592DC & 6A & Ceramic DIP \end{array}$

Molded DIP

9A

μA592PC

Equivalent Circuit



1. G_{2A} and G_{2B} applies to 14 lead device only.

 μ A592 and μ A592C Electrical Characteristics T_A = 25°C, V_{CC} = \pm 6.0 V unless otherwise specified.

			μ Α592		μ Α 592C					
Symbol	Characteristic	Condition	Condition ^{1, 2}		Тур	Max	Min	Тур	Max	Unit
A _{VD}	Differential Voltage Gain	$R_L = 2.0 \text{ k}\Omega$	Gain 1	300	400	500	250	400	600	V/V
		$V_{O} = 3.0 \ V_{p-p}$	Gain 2	90	100	110	80	100	120	
B _W	Bandwidth	$R_S = 50 \Omega$	Gain 1		40			40		MHz
			Gain 2		90			90		
t _r Risetime	Risetime	$R_S = 50 \Omega$,	Gain 1		10.5			10.5		ns
		$V_{O} = 1.0 \ V_{p-p}$	Gain 2		4.5	10		4.5	12	
t _{PD}	Propagation Delay	$R_S = 50 \ \Omega,$ $V_O = 1.0 \ V_{p-p}$	Gain 1		7.5			7.5		ns
			Gain 2		6.0	10		6.0	10	
Zı	Input Impedance		Gain 1		4.0			4.0		kΩ
			Gain 2	20	30		10	30		
Cı	Input Capacitance		Gain 2		2.0			2.0		pF
l _{IO}	Input Offset Current				0.4	3.0		0.4	5.0	μΑ
I _{IB}	Input Bias Current				9.0	20		9.0	30	μΑ
e _n	Input Noise Voltage	$R_S = 50 \Omega$, BW = 1.0 kHz to	o 10 MHz		12			12		μV _{rms}

 μA592 and μA592C (Cont.) Electrical Characteristics T_A = 25°C, V_{CC} = $\pm\,6.0\,$ V unless otherwise specified.


				μ Α592			μ Α592C			
Symbol	Characteristic	Condition ^{1, 2}		Min	Тур	Max	Min	Тур	Max	Unit
V _{IR}	Input Voltage Range			± 1.0			± 1.0			٧
CMR	Common Mode Rejection	V _{CM} = 1.0 V, Gain 2		60	86		60	86		dB
PSRR	Power Supply Rejection Ratio	$\Delta V_{CC} = \pm 0.5$ V, Gain 2		50	70		50	70		dB
V ₀₀	Output Offset Voltage		Gain 1		0.6	1.5		0.6	1.5	٧
			Gain 2		0.35	0.75		0.35	0.75	
V _{OCM}	Output Common Mode Voltage			2.4	2.9	3.4	2.4	2.9	3.4	٧
V _{OP}	Output Voltage Swing			3.0	4.0		3.0	4.0		V _{p-p}
10-	Output Sink Current			2.5	3.6		2.5	3.6		mA
Ro	Output Resistance				20			20		Ω
Icc	Supply Current				18	24		18	24	mA

Notes


- 1. Gain Select leads G_{1A} and G_{1B} connected together for Gain 1 and Gain Select leads G_{2A} and G_{2B} connected together for Gain 2.
- 2. Gain 2 not applicable to 8 lead device.

Typical Performance Curves

Phase Shift vs Frequency




Phase Shift vs Frequency



PC07690F


Voltage Gain vs Frequency




11

Typical Performance Curves (Cont.)


Common Mode Rejection Ratio vs Frequency



Output Voltage Swing vs Frequency




Pulse Response




PC07730F


Differential Overdrive Recovery Time



Pulse Response vs Supply Voltage




Pulse Response vs Temperature




PC07760F

Voltage Gain vs Temperature




PC07770F

Gain vs Frequency vs Temperature



PC07780F

Voltage Gain vs Supply Voltage




PC07790F


μ**Α592**

Typical Performance Curves (Cont.)


Output Voltage and Current Swing vs Supply Voltage



Voltage Gain Adjust Circuit




Voltage Gain vs R_{ADJ}




PC07810F


Output Voltage Swing vs Load Resistance




Input Noise Voltage vs Source Resistance



Supply Current vs Temperature



Supply Current vs Supply Voltage





μ A733 Differential Video Amplifier

Linear Division Special Functions

Description

The µA733 is a monolithic two-stage differential input, differential output video amplifier constructed using the Fairchild Planar Epitaxial process, Internal series shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current source biased to obtain high power supply and common mode rejection ratios. It offers fixed gains of 10, 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding and in high speed thin film or plated wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.

- 120 MHz Bandwidth Typ
- 250 kΩ Input Resistance Typ
- Selectable Gains Of 10, 100, And 400
- No Frequency Compensation Required


Absolute Maximum Ratings

Absolute maximum Hatings	
Storage Temperature Range	
Metal Can and Ceramic DIP	-65°C to +175°C
Molded DIP and SO-14	-65°C to +150°C
Operating Temperature Range	
Extended (µA733M)	-55°C to +125°C
Commercial (µA733C)	0°C to +70°C
Lead Temperature	
Metal Can and Ceramic DIP	
(soldering, 60 s)	300°C
Molded DIP and SO-14	
(soldering, 10 s)	265°C
Internal Power Dissipation ^{1, 2}	
10L-Metal Can	1.07 W
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
SO-14	0.93 W
Supply Voltage	± 8.0 V
Differential Input Voltage	± 5.0 V
Common Mode Input Voltage	± 6.0 V
Output Current	10 mA

Notes

- T_{J Max} = 150°C for the Molded DIP, and 175°C for the Metal Can and Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 10L-Metal Can at 7.1 mW°C, the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C, and the SO-14 at 7.5 mW/°C.

Connection Diagram 10-Lead Metal Package (Top View)



Note


μA733HC

Pin 5 connected to case.

Metal


5X

Connection Diagram 14-Lead DIP and SO-14 Package (Top View)



Order Inform	ation	
Device Code	Package Code	Package Description
μA733DM	6A	Ceramic DIP
μA733DC	6A	Ceramic DIP
μA733PC	9A	Molded DIP
μA733SC	KD	Molded Surface Mount

Equivalent Circuit



 μA733 and μA733C Electrical Characteristics $T_A=25^{\circ}\text{C},\ V_{CC}=\pm\,6.0\ \text{V}$ unless otherwise specified.

					μ Α733			μ Α733C	;	
Symbol	Characteristic	Condit	Condition ¹		Тур	Max	Min	Тур	Max	Unit
A _{VD}	Differential Voltage Gain		Gain 1	300	400	500	250	400	600	V/V
			Gain 2	90	100	110	80	100	120	
	<i>*</i>		Gain 3	9.0	10	11	8.0	10	12	
BW Bandv	Bandwidth	$R_S = 50 \Omega$	Gain 1		40			40		MHz
	***		Gain 2		90			90		
	'		Gain 3		120			120		
t _r F	Risetime	$R_S = 50 \Omega$,	Gain 1		10.5			10.5		ns
		$V_{O} = 1.0 V_{p-p}$	Gain 2		4.5	10		4.5	12	
			Gain 3		2.5			2.5		
t _{PD}	Propagation Delay	$R_S = 50 \Omega$,	Gain 1		7.5			7.5		ns
		$V_{O} = 1.0 \ V_{p-p}$	Gain 2		6.0	10		6.0	10	
			Gain 3		3.6			3.6		
Z _I	Input Impedance		Gain 1		4.0			4.0		kΩ
		,	Gain 2	20	30		10	30		
			Gain 3		250			250		
Cı	Input Capacitance		Gain 2		2.0			2.0		pF
I _{IO}	Input Offset Current				0.4	3.0		0.4	5.0	μΑ


 μA733 and μA733C (Cont.) **Electrical Characteristics** T_A = 25°C, V_{CC} = $\pm\,6.0$ V unless otherwise specified.

					μ Α733			μ Α733C	;	
Symbol	Characteristic	Conditio	n ¹	Min	Тур	Max	Min	Тур	Мах	Unit
I _{IB}	Input Bias Current				9.0	20		9.0	30	μΑ
e _n	Input Noise Voltage	$R_S = 50 \Omega$, BW = 1.0 kHz to	10 MHz		12			12		μV _{rms}
V _{IR}	Input Voltage Range			± 1.0			± 1.0			٧
CMR	Common Mode Rejection	V _{CM} = ± 1.0 V, Ga	in 2	60	86		60	86		dB
PSRR	Supply Voltage Rejection Ratio	$\Delta V_{CC} = \pm 0.5 \text{ V}, \text{ C}$	ain 2	50	70		50	70		dB
Vos	Output Offset Voltage		Gain 1		0.6	1.5		0.6	1.5	٧
		Gain 2 and	Gain 3		0.35	1.0		0.35	1.5	
V _{OCM}	Output Common Mode Voltage			2.4	2.9	3.4	2.4	2.9	3.4	٧
V _{OP}	Output Voltage Swing			3.0	4.0		3.0	4.0		V _{p-p}
10-	Output Sink Current			2.5	3.6		2.5	3.6		mA
Ro	Output Resistance				20			20		Ω
Icc	Supply Current				18	24		18	24	mA
The follo	wing specifications apply over	the range of -55°C	C ≤ T _A ≤ 12	25°C for p	μΑ733 ε	and 0°C	<t<sub>A ≤</t<sub>	€70°C f	or μΑ7	33C.
A _{VD}	Differential Voltage Gain		Gain 1	200		600	250		600	V/V
			Gain 2	80		120	80		120	-
	<i>I</i>		Gain 3	8.0		12	8.0		12	
Z _I	Input Impedance		Gain 2	8.0			8.0			kΩ
I _{IO}	Input Offset Current					5.0			6.0	μΑ
I _{IB}	Input Bias Current					40			40	μΑ
V _{IR}	Input Voltage Range			± 1.0			± 1.0			٧
CMR	Common Mode Rejection			50			50			dB
PSRR	Power Supply Rejection Ratio			50			50			dB
Vos	Output Offset Voltage		Gain 1			1.5			1.5	٧
		Gain 2 and	Gain 3			1.2			1.5	
V _{OP}	Output Swing			2.5			2.8			V _{p-p}
10-	Output Sink Current			2.2			2.5			mA
Icc	Supply Current					27			27	mA


- 1. Gain Select leads G_{1A} and G_{1B} connected together for Gain 1. 2. Gain Select leads G_{2A} and G_{2B} connected together for Gain 2. 3. All Gain Select leads open for Gain 3.

Typical Performance Curves


Phase Shift vs Frequency



Phase Shift vs Frequency




Voltage Gain vs Frequency




PC07880E


Common Mode Rejection Ratio vs Frequency



Output Voltage Swing vs Frequency




Pulse Response




PC07910F


Differential Overdrive Recovery Time



Pulse Response vs Supply Voltage



Pulse Response vs Temperature




PC07940F


11

Typical Performance Curves (Cont.)


Voltage Gain vs Temperature




Gain vs Frequency vs Temperature




Voltage Gain vs Supply Voltage




Output Voltage and Current Swing vs Supply Voltage




Output Voltage Swing vs Load Resistance




Gain vs Frequency vs Supply Voltage




Input Noise Voltage vs Source Resistance



Voltage Gain Adjust Circuit




Voltage Gain vs Radi




PC08020F

Typical Performance Curves (Cont.)


Input Impedance vs Temperature



Supply Current vs Temperature




Supply Current vs Supply Voltage



Typical Applications

Oscillator Frequency for Various Capacitor Values





μA7392 DC Motor Speed Control Circuit

Linear Division Special Functions

Description

The μ A7392 is designed for precision, closed loop, motor speed control systems. It regulates the speed of capstan drive motors in automotive and portable tape players and is useful in a variety of industrial and military control applications, e.g., floppy disc drive systems and data cartridge drive systems. The device is constructed using the Fairchild Planar Epitaxial process.

The μ A7392 compares actual motor speed to an externally presettable reference voltage. The motor speed is determined by frequency to voltage conversion of the input signal provided by the tachometer generator. The result of the comparison controls the duty cycle of the pulse width modulated switching motor drive output stage to close the system's negative feedback loop.


Thermal and over voltage shutdown are included for selfprotection, and a stall-timer feature allows the motor to be protected from burn out during extended mechanical jams.

- Precision Performance
- High Current Performance
- Wide Range Tachometer Input
- Thermal Shutdown, Over Voltage And Stall Protection
- Internal Regulator
- Wide Supply Voltage Range 6.3 V To 16 V

Absolute Maximum Ratings

Ctavana Tamparatura Danca	
Storage Temperature Range	
Ceramic DIP	-65°C to +175°C
Molded DIP	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature	
Ceramic DIP (soldering, 60 s)	300°C
Molded DIP (soldering, 10 s)	265°C
Internal Power Dissipation ¹⁻³	
14L-Ceramic DIP	1.36 W
14L-Molded DIP	1.04 W
Supply Voltage (V+), V ₉ ,	
V_{10}, V_{11}	24 V
Regulator Output Current, I ₈	15 mA
Voltage Applied to Lead 6	
(Tachometer Pulse Timing)	7.0 V

Connection Diagram 14-Lead DIP (Top View)



 Order Information

 Device Code
 Package Code
 Package Description

 μΑ7392DV
 6A
 Ceramic DIP


 μΑ7392PV
 9A
 Molded DIP

Voltage Applied Between Leads 3 and 5 (Tachometer Inputs)	± 6.0 \
Continuous Current through	
Leads 11 and 12 Motor Drive	
Output ON	0.3 A
Repetitive Surge Current through	
Leads 11 and 12 (Motor Drive ON)	1.0 A
Repetitive Surge Current through	
Leads 10 and 11 (Motor Drive OFF)	0.3 A

Notes

- 1. $T_{J \text{ Max}} = 150 ^{\circ}\text{C}$ for the Molded DIP, and 175 $^{\circ}\text{C}$ for the Ceramic DIP.
- Ratings apply to ambient temperature at 25°C. Above this temperature, derate the 14L-Ceramic DIP at 9.1 mW/°C, the 14L-Molded DIP at 8.3 mW/°C.
- 3. Internally Limited.

Block Diagram



μ**Α7392**

μA7392 Electrical Characteristics $T_A = 25$ °C, V+ = 14.5 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Voltage Re	gulator Section (Test Circuit 1)					
lcc	Supply Current	Excluding Current into Lead 11		7.5	10	mA
V _{Reg}	Regulator Output Voltage		4.5	5.0	5.5	٧
LINE _{Reg}	Regulator Output Line	V+ = 10 V to 16 V		6.0	20	mV
	Regulation (ΔV_8)	V+ = 6.3 V to 16 V		12	50	
LOAD _{Reg}	Regulator Output Load Regulation (ΔV_8)	I ₈ from 10 mA to 0		40		mV
Frequency	to Voltage Converter Section (Test	Circuit 2)				
V _{IN}	Tachometer (-) Input Bias Voltage			2.4		٧
I _{IN}	Tachometer (+) Input Bias Current	$V_5 = V_3$		1.0	10	μΑ
V _{DIFF}	Tachometer Input Positive Threshold	(V ₅ – V ₃)	10	25	50	mV _{p-p}
V _{HY}	Tachometer Input Hysteresis		20	50	100	mV _{p-p}
R	Pulse Timing ON Resistance	V ₆ = 1.0 V		300	500	Ω
V _{TH}	Pulse Timing Switch Threshold		45	50	55	%V ₈
t _r	Output Pulse Rise Time			0.3		μs
t _f	Output Pulse Fall Time			0.1		μs
V _{Sat-LOW}	Pulse Output LOW Saturation (V ₇)			0.13	0.25	٧
V _{Sat-HI}	Pulse Output HIGH Saturation (V ₈ - V ₇)		-	0.12	0.2	٧
I _{Source}	Pulse Output HIGH Source Current	V ₇ = 1.0 V	-340	-260	-180	μΑ
SVS	Frequency-to-Voltage Conversion Supply Voltage Stability ¹	$V_{FV} = 0.25 V_8^2$ V ₊ = 10 V to 16 V		0.1		%
TS	Frequency-to-Voltage Conversion Temperature Stability ³	$V_{FV} = 0.25 V_8^2$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.3		%
Motor Drive	Section					
V _{IO}	Input Offset Voltage				20	mV
I _{IB}	Input Bias Current			0.1	10	μΑ
CMR	Common Mode Range		0.8		2.5	٧
V _{SAT}	Motor Drive Output Saturation	I ₁₁ = 300 mA		1.3	2.0	٧
I _{LEAK}	Motor Drive Output Leakage	V ₁₁ = V ₁₀ = 16 V			5.0	μΑ
I _D	Flyback Diode Leakage	V ₁₀ = 16 V, V ₁₁ = 0 V			30	μΑ

μ**Α7392** (Cont.)

Electrical Characteristics T_A = 25°C, V+ = 14.5 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _D	Flyback Diode Clamp Voltage	I ₁₁ = 300 mA Motor Drive Output OFF		1.1	1.3	٧
Protective Cir	cuits					
J-T°C	Thermal Shutdown Junction Temperature ⁴			160		°C
Over Voltage	Overvoltage Shutdown ⁴		18	21	24	٧
V _{TH}	Stall Timer Threshold Voltage ⁵		2.5	2.9	3.5	V
I _{TH}	Stall Timer Threshold Current ⁵			0.3	3.0	μΑ

Notes

1. Frequency-to-voltage conversion, supply voltage stability is defined as:

$$\frac{V_{FV}(16\ V)}{V_{8}(16\ V)}\ -\ \frac{V_{FV}(10\ V)}{V_{8}(10\ V)}\ \div\ \frac{V_{FV}(14.5\ V)}{V_{8}(14.5\ V)}\ x\ 100\%$$


- 2. V_{FV} is the integrated DC output voltage from the pulse generator (Lead 7)
- 3. Frequency-to-voltage conversion temperature stability is defined as:

$$\frac{V_{FV}(85^{\circ}C)}{V_{8}(85^{\circ}C)} \; - \; \frac{V_{FV}(-40^{\circ}C)}{V_{8}(-40^{\circ}C)} \; \div \frac{V_{FV}(25^{\circ}C)}{V_{8}(25^{\circ}C)} \; \times \; 100\%$$


- 4. Motor Drive circuitry is disabled when these limits are exceeded. If the condition continues for the duration set by the external stall timer components, the circuit is latched off until reset by temporarily opening the power supply input line.
- 5. If stall timer protection is not required, lead 14 should be grounded.

Typical Performance Curves


Overvoltage Shutdown Voltage vs Junction Temperature



Stall Timer Threshold Voltage vs Junction Temperature



Stall Timer Threshold Current vs Junction Temperature




PC08360


11

Typical Performance Curves (Cont.)


Supply Current vs Supply Voltage



Regulator Output Voltage vs Supply Voltage




Regulator Output Voltage vs Junction Temperature




1 00033

Tachometer Input Hysteresis vs Junction Temperature




Flyback Diode Current (D3) vs Flyback Diode Voltage




PC08410F

Motor Drive Output ON Current vs Motor Drive Output ON Voltage




PC08420F

Motor Drive Output ON Voltage vs Ambient Temperature




C08430F

Test Circuits



Typical Application Using Magnetic Tachometer



CR03020F



FSP100 Programmable Digital Filter

Preliminary

Advanced Signal Processing Division

Description

The Fairchild FSP100 is a device optimized for use in one dimensional data stream processing. It efficiently implements both recursive and non-recursive filter structures. It has, on-chip, all the functions necessary to perform most common filter primitives in a single instruction. The advanced architecture has separate data and instruction paths to avoid input-output bottlenecks, and utilizes a high performance crosspoint switch to efficiently route data between the processing elements. A transparent pipeline allows simultaneous instruction fetch, execution and data input/output. The serial data path permits variable data word lengths between 20 and 32-bits, which allows efficient single-chip implementations that have not been possible with previous single chip digital signal processors.


The FSP100 uses an external byte-wide program memory for maximum design flexibility without compromising performance. Multiprocessing is straightforward because the FSP100 is directly cascadeable.

The FSP100 instruction set implements familiar digital signal processing primitives such as Pole-pairs, Zeros, Peak Detectors and Oscillators.

The FSP100 comes with a comprehensive software support system, including an assembler and a simulator, which runs under the UNIX*, VMS** and MS-DOS operating systems. A hardware development system which allows real time verification of applications software completes the support package.

- Single-Chip Programmable Digital Filter
- Programmed in the Language of Filter Designers (in Terms of Poles and Zeros)
- Programmable Internal Data Word Lengths Between 20 and 32-Bits
- Executes Complete Filter Functions in a Single Instruction Cycle
- Triple Multiplier-Accumulator Provides 3 Million Multiplies Per Second
- Sample Rates up to 200 KHz for Single-Chip Applications
- Simply Cascade Processors with no Intermediate Logic for Higher Sample Rates
- Separate Data and Instruction Paths On- and Off-Chin
- Separate Processor and Data Input/Output Clocks for Ease of System Design

Connection Diagram (Top View)



Order Information


Oraci miloiii	auon	
Device Code	Package Code	Package Description
FSP100DC	Consult Factory	40-Lead Ceramic DIP
FSP100LC	Consult Factory	44-Lead LCC

- Requires No External Synchronization Between Input/Output Clocks and Processor Clocks
- Optional Data Input and Output Formats and Word Lengths
- External Program Memory for Maximum Design Flexibility
- On-Chip Data Memory for Storing State Variables
- Complete Software and Hardware Support Package for Design Development
- Single-Phase 16 MHz Processor Clock Frequency
- Single-Phase 10 MHz Data Input and Output Clock Frequency
- 40-Lead Ceramic DIP and 44-Lead LCC Packages
- TTL- and CMOS-Compatible Input/Outputs
- Full Performance Over −55°C to +125°C Operating Temperature Range
- 2-Micron CMOS Process

^{*}A trademark of AT&T

^{**}A trademark of Digital Equipment Corporation

Logic Symbol



Architecture

General Description

The data path contains all of the components necessary to execute a two-pole filter section with a single instruction:

- A triple multiplier-adder.
- An editing unit which modifies the result from the triple multiplier to obtain saturation and other non-linear effects.
- Scratch pad registers.
- An accumulator with extension bits and scaler.
- A sequential access memory with two data channels for state variable storage.
- A crosspoint switch for passing data between the blocks.
- An input and an output interface, which can synchronize the chip with the input and/or output data rate.

The control path is totally independent of the data path, thus eliminating the need for pipeline flushing. A simple program sequencer is provided on-chip, but a clock output is also provided for use with an external program sequencer, if desired. The major elements of the control path are:

- A program sequencer, providing branching and looping.
- An instruction decoder for configuring the crosspoint switch
- A bus for distributing the instruction bytes for local decoding.

Triple Multiplier-Adder

Most of the arithmetic unit consists of a triple multiplieradder. During each instruction cycle, it forms the sum of products:


The X's are signal data streams emerging from the crosspoint switch. Alpha, Beta and Gamma are coefficients. Alpha is in the range -2 to +2. Beta is in the range -1 to +1. Gamma is normally a power of two scaling factor in the range of -2 to +2, but it is possible to feed signal data to the Gamma coefficient input to effect the signal-by-signal multiplications required for modulation, VCO's and time-varying filters.

Normally the multiplier rounds the final sum-of-products. However, recursive filtering instructions may invoke random switching between rounding and truncation in order to defeat limit cycles.

The triple multiplier includes a fast carry chain. This fast carry chain provides an overflow and sign output in advance of the serial data output, in order to control the saturation and non-linear function logic in the editing unit.

The triple multiplier uses Booth encoders operating directly on the incoming data bit-pairs. These Booth encoders can also perform non-linear functions. Signals from the control section can cause the input data streams to be masked to zero or inverted as they enter the arithmetic unit, to provide half or full wave rectification or a sign-dependent gain.

Figure 1 Block Diagram



Editing Unit

The primary function of the editing unit is to saturate the result from the multiplier to prevent overflow oscillations in recursive filters.

The saturation logic consists of a multiplexer which can select between the multiplier output, +1, -1 or 0. A control PLA sets the switches according to the FUNCTION code and the sign/overflow flags, to achieve either saturation or the more complex behavior required for the other non-linear operators.

Another function of the editing unit is to provide some commonly used, computationally simple filter zeros. This function allows execution of some biquadratic sections in a single instruction cycle. When this function is used, the output of the filter is different than the new value of the state variable (which needs to be stored in the data memory). There are, therefore, two outputs from the editing

unit: one for the filter output, and the other for the new state variable value.

Scratch Pad Registers

The scratch pad registers are a group of six variablelength registers. Two registers serve as working stores; each one is connected between a crosspoint switch output and input. The use of these registers is determined by the FUNCTION code.

A dual-port connects another crosspoint switch output and input four-word register file. This register file is directly addressable by an instruction field. It can be used to store intermediate results for more complex filter topologies.

Accumulator

An accumulator is also connected to an output from the crosspoint switch. It is used primarily for implementing FIR and parallel IIR summing nodes. It has six extension bits

which permit accumulation of up to 64 values without the risk of overflow. The accumulator output is connected to a crosspoint switch input via a power-of-four scaling circuit, the scaling factor being determined by the SETUP instruction.

Data Memory

The data memory is organized as a 64-column, 32-row array of 2-port, 3-transistor RAM cells. It functions logically as an adjustable length shift register, with two data channels each two bits wide. The length of the "shift register" is set up during initialization.

The rows are written sequentially. Each row receives 16 bits from each of four input bit streams (two data channels) for an effective register length of a multiple of 32 bits per channel. Adjustable length shift registers on the input increase the length resolution to four bits per channel.

The serial access memory restricts operation to algorithms in which the data flows in an ordered stream, such as filters and correlators. However, this memory organization can efficiently store data of arbitrary word length. Also, the instruction word does not require a memory address field.

Input and Output

The input/output data is single bit wide serial with four possible arithmetic formats. It may be either most- or least-significant bit first. The input and output word lengths are independent both of each other and of the internal word length.

Associated with both the input and output port are two handshake lines; one indicates that the external device is ready, the other that the FSP100 is ready. The FSP100 can suppress its ready signal until the external device is ready, thus enabling the processor to directly control the transfer.

The input and output ports each have their own clock. These clocks may be asynchronous with respect to each other and with respect to the processor clock. The interface logic is designed to have an arbitrarily low error rate without reducing the interface throughput.

While the processor is waiting for an external device to become ready, the I/O interface stops the execution of the program. Execution resumes upon completion of the I/O transfer. The processor thus synchronizes itself to the sample rate of the rest of the system.

Crosspoint Switch

The crosspoint switch replaces the data busses of more conventional architectures. It enables all the necessary

data transfers for one instruction cycle to take place simultaneously, with no contention, at effective data rates up to 240M bits per second.

The crosspoint switch is double-buffered, so that it may be set up for the next instruction during the execution of the current instruction. The connection pattern determines the signal processing algorithm.

Program Sequencer

The program sequencer is built around an eight bit instruction counter and a three-bit byte counter. The byte counter addresses the eight bytes of one instruction. To avoid the need for a branch address field in the program counter, the branch address is loaded with the SETUP instruction into the label register. The program sequencer also contains a loop counter and loop control logic. The branch logic can perform unconditional branches and conditional branches depending on the state of the "Flag" pin.

Instruction Decoder


Instruction decoding is performed by two PLA's operating on the function code. One PLA generates the crosspoint switch configuration; the other controls the non-linear functions in the editing unit. The remainder of the instruction word is decoded locally by the small control sections associated with each data path component.


Pipelining

The FSP100 incorporates instruction-level pipelining to eliminate time lost in many processors fetching the next instruction from memory and storing the results of the previous instruction back into memory.

The following Table 1 depicts this action. Time slot T3 is typical. The result of instruction N is stored in memory. Instruction N+1 is executed within the FSP100 and the 64 bits of the instruction N+2 are fetched from the external memory. During the time slot T4 the progress of each instruction advances. Instruction N+1's results are stored back in memory. Instruction N+2 is executed within the FSP100 and instruction N+3 is fetched from external memory.

Pipelining continues in this fashion without conflict since the time to either fetch an instruction or store a result is always less than or equal to the time required by the FSP100 to execute an instruction.





Signal Processing Functions

The following list presents the functions selectable by the FUNCTION code. Those functions that require more than one instruction cycle are implemented as two separate instructions. The software support package allows these multiple instruction sequences to be coded as a single instruction. The list does not include functions for testing, initialization and control, because the user does not usually code these functions directly.

Name	Number of Instructions	Function
Filter Poles:		
POLES	1	Direct form pole-pair
CPOLES	2	State-space pole-pair
APOLES	2	Adaptive pole-pair
RPOLE	1	Real pole with well-defined gain
RPOLES	2	Two independent real poles with well-defined gain
Filter Zeros:		
ZERO	1	Real zero with well-defined gain
ZEROS	1	Direct form zero pair
NOTCH	1	Adaptive notch
FIR	1	Two taps of an FIR
Combined Poles	and Zeros:	
POLEP	1	Real pole with well-defined gain; zero at Z = +1
POLEN	1	Real pole with well-defined gain; zero at $Z = -1$
POLEZERO	1	Real pole and zero
BIQ	2	Direct form second order section
BIQR	2	Second order section for parallel forms
BIQU	2	Second order section with zeros in unit circle
BIQT	3	Transposed form second order section
BIQPP	1	Direct form second order section, zeros at $Z = +1$
BIQPN	1	Direct form second order section, zeros at $Z = \pm 1$
BIQNN	1	Direct form second order section, zeros at $Z = -1$
LADDR	2	Ladder form filter section
Miscellaneous Lin	ear Functions:	
GAIN	1	Gain and offset
SUM	1	Weighted sum of two signals
INTEGS	1	Resettable integrator
Signal Generators	3:	
RAMP	1	Ramp/sawtooth generator
EXPVCO	1	Exponential ramp/VCO
SINEGEN	1	Sinewave oscillator
RANDY	1	Pseudo random noise
PULSE	1	Pulse generator
PULSERT	1	Retriggerable pulse generator

Name	Number of Instructions	Function	
Point Non-Lineari	ties:		
BREAKPT	1	Breakpoint (for piecewise linear functions)	
SDGAIN	1	Sign dependent gain	
SDOFF	1	Sign dependent offset	
SDLEVEL	1	Sign dependent level	
SDSRC	1	Sign dependent source	
CCLIP	1	Center clipping	
SUBIZ	1	Substitute zero inside window	
SUBIT	1	Substitute data inside window	
LIMIT	1	Limiting function (like saturation)	
MAXVAL	1	Maximum of two signals	
MINVAL	1	Minimum of two signals	
RESTORE	1	Restore sign removed by absolute value	
Non-Linearities w	ith State:		
SAMPLE	1	Sample and hold	
PEAKHOLD	1	Tracks and holds peaks	
LEVELDET	1	Comparator with hysteresis	
ZCROSS	1	Zero crossing detector	
Housekeeping:			
GETMEM	1	Recover state variables	
PUTMEM	1	Save value to memory	
LOADB	1	Load B register	
LOADC	1	Load C register	
LOADBC	1	Load B and C register	

Notes

Instruction names are preliminary.

Table 2 Instruction Format





Table 2.1 Default Microcode Format - All Function Codes Except INIT



TB00030F

[&]quot;Well-defined" means that the gain coefficient is not restricted to a power of 2.

Table 2.2 Coefficient Format (all Function Codes Except INIT And SETUP)






Table 2.3 SETUP Parameter Format (only Applies For SETUP Function Code)



TROOGSOE

Table 2.4 Special INIT Instruction Format



bytes 4...7 -**XFORMAT** YFORMAT XMODE INPWL OUTPWL **XPOS** RES **OPFAC** RES .PASS XSIG .XMAG YSIG YMAG - # of bits used . Invert Magnitude Bits Invert Sign Bit Invert Magnitude Bits Invert Sign Bit Reserved for future use Output subsampling factor Reserved for future use Passive (active) mode **Data direction** Input injection position Y output wordlength

Notes

X input wordlength

The XFORMAT field operates on the incoming data stream AFTER it has entered the PDF and it has been subject to the XMODE data direction field. Thus, it regards the Most Significant bit of incoming data as the sign bit and the remaining bits as the magnitude bits.

The YFORMAT field operates on the outgoing data stream while it is still in the internal two's complement format. Thus, it regards the Most Significant bit of internal data as the sign bit and the remaining bits as the magnitude bits. The data is still subject to bit reversing as specified in the YMODE data direction field.

Signal Descriptions

Name	1/0	H/L	Description		
VCC	1		Power		
GND	1		Power		
INCK	- 1	Н	Input clock		
INDR	ı	Н	Input device ready		
INRQ	0	Н	Input request		
INSD	- 1	Н	Input serial data		
OPCK	- 1	Н	Output clock		
OPDR	1	Н	Output device ready		
OPRQ	0	Н	Output request		
OPSD	0	Н	Output serial data		
RESET	- 1	L	Reset		
HOLD	1	Н	Force processor wait		
IDLE	0	Н	Indicates forced processor wait		
CLK	- 1		Processor clock		
OVER	0	Н	Overflow		
SIGN	0	Н	Sign		
NXT	0	Н	External sequencer clock		
FLAG	ı	Н	Flag (branch control)		
PAO-7	0	Н	Program word address (tri-state)		
PBO-2	0	Н	Program byte address (tri-state)		
DO-7	1	Н	Program byte input		

Program Memory Operation

The FSP100 is designed to operate with an external program memory with no impact on the data throughput. To achieve this, a separate instruction bus is utilized with dedicated address and data lines. Internally, a 64-bit instruction word is used, but it is time-multiplexed into eight bytes.

The 11-bit program address bus can address a total of 256 instructions with the least significant three bits addressing both the eight bytes of the current instruction and the eight most significant bits of the program counter. This configuration means that, when using a byte-wide memory, no additional external interface logic is required.

Figure 2 illustrates the typical configuration of an FSP100 and its program memory, in this case a 1K x 8-bit PROM. A timing diagram follows.

Data Input/Output Operation

The FSP100 has a dedicated data input-output port that allows maximum utilization of the processor while requiring a minimum of external logic. To achieve this, dedicated input and output channels are available that can be asynchronous from the CPU and each other in a variety of configurations, according to external requirements. Further, to simplify multiprocessor systems, the ports are configured such that processors can be directly tied output to input with no additional logic.

The operation of the two ports is largely the same with the exception of the data pin itself. Both ports are serial, one bit wide, and come with a variety of options to independently configure each channel. These options are as follows:


Clock Frequency: This determines the rate at which the bits are serially clocked into and out of the data pins. It is individually selectable for each channel and need not be synchronous with the CPU clock.

Data Word Length: The input-output ports can operate with any data word length from 8 up to 32 bits in increments of 2 bits. Further, this word length does not have to be the same as that used internally; the FSP100 automatically adjusts for the value selected.


Data Format: This indicates the arithmetic format of the external serial data stream. The options for the incoming arithmetic format are two's complement, inverted two's complement, offset binary and inverted offset binary. The FSP100 will automatically convert between the format specified and its' own internal two's complement format.

Data Direction: This determines the direction in which the bits are passed into and out of the data pins. The data can be either least- or most- significant-bit first. The FSP100 automatically adjusts for this choice internally.

Figure 2 FSP100 With External Program Memory



Program Memory Timing Diagram (20-Bit Operation)




NOTE: t_{MA} = 65 ns @ 16 MHz (Typical) t_{PC} = 25 ns Typical @ 30pF Loading

Handshake Mode: This determines whether the FSP100 behaves as a master or slave during the input and output handshake operation. The two modes are called "AC-TIVE" and "PASSIVE" mode. In active mode, the FSP100 determines when the transfer begins. In passive mode, the FSP100 waits until the device ready line goes high before beginning a transfer.


Figure 3 shows a typical data path configuration for a cascaded pair of FSP100s being driven by a standard A-D input and D-A output. Input and Output timing diagrams follow.

Figure 3 Dual Processor Configuration with Analog Input and Output





CR04170F

Data Input Timing/Handshake Timing ("n" Bit Data)




WF00570F





PFD Reset Operation



NOTE: TRESET must be the greater time period of 25 CPU clock cycles of three (3) Input Data Clock cycles.

Absolute Maximum Ratings¹

Symbol	Characteristic	Range	Unit
V _{DD}	Supply Voltage	-0.5 to +6.0	٧
VI	Input Voltage	-0.5 to V _{DD} +0.5	٧
l _l	dc Input Current	± 20	mA
T _{STG}	Storage Temperature Ceramic Package Plastic Package	-65 to +150 -40 to +125	°C
T _A	Ambient Temperature Under Bias ² Commercial/Industrial	-40 to +70	°C
TL	Lead Temperature (Soldering, 10 s)	300	°C

Electrical Characteristics $V_{DD} = 5.0 \text{ V} \pm 0.25 \text{ V}, 0 \text{ to } 70^{\circ}\text{C}$

Symbol	Characteristic	Conditions	Min	Max	Unit
V _{IH}	Input HIGH Voltage CMOS Input TTL Input	Guaranteed Input HIGH Voltage	3.5 2.0	V _{DD} V _{DD}	٧
V _{IL}	Input LOW Voltage CMOS Input TTL Input	Guaranteed Input LOW Voltage	-0.5 -0.5	1.5 0.8	V
V _{OH}	Output HIGH Voltage	70°C, V _{DD} = 4.5 V	V _{DD}	-0.05	٧
V _{OL}	Output LOW Voltage	70°C, V _{DD} = 4.5 V		0.1	٧
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} or GND	-10	10	μΑ
l _{OZ}	Three-State Output Leakage Current	V _{OUT} = V _{DD} or GND	-10	10	μΑ
C _{IN}	Input Capacitance	Excluding Package		5.0	pF
C _{OUT}	Output Capacitance	Excluding Package		5.0	pF

Notes

^{1.} Stresses greater than those listed under Absolute Maximum Ranges may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

^{2.} Junction temperature may not exceed ambient temperature by more than 20°C.



A Schlumberger Company

Advance Information, June 1986

F2224 • F2212 2400/1200/600/300 bps **Full Duplex Modem**

Advanced Signal Processing Division

Description


The F2224 and F2212 are single-chip full-duplex modem circuits, operating at 2400 (F2224 only), 1200, 600 and 0-300 bps. The F2224 is compatible with the CCITT V.22 bis modern specification, and both chips are compatible with V.22B, Bell 212A, Bell 103, V.21, V.23 and Bell 202, The ICs perform all signal processing functions, and feature both a parallel microprocessor interface with integral UART and an alternate four line serial control and separate data interface.

The F2212, under control of a host processor or dedicated microcontroller, provides a complete low-cost solution to data transmission at speeds up to 1200 bps and is pin for pin and functionally compatible with the F2224, which provides an upgrade path to 2400 bps operation, with minimal changes to existing firmware. Handshaking protocols are included on-chip, which will reduce control-processor firmware requirements.

An on-chip hybrid simplifies connection to the telephone network and uncommitted I/O lines are provided for DAA control and RS232 implementation if required. DTMF dialing and call progress tone detection are included.

- V.22 bis (F2224 Only), V.22B, 212A, 103, V.21, V.23 And Bell 202 Compatible
- V.23 And 202 Modes Have Selectable 75 Or 150 bps **Backward Channels**
- Performs All Signal Processing Functions
- Parallel μP Interface With Integral UART
- Alternate Serial Control And Data Interface
- Register Control Of Modem And UART Operation
- DTMF Tone Generation And Call Progress Tone **Detection For Smart Dialer Applications**
- 1300 Hz Calling Tone Generator On Chip
- On-Chip Hybrid And Programmable I/O For DAA Control And RS232 Implementation
- Very Few External Components Required
- Low Power Dissipation And A Very Low Power Standby Mode
- 28-Lead Ceramic DIP, Plastic DIP And Surface Mount **Packages**

Connection Diagram 28-Lead DIP (Top View)



Order Information Device Code Package Code

Dornes Code	. ackage coac	. dellage Decemplion
F2224DC	FM	Ceramic DIP
F2224PC	*	Molded DIP
F2224QC	*	Molded Surface Mount
F2212DC	FM	Ceramic DIP
F2212PC	*	Molded DIP
F2212QC	*	Molded Surface Mount

Package Description



A Schlumberger Company

F30S54/F30S57 Monolithic Serial Interface CMOS CODEC/FILTER

Advanced Signal Processing Division

Preliminary


Description

The F30S54, F30S57 family consists of μ -law and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The F30S54, F30S57 operate in the synchronous mode only and are pin compatible with the F3054 and F3057 respectively. The devices are fabricated using Fairchild's advanced Double Poly Silicon-Gate CMOS process.

The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter, a switchedcapacitor band-pass filter, and a compressing encoder with auto-zero circuitry. The active RC pre-filter eliminates very high frequency noise, and the switched-capacitor filter reiects signals below 200 Hz and above 3400 Hz. The compressing encoder samples the filtered signal and encodes it in the compressed u-law and A-law PCM format. The receive portion of each device consists of an expanding decoder, which reconstructs the analog signal from the compressed μ -law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low impedance loads. The devices require a 1.536 MHz, 1.544 MHz or 2.048 MHz master clock and an 8 kHz frame sync pulse. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

- Pin Compatible with F3054, F3057
- Complete Codec and Filtering System Including:
 - Transmit High-Pass and Low-Pass Filtering
 - Receive Low-Pass Filter with Sin X/X Correction
 - Active RC Noise Filters
 - μ-Law or A-Law Compatible Coder and Decoder
 - Internal Precision Voltage Reference
 - Serial I/O Interface
 - Internal Auto-Zero Circuitry
- μ-Law, 16 Pin --- F30S54
- A-Law. 16 Pin F30S57
- Meets or Exceeds all D3/D4 and CCITT **Specifications**
- ± 5 V Operation
- Low Operating Power Typically 40 mW
- Power-Down Standby Mode Typically 1.7 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

Connection Diagram (Top View)



Order Information

F30S54DC

F30S57DC

Device	Code	Package	Code


Ceramic DIP

FW FW

Ceramic DIP

Package Description

Figure 1 Block Diagram



Pin Description

Pin No.	Name	Function
1	V _{BB}	Negative power supply pin. $V_{BB} = -5.0 \text{ V} \pm 5\%$.
2	GND	Ground. All signals are referenced to this pin.
3	VF _R O	Analog output of the receive filter.
4	V _{CC}	Positive power supply pin. $V_{CC} = +5.0 \text{ V} \pm 5\%$.
5	N.C.	No internal connection.
6	D _R	Receive data input. PCM data is shifted into D _R following the FS leading edge.
7	CLKSEL	Logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock.
		MCLK is used for both transmit and receive directions (see Table 1).
8	PDN	Power Down. The device is powered up when PDN is held low.
9	MCLK	Master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz.
10	N.C.	No internal connection.
11	D _X	The 3-state PCM data output which is enabled by FS.
12	FS	Frame sync pulse input which enables MCLK to shift out the PCM data on D _X .
		FS is an 8 kHz pulse train; see Figures 2 and 3 for timing details.
13	TSX	Open drain output which pulses low during the encoder time slot.
14	GS _X	Analog output of the transmit input amplifier. Used to externally set gain.
15	VF _X I –	Inverting input of the transmit input amplifier.
16	VF _X I +	Non-inverting input of the transmit input amplifier.

Functional Description

Power-Up

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the D_X and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level must be applied to the PDN pin and FS pulses must be present. Thus, two power-down control modes are available. The first is to pull the PDN pin high; the second is to hold the FS input continuously low — the device will power-down approximately 2 ms after the last FS pulse. Power-up will occur on the first FS pulse. The 3-state PCM data output, D_X , will remain in the high impedance state until the second FS pulse.

Synchronous Operation

Synchronous operation requires only one masterclock for both the transmit and receive directions. *Table 1 indicates* the frequencies which can be selected, depending on the state of CLKSEL. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Table 1 Selection of Master Clock Frequencies

	Master Clock Frequency Selected			
CLKSEL	F30S57	F30S54		
0	1.536 MHz or 1.544 MHz	2.048 MHz		
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz		

Functional Description (Cont.)

Short Frame Sync Operation

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulse, FS, must be one MCLK period long, with timing relationships specified in Figure 2. With FS high during a falling edge of MCLK, the next rising edge of MCLK enables the D_{χ} 3-state output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_{χ} output. The corresponding eight falling edges of the same clock pulses will clock in the receive data.

Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulse, FS, must be three or more MCLK periods long, with timing relationships specified in Figure 3. Based on the sync, FS, the device will sense whether short or long frame sync pulses are being used. The D_X 3-state output buffer is enabled with the rising edge of FS or the rising edge of MCLK, whichever comes later, and the first bit clocked out is the sign bit. The following seven MCLK rising edges clock out the remaining seven bits. The D_X output is disabled by the eighth falling edge of MCLK, or by FS going low, whichever comes later. Provided the frame sync FS is greater than three MCLK periods, the D_X output will be enabled for eight MCLK periods, independent of the actual length of the FS pulse.

Transmit Section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 1. The low noise and wide bandwidth allow

gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of an RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 128 kHz. The output of this filter directly drives the encoder sample-andhold circuit. The A/D is of compressing type according to μ -law (F30S54) or A-law (F30S57) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload level (t_{MAX}) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins after the decode cycle. The 8-bit code is then loaded into a buffer and shifted out through Dx at the next FS pulse. The total encoding delay will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which total 290 μ s. Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

Receive Section

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 128 kHz. The decoder is A-law (F30S57) or μ -law (F30S54) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a power amplifier capable of driving a 600 Ω load to a level of 7.2 dBm. The receive section is unity gain. Upon the occurrence of FS the data at the DR input is clocked in on the falling edge of the next eight MCLK periods. At the end of the time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is approximately 10 μ s (decoder update) plus 110 μ s (filter delay) plus 62.5 μ s ($^{1}\!\!/2$ frame), which gives approximately 180 μ s).

Absolute Maximum Ratings

V_{CC} to GND

V_{BB} to GND Voltage at any Analog Input or Output

7.0 V -7.0 V

 V_{CC} + 0.3 V to V_{BB} - 0.3 V

Voltage at any Digital Input

or Output

Operating Temperature Range

Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

 $V_{CC} + 0.3 V$ to GND - 0.3 V

-25°C to +125°C -65°C to +150°C

300°C

Electrical Characteristics Unless otherwise noted: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} = 5.0 \text{ V} \pm 5\%$, GND = 0 V, $V_{A} = 0^{\circ}\text{C}$ to 70°C; typical characteristics specified at $V_{CC} = 5.0 \text{ V}$, $V_{BB} = -5.0 \text{ V}$, $V_{A} = 25^{\circ}\text{C}$; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Operating	Current					
I _{CC} 0	Power-Down Current			0.3	1.5	mA
I _{BB} 0	Power-Down Current			0.03	0.3	mA
I _{CC} 1	Active Current			4.0	7.0	mA
I _{BB} 1	Active Current			4.0	7.0	mA
Digital Int	erface			•		
V _{IL}	Input Low Voltage				0.6	٧
V _{IH}	Input High Voltage		2.2			٧
V _{OL}	Output Low Voltage	$\frac{D_X}{TS_X}$, $I_L = 3.2$ mA $\frac{D_X}{TS_X}$, $I_L = 3.2$ mA, Open Drain			0.4 0.4	V V
V _{OH}	Output High Voltage	D_X , $I_H = -3.2 \text{ mA}$	2.4			٧
IIL	Input Low Current	GND ≤ V _{IN} ≤ V _{IL} , All Digital Inputs	-10		10	μΑ
I _{IH}	Input High Current	$V_{IH} \leqslant V_{IN} \leqslant V_{CC}$	-10		10	μΑ
loz	Output Current in High Impedance State	D_X , $GND \le V_O \le V_{CC}$	-10		10	μΑ
Analog In	terface With Transmit Amplifier	Input				
I _I XA	Input Leakage Current	$-2.5 \text{ V} \leq \text{V} \leq +2.5 \text{ V}, \text{ VF}_{\text{X}}\text{I} + \text{ or VF}_{\text{X}}\text{I} -$	-200		200	nA
R _I XA	Input Resistance	$-2.5 \text{ V} \leq \text{V} \leq +2.5 \text{ V}, \text{ VF}_{\text{X}}\text{I} + \text{ or VF}_{\text{X}}\text{I} -$	10			МΩ
R _O XA	Output Resistance	Closed Loop, Unit Gain		1.0	3.0	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range	GS_X , $R_L \ge 10 \text{ k}\Omega$	± 2.8			٧
A _V XA	Voltage Gain	VF _X I + to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1.0	2.0		MHz
V _{OS} XA	Offset Voltage		-20		20	mV
V _{CM} XA	Common-Mode Voltage		-2.5		2.5	٧
CMRRXA	Common-Mode Rejection Ratio		60			dB
PSRRXA	Power Supply Rejection Ratio		60			dB
Analog In	terface With Receive Amplifier C	Output	-	-		
RoRF	Output Resistance	Pin VF _R O	1	1.0	3.0	Ω
R _L RF	Load Resistance	VF _R O = ± 2.5 V	600			Ω

Electrical Characteristics (Cont.) Unless otherwise noted: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} - 5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_A = 0^{\circ}\text{C}$ to 70°C; typical characteristics specified at $V_{CC} = 5.0 \text{ V}$, $V_{BB} = -5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
C _L RF	Load Capacitance	VF _R O to GND			25	pF
VOSRO	Output DC Offset Voltage	VF _R O to GND	-200		200	mV
Timing S	pecifications					
1/t _{PM}	Frequency of Master Clock	Depends on the CLKSEL Pin		1.536 1.544 2.048		MHz MHz MHz
t _{WMH}	Width of Master Clock High		160			ns
t _{WML}	Width of Master Clock Low		160			ns
t _{RM}	Rise Time of Master Clock				50	ns
t _{FM}	Fall Time of Master Clock				50	ns
t _{HMF}	Holding Time from Master Clock Low to Frame Sync	Long Frame Only	0			ns
t _{HOLD}	Holding Time from Master Clock High to Frame Sync	Short Frame Only	0			ns
t _{SFM}	Set-Up Time from Frame Sync to Master Clock Low	Long Frame Only	80			ns
t _{DMD}	Delay Time from MCLK High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
t _{XDP}	Delay Time to TS _X Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t _{DZC}	Delay Time from MCLK Low to Data Output Disabled		50		165	ns
t _{DZF}	Delay Time to Valid Data from FS or MCLK, Whichever Comes Later	C _L = 0 pF to 150 pF	20		165	ns
t _{SDM}	Set-Up Time from D _R Valid to MCLK Low		50			ns
t _{HMD}	Hold Time from MCLK Low to D _R Invalid		50			ns
t _{SF}	Set-Up time from FS to MCLK Low	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	50			ns
t _{HF}	Hold Time from MCLK Low to FS	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	100			ns
t _{HMFI}	Hold Time from 3rd Period of Master Clock Low to Frame Sync FS	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns

Note

For short frame sync timing, FS must go high while the Master Clock is high.

 $\begin{array}{c} \textbf{Transmission Characteristics} \quad \text{Unless otherwise specified: } T_{A} = 0^{\circ}\text{C} \;\; \text{to } 70^{\circ}\text{C}, \; V_{CC} = 5.0 \;\; \text{V} \;\; \pm 5\%, \; V_{BB} = -5.0 \;\; \text{V} \;\; \pm 5\%, \; \text{GND} = 0 \;\; \text{V}, \;\; \text{f} = 1.02 \;\; \text{kHz}, \;\; V_{IN} = 0 \;\; \text{dBm0}, \;\; \text{transmit input amplifier connected for unity-gain non-inverting.} \end{array}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Amplitud	le Response					
	Absolute Levels	Nominal 0 dBm0 Level is 4 dBm (600 Ω) 0 dBm0 F30S54 F30S57		1.2276 1.2276		Vrms
t _{MAX}	Max Overload Level	F30S54 (3.17 dBm0) F30S57 (3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
G _{XA}	Transmit Gain, Absolute	$T_A = 25^{\circ}C$, $V_{CC} = 5$ V, $V_{BB} = -5$ V Input at $GS_X = 0$ dBm0 at 1020 Hz	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA}	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3300 Hz f = 3400 Hz f = 4600 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	$T_A = 0$ °C to 70°C			± 0.1	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%$			± 0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X I + = -40 dBm0 to $+3$ dBm0 VF _X I + = -50 dBm0 to -40 dBm0 VF _X I + = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	T _A = 25°C, V _{CC} = 5 V, V _{BB} = -5 V Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
G _{RR}	Receive Gain, Relative to G _{RA}	f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	$T_A = 0$ °C to 70°C			± 0.1	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%$			± 0.05	dB
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded-10 dBm0 Signal PCM Level = -40 dBm0 to +3 dBm0 PCM Level = -50 dBm0 to -40 dBm0 PCM Level = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
V _{RO}	Receive Output Drive Level	R _L = 600 Ω	-2.5		2.5	V

Transmission Characteristics (Cont.) Unless otherwise specified: $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} = -5.0 \text{ V} \pm 5\%$, GND = 0 V, f = 1.02 kHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity-gain non-inverting.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Envelope	Delay Distortion With Frequency		-il	L		
D _{XA}	Transmit Delay, Absolute	f = 1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to D _{XA}	f = 500 Hz - 600 Hz f = 600 Hz - 800 Hz f = 800 Hz - 1000 Hz f = 1000 Hz - 1600 Hz f = 1600 Hz - 2600 Hz f = 2600 Hz - 2800 Hz f = 2800 Hz - 3000 Hz		195 120 50 20 55 80 130	220 145 75 40 75 105 155	μs μs μs μs μs μs
D _{RA}	Receive Delay, Absolute	f = 1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to D _{RA}	f = 500 Hz - 1000 Hz f = 1000 Hz - 1600 Hz f = 1600 Hz - 2600 Hz f = 2600 Hz - 2800 Hz f = 2800 Hz - 3000 Hz	-40 -30	-25 -20 70 100 145	90 125 175	μs μs μs
Noise	L		<u> </u>		L	<u> </u>
N _{XC}	Transmit Noise, C Message Weighted	F30S54 VF _X I + = 0 V		12	15	dBrnCt
N _{XP}	Transmit Noise, P Message Weighted	F30S57 VF _X I + = 0 V		-74	-69 (Note 1)	dBm0p
N _{RC}	Receive Noise, C Message Weighted	F30S54 PCM Code Equals Alternating Positive and Negative Zero		8.0	11	dBrnC
N _{RP}	Receive Noise, P Message Weighted	F30S57 PCM Code Equals Positive Zero		-82	-79	dBm0p
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _X I + = 0 Vrms			-53	dBm0
PPSRX	Positive Power Supply Rejection, Transmit	$VF_XI + = 0 \text{ Vrms},$ $V_{CC} = 5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0 kHz - 50 kHz	40			dBC
NPSR _X	Negative Power Supply Rejection, Transmit	$VF_XI + = 0 \text{ Vrms},$ $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0 kHz - 50 kHz	40			dBC
PPSR _R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0 \ V_{DC} + 100 \ mVrms$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 25 \ kHz$ $f = 25 \ kHz - 50 \ kHz$	40 40 36			dBC dB dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 \ V_{DC} + 100 \ mVrms$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 25 \ kHz$ $f = 25 \ kHz - 50 \ kHz$	40 40 36			dBC dB dB

 $\begin{array}{lll} \textbf{Transmission Characteristics} & \text{(Cont.) Unless otherwise specified: } T_{A} = 0^{\circ}\text{C to } 70^{\circ}\text{C}, \ V_{CC} = 5.0 \ V \pm 5\%, \\ V_{BB} = -5.0 \ V \pm 5\%, \ \text{GND} = 0 \ \text{V, f} = 1.02 \ \text{kHz, V}_{IN} = 0 \ \text{dBm0, transmit input amplifier connected for unity-gain non-inverting.} \end{array}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz $-$ 3400 Hz Input Applied to VF _X I + , Measure Individual Image Signals at VF _R O 4600 Hz $-$ 7600 Hz 7600 Hz 8400 Hz $-$ 8400 Hz 8400 Hz			-32 -40 -32	dB dB dB
Distortio	n			···	L	
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14 15			dBC dBC dBC dBC dBC dBC
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFDR	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VF _X I + = -4 dBm0 to -21 dBm0, Two Frequencies in the Range 300 Hz - 3400 Hz			-41	dB
Crosstall	k				!	terining and filmerous
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	f = 300 Hz - 3400 Hz D _R = Steady PCM Code		-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	f = 300 Hz - 3400 Hz, VF _X I = 0 V		-90	-70 (Note 2)	dB

Notes

Encoding Format At DX

					30S น-La				F30S57 A-Law (Includes Even Bit Inversion) 1 0 1 0 1 0 1 0							
V _{IN} (at GS _X) = + Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
V_{IN} (at GS_X) = 0 V	{ ¹ ₀	1	1	1	1	1	1	1			-	1	-	•	-	•
V _{IN} (at GS _X) = - Full-Scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

^{1.} Measured by extrapolation from the distortion test result.

^{2.} CT_{R-X} is measured with a -40 dBm0 activating signal applied at $VF_XI +$.

Figure 2 Timing Diagrams Short Frame Sync Timing





Figure 3 Long Frame Sync Timing



Applications Information

Power Supplies

While the pins of the F30S54 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μ F supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB} .

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

Receive Gain Adjustment

For applications where a F30S54 family CODEC/FILTER receive output must drive a 600 Ω load, but a peak swing lower than ± 2.5 V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π -pad at the output. Table II lists the required resistor values for 600 Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 Ω is obtained if the output impedance of the attenuator is in the range 282 Ω to 319 Ω (assuming a perfect transformer).

T-Pad Attenuator



$$R2 = 2\sqrt{Z1, Z2} \left(\frac{N}{N^2 - 1}\right)$$

here $N = \sqrt{\frac{POWER IN}{POWER OUT}}$


$$S = \sqrt{\frac{z_1}{z_2}}$$

Also: $Z = \sqrt{Z_{SC} \cdot Z_{OC}}$

Where Z_{SC} = Impedance with short circuit termination and Z_{OC} = Impedance with open circuit termination

CD01150

π -Pad Attenuator




Applications Information (Cont.)

Table II. Attentuator Tables for Z1 = Z2 = 300 $\,\Omega$ (All Values in $\,\Omega$)

·				
dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	6.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
8.0	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6k	34.6	5.2k
2.0	34.4	1.3k	70	2.6k
3.0	51.3	850	107	1.8k
4.0	68	650	144	1.3k
5.0	84	494	183	1.1k
6.0	100	402	224	900
7.0	115	380	269	785
8.0	179	284	317	698
9.0	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

Figure 4 Typical Synchronous Application



Note 1: XMIT gain = 20 × log $\left(\frac{R1+R2}{R2}\right)$; (R1 + R2) > 10 KΩ

AD00020F



A Schlumberger Company

F30S64/F30S67 Monolithic Serial Interface CMOS CODEC/FILTER

Advanced Signal Processing Division

Preliminary

Description

The F30S64, F30S67 family consists of $\mu\text{-law}$ and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The F30S64, F30S67 operate in the synchronous mode only and are pin compatible with the TP3064 and TP3067 respectively. Similar to the F30S54 and F30S57, these devices feature an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to $\pm 6.6~\text{V}$ across a balanced $600~\Omega$ load. Also included is an analog loopback switch and $\overline{\text{TS}_{\text{X}}}$ output. The devices are fabricated using Fairchild's advanced Double Poly Silicon-Gate CMOS process.


The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter, a switched-capacitor band-pass filter, and a compressing encoder with auto-zero circuitry. The active RC pre-filter eliminates very high frequency noise, and the switched-capacitor filter rejects signals below 200 Hz and above 3400 Hz. The compressing encoder samples the filtered signal and encodes it in the compressed µ-law or A-law PCM format.

The receive portion of each device consists of an expanding decoder, a switched-capacitor low-pass filter, and two power amplifiers. The decoder reconstructs the analog signal from the compressed μ -law or A-law code, and the low-pass filter corrects for the sin x/x response of the decoder output. The two power amplifiers are in a bridged configuration and are capable of driving low impedance loads.

The devices require a 1.536 MHz, 1.544 MHz or 2.048 MHz master clock and an 8 kHz frame sync pulse. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

- Pin Compatible with TP3064, TP3067
- Complete Codec and Filtering System Including:
 - Transmit High-Pass and Low-Pass Filtering
 - Receive Low-Pass Filter with Sin X/X Correction
 - Receive Push-Pull Power Amplifier
 - Analog Loopback
 - Active RC Noise Filters
 - μ-Law or A-Law Compatible Coder and Decoder
 - Internal Precision Voltage Reference
 - Serial I/O Interface
 - Internal Auto-Zero Circuitry
- μ-Law. 20 Pin F30S64
- A-Law. 20 Pin F30S67
- Meets or Exceeds all D3/D4 and CCITT Specifications
- ◆ ± 5 V Operation

Connection Diagram (Top View)




Package Description

Order Information Device Code Package Code

F30S64DC FL Ceramic DIP F30S67DC FL Ceramic DIP

- Low Operating Power Typically 45 mW
- Power-Down Standby Mode Typically 1.7 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

Figure 1 Block Diagram



Pin Description

Pin No.	Name	Function
1	VPO +	The non-inverted output of the receive power amplifier.
2	GND	Ground. All signals are referenced to this pin.
3	VPO –	The inverted output of the receive power amplifier.
4	VPI	Inverting input to the receive power amplifier. Also powers down both amplifiers when connected to $V_{\rm BB}$.
5	VF _R O	Analog output of the receive filter.
6	V _{CC}	Positive power supply pin. $V_{CC} = +5 V \pm 5\%$.
7	N.C.	No internal connection.
8	D _R	Receive data input. PCM data is shifted into D _R following the FS leading edge.
9	CLKSEL	Logic input which selects either 1.536 MHz, 1.544 MHz or 2.048 MHz for master clock. MCLK is used for both transmit and receive directions (See Table 1).
10	PDN	Power down. The device is powered up when PDN is held low.
11	MCLK	Master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz.
12	N.C.	No internal connection.
13	D _X	The 3-state PCM data output which is enabled by FS.
14	FŜ	Frame sync pulse input which enables MCLK to shift out the PCM data on D _X and shift in data on D _R . FS is an 8 kHz pulse train, see Figures 2 and 3 for timing details.
15	TSx	Open drain output which pulses low during the encoder time slot.
16	ANLB	Analog Loopback control input. Must be set to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO + output of the receive power amplifier.
17	GS _X	Analog output of the transmit input amplifier. Used to externally set gain.
18	VF _X Î –	Inverting input of the transmit input amplifier.
19	VF _X I +	Non-inverting input of the transmit input amplifier.
20	V _{BB}	Negative power supply pin. $V_{BB} = -5 \text{ V} + 5\%$.

Functional Description

Power-Up

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the D_X and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level must be applied to the PDN pin and FS pulses must be present. Thus, two power-down control modes are available. The first is to pull the PDN pin high; the second is to hold the FS input continuously low — the device will power-down approximately 2 ms after the last FS pulse. Power-up will occur on the first FS pulse. The 3-state PCM data output, D_X , will remain in the high impedance state until the second FS pulse.

Synchronous Operation

Synchronous operation requires only one master clock for both the transmit and receive directions. *Table 1 indicates* the frequencies which can be selected, depending on the state of CLKSEL. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Table 1. Selection of Master Clock Frequencies

		r Clock y Selected
CLKSEL	F30S67	F30S64
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

Functional Description (Cont.)

Short Frame Sync Operation

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, the frame sync pulse, FS, must be one MCLK period long, with timing relationships specified in Figure 2. With FS high during a falling edge of MCLK, the next rising edge of MCLK enables the $D_{\rm X}$ 3-state output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the $D_{\rm X}$ output. The corresponding eight falling edges of the same clock pulses will clock in the receive data.

Long Frame Sync Operation

To use the long frame sync mode, the frame sync pulse, FS, must be three or more MCLK periods long, with timing relationships specified in Figure 3. Based on the sync, FS, the device will sense whether short or long frame sync pulses are being used. The D_X 3-state output buffer is enabled with the rising edge of FS or the rising edge of MCLK, whichever comes later, and the first bit clocked out is the sign bit. The following seven MCLK rising edges clock out the remaining seven bits. The D_X output is disabled by the eighth falling edge of MCLK, or by FS going low, whichever comes later. Provided the frame sync FS is greater than three MCLK periods, the D_X output will be enabled for eight MCLK periods, independent of the actual length of the FS pulse.

Transmit Section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 1. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of an RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 128 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of compressing type according to μ -law (F30S64) of A-law (F30S67) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload level ($t_{\rm MAX}$) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS

frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins after the decode cycle. The 8-bit code is then loaded into a buffer and shifted out through D_X at the next FS pulse. The total encoding delay will be approximately 165 μs (due to the transmit filter) plus 125 μs (due to encoding delay), which totals 290 μs . Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

Receive Section

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 128 kHz. The decoder is A-law (F30S67) or μ -law (F30S64) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter with its output at VFRO. The receive section is unitygain, but gain can be added by using the power amplifiers. Upon the occurrence of FS the data at the DR input is clocked in on the falling edge of the next eight MCLK periods. At the end of the time slot, the decoding cycle begins, and 10 μs later the decoder DAC output is updated. The total decoder delay is \sim 10 μs (decoder update) plus 110 μs (filter delay) plus 62.5 μs (½ frame), which gives approximately 180 μs .

Receive Power Amplifiers

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the $\pm\,2.5$ V peak output signal from the receive filter up to $\pm\,3.3$ V peak into an unbalanced 300 Ω load, or $\pm\,4.0$ V into an unbalanced 15 $k\Omega$ load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a 600 Ω subscriber line termination is obtained by differentially driving a balanced transformer with a $\sqrt{2}$:1 turns ration, as shown in Figure 4. A total peak power of 15.6 dBm can be delivered to the load plus termination.

Both power amplifiers can be powered down independently from the PDN input by connecting the VPI input to V_{BB} , saving approximately 8 mW of power.

Absolute Maximum Ratings

 V_{CC} to GND

 V_{BB} to GND

Voltage at any Analog Input or Output

7.0 V -7.0 V

V_{CC} + 0.3 V to V_{BB} - 0.3 V Voltage at any Digital Input

or Output

Operating Temperature Range Storage Temperature Range

Lead Temperature (Soldering, 10 seconds) V_{CC} + 0.3 V to

GND - 0.3 V -25°C to +125°C -65°C to +150°C

300°C

Electrical Characteristics Unless otherwise noted: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} - 5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_A = 0^{\circ}C$ to 70°C; typical characteristics specified at $V_{CC} = 5.0 \text{ V}$, $V_{BB} = -5.0 \text{ V}$, $T_A = 25^{\circ}C$; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Operating	Current					
I _{CC} 0	Power-Down Current			0.3	1.5	mA
I _{BB} 0	Power-Down Current			0.03	0.3	mA
lcc1	Active Current	Power Amplifier Active, VPI = 0 V		4.3	7.0	mA
I _{BB} 1	Active Current	Power Amplifier Active, VPI = 0 V		4.3	7.0	mA
Digital Inte	rface					
V _{IL}	Input Low Voltage				0.6	٧
V _{IH}	Input High Voltage		2.2			٧
V _{OL}	Output Low Voltage	$\frac{D_{X}}{TS_{X}}$, $I_{L} = 3.2$ mA, $I_{L} = 3.2$ mA, Open Drain			0.4 0.4	V V
V _{OH}	Output High Voltage	D_X , $I_H = -3.2 \text{ mA}$	2.4			٧
I _{IL}	Input Low Current	GND ≤ V _{IN} ≤ V _{IL} , All Digital Inputs	-10		10	μΑ
Іін	Input High Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-10		10	μΑ
loz	Output Current in High Impedance State	D_X , $GND \le V_O \le V_{CC}$	-10		10	μΑ
Analog Inte	erface With Transmit Input Am	plifier				
I _I XA	Input Leakage Current	$-2.5 \text{ V} \leq \text{V} \leq +2.5 \text{ V}, \text{ VF}_{\text{X}}\text{I+ or VF}_{\text{X}}\text{I-}$	-200		200	nA
R _I XA	Input Resistance	$-2.5 \text{ V} \leq \text{V} \leq +2.5 \text{ V}, \text{ VF}_{\text{X}}\text{I+ or VF}_{\text{X}}\text{I-}$	10			МΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1.0	3.0	Ω
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range	GS _X , R _L \geq 10 k Ω	± 2.8			٧
A_VXA	Voltage Gain	VF _X I+ to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1.0	2.0		MHz
V _{OS} XA	Offset Voltage		-20		20	mV
X _{CM} XA	Common-Mode Voltage		-2.5		2.5	٧
CMRRXA	Common-Mode Rejection Ratio		60			dB

Electrical Characteristics (Cont.) Unless otherwise noted: $V_{CC}=5.0~V\pm5\%,~V_{BB}-5.0~V\pm5\%,~GND=0~V,~T_A=0^{\circ}C$ to 70°C; typical characteristics specified at $V_{CC}=5.0~V,~V_{BB}=-5.0~V,~T_A=25^{\circ}C;$ all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
PSRRXA	Power Supply Rejection Ratio		60			dB
Analog Int	terface With Receive Amplifier	Output				
R _O RF	Output Resistance	Pin VF _R O		1.0	3.0	Ω
R _L RF	Load Resistance	VF _R O = ± 2.5 V	10			kΩ
C _L RF	Load Capacitance	VF _R O to GND			500	pF
VOSRO	Output DC Offset Voltage	VF _R O to GND	-200		200	mV
Analog Int	erface With Power Amplifiers					
IPI	Input Leakage Current	-1.0 V ≤ VPI ≤ 1.0 V	-100		100	nA
RIPI	Input Resistance	-1.0 V ≤ VPI ≤ 1.0 V	10			МΩ
VIOS	Input Offset Voltage		-25		25	mV
ROP	Output Resistance	Inverting Unity-Gain at VPO+ or VPO-		1.0		Ω
F _C	Unity-Gain Bandwidth	Open Loop (VPO ⁻)		400		kHz
C _L P	Load Capacitance	$ \begin{array}{c c} R_L \geqslant 1500 \ \Omega \\ R_L = 600 \ \Omega \\ R_L = 300 \ \Omega \end{array} \begin{array}{c} VPO + \text{ or } \\ VPO - \text{ to } \\ GND \end{array} $			100 500 1000	pF pF pF
GA _P +	Gain, VPO ⁻ to VPO ⁺	$R_L = 300 \Omega \text{ VPO}^+ \text{ to GND}$ Level at $VPO^- = 1.77 \text{ Vrms}$ (+3 dBm0)		-1.0		V/V
PSRR _P	Power Supply Rejection of V _{CC} or V _{BB}	VPO – Connected to VPI 0 kHz – 4 kHz 0 kHz – 50 kHz	60 36			dB dB
Timing Sp	ecifications				<u></u>	
1/t _{PM}	Frequency of Master Clock	Depends on the CLKSEL Pin		1.536 1.544 2.048		MHz MHz MHz
t _{WMH}	Width of Master Clock High		160			ns
t _{WML}	Width of Master Clock Low		160			ns
t _{RM}	Rise Time of Master Clock				50	ns
t _{FM}	Fall Time of Master Clock				50	ns
t _{HMF}	Holding Time from Master Clock Low to Frame Sync	Long Frame Only	0			ns
t _{HOLD}	Holding Time from Master Clock High to Frame Sync	Short Frame Only	0			ns
t _{SFM}	Set-Up Time from Frame Sync to Master Clock Low	Long Frame Only	80			ns

Electrical Characteristics (Cont.) Unless otherwise noted: $V_{CC}=5.0~V\pm5\%$, $V_{BB}-5.0~V\pm5\%$, GND = 0 V, $T_A=0^{\circ}C$ to 70°C; typical characteristics specified at $V_{CC}=5.0~V$, $V_{BB}=-5.0~V$, $T_A=25^{\circ}C$; all signals are referenced to GND.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{DMD}	Delay Time from MCLK High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
t _{XDP}	Delay Time to TSX Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t _{DZC}	Delay Time from MCLK Low to Data Output Disabled		50		165	ns
t _{DZF}	Delay Time to Valid Data from FS or MCLK, Whichever Comes Later	C _L = 0 pF to 150 pF	20		165	ns
t _{SDM}	Set-Up Time from D _R Valid to MCLK Low		50			ns
t _{HMD}	Hold Time from MCLK Low to D _R Invalid		50			ns
t _{SF}	Set-Up time from FS to MCLK Low	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	50			ns
t _{HF}	Hold Time from MCLK Low to FS	Short Frame Sync Pulse (1 or 2 Clock Periods Long) (Note 1)	100			ns
t _{HMFI}	Hold Time from 3rd Period of Master Clock Low to Frame Sync FS	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns

Note

For short frame sync timing, FS must go high while the Master Clock is high.







Figure 3 Timing Diagram Long Frame Sync Timing



 $\begin{array}{lll} \textbf{Transmission Characteristics} & \textbf{Unless otherwise specified:} & T_{A} = 0^{\circ}\text{C} & \text{to } 70^{\circ}\text{C}, \ V_{CC} = 5.0 \ \text{V} \pm 5\%, \ V_{BB} = -5.0 \\ & \text{V} \pm 5\%, \ \text{GND} = 0 \ \text{V}, \ \text{f} = 1.02 \ \text{kHz}, \ V_{IN} = 0 \ \text{dBm0, transmit input amplifier connected for unity-gain non-inverting.} \end{array}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Amplitud	e Response					
	Absolute Levels	Nominal 0 dBm0 Level is 4 dBm (600 Ω) 0 dBm0 F30S64 F30S67		1.2276 1.2276		Vrms Vrms
t _{MAX}		Max Overload Level F30S64 (3.17 dBm0) F30S67 (3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
G _{XA}	Transmit Gain, Absolute	$T_A = 25$ °C, $V_{CC} = 5$ V, $V_{BB} = -5$ V Input at $GS_X = 0$ dBm0 at 1020 Hz	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G_{XA}	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3300 Hz f = 3400 Hz f = 4600 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	6B 6B 6B 6B 6B 6B 6B 6B
G _{XAT}	Absolute Transmit Gain Variation with Temperature	T _A = 0°C to 70°C			± 0.1	dB
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%$			± 0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X I+ = -40 dBm0 to $+3$ dBm0 VF _X I+ = -50 dBm0 to -40 dBm0 VF _X I+ = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	T _A = 25°C, V _{CC} = 5 V, V _{BB} = -5 V Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
G _{RR}	Receive Gain, Relative to GRA	f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 -14	dB dB dB dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	T _A = 0°C to 70°C			± 0.1	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%$			± 0.05	dB

 $\begin{array}{c} \textbf{Transmission Characteristics} & \text{(Cont.) Unless otherwise specified: } T_{\text{A}} = 0\,^{\circ}\text{C} \text{ to } 70\,^{\circ}\text{C}, \ V_{\text{CC}} = 5.0 \ \text{V} \pm 5\,^{\circ}\text{K}, \\ V_{\text{BB}} = -5.0 \ \text{V} \pm 5\,^{\circ}\text{K}, \ \text{GND} = 0 \ \text{V}, \ \text{f} = 1.02 \ \text{kHz}, \ \text{V}_{\text{IN}} = 0 \ \text{dBm0}, \ \text{transmit input amplifier connected for unity-gain non-inverting.} \end{array}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded –10 dBm0 Signal				
		PCM Level = -40 dBm0 to +3 dBm0	-0.2		0.2	dB
		PCM Level = -50 dBm0 to -40 dBm0	-0.4		0.4	dB
		PCM Level = -55 dBm0 to -50 dBm0	-1.2		1.2	dB
V _{RO}	Receive Filter Output at VF _R O	$R_L = 10 \text{ k}\Omega$	-2.5		2.5	V
Envelope	Delay Distortion With Frequen	ncy				
D _{XA}	Transmit Delay, Absolute	f = 1600 Hz		290	315	μs
D _{XR}	Transmit Delay, Relative to	f = 500 Hz - 600 Hz		195	220	μs
	D _{XA}	f = 600 Hz - 800 Hz		120	145	μs
		f = 800 Hz - 1000 Hz		50	75	μs
		f = 1000 Hz - 1600 Hz		20	40	μs
		f = 1600 Hz - 2600 Hz		55	75	μs
		f = 2600 Hz - 2800 Hz		80	105	μs
		f = 2800 Hz - 3000 Hz		130	155	μs
D _{RA}	Receive Delay, Absolute	f = 1600 Hz		180	200	μs
D _{RR}	Receive Delay, Relative to	f = 500 Hz - 1000 Hz	-40	-25		μs
	D _{RA}	f = 1000 Hz - 1600 Hz	-30	-20		μs
	•	f = 1600 Hz - 2600 Hz		70	90	μs
		f = 2600 Hz - 2800 Hz		100	125	μs
		f = 2800 Hz – 3000 Hz		145	175	μs
Noise	•					
N _{XC}	Transmit Noise, C Message Weighted	$F30S64 VF_XI^+ = 0 V$		12	15	dBrnC0
N _{XP}	Transmit Noise, P Message Weighted	F30S67 VF _X I ⁺ = 0 V		-74	-69 (Note 1)	dBm0p
N _{RC}	Receive Noise, C Message Weighted	F30S64 PCM Code Equals Alternating Positive and Negative Zero		8.0	11	dBrnC0
N _{RP}	Receive Noise, P Message Weighted	F30S67 PCM Code Equals Positive Zero		-82	-79	dBm0p
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _X I+ = 0 Vrms			-53	dBm0
PPSR _X	Positive Power Supply Rejection, Transmit	$VF_XI+ = 0 Vrms,$ $V_{CC} = 5.0 V_{DC} + 100 mVrms$ f = 0 kHz - 50 kHz	40			dBC
NPSR _X	Negative Power Supply Rejection, Transmit	$VF_X + = 0 \text{ Vrms},$ $V_{BB} = -5.0 \text{ V}_{DC} + 100 \text{ mVrms}$ f = 0 kHz - 50 kHz	40			dBC
		1 - 0 K112 - 30 K112	40			UDC

 $\begin{array}{lll} \textbf{Transmission Characteristics} & \text{(Cont.) Unless otherwise specified:} & T_{A} = 0\,^{\circ}\text{C} & \text{to } 70\,^{\circ}\text{C}, \ V_{CC} = 5.0 \ V \pm 5\%, \\ & V_{BB} = -5.0 \ V \pm 5\%, \ \text{GND} = 0 \ \text{V, f} = 1.02 \ \text{kHz, V}_{IN} = 0 \ \text{dBm0, transmit input amplifier connected for unity-gain non-inverting.} \end{array}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
PPSR _R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0 \ V_{DC} + 100 \ mVrms$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 25 \ kHz$ $f = 25 \ kHz - 50 \ kHz$	40 40 36			dBC dB dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 \ V_{DC} + 100 \ mVrms$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 25 \ kHz$ $f = 25 \ kHz - 50 \ kHz$	40 40 36			dBC dB dB
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz $-$ 3400 Hz Input Applied to VF $_{\rm X}$ I $^+$, Measure Individual Image Signals at VF $_{\rm R}$ O 4600 Hz $-$ 7600 Hz 7600 Hz 8400 Hz 8400 Hz 8400 Hz			-32 -40 -32	dB dB dB
Distortio	n					
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14			dBC dBC dBC dBC dBC dBC
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFD _R	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, VF _X I+ = -4 dBm0 to -21 dBm0, Two Frequencies in the Range 300 Hz - 3400 Hz			-41	dB
Crosstall	(
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	f = 300 Hz - 3400 Hz D _R = Steady PCM Code		-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	f = 300 Hz - 3400 Hz, VF _X I = 0 V		-90	-70 (Note 2)	dB

Transmission Characteristics (Cont.) Unless otherwise specified: $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} = -5.0 \text{ V} \pm 5\%$, $S_{CD} = 0 \text{ V}$, $S_{CD} = 0 \text{ V}$, $S_{CD} = 0 \text{ V}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ V}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{ C}$, $S_{CD} = 0 \text{$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Power A	mplifiers	•				
V _{OL}	Maximum 0 dBm0 Level for Better than ± 0.1 dB Linearity Over the Range -10 dBm0 to +3 dBm0	Balanced Load, R _L Connected Between VPO ⁺ and VPO ⁻ R _L = 600 Ω R _L = 1200 Ω R _L = 30 k Ω	3.3 3.5 4.0			Vrms Vrms Vrms
S/D _P	Signal/Distortion	$R_L = 600 \Omega$, 0 dBm0	50			dB

Notes

- 1. Measured by extrapolation from the distortion test result.
- 2. CT_{B-X} is measured with a -40 dBm0 activating signal applied at VF_XI⁺.

Encoding Format At Dx

F30S64 μ-Law				F30S67 A-Law (Includes Even Bit Inversion)					sion)									
V _{IN} (at GS _X) = + Full-Scale		1	0	0	0	0	0	0	0		1	0	1	0	1	0	1	0
V_{IN} (at GS_X) = 0 V)	1								-	1	-		-		-	1
V _{IN} (at GS _X) = -Full-Scale		0	0	0	0	0	0	0	0		0	0	1	0	1	0	1	0

Applications Information


Power Supplies

While the pins of the F30S60 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μ F supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB}.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

Figure 4 Typical Synchronous Application



Note 1: Transmit gain = 20 \times log $\left(\frac{R1+R2}{R2}\right)$, $(R1+R2) \ge 10 k\Omega$ Note 2: Receive gain = 20 \times log $\left(\frac{2\times R3}{R4}\right)$, $R4 \ge 10 k\Omega$



F3054/F3057 Monolithic Serial Interface CMOS CODEC/FILTER

Advanced Signal Processing Division

Description


The F3054, F3057 family consists of μ -law and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The devices are fabricated using Fairchild's advanced Double-Poly Silicon Gate CMOS process.

The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter, a switched-capacitor band-pass filter, and a compressing encoder with auto-zero circuitry. The active RC pre-filter eliminates very high frequency noise, and the switched-capacitor filter rejects signals below 200 Hz and above 3400 Hz. The compressing encoder samples the filtered signal and encodes it in the compressed μ -law or A-law PCM format. The receive portion of each device consists of an expanding decoder, which reconstructs the analog signal from the compressed μ -law or A-law code, a low-pass filter which corrects for the sin x/x response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz.

1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous, transmit and receive bit clocks, which may vary from 64 kHz to 2.048 MHz, and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

- Complete Codec and Filtering System Including:
 - Transmit High-Pass and Low-Pass Filtering
 - Receive Low-Pass Filter With Sin X/X Correction
 - Active RC Noise Filter
 - μ-Law or A-Law Compatible Coder and Decoder
 - Internal Precision Voltage Reference
 - Serial I/O Interface
 - Internal Auto-Zero Circuitry
- μ-Law, 16 Pin F3054
- A-Law, 16 Pin F3057
- Meets or Exceeds All D3/D4 and CCITT Specifications
- ±5.0 V Operation
- Low Operating Power Typically 60 mW
- Power-Down Standby Mode Typically 3.0 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

Connection Diagram (Top View)




Order Information
Device Code Package Code

F3054DC FW F3057DC FW Package Description

Ceramic DIP

Figure 1 Block Diagram



Pin Description

Pin No.	Name	Function
1	V _{BB}	Negative power supply pin. $V_{BB} = -5 \text{ V} \pm 5\%$.
2	GND	Ground. All signals are referenced to this pin.
3	VF _R O	Analog output of the receive filter.
4	V _{CC}	Positive power supply pin. $V_{CC} = +5 \text{ V} \pm 5\%$.
5	FS _R	Receive frame sync pulse which enables $BCLK_R$ to shift PCM data into D_R . FS_R is an 8 kHz pulse train. See <i>Figures 2</i> and 3 for timing details.
6	D _R	Receive data input. PCM data is shifted into D _R following the FS _R leading edge.
7	BCLK _R /CLKSEL	The bit clock which shifts data into D_R after FS $_R$ leading edge. May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCKL $_R$. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK $_X$ is used for both transmit and receive directions (see Table 1).
8	MCLK _R /PDN	Receive master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. When $MCLK_R$ is connected continuously low, $MCLK_X$ is selected for all internal timing. When $MCLK_R$ is connected continuously high, the device is powered down.
9	MCLK _X	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _B .
10	BCLK _X	The bit clock which shifts out the PCM data on D _X . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK _X .
11	D _X	The 3-state PCM data output which is enabled by FS _x .
12	FŜ _X	Transmit frame sync pulse input which enables BCLK _X to shift out the PCM data on D _X . FS _X is an 8 kHz pulse train; see Figures 2 and 3 for timing details.
13	TSX	Open drain output which pulses low during the encoder time slot.
14	GS _x	Analog output of the transmit input amplifier. Used to externally set gain.
15	VF _X Î-	Inverting input of the transmit input amplifier.
16	VF _X I+	Non-inverting input of the transmit input amplifier.

Functional Description

Power-Up

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the D_X and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK_R/PDN pin and FS_X and/or FS_R pulses must be present. Thus, two power-down control modes are available. The first is to pull the MCLK_R/PDN pin high; the second is to hold both FS_X and FS_R inputs continuously low — the device will power-down approximately 2 ms after the last FS_X or FS_R pulse. Power-up will occur on the first FS_X or FS_R pulse. The 3-state PCM data output, D_X, will remain in the high impedance state until the second FS_X pulse.

Synchronous Operation

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK $_{\rm X}$ and the MCLK $_{\rm R}$ /PDN pin can be used as a power-down control. A low level on MCLK $_{\rm R}$ /PDN powers up the device and a high level powers down the device. In either case, MCLK $_{\rm X}$ will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK $_{\rm X}$ and the BCLK $_{\rm R}$ /CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Functional Description (Cont.)

With a fixed level on the BCLK_R/CLKSEL pin, BCLK_X will be selected as the bit clock for both the transmit and receive directions. *Table 1 indicates* the frequencies of operation which can be selected, depending on the state of BCLK_R/CLKSEL. In this synchronous mode, the bit clock, BCLK_X, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK_X.

Each FS_X pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_X output on the positive edge of $BCLK_X$. After 8 bit clock periods, the 3-state D_X output is returned to a high impedance state. With an FS_R pulse, PCM data is latched via the D_R input on the negative edge of $BCLK_X$ (or $BCLK_R$ if running). FS_X and FS_R must be synchronous with $MCLK_{X/R}$.

Table 1 Selection of Master Clock Frequencies

	Master Clock Frequency Selected						
BCLK _R /CLKSEL	F3057	F3054					
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz					
0	1.536 MHz or 1.544 MHz	2.048 MHz					
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz					

Asynchronous Operation

For asynchronous operation, separate transmit and receive clocks may be applied. MCLKX and MCLKR must be 2.048 MHz for the F3057, and 1.536 MHz or 1.544 MHz for the F3054 and need not be synchronous. For best transmission performance, however, MCLKR should be synchronous with MCLKX, which is easily achieved by applying only static logic levels to the MCLK_B/PDN pin. This will automatically connect MCLKX to all internal MCLKR functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FSx starts each encoding cycle and must be synchronous with MCLKX and BCLKX. FSR starts each decoding cycle and must be synchronous with BCLK_R, which must be a clock. The logic levels shown in Table 1 are not valid for asynchronous operation. BCLKX and BCLK_R may operate from 64 kHz to 2.048 MHz.

Short Frame Sync Operation

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS_X and FS_R , must be one bit clock period long, with timing relationships specified in $Figure\ 2$. With FS_X high during a falling edge of $BCLK_X$, the next rising edge of $BCLK_X$ enables the D_X 3-state output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_X output. With FS_R high during a falling edge of $BCLK_R$ ($BCLK_X$ in synchronous mode), the next falling edge of $BCLK_R$ latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

Long Frame Sync Operation

To use the long frame sync mode, both the frame sync pulses, FS_Y and FS_B, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FSX, the device will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D_X 3-state output buffer is enabled with the rising edge of FS_X or the rising edge of BCLKX, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLKx rising edges clock out the remaining seven bits. The Dx output is disabled by the falling BCLKX edge following the eighth rising edge, or by FSX going low, whichever comes later. A rising edge on the receive frame sync pulse, FSR, will cause the PCM data at DR to be latched in on the next eight falling edge of BCLKR (BCLKx in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

Transmit Section

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of an RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 128 kHz. The output of this filter directly drives the encoder sample-andhold circuit. The A/D is of compressing type according to μ-law (F3054) or A-law (F3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS_X frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through DX at the next FSX pulse. The total encoding delay will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which total 290 μ s.

Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

Receive Section

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 128 kHz. The decoder is A-law (F3057) or μ -law (F3054) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a power amplifier capable of

Absolute Maximum Ratings

V_{CC} to GND V_{SS} to GND

7.0 V -7.0 V

Voltage at any Analog Input

or Output

section is unity-gain. Upon the occurrence of FS_R, the data at the DR input is clocked in on the falling edge of the next eight BCLKR (BCLKX) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is $\sim 10 \mu s$ (decoder update) plus 110 μs (filter delay) plus 62.5 µs (1/2 frame), which gives approximately 180 us.

driving a 600 Ω load to a level of 7.2 dBm. The receive

Voltage at any Digital Input

or Output

 $V_{CC} + 0.3 V$ to GND - 0.3 V

Operating Temperature Range Storage Temperature Range

-25°C to +125°C -65°C to +150°C

Lead Temperature (Soldering, 10 seconds)

300°C

 V_{CC} + 0.3 V to V_{SS} - 0.3 V

Electrical Characteristics Unless otherwise noted: $V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} = -5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_A = 0^{\circ}\text{C}$ to 70°C; typical characteristics specified at $V_{CC} = 5.0 \text{ V}$, $V_{BB} = -5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$; all signals are referenced to GND.

	Signals are relet	ericed to divid.				
Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
Operating	g Current					
I _{CC} 0	Power-Down Current			0.5	1.5	mA
I _{BB} 0	Power-Down Current			0.05	0.3	mA
I _{CC} 1	Active Current			6.0	9.0	mA
I _{BB} 1	Active Current			6.0	9.0	mA
Digital In	terface					
V _{IL}	Input Low Voltage				0.6	٧
V _{IH}	Input High Voltage		2.2			٧
V _{OL}	Output Low Voltage	$\frac{D_{X}}{TS_{X}}$, $I_{L} = 3.2$ mA $\frac{D_{X}}{TS_{X}}$, $I_{L} = 3.2$ mA, Open Drain			0.4 0.4	V V
V _{OH}	Output High Voltage	D _X , I _H = -3.2 mA	2.4			٧
I _{IL}	Input Low Current	$GND \le V_{IN} \le V_{IL}$, All Digital Inputs	-10		10	μΑ
hн	Input High Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-10		10	μΑ
loz	Output Current in High Impedance State	D_X , $GND \le V_O \le V_{CC}$	-10		10	μΑ
Analog I	nterface With Transmit Input Ampli	fier				
I _I ΧΑ	Input Leakage Current	-2.5 V ≤ V ≤ +2.5 V, VF _X I + or VF _X I -	-200		200	nA
R _I XA	Input Resistance	-2.5 V ≤ V ≤ +2.5 V, VF _X I + or VF _X I -	10			МΩ
R _O XA	Output Resistance	Closed Loop, Unity Gain		1.0	3.0	Ω

Electrical Characteristics (Cont.) Unless otherwise noted: $V_{CC}=5.0~V\pm5\%,~V_{BB}~-5.0~V\pm5\%,~GND=0~V,~T_A=0^{\circ}C$ to 70°C; typical characteristics specified at $V_{CC}=5.0~V,~V_{BB}=-5.0~V,~T_A=25^{\circ}C$; all signals are referenced to GND.

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
R _L XA	Load Resistance	GS _X	10			kΩ
C _L XA	Load Capacitance	GS _X			50	pF
V _O XA	Output Dynamic Range	GS _X , R _L \geqslant 10 k Ω	± 2.8			٧
A _V XA	Voltage Gain	VF _X I + to GS _X	5000			V/V
F _U XA	Unity Gain Bandwidth		1.0	2.0		MHz
V _{OS} XA	Offset Voltage		-20		20	mV
V _{CM} XA	Common-Mode Voltage		-2.5		2.5	٧
CMRRXA	Common-Mode Rejection Ratio		60			dB
PSRRXA	Power Supply Rejection Ratio		60			dB
Analog Ir	nterface With Receive Amplifier Ou	tput				
R _O RF	Output Resistance	Pin VF _R O		1.0	3.0	Ω
R _L RF	Load Resistance	VF _R O = ±2.5 V	600			Ω
C _L RF	Load Capacitance				500	pF
VOSRO	Output DC Offset Voltage		-200		200	mV
Timing S	pecifications					
1/t _{PM}	Frequency of Master Clocks	Depends on the Device Used and the BCLK _R /CLKSEL Pin MCLK _X and MCLK _R		1.536 1.544 2.048		MHz MHz MHz
t _{WMH}	Width of Master Clock High	MCLK _X and MCLK _R	160			ns
t _{WML}	Width of Master Clock Low	MCLK _X and MCLK _R	160			ns
t _{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
t _{SBFM}	Set-Up Time from BCLK_X High (and FS_X in Long Frame Sync Mode) to MCLK_X Falling Edge	First Bit Clock after the Leading Edge of FS _X	100			ns
t _{PB}	Period of Bit Clock		485	488	15,725	ns
t _{WBH}	Width of Bit Clock High	V _{IH} = 2.2 V	160			ns
t _{WBL}	Width of Bit Clock Low	V _{IL} = 0.6 V	160			ns
t _{RB}	Rise Time of Bit Clock	t _{PS} = 488 ns			50	ns
t _{FB}	Fall Time of Bit Clock	t _{PB} = 488 ns			50	ns
t _{HBF}	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
t _{HOLD}	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns

Electrical Characteristics (Cont.) Unless otherwise noted: $V_{CC}=5.0~V\pm5\%,~V_{BB}~-5.0~V\pm5\%,~GND=0~V,~T_A=0^{\circ}C$ to 70°C; typical characteristics specified at $V_{CC}=5.0~V,~V_{BB}=-5.0~V,~T_A=25^{\circ}C$; all signals are referenced to GND.

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
t _{SFB}	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			ns
t _{DBD}	Delay Time from BCLK _X High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns
t _{XDP}	Delay Time to $\overline{TS_X}$ Low	Load = 150 pF plus 2 LSTTL Loads			140	ns
t _{DZC}	Delay Time from BCLK _X Low to Data Output Disabled		50		165	ns
t _{DZF}	Delay Time to Valid Data from FS_X or $BCLK_X$, Whichever Comes Later	C _L = 0 pF to 150 pF	20		165	ns
t _{SDB}	Set-Up Time from D_R Valid to $BCLK_{R/X}$ Low		50			ns
t _{HBD}	Hold Time from $\operatorname{BCLK}_{R/X}$ Low to D_R Invalid		50			ns
tsf	Set-Up time from FS _{X/R} to BCLK _{X/R} Low	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long)(Note 1)	50			ns
t _{HF}	Hold Time from BCLK _{X/R} Low to FS _{X/R}	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long)(Note 1)	100			ns
t _{HBF1}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns
t _{WFL}	Minimum Width of the Frame Sync Pulse (Low Level)	64K Bit/s Operating Mode	160			ns

Note

^{1.} For short frame sync timing, FS_X and FS_R must go high while their respective bit clocks are high.

Figure 2 Timing Diagram Short Frame Sync Timing





Figure 3 Timing Diagram Long Frame Sync Timing



 $\begin{array}{lll} \textbf{Transmission Characteristics} & \textbf{Unless otherwise specified:} & \textbf{T}_{A} = 0^{\circ}\text{C} & \textbf{to } 70^{\circ}\text{C}, \ \textbf{V}_{CC} = 5.0 \ \textbf{V} \pm 5\%, \\ \textbf{V}_{BB} = -5.0 \ \textbf{V} \pm 5\%, \ \textbf{GND} = 0 \ \textbf{V}, \ \textbf{f} = 1.02 \ \textbf{kHz}, \ \textbf{V}_{IN} = 0 \ \textbf{dBm0}, \ \textbf{transmit input amplifier connected for unity-gain non-inverting.} \end{array}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
Amplitude	Response					
	Absolute Levels	Nominal 0 dBm0 Level is 4.0 dBm (600 Ω) 0 dBm0 F3054 F3057		1.2276 1.2276		Vrms Vrms
t _{MAX}		Max Overload Level F3054 (3.17 dBm0) F3057 (3.14 dBm0)		2.501 2.492		V _{PK} V _{PK}
G _{XA}	Transmit Gain, Absolute	$T_A = 25$ °C, $V_{CC} = 5$ V, $V_{BB} = -5$ V Input at $GS_X = 0$ dBm0 at 1020 Hz	-0.15		0.15	dB
G _{XR}	Transmit Gain, Relative to G _{XA}	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz - 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	dB dB dB dB dB dB dB
G _{XAT}	Absolute Transmit Gain Variation with Temperature	T _A = 0°C to 70°C		± 0.1	dB	
G _{XAV}	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%, V_{BB} = -5 \text{ V} \pm 5\%$			± 0.05	dB
G _{XRL}	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF _X I + = -40 dBm0 to +3 dBm0 VF _X I + = -50 dBm0 to -40 dBm0 VF _X I + = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G _{RA}	Receive Gain, Absolute	T _A = 25°C, V _{CC} = 5 V, V _{BB} = -5 V Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
G _{RR}	Receive Gain, Relative to G_{RA}	f = 0 Hz to 3000 Hz f = 3300 Hz f = 3400 Hz f = 4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 –14	dB dB dB dB
G _{RAT}	Absolute Receive Gain Variation with Temperature	T _A = 0°C to 70°C			± 0.1	dB
G _{RAV}	Absolute Receive Gain Variation with Supply Voltage	$V_{CC} = 5 \text{ V} \pm 5\%, \ V_{BB} = -5 \text{ V} \pm 5\%$			± 0.05	dB

 $\begin{array}{lll} \textbf{Transmission Characteristics} & \text{(Cont.) Unless otherwise specified:} & T_A = 0 ^{\circ}\text{C} & \text{to } 70 ^{\circ}\text{C}, & V_{CC} = 5.0 \text{ V} \pm 5 ^{\circ}\text{,} \\ & V_{BB} = -5.0 \text{ V} \pm 5 ^{\circ}\text{, GND} = 0 \text{ V, f} = 1.02 \text{ kHz, V}_{IN} = 0 \text{ dBm0, transmit input amplifier connected for unity-gain non-inverting.} \\ \end{array}$

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
G _{RRL}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded - 10 dBm0 Signal				
		PCM Level = -40 dBm0 to +3 dBm0	-0.2		0.2	dB
		PCM Level = -50 dBm0 to -40 dBm0	-0.4		0.4	dB
		PCM Level = -55 dBm0 to -50 dBm0	-1.2		1.2	dB
V _{RO}	Receive Output Drive Level	$R_L = 600 \Omega$	-2.5		2.5	V
Envelope	Delay Distortion With Frequency	uency				
D _{XA}	Transmit Delay, Absolute	f = 1600 Hz		290	315	μs
D _{XR}	Transmit Delay,	f = 500 Hz - 600 Hz		195	220	μs
	Relative to D _{XA}	f = 600 Hz - 800 Hz	1	120	145	μs
		f = 800 Hz – 1000 Hz		50	75	μs
		f = 1000 Hz – 1600 Hz		20	40	μs
		f = 1600 Hz - 2600 Hz		55	75	μs
		f = 2600 Hz - 2800 Hz		80	105	μs
		f = 2800 Hz – 3000 Hz		130	155	μs
D _{RA}	Receive Delay, Absolute	f = 1600 Hz		180	200	μs
D _{RR}	Receive Delay,	f = 500 Hz - 1000 Hz	-40	-25		μs
	Relative to D _{RA}	f = 1000 Hz – 1600 Hz	-30	-20		μs
		f = 1600 Hz – 2600 Hz	1	70	90	μs
		f = 2600 Hz - 2800 Hz		100	125	μs
		f = 2800 Hz – 3000 Hz		145	175	μs
Noise	Т					
N _{XC}	Transmit Noise, C Message Weighted	F3054 $VF_XI + = 0 V$		12	15	dBrn
N_{XP}	Transmit Noise, P Message Weighted	F3057 $VF_XI + = 0 V$		-74	-69 (Note 1)	dBm0
N _{RC}	Receive Noise, C Message Weighted	F3054 PCM Code Equals Alternating Positive and Negative Zero		8.0	11	dBrn
N _{RP}	Receive Noise, P Message Weighted	F3057 PCM Code Equals Positive Zero		-82	-79	dBm(
N _{RS}	Noise, Single Frequency	f = 0 kHz to 100 kHz, Loop Around Measurement, VF _X I + = 0 Vrms			-53	dBm
PPSR _X	Positive Power Supply Rejection, Transmit	$VF_XI += 0 Vrms$ $V_{CC} = 5.0 V_{DC} + 100 mVrms$ $f = 0 kHz - 50 kHz$	40			dBC
NPSR _X	Negative Power Supply Rejection, Transmit	$VF_{X}I + = 0 Vms,$ $V_{BB} = -5.0 V_{DC} + 100 mVrms$ f = 0 kHz - 50 kHz	40			dBC

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
PPSR _R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC} = 5.0 \ V_{DC} + 100 \ mVrms$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 25 \ kHz$ $f = 25 \ kHz - 50 \ kHz$	40 40 36			dBC dB dB
NPSR _R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB} = -5.0 \ V_{DC} + 100 \ mVrms$ $f = 0 \ Hz - 4000 \ Hz$ $f = 4 \ kHz - 25 \ kHz$ $f = 25 \ kHz - 50 \ kHz$	40 40 36			dBC dB dB
SOS	Spurious Out-of-Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0, 300 Hz – 3400 Hz Input Applied to VF _X I + , Measure Individual Image Signals at VF _R O 4600 Hz – 7600 Hz 7600 Hz – 8400 Hz 8400 Hz – 100,000 Hz			-32 -40 -32	dB dB dB
Distortion	<u> </u>					
STD _X STD _R	Signal to Total Distortion Transmit or Receive Half-Channel	Sinusoidal Test Method Level = 3.0 dBm0 = 0 dBm0 to -30 dBm0 = -40 dBm0 XMT RCV = -55 dBm0 XMT RCV	33 36 29 30 14 15			dBC dBC dBC dBC dBC dBC
SFD _X	Single Frequency Distortion, Transmit				-46	dB
SFD _R	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement, $VF_XI + = -4$ dBm0 to -21 dBm0, Two Frequencies in the Range 300 Hz -3400 Hz			-41	dB
Crosstalk						
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	f = 300 Hz - 3400 Hz D _R = Steady PCM Code		-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	f = 300 Hz - 3400 Hz, VF _X I = 0 V		-90	-70 (Note 2)	dB

Notes

^{1.} Measured by extrapolation from the distortion test result.

^{2.} CT_{R-X} is measured with a -40 dBm0 activating signal applied at VF_XI + .

Encoding Format At Dx

	μ-Law					A-L	F3057 A-Law ven Bit Inversion)										
V _{IN} (at GS _X) = +Full-Scale		1	0	0	0	0	0	0	0	1	.0	1	0	1	0	1	0
V_{IN} (at GS_X) = 0 V	{						1			-	1	-		-	1	0	1
V _{IN} (at GS _X) = -Full-Scale		0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

Applications Information

Power Supplies

While the pins of the F3054 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μ F supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB} .

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

Receive Gain Adjustment

For applications where a F3054 family CODEC/FILTER receive output must drive a 600 Ω load, but a peak swing lower than ±2.5 V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π -pad at the output. Table II lists the required resistor values for 600 Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600 Ω is obtained if the output impedance of the attenuator is in the range 282 Ω to 319 Ω (assuming a perfect transformer).

T-Pad Attenuator



R1 = Z1
$$\left(\frac{N^2 + 1}{N^2 - 1}\right)$$
 - 2 $\sqrt{Z1, Z2}$ $\left(\frac{N}{N^2 - 1}\right)$
R2 = 2 $\sqrt{Z1, Z2}$ $\left(\frac{N}{N^2 - 1}\right)$

Where
$$N = \sqrt{\frac{POWER IN}{POWER OUT}}$$


$$S = \sqrt{\frac{Z1}{70}}$$

Also: Z =
$$\sqrt{Z_{SC} \cdot Z_{OC}}$$

Where Z_{SC} = Impedance with short circuit termination and Z_{OC} = Impedance with open circuit termination

CD01150F

π -Pad Attenuator




CD01160

Applications Information (Cont.)

Table II Attentuator Tables for Z1 = Z2 = 300 Ω (All Values in Ω)

dB 0.1	R1 1.7 3.5	R2 26k	R3	R4
0.1		26k	0.5	
	3.5		3.5	52k
0.2	0.0	13k	6.9	26k
0.3	5.2	6.7k	10.4	17.4k
0.4	6.9	6.5k	13.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.7	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6k	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	179	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	816	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

Figure 4 Typical Synchronous Application



Note 1: XMIT gain = $20 \times log\left(\frac{R1 + R2}{R2}\right)$; (R1 + R2) > $10 \text{ K}\Omega$

AD00030



A Schlumberger Company

μ**AV22** 1200 bps Full Duplex Modem

Advanced Signal Processing Division

Advance Information May 1986

Description

The $\mu\text{A}\text{V}22$ 1200 bps full duplex modes I.C. is fabricated in Fairchild's advanced Double-Poly Silicon-Gate CMOS process. The monolithic I.C. performs all the signal processing functions required of a CCITT V.22, alternative B compatible modem. Handshaking protocols, dialing control and mode control functions can be handled by a general purpose, single chip μC . The $\mu\text{A}\text{V}22$, μC and several components to perform the telephone line interface and control provide a high performance, cost effective and ultra-low power solution for V.22-compatible modem designs.

The modem chip performs the modulation, demodulation, filtering and certain control and self-test functions required for a CCITT V.22-compatible modem, as well as additional enhancements. Both 550 Hz and 1800 Hz guard tones and notch filters and DTMF tone generator are on-chip. Switched-capacitor filters provide channel isolation, spectral shaping and fixed compromise equalization. A novel switched-capacitor modulator and a digital coherent demodulator provide 1200 DPSK operation.


The receive filter and energy detector may be configured for call progress tone detection (dialtone, busy, ringback, voice) providing the front end for a smart dialer.

- Functions as a CCITT V.22-compatible modem
- Interfaces to Single Chip μC Which Handles Handshaking Protocols and Mode Control Functions
- DTMF Tone Generation and Call Progress Tone
 Detection for Smart Dialer Applications
- 1300 Hz Calling Tone Generator On Chip
- Pin and function compatible with the μA212A
- On Chip Oscillator Uses 3.6864 MHz Crystal
- Few External Components Required
- Operates from +5 and -5 Volt Supplies
- Low Operating Power: 35 mW Typical
- 550 Hz and 1200 Hz guard tones and notch filters are on-chip

Absolute Maximum Ratings

7.0 V VDD to DGND or AGND VSS to DGND or AGND -7.0 V Voltage at any Input $V_{DD} + 0.3 \text{ to}$ V_{SS} -0.3 V $V_{DD} + 0.3 V to$ Voltage at any Digital Output DGND -0.3V Voltage at any Analog Output $V_{DD} + 0.3 \text{ V to}$ V_{SS} -0.3 V Operating Temperature Range 0°C to 70°C Storage Temperature Range -65°C to +150°C Lead Temperature (soldering, 10 seconds) 300°C

Connection Diagram 28-Lead Dip (Top View)



Order Information

Device Code	rackage code	Package Description
μAV22DC	FM	Ceramic DIP
μAV22PC	*	Molded DIP
μAV22QC	*	Molded Surface Mount
*Consult Factory		



μΑ212Α • μΑ212ΑΤ 1200/300 bps **Full Duplex Modem**

Advanced Signal Processing Division

Description

The μ A212A and the μ A212AT 1200 bps modem circuits are fabricated in Fairchild's advanced Double-Polv Silicon-Gate CMOS process. Either monolithic chip performs all signal processing functions required for a Bell 212A/103 compatible modem. Dialing, handshaking protocols, and mode control functions can be provided by a general purpose single-chip μ C. The μ A212A or μ A212AT and μ C; along with several components to handle the control and telephone line interfaces, provide a high performance, cost-effective solution for an intelligent Bell 212A-compatible modem design.

Either modem chip performs the modulation, demodulation, filtering and certain control and self-test functions required for a Bell 212A-compatible modem, as well as additional functional enhancements. Switched capacitor filters provide channel isolation, spectral shaping and fixed compromise equalization for both high and low speed modes.

A novel switched-capacitor modulator and a digital coherent demodulator provide 1200 bps QPSK operation while a separate digital FSK modulator and demodulator handle the 0-300 bps requirement. The µA212AT includes an integral DTMF tone generator on-chip. The µA212A without DTMF generator, is cost optimal for answer-only applications or if an external dialer is present. The µA212A and µA212AT are otherwise pin and firmware compatible. Existing µA212A applications can be easily upgraded to the µA212AT with minor software changes (see technical bulletin M-1 appended.) The receive filter and energy detector may be configured for call progress tone detection (dialtone, busy, ringback, voice), providing the front end for a smart dialer on either the µA212A or µA212AT.

- Functions as 212A and 103 Compatible Modem
- Performs all Signal Processing Functions
- Interfaces to Single Chip μC Which Handles Handshaking Protocols and Mode Control Functions
- DTMF Tone Generation (μA212AT)
- μA212A is Pin and Firmware Compatible with the μA212AT for Easy Upgrade
- Call Progress Tone Detection for Smart Dialer **Applications**
- On Chip Oscillator Uses Standard 3.6864 MHz Crystal
- Few External Components Required
- Industrial Temperature Range Option (-40°C to +85°C)
- Operates from +5 and -5 Volt Supplies
- Low Operating Power: 35 mW Typical
- 28-Lead Ceramic DIP. 28-Lead Plastic DIP. and 28-Lead Surface Mount Packages
- A μA212A Designer's Kit is Available

Connection Diagram 28-Lead Dip (Top View)



Order Information

	i ellibelatule		
Type	Range	Code	Package
μA212ATDC	0 to +70°C	FM	28-Lead Ceramic DIP
μA212ATDV	-40°C to +85°C	FM	28-Lead Ceramic DIP
μA212ATPC	0 to +70°C	*	28-Lead Molded DIP
μA212ATQC	0 to +70°C	* .	28-Lead Molded
			Surface Mount
μA212ADC	0 to +70°C	FM	28-Lead Ceramic DIP
μA212ADV	-40°C to +85°C	FM	28-Lead Ceramic DIP
μA212APC	0 to +70°C	*	28-Lead Molded DIP

Consult Factory

Absolute Maximum Rating
V _{DD} to DGND or AGND
V _{SS} to DGND or AGND
Voltage at any Input
Voltage at any Digital Output

Voltage at any Analog Output

Operating Temperature Range Storage Temperature Range Lead Temperature (soldering, 10 s) 7.0 V -7.0 V $V_{DD} + 0.3$ to V_{SS} -0.3 V V_{DD} + 0.3 V to DGND -0.3 V V_{DD} + 0.3 V to V_{SS} -0.3 V 0°C to 70°C -65°C to +150°C 300°C

μ A212A • μ A212AT

Pin No. 28	Pin Des V _{DD}	Positive power supply V _{DD} = +5 V	Pin No. 21	Pin Des MOD1	cription Selects character length (ASYNC) or
26	AGND	Analog Ground	20	MOD2	TX clock (SYNC). In ASYNC mode, selects 8, 9, 10 or 11 bit character
18	DGND	Digital Ground			length; in SYNC mode, selects inter-
27	V_{SS}	Negative power supply $V_{SS} = -5 \text{ V}$			nal, external or recovered RCV clock as XMTR data clock source.
3	RXIN	Line signal to modem. From active or passive Hybrid output.			Active only if HS = 1. (See Table 1) (Note)
25	TXO	Line signal from modem. To active or passive Hybrid input.	10	TXD	XMIT Data. Serial data from host. Disconnected when in digital loop.
24	O/Ā	Orig/answer Mode Select. Assigns channels to XMTRS/RCVRS. 1 = Originate mode, 0 = Answer mode. (Note)	14	RXD	RCVD Data. Serial data to host, Internally clamped to mark (= 1) when modem is in digital loop or EDET is inactive (= 1).
23	TXSQ	Squelch XMTRS in date mode. 0 = Both XMTRS off; 1 = turns on XMTR selected by HS pin. μA212AT: In dialer mode, 0 = DTMF generator OFF/call progress detection. 1 = DTMF generator ON. μA212A: In dialer mode call progress detection only. TXSQ must be	22	SCT	Serial Clock Transmit. 1200 Hz clock providing XMTR timing in SYNC mode. SCT source (INT., EXT., SLAVE) selected by MOD1, MOD2 pins. TXD changes on negative edge, sampled on positive edge. Internal clock provided in ASYNC mode.
9	SCRM	set to 0. Scrambler. "0" disables scrambler and descrambler for testing purposes.	5	ETC	External Transmit Clock. 1200 Hz external clock providing XMTR timing in SYNC mode, selected by MOD1, MOD2 pins. TXD changes
12 11	XTL1 XTL2	Frequency control. 3.6864 MHz XTAL oscillator, operating parallel mode. Provides timing, sample			on negative edge, sampled on posi- tive edge. Provided on SCT pin if selected.
		clocks and L.O.'s.	13	SCR	Serial Clock Receive. In SYNC
8	HS	Selects modem speed. 1 selects 1200 bps. 0 selects 300 bps. (Note)			mode, 1200 Hz bit clock recovered from RCVD signal. May be pin-se-
6	SYNC	Selects CHAR ASYNC or BIT SYNC mode. 1 = ASYNC mode: enables XMIT & RCV buffers, sets character length according to MOD1, MOD2 pins. 0 = SYNC mode: disables buf-			lected (MOD1, MOD2) as local transmit clock (SLAVE mode); provided on SCT pin if selected. RXD changes on negative edge, sampled on positive edge. Undefined in ASYNC mode.
		fers, selects TX clock source according to MOD1, MOD2 pins. Active only if HS = 1.	7	EDET	Energy Detect. In data mode, $\overline{\text{EDET}} = 0$ if valid signal above threshold is present for 155 ± 50 ms, $\overline{\text{EDET}} = 1$ if signal below threshold for $> 17 \pm 7$ ms. In dialer mode, follows on/off variations of call-progress tones, when $\overline{\text{TXSQ}} = 0$

Note

For μ A212AT in dialer mode, O/ \overline{A} , HS, MOD1 and MOD2 select the DTMF to be generated (see Table 2).

Pin No. 15	Pin Desc RLST	ription Remote Loop Status, used in RDL mode. Responding modem: sets RLST = 0 upon receipt of unscrambled mark for 154 – 231 ms. initiating modem: asserts RLST = 0 upon receipt of scrambled mark for 231 – 308 ms. (See Table 3).
1	SLIM	Soft Limiter Output. Connect external 0.033 μF capacitor here.
2	LIM	Comparator input. Connected external 0.033 μF capacitor here.
4	DOT	If HS = 1, forces a 1200 bps dotting pattern on the transmit path, for use when programming the 212AT high speed self-test mode. Both RCV and XMIT paths are in SYNC mode during dotting transmission, overriding the setting of SYNC, and of HSK1, HSK2. If HS = 0, DOT forces a 155 bps dotting pattern for use in lowspeed self-test mode. 1 = Normal Path, 0 = Dotting.
19 16 17	TEST HSK1, HSK2	When the $\overline{\text{TEST}}$ pin is inactive (high), HSK1 and HSK2 select one of four transmit conditions, for use when programming the Handshake sequences. (See Table 1). When $\overline{\text{TEST}}$ is active (low), the HSK1 and HSK2 pins select one of three test conditions, or, alternatively, the dialer mode used for call progress tone detection and DTMF tone generation, μ A212AT only.

Functional Description*

Refer to Figure 1.

Transmitter

The transmitter consists of high-speed and low-speed modulators, a transmit buffer and scrambler, and a transmit filter and line driver. In high-speed asynchronous mode, transmit data from the Data Terminal Equipment enters the transmit buffer, which synchronizes the data to the internal 1200 bps clock. Data which is underspeed relative to 1200 bps periodically has the last stop bit sampled twice resulting in an added stop bit. Similarly, overspeed input data periodically has unsampled - and therefore deleted - stop bits. The MOD1 and MOD2 pins choose 8, 9, 10 or 11 bit character lengths. In synchronous mode the transmit buffer is disabled. The transmitter clock source may be chosen

by MOD1 and MOD2 internal, external or derived from the recovered received data. A scrambler preceeds encoding to ensure that the line spectrum is sufficiently distributed to avoid interference with the in-band supervisory singlefrequency signaling system employed in most Bell System toll trunks. The randomized spectrum also facilitates timing recovery in the receiver. The scrambler is characterized by the following recursive equation:

$$Y_i = X_i \oplus Y_{i-14} \oplus Y_{i-17}$$

where Xi is the scrambler input bit at time i. Yi is the scrambler output bit at time i and

denotes the XOR operation.

212A-type modems achieve full-duplex 1200 bps operation by encoding transmitted data by bit-pairs (dibits), thereby halving the apparent data rate. The resultant reduced spectral width allows both frequency channels to coexist in a limited bandwidth telephone channel with practical levels of filtering. The four unique dibits thus obtained are gravcoded and differentially phase modulated onto a carrier at either 1200 Hz (originate mode) or 2400 Hz (answer mode). Each dibit is encoded as a phase change relative to the phase of the preceding signal dibit element:

Dibit	Phase Shift (deg)
00	+90
01	0
11	-90
10	180

At the receiver, the dibits are decoded and the bits are reassembled in the correct sequence. The left-hand digit of the dibit is the one occurring first in the data stream as it enters the modulator after the scrambler. The lowspeed transmitter generates phase-coherent FSK using one of two programmable tone generators. Answer mode mark (2225 Hz) is also utilized as answer tone in both low and high speed operation.

In Dialer mode, both tone generators are employed to generate DTMF tone pairs. The summed modulator outputs drive a lowpass filter which serves as a fixed compromise amplitude and delay equalizer for the phone line and reduces output harmonic energy well below maximum specified levels. The filter output drives an output buffer amplifier with low output impedance. The buffer provides 700 mVrms in data mode, for a nominal -9 dBm level at the line, assuming 2 dB loss in the data access arrangement.

^{*}For additional information contact sales office for Applications Note ASP-1

[&]quot;Theory of Operation - µA212A" and Technical Bulletins M1, M3 & M4.

DTMF Tone Generation

The μ A212AT includes on-chip DTMF generation, using two programmable tone generators. Dialer mode must be selected on $\overline{\text{TEST}}$, HSK1 and HSK2 for DTMF dialing. The O/ $\overline{\text{A}}$, HS, MOD1 and MOD2 pins are used to select the required digit according to the encoding scheme *shown in Table 2*, and the tones are turned on and off by the logic level on $\overline{\text{TXSQ}}$. The generated tones meet the applicable CCITT and EIA requirement for tone dialing. DTMF output levels are 1.0 Vrms (low group) and 1.25 Vrms (high group).

Receiver

The received signal from the line-connection circuitry passes through a lowpass filter which performs anti-aliasing and compromise amplitude and delay equalization of the incoming signal. Depending upon mode selection (originate/answer) the following mixer either passes or down converts the signal to the 1200 Hz bandpass filter. In analog loopback mode, the receiver originate and answer mode assignments are inverted, which forces the receiver to operate in the transmitter frequency band. The 1200 Hz bandpass filter passes the desired received signal while attenuating the adjacent transmitted signal component reflected from the line (talker echo). The chosen passband shape converts the spectrum of the received high-speed signal to 100% raised cosine to minimize intersymbol interference in the recovered data. Following the filter is a soft limiter and a signal energy detector. An external capacitor is used to eliminate offset between the soft limiter output and the following limiter.

The energy detector provides a digital indication that energy is present within the filter passband at a level above a preset threshold. Approximately 3 dB of hysteresis is provided between on and off levels to stabilize the detector output. In dialer mode, the detector output is used to provide logic level indication of the presence of call progress tones.

The limiter output drives the QPSK demodulator and the carrier and clock recovery phase-locked loops. The low speed FSK demodulator shares part of the clock recovery loop. The QPSK demodulator and carrier loop form a digital coherent detector. This technique offers a 2 dB advantage in error performance compared to a differential demodulator. The demodulator output are in-phase (I) and quadrature (Q) binary signals which together represent the recovered dibit stream. The dibit decoder circuit utilizes the recovered clock signal to convert this dibit stream to serial data at 1200 bps.

The recovered bit stream is then descrambled, using the inverse of the transmit scrambler algorithm. In synchronous

mode the descrambler output is identically the received data, while in asynchronous mode the descrambler output stream is selectively processed by the receive buffer. Underspeed data presented to the transmitting modem passes essentially unchanged through the receive buffer. Overspeed data, which had stop bits deleted at the transmitter, has those stop bits reinserted by the receive buffer. (Generally, stop bit lengths will be elastic). The receive buffer output is then presented to the receive data pin (RXD) at a nominal intracharacter rate of 1219.05 bps.

Master Clock/Oscillator/Divider Chain

The μ A212A or μ A212AT may be controlled by either a quartz crystal operating in parallel mode or by an external signal source at 3.6864 MHz. The crystal should be connected between XTL1 and XTL2 pins, with a 30 pF capacitor from each pin to digital ground (see Figure 1). Crystal requirements; R_S < 150 ohms, C_L = 18 pF, parallel mode, tolerance (accuracy, temp, aging) less than \pm 75 ppm. An external TTL drive may be applied to the XTL2 pin, with XTL1 grounded. Internal divider chains provide the timing signals required for modulation, demodulation, filtering, buffering, encoding/decoding, energy detection and remote digital loopback. Timing for line connect and disconnect sequences (handshaking) derives from the host controller, ensuring maximum applications flexibility.


Control Considerations

The host controller, whether a dedicated microcontroller or a digital interface, controls the μ A212A or μ A212AT as well as the line connect circuit and other IC's. On-chip timing and logic circuitry has been specifically designed to simplify the development of control firmware.

Operating and Test Modes

Table 1 indicates the operating and test modes defined by the eight control pins. The μ A212A and μ A212AT (together with the host controller) supports analog loopback, and local and remote digital loopback modes. Analog loopback forces the receiver to the transmitter channel. The controller forces the line control circuit on-hook but continues to monitor the ring indicator. This mode is available for lowspeed, highspeed synchronous and highspeed asynchronous operation. In local digital loop, the modem I.C. isolates the interface, slaves the transmit clock to SCR (high-speed mode), and loops received data back to the transmitter. In remote digital loop, local digital loop is initiated in the far-end modem by request of the near-end modem, if the far-end modem is so enabled. The µA212A and µA212AT includes the handshake sequences required for this mode; the controller merely monitors RLST and controls remote loopback according to Table 3. Remote loop is only available in high-speed mode.

Figure 1 Block Diagram



*μA212AT only

Answer Tone In this mode, 2225 Hz answer tone is transmitted provided TXSQ is inactive high (=1). Receive speed is selected as normal with the HS pin. This permits the speed of the originating modem to be determined while answer tone is continuously transmitted.

Force Continuous Mark

Disconnects TXD pin from the transmitter and forces the signal internally to a mark (logic 1).

Force **Continuous** Space

Disconnects TXD pin from the transmitter and forces the signal internally to a space (logic 0).

Analog Loop

Receiver is forced to the transmitter channel. With modem on-hook (disconnected from line) signal from TXO is reflected through hybrid to RXIN.

Local Digital Loop

Internally connects RXD to TXD and SCR to SCT. Transmitted data (TXD) and clock (ETC) are ignored. SCR and SCT are provided. RXD is forced to 1.

Remote Digital Loop

Initiating modem: If RDL is initiated $(\overline{TEST} = 0, HSK1 = 1, HSK2 = 0), \overline{TXD}$ is isolated, RXD is clamped to a 1 and unscrambled mark is transmitted. When high speed scrambled dotting pattern is detected, scrambled mark is transmitted. At this point, upon receipt of scrambled mark. RLST is set to 0.

Responding modem: Upon receipt of unscrambled mark when in data mode (TEST = HSK1 = HSK2 = 1), RLST is set to Upon detecting this the controller responds by setting TEST and HSK2 to 0. and the modem I.C. isolates TXD, clamps RXD to 1, and transmits a 1200 bps scrambled dotting pattern. At this point, upon receipt of a scrambled mark signal, the modem I.C. internally loops RCVR data and clock to the XMTR, and sets RLST back to 1. (See Table 3)

Dialer Mode

The µA212AT provides DTMF tone generation and energy indication at EDET pin to identify call progress tones, i.e. dial, busy and ringback. The DTMF digit is selected by the levels on O/A, HS. MOD1 and MOD2 according to Table 2. Tone generation is turned on and off by the level on \overline{TXSQ} . 1 = on, 0 = off. The μA212A provides call progress indication only. TXSQ must be set to 0.

μA212A • μA212AT

Electrical Characteristics Unless otherwise noted: $V_{DD} = 5.0 \text{ V} \pm 5\%$, $V_{SS} = -5.0 \text{ V} \pm 5\%$, DGND = AGND = 0 V, $T_A = 0^{\circ}\text{C}$ to 70°C , typical characteristics specified at $V_{DD} = 5.0 \text{ V}$, $V_{SS} = -5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$; all digital signals are referenced to DGND, all analog signals are referenced to AGND.

Table 1 Operating and Test Modes

DOT	HS	SYNC	MOD1	MOD2	TEST	HSK1	HSK2	Description	SCT
0	_	X	Х	Х	1	1	1	Dotting Pattern (155 or 1200 bps)	INT
1 '	-	- '			1	0	0	Answer Tone	×
1 '	- '	_ '	- '		1	0	1	Force Continuous Mark	×
1 '	-	-	-	- '	1	1	0	Force Continuous Space	×
1 ′	1 1	1 1	0	0	1	1	1 1	ASYNC, 8 Bit	INT
1 '	1 1	1 1	0	1 1	1	1	1	ASYNC, 9 Bit	INT
1 '	1 1	1 1	1 1	1 1	1	1	1	ASYNC, 10 Bit	INT
1 '	1 1	1	1 1	0	1	1	1	ASYNC, 11 Bit	INT
1 '	1 1	0	1 1	1	1	1	1	SYNC, Internal	INT
1 '	1 1	0	1 1	0	1	1	1	SYNC, Slave	SCR
1 '	1 1	0	0	1 1	1	1	1	SYNC, External	ETC
- '	1 -	_ '	- '	- '	0	0	1	Analog Loop	ETC
1 '	- '	X	X	X	0	1	1	Local Digital Loop	SCR
1 '	1 1	Х	X	X	0	1	0	Response to Far End Request for RDL	SCR
1 '	0	Х	Х	Х	-	-	-	Low Speed Mode	X
1 '	X	X	Х	X	0	0	0	Dialer Mode, Note 1	X
1 '	1 '	-	- '	- '	0	1	0	Remote Digital Loop Initiate	X

Kev:

SCT - TX Buffer and PSK Modulator Clock

SCR - Receive Clock

ETC - External Clock Input

INT - Internal 1200 Hz Clock

X - Don't Care

- - Set as appropriate for desired operating condition.

Table 2 DTMF Encoding² (μA212AT only)

O/Ā	HS	MOD1	MOD2	DTMF Digit
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	*
1	0	1	1	#
1	1	0	0	Α
1	1	0	1	В
1	1	1	0	С
1	1	1	1	D

Notes

- DTMF digit is selected according to Table 2 for the μA212AT. TXSQ enables the tone generator: 1 = ON, 0 = OFF. TXSQ = 0 allows energy detection of call progress tone in both the μA212A and μA212AT.
- For DTMF to operate dialer mode must be asserted. TEST, HSK1 and HSK2 must be = 0.

Table 3 Remote Digital Loopback (RDL) Command Sequences

Modem Action	Controller Action	TEST	HSK1	HSK2	RLST
Data Mode		1	1	1	1
Initiate RDL: Disable scrambler Disconnect TXD Force 1 on RXD Transmit unscrambled mark (U.M.)	"INITIATE RDL"	0	1	0	1
Recognize Dotting for 231 – 308 ms Enable scrambler Transmit scrambled mark (S.M.)					
Recognize S.M. for 231 – 308 ms Connect TXD Unclamp RXD ''RDL ESTABLISHED''		0	1	0	0
Response to far end request: U.M. recognized for 154 – 231 ms "RDL REQUESTED"	"RDL RESPONSE OK"	1 0	1	1 0	0
Disconnect TXD Force 1 on RXD Force Sync Slave Mode Transmit Dotting					
S.M. recognized Internally loop Receiver to Transmitter "RDL ESTABLISHED"		0	1	0	1
Terminate RDL: Reset to Data Mode	TXSQ active 80 ms	1	1 1	1* 1	0 1

 $^{*\}overline{\text{TEST}} = \text{HSK1} = \text{HSK2} = 1$ may be asserted at anytime after "RDL ESTABLISHED" and before terminating.


Energy Detector

Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{thon} V _{thoff}	Off/On Threshold On/Off Threshold	Voltage Level at RXIN Pin In Data Mode		6.5 5.2		mV _{rms}
t _{on} t _{off}	Energy Detect Time Data Mode Loss of Energy Detect Time	at EDET Pin	105 10	155 17	205 24	ms ms
V _{thon} V _{thon} V _{thon}	Dialer Mode Off/On Threshold Dialtone Off/On Threshold Busy/Ringback	Voltage Level at RXIN Pin in Dialer Mode		10 4.6		mV _{rms}
t _{on}	Energy Detect in the Dialer Mode (Detecting Call Progress Tones) Energy Detect in the Dialer Mode (Detecting Call Progress Tones)	At EDET Pin	25 30	30 36	35 42	ms ms

System Performance

Symbol	Characteristic	Condition	Min	Тур	Max	Units
BER	Bit Error Rate: SNR required for BER = 10 ⁻⁵ @ 1200 bps on a 3002-C0 line, with 5 kHz white noise referred to 3 KHz. Figures shown are for originate mode. (Note: P _{line} values assume 4 dB net gain from line to RXIN)	P _{line} = -30 dBm P _{line} = -44 dBm		13 14		dB dB
	Telegraph Distortion	Back-to-Back, 300 bps (Low Speed Mode)		10		% Peak

Figure 2 Bit Error Rate vs Signal-to-Noise Ratio



PC0

Note

BER measured in synchronous mode, using an AEA S3A channel simulator.

Analog Line Interface

Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{line}	Output Level at TXO: Data Mode			0.7		V _{rms}
V_{tonh}	Output Level at TXO: DTMF HIGH Group			1.1		V _{rms}
V_{tonl}	Output Level at TXO: DTMF LOW Group			0.9		V_{rms}
VTXSQ	Output level at TXO:			0.5		mV _{rms}
P _{ext}	Extraneous frequency output relative to DTMF power.	Any DTMF digit			-20	dB
V _{oo}	Output Offset at TXO			5.0		mV

Masterclock Input

Symbol	Characteristic	Condition	Min	Тур	Max	Units
F _{clock}	Clock Frequency			3.6864		MHz
Tolcik	Clock Frequency Tolerance		01		+.01	%
V _{exth}	External Clock Input HIGH	XTL2 driven and XTL1	4.5			٧
V_{extI}	External Clock Input LOW	grounded XTL2 driven and XTL1 grounded			0.5	٧

Digital Interface

Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{IL}	Input Voltage LOW				0.6	>
V _{IH}	Input Voltage HIGH		2.2			V
VoL	Output Voltage LOW	I _L = 2.0 mA			0.6	٧
V _{OH}	Output Voltage HIGH	$I_{L} = -2.0 \text{ mA}$	3.0			٧
IL.	Input Current LOW	DGND ≤ V _{IN} ≤ V _{IL} , All Digital Inputs	-100			μΑ
lін	Input Current HIGH	$V_{IH} \leq V_{IN} \leq V_{DD}$	-50			μΑ
I _{DD}	Operating Current	V _{DD} = 5.0 V No Analog Signals		4.3	10	mA
Iss	Operating Current	V _{SS} = -5.0 V No Analog Signals		-2.7	-5.0	mA

Transmit Buffer (Character Asynchronous Mode)

Symbol	Characteristic	Condition	Min	Тур	Max	Units
L _{txchar}	Input Character Length	Start bit + data bits + stop bit	8		11	bits
R _{txchar} L _{break}	Intracharacter Signaling Rate Input Break Sequence Length	At TXD pin At TXD pin	1170 23	1200	1212	bps bits

μ **A212A •** μ **A212AT**

Receive Buffer (Character Asynchronous Mode) Carrier Frequencies and Signaling Rates

Symbol	Characteristic	Condition	Min	Тур	Max	Units
R _{txchar} F _{cxr} (ORIG) F _{cxr} (ANS) Baud	Intracharacter Signaling Rate HS Cxr Freq. (Orig. Mode) HS Cxr Freq. (Ans. Mode) Dibit Rate	At RXD pin Unmodulated Carrier Unmodulated Carrier High Speed Mode		1219.05 1200 2400 600		bps Hz Hz Baud
F _{mark} (ORIG) F _{space} (ORIG)	Mark Frequency Originate Mode (1270) Space Frequency Originate Mode (1070)	Low Speed Mode Low Speed Mode		1269.42 1066.67		Hz Hz
F _{mark} (ANS) F _{space} (ANS)	Mark Frequency Answer Mode/Answer Tone (2225) Space Frequency Answer Mode (2025)	Low Speed Mode		2226.09 2021.05		Hz Hz
F _{tonl}	DTMF Low Frequency Tone Group	Dialer Mode		698.2 771.9 853.3 942.3		Hz
F _{tonh}	DTMF High Frequency Tone Group	Dialer Mode		1209.4 1335.7 1476.9 1634.0		Hz
T _{ol}	Tolerance of all above Frequencies/Data Rates		-0.01		+0.01	%
bps	Data Rate	Low Speed Mode	0	i i	300	bps



DTMF Dialing, the μ A212A and μ A212AT

Technical Bulletin M-1 April 1986

Garry Shapiro, Advanced Signal Processing Division

The μ A212A—the world's first and lowest power 1200/300 b/s single-chip modem—will be joined, at about midyear, by the μ A212AT. The second in a series of Fairchild modem IC products, the μ A212AT is pin-compatible with the μ A212A with the addition of an integral DTMF tone generator. This Bulletin summarizes factors to be considered in current μ A212A-based modem designs for migration to the μ A212AT.

DTMF Access

The μ A212AT DTMF tone generator is accessed via the Dialer mode, which is asserted by setting

TEST = HSK1 = HSK2 = 0. In the μ A212A, *Dialer* mode offers only call-progress tone detection, but, in the μ A212AT, both call-progress tone detection and DTMF tone generation are provided. The DTMF output is enabled by $\overline{\text{TXSQ}} = 1$ and disabled by $\overline{\text{TXSQ}} = 0$; $\overline{\text{EDET}}$ should be ignored when DTMF tones are being generated. See Table 1.1.

Table 1.1. Dialer Mode

TXSQ	μ Α212Α	μ Α212ΑΤ
0	Call-progress	Call-progress
1	Call-progress	DTMF generation

DTMF Tone-Pair Selection

The μ A212AT employs 4 pins (O/ \overline{A} , HS, MOD1, and MOD2) to generate 1 each of the 4 LOW and 4 HIGH group DTMF tones; nominal tone frequencies are shown in Table 1.2. Table 1.3 displays the DTMF Encoding matrix.

Table 1.2 Tone Frequencies (Hz)

Low Group		High Group			
F (Nom.)	F (Act.)	F (Nom.)	F (Act.)		
697	698.2	1209	1209.4		
770	771.9	1336	1335.7		
852	853.3	1477	1476.9		
941	942.3	1633	1634.0		

Output Characteristics

Table 1.4 summarizes nominal output levels at the TXO pin for Data mode, and for the DTMF Low and High tone groups. Absolute values and values relative to Data mode are shown.

Mode	V _{txo(rms)}	Relative (dB)
Data	0.70	0
DTMF Low	0.88	+2
DTMF High	1.11	+4

Therefore, if Data mode output power to a 600 Ω load is -9 dBm, tone output power is -7 dBm (Low group) and -5 dBm (HIGH group). These levels, as well as harmonic and out-of-band energy values conform to the requirements of EIA RS-496.

μA212AT Design-In Considerations

The μ A212A and μ A212AT are pin-compatible and functionally identical for all modes except DTMF tone generation. The μ A212AT can therefore replace the μ A212A in all current and future designs, provided that the following considerations are observed:

- Ensure Proper Control Of The TXSQ Pin When In Dialer Mode. See Table 1.1.
- Provide μController Lines For The O/A, HS, MOD1
 And MOD2 Pins, if any are not presently provided.
- Plan For Replacement Of The Present Tone Dialing Scheme. Current μA212A designs with DTMF dialing often employ a dialer chip or a DAC. Ensure that downstream removal of such parts will not affect the design.
- Allow ROM Space. Since DTMF control code replaces the previous scheme, this should not usually be a problem.

Table 1.3 DTMF Encoding Matrix (TEST = HSK1 = HSK2 = 0, TXSQ = 1)

H/S	MOD1	MOD2	DTMF Digit
0	0	0	0
	0	1	1
	1	0	2
	1	1	3
1	0	0	4
	0	1	5
	1	0	6
	1	1	7
0	0	0	8
	0	1	9
	1	0	*
	1	1	#
1	0	0	Α
	0	1	В
	1	0	С
	1	1	D
	1	0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1



μ**A212K** 1200/300 bps Full Duplex **Modem Designer's Kit**

Advanced Signal Processing Division

Description

The μ A212K Designer's Kit supports the Fairchild μ A212A modem. The purpose of the kit is essentially threefold:

- To provide a convenient means of demonstrating the capabilities, features and performance of the μA212Athe world's first single-chip 212A modem IC.
- To facilitate the design of applications-specific control firmware for the μA212A.
- To provide a FCC registered DAA design reference and Hybrid design support.

The Designer's Kit includes the following materials:

1. The μ A212A Modem Board is a 1200/300 b/s, full-duplex, originate/answer, stand alone "smart" 212A modem board. Compatible with the Hayes Smartmodem 1200^{TM} command set, Demo Board supports features not found on Smartmodem TM , including call progress tone detection (in addition to audio line monitoring) and support of the Remote Loopback test mode. Demo Board showcases all features and modes of the μ A212A IC, except the use of 8 and 9 bit asynchronous characters, which are incompatible with the Hayes "AT" protocol. Synchronous operation is available, and is particularly useful for bit error rate testing. All modes and options are via software control.

Demo Board operates with received line signals from -45 to >-10 dBm, and transmits at a nominal -10 dBm into a 600 Ω load.

2. The µA212A Designer's Manual

a. Overview and Hardware. This part summarizes features, interface requirements (power, control, telephone line), and modem architecture. It enables the user to quickly go online and to become familiar with modem operation. b. $\mu A212A$ Modem Demonstration Program (Ver. 1.27). This is an extensive discussion of Demo Board control firmware, and is primarily intended to assist designers developing firmware for $\mu A212A$ -based products. It is presented within the framework of the familiar Hayes Smartmodem 1200^{TM} command set, and may be considered a superset of that de-facto industry standard. Although written for the 6801 microcontroller, the organization and modularization of the code are applicable to most of the microcontrollers currently available.

3. To Assist Hardware and Firmware Development

- a. a circuit schematic diagram and parts list b. Technical Bulletin M3: DAA/Hybrid Design Programs for the $\mu A212A$
- c. a 5.25" floppy disk containing 6801 source listings and utilities. Object listings are also available to those requiring them.

Consult your local FairtechTM Center, Salesoffice or Advanced Signal Processing Division for further details, reference materials and information regarding new modem and design support products.





	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASIC™	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
	Data Acquisition	10
^	Special Functions	11
\$	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
	Hi-Rel Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20

Alpha Numeric Index, Industry Cross Reference, Ordering Information





Aerospace and Defense Processing

Aerospace and Defense Processing

Processing to MIL-M-38510 and MIL-STD-883 is performed by a totally dedicated Business Unit within the Linear Division of Fairchild to serve the unique Linear components requirements of our various military customers. Fairchild Linear has been committed to the Linear Hi Rel program for many years and intends to continue to maintain a leadership position in that market segment.

The Aerospace and Defense program offers four levels of processing flows as noted below. These flows would normally satisfy a majority of customer requirements.

- Jan-Level "B" Full compliance to MIL-M-38510 Jan program and QPL listings as published by Defense Electronics Supply Center.
- Military (DESC) Drawing Conformance to Class "B" process requirements to DESC selected item drawings.
- "QB" Flow Conformance to Class "B" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electricals.
- "QS" Flow Conformance to Class "S" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electricals and including wafer lot acceptance per Figure 3A.

JAN Qualified (MIL-M-38510) Class "B" Program
The JAN Program offers the customer a standard of product processing, quality and reliability that is well documented by the manufacturer and monitored by the Defense Electronics Supply Center (DESC) of the U.S. Government. The products are manufactured in the U.S. in a government certified facility to the requirements of MIL-M-38510 and individual product specifications as called out in the MIL-M-38510 "Slash Sheets". The DESC certification is based on standardized documentation for design, process-

ing, test methods, laboratory suitability, product assurance program, and personnel training. Facilities and documentation are audited by DESC prior to certification and periodically thereafter.

Fairchild Linear maintains a very active MIL-M-38510 Qualified Products List (QPL) Program and has maintained a leadership position in the total number of Linear QPL's for many years.

An outline of the JM35810 Class "B" flow is given in Figure 1.

DESC Selected Item Drawings


DESC Selected Item Drawings or Military Drawings provide and industry standard specification in compliance with Class "B" requirements for devices that are not JAN qualified. These products are dual marked with the DESC Military Drawing Number as well as the industry standard device number.

Linear "QB" Flow (MIL-STD-883 Class "B")

Fairchild's "QB" process flow can fill customer needs when a desired product is not available on JAN QPL or when system requirements call for a cost effective but reliable alternative to the full JAN program. The product is processed to MIL-STD-883 methods as specified in Figure 1. Electrical testing is performed to Fairchild Standard Schematic as defined on the data sheets.

"QS" Flow

Fairchild Linear offers a capability to fulfill basic processing requirements of Class "S" at wafer fabrication, assembly, environmental screening and test/finish on selected popular devices. It is our intent to standardize the processing of Class "S" products to the "QS" flow shown in Figures 3A, 3B, and 3C so that customer requirements for Class "S" can be accommodated. Fairchild does not currently hold a Class "S" certification from DESC.



Notes:

Defines minimum time and temperature, greater temperature and/or longer time used for some packages types.

Or lower G levels as allowed for larger packages per MIL-STD-883, Method 5004.

Figure 2 JAN Part Numbering System

J M 38510/ 101 01 B G C

Defines

Device

Type

s

В

JAN Designator Cannot be market with "J" unless qualified on Part I or Part II of the QPL General Procurement Spec Refers to Detail Spec 101 Op Amps 102 Voltage Regulators 103 Comparators 104 Interface

106 Voltage Followers107 Positive Fixed Voltage Regulators108 Transistor Arrays

109 Timers 110 Quad Op Amps 112 Voltage Comparator 113 D to A Converter

115 Negative Fixed Voltage Regulators117 Positive Adjustable Voltage Regulators118 Negative Adjustable Voltage Regulators

119 Low Power, Low Noise, Bi-Fet Op Amps

Processing Package Type Level A 14-lead 1/4 x

A 14-lead 1/4 x 1/4 Flatpak
B 14-lead 1/4 x 1/2 Flatpak
C 14-lead 1/4 x 3/4 Dip
D 14-lead 1/4 x 3/8 Flatpak

E 16-lead 1/4 x 7/8 Dip F 16-lead 1/4 x 3/8 Flatpak G 8-lead Can H 10-lead 1/4 x 1/4 Flatpak

I 10-lead Can J 24-lead 1/2 x 1 1/4 Dip K 24-lead 3/8 x 5/8 Flatpak Lead Finish

C Gold Plate

X Any Finish

Above

A Hot Solder Dip B Tin Plate

K 24-lead 3/8 x 5/8 Flatpak L 24-lead 3/8 x 1/2 Flatpak X 3-lead TO-5 Can

Y 2-lead TO-3 Can
Z 24-lead 1/4 x 3/8 Flatpak
2 20 Terminal LCC

Linear JAN Generic Part Numbers

M38510/	01	02	03	04	05	06	07	80	09	10
101	741	747	101A	108A	2101A	2108A	118	1558		
102	723									
103	710	711	111	2111						
104	55107	55108	9614	9615						
106	110	2110								
107	109	78M05	78M12	78M15	78M24	7805	7812	7815	7824	
108	3045									
109	555									
110	148	4156	4136	124						
112	139									
113	0802	0801								
115	79M05	79M12	79M15	79M24	7905	7912	7915	7924		
117	117H	117K	150	138						
119	771	772	774							

Note

Dated material. Please contact Fairchild for latest revisions.


"QS" Processing

The Linear Division has a standardized "QS" flow for all processing steps through Assembly, Test, Burn-In and Finish that will meet the requirements of a majority of customers and thus reduce the need for custom Class "S" process flows.

Figure 3A "QS" Minimum Wafer Lot Acceptance Steps

process flows. in Class "S"

The flow charts that follow provide the major steps and acceptance criteria utilized for the processes and should form the basis for any Class "S" business negotiations with Linear Marketing. These flow charts will also provide a prospective customer with Fairchild Linear's capabilities in Class "S" processing.







Figure 3B "QS" Assembly Flow



Note

Piece part traceability maintained when desired.

Figure 3C "QS" Environmental and Finish Processing "QS" Test, Burn-In and Final Acceptance (Typical) (Typical) PRE-BURN-IN ELECTRICAL PER APPLICABLE DEVICE SPECIFICATION ASSEMBLED CLASS "S" LOT (SLASH SHEET) STABILIZATION BAKE - METHOD 1008 BURN-IN 240 HOURS AT 125°C OR PER FIGURE 1015-1 OF CONDITION C (Note 1) MIL-STD-883 POST BURN-IN ELECTRICAL PER APPLICABLE DEVICE SPECIFICATION TEMPERATURE CYCLING — METHOD 1010 CONDITION C (SLASH SHEET) CONSTANT ACCELERATION — METHOD 2001 Y1 ORIENTATION CONDITION E PERCENT DEFECT ALLOWABLE (PDA) CALCULATION (Note 2) PARTICLE IMPACT NOISE DETECTION (PIND) — METHOD 2020 CONDITION A FINE AND GROSS LEAK TEST - METHOD 1014 QUALITY CONFORMANCE INSPECTION, METHOD 5005 GROUPS A, B, C, AND D. LIMITS AND CONDITIONS PER APPLICABLE DEVICE SPECIFICATIONS FINE LEAK TEST — METHOD 1014, CONDITION B GROSS LEAK TEST — METHOD 1014, CONDITION C (SLASH SHEET). RADIOGRAPHIC (X-RAY) (2 VIEWS) METHOD 2012 EXTERNAL VISUAL - METHOD 2009 25°C SCREEN EXTERNAL VISUAL AND PACK - METHOD 2009 SERIALIZATION AND MARKING (MAXIMUM 4 CHARACTERS AND ON FLATPACK SERIALIZATION ON BOTTOM ONLY) PLANT CLEARANCE SHIP

Notes

- Defines minimum time and temperature, greater temperature and/or longer time used for some packages types.
- Or lower G levels as allowed for larger packages per MIL-STD-883, Method 5004.

	Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASIC™	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
	Data Acquisition	10
	Special Functions	11
^	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
	Hi-Rel Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20



MIL-STD-883

November 1985 - Rev 05

Description


The µA105QB is a monolithic positive voltage regulator constructed using the Fairchild Planar Epitaxial process. Applications for this device include both linear and switching regulator circuits with output voltages greater than 4.5 V. This device will not oscillate when confronted with varying resistive and reactive loads and will start reliably regardless of the load within the ratings of the circuit. It also features fast response to both load and line transients.6

- Low Standby Current Drain
- Adjustable Output Voltage From 4.5 To 40 V
- High Output Current Exceeding 10 A With External Components
- Load Regulation Better Than 0.1%, Full Load With **Current-Limiting**

μ A105QB Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

	Case/	Package Code			
Part No.	Finish	Mil-M-38510, Appendix C			
μA105HMQB	GC	A-1 8-Lead Can			

μ A 105QB

Absolute Maximum Ratings

Storage Temperature Range Operating Temperature Range Lead Temperature (soldering, 60 s) Internal Power Dissipation 12

-65°C to +175°C -55°C to +125°C 300°C

330 mW 50 V 40 V

Input Voltage Input/Output Voltage Differential Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A

Can

- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. V_{IR} and $V_{I} V_{O}$ are guaranteed by the FBSV test.
- 8. VOR is guaranteed by the FBSV and the VR LOAD tests.
- 9. The line and load regulation specifications are given for the condition of constant chip temperature. Temperature drift effects must be taken into account separately for high dissipation conditions.
- 10. The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The improvement factor will be approximately equal to the composite current gain of the added transistor.
- 11. With no external pass transistor.
- 12. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.


μ A105QB

 μ A105QB Electrical Characteristics These specifications apply for input and output voltages within the ranges given and for a divider impedance seen by the feedback terminal of 2 k Ω unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgr
FBSV	Feedback Sense Voltage	V _I = 50 V, V _O = 20 V	1.63	1.81	٧	1	1
	,	V _I = 8.5 V, V _O = 4.5 V	1.63	1.81	٧	1	1
V _{IR}	Input Voltage Range ⁷		8.5	50	٧	1	1
V _{OR}	Output Voltage Range ⁸		4.5	40	٧	1	1
V _I – V _O	Input/Output Voltage Differential ⁷		3.0	30	٧	1	1
V _{R LINE}	Line Regulation ⁹	$9.5 \text{ V} \le \text{V}_{\text{I}} \le 11.5 \text{ V}, \text{ V}_{\text{O}} = 4.5 \text{ V}$		0.03	%/V	1	1
		25 V \leq V ₁ \leq 50 V, V _O = 20 V		0.03	%/V	1	1
		46 V ≤ V _I ≤ 50 V, V _O = 40 V		0.03	%/V	1	1
		8.5 $V \le V_1 \le 9.5 \text{ V}, V_0 = 4.5 \text{ V}$		0.06	%/V	1	1
V _{R LOAD}	Load Regulation ^{9,10}	$V_I = 50 \text{ V}, V_O = 40 \text{ V},$ 0 mA \leq I_ \leq 12 mA,		0.05	%	1	1
		$R_{SC} = 10 \Omega$		0.1	%	1	2,3
Ts	Temperature Stability of FBSV	25°C ≤ T _A ≤ 125°C		1.0	%	4	2
		-55°C ≤ T _A ≤ 25°C		1.0	%	4	3
I _{SCD}	Standby Current Drain	V ₁ = 50 V, V _O = 20 V		2.0	mA	1	1
V _{CLS}	Current Limit Sense Voltage ¹¹	9.0 $V \le V_I \le 40 \text{ V}$, $V_O = 0 \text{ V}$, $R_{SC} = 10 \Omega$	225	375	mV	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$C_{REF} = 10 \mu F$, $f = 10 \text{ kHz}$		0.02	%/V	4	4
S	Long Term Stability of FBSV			1.0	%/1000 hrs	4	1

μ A105QB

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 November 1985 - Rev 0⁵ Aerospace and Defense Data Sheet Linear Products

5 Volt Regulator


Description

The $\mu A109QB$ is a complete 5 volt regulator constructed using the Fairchild Planar Expitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. It is intended for use as a local regulator, eliminating noise and distribution problems associated with single point regulation. If adequate heat sinking is provided, this regulator can provide over 1 A output current. The $\mu A109QB$ is intended primarily for use with TTL and DTL logic and is completely specified under worst case conditions to match the power supply requirements of these logic families. In addition to use as a fixed 5 V regulator, this device can be used with external components to obtain adjustable output voltages and currents and as the power pass element in precision regulators. 6

- Output Current In Excess Of 1 A
- Specified To Match Worst Case TTL And DTL Requirements
- No Internal Components
- Internal Thermal Overload Protection
- Output Transistor Safe-Area Compensation


Connection Diagram 3-Lead TO-39 Can (Top View)

 μ A109QB



Lead 3 connected to case.

Connection Diagram 2-Lead TO-3 Can (Top View)



Package Code

Order Information

Part No.	Finish	Mil-M-38510, Appendix C
μA109HMQB	XC	3-Lead Can
μA109KMQB	YC	2-Lead Can
JAN Product A	vailable	
10701	BXC	3-Lead Can

Case/

μ A109QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation 10 Can Without Heat Sink HMQB¹¹ 0.18 W Can With Heat Sink HMQB¹² 0.5 W Can Without Heat Sink KMQB¹³ 0.71 W Can With Heat Sink KMQB14 5.6 W 35 V Input Voltage

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W for HMQB and $P_D \le 15$ W for KMQB.
- 9. Device shall turn-on at $V_i \leqslant$ 9 V and shall remain on when the input is returned to 10 V.
- 10. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

μ A109QB


 $\mu \text{A109HQB, } \mu \text{A109KQB}$ Electrical Characteristics $C_{\text{I}} = 0.33 \mu \text{F, } C_{\text{O}} = 0.1 \ \mu \text{F, unless otherwise specified.}^{7}$

Symbol	Characteristic	Con	Condition		Max	Unit	Note	Subgrp
		нмов	KMQB					
Vo	/ _O Output Voltage		V _I = 10 V		5.3	V	1	1
		I _L = 350 mA	I _L = 500 mA	1				
V _O	Output Voltage ⁸	$8.0 \text{ V} \leqslant \text{V}_{\text{I}} \leqslant 20$ $5.0 \text{ mA} \leqslant \text{I}_{\text{L}} \leqslant \text{I}_{\text{N}}$		4.6	5.4	٧	1	1,2,3
		I _{Max} = 350 mA	I _{Max} = 1.0 A					
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$V_I = 7.0 \text{ V}$ $I_L = 5.0 \text{ mA}, 25^\circ$	°C ≤ T _A ≤ 125°C		2.0	mV/°C	4	2
		$V_I = 7.0 \text{ V}$ $I_L = 5.0 \text{ mA}, -59$	5°C ≤ T _A ≤ 25°C		2.0	mV/°C	4	3
V _{R LINE}	Line Regulation	7.0 V ≤ V ₁ ≤ 25	٧		50	mV	1	1
		I _L = 200 mA	I _L = 500 mA					
V _{R LOAD}	Load Regulation	V _I = 10 V, 5.0 n	nA ≤ I _L ≤ I _{Max}		100	mV	1	1
		I _{Max} = 500 mA	I _{Max} = 1.0 A					
I _{SCD}	Standby Current Drain	7.0 $V \leq V_1 \leq 25$	٧		10	mA	1	1
		I _L = 350 mA	I _L = 500 mA					
ΔI_{SCD}	ΔI _{SCD} Standby Current Drain Change		8.0 V ≤ V _I ≤ 25 V		0.8	mA	1	1,2,3
(LINE)	(vs Line Current)	I _L = 200 mA	I _L = 500 mA		[
ΔI _{SCD}	Standby Current Drain Change	V _I = 10 V, 5.0 m	nA ≤ I _L ≤ I _{Max}		0.5	mA	1	1,2,3
(LOAD)	(vs Load Current)	I _{Max} = 350 mA	I _{Max} = 1.0 A					
los	Output Short Circuit Current	V _I = 35 V	HMQB		2.0	Α	1	1
			KMQB		2.8	Α	1	1
V _{START}	Voltage Start ⁹			4.7		٧	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = 10 V, f = 24	400 Hz	60		dB	1	4
		I _L = 125 mA	I _L = 350 mA					
No	Noise	V _I = 10 V, 10 H	z≤f≤10 kHz		125	μV_{rms}	4	9
		I _L = 50 mA	I _L = 100 mA					
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	V _I = 10 V (V _{pulse}	e = 3.0 V)		15	mV/V	4	9
		I _L = 5.0 mA	I _L = 5.0 mA					
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response				2.0	mV/mA	4	9
		$I_L = 50 \text{ mA}$ $\Delta I_L = 200 \text{ mA}$	$I_L = 100 \text{ mA}$ $\Delta I_L = 400 \text{ mA}$					
S	Long Term Stability of V _O	V _I = 10 V			0.5	%/1000 hrs	4	9


μ A109QB

Primary Burn-In Circuit

(38510/10701 may be used by FSC as an alternate.)



Equivalent Circuit



Note

- Capacitor value necessary to suppress oscillations.
- 2. μ A109HMQB: R9 = 400 Ω , R11 = 0.6 Ω , R16 = 6 k Ω . μ A109KMQB: R9 = 100 Ω , R11 = 0.3 Ω , R16 = 2 k Ω .



MIL-STD-883 November 1985 – Rev 0⁵

Description

The μ A117HQB is a 3-terminal adjustable positive voltage regulator capable of supplying in excess of 0.5 A over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current-limiting, thermal shutdown and safearea compensation, making it essentially blow-out proof.


The μ A117HQB serves a wide variety of applications including local, on-card regulation. This device also makes an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the μ A117HQB can be used as a precision current regulator.

- Output Current In Excess Of 0.5 A
- Output Adjustable Between 1.2 V And 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting Constant Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications

μA117HQB 3-Terminal Positive Adjustable Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Order Information

Part No. Case/ Finish

μA117HMQB XC 3-Lead Can

Mil-M-38510, Appendix C

Package Code

μA117HQB

Absolute Maximum Ratings

Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰
Can With Heat Sink¹¹
Input/Output Differential Voltage

-65°C to +175°C
-55°C to +125°C
-55°C to +125°C
-50°C to +175°C
-55°C to +125°C
-55°C to +125°C
-55°C to +175°C
-55°C to +125°C
-55

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


μ A117HQB

 μ A117HQB Electrical Characteristics I_L = 50 mA, unless otherwise specified. ⁷

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸	V _I = 4.25 V, I _L = 5.0 mA	1.2	1.3	V	4	1
		V _I = 4.25 V, I _L = 500 mA	1.2	1.3	٧	1	1,2,3
		V _I = 41.3 V, I _L = 5.0 mA	1.2	1.3	٧	1	1,2,3
		V _I = 41.3 V, I _L = 50 mA	1.2	1.3	٧	1	1
V _{R LINE}	Line Regulation	4.25 V ≤ V _I ≤ 41.3 V		9.0	mV	1	1
				18.5	mV	1	2,3
V _{R LOAD}	Load Regulation	V _I = 6.25 V, V _O = V _{REF} ,		12	mV	1	1
		$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$		12	mV	1	2,3
l _{adj}	Adjustment-Lead Current	V _I = 6.25		100	μΑ	1	1,2,3
Δl _{adj} (LINE)	Adjustment-Lead Current Change (vs Line Voltage)	$3.75 \text{ V} \leq \text{V}_{\text{I}} \leq 41.3 \text{ V},$ $\text{I}_{\text{L}} = 150 \text{ mA}$		5.0	μΑ	1	1,2,3
Δl _{adj} (LOAD)	Adjustment-Lead Current Change (vs Load Current) ⁸	10 mA ≤ I _L ≤ 500 mA		5.0	μΑ	1	1,2,3
los	Output Short Circuit Current	V _I = 4.25 V	0.5	1.8	Α	4	1
		V _I = 40 V	0.05	0.5	Α	4	1
V _{REF}	Reference Voltage ⁸	4.25 $V \le V_{ } \le 41.3 V$, 10 mA $\le I_{L} \le 500 \text{ mA}$	1.2	1.3	٧	1	1,2,3
la	Minimum Load Current to	V _I = 41.3 V		5.0	mA	1	1,2,3
	Maintain Regulation	4.25 V ≤ V _I ≤ 14.25 V	0.5	3.0	mA	4	1
I _{Max}	Maximum Output Current ⁸	V _I = 12 V		600	mA	1	1,2,3
		V _I = 41.3 V	50		mA	1	1
V _{RTH}	Thermal Regulation	$V_{l} = 19.5 \text{ V}, I_{L} = 550 \text{ mA}, \\ 0.5 \text{ ms} \leq t \leq 20 \text{ ms}$	-40	40	mV	1	1
V _{START}	Voltage Start	V _I = 4.3 V	1.2	1.3	٧	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I - V_O = 5.0 \text{ V}, I_L = 125 \text{ mA},$ $e_i = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$	65		dB	1	1,2,3
No	Noise	$I_L = 50$ mA, 10 Hz $\leq f \leq 10$ kHz		120	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_I - V_O = 5.0 \text{ V}, I_L = 10 \text{ mA}, \\ \Delta V_I = 3.0 \text{ V}$		6.0	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_1 - V_O = 5.0 \text{ V}, I_L = 50 \text{ mA},$ $\Delta I_L = 200 \text{ mA}$		0.6	mV/mA	4	9
S	Long Term Stability of V _O			1.0	%/1000 hrs	4	1

μ A117HQB

Primary Burn-In Circuit (38510/11703 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.

Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section



MIL-STD-883 November 1985 - Rev 0⁵

Description

The μ A117KQB is a 3-terminal adjustable positive voltage regulator capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current-limiting, thermal shutdown and safearea compensation, making it essentially blow-out proof.


The μ A117KQB serves a wide variety of applications including local, on-card regulation. This device also makes an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the μ A117KQB can be used as a precision current regulator.⁶

- Output Current In Excess Of 1.5 A
- Output Adjustable Between 1.2 V And 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting Constant Temperature
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications

μ A117KQB 3-Terminal Positive Adjustable Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

 Case/
 Package Code

 Part No.
 Finish
 Mil-M-38510, Appendix C

 μΑ117ΚΜΩΒ
 YC
 2-Lead Can

μ A117KQB

Absolute Maximum Ratings

Input/Output Differential Voltage

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰ 0.71 W
Can With Heat Sink¹¹ 5.6 W

40 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 20$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.


μ A117KQB

 $\mu {\rm A117KQB}$ Electrical Characteristics I_L = 500 mA, unless otherwise specified. 7

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸	V _I = 4.25 V, I _L = 5.0 mA	1.2	1.3	٧	4	1
		V _I = 4.25 V, I _L = 1.5 A	1.2	1.3	٧	1	1,2,3
		V _I = 41.3 V, I _L = 5.0 mA	1.2	1.3	٧	1	1,2,3
		V _I = 41.3 V, I _L = 250 mA	1.2	1.3	٧	1	1
V _{R LINE}	Line Regulation	4.25 V ≤ V _I ≤ 41.3 V		9.2	mV	1	1
				18.5	mV	1	2,3
V _{R LOAD}	Load Regulation	$V_{I} = 6.25 \text{ V}, V_{O} = V_{REF},$		3.8	mV	1	1
		10 mA ≤ I _L ≤ 1.5 A		12.5	mV	1	2,3
l _{adj}	Adjustment-Lead Current	V _I = 6.25 V		100	μΑ	1	1,2,3
Δl _{adj} (LINE)	Adjustment-Lead Current Change (vs Line Voltage)	$3.75 \text{ V} \leq \text{V}_{\text{I}} \leq 41.3 \text{ V},$ $\text{I}_{\text{L}} = 150 \text{ mA}$		5.0	μΑ	1	1,2,3
Δl _{adj} (LOAD)	Adjustment-Lead Current Change (vs Load Current) ⁸	$V_1 = 6.25 \text{ V},$ 10 mA \leq I _L \leq 1.5 A		5.0	μΑ	1	1,2,3
los	Output Short Circuit Current	V _I = 4.25 V	1.5	3.5	Α	4	1
		V _I = 40 V	0.18	1.0	Α	4	1
V _{REF}	Reference Voltage ⁸	4.25 $V \le V_1 \le 41.3 V$, 10 mA $\le I_L \le 1.5 A$	1.2	1.3	٧	1	1,2,3
la	Minimum Load Current to	V _I = 41.3 V		5.0	mA	1	1,2,3
	Maintain Regulation	4.25 V ≤ V _I ≤ 14.25 V	0.5	3.0	mA	4	1
I _{Max}	Maximum Output Current ⁸	V _I = 12 V		1.5	Α	1	1,2,3
		V _I = 41.3 V	0.25		Α	1	1
V _{RTH}	Thermal Regulation	$V_1 = 19.5 \text{ V}, I_L = 1.2 \text{ A}, \\ 0.5 \text{ ms} \leqslant t \leqslant 20 \text{ ms}$	-40	40	mV	1	1
V _{START}	Voltage Start	V _I = 4.3 V	1.2	1.3	٧	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I - V_O = 5.0 \text{ V}, I_L = 500 \text{ mA},$ $e_i = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$	65		dB	1	1,2,3
N _O	Noise	$I_L = 100 \text{ mA},$ 10 Hz \leq f \leq 10 kH z		120	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_I - V_O = 5.0 \text{ V}, I_L = 10 \text{ mA}, \\ \Delta V_I = 3.0 \text{ V}$		6.0	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_1 - V_O = 5.0 \text{ V}, I_L = 100 \text{ mA},$ $\Delta I_L = 400 \text{ mA}$		0.3	mV/mA	4	9
S	Long Term Stability of V _O			1.0	%/1000 hrs	4	1

μ A117KQB

Primary Burn-In Circuit (38510/11704 may be used by FSC as an alternate)



1. Capacitor value necessary to suppress oscillations.

Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section



MIL-STD-883 November 1985 - Rev 0¹

Description

The μ A138QB is an adjustable 3-terminal positive voltage regulator capable of supplying in excess of 5.0 A over a 1.2 V to 32 V output range. It is exceptionally easy to use and requires only two resistors to set the output voltage. A unique feature of the μ A138QB is time dependent current-limiting. The current-limit circuitry allows peak currents of up to 12 A to be drawn from the regulator for short periods of time. This allows it to be used with heavy transient loads and also speeds start-up under full-load conditions. Under sustained loading conditions, the current-limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.²

- High Peak Output Current
- High Output Current
- Output Adjustable Between 1.2 V And 32 V
- Low Load Regulation
- Low Line Regulation
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications


Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

μA138QB 5-Amp Positive Adjustable Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

μA138KMQB

Part No. Case/

YC 2-Lead C

Mil-M-38510, Appendix C 2-Lead Can

Package Code



MIL-STD-883 November 1985 - Rev 0¹

Description

The μ A150QB is an adjustable 3-terminal positive voltage regulator capable of supplying in excess of 3.0 A over a 1.2 V to 33 V output range. It is exceptionally easy to use and requires only two external resistors to set the output voltage. A unique feature of the μ A150QB is time dependent current-limiting. The current-limit circuitry allows peak currents of up to 6.0 A to be drawn from the regulator for short periods of time. This allows it to be used with heavy transient loads and also speeds start-up under full-load conditions. Under sustained loading conditions, the current-limit decreases to a safe value protecting the regulator. Also included on the chip are thermal overload protection and safe-area protection for the power transistor. Overload protection remains functional even if the adjustment lead is accidentally disconnected.²

- High Output Current
- Output Adjustable Between 1.2 V And 33 V
- Low Load Regulation
- Low Line Regulation
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation
- Floating Operation For High Voltage Applications


Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

μA150QB3-Amp PositiveAdjustable Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

μA150KMQB

Part No. Case/

Finish YC Package Code Mil-M-38510, Appendix C

2-Lead Can



MIL-STD-883 July 1986—Rev 0¹

Description

The μ A431QB is a 3-lead adjustable shunt regulator with guaranteed temperature stability over the entire temperature range. The output voltage may be set at any level greater than 2.5 V (V_{REF}) up to 36 V merely by selecting two external resistors that act as a voltage divided network. Due to the sharp turn-on characteristics this device is an excellent replacement for many zener diode applications.²

- Typical Temperature Coefficient 50 ppm/°C
- Temperature Compensated For Operation Over The Full Temperature Range
- Programmable Output Voltage
- Fast Turn-On Response
- Low Output Noise


Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.


μA431QB Adjustable Precision Shunt Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead DIP (Top View)



Connection Diagram 20-Terminal CCP (Top View)



	Case/	Package Code				
Part No.	Finish	Mil-M-38510, Appendix C				
μA431RMQB	PA	D-4 8-Lead DIP				
μA431LMQB	2C	C-2 20-Terminal CCP				



MIL-STD-883 July 1986—Rev 0¹

Description

The µA494QB is a monolithic integrated circuit which includes all the necessary building blocks for the design of pulse width modulated (PWM) switching power supplies, including push-pull, bridge, and series configurations. The device can operate at switching frequencies between 1.0 kHz and 300 kHz and output voltages up to 40 V.²

- Uncommitted Output Transistors Capable Of 200 mA Source Or Sink
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Internal Protection From Double Pulsing Of Outputs With Narrow Pulse Widths Or With Supply Voltages Below Specified Limits
- Dead Time Control Comparator
- Output Control Selects Single-Ended Or Push-Pull Operation
- Easily Synchronized (Slaved) To Other Circuits


Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.


μA494QB Pulse Width Modulated Control Circuit

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Connection Diagram 20-Terminal CCP (Top View)



Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA494DMQB	EB	D-2 16-Lead DIP
μA494LMQB	2C	C-2 20-Terminal CCP



MIL-STD-883 July 1986—Rev 2⁵

μA723QB Precision Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Description


The µA723QB is a monolithic voltage regulator constructed using the Fairchild Planar Epitaxial process. The device consists of a temperature compensated reference amplifier, error amplifier, power series pass transistor and currentlimit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150 mA are required. Provisions are made for adjustable current limiting and remote shutdown. In addition to the above, the device features low standby current drain, low temperature drift and high ripple rejection. The μ A723QB is intended for use with positive or negative supplies as a series, shunt, switching, or floating regulator. Applications include laboratory power supplies, isolation regulators for low level data amplifiers, logic card regulators, small instrument power supplies, airborne systems, and other power supplies for digital and linear circuits.6

- Positive Or Negative Supply Operation
- · Series, Shunt, Switching, Or Floating Operation
- Low Line And Load Regulation
- Output Voltage Adjustable From 2 V To 37 V
- Output Current To 150 mA Without External Pass Transistor

Connection Diagram 20-Terminal CCP (Top View)




Connection Diagram 10-Lead Can (Top View)



Lead 5 connected to case.

Connection Diagram 14-Lead DIP (Top View)



Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C				
μA723DMQB	CA	D-1 14-Lead DIP				
μΑ723HMQB	IC	A-2 10-Lead Can				
μΑ723LMQB	2C	C-2 20-Terminal CCP				
JAN Product Available						
10201	BCA	D-1 14-Lead DIP				
10201	BCB	D-1 14-Lead DIP				
10201	BIA	A-2 10-Lead Can				
10201	BIC	A-2 10-Lead Can				

μΑ723QB

75°C 25°C

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +1
Operating Temperature Range	-55°C to +1
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁸	
Can	350 mW
DIP and CCP	400 mW
Pulse Voltage from V+ to V-, (50 ms)	50 V
Continuous Voltage from V+ to V-	40 V
Input/Output Voltage Differential	40 V
Differential Input Voltage	±5 V
Voltage Between Non-Inverting	
Input and V-	8 V
Current from V _Z	25 mA
Current from V _{REF}	15 mA

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- The line and load regulation specifications are given for the condition of constant chip temperature. Temperature drift effects must be taken into account separately for high dissipation conditions.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and 120°C/W for the DIP and CCP.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A723QB

 μA723QB Electrical Characteristics V_I = V+ = V_C \leqslant 12 V, V- = 0 V, V_O = 5.0 V, I_L = 1.0 mA, R_{SC} = 0 Ω , C1 = 100 pF, $C_{\text{REF}} = 0~\mu\text{F}$, unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V _{REF}	Reference Voltage		6.95	7.35	V	1	1,2,3	
ΔV _{REF} (LOAD)	Reference Voltage Change With Load	0 mA ≤ I _{REF} ≤ 5		20	mV	1	1	
V _{IR}	Input Voltage Range			9.5	40	٧	1	1
V _{OR}	Output Voltage Range			2.0	37	V	1	1
V _I – V _O	Input/Output Voltage Diff.			3.0	38	٧	1	1
Vz	Zener Voltage	I _Z = 1.0 mA	5.8	7.2	٧	1	1	
V _R LINE	Line Regulation ⁷	12 V ≤ V _I ≤ 15 V			0.1	%Vo	1	1
		12 V ≤ V _I ≤ 40 V			0.2	%Vo	1	1
		12 V ≤ V _I ≤ 15 V			0.3	%Vo	1	2,3
V _{R LOAD}	Load Regulation ⁷	1.0 mA ≤ I _L ≤ 50 mA			0.15	%Vo	1	1
					0.6	%Vo	1	2,3
· ·	Average Temp. Coefficient of Output Voltage	25°C ≤ T _A ≤ 125°C		-0.010	+0.010	%/°C	4	2
		-55°C ≤ T _A ≤ 25°C		-0.015	+0.015	%/°C	4	3
I _{SCD}	Standby Current Drain	V ₁ = 30 V, I _L = 0 mA			3.5	mA	1	1
					4.0	mA	4	2
					2.4	mA	4	3
los	Output Short Circuit Current	$V_O = 0$ V, $R_{SC} = 10$ Ω		45	85	mA	4	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	f = 10 kHz, C _{REF} = 0 μF		64		dB	3	4
		$f = 10 \text{ kHz}, C_{REF} = 5.0 \mu F$		76		dB	3	4
N _O	Noise	100 Hz ≤ f ≤ 10 kHz	$C_{REF} = 0 \mu F$		120	μV _{rms}	3	4
			$C_{REF} = 5.0 \mu F$		7.0	μV _{rms}	3	4
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$\Delta V_1 = 3.0 \text{ V}$			10	mV/V	3	4
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$I_L = 40 \text{ mA}, \ \Delta I_L = 10 \text{ mA}$		-1.5		mV/mA	3	4

μΑ723QB


Primary Burn-In Circuit (38510/10201 may be used by FSC as an alternate)



Block Diagram



Equivalent Circuit





MIL-STD-883 July 1986 — Rev 2⁵

Description


The μ A78M05QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. 6

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ78M05QB 3-Terminal Positive Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Connection Diagram 20-Terminal CCP (Top View)



Order Information

 Part No.
 Case/ Finish
 Package Code Mil-M-38510, Appendix C

 μΑ78Μ05HMQB
 XC
 3-Lead Can

 μΑ78Μ05LMQB
 2C
 C-2 20-Terminal CCP

JAN Product Available

10702 BXC 3-Lead Can

μ A78M05QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰ 0.18 W
Can With Heat Sink¹¹ 0.5 W
CCP Without Heat Sink¹² 0.4 W
Input Voltage 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

1. Static tests at 25°C

- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.


μ A78M05QB

 μ A78M05QB Electrical Characteristics V_I = 10 V, I_L = 350 mA, C_I = 0.33 μF, C_O = 0.1 μF, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			4.8	5.2	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V _I = 8.0 V	4.7	5.3	٧	1	1,2,3
			V _I = 20 V	4.7	5.3	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \le T_A$		1.5	mV/°C	4	2	
		$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_A \le 25^{\circ}\text{C}$			2.0	mV/°C	4	3
V _{R LINE}	Line Regulation	7.0 V ≤ V _I ≤ 25 V, I _L = 200 mA			50	mV	1	1
		8.0 V ≤ V _I ≤ 25 V, I _L = 200 mA			50	mV	1	2,3
		8.0 $V \le V_1 \le 20 \text{ V}, I_L =$	200 mA		25	mV	1	1
					40	mV	1	2,3
VR LOAD	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$			50	mV	1	1
					100	mV	1	2,3
		$5.0 \text{ mA} \leq I_L \leq 200 \text{ mA}$			25	mV	1	1
					50	mV	1	2,3
I _{SCD}	Standby Current Drain				7.0	mA	1	1,2,3
ΔI_{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	8.0 $V \le V_1 \le 25 \text{ V}, I_L = 200 \text{ mA}$		0.8	mA	1	1,2,3	
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA		0.5	mA	1	1,2,3	
V_{DO}	Dropout Voltage				2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V			1.0	Α	1	1,2,3
I _{OL}	Overload Current	V _I = 12 V		0.5	2.0	Α	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = 10 V, I _L = 125 mA, e _i = 1.0 V _{rms} , f = 2400 Hz		62		dB	1	4
N _O	Noise	$V_I = 10 \text{ V}, I_L = 50 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			125	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{l} = 10 \text{ V}, I_{L} = 5.0 \text{ mA},$ $V_{pulse} = 3.0 \text{ V}$			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{l} = 10 \text{ V}, I_{L} = 50 \text{ mA},$ $\Delta I_{L} = 200 \text{ mA}$			2.5	mV/mA	4	9

μ A78M05QB


Primary Burn-In Circuit (38510/10702 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.

Equivalent Circuit





MIL-STD-883 July 1986-Rev 25

Description


The µA78M06QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal currentlimiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.6

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μ A78M06QB 3-Terminal Positive Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Order Information

Case/ Part No. **Finish** XC µA78M06HMQB

Package Code

μΑ78M06QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰ 0.18 W
Can With Heat Sink¹¹ 0.5 W
Input Voltage 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005. Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: P_D ≤ 4 W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


μ A78M06QB

μA78M06QB Electrical Characteristics $V_I = 11$ V, $I_L = 350$ mA, $C_I = 0.33$ μF, $C_O = 0.1$ μF, unless otherwise specified. Note S

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			5.75	6.25	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V _I = 9.0 V	5.7	6.3	٧	1	1,2,3
			V _I = 21 V	5.7	6.3	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _L = 5.0 mA, 25°C ≤ T _A	≤ 125°C		1.5	mV/°C	4	2
		$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \leq \text{T}$	_A ≤ 25°C		2.0	mV/°C	4	3
V _{R LINE}	Line Regulation	8.0 $V \le V_1 \le 25 \text{ V}, I_L =$	200 mA		60	mV	1	1
		9.0 V ≤ V _I ≤ 20 V, I _L =	200 mA		30	mV	1	1
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 500 mA			60	mV	1	1
		5.0 mA ≤ I _L ≤ 200 mA			30	mV	1	1
Isco	Standby Current Drain				7.0	mA	1	1
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	9.0 V ≤ V _I ≤ 25 V, I _L =	200 mA		0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.5	٧	. 1	1
los	Output Short Circuit Current	V _I = 35 V			1.0	Α	1	1
l _{OL}	Overload Current	V _I = 13 V		0.5	2.0	Α	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_{I} = 11 \text{ V}, I_{L} = 125 \text{ mA},$ $e_{i} = 1.0 \text{ V}_{rms}, f = 2400 \text{ I}$		59		dB	1	4
No	Noise	$V_{l} = 11 \text{ V, } I_{L} = 50 \text{ mA,}$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			125	μV _{rms}	4	9


μ A78M06QB

Primary Burn-In Circuit



Note

1. Capacitor value necessary to suppress oscillations.





MIL-STD-883 July 1986 - Rev 25

Description


The µA78M08QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal currentlimiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.6

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μ A78M08QB 3-Terminal Positive Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Order Information

Case/ Part No. Finish µA78M08HMQB

XC

Package Code Mil-M-38510, Appendix C 3-Lead Can

μ A78M08QB

Absolute Maximum Ratings

Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰
Can With Heat Sink¹¹
Input Voltage

-65°C to +175°C
300°C
300°C
0.18 W
0.5 W
35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dvnamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


μ A78M08QB

 μ A78M08QB Electrical Characteristics V_I = 14 V, I_L = 350 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified. ⁷

Symbol	Characteristic	Condition		Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸		7.7	8.3	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA V _I = 11.5 V	7.6	8.4	٧	1	1,2,3
		V _I = 23 V	7.6	8.4	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		2.5	mV/°C	4	2
		$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_A \le 25^{\circ}\text{C}$		2.5	mV/°C	4	3
V _{R LINE}	Line Regulation	10.5 $V \le V_1 \le 25 \text{ V}, I_L = 200 \text{ mA}$		60	mV	1	1
		11 $V \le V_1 \le 20 \text{ V}$, $I_L = 200 \text{ mA}$		30	mV	1	1
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 500 mA		80	mV	1	1
		5.0 mA ≤ I _L ≤ 200 mA		40	mV	1	1
I _{SCD}	Standby Current Drain			7.0	mA	1	1
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	11.5 $V \le V_1 \le 25 \text{ V}, I_L = 200 \text{ mA}$		0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA		0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage			2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V		1.0	Α	1	1
loL	Overload Current	V _I = 15 V		2.0	Α	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = 14 V, I _L = 125 mA, e _i = 1.0 V _{rms} , f = 2400 Hz	56		dB	1	4
No	Noise	V _I = 14 V, I _L = 50 mA, 10 Hz ≤ f ≤ 10 kHz		175	μV _{rms}	4	9


μ A78M08QB

Primary Burn-In Circuit



Note

1. Capacitor value necessary to suppress oscillations.





MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A78M12QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. §

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ78M12QB 3-Terminal Positive Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Connection Diagram 20-Terminal CCP (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA78M12HMQB	XC	3-Lead Can
μA78M12LMQB	2C	C-2 20-Terminal CCP
JAN Product A	vailable	
10703	BXC	3-Lead Can

μ**A78M12QB**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰
Can With Heat Sink¹¹
CCP Without Heat Sink¹²
O.5 W
CCP Without Heat Sink¹²
O.4 W
Input Voltage 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: P_D≤4 W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

μ A78M12QB


 μ A78M12QB Electrical Characteristics V_{I} = 19 V_{I} V_{L} = 350 mA, C_{I} = 0.33 μ F, C_{O} = 0.1 μ F, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			11.5	12.5	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V _I = 15.5 V	11.4	12.6	٧	1	1,2,3
			V _I = 27 V	11.4	12.6	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, 25° C $\leq T_A$	≤ 125°C		3.0	mV/°C	4	2
		$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T$	$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_A \le 25^{\circ}\text{C}$		3.0	mV/°C	4	3
V _{R LINE}	Line Regulation	14.5 V ≤ V _I ≤ 30 V, I _L	= 200 mA		60	mV	1	1
		15 V ≤ V ₁ ≤ 30 V, I _L =	200 mA		120	mV	1	2,3
		16 $V \le V_1 \le 25 \text{ V}, I_L =$	200 mA		30	mV	1	1
					60	mV	1	2,3
V _{R LOAD}	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$			120	mV	1	1
					240	mV	1	2,3
		5.0 mA ≤ I _L ≤ 200 mA			60	mV	1	1
					120	mV	1	2,3
I _{SCD}	Standby Current Drain				7.0	mA	1	1,2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	15 V ≤ V _I ≤ 30 V, I _L =	200 mA		0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.5	V	1	1
los	Output Short Circuit Current	V _I = 35 V			1.0	Α	1	1,2,3
loL	Overload Current	V _I = 17 V		0.5	2.0	Α	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_{I} = 17 \text{ V}, I_{L} = 125 \text{ mA}$ $e_{i} = 1.0 \text{ V}_{rms}, f = 2400$		55		dB	1	4
No	Noise	$V_{l} = 17 \text{ V}, I_{L} = 50 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			125	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{l} = 17 \text{ V}, I_{L} = 5.0 \text{ mA},$ $V_{pulse} = 3.0 \text{ V}$			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{I} = 17 \text{ V}, I_{L} = 50 \text{ mA},$ $\Delta I_{L} = 200 \text{ mA}$			2.5	mV/mA	4	9

μ A78M12QB


Primary Burn-In Circuit

(38510/10703 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.





MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A78M15QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ78M15QB 3-Terminal Positive Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Connection Diagram 20-Terminal CCP (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μΑ78M15HMQB	XC	3-Lead Can
μA78M15LMQB	2C	C-2 20-Terminal CCP

JAN Product Available

10704 BXC 3-Lead Can

μΑ78M15QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰ 0.18 W
CCP Without Heat Sink¹¹ 0.5 W
CCP Without Heat Sink¹² 0.4 W
Input Voltage 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.


μ A78M15QB

μA78M15QB Electrical Characteristics $V_i = 23 \text{ V}$, $I_L = 350 \text{ mA}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$, unless otherwise specified. Note

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			14.4	15.6	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V ₁ = 18.5 V	14.25	15.75	٧	1	1,2,3
			V _I = 30 V	14.25	15.75	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output	$I_L = 5.0$ mA, 25 °C $\leq T_A$	≤ 125°C		3.75	mV/°C	4	2
	Voltage	I _L = 5.0 mA, -55°C ≤ T	_A ≤ 25°C		3.75	mV/°C	4	3
V _{R LINE}	Line Regulation	17.5 V ≤ V _I ≤ 30 V, I _L =	= 200 mA		60	mV	1	1
		$18.5 \text{ V} \le \text{V}_1 \le 30 \text{ V}, \text{ I}_L$	= 200 mA		120	m∇	1	2,3
		20 V ≤ V _I ≤ 30 V, I _L = 2	200 mA		30	mV	1	1
					60	mV	1	2,3
V _{R LOAD}	Load Regulation	$5.0 \text{ mA} \leq I_L \leq 500 \text{ mA}$			150	mV	1	1
					300	mV	1	2,3
		5.0 mA ≤ I _L ≤ 200 mA			75	mV	1	1
					150	mV	1	2,3
I _{SCD}	Standby Current Drain				7.0	mA	1	1,2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	18.5 V ≤ V _I ≤ 30 V, I _L =	= 200 mA		0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V			1.0	Α	1	1,2,3
loL	Overload Current	V _I = 22 V		0.5	2.0	Α	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection		V _I = 20 V, I _L = 125 mA, e _i = 1.0 V _{rms} , f = 2400 Hz			dB	1	4
No	Noise	$V_{l} = 20 \text{ V}, I_{L} = 50 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			300	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	V _I = 20 V, I _L = 5.0 mA, V _{pulse} = 3.0 V			30	mV/V	4	9
$\Delta V_{O}/\Delta l_{L}$	Load Transient Response	$V_{l} = 20 \text{ V}, I_{L} = 50 \text{ mA},$ $\Delta I_{L} = 200 \text{ mA}$			2.5	mV/mA	4	9


μ A78M15QB

Primary Burn-In Circuit (38510/10704 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.





MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A78M24QB 3-Terminal Medium Current Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver in excess of 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. 6

- Output Current In Excess Of 0.5 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ78M24QB 3-Terminal Positive Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Order Information

 $\begin{array}{ccc} & \textbf{Case/} \\ \textbf{Part No.} & \textbf{Finish} \\ \mu \textbf{A78M24HMQB} & \textbf{XC} \end{array}$

XC 3-Lead Can

Package Code

μΑ78M24QB

Absolute Maximum Ratings

Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰
Can With Heat Sink¹¹

-65°C to +175°C -55°C to +125°C 300°C

300°C

0.18 W 0.5 W 35 V Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1, 100% Test and Group A
- 2. Group A

Input Voltage

- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


μ A78M24QB

 μ A78M24QB Electrical Characteristics V_I = 33 V, I_L = 350 mA, C_I = 0.33 μ F, C_O = 0.1 μ F, unless otherwise specified.⁷

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			23	25	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V _I = 28 V	22.8	25.2	٧	1	1,2,3
			V _I = 38 V	22.8	25.2	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$			6.0	mV/°C	4	2
		I _L = 5.0 mA, -55°C ≤ T _A	< 25°C		6.0	mV/°C	4	3
V _{R LINE}	Line Regulation	27 V \leq V_1 \leq 38 V, I_L = 2	00 mA		60	mV	1	1
		28 V ≤ V _I ≤ 38 V, I _L = 2	200 mA		120	mV	1	2,3
		30 V ≤ V _I ≤ 36 V			30	mV	1	1
					60	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 500 mA			240	mV	1	1
					480	mV	1	2,3
		5.0 mA ≤ I _L ≤ 200 mA			120	mV	1	1
					240	mV	1	2,3
I _{SCD}	Standby Current Drain				7.0	mA	1	1,2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	28 $V \le V_1 \le 38 \text{ V}, I_L = 2$	00 mA		0.8	mA	1	1,2,3
ΔI_{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V			1.0	Α	1	1,2,3
loL	Overload Current	V _I = 31 V		0.5	2.0	Α	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = 30 V, I _L = 125 mA, e _i = 1.0 V _{rms} , f = 2400 H	łz	50		dB	1	4
N _O	Noise	$V_I = 30 \text{ V}, I_L = 50 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			500	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{I} = 30 \text{ V}, I_{L} = 5.0 \text{ mA}, V_{pulse} = 3.0 \text{ V}$			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{I} = 30 \text{ V}, I_{L} = 50 \text{ mA},$ $\Delta I_{L} = 200 \text{ mA}$			2.5	mV/mA	4	9


μ A78M24QB

Primary Burn-In Circuit (38510/10705 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.



FAIRCHILD

A Schlumberger Company

MIL-STD-883 July 1986—Rev 1⁵

Description


The µA78S40QB is a monolithic regulator subsystem consisting of all the active building blocks necessary for switching regulator systems. The device consists of a temperature compensated voltage reference, a duty-cycle controllable oscillator with an active current limit circuit, an error amplifier, high current, high voltage output switch, a power diode and an uncommitted operational amplifier. The device can drive external NPN or PNP transistors when currents in excess of 1.5 A or voltages in excess of 40 V are required. The device can be used for step down, step up or inverting switching regulators as well as for series pass regulators. It features wide supply voltage range, low standby power dissipation, high efficiency and low drift. It is useful for any stand alone, low part count switching system and works extremely well in battery operated systems.6

- Step Up, Step Down Or Inverting Switching Regulators
- Output Adjustable From 1.25 To 40 V
- Peak Currents To 1.5 A Without External Transistors
- Operation From 2.5 To 40 V Input
- Low Standby Current Drain
- 80 dB Excellent Line And Load Regulation
- High Gain, High Current, Independent Op Amp
- Pulse Width Modulation With No Double Pulsing

μA78S40QB Universal Switching Regulator Subsystem

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Order Information

Case/ Part No. Finish

μA78S40DMQB EA

Package Code Mil-M-38510, Appendix C

D-2 16-Lead DIP

μ**A78S40QB**

Absolute Maximum Ratings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁸	
DIP	400 mW
Input Voltage from V+ to V-	40 V
Input Voltage from V+ (Op Amp)	
to V-	40 V
Input Voltage Range	
(Error Amplifier and Op Amp)	-0.3 to V+
Differential Input Voltage ⁹	± 30 V
Short Circuit Duration (Op Amp)	Indefinite
Current from V _{REF}	10 mA
Voltage from Switch Collectors	
to GND	40 V
Voltage from Switch Emitters	
to GND	40 V
Voltage from Switch Collectors	
to Emitter	40 V
Voltage from Power Diode to GND	40 V
Reverse Power Diode Voltage	40 V
Current through Power Switch	1.5 A
Current through Power Diode	1.5 A

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. $V_{\mbox{\scriptsize IR}}$ is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 9. The differential input voltage shall not exceed the supply voltage.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

μ A78S40QB

 $\mu \text{A78S40QB}$ Electrical Characteristics V $_{\text{I}}$ = 5.0 V, V+ (Op Amp) = 5.0 V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
General	Characteristics						
Icc	Supply Current	V _I = 5.0 V		3.5	mA	1	1,2,3
	(Op Amp Disconnected)	V _I = 40 V		5.0	mA	1	1,2,3
Icc	Supply Current	V _I = 5.0 V		4.0	mA	1	1,2,3
	(Op Amp Connected)	V _I = 40 V		5.5	mA	1	1,2,3
Referenc	e Section						
V _{REF}	Reference Voltage	I _{REF} = 1.0 mA	1.18	1.31	٧	1	1,2,3
V _{R LINE}	Reference Voltage Line Regulation	3.0 $V \le V_1 \le 40 \text{ V}$, $I_{REF} = 1.0 \text{ mA}$		0.2	mV/V	1	1
V _{R LOAD}	Reference Voltage Load Regulation	1.0 mA ≤ I _{REF} ≤ 10 mA		0.5	mV/mA	1	1
Oscillato	Section	<u> </u>			<u> </u>		
I _{CHG}	Charging Current	V _I = 5.0 V	20	50	μΑ	1	1
		V _I = 40 V	20	70	μΑ	1	1
I _{DIS}	Discharge Current	V _I = 5.0 V	150	250	μΑ	1	1
		V _I = 40 V	150	350	μΑ	1	1
Current	Limit Section						
V _{CLS}	Current Limit Sense Voltage	I _{CT} = 200 μA	250	350	mV	1	1
Output S	witch Section						
V _{SAT} 1	Output Saturation Voltage 1	I _{sw} = 1.0 A		1.3	V	1	1,2,3
V _{SAT} 2	Output Saturation Voltage 2	I _{sw} = 1.0 A		0.7	V	1	1,2,3
ال	Output Leakage Current	V _O = 40 V		10	μΑ	1	1
Power D	iode			•		4	
V _{FD}	Forward Voltage Drop	I _D = 1.0 A		1.5	V	1	1, 2,3
I _{LD}	Diode Leakage Current	V _D = 40 V		10	μΑ	1	1
Compara	tor						
V _{IO}	Input Offset Voltage	V _{CM} = V _{REF}		15	mV	1	1,2,3
I _{IB}	Input Bias Current	V _{CM} = V _{REF}		200	nA	1	1,2,3
110	Input Offset Current	V _{CM} = V _{REF}		75	nA	4	1,2,3
V _{IR}	Input Voltage Range		0	V _I -2.0	٧	1	1
PSRR	Power Supply Rejection Ratio	3.0 V ≤ V _I ≤ 40 V		316	μV/V	4	1

μ A78S40QB

 μ A78S40QB (Cont.) Electrical Characteristics V_I = 5.0 V, V+ (Op Amp) = 5.0 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
Output C	Operational Amplifier						•
V _{IO}	Input Offset Voltage	V _{CM} = 2.5 V		15	mV	1	1,2,3
I _{IB}	Input Bias Current	V _{CM} = 2.5 V		200	nA	1	1,2,3
l _{IO}	Input Offset Current	V _{CM} = 2.5 V		75	nA	1	1,2,3
A _{VS+}	Large Signal Voltage Gain +	1.0 V \leq V _O \leq 2.5 V, R _L = 2.0 k Ω to GND	25		V/mV	1	1
A _{VS} _	Large Signal Voltage Gain -	1.0 V \leq V _O \leq 2.5 V, R _L = 2.0 k Ω to V+ (Op Amp)	25		V/mV	1	1
CMR	Common Mode Rejection	0 V ≤ V _{CM} ≤ 3.0 V	76		dB	1	1
V _{IR}	Input Voltage Range ⁷		0	3.0	V	1	1
PSRR	Power Supply Rejection Ratio	3.0 V ≤ V+ (Op Amp) ≤ 40 V		158	μV/V	1	1
Isou	Output Source Current			-75	mA	1	1
I _{SIN}	Output Sink Current		10		mA	1	1
V _{OL}	Output Voltage LOW	I _{OL} = 5.0 mA		1.0	٧	1	1
V _{OH}	Output Voltage HIGH	I _{OH} = -50 mA	2.0		٧	1	1

Primary Burn-In Circuit



Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section



MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A7805QB 3-Terminal Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. If adequate heat sinking is provided, it can deliver over 1 A output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. §

- Output Current In Excess Of 1 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ7805QB 3-Terminal Positive Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

 Case/
 Package Code

 Part No.
 Finish

 μA7805KMQB
 YC

 2-Lead Can

JAN Product Available

 10706
 BYA
 2-Lead Can

 10706
 BYC
 2-Lead Can

μ**A7805QB**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰
Can With Heat Sink¹¹
Input Voltage 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 15$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.


μ A7805QB

μA7805QB Electrical Characteristics $V_1 = 10$ V, $I_L = 500$ mA, $C_1 = 0.33$ μF, $C_O = 0.1$ μF, unless otherwise specified. Note S

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸		4.8	5.2	٧	1	1
		5.0 mA \leq I _L \leq 1.0 A V_{i} = 8.0 \	4.65	5.35	٧	1	1,2,3
		V _i = 20 V	4.65	5.35	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		1.5	mV/°C	4	2
		I _L = 5.0 mA, -55°C ≤ T _A ≤ 25°C		2.0	mV/°C	4	3
V _{R LINE}	Line Regulation	7.0 V ≤ V ₁ ≤ 25 V		50	mV	1	1
		8.0 V ≤ V ₁ ≤ 25 V		50	mV	1	2,3
		8.0 V ≤ V _I ≤ 12 V		25	mV	1	1
				50	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 1.5 A		100	mV	1	1,2,3
		250 mA ≤ I _L ≤ 750 mA		25	mV	1	1
				50	mV	1	2,3
I _{SCD}	Standby Current Drain			6.0	mA	1	1
				7.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	8.0 V ≤ V _I ≤ 25 V		0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 1.0 A		0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage	I _L = 1.0 A		2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V		2.0	Α	1	1,2,3
l _{OL}	Overload Current	V _I = 12 V	1.3	3.3	Α	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = 10 V, I _L = 350 mA, e _i = 1.0 V _{rms} , f = 2400 Hz	60		dB	1	4
N _O	Noise	$V_{l} = 10 \text{ V}, I_{L} = 100 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$		125	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{l} = 10 \text{ V}, I_{L} = 5.0 \text{ mA},$ $V_{pulse} = 3.0 \text{ V}$		30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{l} = 10 \text{ V}, I_{L} = 100 \text{ mA},$ $\Delta I_{L} = 400 \text{ mA}$		2.5	mV/mA	4	9


Primary Burn-In Circuit

(38510/10706 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.





MIL-STD-883 July 1986—Rev 2⁵

Description


The µA7812QB 3-Terminal Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. If adequate heat sinking is provided, it can deliver over 1 A output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.⁶

- Output Current In Excess Of 1 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μA7812QB 3-Terminal Positive Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μΑ7812KMQB	YC	2-Lead Can

JAN Product Available

10707	BYA	2-Lead Can
10707	BYC	2-Lead Can

μ**A7812QB**

Absolute Maximum Ratings

Storage Temperature Range Operating Temperature Range Lead Temperature (soldering, 60 s) Internal Power Dissipation9 Can Without Heat Sink¹⁰ Can With Heat Sink¹¹ Input Voltage

-65°C to +175°C -55°C to +125°C

300°C

0.71 W 5.6 W 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W \leq 10 ms, duty cycle \leq 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 15$ W.
- 9. Internally limited.
- 10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- 11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.


μA7812QB

μA7812QB Electrical Characteristics $V_I = 19 \text{ V}$, $I_L = 500 \text{ mA}$, $C_I = 0.33 \mu\text{F}$, $C_O = 0.1 \mu\text{F}$, unless otherwise specified. Note S

Symbol	Characteristic	Condition		Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸		11.5	12.5	٧	1	1
		5.0 mA ≤ I _L ≤ 1.0 A V _I = 15.5 V	11.4	12.6	٧	1	2,3
		V _I = 27 V	11.4	12.6	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		3.0	mV/°C	4	2
		$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_A \le 25^{\circ}\text{C}$		3.0	mV/°C	4	3
V _{R LINE}	Line Regulation	14.5 V ≤ V _I ≤ 30 V		120	mV	1	1
		15 V ≤ V ₁ ≤ 30 V		120	mV *	1	2,3
		16 V ≤ V _I ≤ 22 V		60	mV	1	1
				100	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 1.5 A		120	mV	1	1
				240	mV	1	2,3
		250 mA ≤ I _L ≤ 750 mA		60	mV	1	1
				120	mV	1	2,3
I _{SCD}	Standby Current Drain			6.0	mA	1	1
				7.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	15 V ≤ V _I ≤ 30 V		0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 1.0 A		0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage	I _L = 1.0 A		2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V		2.0	Α	1	1,2,3,
loL	Overload Current	V _I = 19 V	1.3	3.3	Α	1	1,2,3,
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_{I} = 19 \text{ V}, I_{L} = 350 \text{ mA},$ $e_{i} = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$	60		dB	1	4
No	Noise	$V_{l} = 17 \text{ V, } I_{L} = 100 \text{ mA,}$ 10 Hz \leq f \leq 10 kHz		250	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_l = 17 \text{ V}, I_L = 5.0 \text{ mA},$ $V_{pulse} = 3.0 \text{ V}$		30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{l} = 17 \text{ V}, I_{L} = 100 \text{ mA},$ $\Delta I_{L} = 400 \text{ mA}$		2.5	mV/mA	4	9


μΑ7812QB

Primary Burn-In Circuit (38510/10707 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.







MIL-STD-883 July 1986 — Rev 2⁵

Description


The μ A7815QB 3-Terminal Positive Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. If adequate heat sinking is provided, it can deliver over 1 A output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. §

- Output Current In Excess Of 1 A
- No External Components
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μA7815QB3-Terminal PositiveVoltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

10708 10708

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μΑ7815KMQB	YC	2-Lead Can
JAN Product Ava	ilable	

BYA

BYC

2-Lead Can

2-Lead Can

μ**A7815QB**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation9
Can Without Heat Sink¹⁰ 0.71 W
Can With Heat Sink¹¹ 5.6 W
Input Voltage 35 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W10 ms, duty cycle ≤ 5%). Output Voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 15 \text{ W}$
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

μ A7815QB


 μ A7815QB Electrical Characteristics $V_1 = 23$ V, $I_L = 500$ mA, $C_1 = 0.33$ μ F, $C_O = 0.1$ μ F, unless otherwise specified. Note:

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			14.4	15.6	V	1	1
		5.0 mA \leq I _L \leq 1.0 A	V _I = 18.5 V	14.25	15.75	٧	1	1,2,3
			V _I = 30 V	14.25	15.75	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	I _L = 5.0 mA, 25°C ≤ 1	Γ _A ≤ 125°C		3.75	mV/°C	4	2
		$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \le T_A \le 25^{\circ}$			3.75	mV/°C	4	3
V _{R LINE} Line Regulation		17.5 V ≤ V _I ≤ 30 V			150	mV	1	1
		18.5 V ≤ V ₁ ≤ 30 V			150	mV	1	2,3
		20 V ≤ V _I ≤ 26 V			75	mV	1	1
					120	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 1.5 A			150	mV	1	1
				300	mV	1	2,3	
		250 mA ≤ I _L ≤ 750 mA			75	mV	1	1
					150	mV	1	2,3
I _{SCD} Standby Current Drain	Standby Current Drain				6.0	mA	1	1
					7.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	18.5 V ≤ V _I ≤ 30 V			0.8	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 1.0 A			0.5	mA	1	1,2,3
V_{DO}	Dropout Voltage	I _L = 1.0 A			2.5	٧	1	1
los	Output Short Circuit Current	V _I = 35 V			2.0	Α	1	1,2,3
loL	Overload Current	V _I = 22 V		1.3	3.3	Α	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = 23 V, I _L = 350 mA, e _i = 1.0 V _{rms} , f = 2400 Hz		60		dB	1	4
No	Noise	$V_I = 20 \text{ V}, I_L = 100 \text{ mA},$ 10 Hz \leq f \leq 10 kHz			300	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	V _I = 20 V, I _L = 5.0 mA, V _{pulse} = 3.0 V			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	V _I = 20 V, I _L = 100 mA, ΔI _L = 400 mA			2.5	mV/mA	4	9

μ A7815QB


Primary Burn-In Circuit

(38510/10708 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.





MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A79M05QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. 6

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μ A79M05QB 3-Terminal Negative Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Connection Diagram 20-Terminal CCP (Top View)



Order Information

	Case/	Package Code			
Part No.	Finish	Mil-M-38510, Appendix C			
μΑ79M05HMQB	XC	3-Lead Can			
μA79M05LMQB	2C	C-2 20-Terminal CCP			

JAN Product Available

11501 BXC 3-Lead Can

μΑ79M05QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation¹⁰
Can Without Heat Sink¹¹ 0.18 W
CCP Without Heat Sink¹² 0.5 W
CCP Without Heat Sink¹³ 0.4 W
Input Voltage -35 V

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: P_D ≤ 4 W.
- Slowly ramp input voltage up to -8.0 V, When circuit starts, output voltage will be as specified.
- 10. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125° C
- 6. Dynamic tests at -55° C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A79M05QB

μA79M05QB
Electrical Characteristics $V_I = -10$ V, $I_L = 350$ mA, $C_I = 2.0$ μF, $C_O = 1.0$ μF, unless otherwise specified. Note States $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -10$ V, $V_I = -$


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			-5.2	-4.8	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	$V_1 = -7.0 \text{ V}$	-5.25	-4.75	٧	1	1,2,3
			V _I = -25 V	-5.25	-4.75	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$			1.5	mV/°C	4	2
		I _L = 5.0 mA, −55°C ≤ T	$I_L = 5.0 \text{ mA}, -55^{\circ}\text{C} \leqslant T_A \leqslant 25^{\circ}\text{C}$		1.5	mV/°C	4	3
V _{R LINE}	Line Regulation	-25 V ≤ V _I ≤ -7.0 V			50	mV	1	1
		-25 V ≤ V _I ≤ -8 V			50	mV	1	2,3
		-18 V ≤ V _I ≤ -8.0 V	:		30	mV	1	1
					60	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 500 mA			100	mV	1	1,2,3
I _{SCD}	Standby Current Drain				2.0	mA	1	1
					3.0	mA	1	2,3
ΔI_{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	$-25 \text{ V} \leq \text{V}_{\text{I}} \leq -8.0 \text{ V}$			0.4	mA .	1	1,2,3
ΔI_{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.4	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.3	٧	1	1
los	Short Circuit Current	V _I = -35 V			1.0	Α	1	1,2,3
l _{pk}	Peak Output Current	$V_1 - V_O = -10 \text{ V}$		0.5	2.0	Α	1	1,2,3
V _{RTH}	Thermal Regulation	$V_{l} = -15 \text{ V}, I_{L} = 1.0 \text{ A}$			50	mV	3	1
V _{START}	Voltage Start ⁹				-4.75	V	1	1,2,3,
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = -10 \text{ V}, I_L = 125 \text{ m},$ $e_i = 1.0 \text{ V}_{rms}, f = 2400$		50		dB	1.	4,5,6
N _O	Noise	$V_I = -10 \text{ V}, I_L = 50 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			250	μV_{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{I} = -10 \text{ V}, I_{L} = 5.0 \text{ mA}$ $V_{pulse} = -3.0 \text{ V}$	۸,		30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_I = -10 \text{ V}, I_L = 50 \text{ mA}$ $\Delta I_L = 200 \text{ mA}$	3		2.5	mV/mA	4	9

μ A79M05QB

Primary Burn-In Circuit (38510/11501 may be used by FSC as an alternate)



Equivalent Circuit (Note 2)



Notes

- 1. Capacitor value necessary to suppress oscillations.
- 2. All resistor values in ohms.





MIL-STD-883 July 1986 - Rev 25

Description


The µA79M08QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal currentlimiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.6

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μ A79M08QB 3-Terminal Negative Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Order Information

Case/ Part No. **Finish** μA79M08HMQB XC

3-Lead Can

Mil-M-38510, Appendix C

Package Code

μ A79M08QB

Absolute Maximum Ratings

Storage Temperature Range Operating Temperature Range Lead Temperature (soldering, 60 s) Internal Power Dissipation⁹

Can Without Heat Sink¹⁰
Can With Heat Sink¹¹
Input Voltage

-65°C to +175°C -55°C to +125°C

300°C

0.18 W 0.5 W -35 V Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (tw ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.


μ A79M08QB

 μ A79M08QB Electrical Characteristics $V_I = -14$ V, $I_L = 350$ mA, $C_I = 2.0$ μ F, $C_O = 1.0$ μ F, unless otherwise specified. The second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the sec


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
v _o	Output Voltage ⁸			-8.3	-7.7	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V _I = -10.5 V	-8.4	-7.6	٧	1	1,2,3
			V _I = -25 V	-8.4	-7.6	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0 \text{ mA}, 25^{\circ}\text{C} \leqslant T_A$	≤125°C		2.4	mV/°C	4	2
		_L = 5.0 mA, -55°C ≤ T _A ≤ 25°C			2.4	mV/°C	4	3
V _{R LINE}	Line Regulation	-25 V ≤V _I ≤ -10.5 V			80	mV	1	1
		-21 V ≤ V _I ≤ -11 V			50	mV	1	1
V _{R LOAD}	Load Regulation	5.0 mA \leq I _L \leq 500 mA	5.0 mA ≤ I _L ≤ 500 mA		160	mV	1	1
I _{SCD}	Standby Current Drain				2.0	mA	1	1
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	-25 V ≤ V _I ≤ -10.5 V			0.4	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.4	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.3	٧	1	1
los	Short Circuit Current	V _I = -35 V			1.0	Α	1	1
I _{pk}	Peak Output Current	$V_{I} - V_{O} = -10 \text{ V}$		0.5	2.0	Α	1	1
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = -13 V, I _L = 125 m _s e _i = 1.0 V _{rms} , f = 2400	•	50		dB	1	4
N _O	Noise	$V_1 = -13 \text{ V}, I_L = 50 \text{ mA}$ 10 Hz \leq f \leq 10 kHz	1		400	μV _{rms}	4	9

μ A79M08QB

Primary Burn-In Circuit



Equivalent Circuit (Note 2)



Notes

- 1. Capacitor value necessary to suppress oscillations.
- 2. All resistor values in ohms.

ECONONI



MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A79M12QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents. 6

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ79M12QB 3-Terminal Negative Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Connection Diagram 20-Terminal CCP (Top View)



Order Information

11502

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μΑ79M12HMQB	XC	3-Lead Can
μΑ79M12LMQB	2C	C-2 20-Terminal CCP
JAN Product Av	ailable	

3-Lead Can

BXC

μΑ79M12QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
Can Without Heat Sink ¹¹	0.18 W
Can With Heat Sink ¹²	0.5 W
CCP Without Heat Sink ¹³	0.4 W
Input Voltage	-35 V

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \,{\leqslant}\, 4$ W.
- 9. Slowly ramp input voltage up to -8.0 V. When circuit starts, output voltage will be as specified.
- 10. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55° C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A79M12QB

μA79M12QB Electrical Characteristics $V_I = -19$ V, $I_L = 350$ mA, $C_I = 2.0$ μF, $C_O = 1.0$ μF, unless otherwise specified. Note S


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			-12.5	-11.5	· · V	1	1
		5.0 mA ≤ I _L ≤ 350 mA	V _I = -14.5 V	-12.6	-11.4	V	1	1,2,3
		,	V _I = -30 V	-12.6	-11.4	V	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output Voltage	$I_L = 5.0$ mA, 25 °C $\leq T_A$	≤ 125°C		3.6	mV/°C	4	2
		I _L = 5.0 mA, -55°C ≤ T,	₄ ≤ 25°C		3.6	mV/°C	4	3
V _{R LINE}	Line Regulation	-30 V ≤ V _I ≤ -14.5 V	-30 V ≤ V _I ≤ -14.5 V		80	mV	1	1
		-30 V ≤ V ₁ ≤ 15 V			120	mV	1	2,3
		-25 V ≤ V _I ≤ -15 V			50	mV	1	1
					75	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 500 mA			240	mV	1	1,2,3
I _{SCD}	Standby Current Drain				2.0	mA	1	1
					3.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	-30 V ≤ V _I ≤ -14.5 V			0.4	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.4	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.3	٧	1	1
los	Short Circuit Current	V _I = -35 V			1.0	Α	. 1	1,2,3
l _{pk}	Peak Output Current	$V_{I} - V_{O} = -10 \text{ V}$		0.5	2.0	Α	1	1,2,3
V _{RTH}	Thermal Regulation	$V_1 = -22 \text{ V}, I_L = 500 \text{ mA}$	1		120	mV	3	1
V _{START}	Voltage Start ⁹	·			-4.75	V	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_{l} = -17 \text{ V}, I_{L} = 125 \text{ mA}$ $e_{i} = 1.0 \text{ V}_{rms}, f = 2400 \text{ H}$		50		dB	1	4,5,6
No	Noise	$V_I = -17 \text{ V}, I_L = 50 \text{ mA},$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$			600	μV_{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{l} = -17 \text{ V}, I_{L} = 5.0 \text{ mA}$ $V_{pulse} = -3.0 \text{ V}$			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_I = -17 \text{ V, } I_L = 50 \text{ mA,}$ $\Delta I_L = 200 \text{ mA}$			2.5	mV/mA	4	9

μ A79M12QB

Primary Burn-In Circuit (38510/11502 may be used by FSC as an alternate)



Equivalent Circuit (Note 2)



- 1. Capacitor value necessary to suppress oscillations.
- 2. All resistor values in ohms.



MIL-STD-883 July 1986—Rev 2⁵

Description


The μ A79M15QB 3-Terminal Medium Current Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This regulator employs internal current-limiting, thermal shutdown and safe-area compensation, making it essentially indestructible. If adequate heat sinking is provided, it can deliver up to 500 mA output current. It is intended as a fixed voltage regulator in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as a fixed voltage regulator, this device can be used with external components to obtain adjustable output voltages and currents.⁶

- Output Current In Excess Of 0.5 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ79M15QB 3-Terminal Negative Voltage Regulator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 3-Lead TO-39 Can (Top View)



Lead 3 connected to case.

Connection Diagram 20-Terminal CCP (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μΑ79M15HMQB	XC	3-Lead Can
μΑ79M15LMQB	2C	C-2 20-Terminal CCP
JAN Product Av	ailable	

3-Lead Can

BXC

11503

μΑ79M15QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation 10	
Can Without Heat Sink ¹¹	0.18 W
Can With Heat Sink ¹²	0.5 W
CCP Without Heat Sink ¹³	0.4 W
Input Voltage	-35 V

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 4$ W.
- Slowly ramp input voltage up to -8.0 V. When circuit starts, output voltage will be as specified.
- 10. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 140°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 50°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 120°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25° C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55° C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A79M15QB

μA79M15QB Electrical Characteristics $V_1 = -23$ V, 350 mA, $C_1 = 2.0$ μF, $C_0 = 1.0$ μF, unless otherwise specified. Not


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			-15.6	-14.4	٧	1	1
		5.0 mA ≤ I _L ≤ 350 mA	$V_1 = -17.5 \text{ V}$	-15.75	-14.25	٧	1	1,2,3
			V ₁ = -30 V	-15.75	-14.25	٧	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature Coefficient of Output	$I_L = 5.0$ mA, 25° C $\leq T_A$	≤ 125°C		4.5	mV/°C	4	2
	Voltage	I _L = 5.0 mA, −55°C ≤ T,	4 ≤ 25°C		4.5	mV/°C	4	3
V _{R LINE}	Line Regulation	$-30 \text{ V} \le \text{V}_{\text{I}} \le -17.5 \text{ V}$			80	mV	1	1
		-30 V ≤ V _I ≤ 18.5 V			150	mV	1	2,3
		-28 V ≤ V _I ≤ -18 V			50	mV	1	1
					80	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 500 mA			240	mV	1	1
					300	mV	1	2,3
I _{SCD}	Standby Current Drain				2.0	mΑ	1	1 .
					3.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	-30 V ≤ V _I ≤ -17.5 V			0.4	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 350 mA			0.4	mA	1	1,2,3
V _{DO}	Dropout Voltage				2.3	٧	1	1
los	Short Circuit Current	V _I = -35 V			1.0	Α	1	1,2,3,
I _{pk}	Peak Output Current	$V_{I} - V_{O} = -10 \text{ V}$	Management - Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and Cara and	0.5	2.0	Α	1	1,2,3
V _{RTH}	Thermal Regulation	V _I = -25 V, I _L = 500 mA	\		150	mV	4	1
V _{START}	Voltage Start ⁹				-4.75	٧	1	1,2,3
$\Delta V_{I}/\Delta V_{O}$	Ripple Rejection	$V_{l} = -20 \text{ V}, I_{L} = 125 \text{ mA},$ $e_{i} = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$		50		dB	1	4,5,6
No	Noise	$V_1 = -20 \text{ V, } I_L = 50 \text{ mA,}$ 10 Hz \leq f \leq 10 kHz			700	μV_{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_1 = -20 \text{ V}, I_L = 5.0 \text{ mA}, V_{\text{pulse}} = -3.0 \text{ V}$			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_1 = -20 \text{ V}, I_L = 50 \text{ mA},$ $\Delta I_L = 200 \text{ mA}$			2.5	mV/mA	-4	9

μ A79M15QB

Primary Burn-In Circuit (38510/11503 may be used by FSC as an alternate)



Equivalent Circuit (Note 2)



Notes

- 1. Capacitor value necessary to suppress oscillations.
- 2. All resistor values in ohms.



MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A7905QB 3-Terminal Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This negative regulator is intended as a complement to the popular μ A7805QB Positive Voltage Regulator. The μ A7905QB employs internal current-limiting, safe-area protection, and thermal shutdown, making it virtually indestructible.

- Output Current In Excess Of 1 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μ A7905QB 3-Terminal Negative Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

Case/ Package Code
Part No. Finish Mil-M-38510, Appendix C

uA7905KMQB YC 2-Lead Can

JAN Product Available

11505 BYA 2-Lead Can 11505 BYC 2-Lead Can

μΑ7905QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 Can Without Heat Sink 10 0.71 W Can With Heat Sink¹¹ 5.6 W Input Voltage -35 V

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (t_W \leq 10 ms, duty cycle \leq 5%). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 15$ W.
- 9. Internally limited.
- 10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- 11. Rating applies to ambient temperatures up to 125°C. Above 125°C. derate linearly at 4.46°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883. Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A7905QB

μA7905QB Electrical Characteristics $V_I = -10$ V, $I_L = 500$ mA, $C_I = 2.0$ μF, $C_O = 1.0$ μF, unless otherwise specified. $\frac{1}{2}$

Symbol	Characteristic	Conditio	n	Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			-5.2	-4.8	٧	1	1
		5.0 mA ≤ I _L ≤ 1.0 A	V ₁ = -8.0 V	-5.3	-4.7	V	1	1,2,3
			V _I = -20 V	-5.3	-4.7	V	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature	I _L = 5.0 mA, 25°C ≤	T _A ≤ 125°C		1.5	mV/°C	4	2
	Coefficient of Output Voltage	I _L = 5.0 mA, -55°C ≤	₹T _A ≤ 25°C		1.5	mV/°C	4	3
V _{R LINE}	Line Regulation	-25 V ≤ V ₁ ≤ -7.0 V	-25 V ≤ V _I ≤ -7.0 V		50	mV	1	1
		-25 V ≤ V ₁ ≤ -8.0 V			75	mV	1	2,3
		-12 V ≤ V _I ≤ -8.0 V			25	mV	1	1
					50	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 1.5 A			100	mV	1	1,2,3
		250 mA ≤ I _L ≤ 750 n	nΑ		35	mV	1	1
					60	mV	1	2,3
I _{SCD}	Standby Current Drain	.			2.0	mA	1	1
					3.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	-25 V ≤ V _I ≤ -8.0 V			1.3	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 1.0 A			0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage	I _L = 1.0 A			2.3	٧	1	1
los	Short Circuit Current	V _I = -35 V			2.0	Α	1	1,2,3
l _{pk}	Peak Output Current	$V_1 = -8.0 \text{ V}, \ \Delta V_O = 0$.48 V	1.0	4.0	Α	1	1,2,3
V _{RTH}	Thermal Regulation	V _I = -15 V, I _L = 1.0 A	4		50	mV	1	1
V _{START}	Voltage Start	$V_{l} = -20 \text{ V}, R_{L} = 5.0$	Ω	-5.25	-4.75	٧	4	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection		$V_{l} = -10 \text{ V}, I_{L} = 350 \text{ mA},$ $e_{i} = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$			dB	1	4,5,6
No	Noise	$V_{l} = -10 \text{ V}, I_{L} = 100$ $10 \text{ Hz} \le f \le 10 \text{ kHz}$	mA,		250	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{l} = -10 \text{ V}, I_{L} = 5.0 \text{ mA},$ $V_{pulse} = -3.0 \text{ V}$			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{I} = -10 \text{ V}, I_{L} = 100$ $\Delta I_{L} = 400 \text{ mA}$	mA,		2.5	mV/mA	4	9

μ A7905QB


Primary Burn-In Circuit (38510/11505 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.

Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A7912QB 3-Terminal Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This negative regulator is intended as a complement to the popular μ A7812QB Positive Voltage Regulator. The μ A7912QB employs internal current-limiting, safe-area protection, and thermal shutdown, making it virtually indestructible. ⁶

- Output Current In Excess Of 1 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ7912QB 3-Terminal Negative Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

 Case/
 Package Code

 Part No.
 Finish

 μΑ7912ΚΜΩΒ
 YC

 2-Lead Can

JAN Product Available

11506 BYA 2-Lead Can 11506 BYC 2-Lead Can

μΑ7912QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s) 300°C
Internal Power Dissipation⁹
Can Without Heat Sink¹⁰ 0.71 W
Can With Heat Sink¹¹ 5.6 W
Input Voltage -35 V

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- All characteristics except line and load transient response and noise are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%).
 Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 15$ W.
- 9. Internally limited.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25° C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A7912QB

 μ A7912QB Electrical Characteristics V_I = -19 V, I_L = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.⁷

Symbol	Characteristic	Condition	on .	Min	Max	Unit	Note	Subgrp
V _O	Output Voltage ⁸			-12.5	-11.5	V	1	.1
		5.0 mA ≤ I _L ≤ 1.0 A	V _I = -15.5 V	-12.6	-11.4	V	1	1,2,3
			V _I = -27 V	-12.6	-11.4	· V	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature	I _L = 5.0 mA, 25°C ≤	T _A ≤ 125°C		3.6	mV/°C	4	2
	Coefficient of Output Voltage	I _L = 5.0 mA, -55°C ≤	< T _A ≤ 25°C		3.6	mV/°C	4	3
V _{R LINE}	Line Regulation	-30 V ≤ V _I ≤ -14.5 \	/		120	mV	1	1
		-30 V ≤ V _I ≤ -15 V	-30 V ≤ V ₁ ≤ -15 V		120	mV	1	2,3
		-22 V ≤ V _I ≤ -16 V			60	mV	1	1
					. 90	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 1.5 A			120	mV	1	1
	*				240	mV	1	2,3
	,	250 mA ≤ I _L ≤ 750 n	nA		84	mV	1	1
	:				160	mV	1	2,3
I _{SCD}	Standby Current Drain				2.0	mA	1	1 :
	, , , , , , , , , , , , , , , , , , ,				3.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	-30 V ≤ V _I ≤ -15 V			1.0	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 1.0 A			0.5	mA	1	1,2,3
V _{DO}	Dropout Voltage	I _L = 1.0 A			2.3	V	1	1
los	Short Circuit Current	V _I = -35 V			2.0	Α	1	1,2,3
I _{pk}	Peak Output Current	$V_{I} = -15 \text{ V}, \ \Delta V_{O} = 1.$	13 V	1.0	4.0	. А	1	1,2,3
V _{RTH}	Thermal Regulation	V _I = -22 V, I _L = 1.0 A	1		120	mV	1	1
V _{START}	Voltage Start	$V_1 = -27 \text{ V, } R_L = 12$	Ω	-12.6	-11.4	٧	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	V _I = -17 V, I _L = 350 e _i = 1.0 V _{rms} , f = 240		50		dB	1	4,5,6
No	Noise	$V_{l} = -17 \text{ V}, I_{L} = 100$ 10 Hz $\leq f \leq 10 \text{ kHz}$	mA,		600	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	$V_{l} = -17 \text{ V}, I_{L} = 5.0 \text{ r}$ $V_{pulse} = -3.0 \text{ V}$	mA,		30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_{l} = -17 \text{ V}, I_{L} = 100$ $\Delta I_{L} = 400 \text{ mA}$	mA,		2.5	mV/mA	4	9

μ**A7912QB**


Primary Burn-In Circuit (38510/11506 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.

Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A7915QB 3-Terminal Negative Voltage Regulator is constructed using the Fairchild Planar Epitaxial process. This negative regulator is intended as a complement to the popular μ A7815QB Positive Voltage Regulator. The μ A7915QB employs internal current-limiting, safe-area protection, and thermal shutdown, making it virtually indestructible.

- Output Current In Excess Of 1 A
- Internal Thermal Overload Protection
- Internal Short Circuit Current-Limiting
- Output Transistor Safe-Area Compensation

μΑ7915QB 3-Terminal Negative Voltage Regulator

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 2-Lead TO-3 Can (Top View)



Order Information

Case/ Package Code
Part No. Finish Mil-M-38510, Appendix C
μΑ7915ΚΜΩΒ ΥC 2-Lead Can

JAN Product Available

11507 BYA 2-Lead Can 11507 BYC 2-Lead Can

μ**A7915QB**

Absolute Maximum Ratings

Storage Temperature Range Operating Temperature Range Lead Temperature (soldering, 60 s) Internal Power Dissipation9 Can Without Heat Sink 10 Can With Heat Sink¹¹

-65°C to +175°C -55°C to +125°C

300°C

0.71 W 5.6 W

Input Voltage -35 V

Group A Electrical Tests Subgroups:

Method 5005

Processing: MIL-STD-883, Method 5004

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25° C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55° C
- 9. AC tests at 25°C

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. All characteristics except line and load transient response and noise are measured using pulse techniques (tw $\! \leq \! 10$ ms, duty cycle $\! \leq \! 5\%$). Output voltage changes due to changes in the internal temperature must be taken into account separately.
- 8. Conditions given will result in the following: $P_D \le 15$ W.
- 9. Internally limited.
- 10. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 35°C/W.
- 11. Rating applies to ambient temperatures up to 125°C. Above 125°C, derate linearly at 4.46°C/W.

Group C and D Endpoints: Group A, Subgroup 1

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,


μ A7915QB

 μ A7915QB Electrical Characteristics V_I = -23 V, I_L = 500 mA, C_I = 2.0 μ F, C_O = 1.0 μ F, unless otherwise specified.⁷

Symbol	Characteristic	Condition	n	Min	Max	Unit	Note	Subgrp
Vo	Output Voltage ⁸			-15.6	-14.4	٧	1	1
		5.0 mA \leq I _L \leq 1.0 A	V _I = -18.5 V	-15.75	-14.25	V	1	1,2,3
			V _I = -30 V	-15.75	-14.25	V	1	1,2,3
$\Delta V_{O}/\Delta T$	Average Temperature	I _L = 5.0 mA, 25°C ≤	T _A ≤ 125°C		4.5	mV/°C	4	2
	Coefficient of Output Voltage	I _L = 5.0 mA, -55°C ≤	€T _A € 25°C		4.5	mV/°C	4	3
V _{R LINE}	Line Regulation	-30 V ≤ V _I ≤ -17.5 V	/		150	mV	1	1
		$-30 \text{ V} \le \text{V}_1 \le -18.5 \text{ V}$	-30 V ≤ V ₁ ≤ -18.5 V		150	mV	1	2,3
		-26 V ≤ V _I ≤ -20 V			75	mV	1	1
					120	mV	1	2,3
V _{R LOAD}	Load Regulation	5.0 mA ≤ I _L ≤ 1.5 A			150	mV	1	1
					300	mV	1	2,3
		250 mA ≤ I _L ≤ 750 n	nA		105	mV	1	1
					180	mV	1	2,3
I _{SCD}	Standby Current Drain				2.0	mA	1	1
					3.0	mA	1	2,3
ΔI _{SCD} (LINE)	Standby Current Drain Change (vs Line Voltage)	$-30 \text{ V} \leq \text{V}_{\text{I}} \leq -18.5 \text{ V}_{\text{I}}$	/		1.0	mA	1	1,2,3
ΔI _{SCD} (LOAD)	Standby Current Drain Change (vs Load Current)	5.0 mA ≤ I _L ≤ 1.0 A			0.5	mA .	1	1,2,3
V _{DO}	Dropout Voltage	I _L = 1.0 A	***		2.3	٧	1	1
los	Short Circuit Current	V _I = -35 V			2.0	Α	1	1,2,3
I _{pk}	Peak Output Current	$V_1 = -18.5 \text{ V}, \ \Delta V_0 =$	1.43 V	1.0	4.0	Α	1	1,2,3
V _{RTH}	Thermal Regulation	V _I = -25 V, I _L = 1.0 /	4		150	mV	1	1
V _{START}	Voltage Start	V _I = -30 V, R _L = 15	Ω	-15.75	-14.25	V	1	1,2,3
$\Delta V_I / \Delta V_O$	Ripple Rejection	$V_I = -20 \text{ V}, I_L = 350 \text{ mA},$ $e_i = 1.0 \text{ V}_{rms}, f = 2400 \text{ Hz}$		50		dB	1	4,5,6
No	Noise	$V_1 = -20 \text{ V}, I_L = 100$ 10 Hz \leq f \leq 10 kHz	mA,		700	μV _{rms}	4	9
$\Delta V_{O}/\Delta V_{I}$	Line Transient Response	V _I = -20 V, I _L = 5.0 mA, V _{pulse} = -3.0 V			30	mV/V	4	9
$\Delta V_{O}/\Delta I_{L}$	Load Transient Response	$V_1 = -20 \text{ V}, I_L = 100$ $\Delta I_L = 400 \text{ mA}$	mA,		2.5	mV/mA	4	9

μ**A**7915QB


Primary Burn-In Circuit (38510/11507 may be used by FSC as an alternate)



Note

1. Capacitor value necessary to suppress oscillations.

Equivalent Circuit





MIL-STD-883 July 1986 — Rev 0¹

Advance Information

μA1524AQB Advanced Regulating Pulse Width Modulator

Aerospace and Defense Data Sheet Linear Products

Description


The µA1524AQB is an advanced regulating pulse width modulator which includes a precise 5.0 V reference trimmed to ±1% accuracy, eliminating the need for potentiometer adjustments; an error amplifier with an input range which includes 5.0 V. eliminating the need for a reference divider: a current sense amplifier useful in either the ground or power supply output lines; and a pair of 60 V, 200 mA uncommitted transistor switches which greatly enhance output versatility. Included is an under voltage lockout circuit which disables all the internal circuitry except the reference, until the input voltage has risen to 8.0 V. This holds standby current low until turn-on, simplifying the design of low power, off-line supplies. The turn-on circuit has approximately 600 mV of hysteresis for litter free activation. Also, included is a PWM latch which insures freedom from multiple pulsing within a period, even in noisy environments; logic to eliminate double pulsing on a single output; and a 200 ns external shutdown capability. The oscillator circuit is usable beyond 500 kHz and is easy to synchronize with an external clock pulse.2

- Precision Reference Internally Trimmed To ± 1%
- High Performance Current-Limit Function
- Under Voltage Lockout With Hysteristic Turn-On
- Start-Up Supply Current Less Than 4.0 mA
- Output Current To 200 mA
- 60 V Output Capability
- Wide Common Mode Input Range For Both Error And Current Limit Amplifiers
- PWM Latch Insures Single Pulse Per Period
- Double Pulse Suppression Logic
- 200 ns Shutdown Through PWM Latch
- Guaranteed Frequency Accuracy

Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

Connection Diagram 16-Lead DIP (Top View)



Order Information

µA1524ADMQB

Part No. Case/

Package Code Mil-M-38510, Appendix C

EA D-2 16-Lead DIP



	Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASICTM	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
	Data Acquisition	10
	Special Functions	11
	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
\$	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
	Hi-Rel Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20




MIL-STD-883 July 1986—Rev 1⁵

Description

The μ A101AQB is a general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample and hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of 'latch-up' coupled with internal short circuit protection make the μ A101AQB virtually fool-proof.⁶

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption


Connection Diagram 14-Lead DIP (Top View)



μA101AQB General Purpose Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C					
μA101ADMQB	CA	D-1 14-Lead DIP					
μA101AHMQB	GC	A-1 8-Lead Can					
μA101AFMQB	HA	F-4 10-Lead Flatpak					

JAN Product Available

10103	BCA	D-1 14-Lead DIP
10103	BCB	D-1 14-Lead DIP
10103	BGA	A-1 8-Lead Can
10103	BGC	A-1 8-Lead Can
10103	BHA	F-4 10-Lead Flatpak
10103	BHB	F-4 10-Lead Flatpak
10103	BPA	D-4 8-Lead DIP
10103	BPB	D-4 8-Lead DIP

μ A101AQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C			
Operating Temperature Range	-55°C to +125°C			
Lead Temperature (soldering, 60 s)	300°C			
Internal Power Dissipation ¹¹				
Can and Flatpak	330 mW			
DIP	400 mW			
Supply Voltage	± 22 V			
Differential Input Voltage	±30 V			
Input Voltage ¹²	±20 V			
Short Circuit Duration 13	Indefinite			

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_l is guaranteed by I_{lB} : Z_l = 4.0 V_T/I_{lB} , V_T = 26 mV at 25°C, 34 mV at 125°C and 19 mV at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 40 I_{CC}$.
- 9. VIR is guaranteed by the CMR test.
- 10. BW is guaranteed by t_r: BW = 0.35/t_r.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


μ A101AQB

 μ A101AQB Electrical Characteristics $V_{CC} = \pm 20$ V, unless otherwise specified.


Symbol	Characteris	tic	Cond	dition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 20 \text{ V},$			2.0	mV	1 .	1
			$R_S = 50 \Omega, V_{CM}$	= 0 V		3.0	mV	1	2,3
ΔV _{IO} /ΔT Input Offset Voltage		25°C ≤ T _A ≤ 12	5°C		25	μV/°C	4	2	
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C			25	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Adjustment Range		$R_{adj} = 5.1 M\Omega$		1.0		mV	1	1,2,3
lio	I _{IO} Input Offset Current		V _{CM} = 0 V			. 10	nA .	1	1
						20	nA	1	2,3
$\Delta I_{IO}/\Delta T$			25°C ≤ T _A ≤ 125°C			0.1	nA/°C	4	2
Temperature Sensitivity		-55°C ≤ T _A ≤ +25°C			0.2	nA/°C	4	3	
I _{IB}	Input Bias Current		±5.0 V ≤ V _{CC} ≤ ±20 V,			68	nA	1	1
			$V_{CM} = 0 V$			100	nA	1	2,3
Z _I	Input Impedance ⁷				1.5		МΩ	1	1
Icc	I _{CC} Supply Current					3.0	mA	1	.1
÷						2.5	mA	1	2
						3.5	mA	1	3
P _c	P _c Power Consumption ⁸					120	mW	1	1
						100	mW	1	2
CMR	Common Mode Rejection		$V_{CM} = \pm 15 \text{ V, I}$	$R_S = 50 \Omega$	80		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁹				± 15		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 20 \text{ V},$ $\text{R}_{\text{S}} = 50 \Omega$			100	μV/V	1	1,2,3
los	Output Short Circuit Current		V _{CC} = ± 15 V			60	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 15 \text{ V}, V_{O} = \pm 10 \text{ V},$		50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$		25		·V/mV	1	5,6
V _{OP} Output Voltage Swing	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V}$ $R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6		
			$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6	
TR(t _r)	Transient Response	Rise Time	V _I = 50 mV,			800	ns	3	9, 10, 11
TR(o _s)		Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF},$ $A_V = 1.0$			25	%	3	9, 10, 11
BW	Bandwidth ¹⁰				0.437		MHz	3	9, 10, 11
SR Slew Rate			$R_L = 2.0 \text{ k}\Omega, A$	$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$			V/µs	3	9, 10
					0.2		V/μs	3	11
N _I (BB)	Noise Broadband		BW = 5.0 kHz			15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 5.0 kHz			-80	μV _{pk}	4	9

μ A101AQB

Primary Burn-In Circuit (38510/10103 may be used by FSC as an alternate)



Equivalent Circuit



EQ00031F



MIL-STD-883 July 1986—Rev 1⁵ General Purpose
Operational Amplifier
Aerospace and Defense Data Sheet


Aerospace and Defense Data Sheet Linear Products

Description

The μ A101QB is a general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample and hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of 'latch-up' coupled with internal short circuit protection make the μ A101QB virtually fool-proof.⁶


- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

Connection Diagram 14-Lead DIP (Top View)




Connection Diagram 8-Lead Can (Top View)

μΑ101QB



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA101DMQB	CA	D-1 14-Lead DIP
μA101HMQB	GC	A-1 8-Lead Can
μA101FMQB	HA	F-4 10-Lead Flatpak
JAN Product	Available	
10103	BCA	D-1 14-Lead DIP
10103	BCB	D-1 14-Lead DIP
10103	BGA	A-1 8-Lead Can
10103	BGC	A-1 8-Lead Can
10103	BHA	F-4 10-Lead Flatpak
10103	BHB	F-4 10-Lead Flatpak
10103	BPA	D-4 8-Lead DIP

D-4 8-Lead DIP

BPB

10103

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹¹	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 30 V
Input Voltage ¹²	± 20 V
Short Circuit Duration 13	Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available.
- Contact local sales representative for the latest revision. 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB} : $Z_I = 4.0 \ V_T/I_{IB}$, $V_T = 26 \ mV$ at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 40 I_{CC}$.
- 9. V_{IR} is guaranteed by the CMR test.
- 10. BW is guaranteed by t_r : BW = 0.35/ t_r .
- 11. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- 12. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- 13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


μ A101QB

μA101QB Electrical Characteristics $V_{CC} = \pm 20$ V, unless otherwise specified. Characteristic Condition


Symbol	Character	stic	Conc	lition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	9	± 5.0 V ≤ V _{CC} ≤	£ 20 V,		5.0	mV	1	-1
			$R_S = 50 \Omega$ $V_{CM} = 0 V$			6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 12	5°C		25	μV/°C	4	2
	Temperature Sensit	ivity	-55°C ≤ T _A ≤ +	25°C		25	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Range	e Adjustment	$R_{adj} = 5.1 M\Omega$		1.0		mV	1	1,2,3
I _{IO}	Input Offset Curren	· ·	V _{CM} = 0 V			200	nA	1	1,2
						500	nA	1	3
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Curren		25°C ≤ T _A ≤ 12	5°C		0.1	nA/°C	4	2
	Temperature Sensit	ivity	-55°C ≤ T _A ≤ +	25°C		0,2	nA/°C	4	3
I _{IB}	Input Bias Current		±5.0 V ≤ V _{CC.} ≤ V _{CM} = 0 V	€±20 V,		340	nA	1	1
						750	· nA	1	2,3
Zı	Input Impedance ⁷				0.3		МΩ	1	1
Icc	Supply Current					3.0	mA	1	1
						2.5	mA	1	2
						3.5	mA	1	3
P _c	Power Consumption	8.				120	mW	1	1
						100	mW	1	2
CMR	Common Mode Rej	ection	$V_{CM} = \pm 15 \text{ V, F}$	$R_S = 50 \Omega$	70		dB	1	1,2,3
V _{IR}	Input Voltage Rang	e ⁹			± 15		V	1	1,2,3
PSRR	Power Supply Reje	ction Ratio	$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq$ $R_{\text{S}} = 50 \Omega$	± 20 V,		316	μV/V	1	1,2,3
los	Output Short Circuit	Current	$V_{CC} = \pm 15 \text{ V}$			60	mA	1	1,2,3
A _{VS}	Large Signal Voltag	e Gain	$V_{CC} = \pm 15 \text{ V}, \text{ V}$	$V_{O} = \pm 10 \text{ V},$	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$		25		V/mV	1	5,6
V _{OP}	. Output Voltage Swi	ng	$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	± 12		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient	Rise Time	$V_1 = 50 \text{ mV},$	100 5		800	ns	3	9, 10, 11
TR(o _s)	Response	Overshoot	$R_L = 2.0 \text{ k}\Omega, C_0$ $A_V = 1.0$	_= 100 pr,		25	%	3	9, 10, 11
BW .	Bandwidth ¹⁰				0.437		MHz	3	9, 10, 11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, \text{ A}$	_/ = 1.0	0,3		V/μs	3	9, 10
					0.2		V/μs	3	11
N _I (BB)	Noise Broadband		BW = 5.0 kHz			15	μV_{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 5.0 kHz			80	μV_{pk}	4	9

μ A101QB

Primary Burn-In Circuit (38510/10103 may be used by FSC as an alternate)



Equivalent Circuit



14-10




MIL-STD-883 July 1986 — Rev 2⁵

Description

The µA108AQB Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drifts are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The µA108AQB is specially selected for extremely low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.6

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range


Connection Diagram 14-Lead DIP (Top View)



μA108AQB Super Beta Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Part No.	Case/ Finish	Mil-M-38510, Appendix C
μA108ADMQB	CA	D-1 14-Lead DIP
μA108AHMQB	GC	A-1 8-Lead Can
μA108AFMQB	HA	F-4 10-Lead Flatpak
JAN Product Ava	ilable	

10104	BCA	D-1 14-Lead DIP
10104	BCC	D-1 14-Lead DIP
10104	BGA	A-1 8-Lead Can
10104	BGC	A-1 8-Lead Can
10104	BHA	F-4 10-Lead Flatpak
10104	BHB	F-4 10-Lead Flatpak

μA108AQB

Absolute Maximum Ratings Storage Temperature Range Operating Temperature Range

-65°C to +175°C -55°C to +125°C 300°C

Lead Temperature (soldering, 60 s) Internal Power Dissipation⁹ Can and Flatpak

330 mW 400 mW

DIP Supply Voltage Differential Input Voltage

± 22 V ± 5.0 V

Input Voltage¹⁰
Short Circuit Duration¹¹
Differential Input Current¹²

± 20 V Indefinite ± 10 mA

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by $l_{IB}\colon$ Z_I = 2[(V_T/l_{IB}) $\,$ + 1001R_E(10⁻⁶)], V_T = 26 mV at 25°C, R_E = 1700 Ω
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
- 12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


μ A108AQB

μA108AQB Electrical Characteristics $± 5.0 \text{ V} \le \text{V}_{CC} \le ± 20\text{V}$, unless otherwise specified.


Symbol	Characteris	tic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.5	mV	1	1
					1.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		5.0	μV/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		5.0	μV/°C	4	3
l _{IO}	Input Offset Current		V _{CM} = 0 V		0.2	nA	1	1
					0.4	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		2.5	pA/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		5.0	pA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		1.9	nA	1	1
					3.0	nA	1	2,3
Z _i	Input Impedance ⁷			30		МΩ	1	1
Icc	Supply Current		V _{CC} = ± 20 V		0.6	mA	1	1,2
					0.8	mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 15 \text{ V},$ $V_{CM} = \pm 13.5 \text{ V},$ $R_S = 50 \Omega$	96		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸		V _{CC} = ± 15 V	± 13.5		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 20 \text{ V},$ R _S = 50 Ω		16	μV/V	1	1,2,3
los	Output Short Circuit (Current	V _{CC} = ± 15 V		15	mA	3	1,2,3
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 15 \text{ V},$	80		V/mV	1	4
			$V_O = \pm 10 \text{ V},$ $R_L = 10 \text{ k}\Omega$	40		V/mV	1	5,6
V _{OP}	Output Voltage Swing	l	$V_{CC} = \pm 15 \text{ V},$ $R_L = 10 \text{ k}\Omega$	± 13		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	V _{CC} = ± 20 V, V _I = 50 mV,		1000	ns	3	9, 10, 11
TR(o _s)		Overshoot	$R_L = 2.0 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, A_V = 1.0$		50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V},$ $R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.05		V/μs	3	9, 10, 11
N _I (BB)	Noise Broadband		V _{CC} = ± 20 V, BW = 5.0 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		V _{CC} = ±20 V, BW = 5.0 kHz		40	μV _{pk}	4	9

μ A108AQB

Primary Burn-In Circuit (38510/10104 may be used by FSC as an alternate)



Equivalent Circuit






MIL-STD-883 July 1986—Rev 2⁵

Description

The µA108QB Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drifts are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The µA108QB is specially selected for low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-andhold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.6

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range


Connection Diagram 14-Lead DIP (Top View)



μA108QB Super Beta Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA108DMQB	CA	D-1 14-Lead DIP
μA108HMQB	GC	A-1 8-Lead Can
μA108FMQB	HA	F-4 10-Lead Flatpak

JAN Product Available

10104	BCA	D-1 14-Lead DIP
10104	BCC	D-1 14-Lead DIP
10104	BGA	A-1 8-Lead Can
10104	BGC	A-1 8-Lead Can
10104	BHA	F-4 10-Lead Flatpak
10104	внв	F-4 10-Lead Flatpak

μ A108QB

Absolute Maximum Ratings

Aboolate maximum natingo	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁹	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 5.0 V
Input Voltage ¹⁰	± 20 V
Short Circuit Duration ¹¹	Indefinite
Differential Input Current ¹²	± 10 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB}: Z_I = 2[(V_T/I_{IB}) + 1001R_E(10⁻⁶)], V_T = 26 mV at 25°C, R_E = 1700 Ω .
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- 11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
- 12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.


μ **A108QB**

 μ A108QB Electrical Characteristics $\pm 5.0 \le V_{CC} \le \pm 20$ V, unless otherwise specified.


Symbol	Characteris	stic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		2.0	mV	1	1
					3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		15	μV/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		15	μV/°C	4	3
I _{IO}	Input Offset Current		V _{CM} = 0 V		0.2	nA	1	1
					0.4	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		2.5	pA/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		5.0	pA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		1.9	nA	1	1
					3.0	nA	1	2,3
Z _I	Input Impedance ⁷			30		МΩ	1	1
Icc	Supply Current		$V_{CC} = \pm 20 \text{ V}$		0.6	mA	1	1,2
					0.8	, mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 15 \text{ V},$ $V_{CM} = \pm 13.5 \text{ V},$ $R_S = 50 \Omega$	85		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸	Input Voltage Range ⁸		± 13.5		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leqslant \text{V}_{\text{CC}} \leqslant \pm 20 \text{ V},$ $\text{R}_{\text{S}} = 50 \Omega$		100	μV/V	1	1,2,3
los	Output Short Circuit (Current	V _{CC} = ± 15 V		15	mA	3	1,2,3
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 15 \text{ V},$	50		V/mV	1	4
			$V_O = \pm 10 \text{ V}, R_L = 10 \text{ k}\Omega$	25		V/mV	1	5,6
V _{OP}	Output Voltage Swing	j	$V_{CC} = \pm 15 \text{ V},$ $R_L = 10 \text{ k}\Omega$	± 13		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V},$ $V_{I} = 50 \text{ mV},$		1000	ns	3	9, 10, 11
TR(o _s)		Overshoot	$R_L = 2.0 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, A_V = 1.0$		50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V},$ $R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.05		V/µs	3	9, 10, 11
N _I (BB)	Noise Broadband		V _{CC} = ± 20 V, BW = 5.0 kHz		15	μ V _{rms}	4	9
N _I (PC)	Noise Popcorn		V _{CC} = ±20 V, BW = 5.0 kHz		40	μV _{pk}	4	9

μ A108QB

Primary Burn-In Circuit (38510/10104 may be used by FSC as an alternate)



Equivalent Circuit







MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A110QB is a monolithic operational amplifier internally connected as a unity gain non-inverting amplifier. It is constructed using the Fairchild Planar Epitaxial process. This circuit is ideal for such applications as fast sample-and-hold circuits, active filters, or as general purpose buffers. Super beta transistors are used interchangeably with the μ A101QB and the μ A741QB in voltage follower applications. It features low, offset voltage, drift, bias current, noise; plus high speed and a wide operating voltage range. 6

- High Slew Rate
- Low Input Current
- Internally Compensated
- Plug-in Replacement For Both The μA101QB And μA741QB Voltage Follower Applications
- Wide Range Of Supply Voltage

μ**A**110QB Voltage Follower

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 Connected case.

Order Information

Case/
Part No. Finish
μΑ110HMQB GC

Package Code Mil-M-38510, Appendix C A-1 8-Lead Can

μΑ110QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁸
Can 330 mW
Supply Voltage ± 18 V
Input Voltage⁹ ± 15 V
Short Circuit Duration¹⁰ Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. BW is guaranteed by t_r : BW = 0.35/ t_r
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate at 150°C/CW.
- 9. For supply voltages less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.
- 10. Short circuit may be ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature. It is necessary to insert a resistor greater than 2.0 k Ω in series with the input when the amplifier is driven from low impedance sources to prevent damage when the output is shorted.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


μ **A110QB**

 $\mu \rm A110QB$ Electrical Characteristics $\pm\,5.0~\rm V \leqslant V_{\rm CC} \leqslant \pm\,18~\rm V,$ unless otherwise specified.

Symbol	Characteris	stic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		V _{CM} = 0 V		4.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Offset Voltage		25°C ≤ T _A ≤ 125°C		15	μV/°C	4	2
	Temperature Drift		-55°C ≤ T _A ≤ +25°C		15	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Range	Adjustment	V _{CC} = ± 18 V	7.5		mV	1	1,2,3
I _{IB}	Input Bias Current		V _{CM} = 0 V		3.0	nA	1	1
					10	nA	1	2,3
Z _I	Input Impedance		V _{CC} = ± 18 V	10000		МΩ	1	1
Icc	Supply Current		V _{CC} = ± 18 V		5.5	mA	1	1
					4.0	mA	1	2
					8.0	mA	1	3
PSRR	Power Supply Rejection Ratio		± 5.0 V ≤ V _{CC} ≤ ± 18 V		316	μV/V	1	1,2,3
los +	Positive Output Short Circuit Current		$V_{CC} = \pm 18 \text{ V}, V_I = +15 \text{ V}$	10	35	mA	4	1,2,3
I _{OS} –	Negative Output Short Circuit Current		$V_{CC} = \pm 18 \text{ V}, V_{I} = -15 \text{ V}$	1.5	10	mA	4	1,2,3
Ro	Output Resistance		V _{CC} = ± 18 V		2.5	Ω	1	1
					4.0	-Ω	1	2,3
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 15 \text{ V}, V_{O} = \pm 10 \text{ V},$ $R_{L} = 8.0 \text{ k}\Omega$	0.999		V/V	1	4,5,6
			$V_{CC} = \pm 15 \text{ V}, V_O = \pm 10 \text{ V},$ $R_L = 10 \text{ k}\Omega$	0.999		V/V	1	4,5,6
V _{OP}	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient	Rise Time	V _{CC} = ± 18 V		60	ns	4	9, 10, 11
TR(o _s)	Response	Overshoot			50	%	4	9, 10, 11
SR	Slew Rate		V _{CC} = ± 18 V	15		V/μs	4	9, 10, 11
BW	Bandwidth ⁷		V _{CC} = ± 18 V	6.0		MHz	4	9, 10, 11

μ**Α110QB**


Primary Burn-In Circuit



Note

1. A 30 pF connected between the two offset null leads is optional.

Equivalent Circuit





MIL-STD-883 July 1986—Rev 2⁵

μ A124QB Quad Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Description


The $\mu A124QB$ Quad Operational Amplifier consists of four independent high gain, internal frequency-compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. It is constructed using the Fairchild Planar Epitaxial process. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. 6

- Input Common Mode Voltage Range Includes Ground Or Negative Supply
- Output Voltage Can Swing To Ground Or Negative Supply
- Four Internally Compensated Operational Amplifiers In A Single Package
- Wide Power Supply Range
- Power Drain Suitable For Battery Operation


Connection Diagram 14-Lead DIP (Top View)



Connection Diagram 14-Lead Flatpak (Top View)



Connection Diagram 20-Terminal CCP (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C				
μA124DMQB	CA	D-1 14-Lead DIP				
μA124FMQB	AA	F-1 14-Lead Flatpak				
μA124LMQB	•					
JAN Product Av	ailable					
11005	BCA	D-1 14-Lead DIP				
11005	BCB	D-1 14-Lead DIP				

μ**A124QB**

Absolute Maximum Ratings

Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁸
Flatpak
DIP and CCP
Supply Voltage
Differential Input Voltage⁹

-65°C to +175°C -55°C to +125°C 300°C

350 mW 400 mW ± 18 V or 36 V 36 V -0.3 V to +36 V 10 mA Indefinite Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Notes

- 1. 100% Test and Group A
- 2. Group A

Input Voltage¹⁰

Short Circuit Duration¹¹

Input Current

- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. VIR is guaranteed by the VIO test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Flatpak and 120°C/W for the DIP and CCP.
- 9. The differential input voltage shall not exceed the supply voltage.
- 10. For supply voltages less than 36 V, the absolute maximum input voltage is equal to the supply voltage. The input common mode voltage or either signal input voltage should not be allowed to go negative more than 0.3 V.
- 11. Short circuit may be to ground or negative supply. Rating applies to 125°C case temperature or 75°C ambient temperature. Short circuits from the output to V+ can cause excessive heating and eventual destruction. No more than one amplifier should be shorted at the same time as the maximum junction temperature will be exceeded.

Group C and D Endpoints: Group A, Subgroup 1


μ A124QB

 μA124QB Electrical Characteristics V+ = 5.0 V, V- = 0 V, unless otherwise specified.


Symbol	Characteristic	Cond	dition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	5.0 V ≤ V+ ≤ 30 V,	0 V ≤ V _{CM} ≤ V+ -1.5 V		5.0	mV	1	1
		$R_S = 10 \text{ k}\Omega,$ $V_O = 1.4 \text{ V}$	0 V ≤ V _{CM} ≤ V+ -2.0 V		7.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 125	5°C		30	μV/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ 2	5°C		30	μV/°C	4	3
110	Input Offset Current	V _{CM} = 0 V			30	nA	1	1
					100	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current	$25^{\circ}\text{C} \leqslant \text{T}_{\text{A}} \leqslant 125^{\circ}$			400	pA/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +	25°C		700	pA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V		-150		nA	1	1
				-300		nA	1	2,3
Icc	Supply Current (Total)	R _L = ∞ on all	V+ = 5.0 V		1.2	mA	1	1,2,3
		Op Amps	V+ = 30 V		3.0	mA	1	1,2,3
CMR	Common Mode Rejection	V+ = 30 V,	$V_{CM} = 28.5 \text{ V}$	70		dB	1	1
		$R_S = 50 \Omega$	V _{CM} = 28 V	68		dB	1	2,3
V _{IR}	Input Voltage Range ⁷	5.0 V ≤ V+ ≤ 30 V, V _O = 1.4 V		0	V+ -1.5	٧	1	1
				0	V+ -2.0	V	1	2,3
PSRR	Power Supply Rejection Ratio	5.0 V ≤ V+ ≤ 3	2 V, $R_S = 50 \Omega$		562	μV/V	1	1
los	Output Short Circuit Current			-70		mA	1	1,2,3
Гон	Output Source Current	V+ = 15 V, V _O = GND			-20	mA	1	1,2,3
					-10	mA	1	2,3
l _{OL}	Output Sink Current	V _O = 200 mV		12		μΑ	1	1
		V+ = 15 V, V _O = 15 V		10		mA	1	1
				5.0		mA	1	2,3
A _{VS}	Large Signal Voltage Gain	V+ = 15 V, R _L =	= 2.0 kΩ	50		V/mV	1	4
				25		V/mV	1	5,6
V _{OH}	High Level Output Voltage	V+ = 30 V	$R_L = 10 \text{ k}\Omega$	27		٧	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	26		٧	1	4,5,6
V _{OL}	Low Level Output Voltage	$R_L = 10 \text{ k}\Omega$			20	mV	1	4,5,6
TR(t _r)	Transient Rise Time	V+ = 30 V, V _I =			1.0	μs	3	9,10,11
TR(o _s)	Response Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L$ $A_V = 1.0$	• .		50	%	3	9,10,11
SR	Slew Rate	$V+ = 30 V, R_L = A_V = 1.0$	= 2.0 kΩ,	0.1		V/μs	3	9,10,11
CS	Channel Separation	V+ = 30 V		80		dB	4	9
N _I (BB)	Noise Broadband	$V_{CC} = \pm 15 \text{ V, R}$	s = 50 Ω		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn	$V_{CC} = \pm 15 \text{ V, R}$	$_{\rm S}$ = 20 k Ω		50	μV _{pk}	4	9

μ**Α124QB**

Primary Burn-In Circuit (38510/11005 may be used by FSC as an alternate)



Equivalent Circuit (1/4 of circuit shown)





MIL-STD-883 July 1986-Rev 15

Description

The µA148QB is a true guad µA741QB. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar μA741QB Operational Amplifier. In addition, the total supply current for all four amplifiers is comparable to the supply current of a single μ A741QB type op amp.


Other features include input offset currents and input bias currents which are much less than those of a standard µA741QB. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.6

- μA741QB Op Amp Operating Characteristics
- Low Supply Current Drain
- Class AB Output Stage No Crossover Distortion
- Lead Compatible With The μA124QB
- Low Input Offset Voltage
- Low Input Offset Current
- Low Input Bias Current
- Gain Bandwidth Product For μA148QB (Unity Gain) 1 MHz Typical
- High Degree Of Isolation Between Amplifiers
- Overload Protection For Inputs And Outputs

μA148QB Quad **Operational Amplifier**

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 14-Lead DIP (Top View)



_		
O-4	Infa	mation
Croer	IIIIICH	шашоп

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA148DMQB	CA	D-1 14-Lead DIP
JAN Product Av	ailable	

11001	BCA	D-1 14-Lead DIP
11001	BCB	D-1 14-Lead DIP

μΑ148QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 DIP 400 mW Supply Voltage ± 22 V Differential Input Voltage¹⁰ ± 30 V Input Voltage¹¹ ± 20 V Input Current 10 mA Short Circuit Duration 12 Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB} : $Z_I = 4.0 \text{ V}_T/I_{IB}$, $V_T = 26 \text{ mV}$ at 25°C, 34 mV at 125°C and 19 mV at -55°C.
- 8. VIR is guaranteed by the CMR test.
- 9. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 10. The differential input voltage shall not exceed the supply voltage.
- 11. For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- 12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature. No more than one amplifier should be shorted simultaneously as the maximum junction temperature will be exceeded.


μ **A148QB**

 μ A148QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteri	stic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 10 \text{ k}\Omega, V_{CM} = 0 \text{ V}$		5.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		25	μV/°C	4	2
	Temperature Sensitiv	rity	-55°C ≤ T _A ≤ +25°C		25	μV/°C	4	3
I _{IO}	Input Offset Current		V _{CM} = 0 V		25	nA	1	1
					75	nA	1	2,3
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		200	pA/°C	4	2
	Temperature Sensitiv	vity	-55°C ≤ T _A ≤ +25°C		400	pA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		100	nA	1	1
					325	nA	1	2,3
Z _I	Z _I Input Impedance ⁷			0.8		МΩ	1	1
				0.4		МΩ	1	2
Icc	Supply Current (Total)				3.6	mA	1	1,2
					4.2	mA	1	3
CMR	Common Mode Reje	ction	$V_{CM} = \pm 12 \text{ V}, R_S = 50 \Omega$	70		dB	1	1,2,3
V _{IR}	Input Voltage Range	8		± 12		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 22 \text{ V},$ $\text{R}_{\text{S}} = 50 \Omega$		142	μV/V	1	1,2,3
los	Output Short Circuit Current				55	mA	1	1,2
					75	mA	1	3
A _{VS}	Large Signal Voltage Gain		$V_{O} = \pm 10 \text{ V}, R_{L} = 2.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient	Rise Time	$V_{CC} = \pm 20 \text{ V}, V_{I} = 50 \text{ mV},$		1.0	μs	3	9, 10, 11
TR(o _s)	Response	Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC}=\pm 20$ V, $R_L=2.0$ k Ω , $A_V=1.0$	0.2		V/μs	3	9, 10, 11
CS	Channel Separation		V _{CC} = ± 20 V	80		dB	4	9
N _I (BB)	Noise Broadband		V _{CC} = ± 20 V		15	μV_{rms}	4	9
N _I (PC)	Noise Popcorn		V _{CC} = ± 20 V		40	μV _{pk}	4	9

μA148QB

Primary Burn-In Circuit (38510/11001 may be used by FSC as an alternate)



Equivalent Circuit (1/4 of Circuit)



= CROSSUNDER

EQ00061F



MIL-STD-883 July 1986—Rev 1⁵

Description

The μ A1558QB is a monolithic pair of internally compensated, high performance amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the μ A1558QB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier and general feedback applications.


The µA1558QB is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll off insures stability in closed loop applications.⁶

- No Frequency Compensation Required
- Short Circuit Protection
- Large Common Mode And Differential Voltage Range
- Low Power Consumption
- No Latch-Up

μA1558QB Dual Internally Compensated Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Package Code

Order Information

Part No.	Finish	Mil-M-38510, Appendix C
μA1558HMQB	GC	A-1 8-Lead Can
μA1558RMQB	PA	D-4 8-Lead DIP
JAN Product	Available	
10108	BGA	A-1 8-Lead Can
10108	BGC	A-1 8-Lead Can

μ**A1558QB**

Absolute Maximum natings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹¹	
Can	350 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	±30 V

± 20 V

Indefinite

Absolute Maximum Detings

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A

Input Voltage 12

Short Circuit Duration 13

- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_l is guaranteed by I_{lB} : Z_l = 4.0 V_T/I_{lB} , V_T = 26 mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$.
- 9. VIR is guaranteed by the CMR test.
- 10. BW is guaranteed by t_r : BW = 0.35/ t_r .
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and 120°C/W for the DD
- For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ A1558QB


μA1558QB
Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol Characteristic Condition Min Max Unit Note Subgrp


Symbol	Character	ristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltag	ge	$R_S = 10 \text{ k}\Omega$,		5.0	mV	1	1
			V _{CM} = 0 V		6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltag	,	25°C ≤ T _A ≤ 125°C		15	μV/°C	4	2
	Temperature Sensitivity		-55°C ≤ T _A ≤ +25°C		15	μV/°C	4	3
I _{IO}	Input Offset Current		V _{CM} = 0 V		200	nA	1	1
					500	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Currer		25°C ≤ T _A ≤ 125°C		1.0	nA/°C	4	2
	Temperature Sens	itivity	-55°C ≤ T _A ≤ +25°C		1.0	nA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		340	nA	1	1
					1500	nA	1	2,3
Z _I	Input Impedance ⁷			0.3		МΩ	1	1
				0.2		МΩ	1	2
Icc	Supply Current (Total)				5.6	mA	1	1
					5.0	mA	1	2
					6.6	mA	1	3
Pc	Power Consumption (Total) ⁸				150	mW	1	1
CMR	Common Mode Re	ejection	$V_{CM} = \pm 12 \text{ V}, R_{S} = 50 \Omega$	70		dB	1	1,2,3
V _{IR}	Input Voltage Ran	ge ⁹		± 12		V	1	1,2,3
PSRR	Power Supply Reje	ection Ratio	$\pm 5.0 \text{ V} \leq \text{V}_{CC} \leq \pm 22 \text{ V},$ $R_S = 50 \Omega$		150	μV/V	1	1,2,3,
los	Output Short Circu	it Current			60	mA	1	1,2,3
A _{VS}	Large Signal Voltage Gain		$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
V_{OP}	Output Voltage Sw	ving	$R_L = 10 \text{ k}\Omega$	± 12		V	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient	Rise Time	$V_{CC} = \pm 20 \text{ V}, V_{I} = 50 \text{ mV},$		800	ns	3	9, 10, 11
TR(o _s)	Response Overshoot $R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ A}_V = 1.0$			25	%	3	9, 10, 11	
BW	Bandwidth ¹⁰			0.437		MHz	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V}, R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.3		V/μs	. 3	9, 10, 11
CS	Channel Separation		V _{CC} = ± 20 V	80		dB	1	9
N _I (BB)	Noise Broadband		$V_{CC} = \pm 20 \text{ V, BW} = 5.0 \text{ kHz}$		15	μV_{rms}	4	9
N _I (PC)	Noise Popcorn		$V_{CC} = \pm 20 \text{ V}, \text{ BW} = 5.0 \text{ kHz}$		40	μV_{pk}	4	9

μ**A**1558QB

Primary Burn-In Circuit (38510/10108 may be used by FSC as an alternate)



Equivalent Circuit (1/2 of circuit)



EQ00011F



MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A2101AQB is a dual general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample-and-hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of latch-up coupled with internal short circuit protection make the μ A2101AQB virtually foolproof. ⁶

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

μ A2101AQB Dual General Purpose Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Order Information

Case/ Package Code
Part No. Finish Mil-M-38510, Appendix C

μA2101ADMQB EA D-2 16-Lead DIP

JAN Product Available

10105 BEA D-2 16-Lead DIP 10105 BEB D-2 16-Lead DIP

μA2101AQB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 DIP 400 mW Supply Voltage ± 22 V Differential Input Voltage ± 30 V Input Voltage 10 ±20 V Short Circuit Duration¹¹ Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. VIR is guaranteed by the CMR test.
- 8. BW is guaranteed by t_r : BW = 0.35/ t_r .
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 10. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ **A2101AQB**


 μ A2101AQB Electrical Characteristics ± 5.0 V \leq V_{CC} \leq ± 20 V, unless otherwise specified.

Symbol	Characteri	stic	Cond	dition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$,			2.0	mV	1	1
			$V_{CM} = \pm 15 \text{ V}$	$V_{CM} = \pm 15 \text{ V}$		3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 12	25°C		15	μV/°C	2	2
	Temperature Sensitiv	ity	-55°C ≤ T _A ≤ +	+25°C		18	μV/°C	2	3
V _{IO adj}	Input Offset Voltage Range	Adjustment	$V_{CC} = \pm 20 \text{ V}$		4.0		mV	1	1,2,3
I _{IO}	Input Offset Current		V _{CM} = ± 15 V			10	nA	1	1,2
						20	nA	1	3
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 12	25°C		0.1	nA/°C	2	2
	Temperature Sensitiv	ity	-55°C ≤ T _A ≤ +	+25°C		0.2	nA/°C	2	3
I_{IB}	Input Bias Current		$V_{CM} = \pm 15 \text{ V}$			75	nA	1	1,2
						100	nA	1	3
Icc	Supply Current (Tota	l)	$V_{CC} = \pm 15 \text{ V}$			6.0	mA	1	1
						5.0	mA	1	2
						7.0	mA	1	3
CMR	Common Mode Reje	Common Mode Rejection $ \begin{array}{c} {\rm V_{CC}=\pm20~V,~V_{CM}=\pm15~V,} \\ {\rm R_{S}=50~\Omega} \end{array} $		80		dB	1	1,2,3	
VIR	Input Voltage Range	7	V _{CC} = ± 20 V		± 15		٧	1	1,2,3
PSRR	Power Supply Reject	ion Ratio	V+ = 10 V, V- = -20 V to			50	μV/V	1	1
			V+ = 20 V, V- = 10 V, $R_S = 50 \Omega$			100	μV/V	1	2,3
los	Output Short Circuit	Current	$V_{CC} = \pm 15 \text{ V, t}$	≤ 25 ms		60	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	V _{CC} = ± 20 V, \	/ _O = ± 15 V,	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$		25		V/mV	1	5,6
			$V_{CC} = \pm 5.0 \text{ V},$ $R_L = 2.0 \text{ k}\Omega$	$V_0 = \pm 2.0 V$,	10		V/mV	1	4,5,6
V _{OP}	Output Voltage Swine	9	V _{CC} = ± 20 V	$R_L = 10 \text{ k}\Omega$	± 16		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	± 15		V	1	4,5,6
TR(t _r)	Transient	Rise Time	$V_I = 50 \text{ mV},$			800	ns	3	9, 10, 11
TR(o _s)	Response	Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$			25	%	3	9, 10, 11
BW	Bandwidth ⁸				0.437		MHz	3	9, 10, 11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A$	_V = 1.0	0.3		V/µs	3	9, 10
					0.2		V/μs	3	11
CS	Channel Separation		V _{CC} = ± 20 V		80		dB	1	9
N _I (BB)	Noise Broadband		BW = 5.0 kHz			15	μV_{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 5.0 kHz			80	μV_{pk}	4	9

Primary Burn-In Circuit (38510/10105 may be used by FSC as an alternate)



Equivalent Circuit



EQ00031F



MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A2101QB is a dual general purpose monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. This integrated circuit is intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers, and sample-and-hold circuits is improved due to the low drift and low bias currents. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of latch-up coupled with internal short circuit protection make the μ A2101QB virtual-ly foolproof.⁶

- Low Offset Current And Voltage
- Low Offset Current Drift
- Low Bias Current
- Short Circuit Protected
- Low Power Consumption

μ**A2101QB**Dual General Purpose Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Order Information

Case/ Package Code
Part No. Finish Mil-M-38510, Appendix C

μA2101DMQB EA D-2 16-Lead DIP

JAN Product Available

10105 BEA D-2 16-Lead DIP 10105 BEB D-2 16-Lead DIP

μA2101QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 DIP 400 mW Supply Voltage ± 22 V Differential Input Voltage ± 30 V Input Voltage 10 ± 20 V Short Circuit Duration¹¹ Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. VIR is guaranteed by the CMR test.
- 8. BW is guaranteed by t_r: BW = 0.35/t_r.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ **A2101QB**


μA2101QB Electrical Characteristics $± 5.0 \text{ V} \le \text{V}_{CC} \le ± 20 \text{ V}$, unless otherwise specified.

Symbol	Characteri	stic	Cond	lition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$,			4.0	mV	1	1
			$V_{CM} = \pm 15 \text{ V}$	$V_{CM} = \pm 15 \text{ V}$		5.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 12	25°C		15	μV/°C	4	2
	Temperature Sensitiv	vity	-55°C ≤ T _A ≤ -	+ 25°C		18	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Range	Adjustment	$V_{CC} = \pm 20 \text{ V}$		4.0		mV	1	1,2,3
lio	Input Offset Current		V _{CM} = ± 15 V			100	nA	1	1,2
						200	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 12	25°C		0.1	nA/°C	4	2
	Temperature Sensitiv	vity	-55°C ≤ T _A ≤ ·	+25°C		0.2	nA/°C	4	3
I _{IB}	Input Bias Current		$V_{CM} = \pm 15 \text{ V}$			200	nA	1	1,2
						300	nA	1	3
I _{CC} S	Supply Current (Total	al)	$V_{CC} = \pm 15 \text{ V}$			6.0	mA	1	1
						5.0	mA	1	2
						7.0	mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 20$ V, $V_{CM} = \pm 15$ V R _S = 50 Ω		75		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁷		V _{CC} = ± 20 V		± 15		V	1	1,2,3
PSRR	Power Supply Rejec	Power Supply Rejection Ratio		V+ = 10 V, V- = -20 V to		100	μV/V	1	1
			V + = 20 V, V - = 10 V, $R_S = 50 \Omega$			178	μV/V	1	2,3
los	Output Short Circuit	Current	$V_{CC} = \pm 15 \text{ V}, t \le 25 \text{ ms}$			70	mA	1	1,2,3
A _{VS}	Large Signal Voltage	e Gain	$V_{CC} = \pm 20 \text{ V}, V_{O} = \pm 15 \text{ V},$ $R_{L} = 2.0 \text{ k}\Omega$		50		V/mV	1	4
					25		V/mV	1	5,6
			$V_{CC} = \pm 5.0 \text{ V},$ $R_L = 2.0 \text{ k}\Omega$	$V_0 = \pm 2.0 V$,	10		V/mV	1	4,5,6
V _{OP}	Output Voltage Swin	ng	V _{CC} = ± 20 V	$R_L = 10 \text{ k}\Omega$	± 16		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	± 15		V	1	4,5,6
TR(t _r)	Transient	Rise Time	$V_1 = 50 \text{ mV},$			800	ns	3	9, 10, 11
TR(o _s)	Response	Overshoot	$R_L = 2.0 \text{ k}\Omega, C$ $A_V = 1.0$	G _L = 100 pF,		25	%	3	9, 10, 11
BW	Bandwidth ⁸				0.437		MHz	3	9, 10, 11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A$	_V = 1.0	0.3		V/µs	3	9, 10
					0.2		V/μs	3	11
CS	Channel Separation		V _{CC} = ± 20 V		80		dB	1	9
N _I (BB)	Noise Broadband		BW = 5.0 kHz			15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 5.0 kHz			80	μV _{pk}	4	9

Primary Burn-In Circuit (38510/10105 may be used by FSC as an alternate)



Equivalent Circuit



FAIRCHILD

A Schlumberger Company

MIL-STD-883 July 1986—Rev 1⁵

Description


The µA2108AQB Dual Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drift are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The μ A2108AQB is specially selected for low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range

μA2108AQB Dual Super Beta Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Order Information

Case/ Part No. Finish

Finish Mil-M-38510, Appendix C

Package Code

 μ A2108ADMQB EC D-2 16-Lead DIP

JAN Product Available

10106 BEC D-2 16-Lead DIP

μA2108AQB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 DIP 400 mW Supply Voltage ±22 V Differential Input Voltage ±5.0 V Input Voltage¹⁰ ± 20 V Short Circuit Duration¹¹ Indefinite Differential Input Current¹² ± 10 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB}: Z_I = 2[(V_T/I_{IB}) + 1001R_E(10⁻⁶)], V_T = 26 mV at 25°C, R_F = 1700 Ω .
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 10. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
- 12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.

μ **A2108AQB**


 μ A2108AQB Electrical Characteristics $V_{CC} = \pm 5.0$ V and ± 20 V, unless otherwise specified.

Symbol	Characteris	tic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$,		0.5	mV	1	1
			-15 V ≤ V _{CM} ≤ +15 V		1.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		5.0	μV/°C	2	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		5.0	μV/°C	2	3
lio	Input Offset Current		-15 V ≤ V _{CM} ≤ +15 V		0.2	nA	1	1
			,		0.4	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		2.5	pA/°C	2	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		5.0	pA/°C	2	3
I _{IB}	Input Bias Current		-15 V ≤ V _{CM} ≤ +15 V		1.9	nA	1	1,2
					3.0	nÄ	1	3
Z _I	Input Impedance ⁷			30		МΩ	1	1
Icc	Supply Current (Total)		V _{CC} = ± 15 V		1.2	mA	1	1,2
					1.6	mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 20 \text{ V},$ $V_{CM} = \pm 15 \text{ V},$ $R_S = 50 \Omega$	96		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸		V _{CC} = ± 20 V	± 15		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		V+ = 10 V, V- = -20 V to $V+ = 20 \text{ V},$ $V- = -10 \text{ V}, R_S = 50 \Omega$		16	μV/V	1	1,2,3
los	Output Short Circuit Current		V _{CC} = ± 15 V, t ≤ 25 ms		15	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 20 \text{ V},$	80		V/mV	1	4
			$V_0 = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$	40		V/mV	1	5,6
				20		V/mV	1	4,5,6
V _{OP}	Output Voltage Swing		$V_{CC} = \pm 20 \text{ V},$ $R_L = 10 \text{ k}\Omega$	± 16		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V},$		1000	ns	3	9, 10, 11
TR(o _s)		Overshoot	$V_{l} = 50 \text{ mV}, R_{L} = 2.0 \text{ k}\Omega,$ $C_{L} = 100 \text{ pF}, A_{V} = 1.0$		50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V},$ $R_L = 2.0 \text{ k}\Omega,$ $A_V = 1.0$	0.05		V/μs	3	9, 10, 11
CS	Channel Separation		V _{CC} = ± 20 V	80		dB	1	9
N _I (BB)	Noise Broadband		V _{CC} = ± 20 V, BW = 5.0 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		V _{CC} = ± 20 V, BW = 5.0 kHz		40	μV _{pk}	4	9

Primary Burn-In Circuit (38510/10106 may be used as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986 - Rev 15

μ A2108QB **Dual Super Beta Operational Amplifier**


Aerospace and Defense Data Sheet Linear Products

Description

The uA2108QB Dual Super Beta Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low noise, low input offsets, and low temperature drift are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low drift performance. The µA2108QB is specially selected for low offset voltage and drift, and high common mode rejection, giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques, maximizing performance in high speed sample-and-hold circuits and precision high speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.

- Guaranteed Low Input Offset Characteristics
- High Input Impedance
- Low Offset Current
- Low Bias Current
- Operation Over Wide Supply Range

Connection Diagram 16-Lead DIP (Top View)



Order Information

Case/ Package Code Part No. **Finish** Mil-M-38510, Appendix C µA2108DMQB EC D-2 16-Lead DIP JAN Product Available

10106 BEC D-2 16-Lead DIP

μ**A2108QB**

Absolute Maximum Ratings

Aboolate maximum matings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁹	
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 5.0 V
Input Voltage ¹⁰	± 20 V
Short Circuit Duration ¹¹	Indefinite
Differential Input Current ¹²	± 10 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Input impedance is guaranteed by I_{IB}: $Z_I = 2[(V_T/I_{IB}) + 1001R_E(10^{-6})]$, $V_T = 26$ mV at 25°C, $R_E = 1700~\Omega$.
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.
- 12. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1.0 V is applied between the inputs unless adequate limiting resistance is used.


μ **A2108QB**

 μ A2108QB Electrical Characteristics ±5.0 V \leq V_{CC} \leq ±20 V, unless otherwise specified.


Symbol	Characteris	itic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$,		2.0	mV	1	1
			$V_{CM} = \pm 15 \text{ V}$		3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		15	μV/°C	2	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		15	μV/°C	2	3
I _{IO}	Input Offset Current		V _{CM} = ± 15 V		0.2	nA	1	1
					0.4	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		2.5	pA/°C	2	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		2.5	pA/°C	2	3
I _{IB}	Input Bias Current		V _{CM} = ± 15 V		2.0	nA	1	1,2
					3.0	nA	1	3
Zi	Input Impedance ⁷			30		МΩ	1	1
Icc	Supply Current (Total)	V _{CC} = ± 15 V		1.2	mA	1	1,2
					1.6	mA	1	3
CMR	Common Mode Rejection		$V_{CC} = \pm 20 \text{ V},$ $V_{CM} = \pm 15 \text{ V},$ $R_S = 50 \Omega$	85		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸		V _{CC} = ± 20 V	± 15		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		V+ = 10 V, V- = -20 V to $V+ = 20 \text{ V},$ $V- = -10 \text{ V}, R_S = 50 \Omega$		100	μV/V	1	1,2,3
los	Output Short Circuit Current		V _{CC} = ± 15 V, t ≤ 25 ms		20	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	$V_{CC} = \pm 20 \text{ V},$	50		V/mV	1	4
			$V_0 = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$	25		V/mV	1	5,6
			$V_{CC} = \pm 5.0 \text{ V},$ $V_{O} = \pm 2.0 \text{ V},$ $R_{L} = 10 \text{ k}\Omega$	12		V/mV	1	4,5,6
V _{OP}	Output Voltage Swing		$V_{CC} = \pm 20 \text{ V},$ $R_L = 10 \text{ k}\Omega$	± 16		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V},$ $V_{I} = 50 \text{ mV},$		1000	ns	3	9, 10, 11
TR(o _s)		Overshoot	$R_L = 2.0 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, A_V = 1.0$		50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V},$ $R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.05		V/μs	3	9, 10, 11
CS	Channel Separation		V _{CC} = ± 20 V	70		dB	1	9
N _i (BB)	Noise Broadband		V _{CC} = ± 20 V, BW = 5.0 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		V _{CC} = ± 20 V, BW = 5.0 kHz		40	μV _{pk}	4	9



Primary Burn-In Circuit (38510/10106 may be used as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986 — Rev 1⁵

Description


The μ A4136QB Monolithic Quad Operational Amplifier consists of four independent high gain, internal frequency-compensated operational amplifiers. It is constructed using the Fairchild Planar Epitaxial process. The specifically designed low noise input transistors allow the μ A4136QB to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range. 6

- High Unity Gain Bandwidth
- Continuous Short Circuit Protection
- No Frequency Compensation Required
- No Latch-Up
- Large Common Mode And Differential Voltage Ranges
- μA741QB Operational Amplifier Type Performance
- Parameter Tracking Over Temperature Range
- Gain And Phase Match Between Amplifiers

μ A4136QB Quad Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 14-Lead DIP (Top View)



Order Information	on	ati	rm	io	nf	Ir	er	rd	0
-------------------	----	-----	----	----	----	----	----	----	---

11004

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA4136DMQB	CA	D-1 14-Lead DIP
JAN Product Ava	ilable	
11004	BCA	D-1 14-Lead DIP

D-1 14-Lead DIP

BCB

μ**A4136QB**

Absolute Maximum Ratings

Absolute Maxillulli Hatlings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation 10	
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage ¹¹	±30 V
Input Voltage ¹²	± 20 V
Input Current	10 mA
Short Circuit Duration 13	Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB} : Z_I = 2.0 V_T/I_{IB} , V_T = 26 mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$.
- 9. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 11. The differential input voltage shall not exceed the supply voltage.
- For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- 13. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature. No more than one amplifier should be shorted simultaneously as the maximum junction temperature will be exceeded.

μ A4136QB


 μ A4136QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteris	tic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 10 \text{ k}\Omega, V_{CM} = 0 \text{ V}$		5.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		25	μV/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		25	μV/°C	4	3
l _{IO}	Input Offset Current		V _{CM} = 0 V		200	nA	1	1
					500	nA	1	2,3
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		500	pA/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		1000	pA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		340	nA	1	1
					1500	nA	1	2,3
Z _i	Input Impedance ⁷			0.15		МΩ	1	1
Icc	I _{CC} Supply Current (Total)				11.3	mA	1	1
					10	mA	1	2
					13.3	mA	1	3
P _c	Power Consumption (Total) ⁸				340	mW	1	1
					300	mW	1	2
					400	mW	1	3
CMR	Common Mode Rejection		$V_{CM} = \pm 12 \text{ V},$ $R_S = 10 \text{ k}\Omega$	70		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁹	Input Voltage Range ⁹		± 12		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 22 \text{ V},$ $R_{\text{S}} = 10 \text{ k}\Omega$		150	μV/V	1	1,2,3
los	Output Short Circuit (Current			80	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	V _O = ± 10 V,	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$	25		V/mV	1	5,6
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12		V	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V},$		0.3	μs	3	9, 10, 11
TR(o _s)		Overshoot	$V_1 = 50 \text{ mV}, R_L = 2.0 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, A_V = 1.0$		50	%	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V},$ $R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.6		V/µs	3	9, 10, 11
CS	Channel Separation		V _{CC} = ± 20 V	80		dB	4	9
N _I (BB)	Noise Broadband		V _{CC} = ± 20 V		5.0	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		V _{CC} = ± 20 V		50	μV _{pk}	4	9

Primary Burn-In Circuit (38510/11004 may be used by FSC as an alternate)



Equivalent Circuit (1/4 of circuit)



С



A Schlumberger Company

MIL-STD-883 July 1986 — Rev 1⁵

Description


The μ A702QB is a monolithic DC amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for use as an operational amplifier in analog computers, as a precision instrumentation amplifier, or in other applications requiring a feedback amplifier useful from DC to 30 MHz.⁶

- Low Offset Voltage
- Low Offset Voltage Drift
- Wide Bandwidth
- High Slew Rate

μA702QB Wideband DC Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix
μΑ702HMQB	GC	A-1 8-Lead Can
μA702FMQB	HA	F-4 10-Lead Flatpak
μA702DMQB	CA	D-1 14-Lead DIP

μΑ702QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹¹	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	21 V
Differential Input Voltage	± 5.0 V
Input Voltage ¹²	+1.5 V to -6.0 V
Peak Output Current	50 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_l is guaranteed by I_{lB} : Z_l = 2.0 V_T/I_{lB} , V_T = 26 mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 8. P_{c1} is guaranteed by I_{CC1} : $P_{c1} = (12 \text{ V})(I_{CC}) + (6.0 \text{ V})(I_{CC1})$.
- 9. VIR is guaranteed by the CMR test.
- 10. P_{c2} is guaranteed by I_{CC2} : $P_{c2} = (6.0 \text{ V})(I_{CC2}) + (3.0 \text{ V})(I_{CC2})$.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- 12. For supply voltage of 21 V.

Transient Response Test Circuits

Figure 1 Unity-Gain Amplifier (Lag Compensation)





Figure 2 X100 Amplifier (Lead Compensation)



μ**Α702QB**

 μA702QB Electrical Characteristics V+ = 12 V, V- = -6.0 V, unless otherwise specified.

Symbol	Characteristic		Condition	Min	Max	Unit	Note	Subgrp
V_{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		2.0	mV	1	1
					3.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	-	25°C ≤ T _A ≤ 125°C		10	μV/°C	4	2
	Temperature Sensitiv	ity	-55°C ≤ T _A ≤ +25°C		10	μV/°C	4	3
I _{IO}	Input Offset Current		V _{CM} = 0 V		500	nA	1	1,2
					1500	nA	1	3
$\Delta I_{\text{IO}}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 125°C		5.0	nA/°C	4	2
	Temperature Sensitiv	ity	-55°C ≤ T _A ≤ +25°C		16	nA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		3.2	μΑ	1	1
					10	μΑ	1	2,3
Z _I	Input Impedance ⁷			16		kΩ	1	1
I _{CC1}	Supply Current		, and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second		6.7	mA	1	1,2
					7.5	mA	1	3
P _{c1}	Power Consumption ⁸		V _O = 0 V		121	mW	1	1,2
					135	mW	1	3
CMR	Common Mode Rejection		$-4.0 \text{ V} \leq \text{V}_{\text{CM}} \leq 0.5 \text{ V},$	80		dB	1	1
			$R_S = 2.0 \text{ k}\Omega$	70		dB	1	2,3
V _{IR}	Input Voltage Range ⁹			-4.0	0.5	٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		V+ = 12 V, V- = -6.0 V to V+ = 6.0 V, V- = -3.0 V, $R_S = 2.0 \text{ k}\Omega$		200	μV/V	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	$R_L = 100 \text{ k}\Omega, V_O = \pm 5.0 \text{ V}$	2.5	6.0	V/mV	1	4
				2.0	7.0	V/mV	1	5,6
V _{OP}	Output Voltage Swing	9	$R_L = 100 \text{ k}\Omega$	± 5.0		V	1	4,5,6
			$R_L = 10 \text{ k}\Omega$	± 3.5		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	C1 = 0.01 μ F, R1 = 20 Ω ,		120	ns	2	9
TR(o _s)	See Figure 1)	Overshoot	$R_L = 100 \text{ k}\Omega, V_I = 10 \text{ mV},$ $C_L = 100 \text{ pF}, A_V = 1.0$		50	%	2	9
TR(t _r)	Transient Response	Rise Time	C3 = 50 pF, R_L = 100 k Ω ,		30	ns	2	9
TR(o _s)	(See Figure 2)	Overshoot	$V_1 = 1.0 \text{ mV}, A_V = 100$		40	%	2	9

μ A702QB

 μA702QB (Cont.) Electrical Characteristics V+ = +6.0 V, V- = -3.0 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		3.0	mV	1	1
				4.0	mV	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 125°C		15	μV/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +25°C		15	μV/°C	4	3
lio	Input Offset Current	V _{CM} = 0 V		500	nA	1	1,2
				1500	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current	25°C ≤ T _A ≤ 125°C		4.0	nA/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +25°C		13	nA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V		2.3	μΑ	1	1
				7.5	μΑ	1	2,3
Z _I	Input Impedance ⁷		22		kΩ	1	1
I _{CC2}	Supply Current	V _O = 0 V		3.3	mA	1	1,2
				3.9	mA	1	3
P _{c2}	Power Consumption ¹⁰	V _O = 0 V		30	mW	1	1,2
				35	mW	1	3
CMR	Common Mode Rejection	-1.5 V ≤ V _{CM} ≤ 0.5 V,	80		dB	1	1
	·	$R_S = 2.0 \text{ k}\Omega$	70		dB	1	2,3
VIR	Input Voltage Range ⁹		-1.5	0.5	٧	1	1,2,3
A _{VS}	Large Signal Voltage Gain	$R_L = 100 \text{ k}\Omega, V_O = \pm 2.5 \text{ V}$	0.6	1.5	V/mV	1	4
			0.5	1.75	V/mV	1	5,6
V _{OP}	Output Voltage Swing	$R_L = 100 \text{ k}\Omega$	± 2.5		V	1	4,5,6
		$R_L = 10 \text{ k}\Omega$	± 1.5		٧	1	4,5,6

Primary Burn-In Circuit

Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section




MIL-STD-883 July 1986 — Rev 2⁵

Description

The μ A709AQB is a monolithic high gain operational amplifier constructed using the Fairchild Planar Epitaxial process. It features low offset, high input impedance, large input common mode range, high output swing under load, and low power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in DC servo systems, high impedance analog computers, low level instrumentation applications and for the generation of special linear and non-linear transfer functions. 6


Connection Diagram 14-Lead DIP (Top View)



μΑ709AQB High Performance Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

	Case/	Package Code					
Part No.	Finish	Mil-M-38510, Appendix C					
μΑ709ADMQB	CA	D-1 14-Lead DIP					
μΑ709AHMQB	GC	A-1 8-Lead Can					
μΑ709AFMQB	HA	F-4 10-Lead Flatpak					

μ A709AQB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation 10 Can and Flatpak 330 mW DIP 400 mW Supply Voltage ± 18 V Differential Input Voltage ±5.0 V Input Voltage ±10 V Short Circuit Duration 5.0 s

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB} : $Z_I = 2.0 V_T/I_{IB}$, $V_T = 26 \text{ mV}$ at 25°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$. 9. V_{IR} is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak, and 120°C/W for the DIP.


μ A709AQB

 $\mu {\rm A709AQB}$ Electrical Characteristics $\pm\,9.0~{\rm V} \leqslant {\rm V_{CC}} \leqslant \pm\,15~{\rm V}.$


Symbol	Characteri	stic	Cond	lition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage			50 $\Omega \leq R_S \leq 10 \text{ k}\Omega$, $V_{CM} = 0 \text{ V}$		2.0	mV	1	1
			V _{CM} = 0 V			3.0	mV	1	2,3
lio	Input Offset Current		V _{CM} = 0 V			50	nA	1	1,2
						250	nA	1	3
I _{IB}	Input Bias Current		$V_{CC} = \pm 15 \text{ V, V}$	/ _{CM} = 0 V		148.5	nA	1	1
						447	nA	1	3
Z _I	Input Impedance ⁷				350		kΩ	1	1
					85		kΩ	1	3
Icc	Supply Current		V _{CC} = ± 15 V			3.6	mA	1	1
						3.0	mA	1	2
						4.5	mA	1	3
P _c	Power Consumption	8	V _{CC} = ± 15 V			108	mW	1	1
CMR	Common Mode Rej	ection	$V_{CM} = \pm 8.0 \text{ V}, R_S = 10 \text{ k}\Omega$		80		dB	1	1,2,3
VIR	Input Voltage Range	e ⁹	V _{CC} = ± 15 V		± 8.0		٧	1	1,2,3
PSRR	Power Supply Reject	tion Ratio	$\pm 9.0 \text{ V} \leq \text{V}_{CC} \leq$ $R_S = 10 \text{ k}\Omega$	$\pm 9.0 \text{ V} \leq \text{V}_{CC} \leq \pm 18 \text{ V},$ $\text{R}_{\text{S}} = 10 \text{ k}\Omega$		100	μV/V	1	1,2,3
A _{VS}	Large Signal Voltag	e Gain	$V_{CC} = \pm 15 \text{ V, F}$ $V_{O} = 10 \text{ k}\Omega$	$R_L = 2.0 \text{ k}\Omega,$	25	70	V/mV	1	4,5,6
V _{OP}	Output Voltage Swing		$V_{CC} = \pm 15 \text{ V}$ $R_L = 10 \text{ k}\Omega$ $R_L = 2.0 \text{ k}\Omega$	$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
				± 10		٧	1	4,5,6	
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 15 \text{ V}, \text{ V}$ $R_L = 2.0 \text{ k}\Omega, \text{ C}$			1.5	μs	2	9
TR(o _s)		Overshoot	$V_{CC} = \pm 15 \text{ V, F}$ $C_L = 100 \text{ pF, R}$ $C2 = 200 \text{ pF}$			30	%	2	9

μ**Α709AQB**

Primary Burn-In Circuit



Equivalent Circuit






MIL-STD-883 July 1986 — Rev 2⁵

Description

The μ A709QB is a monolithic high gain operational amplifier constructed using the Fairchild Planar Epitaxial process. It features low offset, high input impedance, large input common mode range, high output swing under load, and low power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in DC servo systems, high impedance analog computers, low level instrumentation applications and for the generation of special linear and non-linear transfer functions. §


Connection Diagram 14-Lead DIP (Top View)



μ A709QB High Performance Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

Order information										
	Case/	Package Code								
Part No.	Finish	Mil-M-38510, Appendix C								
μA709DMQB	CA	D-1 14 Lead DIP								
μA709HMQB	GC	A-1 8-Lead Can								
μA709FMQB	HA	F-4 10-Lead Flatpak								

μ A709QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation 10 Can and Flatpak 330 mW DIP 400 mW Supply Voltage ± 18 V Differential Input Voltage ±5.0 V Input Voltage ±10 V Short Circuit Duration 5.0 s

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_l is guaranteed by I_{lB} : Z_l = 2.0 V_T/I_{lB} , V_T = 26 mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$.
- 9. $V_{\mbox{\scriptsize IR}}$ is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak, and 120°C/W for the DIP.

μ A709QB


μA709QB
Electrical Characteristics $±9.0 \text{ V} \le \text{V}_{CC} \le ±15 \text{ V}$ Symbol Characteristic

Symbol	Characteris	stic	Cond	lition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		50 Ω≤R _S ≤1	0 kΩ,		5.0	mV	1	1
			$V_{CM} = 0 V$			6.0	mV	1	2,3
1	Input Offset Current	Officet Current		V _{CM} = 0 V		200	nA	1	1,2
I _{IO}	input Onset Current		VCM - 0 V			500	nA	1	3
I _{IB}	Input Bias Current	nput Impedance ⁷ Supply Current Power Consumption ⁸ Common Mode Rejection nput Voltage Range ⁹		$V_{CM} = 0 V$		340	nA	1	1
						950	nA	1	3
Z_{l}	Input Impedance ⁷				150		kΩ	1	1
					40		kΩ	1	3
Icc	Supply Current		$V_{CC} = \pm 15 \text{ V}$			5.5	mA	1	1
P _c	Power Consumption ⁸		V _{CC} = ± 15 V			165	mW	1	1
CMR	Common Mode Rejection		$V_{CM} = \pm 8.0 \text{ V}, R_S = 10 \text{ k}\Omega$		70		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁹		V _{CC} = ± 15 V		± 8.0		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		$\pm 9.0 \text{ V} \leq \text{V}_{CC} \leq \text{R}_{S} = 10 \text{ k}\Omega$	≤±18 V,		150	μV/V	1	1,2,3
A _{VS}	Large Signal Voltage	Signal Voltage Gain		$R_L = 2.0 \text{ k}\Omega,$	25	70	V/mV	1	4,5,6
V _{OP}	Output Voltage Swin	g	$V_{CC} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	± 10		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 15 \text{ V}, \text{ V}$ $R_L = 2.0 \text{ k}\Omega, \text{ C}$			1.0	μs	2	9
TR(o _s)		Overshoot	$V_{CC} = \pm 15 \text{ V, I}$ $C_L = 100 \text{ pF, F}$ $C2 = 200 \text{ pF}$			30	%	2	9




μ A709QB

Primary Burn-In Circuit



Equivalent Circuit







MIL-STD-883 July 1986—Rev 1⁵

Description


The μA714QB is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications.⁶

- Low Offset Voltage
- Low Offset Voltage Drift
- Low Bias Current
- Low Input Noise Current
- High Open Loop Gain
- Low Input Offset Current
- High Common Mode Rejection
- Wide Power Supply Range

μ A714QB Precision Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Order Information

 Case/
 Package Code

 Part No.
 Finish
 Mil-M-38510, Appendix C

 μΑ714HMQB
 GC
 A-1 8-Lead Can

μΑ714QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
Can	330 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 30 V
Input Voltage ¹¹	± 22 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available.


 Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_{c1} is guaranteed by I_{CC1} ; $P_{c1} = 30 I_{CC1}$.
- 8. P_{c2} is guaranteed by I_{CC2} ; $P_{c2} = 6 I_{CC2}$.
- 9. V_{IR} is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
- For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.

μ**A714QB**


μA714QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		75	μ٧	1	1
				200	μ٧	1	2,3
lio	Input Offset Current	V _{CM} = 0 V		2.8	nA	1	1
				5.6	nA		2,3
I _{IB}	Input Bias Current	V _{CM} = 0 V		3.0	nA	1	1
				6.0	nA	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2,3
I _{CC1}	Supply Current	V _O = 0 V		4.0	mA	1	1
I _{CC2}	Supply Current	$V_{CC} = \pm 3.0 \text{ V}, V_{O} = 0 \text{ V}$		1.0	mA	1	1
P _{c1}	Power Consumption ⁷	V _O = 0 V		120	mW	1	1
P _{c2}	Power Consumption ⁸	$V_{CC} = \pm 3.0 \text{ V}, V_{O} = 0 \text{ V}$		6.0	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 13 \text{ V}, R_S = 50 \Omega$	110		dB	1	1
			106		dB	1	2,3
V _{IR}	Input Voltage Range ⁹		± 13.0		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio	±3.0 V ≤ V _{CC} ≤ ± 18 V,		10	μV/V	1	1
		$R_S = 50 \Omega$		20	μV/V	1 1 1 1 1 1 1 1 1 1 1 1 1 V 1 1 V 1 V 1	2,3
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	200		V/mV	1	4
			150		V/mV	1	5,6
		$V_{CC} = \pm 3.0 \text{ V}, V_{O} = \pm 0.5 \text{ V},$ $R_{L} = 500 \Omega$	150		V/mV	1	4
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12.5		٧	1	4
		$R_L = 2.0 \text{ k}\Omega$	± 12.0		V	1	4,5,6
		$R_L = 1.0 \text{ k}\Omega$	± 10.5		٧	1	4

Primary Burn-In Circuit



Equivalent Circuit



Note

 R2A and R2B are electronically adjusted on a chip at the factory for minimum offset voltage.





MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A715QB is a high speed, high gain, monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for use in a wide range of applications where fast signal acquisition or wide bandwidth is required. The μ A715QB features fast settling time, high slew rate, low offsets and high output swing for large signal applications. In addition, the device displays excellent temperature stability and will operate over a wide range of supply voltages. The μ A715QB is ideally suited for use in A/D and D/A converters, active filters, deflection amplifiers, video amplifiers, phase-locked loops, multiplexed analog gates, precision comparators, sample-andholds, and general feedback applications requiring DC wide bandwidth operation.

- High Slew Rate
- Fast Settling Time
- Wide Bandwidth
- Wide Operating Supply Range
- Wide Input Voltage Ranges

μ**A715QB** High Speed Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 10-Lead Can (Top View)



Lead 5 connected to case.

Order Information

 Case/
 Part No.

 Finish
 Mil

 μΑ715HMQB
 IC
 A-2

Package Code Mil-M-38510, Appendix C

A-2 10-Lead Can

μΑ715QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can 350 mW
Supply Voltage ± 18 V

±15 V

±15 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Notes

1. 100% Test and Group A

Differential Input Voltage

Input Voltage¹⁰

- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_c is guaranteed by I_{CC}: P_c = 30 I_{CC}.
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W.
- 10. For supply voltages less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.


Group C and D Endpoints: Group A, Subgroup 1

μA715QB


 μA715QB Electrical Characteristics V_{CC} = \pm 15 V, unless otherwise specified.

Symbol	Characteris	stic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		5.0	mV	1	1
					7.5	mV	1	2,3
l _{IO}	Input Offset Current		V _{CM} = 0 V		250	nA	1	1,2
					800	nA	1	3
I _{IB}	Input Bias Current		V _{CM} = 0 V		750	nA	1	1,2
					4.0	μΑ	1	3
Icc	Supply Current				7.0	mA	1	1
P _c	Power Consumption ⁷				210	mW	1	1
CMR	Common Mode Rejection		$V_{CM} = \pm 10 \text{ V}, R_S = 10 \text{ k}\Omega$	74		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸			± 10		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		\pm 7.0 V \leq V _{CC} \leq \pm 18 V, R _S = 10 k Ω		300	μV/V	1	1,2,3
A _{VS}	Large Signal Voltage Gain		$V_O = \pm 10$ V, $R_L = 2.0$ k Ω	15		V/mV	1	4
				10		V/mV	1	5,6
V _{OP}	Output Voltage Swin	g	$R_L = 2.0 \text{ k}\Omega$	± 10		>	1	4,5,6
TR(t _r)	Transient	Rise Time	V _I = 400 mV, A _V = 1.0		60	ns	2	9
TR(o _s)	Response	Overshoot			40	%	2	9
SR	Slew Rate		A _V = 1.0	15		V/μs	2	9

Primary Burn-In Circuit



Equivalent Circuit



EQ00141F



MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A725AQB is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications. The μ A725AQB is lead compatible with the popular μ A741AQB operational amplifier. §

- Low Input Noise Current
- High Open Loop Gain
- Low Input Offset Current
- Low Input Voltage Drift
- High Common Mode Rejection
- High Input Voltage Range
- Wide Power Supply Range
- Offset Null Capability

μΑ725AQB Instrumentation Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Order Information

 Part No.
 Case/ Finish
 Package Code Mil-M-38510, Appendix C

 μΑ725ΑΗΜΩΒ
 GC
 A-1 8-Lead Can

μA725AQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
Can	330 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 5.0 V
Input Voltage ¹¹	± 22 V
Voltage Between Offset Null and V+	± 0.5 V
Short Circuit Duration ¹²	Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_{c1} is guaranteed by I_{CC1} : $P_{c1} = 30 I_{CC1}$.
- 8. P_{c2} is guaranteed by I_{CC2} : $P_{c2} = 6.0 I_{CC2}$.
- 9. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
- For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


μ A725AQB

 μ A725AQB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage (Without External Trim)	$R_S = 50 \Omega$, $V_{CM} = 0 V$		0.5	mV	1	1
				0.75	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity (Without External Trim)	25°C ≤ T _A ≤ 125°C		2.0	μV/°C	4	2
		-55°C ≤ T _A ≤ +25°C		5.0	μV/°C	4	3
l _{IO}	Input Offset Current	V _{CM} = 0 V		5.0	nA	1 1 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
				4.0	nA	1	2
				18	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current	25°C ≤ T _A ≤ 125°C		90	pA/°C	1 1 4 4 4 4 4 4 4 4 4 4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +25°C		90	pA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V		75	nA	1 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
				70	nA	1	2
				180	nA	1	3
I _{CC1}	Supply Current			4.0	mΑ	1	1
I _{CC2}	Supply Current	$V_{CC} = \pm 3.0 \text{ V}$		1.0	mA	1	1
P _{c1}	Power Consumption ⁷			120	mW	1	1
P _{c2}	Power Consumption ⁸	V _{CC} = ± 3.0 V		6.0	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 13.5 \text{ V, R}_{S} = 50 \Omega$	120		dB	1	1
			110		dB	1	2,3
V _{IR}	Input Voltage Range ⁹		± 13.5		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio	±5.0 V ≤ V _{CC} ≤ ±22 V,		5.0	μV/V	1	1
		$R_S = 50 \Omega$		8.0	μV/V	4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2,3
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10$ V, $R_L = 2.0$ k Ω	1000		V/mV	1	4,5
			500		V/mV	1	6
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12.5		٧	1	4
		$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	5,6
No	Noise Voltage	f = 10 Hz		15	nV/√Hz	4	9
		100 Hz≤f≤1.0 kHz		12	nV/√Hz	4	9
NI	Noise Current	f = 10 Hz		1.2	pA/√Hz	4	9
		f = 100 Hz		0.6	pA/√Hz	4	9
		f = 1.0 kHz		0.25	pA/√Hz	4	9

μA725AQB

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 July 1986 — Rev 1⁵

Description


The μ A725QB is a monolithic instrumentation operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed loop gain are required. The offset null capability, low power consumption, very high voltage gain as well as wide power supply voltage range provide superior performance for a wide range of instrumentation applications. The μ A725QB is lead compatible with the popular μ A741QB operational amplifier.⁶

- Low Input Noise Current
- High Open Loop Gain
- Low Input Offset Current
- Low Input Voltage Drift
- High Common Mode Rejection
- High Input Voltage Range
- Wide Power Supply Range
- Offset Null Capability

μ A725QB Instrumentation Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Order Information

Part No. Finish

se/ Package Code nish Mil-M-38510, Appendix C

μA725HMQB QC A-1 8-Lead Can

μ A725QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 Can 330 mW Supply Voltage ± 22 V Differential Input Voltage ±5.0 V Input Voltage 10 ± 22 V Voltage Between Offset Null and V+ ±0.5 V Short Circuit Duration¹¹ Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dvnamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$.
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
- For supply voltages less than ±22 V, the absolute maximum input voltage is equal to the supply voltage.
- 11. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.


μ A725QB

 μ A725QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		1.0	mV	1	1
	(Without External Trim)			1.5	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 125°C		5.0	μV/°C	4	2
	Temperature Sensitivity (Without External Trim)	-55°C ≤ T _A ≤ +25°C		7.0	μV/°C	4	3
I ₁₀	Input Offset Current	V _{CM} = 0 V		20	nA	1	1,2
				40	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current	25°C ≤ T _A ≤ 125°C		150	pA/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +25°C		150	pA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V		100	nA	1	1,2
			200	nA	1	3	
Icc	Supply Current			4.0	mA	1	1
P _c	Power Consumption ⁷			120	mW	1	1
CMR	Common Mode Rejection	$V_{CM} = \pm 13.5 \text{ V}, R_S = 50 \Omega$	110		dB	1	1
			100		dB	1	2,3
V _{IR}	Input Voltage Range ⁸		± 13.5		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	±5.0 V ≤ V _{CC} ≤ ±22 V,		10	μV/V	1	1
		$R_S = 50 \Omega$		20	μV/V	1	2,3
A _{VS}	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	1000		V/mV	1	4,5
			250		V/mV	1	6
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12		V	1	4
		$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6

μΑ725QB

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 July 1986—Rev 2⁵

μ A741AQB Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Description


The μ A741AQB is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch-up tendencies make the μ A741AQB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications. ⁶

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up


Connection Diagram 10-Lead Flatpak (Top View)



Connection Diagram 14-Lead DIP (Top View)




Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Order Information

x C	С

μΑ741AQB

175°C

125°C

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +
Operating Temperature Range	-55°C to +
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹¹	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	±30 V
Input Voltage 12	±20 V
Short Circuit Duration 13	Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_I is guaranteed by I_{IB} : $Z_I = 4.0 \ V_T/I_{IB}$, $V_T = 26 \ mV$ at 25°C, 34 mV at 125°C and 19 mV at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 40 I_{CC}$.
- 9. $V_{\mbox{\scriptsize IR}}$ is guaranteed by the CMR test.
- 10. BW is guaranteed by t_r : BW = 0.35/ t_r .
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ A741AQB


μA741AQB Electrical Characteristics $V_{CC} = ± 15$ V, unless otherwise specified.

Symbol	Characteris	itic	Con	dition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$,			3.0	mV	1	1
			$V_{CM} = 0 V$			4.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 12	25°C		15	μV/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ ·	+25°C		15	μV/°C	4	3
V _{IO adj}	Input Offset Voltage	Adjustment	V _{CC} = ± 20 V		5.0		mV	1	1,2,3
l _{IO}	Input Offset Current		V _{CM} = 0 V			30	nA	1	1
						70	nA	1	2,3
$\Delta I_{IO}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 12	25°C		0.5	nA/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ ·	+25°C		0.5	nA/°C	4	3
I _{IB}	Input Bias Current		V _{CM} = 0 V			80	nA	1	1
						210	nA	1	2,3
ZI	Input Impedance ⁷				1.0		МΩ	1	1
					0.5		МΩ	1	2
Icc	Supply Current		$V_{CC} = \pm 20 \text{ V}$			3.750	mA	1	1
						3.375	mA	1	2
						4.125	mA	1	3
Pc	Power Consumption ⁸		V _{CC} = ± 20 V			150	mW	1	1
						135	mW	1	2
						165	mW	1	3
CMR	Common Mode Reject		$V_{CC} = \pm 20 \text{ V},$ $R_S = 50 \Omega$	$V_{CM} = \pm 15 \text{ V},$	80		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁹		V _{CC} = ± 20 V		± 15		V	1	1,2,3
PSRR	Power Supply Rejection	on Ratio	V+ = 10 V, V-			50	μV/V	1	1
			$V + = 20 V, V - R_S = 50 \Omega$	= -10 V,		100	μV/V	1	2,3
los	Output Short Circuit (Current			1	60	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	V _{CC} = ± 20 V,	$V_{O} = \pm 15 \text{ V},$	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$		32		V/mV	1	5,6
			$V_{CC} = \pm 5.0 \text{ V},$ $R_L = 2.0 \text{ k}\Omega$	$V_0 = \pm 2.0 V$,	10		V/mV	1	4,5,6
V _{OP}	Output Voltage Swing		V _{CC} = ± 20 V	$R_L = 10 \text{ k}\Omega$	± 16		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	± 15		V	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{CC} = \pm 20 \text{ V},$	$V_1 = 50 \text{ mV},$		800	ns	3	9, 10, 1
TR(o _s)	-	Overshoot	$R_L = 2.0 \text{ k}\Omega, \Omega$	$G_L = 100 \text{ pF},$		25	%	3	9, 10, 1
BW	Bandwidth ¹⁰	I	<u> </u>		0.437		MHz	3	9, 10, 1
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V},$ $A_V = 1.0$	$R_L = 2.0 \text{ k}\Omega,$	0.3		V/μs	3	9, 10, 1
N _I (BB)	Noise Broadband		$V_{CC} = \pm 20 \text{ V},$	3W = 5.0 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn	···	$V_{CC} = \pm 20 \text{ V},$		1	40	μV _{pk}	4	9

Primary Burn-In Circuit (38510/10101 may be used by FSC as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986—Rev 2⁵ μ A741QB Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Description


The μ A741QB is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch-up tendencies make the μ A741QB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications. 6

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up


Connection Diagram 10-Lead Flatpak (Top View)



Connection Diagram 14-Lead DIP (Top View)




Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA741DMQB	CA	D-1 14-Lead DIP
μA741HMQB	GC	A-1 8-Lead Can
μA741FMQB	HA	F-4 10-Lead Flatpak
μA741RMQB	PA	D-4 8-Lead DIP
JAN Product Av	ailable	
JAN Product Av	ailable	
10101	BCA	D-1 14-Lead DIP
10101	BCB	D-1 14-Lead DIP
10101	BGA	A-1 8-Lead Can
10101	BGC	A-1 8-Lead Can
10101	BHA	F-4 10-Lead Flatpak
10101	BHB	F-4 10-Lead Flatpak
10101	BPA	D-4 8-Lead DIP

D-4 8-Lead DIP

BPB

10101

μΑ741QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹¹	
Can and Flatpak	330 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	± 30 V
Input Voltage ¹²	± 20 V
Short Circuit Duration 13	Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- Guaranteed but not tested
 When changes occur, FSC will make data sheet revisions available.
 Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- Z_I is guranteed by I_{IB}: Z_I = 4.0 V_T/I_{IB}, V_T = 26 mV at 25°C, 34 mV at 125°C and 19 mW at -55°C.
- 8. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$
- 9. $\ensuremath{\text{V}_{\text{IR}}}$ is guaranteed by the CMR test.
- 10. BW is guaranteed by t_r : BW = 0.35/ t_r .
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ**Α741QB**


μA741QB Electrical Characteristics $V_{CC} = ± 15 \text{ V}$, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgr
V _{IO}	Input Offset Voltage	50 $\Omega \le R_S \le 10 \text{ k}\Omega$, $V_{CM} = 0 \text{ V}$		5.0	mV	1	1
				6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 125°C		15	μV/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +25°C		15	μV/°C	4	3
V _{IO} adj	Input Offset Voltage Adjustment Range	V _{CC} = ± 20 V	5.0		mV	1	1,2,3
lio	Input Offset Current	V _{CM} = 0 V		200	nA	1	1,2
				500	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current	25°C ≤ T _A ≤ 125°C		1.0	nA/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ +25°C		1.0	nA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V		340	nA	1	1
				500	nA	1	2
				1500	nA	1	3
Zı	Input Impedance ⁷		0.3		мΩ	1	1
			0.2		МΩ	1	2
Icc	Supply Current			2.8	mA	1	1
				2.5	mA	1	2
				3.3	mA	1	3
P _c	Power Consumption ⁸			85	mW	1	1
				75	mW	1	2
				100	mW	1	3
CMR	Common Mode Rejection	$V_{CM} = \pm 12 \text{ V}, R_S = 50 \Omega$	70		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁹		± 12		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 22 \text{ V}, \text{ R}_{\text{S}} = 50 \Omega$		150	μV/V	1	1,2,3
los	Output Short Circuit Current			60	mA	1	1,2,3
A _{VS}	Large Signal Voltage Gain	$V_{O} = \pm 10 \text{ V}, R_{L} = 2.0 \text{ k}\Omega$	50		V/mV	1	4
			25		V/mV	1	5,6
V _{OP}	Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
		$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient Rise Time	$V_{CC} = \pm 20 \text{ V}, V_{I} = 50 \text{ mV},$		800	ns	3	9, 10,11
TR(o _s)	Response Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		25	%	3	9, 101
BW	Bandwidth ¹⁰		0.437		MHz	3	9, 101
SR	Slew Rate	$V_{CC}=\pm20$ V, $R_L=2.0$ k Ω , $A_V=1.0$	0.3		V/μs	3	9, 10 1
N _I (BB)	Noise Broadband	$V_{CC} = \pm 20 \text{ V, BW} = 5.0 \text{ kHz}$		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn	V _{CC} = ± 20 V, BW = 5.0 kHz		40	μV _{pk}	4	9

Primary Burn-In Circuit (38510/10101 may be used by FSC as an alternate)



quivalent Circuit



BD00351F



MIL-STD-883 July 1986—Rev 2⁵


Description

The μ A747AQB is a pair of high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the μ A747AQB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.

The µA747AQB is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications.⁶

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode and Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up


Connection Diagram 14-Lead DIP (Top View)



μΑ747AQB Dual Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 10-Lead Can (Top View)



Lead 5 connected to case.

Connection Diagram 14-Lead Flatpak (Top View)



Order Information

Case/	Package Code
Finisn	Mil-M-38510, Appendix
AA	F-1 14-Lead Flatpak
CA	D-1 14-Lead DIP
IC	A-2 10-Lead Can
	Finish AA CA

JAN Product Available

10102	BAA	F-1 14-Lead Flatpak
10102	BAB	F-1 14-Lead Flatpak
10102	BCA	D-1 14-Lead DIP
10102	BCB	D-1 14-Lead DIP
10102	BIA	A-2 10-Lead Can
10102	BIC	A-2 10-Lead Can

μΑ747AQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹²	
Can and Flatpak	350 mW
DIP	400 mW
Supply Voltage	± 22 V
Differential Input Voltage	±30 V
Input Voltage ¹³	± 20 V
Short Circuit Duration ¹⁴	Indefinite

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Not available on μ A747AHMQB.
- 8. Z_{l} is guaranteed by I_{lB} : Z_{l} = 4.0 V_{T}/I_{lB} , V_{T} = 26 mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 9. P_c is guaranteed by I_{CC} : $P_c = 40 I_{CC}$.
- 10. VIR is guaranteed the CMR test.
- 11. BW is guaranteed by t_r : BW = 0.35/ t_r .
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and Flatpak and 120°C/W for the DIP.
- 13. For supply voltages less than ± 20 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ A747AQB


 $\mu \text{A747AQB}$ Electrical Characteristics $\pm\,5.0~\text{V} \leqslant \text{V}_{\text{CC}} \leqslant \pm\,20~\text{V},$ unless otherwise specified.

Symbol	Characteri	stic	Cond	ition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \text{ k}\Omega$,			3.0	mV	1	1
			V _{CM} = 0 V			4.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 12	5°C		15	μV/°C	4	2
	Temperature Sensitiv	vity	-55°C ≤ T _A ≤ +	-25°C		15	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Range ⁷	Adjustment	V _{CC} = ± 20 V		5.0		mV	1	1,2,3
I _{IO}	Input Offset Current		V _{CM} = 0 V			30	nA	1	1
						70	nA	1	2,3
$\Delta I_{1O}/\Delta T$	Input Offset Current		25°C ≤ T _A ≤ 12	5°C		0.2	nA/°C	4	2
	Temperature Sensitiv	rity	-55°C ≤ T _A ≤ +	- 25°C		0.5	nA/°C	4	3
l _{IB}	Input Bias Current		V _{CM} = 0 V			80	. nA	1	1
						210	nA	1	2,3
Z _I	Input Impedance ⁸		V _{CC} = ± 20 V		1.0		МΩ	1	1
							МΩ	1	2
Icc	Supply Current (Total	ıl)	V _{CC} = ± 20 V			7.50	mA	1	1
			V _{CC} = ± 20 V			6.75	mA	1	2
						8.25	mA	1	3
Pc	Power Consumption	Consumption (Total) ⁹				300	mW	1	1
						270	mW	1	2
						330	mW	1	3
CMR	Common Mode Reje		$V_{CC} = \pm 20 \text{ V, V}$ $R_S = 50 \Omega$	$V_{CM} = \pm 15 \text{ V},$	80		dB	1	1,2,3
V_{IR}	Input Voltage Range	10			± 15		V	1	1,2,3
PSRR	Power Supply Reject	tion Ratio	V+ = 10 V, V-			50	μV/V	1	1
				=-10 V,		100	μV/V	1	2,3
los	Output Short Circuit	Current				60	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	V _{CC} = ± 20 V, \	$V_0 = \pm .15 \text{ V},$	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$		32		V/mV	1	5,6
			$V_{CC} = \pm 5$ V, $V_{O} = \pm 2$ V, $R_{L} = 2.0$ k Ω		10		V/mV	1	4,5,6
V _{OP}	Output Voltage Swin	g	V _{CC} = ± 20 V	$R_L = 10 \text{ k}\Omega$	± 16		V	1	4,5,6
				$R_L = 2.0 \text{ k}\Omega$	± 15		V	1	4,5,6
TR(t _r)	Transient	Rise Time	V _{CC} = ± 20 V, \	/ _I = 50 mV,		800	ns	3	9, 10, 11
TR(o _s)	Response	Overshoot	$R_L = 2.0 \text{ k}\Omega, C$ $A_V = 1.0$	L = 100 p⊦,		25	%	3	9, 10, 1
BW	Bandwidth ¹¹				0.437		MHz	3	9, 10, 11


 $\mu \text{A747AQB}$ (Cont.) **Electrical Characteristics** $\pm\,5.0$ V \leqslant V_{CC} $\leqslant\,\pm\,20$ V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
SR	Slew Rate	$\begin{aligned} \text{V}_{CC} &= \pm 20 \;\; \text{V}, \;\; \text{R}_L = 2.0 \;\; \text{k}\Omega, \\ \text{A}_V &= 1.0 \end{aligned}$	0.3		V/μs	3	9, 10, 11
CS	Channel Separation	V _{CC} = ± 20 V	100		dB	1	9, 10, 11
N _I (BB)	Noise Broadband	$V_{CC} = \pm 20 \text{ V, BW} = 5.0 \text{ kHz}$		15	μV_{rms}	4	9
N _I (PC)	Noise Popcorn	$V_{CC} = \pm 20 \text{ V, BW} = 5.0 \text{ kHz}$		40	μV _{pk}	4	9

Primary Burn-In Circuit (38510/10102 may be used by FSC as an alternate)



Equivalent Circuit



BD00351F



MIL-STD-883 July 1986 — Rev 1⁵


Description

The μ A747QB is a pair of high performance monolithic operational amplifiers constructed using the Fairchild Planar Epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the μ A747QB ideal for use as a voltage follower. The high gain and wide range of operating voltage provide superior performance in integrator, summing amplifier, and general feedback applications.

The µA747QB is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications.⁶

- No Frequency Compensation Required
- Short Circuit Protection
- Offset Voltage Null Capability
- Large Common Mode And Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up


Connection Diagram 14-Lead DIP (Top View)



μΑ747QB Dual Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 10-Lead Can Package (Top View)



Lead 5 connected to case.

Connection Diagram 14-Lead Flatpak (Top View)



Order Information

	Case/	Package Code					
Part No.	Finish	Mil-M-38510, Appendi					
μΑ747FMQB	AA·	F-1 14-Lead Flatpak					
μA747DMQB	CA	D-1 14-Lead DIP					
"AZAZHMOB	IC	A-2 10-Load Can					

JAN Product Available

UAN FIDUUCI A	Vallable	
10102	BAA	F-1 14-Lead Flatpak
10102	BAB	F-1 14-Lead Flatpak
10102	BCA	D-1 14-Lead DIP
10102	BCB	D-1 14-Lead DIP
10102	BIA	A-2 10-Lead Can
10102	BIC	A-2 10-Lead Can

μΑ747QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C 300°C Lead Temperature (soldering, 60 s) Internal Power Dissipation 12 Can and Flatpak 350 mW DIP 400mW Supply Voltage ± 22 V Differential Input Voltage ± 30 V Input Voltage 13 ±20 V Short Circuit Duration¹⁴ Indefinite

Processing: MIL-STD-883. Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear
- Data Book Commercial Section. Not available on μA747HMQB.
- 8. Z_I is guaranteed by I_{IB} : $Z_I = 4.0 \text{ V}_T/I_{IB}$, $V_T = 26 \text{ mV}$ at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 9. P_c is guaranteed by I_{CC} : $P_c = 30 I_{CC}$.
- 10. V_{IR} is guaranteed by the CMR test.
 11. BW is guaranteed by t_r: BW = 0.35/t_r.
- 12. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can and Flatpak and 120°C/W for the DIP.
- 13. For supply voltages less than ±20 V, the absolute maximum input voltage is equal to the supply voltage.
- 14. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

μ**Α747QB**


μA747QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Charact	eristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Volt	tage	$R_S = 10 \text{ k}\Omega, V_{CM} = 0 \text{ V}$		5.0	mV	1	1
					6.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Volt		25°C ≤ T _A ≤ 125°C		15	μV/°C	4	2
	Temperature Ser	nsitivity	-55°C ≤ T _A ≤ +25°C		15	μV/°C	4	3
V _{IO adj}	Input Offset Volt Adjustment Rang		·	5.0		mV	4	1,2,3
I _{IO}	Input Offset Curr	rent	V _{CM} = 0 V		200	nA	1	1,2
					500	nA	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Curi		25°C ≤ T _A ≤ 125°C		1.0	nA/°C	4	2
	Temperature Ser	nsitivity	-55°C ≤ T _A ≤ +25°C		1.0	nA/°C	4	3
I _{IB}	Input Bias Curre	nt	V _{CM} = 0 V		340	nA	1	1
					500	nA	1	2
					1500	nΑ	1	3
Z _I	Input Impedance	8		0.3		МΩ	1	1
				0.2		МΩ	1	2
Icc	Supply Current (Total)				5.6	mA	1	1
					5.0	mA	1	2
					6.6	mA	1	3
P _c	P _c Power Consumption (Total) ⁹				170	mW	1	1
					150	mW	1	2
					200	mW	1	3
CMR	Common Mode	•	$V_{CM} = \pm 12 \text{ V}, R_S = 50 \Omega$	70		dB	1	1,2,3
V _{IR}	Input Voltage Ra	ange ¹⁰		± 12		٧	1	1,2,3
PSRR	Power Supply Re	ejection Ratio	V+ = 10 V, V- = -20 V to $V+ = 20 \text{ V}, V- = -10 \text{ V}, R_S = 50 \Omega$		150	μ\/\	1	1,2,3
los	Output Short Cire	cuit Current			60	mA	1	1,2,3
A _{VS}	Large Signal Vol	ltage Gain	$V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
V _{OP}	Output Voltage S	Swing	$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
			$R_L = 2.0 \text{ k}\Omega$	± 10		٧	1	4,5,6
TR(t _r)	Transient	Rise Time	$V_{CC} = \pm 20 \text{ V}, V_I = 50 \text{ mV},$		800	ns	3	9, 10, 11
TR(o _s)	Response	Overshoot	$R_L = 2.0 \text{ k}\Omega, C_L = 100 \text{ pF}, A_V = 1.0$		25	%	3	9, 10, 11
BW	Bandwidth ¹¹			0.437		MHz	3	9, 10, 11
SR	Slew Rate		$V_{CC} = \pm 20 \text{ V}, R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	0.3		V/μs	3	9, 10, 11
CS	Channel Separat	ion	V _{CC} = ± 20 V	80		dB	1	9
N _I (BB)	Noise Broadband	t	$V_{CC} = \pm 20 \text{ V}, \text{ BW} = 5.0 \text{ kHz}$		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		$V_{CC} = \pm 20 \text{ V}, BW = 5.0 \text{ kHz}$		40	μV_{pk}	4	9

Primary Burn-In Circuit (38510/10102 may be used by FSC as an alternate)



Equivalent Circuit (1/2 of circuit)



BD00351F



MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A759QB is a high performance monolithic operational amplifier constructed using the Fairchild Planar Epitaxial process. The amplifier provides high output current and features small signal characteristics better than the μ A741QB. The amplifier is designed to operate from a single or dual power supply and the input common mode range includes the negative supply. The high gain and high output power provide superior performance whenever an operational amplifier is needed. The μ A759QB employs internal current-limiting, thermal shutdown and safe-area compensation making it essentially indestructible. It is intended for a wide range of applications including voltage regulators, audio amplifiers, servo amplifiers, and power drivers. §

- High Output Current
- Internal Short Circuit Current-Limiting
- Internal Thermal Overload Protection
- Internal Output Transistors Safe-Area Protection
- Input Common Mode Voltage Range Includes Ground Or Negative Supply

μ A759QB Power Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μ A759HMQB	GB	A-1 8-Lead Can

μA759QB

Absolute Maximum Ratings

Storage Temperature Range Operating Temperature Range Lead Temperature (soldering, 60 s) Internal Power Dissipation¹⁰ Can Supply Voltage

300°C 330 mW ± 18 V ± 15 V (V- - 0.3 V) to V+

-65°C to +175°C

-55°C to +125°C

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

1. 100% Test and Group A

Differential Input Voltage

Input Voltage¹¹

- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Z_l is guaranteed by I_{lB} : Z_l = 4.0 V_T/I_{lB} , V_T = 26 mV at 25°C, 34 mV at 125°C, and 19 mV at -55°C.
- 8. VIR is guaranteed by the CMR test.
- 9. $V_O = \pm 12$ V is guaranteed by worse case $V_O = \pm 5$ V.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
- 11. For supply voltages less than \pm 15 V, the absolute maximum input voltage is equal to the supply voltage.


μ**Α759QB**

 μ A759QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, $V_{CM} = 0 V$		3.0	mV	1	1
				4.5	mV	1	2,3
V _{IO adj}	Input Offset Voltage Adjustment Range		6.0		mV	1	1
I _{IO}	Input Offset Current	V _{CM} = 0 V		30	nA	1	1
				60	nA	1	2,3
I _{IB}	Input Bias Current	V _{CM} = 0 V		150	nA	1	1
				300	nΑ	1	2,3
Z _I	Input Impedance ⁷		0.25		МΩ	1	1
Icc	Supply Current			18	mA	1	1
CMR	Common Mode Rejection	-15 V \leq V _{CM} \leq 13 V, R _S = 10 kΩ	80		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸		-15	13	٧	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 5.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \pm 18 \text{ V}, \text{ R}_{\text{S}} = 10 \text{ k}\Omega$		100	μV/V	1	1,2,3
I _{pk}	Peak Output Current ⁹	5.0 $V \le V_0 \le 12 \text{ V}$, -12 $V \le V_0 \le -5.0 \text{ V}$	± 325		mA	1	1
A _{VS}	Large Signal Voltage Gain	$R_L = 50 \ \Omega, \ V_O = \pm 10 \ V$	50		V/mV	1	4
			25		V/mV	1	5,6
V _{OP}	Output Voltage Swing	$R_L = 50 \Omega$	± 10		٧	1	4,5,6

μ A759QB

Primary Burn-In Circuit



Equivalent Circuit



EQ00021F



MIL-STD-883 July 1986—Rev 1⁵

y 1986—Rev 1⁵ Linear Products

Description

This monolithic JFET input operational amplifier incorporates well matched ion-implanted JFETs on the same chip with standard bipolar transistors. The key feature of this op amp is low input bias currents in the sub nanoamp range plus high slew rate and wide bandwidth.⁶


- Low Input Bias Current
- Low Input Offset Current
- High Slew Rate
- Wide Bandwidth

Connection Diagram 8-Lead Can (Top View)

 μ A771BQB


Operational Amplifier

Aerospace and Defense Data Sheet



Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μΑ771BHMQB	GC	A-1 8-Lead Can
μA771BRMQB	PA	D-4 8-Lead DIP

μΑ771BQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
Can	330 mW
DIP	400 mW
Supply Voltage	± 18 V
Differential Input Voltage	±30 V
Input Voltage ¹¹	± 16 V
Short Circuit Duration ¹²	Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal dissipation, P_D. T_J = T_A + θjA P_D where θjA is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- 8. $V_{\mbox{\scriptsize IR}}$ is guaranteed by the CMR test.
- 9. V_{OP} is guaranteed by the A_{VS} test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the DIP.
- For negative supply voltages less than -16 V, the negative input voltage is equal to the negative supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

Processing: MIL-STD-883, Method 5004

Burn-in: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


μ A771BQB

 μ A771BQB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specifies.


Symbol	Characteris	tic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO} Input Offset Voltage			$R_S = 50 \Omega$, $V_{CM} = 0 V$		5.0	mV	1	1
					8.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		30	μV/°C	4	2
	Temperature Sensitivi	ty	-55°C ≤ T _A ≤ +25°C		30	μV/°C	4	3
V _{IO adj}	Input Offset Voltage	Adjustment	V _{CM} = 0 V	8.0		m∨	4	1,2,3
I _{IO}	Input Offset Current ⁷		V _{CM} = 0 V		50	pА	1	1
					20	nA	1	2,3
I _{IB}	Input Bias Current ⁷		V _{CM} = 0 V		100	pА	1	1
					50	nA	1	2,3
Icc	Supply Current				2.8	mA	1	1
					3.4	mA	1	2,3
CMR	Common Mode Rejection		$V_{CM} = \pm 11 \text{ V},$ $R_S = 50 \text{ k}\Omega$	80	ı	dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸			± 11		V	1	1,2,3
PSRR	Power Supply Rejection Ratio		\pm 10 V \leq V _{CC} \leq \pm 18 V, R _S = 50 kΩ		100	μV/V	1	1,2,3
los	Output Short Circuit (Current			80	mA	1	1,2,3
A _{VS}	Large Signal Voltage	Gain	$V_{O} = \pm 10 \text{ V},$	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$	25		V/mV	1	5,6
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12		V	1	4,5,6
	Output Voltage Swing	9	$R_L = 2.0 \text{ k}\Omega$	± 10		V	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_{l} = 50 \text{ mV}, R_{L} = 2.0 \text{ k}\Omega,$		200	ns	4	9,10,11
TR(o _s)		Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		40	%	4	9,10,11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	7.0		V/µs	4	9,10,11
t _S	Settling Time		A _V = 1.0		1500	ns	4	9
N _I (BB)	Noise Broadband		BW = 10 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 10 kHz		80	μV _{pk}	4	9

μ A771BQB

Primary Burn-In Circuit (38510/11904 may be used by FSC as an alternate)



Equivalent Circuit



EQ00051F



MIL-STD-883 July 1986—Rev 1⁵

Description


This monolithic JFET input operational amplifier incorporates well matched ion-implanted JFETS on the same chip with standard bipolar transistors. The key feature of this op amp is low input bias currents in the sub nanoamp range plus high slew rate and wide bandwidth.⁶

- Low Input Bias Current
- Low Input Offset Current
- High Slew Rate
- Wide Bandwidth

μ A772BQB Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Order Information

11905

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA772BHMQB	GC	A-1 8-Lead Can
μA772BRMQB	PA	D-4 8-Lead DIP
JAN Product Av	/ailable	

D-4 8-Lead DIP

BPB

μA772BQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
Can	330 mW
DIP	400 mW
Supply Voltage	± 18 V
Differential Input Voltage	± 30 V
Input Voltage ¹¹	± 16 V
Short Circuit Duration ¹²	Indefinite

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T.J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal dissipation, P_D . $T_J = T_A + \theta jA$ P_D where θjA is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- 8. VIR is guaranteed by the CMR test.
- 9. VOP is guaranteed by the AVS test.
- 10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the
- 11. For negative supply voltages less than -16 V, the negative input voltage is equal to the negative supply voltage.
- 12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A. PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883. Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10, AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


μ A772BQB

μA772BQB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteris	tic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		5.0	mV	1	1
					8.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage		25°C ≤ T _A ≤ 125°C		30	μV/°C	4	2
	Temperature Sensitivit	y	-55°C ≤ T _A ≤ +25°C		30	μV/°C	4	3
I _{IO}	Input Offset Current ⁷		V _{CM} = 0 V		50	pΑ	1	1
					20	nA	1	2,3
I _{IB}	Input Bias Current ⁷		V _{CM} = 0 V		100	pА	1	1
					50	nA	1	2,3
Icc	Supply Current (Total)				5.6	mA	1	1
					6.8	mA	1	2,3
CMR	Common Mode Rejection		$V_{CM} = \pm 11 \text{ V},$ $R_S = 50 \text{ k}\Omega$	80		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸			± 11		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		\pm 10 V \leq V _{CC} \leq \pm 18 V, R _S = 50 k Ω		100	μV/V	1	1,2,3
los	Output Short Circuit Current				80	mA	1	1,2,3
A _{VS}	VS Large Signal Voltage Gain		$V_0 = \pm 10 \text{ V},$	50		V/mV	1	4
			$R_L = 2.0 \text{ k}\Omega$	25		V/mV	1	5,6
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
	Output Voltage Swing	9	$R_L = 2.0 \text{ k}\Omega$	± 10		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_I = 50$ mV, $R_L = 2.0$ k Ω		200	ns	4	9,10,1
TR(o _s)		Overshoot	$C_L = 100 \text{ pF}, A_V = 1.0$		40	%	4	9,10,1
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	7.0		V/μs	4	9,10,1
t _S	Settling Time		A _V = 1.0		1500	ns	4	9
N _I (BB)	Noise Broadband		BW = 10 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 10 kHz		80	μV _{pk}	4	9
CS	Channel Separation			80		dB	1	9

μ A772BQB

Primary Burn-In Circuit (38510/11905 may be used by FSC as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

μ A774BQB Operational Amplifier


Aerospace and Defense Data Sheet Linear Products

Description

This monolithic JFET input operational amplifier incorporates well matched ion-implanted JFETS on the same chip with standard bipolar transistors. The key feature of this op amp is low input bias currents in the sub nanoamp range plus high slew rate and wide bandwidth.⁶

- Low Input Bias Current
- Low Input Offset Current
- High Slew Rate
- Wide Bandwidth

Connection Diagram 14-Lead DIP (Top View)



Order Information

Part No.

Case/ Finish I

μΑ774BDMQB PA

Package Code

Mil-M-38510, Appendix C

D-1 14-Lead DIP

4

μΑ774BQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
DIP	400 mW
Supply Voltage	± 18 V
Differential Input Voltage	± 30 V
Input Voltage ¹¹	± 16 V
Short Circuit Duration ¹²	Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal dissipation, P_D. T_J = T_A + ∂jA P where ∂jA is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- 8. V_{IR} is guaranteed by the CMR test.
- 9. V_{OP} is guaranteed by the A_{VS} test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- For negative supply voltages less than -16 V, the negative input voltage is equal to the negative supply voltage.
- 12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


μ A774BQB

 $\mu\text{A774BQB}$ Electrical Characteristics $V_{CC}=\pm\,15$ V, unless otherwise specified.


Symbol	Characteris	tic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		$R_S = 50 \Omega$, $V_{CM} = 0 V$		5.0	mV	1	1
					8.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Sensitivity		25°C ≤ T _A ≤ 125°C		30	μV/°C	4	2
			-55°C ≤ T _A ≤ +25°C		30	μV/°C	4	3
I _{IO}	Input Offset Current ⁷		V _{CM} = 0 V		50	pΑ	1	1
					20	nA	1	2,3
I _{IB}	Input Bias Current ⁷		V _{CM} = 0 V		100	pА	1	1
					50	nA	1	2,3
Icc	Supply Current (Total)				11.2	mA	1	1
					13.6	mA	1	2,3
CMR	Common Mode Rejection		$V_{CM} = \pm 11 \text{ V},$ $R_S = 50 \text{ k}\Omega$	80		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁸			± 11		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio		\pm 10 V \leq V _{CC} \leq \pm 18 V, R _S = 50 Ω		100	μV/V	1	1,2,3
los	Output Short Circuit Current				80	mA	1	1,2,3
A _{VS}	Large Signal Voltage Gain		$V_O = \pm 10 \text{ V},$ $R_L = 2.0 \text{ k}\Omega$	50		V/mV	1	4
				25		V/mV	1	5,6
V _{OP}	Output Voltage Swing		$R_L = 10 \text{ k}\Omega$	± 12		٧	1	4,5,6
	Output Voltage Swing ⁹		$R_L = 2.0 \text{ k}\Omega$	± 10		٧	1	4,5,6
TR(t _r)	Transient Response	Rise Time	$V_I = 50 \text{ mV}, R_L = 2.0 \text{ k}\Omega,$ $C_L = 100 \text{ pF}, A_V = 1.0$		200	ns	4	9,10,11
TR(o _s)		Overshoot			40	%	4	9,10,11
SR	Slew Rate		$R_L = 2.0 \text{ k}\Omega, A_V = 1.0$	7.0		V/μs	4	9,10,11
t _S	Settling Time		A _V = 1.0		1500	ns	4	9
N _I (BB)	Noise Broadband		BW = 10 kHz		15	μV _{rms}	4	9
N _I (PC)	Noise Popcorn		BW = 10 kHz		80	μV _{pk}	4	9
CS	Channel Separation			80		dB	1	9

μ A774BQB

Primary Burn-In Circuit (38510/11906 may be used by FSC as an alternate)



Equivalent Circuit (1/4 of Circuit)



14-114

C



A Schlumberger Company

MIL-STD-883 July 1986 — Rev 1⁵

Description


The μ A776QB Programmable Operational Amplifier is constructed using the Fairchild Planar Epitaxial process. High input impedance, low supply currents, and low input noise (over a wide range of operating supply voltages) coupled with programmable electrical characteristics result in an extremely versatile amplifier for use in high accuracy, low power consumption, analog applications. Input noise voltage, noise current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nanowatt power consumption or for characteristics similar to the μ A741QB. Internal frequency compensation, absence of latch-up, high slew rate, and short circuit current protection assure ease of use in long time integrators, active filters, and sample-and-hold circuits. 6

- Micropower Consumption
- ± 1.2 V to ± 18 V Operation
- No Frequency Compensation Required
- Low Input Bias Currents
- Wide Programming Range
- High Slew Rate
- Low Noise
- Short Circuit Protection
- Offset Null Capability
- No Latch-Up

μ A776QB Multi-Purpose Programmable Operational Amplifier

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Order Information

	Case/	Package Code				
Part No.	Finish	Mil-M-38510, Appendix				
μA776HMQB	GB	A-1 8-Lead Can				

μ**A776QB**

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
Can	330 mW
Supply Voltage	± 18 V
Differential Input Voltage	±30 V
Input Voltage ¹¹	± 15 V
Short Circuit Duration ¹²	Indefinite
Voltage Between Offset Null and V-	± 0.5 V
I _{SET} (Max Current at I _{SET})	500 μΑ
V _{SET} (Max Voltage to GND at I _{SET})	(V+ -2 V)
	≤ V _{SET} ≤ V+

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_{c1} is guaranteed by I_{CC1} : $P_{c1} = 30 I_{CC1}$.
- 8. P_{c2} is guaranteed by I_{CC2} : $P_{c2} = 6 I_{CC2}$.
- 9. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W.
- For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.
- 12. Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature for $I_{SET} \leqslant 30~\mu A$.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C

μ A776QB

μA776QB Electrical Characteristics $\pm 3.0 \text{ V} \leqslant \text{V}_{CC} \leqslant \pm 15 \text{ V}$, 1.5 μA $\leqslant \text{I}_{SET} \leqslant 15 μ$ A, unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$, V_{CN}	1 = 0 V		5.0	mV	1	1
					6.0	mV	1	2,3
I _{IO}	Input Offset Current	V _{CM} = 0 V	$I_{SET} = 1.5 \mu A$		3.0	nA	1	1
					5.0	nA	1	2
					10	nA	1	3
			$I_{SET} = 15 \mu A$		15	nA	1	1,2
					40	nA	1	3
I _{IB}	Input Bias Current	V _{CM} = 0 V	$I_{SET} = 1.5 \mu A$		7.5	nA	1	1,2
					20	nA	1	3
			$I_{SET} = 15 \mu A$		50	nA	1	1,2
					120	nA	1	3
I _{CC1}	Supply Current	V _{CC} = ± 15 V	$I_{SET} = 1.5 \mu A$		25	μΑ	1	1
					30	μΑ	1	2,3
			$I_{SET} = 15 \mu A$		180	μΑ	1	1
					200	μΑ	1	2,3
I _{CC2}	Supply Current	$V_{CC} = \pm 3.0 \text{ V}$	$I_{SET} = 1.5 \mu A$		20	μΑ	1	1
					25	μΑ	1	2,3
			$I_{SET} = 15 \mu A$		160	μΑ	1	1
					180	μΑ	1	2,3
P _{c1}	Power Consumption ⁷	V _{CC} = ± 15 V	$I_{SET} = 1.5 \mu A$		0.75	mW	1	1
					0.9	mW	1	2,3
			$I_{SET} = 15 \mu A$		5.4	mW	1	1
					6.0	mW	1	2,3
P _{c2}	Power Consumption ⁸	$V_{CC} = \pm 3.0 \text{ V}$	$I_{SET} = 1.5 \mu A$		120	μW	1	1
					150	μW	1	2,3
			$I_{SET} = 15 \mu A$		960	μW	1	1
					1080	μW	1	2,3
CMR	Common Mode Rejection	$V_{CC} = \pm 15 \text{ V}, \text{ V}$ $R_S = 50 \Omega$	$t_{CM} = \pm 10 \text{ V},$	70		dB	1	1,2,3
		$V_{CC} = \pm 3.0 \text{ V}, \text{ V}$ $R_S = 50 \Omega$	$V_{CM} = \pm 1.0 \text{ V},$	70		dB	1	1,2,3
V _{IR}	Input Voltage Range ⁹	V _{CC} = ± 15 V		± 10		V	1	1,2,3
		$V_{CC} = \pm 3.0 \text{ V}$		± 1.0		V	1	1,2,3
PSRR	Power Supply Rejection Ratio	$\pm 3.0 \text{ V} \leq \text{V}_{CC} \leq$ $R_S = 50 \Omega$	€±18 V,		150	μV/V	1	1,2,3

μΑ776QB

 μ A776QB (Cont.) Electrical Characteristics $\pm 3.0~{\rm V} \leqslant {\rm V}_{\rm CC} \leqslant \pm 15~{\rm V},~1.5~\mu{\rm A} \leqslant {\rm I}_{\rm SET}~\leqslant 15~\mu{\rm A},~{\rm unless~otherwise~specified}.$

Symbol	Characteristic	Cond	dition	Min	Max	Unit	Note	Subgrp
A _{VS}	Large Signal Voltage Gain	$V_{CC} = \pm 15 \text{ V},$	$I_{SET} = 1.5 \mu A$	200		V/mV	1	4
	$V_{O} = \pm 10 \text{ V} \qquad \begin{array}{c} R_{L} = 75 \text{ k}\Omega \\ \\ I_{SET} = 15 \mu\text{A}, \\ R_{L} = 75 \text{ k}\Omega \\ \\ V_{CC} = \pm 3.0 \text{ V}, \\ V_{O} = \pm 1.0 \text{ V} \qquad \begin{array}{c} I_{SET} = 1.5 \mu\text{A}, \\ R_{L} = 75 \text{ k}\Omega \\ \\ \hline I_{SET} = 15 \mu\text{A}, \\ \end{array}$	$V_0 = \pm 10 \text{ V}$	$R_L = 75 \text{ k}\Omega$	100		V/mV	1	5,6
		100		V/mV	1	4		
		$R_L = 75 \text{ k}\Omega$	75		V/mV	1	5,6	
		50		V/mV	1	4		
		$R_L = 75 \text{ k}\Omega$	25		V/mV	1	5,6	
			50		V/mV	1	4	
			$R_L = 5.0 \text{ k}\Omega$	25		V/mV	1	5,6
V _{OP}	Output Voltage Swing	$V_{CC} = \pm 15 \text{ V},$		± 12		V	1	4
		$R_L = 75 \text{ k}\Omega$		± 10		V	1	5,6
		V _{CC} = ± 3.0 V	$I_{SET} = 1.5 \mu A,$ $R_L = 75 k\Omega$	± 2.0		٧	1	4,5,6
		$I_{SET} = 15 \mu A$, $R_L = 5.0 k\Omega$	± 1.9		٧	1	4,5,6	

Primary Burn-In Circuit



Equivalent Circuit

Refer to the Fairchild Linear Data Book Commercial Section

	Reference, Ordering Information	
	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASIC™	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
	Data Acquisition	10
	Special Functions	11
	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
^	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
	Hi-Ret Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20

Alpha Numeric Index, Industry Cross

!			



MIL-STD-883 July 1986—Rev 2⁵

μA111QB Voltage Comparator


Aerospace and Defense Data Sheet Linear Products

Description


The $\mu A111QB$ is a monolithic, low input current voltage comparator, constructed using the Fairchild Planar Epitaxial process. The $\mu A111QB$ operates from the single 5 V integrated circuit logic supply to the standard ± 15 V operational amplifier supplies. The $\mu A111QB$ is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL, TTL and MOS logic. The input stage current can be raised to increase input slew rate. §

- Low Input Bias Current
- Low Input Offset Current
- Wide Differential Input Voltage
- Power Supply Voltage, Single 5 V To ± 15 V
- Offset Voltage Null Capability
- Strobe Capability


Connection Diagram 14-Lead DIP (Top View)



Connection Diagram 10-Lead Flatpak (Top View)




Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 8-Lead DIP (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA111DMQB	CA	D-1 (14-Lead DIP)
μA111HMQB	GC	A-1 (8-Lead Can)
μA111FMQB	HA	F-4 (10-Lead Flatpak)
μA111RMQB	PA	D-4 (8-Lead DIP)
JAN Product	Available	
10304	BCA	D-1 (14-Lead DIP)
10304	BCB	D-1 (14-Lead DIP)
10304	BGA	A-1 (8-Lead Can)
10304	BGC	A-1 (8-Lead Can)
10304	BHA	F-4 (10-Lead Flatpak)

BHB

BPA

BPB

F-4 (10-Lead Flatpak)

D-4 (8-Lead DIP)

D-4 (8-Lead DIP)

10304 10304

10304

μA111QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁹	
Can and Flatpak	330 mW
DIP	400 mW
Total Supply Voltage	36 V
Negative Supply Voltage	-30 V
Output to Negative Supply Voltage	50 V
Differential Input Voltage	± 30 V
Input Voltage ¹⁰	± 15 V
Sink Current	50 mA
Strobe Current	10 mA
Short Circuit Duration	10 s

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. The limit is the maximum value required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effect of voltage gain and input impedance.
- Subscript (R) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to V+.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.
- 10. This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less negative.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005


Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55° C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C


 μ A111QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage ⁷	±5.0 V ≤ V _{CC} ≤ ±15 V,		3.0	mV	1	1
		50 $\Omega \le R_S \le 50 \text{ k}\Omega$, $V_{CM} = 0 \text{ V}$		4.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature	25°C ≤ T _A ≤ 125°C		25	μV/°C	4	2
	Sensitivity	-55°C ≤ T _A ≤ 25°C		25	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Adjustment Range		5.0		mV	1	1
V _{IO (R)}	Raised Input Offset Voltage ⁸	$R_S = 50 \Omega$,		3.0	mV	1	1
		$-14.5 \text{ V} \leq \text{V}_{CM} \leq 13 \text{ V},$ $\text{V}_{BAL} = \text{V}_{BAL}/\text{STB} = \text{V}+$		4.5	mV	1	2,3
I _{IO}	Input Offset Current ⁷	±5.0 V ≤ V _{CC} ≤ ±15 V,		10	nA	1	1
		$V_{CM} = 0 V$		20	nA	1	2,3
$\Delta I_{1O}/\Delta T$	Input Offset Current Temperature	25°C ≤ T _A ≤ 125°C		100	PA/°C	4	2
	Sensitivity	-55°C ≤ T _A ≤ 25°C		200	PA/°C	4	3
I _{IO (R)}	Raised Input Offset Current ⁸	$R_S = 100 \text{ k}\Omega, V_{CM} = 0 \text{ V},$		25	nA	4	1,2
		V _{BAL} = V _{BAL} /STB = V+		50	nA	4	3
I _{IB}	Input Bias Current	$\pm 5.0 \text{ V} \leq \text{V}_{CC} \leq \pm 15 \text{ V},$ V _{CM} = 0 V		100	nA	1	1
				150	nA	1	2,3
1+	Positive Supply Current	$V_O = Open, V_{I^-} = 10 \text{ mV}$		6.0	mA	1	1,2
	<u> </u>			7.0	mA	1	3
I-	Negative Supply Current	$V_O = Open, V_{I^-} = 10 \text{ mV}$	-5.0		mA	1	1,2
			-6.0		mA	1	3
V _{OL1}	Saturation Voltage 1	V+ = 4.5 V, V- = 0 V, $V_{I-} = 6.0 mV, I_{OL} = 8.0 mA$		0.4	V	1	1,2,3
V _{OL2}	Saturation Voltage 2	V _I - = 50 mV, I _{OL} = 50 mA		1.5	٧	1	1,2,3
I _{CEX}	Output Leakage Current	V_l + = 5.0 mV, V_O = 35 V		10	nA	1	1
				0.5	μΑ	1	2,3
l _{l1}	Input Leakage Current 1	$V_{CC} = \pm 18 \text{ V}, V_{I^-} = 29 \text{ V}$	0	500	nA	1	1,2,3
l _{l2}	Input Leakage Current 2	$V_{CC} = \pm 18 \text{ V}, V_1 + = 29 \text{ V}$	0	500	nA	1	1,2,3
Vo	Collector Output Voltage	$R_S = 50 \ \Omega, \ I_{ST} = -3.0 \ mA$	14		V	1	1,2,3
CMR	Common Mode Rejection	$R_S = 50 \Omega,$ -14.5 $V \le V_{CM} \le 13 V$	80		dB	1	1,2,3
los	Output Short Circuit Current	10 ms max test duration	0	200	mA	1	1
				150	mA	1	2
				250	mA	1	3
A _{VE}	Large Signal Voltage Gain	$R_L = 600 \Omega$		10	V/mV	1	4
	(Emitter Follower Output)			8.0	V/mV	1	5,6
t _{PLH}	Propagation Delay to High Level	$V_{OD} = 5.0 \text{ mV}, C_L = 50 \text{ pF},$ $V_I = 100 \text{ mV}$	0	300	ns	4	9, 11
		1, 100	0	600	ns	4	10
t _{PHL}	Propagation Delay to Low Level		0	300	ns	4	9, 11
			0	500	ns	4	10

Primary Burn-In Circuit (38510/10304 may be used by FSC as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986—Rev 2⁵ μA139QB Quad Comparator


Aerospace and Defense Data Sheet Linear Products

Description


The μ A139QB consists of four independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected PNP input stages allow the input common mode voltage to include ground. 6

- Single Supply Operation
- Dual Supply Operation
- Allow Comparison Of Voltages Near Ground Potential
- Low Current Drain
- Compatible With All Forms Of Logic
- Low Input Bias Current
- Low Input Offset Current
- Low Offset Voltage


Connection Diagram 20-Terminal CCP (Top View)



Connection Diagram 14-Lead DIP (Top View)



Connection Diagram 14-Lead Flatpak (Top View)



Order Information

D N-	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA139FMQB	AA	F-1 (14-Lead Flatpak)
μA139DMQB	CA	D-1 (14-Lead DIP)
μA139LMQB	2C	C-2 (20-Terminal CCP)
JAN Product A	vailable	
11201	BCA	D-1 (14-Lead DIP)

D-1 (14-Lead DIP)

BCB

11201

μΑ139QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to 175°C Operating Temperature Range -55°C to 125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation⁸ 350 mW Flatpak DIP and CCP 400 mW Supply Voltage ± 18 V or 36 V Differential Input Voltage9 36 V Input Voltage 10 -0.3 V to 36 V Input Current 10 mA Short Circuit Duration¹¹ Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. V_{IR} is guaranteed by the V_{IO} test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Flatpak and 120°C/W for the DIP and CCP.
- 9. The differential input voltage shall not exceed the supply voltage.
- 10. For supply voltages less than ±18 V, the absolute maximum input voltage is equal to the supply voltage. The input common mode voltage or either signal input voltage should not be allowed to go negative more than 0.3 V.
- 11. Short circuit may be to ground or negative supply. Rating applies to 125°C case temperature or 75°C ambient temperature. Short circuit from output to V+ can cause extensive heating and eventual destruction. No more than one amplifier should be shorted at the same time as the maximum junction temperature will be exceeded.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25° C
- 5. Dynamic tests at 125° C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

 μA139QB Electrical Characteristics V+ = 5 V, V- = 0 V, unless otherwise specified.


Symbol	Characteristic	Con	dition	Min	Max	Unit	Note	Subgrp														
V _{IO}	Input Offset Voltage	5.0 V ≤ V+ ≤ 36 V,	0 V ≤ V _{CM} ≤ (V+) - 1.5 V		5.0	mV	1	1														
		V _O = 1.4 V	0 V ≤ V _{CM} ≤ (V+) - 2.0 V		9.0	mV	1	2,3														
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 12	5°C		25	μV/°C	4	2														
	Temperature Sensitivity	-55°C ≤ T _A ≤ 2	5°C		25	μV/°C	4	3														
I _{IO}	Input Offset Current	V _{CM} = 0 V			25	nA	1	1														
					100	nA	1	2,3														
$\Delta I_{IO}/\Delta T$	Input Offset Current	25°C ≤ T _A ≤ 12	5°C		300	pA/°C	4	2														
	Temperature Sensitivity	-55°C ≤ T _A ≤ 2	5°C		400	pA/°C	4	3														
I _{IB}	Input Bias Current	V _{CM} = 0 V		-100		nA	1	1														
				-300		nA	1	2,3														
Icc	Supply Current (Total)	V _{CC} = 5.0 V			2.0	mA	1	1,2														
					3.0	mA	1	3														
		V _{CC} = 30 V			3.0	mA	1	1,2														
					4.0	mA	1	3														
CMR	Common Mode Rejection	$V+ = 30 \text{ V}, R_S = 50 \Omega, V_{CM} = 28 \text{ V}$		76		dB	4	1,2,3														
V _{IR}	Input Voltage Range	5.0 V ≤ V+ ≤ 3 V _O = 1.4 V	6 V,	0	V+ -1.5	V	7	1														
				0	V+ -2	V	7	2,3														
I _{CEX}	Output Leakage Current	$V_{l}+ = 1.0 \text{ V}, V_{l}$	-= 0 V,		200	nA	1	1														
		V _O = 30 V			1.0	μΑ	1	2,3														
I _{IL} (±)	Input Leakage Current	$V_{CC}^{+} = 36 \text{ V, V}$ $V_{I}^{-} = 0 \text{V, } 34 \text{ V}$	' ₁ + = 34 V, 0V	-500	500	ns	4	1,2,3														
l _{OL}	Output Sink Current	$V_{l}+=0 V, V_{l}-V_{0}=1.5 V$		6.0		mA	1	1														
V _{LAT}	Voltage Latch (High Level Input)	$V_{l}+=0 \ V, \ V_{l}-$ $I_{OL}=4 \ mA$	= 10 V,		400	mV	3	1														
V _{OL}	Low Level Output Voltage	$V_{i}+=0$ V, $V_{i}-$	= 1.0 V,		400	mV	1	1														
		$I_{OL} = 4.0 \text{ mA}$			700	mV	1	2,3														
A _{VS}	Large Signal Voltage Gain	V+ = 15 V, R _L	= 15 kΩ	25		V/mV	4	4,5,6														
CS	Channel Separation	V+ = 30 V		80		dB	4	9														
t _{PLH}	Propagation Delay to High	V _I = 100 mV,	V _{OD} = 5.0 mV		7.0	μs	3	10														
	Level	$R_L = 5.1 \text{ k}\Omega$			5.0	μs	3	9,11														
			$V_{OD} = 50 \text{ mV}$		1.2	μs	3	10														
					0.8	μs	3	9,11														
t _{PHL}	Propagation Delay to Low	$V_{l} = 100 \text{ mV},$ $R_{L} = 5.1 \text{ k}\Omega$	$V_{OD} = 5.0 \text{ mV}$		3.0	μs	3	10														
	Level		$H_L = 5.1 \text{ k}\Omega$	$H_L = 5.1 \text{ k}\Omega$	$H_L = 5.1 \text{ k}\Omega$	$R_L = 5.1 \text{ k}\Omega$	$H_L = 5.1 \text{ k}\Omega$	$H_L = 5.1 \text{ k}$	$H_L = 5.1 \text{ K}$	$H_L = 5.1 \text{ K}$	$H_L = 5.1 \text{ k}$	$R_L = 5.1 \text{ k}\Omega$	$R_L = 5.1 \text{ k}\Omega$	$R_L = 5.1 \text{ k}\Omega$	$R_L = 5.1 \text{ k}\Omega$	$R_L = 5.1 \text{ k}\Omega$	-			2.5	μs	3
			V _{OD} = 50 mV		1.0	μs	3	10														
					0.8	μs	3	9,11														

μ**Α139QB**

Primary Burn-In Circuit (38510/11201 may be used by FSC as an alternate)



Equivalent Circuit (1/4 of circuit)





MIL-STD-883 July 1986—Rev 1⁵ **Dual Voltage Comparator**

Aerospace and Defense Data Sheet Linear Products


Description

The μ A2111QB is a multi-chip, low input current dual voltage comparator, constructed using the Fairchild Planar Epitaxial process. The μ A2111QB operates from the single 5 V integrated circuit logic supply to the standard \pm 15 V operational amplifier supplies. The μ A2111QB is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL, TTL and MOS logic. The input stage current can be raised to increase input slew rate. 6

- Low Input Bias Current
- Low Input Offset Current
- Wide Differential Input Voltage
- Power Supply Voltage, Single 5 V To ± 15 V
- Offset Voltage Null Capability
- Strobe Capability

Connection Diagram 16-Lead DIP (Top View)

μA2111QB



Order Information

Part No.Case/
FinishPackage Code
Mil-M-38510, Appendix CμΑ2111DMQBEAD-2 (16-Lead DIP)

JAN Product Available

10305 BEA D-2 (16-Lead DIP) 10305 BEB D-2 (16-Lead DIP)

μ**A2111QB**

Absolute Maximum Ratings Storage Temperature Range -65°C to 175°C Operating Temperature Range -55°C to 125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation⁸ DIP 400 mW Total Supply Voltage 36 V -30 V Negative Supply Voltage Output to Negative Supply Voltage 50 V ±30 V Differential Input Voltage Input Voltage9 ± 15 V Sink Current 50 mA

Notes

- 1. 100% Test and Group A
- 2. Group A

Strobe Current

Short Circuit Duration

- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.

10 mA

10 s

- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Subscript (R) indicates tests which are performed with input stage current raised by connecting BAL and BAL/STB terminals to V+.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 9. This rating applies for ±15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less negative.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55° C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

μ**Α2111QB**

 μ A2111QB Electrical Characteristics $V_{CC} = \pm 15$ V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$,		3.0	mV	1	1
		-14 V ≤ V _{CM} ≤ 13 V		4.0	mV	1	2,3
		$V_{CC} = \pm 2.5 \text{ V}, R_S = 50 \Omega,$		3.0	mV	1	1
		$V_{CM} = 0 V$		4.0	mV	1	2,3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 125°C		25	μV/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ 25°C		25	μV/°C	4	3
V _{IO adj}	Input Offset Voltage Adjustment Range		5.0		mV	1	1
V _{IO (R)}	Raised Input Offset Voltage ⁷	$R_S = 50 \Omega$,		3.0	mV	1	1
		$ -14.5 \text{ V} \leq \text{V}_{\text{CM}} \leq 13 \text{ V} $ $ \text{V}_{\text{BAL}} = \text{V}_{\text{BAL}}/\text{STB} = \text{V} + $		4.5	mV	1	2,3
I _{IO}	O Input Offset Current	$R_S = 100 \text{ k}\Omega$,		10	nA	1	1,2
		-14.5 V ≤ V _{CM} ≤ 13 V		20	nA	1	3
$\Delta I_{IO}/\Delta T$		25°C ≤ T _A ≤ 125°C		100	PA/°C	4	2
	Temperature Sensitivity	-55°C ≤ T _A ≤ 25°C		200	PA/°C	4	3
I _{IO (R)}	O (R) Raised Input Offset Current ⁷	set Current ⁷ $R_S = 100 \text{ k}\Omega$, $V_{CM} = 0 \text{ V}$,		25	nA	1	1,2
		$V_{BAL} = V_{BAL}/STB = V+$		50	nA	1	3
I _{IB}	B Input Bias Current	$R_S = 50 \Omega$, $V_{CM} = 0 V$		100	nA	1	1,2
				150	nA	1	3
		$R_S = 50 \Omega$,		150	nA	1	1,2
		-14.5 V ≤ V _{CM} ≤ 13 V		200	nA	1	3
l+	Positive Supply Current			6.0	mA	1	1,2
	(per Channel)			7.0	mA	1	3
I -	Negative Supply Current (Total)		-10		mA	1	1,2
			-12		mA	1	3
V _{OL1}	Low Level Output Voltage 1	V+ = 4.5 V, V- = 0 V, $V_1+ = -6 V, I_{OL} = 8.0 mA$		0.4	٧	1	1,2,3
V _{OL2}	Low Level Output Voltage 2	$V_{CC} = \pm 15 \text{ V},$ $V_{I} + = -5.0 \text{ mV},$ $I_{OL} = 50 \text{ mA}$		1.5	٧	1	1,2,3
ICEX	Output Leakage Current	$V_{CC} = \pm 18 \text{ V}, V_{O} = 32 \text{ V}$		10	nA	1	1
				500	nA	1	2
l ₁₁	Input Leakage Current 1	$V_{CC} = \pm 18 \text{ V},$ $V_{I} + = -29 \text{ V}$		500	nA	1	1,2,3
l ₁₂	Input Leakage Current 2	$V_{CC} = \pm 18 \text{ V}, V_{I} + = 29 \text{ V}$		500	nA	1	1,2,3
Vo	Collector Output Voltage	$R_S = 50 \ \Omega, I_{ST} = -3.0 \ mA$	14		V	1	1,2,3

μA2111QB

 $\mu\text{A2111QB}$ (Cont.) Electrical Characteristics V_{CC} = $\pm\,15$ V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
CMR	Common Mode Rejection	$R_S = 50 \Omega$, -14.5 V \leq V _{CM} \leq 13 V	80		dB	1	1,2,3
los Output Short Circuit Current	Output Short Circuit Current	10 ms maximum test		200	mA	1	1
	duration		150	mA	1	2	
				250	mA	1	3
A _{VE}	Large Signal Voltage Gain	$R_L = 600 \Omega$	10		V/mV	1	4
	(Emitter Follower Output)		8		V/mV	1	5,6
t _{PLH}	Propagation Delay to High	$V_{OD} = 5.0 \text{ mV}, C_L = 50 \text{ pF},$		300	ns	4	9, 11
	Level (Collector Output)	V _I = 100 mV		600	ns	4	10
t _{PHL} Propagation Delay to Low Level (Collector Output)	Propagation Delay to Low			300	ns	4	9, 11
			500	ns	4	10	

Primary Burn-In Circuit (38510/10305 may be used by FSC as an alternate)






MIL-STD-883 July 1986—Rev 2⁵

Description

The μ A710QB is a differential voltage comparator intended for applications requiring high accuracy and fast response times. It is constructed on a single silicon chip using the Fairchild Planar Epitaxial process. The device is useful as a variable threshold Schmitt trigger, a pulse-height discriminator, a voltage comparator in high speed A/D converters, a memory sense amplifier or a high noise immunity line receiver. The output of the comparator is compatible with all integrated logic forms. 6

- Low Offset Voltage
- Low Offset Current
- High Voltage Gain
- Low Offset Voltage Drift


Connection Diagram 14-Lead DIP (Top View)



μA710QB High Speed Differential Comparator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Package Code

D-1 (14-Lead DIP)

Mil-M-38510, Appendix C

Order Information

Part No.

μA710DMQB

μA710HMQB	GC	A-1 (8-Lead Can)
μA710FMQB	HA	F-4 (10-Lead Flatpak)
JAN Product Av	vailable	
10301	BCA	D-1 (14-Lead DIP)
10301	BCB	D-1 (14-Lead DIP)
10301	BGA	A-1 (8-Lead Can)
10301	BGC	A-1 (8-Lead Can)
10301	BHA	F-4 (10-Lead Flatpak)
10301	BHB	F-4 (10-Lead Flatpak)

Case/

Finish

CA

μΑ710QB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁹	
Can and Flatpak	330 mW
DIP	400 mW
Positive Supply Voltage	14 V
Negative Supply Voltage	-7 V
Peak Output Current	10 mA
Differential Input Voltage	±5 V
Input Voltage	±7 V
Short Circuit Duration	10 s

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_c is guaranteed by I+, I-: $P_c=(12)$ (I+) + (6) (I-).
- 8. VIR is guaranteed by the CMR test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C


μ A710QB

 μA710QB Electrical Characteristics V+ = 12 V, V- = -6 V, unless otherwise specified.


Symbol	Characteristic	Condition	1	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	50 $\Omega \leq R_S \leq 200 \Omega$,	V _O = 1.4 V		2.0	mV	1	1
		V _{CM} = 0 V	V _O = 1.0 V		3.0	mV	1	2
			V _O = 1.8 V		3.0	mV	1	3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage	25°C ≤ T _A ≤ 125°C			10	μV/°C	4	2
	Temperature Coefficient	-55°C ≤ T _A ≤ 25°C			10	μV/°C	4	3
I _{IO}	Input Offset Current	V _{CM} = 0 V	V _O = 1.4 V		3.0	μΑ	1	1
			V _O = 1.0 V		3.0	μΑ	1	2
		V _O = 1.8 V		7.0	μΑ	1	3	
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature	25°C ≤ T _A ≤ 125°C			25	nA/°C	4	2
	Coefficient	-55°C ≤ T _A ≤ 25°C			75	nA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V			20	μΑ	1	1
					45	μΑ	1	2,3
l+	Positive Supply Current	V _O = 0 V, V _I = 10 mV			9.0	mA	1	1,2,3
I-	Negative Supply Current	V _O = 0 V, V _I - = 10 mV		-7.0		mA	1	1,2,3
P _C	Power Consumption	V _O = 0 V, V _I - = 10 m	V		150	mW	7	1,2,3
CMR	Common Mode Rejection	$V = -7.0 \text{ V}, V_{CM} = \pm 5.0 \text{ V},$ $R_{S} = 200 \Omega$		80		dB	1	1,2,3
V _{IR}	Input Voltage Range	V- = -7.0 V		± 5.0		V	8	1,2,3
V _{OH}	Output Voltage HIGH	V_1 + = 5.0 mV, 0 mA \leq I _{OH} \leq 5.0 mA		2.5	4.0	٧	1	1,2,3
V _{OL}	Output Voltage LOW	$V_{I-} = 5.0 \text{ mV}, I_{OL} = 0$	mA	-1.0	0	V	1	1,2,3
loL	Output Sink Current	V_{I} = 5.0 mV, V_{O} = 0	٧	2.0		mA	1	1
				0.5		mA	1	2
				1.0		mA	1	3
A _{VS}	Large Signal Voltage Gain			1250		V/V	1	4
				1000		V/V	1	5,6
t _{PLH}	Propagation Delay to High Level	C _L = 5.0 pF, 100 mV	step,		60	ns	4	9
t _{PHL}	Propagation Delay to Low Level	$V_{OD} = 5.0 \text{ mV}$			60	ns	4	9

μA710QB

Primary Burn-In Circuit (38510/10301 may be used by FSC as an alternate)



Equivalent Circuit






MIL-STD-883 July 1986 — Rev 2⁵

Description

The μ A711QB is a dual differential voltage comparator featuring high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms. When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided, and pulse stretching on the output is easily accomplished. Other applications of the dual comparator include a window discriminator in pulse height detectors and a double ended limit detector for automatic Go/No-Go test equipment. The μ A711QB, which is similar to the μ A710QB differential comparator, is constructed using the Fairchild Planar Epitaxial process. 6

- Fast Response Time
- Low Offset Voltage
- Low Offset Current
- Independent Comparator Strobing


Connection Diagram 14-Lead DIP (Top View)



μΑ711QB Dual High Speed Differential Comparator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 10-Lead Can (Top View)



Lead 5 connected to case.

Connection Diagram 10-Lead Flatpak (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA711DMQB	CA	D-1 (14-Lead DIP)
μA711FMQB	HA	F-4 (10-Lead Flatpak)
μA711HMQB	IC	A-2 (10-Lead Can)

JAN Product Available

10302 BIC A-2 (10-Lead Can)

μΑ711QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to 175°C Operating Temperature Range -55°C to 125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 Can 350 mW DIP 400 mW 330 mW Flatpak Positive Supply Voltage 14 V -7 V Negative Supply Voltage Peak Output Current 50 mA Differential Input Voltage ±5 V Input Voltage ±7 V Strobe Voltage 0 V to 6 V

Notes

1. 100% Test and Group A

Short Circuit Duration

- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.

10 s

- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. P_c is guaranteed by I+, I-: $P_c = (12 \text{ V}) (I+) + (6 \text{ V}) (I-)$.
- 8. VIR is guaranteed by the VIO test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and Flatpak and 120°C/W for the DIP.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

μ A711QB


 μ A711QB Electrical Characteristics V+ = 12 V, V- = -6 V, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage		50 $\Omega \leq R_S \leq 200 \Omega$, $V_O = 1.4 V$		3.5	mV	1	1
		V _{CM} = 0 V	V _O = 1.0 V		4.5	mV	1	2
			V _O = 1.8 V		4.5	mV	1	3
		V- = -7.0 V,	V _O = 1.4 V		5.0	mV	1	1
		$R_S = 200 \Omega$, $V_{CM} = \pm 5.0 V$	V _O = 1.0 V		6.0	mV	1	2
		- 0.0 V	V _O = 1.8 V		6.0	mV	1	3
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature	25°C ≤ T _A ≤ 125°C			10	μV/°C	4	2
	Coefficient	-55°C ≤ T _A ≤ 25°C			10	μV/°C	4	3
lio	Input Offset Current	V _{CM} = 0 V	V _O = 1.4 V		10	μΑ	1	1
			V _O = 1.0 V		20	μΑ	1	2
			V _O = 1.8 V		20	μΑ	1	3
$\Delta I_{IO}/\Delta T$	Input Offset Current Temperature	25°C ≤ T _A ≤ 125°C			25	nA/°C	4	2
	Coefficient	-55°C ≤ T _A ≤ 25°C			75	nA/°C	4	3
I _{IB}	Input Bias Current	V _{CM} = 0 V			75	μА	1	1
					150	μΑ	1	2,3
l+	Positive Supply Current	V _O = 0 V, V _I = 5.0 mV			13.3	mA	1	1,2,3
I -	Negative Supply Current	V _O = 0 V, V _I - = 5.0 mV		-6.1		mA	1	1,2,3
Pc	Power Consumption	V _O = 0 V, V _I - = 5.0 mV			200	mW	7	1,2,3
CMR	Common Mode Rejection	$V = -7.0 \text{ V}, V_{CM} = \pm 5.0 \text{ V},$ $R_S = 200 \Omega$		80		dB	1	1,2,3
V _{IR}	Input Voltage Range	V- = -7.0 V	V-=-7.0 V			٧	. 8	1,2,3
V _{OH}	Output High Voltage	V_{I} + = 10 mV, 0 mA \leq I _{OH} \leq 5.0 mA	V_1 + = 10 mV, 0 mA \leq $I_{OH} \leq$ 5.0 mA		5.0	٧	1	1,2,3
V _{OL}	Output Low Voltage	V _I - = 10 mV, I _{OL} = 0	mA	-1.0	0	٧	1	1,2,3
V _O (ST)	Strobed Output Level	V _{ST} = 0.3 V		-1.0	0	٧	1	1,2,3
loL	Output Sink Current	V _I - = 10 mV, V _O = 0 V		0.5		mA	1	1,2,3
I _O (ST)	Strobe Current	$V_{ST} = 100 \text{ mV},$ $V_{I} + = 10 \text{ mV}$			2.5	mA	1	1,2,3
A _{VS}	Large Signal Voltage Gain			750		V/V	1	4
				500		V/V	1	5,6
tSTRL	Strobe Release Time	$C_L = 5.0 \text{ pF}, V_l + = 10 \text{ mV}$			15	ns	4	9
t _{PLH}	Propagation Delay to High Level	C _L = 5.0 pF, 100 mV	step,		90	ns	4	9
t _{PHL}	Propagation Delay to Low Level	$V_{OD} = 5.0 \text{ mV}$			60	ns	4	9

Primary Burn-In Circuit (38510/10302 may be used by FSC as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986 — Rev 1⁵

Description


The $\mu\text{A}760\text{QB}$ is a differential voltage comparator offering considerable speed improvement over the $\mu\text{A}710\text{QB}$ and operates from symmetric supplies of ± 4.5 V to ± 6.5 V. The $\mu\text{A}760\text{QB}$ can be used in high speed analog-to-digital conversion systems and as a zero crossing detector in disc file and tape amplifiers. The $\mu\text{A}760\text{QB}$ output features balanced rise and fall times for minimum skew and close matching between the complementary outputs. The outputs are TTL compatible with a minimum sink capability of two gate loads. 6

- Guaranteed High Speed
- Guaranteed Delay Matching On Both Outputs
- Complementary TTL Compatible Outputs
- High Sensitivity
- Standard Supply Voltages

μA760QB High Speed Differential Comparator


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead Can (Top View)



Lead 4 connected to case.

Connection Diagram 14-Lead DIP (Top View)



Order Information

	Package Code	
Part No.	Finish	Mil-M-38510, Appendix C
μA760DMQB	CA	D-1 (14-Lead DIP)
μΑ760HMQB	GC	A-1 (8-Lead Can)

μΑ760QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to 175°C
Operating Temperature Range -55°C to 125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁹
Can 330 mW

ţ.

 Can
 330 mW

 DIP
 400 mW

 Supply Voltage
 ±8 V

 Peak Output Current
 10 mA

 Differential Input Voltage
 ±5 V

 Input Voltage¹⁰
 ±8 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Response time measured from the 50% point of a 30 mV $_{\rm p-p}$ 10 MHz sinusoidal input to the 50% point of the output.
- Response time measured from the 50% point of a 2 V_{p-p} 10 MHz sinusoidal input to the 50% point of the output.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the
- For supply voltages less than ±8 V, the absolute maximum input voltage is equal to the supply voltage.


μ A760QB

μΑ760QB Electrical Characteristics ± 4.5 V \leq V_{CC} \leq ± 6.5 V, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IO}	Input Offset Voltage	$R_S = 50 \Omega$		6.0	mV	1	1,2,3
110	Input Offset Current			7.5	μΑ	1	1,2,3
I _{IB}	Input Bias Current			60	μΑ	1	1,2,3
V _{IR}	Input Voltage Range	V _{CC} = ± 6.5 V	± 4.0		٧	1	1,2,3
V _{OH}	Output Voltage HIGH (either output)	$V_{CC} = \pm 5.0 \text{ V},$ 0 mA $\leq I_{OH} \leq 5.0 \text{ mA}$	2.4		٧	1	1,2,3
		$V_{CC} = \pm 4.5 \text{ V}, I_{OH} = 80 \mu A$	2.4		٧	1	1,2,3
V _{OL}	Output Voltage LOW (either output)	I _{OL} = 3.2 mA		0.4	٧	1	1,2,3
1+	Positive Supply Current	V _{CC} = ± 6.5 V		32	mA	1	1,2,3
1–	Negative Supply Current	V _{CC} = ± 6.5 V		16	mA	1	1,2,3
t _{PD}	Response Time ⁷			30	ns	2	9
t _{PD}	Response Time ⁸			25	ns	2	9
	Response Time Difference Between Outputs ⁷						
Δt_{PD}	$(t_{PD} \text{ of } + V_{11}) - (t_{PD} \text{ of } -V_{12})$			5.0	ns	2	9
Δt_{PD}	$(t_{PD} \text{ of } + V_{12}) - (t_{PD} \text{ of } -V_{11})$			5.0	ns	2	9
Δt_{PD}	$(t_{PD} \text{ of } + V_{11}) - (t_{PD} \text{ of } + V_{12})$			7.5	ns	2	9
Δt_{PD}	$(t_{PD} \text{ of } -V_{11}) - (t_{PD} \text{ of } -V_{12})$			7.5	ns	2	9

μ**Α760QB**

Primary Burn-In Circuit



Equivalent Circuit



Thermal Considerations	2
Testing, Quality and Reliability	3
CLASICTM	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19
Sales Offices and Distributors	20

Alpha Numeric Index, Industry Cross Reference, Ordering Information







MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A55107AQB is a high speed, two channel line receiver with common voltage supply and ground terminals. It is designed to detect input signals of 25 mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL compatible output logic levels. It features high input impedance and low input current which induce very little loading on the transmission line systems. The receiver input common mode voltage range is \pm 3 V but can be increased to \pm 15 V by the use of input attenuators. The μ A55107AQB features an active pull-up (totem-pole output). The receiver is designed to be used with the μ A55110AQB line driver. The receiver is useful in high speed balanced, unbalanced and party-line transmission systems and as a data comparator.

- High Speed
- Standard Supply Voltages
- Dual Channels
- High Common Mode Rejection Ratio
- High Input Impedance
- High Input Sensitivity
- Input Common Mode Voltage Range Of ±3 V
- Separate Or Common Strobes
- Wired-OR Output Capability
- High DC Noise Margins
- Strobe Input Clamp Diodes

μA55107AQB Dual Line Receiver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 14-Lead DIP (Top View)



Order Informat	Case/	Bookege Code
Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA55107ADMQB	CA	D-1 14-Lead DIP
JAN Product Ava	ailable	
10401	BAA	D-1 14-Lead DIP
10401	BAB	D-1 14-Lead DIP
10401	BCA	F-1 14-Lead Flatpak
10401	BCB	F-1 14-I ead Flatnak

μA55107**A**Q**B**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation⁷ DIP 400 mW Supply Voltage to GND ±7.0 V Differential Input Voltage⁸ ±6.0 V Input Voltage to GND ±5.0 V Strobe Input Voltage to GND 5.5 V Short Circuit Duration9 Indefinite

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 8. These votage values are at +IN with respect to -IN.
- Short circuit to ground. Rating applies to 125°C case temperature or 75°C ambient temperature. No more than one amplifier should be shorted at the same time as the maximum junction temperature will be exceeded.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125° C
- 11. AC tests at -55°C

μA55107**A**Q**B**


 μ A55107AQB Electrical Characteristics $V_{CC} = \pm 5.5$ V, unless otherwise specified.

Symbol	Characteristic	Condit	ion	Min	Max	Unit	Note	Subgrp
I _{IH1}	Input Current HIGH into 1A or 2A	V _{DIFF} = 0.5 V, V	_{CM} = ± 3.0 V		75	μΑ	1	1,2,3
I _{IL1}	Input Current LOW into 1A or 2A	V _{DIFF} = -2.0 V,	$V_{CM} = \pm 3.0 \text{ V}$	-10		μΑ	1	1,2,3
I _{IH4}	Input Current HIGH into 1G or 2G	V _G = 2.4 V			40	μΑ	1	1,2,3
I _{IH5}		V _G = 5.5 V			1.0	mA	1	1,2,3
I _{IL2}	Input Current LOW into 1G or 2G	V _G = 0.4 V		-1.6		mA	1	1,2,3
I _{IH2}	Input Current HIGH into S	V _{ST} = 2.4 V			80	μΑ	1	1,2,3
I _{IH3}		V _{ST} = 5.5 V			2.0	mA	1	1,2,3
I _{IL3}	Input Current LOW into S	V _{ST} = 0.4 V		-3.2		mA	1	1,2,3
V _{OH}	Output Voltage HIGH	$I_{OH} = -400 \ \mu A$	V+ = 4.5 V	2.4		٧	1	1,2,3
		V _{CM} = ± 3.0 V	V- = -4.5 V	2.4		٧	1	1,2,3
V _{OL}	Output Voltage LOW	I _{OL} = 16 mA	V+ = 4.5 V		0.4	٧	1	1,2,3
		$V_{CM} = \pm 3.0 \text{ V}$	V- = -4.5 V		0.4	٧	1	1,2,3
los	Output Short Circuit Current	V _O = 0 V		-70	-18	mA	1	1,2,3
l+	Positive Supply Current	V _O = V _{OH} , I _{OH} = 0 mA			30	mA	1	1,2,3
I -	Negative Supply Current	V _O = V _{OH} , I _{OH} =	0 mA	-15		mA	1	1,2,3
t _{PLH1}	Propagation Delay to High Level	$V_{CC} = \pm 5.0 \text{ V},$			25	ns	1	9
	(Inputs A&B to Output)	$R_L = 390 \Omega, C_L$	= 50 pF		40	ns	3	10,11
t _{PHL1}	Propagation Delay to Low Level (Inputs A&B to Output)	(See Fig. 1)			25 35	ns	3	9 10,11
	Propagation Delay to High Level				15	ns	1	9
t _{PLH2}	(Strobe Inputs G or S to Output)				30	ns ns	3	10,11
t _{PHL2}	Propagation Delay to Low Level				15	ns	1	9
·	(Strobe Inputs G or S to Output)				25	ns	3	10,11

Primary Burn-In Circuit (38510/10401 may be used by FSC as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986 — Rev 1⁵

μ A55110AQB Dual Line Driver

Aerospace and Defense Data Sheet Linear Products

Description


The μ A55110AQB has improved output current regulation with supply voltage and temperature variations. The higher current outputs allow data to be transmitted over longer lines. It offers optimum performance when used with the μ A55107AQB Line Receiver.

It features independent channels with common voltage supply and ground terminals. The driver features a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by LOW logic levels on the inhibit inputs.

The inhibit feature is provided so the circuit can be used in party-line or data-bus applications. A strobe or inhibitor, common to both drivers, is included for increased driverlogic versatility. The output current in the inhibited mode, $I_O(OFF)$, is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high; the output impedance of output transistor is biased to cutoff. 6

- No Output Transients On Power-Up Or Down
- Improved Stability Over Supply Voltage And Temperature Ranges
- Constant Current, High Impedance Outputs
- High Speed
- Standard Supply Voltages
- Inhibitor Available For Driver Selection
- High Common Mode Output Voltage Range
- TTL Input Compatibility

Connection Diagram 14-Lead DIP (Top View)



Order Information

 Part No.
 Case/ Finish
 Package Code Mil-M-38510, Appendix C

 μA55110ADMQB
 CA
 D-1 14-Lead DIP

μA55110AQB

Absolute Maximum Ratings

Storage Temperature Range Operating Temperature Range Lead Temperature (soldering, 60 s)

-55°C to +125°C 300°C

Internal Power Dissipation⁸ DIP

400 mW ± 7.0 V 5.5 V

Supply Voltage to GND Input Voltage to GND

-5.0 V to +12 V

-65°C to +175°C

Output Voltage

Quality Conformance Inspection: MIL-STD-883,

Processing: MIL-STD-883, Method 5004

Method 5005

Group A Electrical Tests Subgroups:

1. Static tests at 25°C

2. Static tests at 125°C

3. Static tests at -55°C

9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.
- 8. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.


μ **A55110AQB**

μ A55110AQB Electrical Characteristics

Symbol	Characte	eristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IH}	Input Voltage HIGH		± 4.5 V ≤ V _{CC} ≤ ± 5.5 V	2.0		٧	1	1,2,3
V _{IL}	Input Voltage LOW		± 4.5 V ≤ V _{CC} ≤ ± 5.5 V		0.8	٧	1	1,2,3
V _{IC}	Input Clamp Voltage	9	$V_{CC} = \pm 4.5 \text{ V}, I_1 = -12 \text{ mA}$	-1.5		٧	4	1
I _O (ON)	On-State Output Cu	ırrent	$V_{CC} = \pm 5.5 \text{ V}, V_{O} = 10 \text{ V}$		15	mA	1	1,2,3
			$V_{CC} = \pm 4.5 \text{ V}, V_{O} = -3.0 \text{ V}$	6.5		mA	1	1,2,3
I _O (OFF)	Off-State Output Cu	ırrent	$V_{CC} = \pm 4.5 \text{ V}, V_{O} = 10 \text{ V}$		100	μΑ	1	1,2,3
I Max	Input Current at Maximum	A, B, or C Inputs	$V_{CC} = \pm 5.5 \text{ V}, V_I = 5.5 \text{ V}$		1.0	mA	1	1,2,3
	Input Voltage	D Input	$V_{CC} = \pm 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$		2.0	mA	1	1,2,3
l _{IH}	Input Current HIGH	A, B, or C Inputs	$V_{CC} = \pm 5.5 \text{ V}, V_I = 2.4 \text{ V}$		40	μΑ	1	1,2,3
		D Input	$V_{CC} = \pm 5.5 \text{ V}, V_{I} = 2.4 \text{ V}$		80	μΑ	1	1,2,3
I _{IL}	Input Current LOW	A, B, or C Inputs	$V_{CC} = \pm 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-3.0		mA	1	1,2,3
		D Input	$V_{CC} = \pm 5.5 \text{ V}, V_{I} = 0.4 \text{ V}$	-6.0		mA	1	1,2,3
I+(ON)	Positive Supply Curr with driver enabled	rent from V+	V _{CC} = ± 5.5 V, A & B inputs at 0.4 V, C & D inputs at		35	mA	1	1,2,3
I–(ON)	Negative Supply Cu with driver enabled	rrent from V-	2.0 V	-50		mA	1	1,2,3
t _{PLH1}	Propagation Delay to High Level	Inputs A or B to Y or Z	$V_{CC}=\pm 5.0$ V, $R_L=50$ Ω , $C_L=40$ pF (See Fig. 1)		15	ns	1	9
t _{PHL1}	Propagation Delay to Low Level				15	ns	1	9
t _{PLH2}	Propagation Delay to High Level	Inputs C or D to Y or Z			25	ns	1	9
t _{PHL2}	Propagation Delay to Low Level				25	ns	1	9

μ A55110AQB

Primary Burn-In Circuit



Equivalent CircuitRefer to the Fairchild Linear Data Book Commercial Section





MIL-STD-883 July 1986—Rev 1⁵

Description


The $\mu A55452BQB$ is a dual high speed general purpose interface driver that converts TTL and DTL logic levels to high current drive capability. The $\mu A55452BQB$ features two standard series 74 TTL gates in AND configurations driving the base of two high voltage, high current, uncommitted collector output transistors. The $\mu A55452BQB$ can be used in designing high speed logic buffers, power drivers, lamp drivers, line drivers, MOS drivers, clock drivers and memory drivers.

- No Latch-Up Up to 20 V
- High Output Current Capability
- TTL or DTL Input Compatible
- Input Clamp Diodes
- +5 V Supply Voltage

μA55452BQB Dual NAND Peripheral Driver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead DIP (Top View)



Order Information

Case/ Part No. Finish

Case/ Package Code Finish Mil-M-38510, Appendix C

μA55452BRMQB PA D-4 8-Lead DIP

μ**A55452BQB**

Absolute Maximum Ratings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁷	
DIP	400 mW
Supply Voltage Range ⁸	7.0 V
Input Voltage ⁸	5.5 V
Inter-Emitter Voltage ⁹	5.5 V
Output Voltage ^{8,10}	30 V
Continuous Output Current ¹¹	300 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C


Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests. Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 8. Voltage with respect to network ground.
- 9. Voltage between two emitters of a multiple emitter input transistor.
- Voltage which should be applied to any output when it is in the off state.
- 11. Both channels may conduct simultaneously.

Figure 1 Switching Time Test Circuit and Waveforms






μ A55452BQB

μ A55452BQB Electrical Characteristics


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{IH}	Input Voltage HIGH		2.0		٧	1	1,2,3
V _{IL}	Input Voltage LOW			0.8	٧	1	1,2,3
V _{IC}	Input Clamp Diode Voltage	$V_{CC} = 4.5 \text{ V}, I_{I} = -12 \text{ mA}$	-1.5		٧	1	1,2,3
loh	Output Current HIGH	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V},$		100	μΑ	1	1
		V _{OH} = 30 V		300	μΑ	1	2,3
V _{OL}	Output Voltage LOW	V _{CC} = 4.5 V, V _{IH} = 2.0 V,		0.4	٧	1	1
		I _{OL} = 100 mA		0.5	٧	1	2,3
		$V_{CC} = 4.5 \text{ V}, V_{IH} = 2.0 \text{ V},$		0.7	٧	1	1
		I _{OL} = 300 mA		0.8	٧	1	2,3
I _{I Max}	Input Current at Maximum Input Voltage	$V_{CC} = 5.25 \text{ V}, V_I = 5.5 \text{ V}$		1.0	mA	1	1,2,3
I _{IH}	Input Current HIGH	V _{CC} = 5.5 V, V _I = 2.4 V		40	μΑ	1	1,2,3
I _{IL}	Input Current LOW	V _{CC} = 5.5 V, V _I = 0.4 V	-1.6		mA	1	1,2,3
Іссн	Supply Current, Output HIGH	V _{CC} = 5.5 V, V _I = 0 V		14	mA	1	1,2,3
Iccl	Supply Current, Output LOW	$V_{CC} = 5.5 \text{ V}, V_I = 5.0 \text{ V}$		71	mA	1	1,2,3
t _{PLH}	Propagation Delay to High Level	$V_{CC} = 5.0 \text{ V}, I_{O} = 200 \text{ mA},$		35	ns	2	9
t _{PHL}	Propagation Delay to Low Level	$C_L = 15 \text{ pF}, R_L = 50 \Omega$ (See Fig. 1)		35	ns	2	9
t _{TLH}	Transition Time, LOW to HIGH	, (222 / ig. 1/		8.0	ns	2	9
t _{THL}	Transition Time, HIGH to LOW			12	ns	2	9

μ**A55452BQB**

Primary Burn-In Circuit



Equivalent Circuit (1/2 of circuit)



C



A Schlumberger Company


MIL-STD-883 July 1986—Rev 2⁵

Description

The µA9614QB is a TTL compatible dual differential line driver. It is designed to drive transmission lines either differentially or single ended, back matched or terminated. The outputs are similar to TTL, with the active pull-up and the pull-down split and brought out to adjacent leads. This allows multiplex operation (wired-OR) at the driving site in either the single ended mode via the uncommitted collector, or in the differential mode by use of the active pullups on one side and the uncommitted collectors on the other. The active pull-up is short circuit protected and offers a low output impedance to allow back matching. The two pairs of outputs are complementary, providing NAND and AND functions of the inputs and adding greater flexibility. The input and output levels are TTL compatible with clamp diodes provided at both input and output to handle line transients.6

- Single 5 V Supply
- TTL Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Output Clamp Diodes For Termination Of Line Transients
- Complementary Outputs For NAND/AND Operation
- Uncommitted Collector Outputs For Wired-OR Application


Connection Diagram 20-Terminal CCP (Top View)




μA9614QB Dual Differential Line Driver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Connection Diagram 16-Lead Flatpak (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix
μA9614DMQB	EA	D-2 16-Lead DIP
μA9614FMQB	FA	F-5 16-Lead Flatpak
μA9614LMQB	2C	C-2 20-Terminal CCP

JAN Product Available

JAN Product A	vailable	
10403	BEA	D-2 16-Lead DIP
10403	BEB	D-2 16-Lead DIP
10403	BFA	F-5 16-Lead Flatpak
10403	BFB	F-5 16-Lead Flatpak

μ**A9614QB**

Absolute Maximum Ratings

, mee.a.e	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁸	
DIP, Flatpak, and CCP	400 mW
Supply Voltage Range	-0.5 V to +7.0 V
Input Voltage	-0.5 V to +5.5 V
Voltage Supplied to Outputs	
(Open Collector)	-0.5 V to + 12 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition B, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A

Input Pulse

- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. V_{IH} and V_{IL} are guaranteed by the V_{OL} , V_{OH1} , and V_{OH2} tests.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Figure 1 Switching Time Test Circuit and Waveforms

PRR = 500 kHz Amplitude = 3.0 \pm 0.1 V Vcc Vcc Pulse Width = 110 \pm 10 ns $t_r = t_f \le 5.0$ ns




CR05070F

μ A9614QB


 $\mu \rm A9614QB$ Electrical Characteristics 4.5 V \leq V $_{\rm CC}$ \leq 5.5 V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{OL}	Output Voltage LOW	I _{OL} = 40 mA		400	mV	1	1,2,3
V _{OH1}	Output Voltage 1 HIGH	I _{OH} = -10 mA	2.4		٧	1	1,2,3
V _{OH2}	Output Voltage 2 HIGH	I _{OH} = -20 mA	2.0		٧	1	1,2,3
los	Output Short Circuit Current	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$	-120	-40	mA	1	1,2,3
ICEX	Output Leakage Current	V _{CC} = 5.5 V, V _{CEX} = 12 V		100	μΑ	1	1
				200	μΑ	1	2,3
IIL	Low Level Input Current	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V}$	-1.6		mA	1	1,2,3
I _R	Input Reverse Current	$V_{CC} = 5.5 \text{ V}, V_I = 4.5 \text{ V}$		60	μΑ	1	1
				100	μΑ	1	2
V _{IH}	Input Voltage HIGH ⁷		2.0		٧	1	1,2,3
V _{IL}	Input Voltage LOW7			0.8	٧	1	1,2,3
V _{OC}	Clamped Output Voltage LOW	$V_{CC} = 5.5 \text{ V}, I_{OC} = -40 \text{ mA}$	-1.5		٧	1	1
lcc	Supply Current	V _{CC} = 5.5 V, Inputs = 0 V		50	mA	1	1,2,3
I _{Max}	Supply Current Maximum	V _{CC} = 7.0 V, Inputs = 0 V		65	mA	1	1
V _{IC}	Input Clamp Voltage	$V_{CC} = 4.5 \text{ V}, I_{IC} = -12 \text{ mA}$	-1.5		٧	1	1
l _{IH1}	High Level Input Current	V _{CC} = 5.5 V, V _I = 2.4 V		40	μΑ	3	1
	(Inputs 1, 2, & 3)			100	μΑ	4	2,3
I _{IH2}	High Level Input Current (Inputs 1, 2, & 3)	$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$		100	μΑ	4	1,2,3
B _{VI}	High Level Input Breakdown Voltage	V _{CC} = 5.5 V, I _I = 1.0 mA	5.5		٧	1	1
t _{PLH1}	Propagation Delay to High	$V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF},$		20	ns	2	9
	Level (Input to 1Z or 2Z)	VM = 1.5 V (See Fig. 1)		32	ns	3	10, 11
t _{PHL1}	Propagation Delay to Low			20	ns	2	9
	Level (Input to 1Z or 2Z)			30	ns	3	10, 11
t _{PLH2}	Propagation Delay to High Level			20	ns	2	9
	(Input to 1Y or 2Y)			30	ns	3	10, 11
t _{PHL2}	Propagation Delay to Low			20	ns	2	9
	(Input to 1Y or 2Y)			32	ns	3	10, 11

Primary Burn-In Circuit (38510/10403 may be used by FSC as an alternate)



Equivalent Circuit (1/2 of circuit)



Note

All resistor values in ohms.



MIL-STD-883 July 1986—Rev 2⁵


Description

The $\mu A9615QB$ is a dual differential line receiver designed to receive differential digital data from transmission lines and operate using a single 5 V supply. It can receive differential data in the presence of high level (\pm 15 V) common mode voltages and deliver undisturbed TTL logic to the output.

The response time can be controlled by use of an external capacitor. A strobe and a 130 Ω terminating resistor are provided at the inputs. The output has an uncommitted collector with an active pull-up available on an adjacent lead to allow either wired-OR or active pull-up TTL output configuration. 6

- TTL Compatible Output
- High Common Mode Voltage Range
- Choice Of An Uncommitted Collector Or Active
 Pull-Up
- Strobe
- Single 5 V Supply
- Frequency Response Control
- 130 Ω Terminating Resistor


Connection Diagram 20-Terminal CCP (Top View)




μA9615QB Dual Differential Line Receiver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Connection Diagram 16-Lead Flatpak (Top View)



Order Information

Case/	Раскаде Соде
Finish	Mil-M-38510, Appendix C
EA	D-2 16-Lead DIP
FA	F-5 16-Lead Flatpak
2C	C-2 20-Terminal CCP
	Finish EA FA

JAN Product Available

10404	BEA	D-2 16-Lead DIP
10404	BEB	D-2 16-Lead DIP
10404	BFA	F-5 16-Lead Flatpak
10404	BFB	F-5 16-Lead Flatpak

μA9615QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation¹⁰ DIP. Flatpak, and CCP 400 mW -0.5 V to +7.0 V Supply Voltage Range Input Voltage Data Inputs ± 20 V Strobe Inputs -0.5 V to +5.5 V Voltage Applied to Outputs for High output state without Active Pull-up -0.5 V to +13.2 V

Notes 1. 100% Test and Group A

2. Group A

3. Periodic tests, Group C

4. Guaranteed but not tested

- 5. When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Connect Output A to Active Pull-up A and connect Output B to Active Pull-up B.
- 8. V_{DIFF} is a differential input voltage referred from +IN A to -IN A and from +IN B to -IN B.
- 9. VIR is guaranteed by the VOL and VOH tests.
- 10. Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition B, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005


Group A Electrical Tests Subgroups:

1. Static test at 25°C


- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Figure 1 Switching Time Test Circuit and Waveforms



Use V_I or \overline{V}_I , ground other input.




μ A9615QB


 μ A9615QB Electrical Characteristics

Output Voltage LOW ^{7,8}						
	$V_{CC} = 4.5 \text{ V}, I_{OL} = 15 \text{ mA}, $ $V_{DIFF} = 0.5 \text{ V}$		0.40	٧	1	1,2,3
Output Voltage HIGH ^{7,8}	$V_{CC} = 4.5 \text{ V}, I_{OH} = -5.0 \text{ mA},$	2.4		٧	1	1,2
	$V_{DIFF} = -0.5 \text{ V}$	2.2		٧	1	3
Output Leakage Current ⁸	$V_{CC} = 4.5 \text{ V}, V_{CEX} = 12 \text{ V},$		100	μΑ	1	1
	V _{DIFF} = 4.5 V		200	μΑ	1	2,3
Output Short Circuit Current ^{7,8}	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}, V_{DIFF} = -0.5 \text{ V}$	-80	-15	mA	1	1,2,3
Low Level Input Current	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V},$	-0.7		mA	1	1,2
(Data Input)	Other Input = 5.5 V	-0.9		mA	1	3
Low Level Input Current ⁸	$V_{CC} = 5.5 \text{ V}, V_I = 0.4 \text{ V},$	-2.4		mA	1	1
(Strobe)	V _{DIFF} = 0.5 V	-2.4		mΑ	4	2,3
Low Level Input Current ⁸	$V_{CC} = 5.5 \text{ V}, V_{DIFF} = 0.5 \text{ V}$		-1.2	mA	1	1
(Response Control)			-1.2	mA	4	2,3
Input Voltage Range ⁹	$V_{CC} = 5.0 \text{ V}, V_{DIFF} = 1.0 \text{ V}$	-15	15	V	1	1,2,3
	$V_{CC} = 4.5 \text{ V}, V_{DIFF} = -0.5 \text{ V},$		2.0	μΑ	1	1
(Strobe)	V _R = 4.5 V		5.0	μΑ	1	2,3
Input Resistor	$V_{CC} = 5.0 \text{ V}, V_{I}(R) = 1.0 \text{ V},$ + Input = GND	77	167	Ω	1	1
Differential Input Threshold	V _{CC} = 4.5 V, V _{CM} = 0 V	-500	500	mV	1	1,2,3
Voltage	$V_{CC} = 5.0 \text{ V}, V_{CM} = \pm 15 \text{ V}$	-1.0	1.0	٧	1	1,2,3
Supply Current	V _{CC} = 5.5 V, -Inputs = 0 V, +Inputs = 0.5 V		50	mA	1	1,2,3
Input Clamp Voltage (Strobe)	$V_{CC} = 4.5 \text{ V}, I_{IC} = -12 \text{ mA}$	-1.5		٧	3	1
High Level Input Breakdown Voltage (Strobe)	V _{CC} = 5.5 V, I _I = 1.0 mA	5.5		٧	4	1,2,3
Propagation Delay to High Level	$V_{CC} = 5.0 \text{ V}, C_L = 30 \text{ pF},$		50	ns	2	9
(Inputs A and B to Output)			75	ns	3	10, 11
Propagation Delay to Low Level			50	ns	2	9
				ns	+	10, 11
				ns	+	9
					+	10, 11
, , , , ,						10, 11
	Output Leakage Current ⁸ Output Short Circuit Current ^{7,8} Low Level Input Current (Data Input) Low Level Input Current ⁸ (Strobe) Low Level Input Current ⁸ (Response Control) Input Voltage Range ⁹ High Level Input Current ⁸ (Strobe) Input Resistor Differential Input Threshold Voltage Supply Current Input Clamp Voltage (Strobe) High Level Input Breakdown Voltage (Strobe) Propagation Delay to High Level (Inputs A and B to Output)	Output Leakage Current ⁸ Output Short Circuit Current ^{7,8} Low Level Input Current (Data Input) Curvent (Strobe) Low Level Input Current (Response Control) Input Voltage Range ⁹ High Level Input Current (Strobe) V _{CC} = 5.5 V, V _{DIFF} = 0.5 V V _{DIFF} = 0.5 V V _{CC} = 5.5 V, V _I = 0.4 V, V _{DIFF} = 0.5 V V _{CC} = 5.5 V, V _I = 0.4 V, V _{DIFF} = 0.5 V V _{CC} = 5.5 V, V _I = 0.4 V, V _{DIFF} = 0.5 V V _{CC} = 5.5 V, V _I = 0.4 V, V _{DIFF} = 0.5 V V _I = 0.	VDIFF = -0.5 V Z.2	Output Leakage Current ⁸ $V_{CC} = 4.5 \text{ V}, V_{CEX} = 12 \text{ V}, V_{DIFF} = 4.5 \text{ V}$ 2.2 Output Short Circuit Current ^{7,8} $V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}, V_{DIFF} = -0.5 \text{ V}$ -80 -15 Low Level Input Current (Data Input) $V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}, V_{O} = 0 \text{ V}, V_{O} = 0.7 \text{ Cother Input} = 5.5 \text{ V}$ -0.7 -0.9 Low Level Input Current ⁸ (Strobe) $V_{CC} = 5.5 \text{ V}, V_{I} = 0.4 \text{ V}, V_{O} = 0.4 \text{ V}, V_{O} = 0.9 \text{ Cother}$ -1.2 -2.4 Low Level Input Current ⁸ (Response Control) $V_{CC} = 5.5 \text{ V}, V_{DIFF} = 0.5 \text{ V}$ -2.4 -1.2 Input Voltage Range ⁹ $V_{CC} = 5.5 \text{ V}, V_{DIFF} = 0.5 \text{ V}$ -1.5 15 High Level Input Current ⁸ (Strobe) $V_{CC} = 4.5 \text{ V}, V_{DIFF} = -0.5 \text{ V}$ 2.0 5.0 Input Resistor $V_{CC} = 5.0 \text{ V}, V_{I}(R) = 1.0 \text{ V}$ 77 167 Differential Input Threshold Voltage $V_{CC} = 5.5 \text{ V}, V_{I}(R) = 0.0 \text{ V}$ -500 500 Voltage $V_{CC} = 5.5 \text{ V}, V_{I}(R) = 1.0 \text{ V}$ -1.0 1.0 Supply Current $V_{CC} = 5.5 \text{ V}, I_{I} = 1.0 \text{ mA}$ 5.5 Input Clamp Voltage (Strobe) $V_{CC} = 5.5 \text{ V}, I_{I} = 3.0 \text{ pF}$	VDIFF = -0.5 V 2.2 V Output Leakage Current ⁸ $V_{CC} = 4.5 \text{ V}$, $V_{CEX} = 12 \text{ V}$, $V_{DIFF} = 4.5 \text{ V}$ 100 μA Output Short Circuit Current ^{7,8} $V_{CC} = 5.5 \text{ V}$, $V_{O} = 0 \text{ V}$, $V_{DIFF} = -0.5 \text{ V}$ -80 -15 mA Low Level Input Current (Data Input) $V_{CC} = 5.5 \text{ V}$, $V_{I} = 0.4 \text{ V}$, Other Input = 5.5 V -0.7 mA Low Level Input Current ⁸ (Strobe) $V_{CC} = 5.5 \text{ V}$, $V_{I} = 0.4 \text{ V}$, $V_{DIFF} = 0.5 \text{ V}$ -2.4 mA Low Level Input Current ⁸ (Response Control) $V_{CC} = 5.5 \text{ V}$, $V_{DIFF} = 0.5 \text{ V}$ -1.2 mA Input Voltage Range ⁹ $V_{CC} = 5.0 \text{ V}$, $V_{DIFF} = 1.0 \text{ V}$ -15 to $V_{CC} = 0.0 \text{ V}$ High Level Input Current ⁸ (Strobe) $V_{CC} = 4.5 \text{ V}$, $V_{DIFF} = -0.5 \text{ V}$, $V_{CC} = 0.0 \text{ V}$ -15 to $V_{CC} = 0.0 \text{ V}$ Differential Input Threshold Voltage $V_{CC} = 5.0 \text{ V}$, $V_{I}(R) = 1.0 \text{ V}$, $V_{CC} = 5.0 \text{ V}$ -500 to $V_{CC} = 0.0 \text{ V}$ Voltage $V_{CC} = 5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$ -500 to $V_{CC} = 0.0 \text{ V}$ Supply Current $V_{CC} = 5.0 \text{ V}$, $V_{CM} = 1.0 \text{ V}$ -10 to $V_{CC} = 0.0 \text{ V}$ Input Clamp Voltage (Strobe) $V_{CC} = 5.0 \text{ V}$, $V_{CM} = 1.0 \text{ mA}$ -1.5 to $V_{CC} = 0.0 \text{ V}$	Output Leakage Current ⁸

Primary Burn-In Circuit (38510/10404 may be used by FSC as an alternate)



Equivalent Circuit (1/2 of circuit)



EQ00220F



MIL-STD-883 July 1986—Rev 2⁵ Aerospace and Defense Data Sheet Linear Products

Triple Line Driver

Description


The μ A9616HQB is a triple line driver which meets the electrical interface specifications of EIA RS-232-C and CCITT V.24 and/or MIL-STD-188C. Each driver converts TTL/DTL logic levels to EIA/CCITT and/or MIL-STD-188C logic levels for transmission between data terminal equipment and data communications equipment. The output slew rate is internally limited and can be lowered by an external capacitor; all output currents are short circuit limited. The outputs are protected against RS-232-C fault conditions. A logic HIGH on the inhibit terminal interrupts signal transfer and forces the output to a V_{OL} (EIA/CCITT MARK) state.

For the complementary function, see the μ A9627QB Dual EIA RS-232-C and MIL-STD-188C Line Receiver. 6


- Internal Slew Rate Limiting
- Meets EIA RS-232-C And CCITT V.24 And/Or MIL-STD-188C
- Logic True Inhibit Function
- Output Short Circuit Current-Limiting
- Output Voltage Levels Independent Of Supply Voltages

Connection Diagram 14-Lead DIP (Top View)

μA9616**HQB**



Connection Diagram 20-Terminal CCP (Top View)



Order Information

 Part No.
 Case/ Finish
 Package Code Mil-M-38510, Appendix C

 μA9616HDMQB
 CA
 D-1 14-Lead DIP

 μA9616HLMQB
 2C
 C-2 20-Terminal CCP

μ**A**9616HQB

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C
Operating Temperature Range -55°C to +125°C
Lead Temperature (soldering, 60 s)
Internal Power Dissipation¹⁰
DIP and CCP 400 mW
Supply Voltage ±15 V
Input or Inhibit Voltage -1.5 V to +6.0 V

± 15 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 10. AC lesis at 125 C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1


Notes

1. 100% Test and Group A


Output Signal Voltage

- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. V_{IH} and V_{IL} are guaranteed by the V_{OH} and V_{OL} tests.
- 8. All input and supply leads are grounded.
- An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the applicable modulation rate. No external capacitor is needed to meet RS-232-C.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Figure 1 Switching Time Test Circuit and Waveforms



Omit V_{1 2} for channel 'C'. Input: PRR = 50 kHz Pulse Width = 20 μ s $t_r = t_f = 10 \pm 5.0 \text{ ns}$




μA9616HQB

 μ A9616HQB Electrical Characteristics ± 10.8 V \leq V_{CC} \leq ± 13.2 V, R_L = 3.0 kΩ, unless otherwise specified.


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{OH}	Output Voltage HIGH	V _{I1} and/or V _{I2} = V _{INHIBIT} = 0.8 V	5.0	7.0	٧	1	1,2,3
V _{OL}	Output Voltage LOW	V _{I1} = V _{I2} = V _{INHIBIT} = 2.0 V	-7.0	-5.0	٧	1	1,2,3
V _{OH} to V _{OL}	Output Voltage HIGH to Output Voltage LOW Magnitude Matching Error			± 10	%	1	1,2,3
los+	Positive Output Short Circuit Current	$R_L = 0 \Omega$, V_{11} and/or $V_{12} = V_{INHIBIT} = 0.8 V$	-45	-12	mA	1	1,2,3
los-	Negative Output Short Circuit Current	$R_L = 0 \Omega$, $V_{I1} = V_{I2} = V_{INHIBIT} = 2.0 V$	12	60	mA	. 1	1,2,3
V _{IH}	Input Voltage HIGH ⁷		2.0		٧	1	1,2,3
V _{IL}	Input Voltage LOW ⁷			0.8	٧	1	1,2,3
l _{iH}	Input Current HIGH	$V_{11} = V_{12} = 2.4 \text{ V}$		40	μΑ	1	1,2,3
		$V_{11} = V_{12} = 5.5 \text{ V}$		1.0	mA	1	1,2,3
l _{IL}	Input Current LOW	$V_{11} = V_{12} = 0.4 \text{ V}$	-1.6		mA	1	1,2,3
1+	Positive Supply Current	$V_{11} = V_{12} = V_{INHIBIT} = 0.8 \text{ V}$		25	mA	1	1,2,3
		$V_{11} = V_{12} = V_{INHIBIT} = 2.0 \text{ V}$		15	mA	1	1,2,3
I —	Negative Supply Current	$V_{11} = V_{12} = V_{INHIBIT} = 0.8 \text{ V}$	-1.0		mA	1	1,2,3
		$V_{11} = V_{12} = V_{INHIBIT} = 2.0 \text{ V}$	-25		mA	1	1,2,3
R _O	Output Resistance, Power Off ⁸	-2.0 V ≤ V _O ≤ 0.5 V	300		Ω	1	1,2,3
SR+	Positive Slew Rate ⁹	$C_L = 2500 \text{ pF}, R_L = 3.0 \text{ k}\Omega$	4.0	30	V/μs	1	9
		(See Fig. 1)	4.0	30	V/μs	2	10,11
SR-	Negative Slew Rate ⁹	$C_L = 2500 \text{ pF}, R_L = 3.0 \text{ k}\Omega$	-30	-4.0	V/μs	1	9
		(See Fig. 1)	-30	-4.0	V/μs	2	10,11

μ **A9616HQB**

Primary Burn-In Circuit



Equivalent Circuit (1/3 of circuit)





MIL-STD-883 July 1986—Rev 1⁵


Description

The μ A9622QB is a dual line receiver designed to discriminate a worst case logic swing of 2 V from a \pm 10 V common mode noise signal or ground shift. A 1.5 V threshold is built into the differential amplifier to offer a TTL compatible threshold voltage and maximum noise immunity. The offset is obtained by use of current sources and matched resistors.

The $\mu\text{A9622QB}$ allows the choice of output states with the input open, without affecting circuit performance by use of S3. A 130 Ω terminating resistor is provided at the input of each line receiver. An enable is also provided for each line receiver. The output is TTL compatible. The output high level can be increased to 12 V by tying it to a positive supply through a resistor. The output circuits allow wired-OR operation. 6

- TTL Compatible Threshold Voltage
- Input Terminating Resistors
- Choice Of Output State With Inputs Open
- TTL Compatible Output
- High Common Mode
- Wired-OR Capability
- Enable Inputs
- Logic Compatible Supply Voltages


Connection Diagram 20-Terminal CCP (Top View)




μA9622QB Dual Line Receiver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 14-Lead DIP (Top View)



Connection Diagram 14-Lead Flatpak (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA9622DMQB	CA	D-1 14-Lead DIP
μA9622LMQB	2C	C-2 20-Terminal CCP
μA9622FMQB	AA	F-1 14-Lead Flatpak

μ**A9622QB**

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁸	
Flatpak	350 mW
DIP and CCP	400 mW
V+ to GND	-0.5 V to +7.0 V
Input Voltage	± 15 V
Voltage Applied to Outputs	
for Output High State	-0.5 V to +13.2 V
V- to GND	-0.5 V to -12 V
Enable to GND	-0.5 V to +15 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C


Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- When S3 is connected to V-, open inputs cause output to be high.
 When V+ = 5 V, V- = -10 V and S3 is connected to ground, open inputs cause output to be low.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Flatpak and 120°C/W for the DIP and CCP.

Figure 1 Switching Time Test Circuit and Waveforms






μA9622QB


μ A9622QB Electrical Characteristics

Symbol	Characteristic	Conditi	on	Min	Max	Unit	Note	Subgrp
V _{OL}	Output Voltage LOW	V+ = S3 = 4.5 V, V V _{DIFF} = 2.0 V, I _{OL} = EN = open			0.4	٧	1	1,2,3
V _{OH}	Output Voltage HIGH	V+ = 4.5 V, V- = -		3.0		٧	1	1
		$S3 = 0$ V, $V_{DIFF} = 1$ $I_{OH} = -0.2$ mA, EN		2.9		٧	1	2
		10H 0.2 1171, 211	Орон	2.8		٧	1	3
I _{CEX}	Output Leakage Current	V+ = 4.5 V, V- = -			100	μΑ	1	1
		$S3 = 0$ V, $V_{DIFF} = 0$ $V_{O} = 12$ V, $EN = 0$			200	μΑ	1	2
		10 12 1, 211 0			50	μΑ	1	3
los	Output Short Circuit Current	V+ = 5.0 V, V- = -		-3.1	-1.4	mA	1	1
		$V_{DIFF} = 1.0 \text{ V}, V_{O} = 1.0 \text{ EN} = 1.0 \text{ V}$	= S3 = 0 V,	-3.1	-1.3	mA	1	2,3
1 (END	Enable Input Leakage	V+ = S3 = 4.5 V, \	/- = -11 V,		2.0	μΑ	1	1
I _R (EN)	Current	I_N = open, EN = 4.0) V		5.0	μΑ	1	2
I _F (EN)	Enable Input Forward Current	V+ = 5.5 V, V- = -9.0 V, V _I = open, EN = S3 = 0 V		-1.5		mA	1	1,2,3
I _F (+IN)	+Input Forward Current	V+ = 5.0 V, V- = -10 V,		-2.1		mA	1	1
		$V_{l}+=0$ V, $V_{l}-=G$ EN = S3 = open	ND,	-2.0		mA	1	2
		211 00 00011	LIV - 65 - Open			mA	1	3
I _F (-IN)	-Input Forward Current	V+ = S3 = 5.0 V, \		-2.4		mA	1	1
		V_1 + = GND, V_1 - = 0 EN = open) V,	-2.3		mA	1	2
				-2.6		mA	1	3
V _{IL} (EN)	Input Voltage LOW	4.5 V ≤ V+ ≤ 5.5 V	,		1.0	>	1	1
		-11 V ≤ V- ≤-9.0 EN = open	V,		0.7	٧	1	2
		ш. сре			1.3	V	1	3
V _{TH}	Differential Input Threshold Voltage	4.5 V ≤ V+ ≤ 5.5 V -11 V ≤ V- ≤ -9.0 EN = open	•	1.0	2.0	٧	1	1,2,3
V _{CM}	Common Mode Voltage	$V + = 5.0 \text{ V}, V - = -1.0 \text{ V} \leq V_{DIFF} \leq 2.0 \text{ V}$		-10	+10	٧	1	1
R _T	Terminating Resistance			91	215	Ω	1	1
+	Positive Supply Current	$V+ = S3 = V_1 + = 5.5 \text{ V},$ $V- = 11 \text{ V}, V_1 - = 0 \text{ V}$			22.9	mA	1	1
I –	Negative Supply Current			-11.1		mA	1	1
t _{PLH}	Propagation Delay to High Level	V+ = 5.0 V, V- = -10 V,	$R_L = 3.9 \text{ k}\Omega$		50	ns	2	9
t _{PHL}	Propagation Delay to Low Level	$\begin{array}{c c} 0 & V \leq V_1 \leq 3.0 & V, \\ C_L = 30 & pF \\ (See Fig. 1) \end{array}$	$R_L = 390 \Omega$		50	ns	2	9


¢,

Primary Burn-In Circuits





Equivalent Circuit





MIL-STD-883 July 1986—Rev 2⁵

Description

The μ A9624QB is a dual two-input TTL compatible interface gate specifically designed to drive MOS. The output swing is adjustable and will allow it to be used as a data driver, clock driver, or discrete MOS driver. It has an active output for driving medium capacitive loads.


The TTL and MOS devices manufactured by Fairchild Semiconductor are considered as positive TRUE logic (the more positive voltage level is assigned the binary state of "1" or TRUE). Following MIL-STD-806B logic symbol specifications, the μ A9624QB is represented as a NAND gate. This convention (of assuming MOS as a positive TRUE logic) has not been uniformly accepted by the industry; therefore, it is necessary to note that with negative TRUE MOS logic (the more negative voltage level is assigned the binary state of "1" or TRUE) the μ A9624QB acts as an AND gate. 6

- TTL Compatible Inputs/Output
- MOS Compatible Output/Inputs
- Low Power


μA9624QB Dual TTL, MOS Interface Element

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 14-Lead DIP (Top View)



Connection Diagram 14-Lead Flatpak (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA9624FMQB	AA	F-1 14-Lead Flatpak
μA9624DMQB	CA	D-1 14-Lead DIP

μ**A9624QB**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 Flatpak 350 mW DIP 400 mW V- to +10 VV+ to GND Voltage Applied to Outputs for High Output State V- to V+ Input Voltage -0.5 V to +5.5 V V- to GND -30 V to +0.5 VV- to Tap -30 V to +0.5 V V_{T} (V+) + (0.5 V)

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

1. Static tests at 25°C


- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C


Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. V_{IH} is guaranteed by the V_{OL} test.
- 8. V_{IL} is guaranteed by the V_{OH} test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Flatpak and 120°C/W for the DIP.

Figure 1 Switching Time Test Circuit and Waveforms





TESTS	CONDITIONS							
t _{PLH} , t _{PHL}	T _A (°C)	V+ (Volts)	V- (Volts)	Tap Voltage				
	25	5.0	-13	0				


μ A9624QB

μ A9624QB Electrical Characteristics


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V _{OH1}	Output Voltage HIGH	V+ = 4.5 V, V- = -28 V, $V_T = 0 \text{ V}, I_{OH} = -10 \mu\text{A}$		-1.0		٧	1	1,2,3
V _{OH2}	Output Voltage HIGH	$V+ = V_T = 5.5 V,$ $V- = -20 V, I_{OH} = -$	-10 μΑ	3.5		٧	1	1,2,3
V _{OL}	Output Voltage LOW	$V + = V_T = 5.0 V$,	V- = -15 V		-14 V	٧	1	1,2,3
		I _{OL} = 10 mA	V- = -28 V		-27 V	٧	1	1,2,3
V _{IH}	Input Voltage HIGH ⁷			1.9		٧	1	1
			-	1.7		٧	1	2
				2.1		٧	1	3
V _{IL}	Input Voltage LOW ⁸				1.1	٧	1	1
					0.8	٧	1	2
					1.1	٧	1	3
l _F	Input Load Current			-1.25		mA	1	1
		-28 V ≤ V- ≤ -11 V, V _F = 0.4 V	-1.13		mA	1	2	
			-1.4		mA	1	3	
I _R	Input Leakage Current	V+ = 5.5 V,			2.0	μΑ	1	1,3
		-28 V ≤ V- ≤-11 V _R = 4.0 V	V,		5.0	μΑ	1	2
I _{CEX}	Output Leakage Current	V+ = 5.5 V, V- = - V _T = 0 V, V _O = 0 V			50	μΑ	1	1
los	Output Short Circuit Current	V+ = 4.5 V, V- = V	o = -11 V,	-32	-14	mΑ	1	1
		$V_T = V_I = 0 V$		-28	-11	mΑ	1	2
				-31	-12	mA	1	3
1+	Positive Supply Current	V+ = 5.5 V, V- = - $V_T = 0 V, Inputs Op$	•		6.1	mA	1	1
I _{Max}	Current Max	$V+ = 10 \text{ V}, V- = -3 \text{ V}_T = 0 \text{ V}, Inputs Op$	•		10	mA	1	1
t _{PLH}	Propagation Delay to High Level	V+ = 5.0 V, V- = -	13 V,		250	ns	2	9
t _{PHL}	Propagation Delay to Low Level	$V_T = 0 V$ (See Fig. 1)			100	ns	2	9

μA9624**Q**B

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 July 1986—Rev 2⁵

Description

The μ A9625QB is a dual MOS to TTL level converter. It is designed to convert standard negative MOS logic levels to TTL levels. The μ A9625QB features a high input impedance which allows preservation of the driving MOS logic level.


The TTL and MOS devices manufactured by Fairchild Semiconductor are considered as positive TRUE logic (the more positive voltage level is assigned the binary state of "1" or TRUE). Following MIL-STD-806B logic symbol specifications, the μ 49625QB is represented as a non-inverting buffer. This convention (of assuming MOS as a positive TRUE logic) has not been uniformly accepted by the industry; therefore, it is necessary to note that with negative TRUE MOS logic (the more negative voltage level is assigned the binary state of "1" or TRUE), the μ 49625QB acts as an inverter.

- TTL Compatible Inputs/Output
- MOS Compatible Output/Inputs
- Low Power


μA9625QB Dual TTL, MOS Interface Element

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 14-Lead DIP (Top View)



Connection Diagram 14-Lead Flatpak (Top View)



Order Information

Part No.Case/
FinishPackage Code
Mil-M-38510, Appendix CμA9625FMQBAAF-1 14-Lead FlatpakμA9625DMQBCAD-1 14-Lead DIP

μ**A9625QB**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 Flatpak 350 mW DIP 400 mW V+ to GND V- to +10 VVoltage Applied to Outputs for High Output State -0.5 V to V+ Input Voltage V+ to V-V- to GND -30 V to +0.5 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C


Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. VIH is guaranteed by the VOH test.
- 8. V_{IL} is guaranteed by the V_{OL} test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Flatpak and 120°C/W for the DIP.

Figure 1 Switching Time Test Circuit and Waveforms





TESTS	CONDITIONS								
t _{PLH} , t _{PHL}	T _A (°C)	V+ (Volts)	V- (Volts)	R (kΩ)					
	25	5.0	-13	3.75					


μ**A9625QB**

μ A9625QB Electrical Characteristics


Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{OH}	Output Voltage HIGH	V+ = 4.5 V, V- = -11 V, $I_{OH} = -60 \mu \text{A}$	2.6		٧	1	1
			2.5		٧	1	2,3
V _{OL}	Output Voltage LOW	V+ = 5.5 V, V- = -11 V, $I_{OL} = 1.5 \text{ mA}$		0.5	٧	1	1,2,3
		V+ = 4.5 V, V- = -11 V, I _{OL} = 1.2 mA		0.5	٧	1	1,2,3
V _{IH}	Input Voltage HIGH ⁷			-3.0	٧	1	1,2,3
V _{IL}	Input Voltage LOW ⁸		-9.0		٧	1	1,2,3
lF	Input Load Current	V+ = 5.0 V, V- = -13 V, V _F = -3.0 V		210	μΑ	1	1,2,3
I _{CEX}	Output Leakage Current	V+ = V _{CEX} = 4.5 V, V- = -13 V		50	μΑ	1	1
l+L	Positive Supply Current LOW	V+ = 5.5 V, V- = -15 V, V _I = -10 V		4.8	mA	1	1
I+ _H	Positive Supply Current HIGH	V+ = 5.5 V, V- = -15 V, V _i = 0 V		2.1	mA	1	1
I –	Negative Supply Current	V+ = 5.5 V, V- = -15 V, Input Open or Gnd	-9.0		mA	1	1
I- _{Max}	Negative Supply Current Maximum	V+ = 8.0 V, V- = -20 V, V ₁ = 0 V	-25		mA	1	1
t _{PLH}	Propagation Delay to High Level	V+ = 5.0 V, V- = -13 V, (See Fig. 1)		100	ns	2	9
t _{PHL}	Propagation Delay to Low Level			150	ns	2	9

μ **A9625QB**

Primary Burn-In Circuit



Equivalent Circuit







MIL-STD-883 July 1986 - Rev 15

μA9627**QB Dual Line Receiver**

Aerospace and Defense Data Sheet Linear Products


Description

The µA9627QB is a dual line receiver which meets the electrical interface specifications of EIA RS-232C and MIL-STD-188C. The input circuitry accomodates ±25 V input signals and the differential inputs allow user selection of either inverting or non-inverting logic for the receiver operation. The µA9627QB provides both a selectable hysteresis range and selectable receiver input resistance. When lead 1 is tied to V-, the typical switching points are at 2.6 V and -2.6 V, thus meeting RS-232-C requirements. When lead 1 is open, the typical switching points are at 50 μ A and -50 μ A, thus satisfying the requirements of MIL-STD-188C LOW level interface. Connecting the R lead to the (-) input yields an input impedance in the range of 3 k Ω to 7 k Ω and satisfies RS-232-C requirements; leaving R unconnected, the input resistance will be greater than 6 k Ω to satisfy MIL-STD-188C.

The output circuitry is TTL/DTL compatible and will allow "collector-dotting" to generate the wired-OR function. A TTL/DTL strobe is also provided for each receiver.6

- EIA RS-232-C Input Standards
- MIL-STD-188C Input Standards
- Variable Hysteresis Control
- High Common Mode Rejection
- R Control (5 k Ω Or 10 k Ω)
- Wired-OR Capability
- Choice Of Inverting And Non-Inverting Inputs
- Outputs And Strobe TTL Compatible

Connection Diagram 16-Lead DIP (Top View)



Order Information

Case/ Part No. **Finish**

µA9627DMQB EΑ Package Code Mil-M-38510, Appendix C

D-2 16-Lead DIP

μ**A9627QB**

Absolute Maximum Ratings

Aboolate maximum natingo	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁷	
DIP	400 mW
V+ to GND	0 V to +15 V
V- to GND	0 V to -15 V
Input Voltage Referred to GND	± 25 V
Strobe to GND	-0.5 V to +5.5 V
Applied Output Voltage	-0.5 V to +15 V

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 6. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Figure 1 Switching Time Test Circuit and Waveforms



15 pF includes jig capacitance. All diodes are FD777 or equivalent.



μ**A9627QB**

 μ A9627QB Electrical Characteristics Hysteresis, -IN A, -IN B, RA, and RB Open for MIL-STD-188C, unless otherwise specified.

Symbol	Characteristic	Conditi	on	Min	Max	Unit	Note	Subgrp
V _{OL}	Output Voltage LOW	V+ = 10.8 V, V- = V _I + = 0.6 V, I _{OL} =	,		0.4	٧	1	1,2,3
V _{OH}	Output Voltage HIGH	V+ = 10.8 V, V- = -13.2 V, V _I + = 0.6 V, I _{OH} = -0.5 mA		2.4		٧	1	1,2,3
I _{OS}	Output Short Circuit Current	V+ = 13.2 V, V- = -10.8 V, V ₁ + = 0.6 V, Outputs Grounded		-3.0		mA	1	1,2,3
I _{IH} (ST)	Input Current HIGH (Strobe)	V+ = 10.8 V,	V _{ST} = 2.4 V		40	μΑ	1	1,2,3
		$V_{-} = -13.2 \text{ V},$ $V_{1} + = 0.6 \text{ V}$	V _{ST} = 5.5 V		1.0	mA	1	1,2,3
R _I	Input Resistance	$V+ = 13.2 \text{ V}, V- = -13.2 \text{ V}, -3.0 \text{ V} \le V_1 + \le 3.0 \text{ V}$		6.0		kΩ	1	1,2,3
I _{TH+}	Positive Threshold Current	± 10.8 V≤V _{CC} ≤ ± 13.2 V, V _O = 2.4 V			100	μΑ	1	1,2,3
I _{TH} _	Negative Threshold Current	± 10.8 V ≤ V _{CC} ≤ V _O = 0.4 V	± 13.2 V,	-100		μΑ	1	1,2,3
V _{IL} (ST)	Input Voltage LOW (Strobe)	V _i + = -0.6 V			0.8	٧	1	1,2,3
V _{IH} (ST)	Input Voltage HIGH (Strobe)	V+ = 13.2 V, V- = -10.8 V, V ₁ + = -0.6 V		2.0		٧	1	1,2,3
l+	Positive Supply Current	$\pm 10.8 \text{ V} \le \text{V}_{CC} \le \pm 13.2 \text{ V}$ V _I + = -0.6 V			18	mA	1	1,3
					12.4	mA	1	2
l–	Negative Supply Current	± 10.8 V ≤ V _{CC} ≤	± 13.2 V	-16		mA	1	1,3
		$V_1 + = 0.6 \text{ V}$		-11.4		mA	1	2


Electrical Characteristics +IN A and -IN B connected to ground, RA and RB connected to -IN A and -IN B, and Hysteresis connected to V- for RS-232C, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
R _I	Input Resistance	3.0 V ≤ V _I ≤ 25 V	3.0	7.0	kΩ	1	1,2,3
		-3.0 V ≤ V _I ≤ -25 V	3.0	7.0	kΩ	1	1,2,3
VI	Input Voltage		-2.0	2.0	٧	1	1,2,3
V _{TH+}	Positive Threshold Voltage			3.0	٧	1	1,2,3
V _{TH} _	Negative Threshold Voltage		-3.0		٧	1	1,2,3


Electrical Characteristics V_{CC} = \pm 12 V for MIL-STD-188C and RS-232C

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
t _{PLH}	Propagation Delay to High Level	(See Fig. 1)		250	ns	2	9
t _{PHL}	Propagation Delay to Low Level	(See Fig. 1)		250	ns	2	9

Primary Burn-In Circuit



Equivalent Circuit (1/2 of circuit)





MIL-STD-883 July 1986—Rev 1⁵

Description

The μ A9636AQB is a TTL/CMOS compatible, dual, single ended, line driver which has been specifically designed to satisfy the requirements of EIA Standard RS-423.

The μ A9636AQB is suitable for use in digital data transmission systems where signal wave shaping is desired. The output slew rates are jointly controlled by a single external resistor connected between the wave shaping control lead (WS) and ground. This eliminates any need for external filtering of the output signals. Output voltage levels and slew rates are independent of power supply variations. Current limiting is provided in both output states. The μ A9636AQB is designed for nominal power supplies of \pm 12 V.


Inputs are TTL compatible with input current loading low enough (1/10 UL) to be compatible with CMOS logic also. Clamp diodes are provided on the inputs to limit transients below ground.⁶

- Programmable Slew Rate Limiting
- Meets EIA RS-423 Requirements
- Output Short Circuit Protection
- TTL And CMOS Compatible Inputs

μA9636AQB Dual Programmable Slew Rate Line Driver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead DIP (Top View)



Order Information

Part No. Case/Finish μ A9636ARMQB PA

Package Code Mil-M-38510, Appendix C D-4 8-Lead DIP

μA9636AQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹⁰	
DIP	400 mW
V+ to GND	V- to +15 V
V- to GND	0.5 V to -15 V
V+ to V-	0 to +30 V
Output to GND	± 15 V
Output Source Current	-150 mA
Output Sink Current	150 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Only one output shorted at a time.
- 8. $V_{\mbox{\scriptsize IH}}$ is guaranteed by the $V_{\mbox{\scriptsize OH}}$ test.
- 9. VIL is guaranteed by the VOL test.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Figure 1 Switching Time Test Circuit and Waveforms



 C_{L} includes jig and probe capacitance




 V_{\parallel} Amplitude = 3.0 V Offset = 0 V Pulse Width = 500 μ s PRR = 1 kHz $t_r = t_f = 10$ ns

μ A9636AQB


 $\mu \text{A9636AQB}$ Electrical Characteristics 10.8 V \leq V+ \leq 13.2 V, -13.2 V \leq V- \leq -10.8 V, and 10 k Ω \leq RWS \leq 500 k Ω , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
V _{OH1}	Output Voltage HIGH	R_L to GND $(R_L = \infty)$	5.0	6.0	٧	1	1,2,3
V _{OH2}	Output Voltage HIGH	R_L to GND ($R_L = 3.0 \text{ k}\Omega$)	5.0	6.0	٧	1	1,2,3
V _{OH3}	Output Voltage HIGH	R_L to GND ($R_L = 450 \Omega$)	4.0	6.0	٧	1	1,2,3
V _{OL1}	Output Voltage LOW	R_L to GND $(R_L = \infty)$	-6.0	-5.0	٧	1	1,2,3
V _{OL2}	Output Voltage LOW	R_L to GND ($R_L = 3.0 \text{ k}\Omega$)	-6.0	-5.0	٧	1	1,2,3
V _{OL3}	Output Voltage LOW	R_L to GND ($R_L = 450 \Omega$)	-6.0	-4.0	٧	1	1,2,3
Ro	Output Resistance	$R_L = 450 \Omega$		50	Ω	1	1,2,3
l _{OS+}	Positive Output Short Circuit Current ⁷	$V_O = 0$ V, $V_I = 0$ V, $R_{ws} = 10$ k Ω	-150	-15	mA	1	1,2,3
los-	Negative Output Short Circuit Current ⁷	$V_O = 0 \text{ V}, V_I = 2.0 \text{ V}, R_{ws} = 10 \text{ k}\Omega$	15	150	mA	1	1,2,3
ICEX	Output Leakage Current	$V_{CC} = 0 \text{ V}, V_{O} = \pm 6.0 \text{ V},$ $R_{ws} = 10 \text{ k}\Omega$	-100	100	μΑ	1	1,2,3
V _{IH}	Input Voltage HIGH ⁸		2.0		٧	1	1,2,3
V _{IL}	Input Voltage LOW ⁹			0.8	٧	1	1,2,3
V _{IC}	Input Clamp Diode Voltage	I _I = 15 mA	-1.5		٧	1	1,2,3
I _{IL}	Input Current LOW	V _I = 0.4 V	-80		μΑ	1	1,2,3
I _{IH}	Input Current HIGH	V _I = 2.4 V		10	μΑ	1	1,2,3
		V _I = 5.5 V		100	μΑ	1	1,2,3
l+	Positive Supply Current	V+ = 12 V, V- = -12 V, $R_L = \infty, R_{ws} = 100 \text{ k}\Omega,$ $V_I = 0 \text{ V}$		18	mA	1	1,2,3
I	Negative Supply Current	V + = 12 V, V - = -12 V, $R_L = \infty, R_{WS} = 100 \text{ k}\Omega,$ $V_I = 0 \text{ V}$	-18		mA	1	1,2,3
t _r	Rise Time	$R_{ws} = 10 \text{ k}\Omega$	0.8	1.4	μs	1	9
	(See Fig. 1)	$R_{ws} = 100 \text{ k}\Omega$	8.0	14	μs	1	9
		$R_{ws} = 500 \text{ k}\Omega$	40	70	μs	1	9
		R_{ws} = 1000 k Ω	80	140	μs	1	9
t _f	Fall Time	$R_{ws} = 10 \text{ k}\Omega$	0.8	1.4	μs	1	9
	(See Fig. 1)	R_{ws} = 100 k Ω	8.0	14	μs	1	9
İ		$R_{ws} = 500 \text{ k}\Omega$	40	70	μs	1	9
		$R_{ws} = 1 M\Omega$	80	140	μs	1	9

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

Description


The μ A9637AQB is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422 and RS-423. In addition, the μ A9637AQB satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The μ A9637AQB is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5 V power supply and has Schottky TTL compatible outputs. The μ A9637AQB has an operational input common mode range \pm 7 V either differentially or to ground. 6

- Dual Channels
- Single 5 V Supply
- Satisfies EIA Standards RS-422 and RS-423
- Built In ±35 mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible OutputSchottky Technology

μA9637AQB Dual Differential Line Receiver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead DIP (Top View)



Order Information

 Part No.
 Case/Finish
 Package Code Mil-M-38510, Appendix C

 μΑ9637ARMQB
 PA
 D-4 8-Lead DIP

μ**A9637AQB**

Absolute Maximum Ratings

Storage Temperature Range -65°C to +175°C Operating Temperature Range -55°C to +125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation⁸ DIP 400 mW Supply Voltage -0.5 V to +7.0 VInput Voltage ± 15 V Differential Input Voltage ± 15 V Output Voltage -0.5 V to +5.5 VOutput Sink Current 50 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005. Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Only one output should be shorted at a time.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Figure 1 Switching Time Test Circuit and Waveforms



 C_L includes jig and probe capacitance. All diodes are FD700 or equivalent



 V_I Amplitude = 1.0 V Offset = 0.5 V Pulse Width = 100 ns PRR = 5.0 MHz $t_r = t_f = 5.0$ ns


μ A9637AQB

 $\mu \text{A9637AQB}$ Electrical Characteristics 4.5 V \leq V $_{\text{CC}} \leq$ 5.5 V, unless otherwise specified.


Symbol	Characteristic	Condition	on	Min	Max	Unit	Note	Subgrp
V _{TH}	Differential Input Threshold Voltage	$V_{CM} = \pm 7.0 \text{ V}$		-0.2	0.2	٧	1	1,2,3
V _{TH(R)}	Differential Input Threshold Voltage Resistor	V _{CM} = ± 7.0 V		-0.4	0.4	٧	1	1,2,3
l _l	Input Current	0 V ≤ V _{CC} ≤ 5.5 V	V _I + = 10 V		3.25	mA	1	1,2,3
			V _I + = -10 V	-3.25		mA	1	1,2,3
V _{OL}	Output Voltage LOW	$V_{CC} = 4.5 \text{ V}, I_{OL} = 2$	20 mA		0.5	٧	1	1,2,3
V _{OH}	Output Voltage HIGH	V _{CC} = 4.5 V, I _{OH} = -	-1.0 mA	2.5		٧	1	1,2,3
los	Output Short Circuit Current ⁷	$V_{CC} = 5.5 \text{ V}, V_{O} = 0$	V	-100	-40	mA	1	1,2,3
Icc	Supply Current	$V_{CC} = 5.5 \text{ V}, V_{I} + = 0.5 \text{ V}, V_{I} - = \text{GND}$			50	mA	1	1,2,3
t _{PLH}	Propagation Delay to High Level	V _{CC} = 5.0 V (See Fig. 1)			25	ns	2	9
t _{PHL}	Propagation Delay to Low Level]			25	ns	2	9

μ A9637AQB

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

Description


The $\mu\text{A}9638\text{QB}$ is a Schottky, TTL compatible dual differential line driver. It is designed to provide unipolar differential drive to twisted pair or parallel wire transmission lines. The inputs are TTL compatible. The outputs are similar to totem-pole TTL outputs, with active pull-up and pull-down. The device features a short circuit protected active pull-up with low output impedance and is specified to drive 50 Ω transmission lines at high speed. The 8-Lead DIP provides high package density. §

- Single 5 V Supply
- Schottky Technology
- TTL And CMOS Compatible Inputs
- Output Short Circuit Protection
- Input Clamp Diodes
- Complementary Outputs
- Fast Propagation Delay
- "Glitchless" Differential Output
- Delay Time Stable With V_{CC} And Temperature Variations

μA9638QB Dual High Speed Differential Line Driver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead DIP (Top View)



Order Information

 $\begin{array}{ccc} & & \text{Case/} \\ \textbf{Part No.} & & \textbf{Finish} \\ \mu \textbf{A9638RMQB} & \textbf{PA} \end{array}$

Package Code Mil-M-38510, Appendix C D-4 8-Lead DIP

μ**A9638QB**

Absolute Maximum Ratings

Storage Temperature Range
Operating Temperature Range
Lead Temperature (soldering, 60 s)
Internal Power Dissipation⁷
DIP
Supply Voltage
Input Voltage
Operating Temperature (soldering, 60 s)
Internal Power Dissipation⁷
A00 mW
Supply Voltage
Operating Temperature (soldering, 60 s)
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature (soldering, 60 s)
Operating Temperature (soldering, 60 s)
Operating Temperature (soldering, 60 s)
Operating Temperature (soldering, 60 s)
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operating Temperature Range
Operat

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005. Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- 8. Guaranteed by V_{OL} and V_{OH} tests.
- 9. Guaranteed by maximum V_{CC}.
- 10. Guaranteed by $V_T \overline{V}_T$ output balance.

Figure 1 Terminated Output Voltage and Output Balance






Figure 2 Switching Time Test Circuit and Waveforms





The pulse generator has the following characteristics: $Z_{\Omega} = 50 \ \Omega$, PRR = 500 kHz

 $t_W = 100 \text{ ns}, t_r \le 5.0 \text{ ns}$

C_L includes probe and jig capacitance.


μ A9638QB

 $\mu \text{A9638QB}$ Electrical Characteristics 4.5 V \leq V $_{\text{CC}}$ \leq 5.5 V, unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V _{IH}	Input Voltage HIGH ⁸			2.0		٧	1	1,2,3
V _{IL}	Input Voltage LOW ⁸				0.5	٧	1	1,2,3
V _{IC}	Clamped Input Voltage	I _I = -18 mA		-1.2		٧	1	1,2,3
V _{OH}	Output Voltage HIGH	$V_{IH} = 2.0 \text{ V},$	I _{OH} = -10 mA	2.5		V	1	1,2,3
		V _{IL} = 0.5 V	I _{OH} = -40 mA	2.0		V	1	1,2,3
V_{OL}	Output Voltage LOW	$V_{IH} = 2.0 \text{ V, } V_{I}$ $I_{OL} = 30 \text{ mA}$	L = 0.5 V,		0.5	V	1	1,2,3
I _{I Max}	Input Current at Maximum Input Voltage	V _{CC} = 5.5 V, V	$V_{CC} = 5.5 \text{ V}, V_{I} = 5.5 \text{ V}$		50	μΑ	1	1,2,3
I _{IH}	Input Current HIGH	V _{CC} = 5.5 V, V	V _{CC} = 5.5 V, V _{IH} = 2.7 V		25	μΑ	1	1,2,3
I _{IL}	Input Current LOW	V _{CC} = 5.5 V, V _{IL} = 0.5 V		-200		μΑ	1	1,2,3
los	Short Circuit Output Current	V _{CC} = 5.5 V, V	V _{CC} = 5.5 V, V _O = 0 V		-50	mA	1	1,2,3
V_T , \overline{V}_T	Terminated Output Voltage	(See Fig. 1)		2.0		V	1	1,2,3
$V_T - \overline{V}_T$	Output Balance	7			0.4	٧	1	1,2,3
Vos, Vos	Output Offset Voltage ⁹				3.0	٧	1	1,2,3
$V_{OS} - \overline{V}_{OS}$	Output Offset Balance ¹⁰				0.4	V	1	1
I _{CEX}	Output Leakage Current	V _{CC} = 0 V, -0.25 V ≤ V _{CE}	x ≤ 5.5 V	-150	150	μΑ	1	1,2,3
Icc	Supply Current (Total)	V _{CC} = 5.5 V, n All inputs at 0	•		75	mA	1	1,2,3
t _{PLH}	Propagation Delay to High Level	$C_L = 15 \text{ pF}, R_L = 100 \Omega,$ $V_{CC} = 5.0 \text{ V}$			20	ns	1	9
t _{PHL}	Propagation Delay to Low Level	(See Fig. 2)			20	ns	1	9
t _f	Fall Time, 90% - 10%				20	ns	1	9
t _r	Rise Time, 10% - 90%				20	ns	1	9

μ A9638QB

Primary Burn-In Circuit



Equivalent Circuit (1/2 of circuit)



EQ00190F



MIL-STD-883 July 1986 — Rev 1⁵

Description


The μ A9639AQB is a Schottky dual differential line receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422, RS-423, and RS-232C. In addition, the μ A9639AQB satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The μ A9639AQB is suitable for use as a line receiver in digital data systems, using either single ended or differential, unipolar or bipolar transmission. It requires a single 5 V power supply and has Schottky TTL compatible outputs. The μ A9639AQB has an operational input common mode range of \pm 7 V either differentially or to ground.

- Dual Channels
- Single 5 V Supply
- Satisfies EIA Standards RS-422, RS-423, and RS-232C
- Built-In ± 35 mV Hysteresis
- High Common Mode Range
- High Input Impedance
- TTL Compatible Output
- Schottky Technology

μA9639AQB Dual Differential Line Receiver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 8-Lead DIP (Top View)



Order Information

Case/ Part No. Finish

μΑ9639ARMQB PA

Package Code Mil-M-38510, Appendix C

PA D-4 8-Lead DIP

μ**A9639AQB**

Absolute Maximum Ratings

Absolute maximum natings	
Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁸	
DIP	400 mW
Supply Voltage	-0.5 V to +7.0 V
Input Voltage	± 15 V
Differential Input Voltage	± 15 V
Output Voltage	-0.5 V to +5.5 V
Output Sink Current	50 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:


- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1


Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Only one output should be shorted at a time.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Figure 1 Switching Time Test Circuit and Waveforms



 $\ensuremath{\text{C}_{\text{L}}}$ includes jig and probe capacitance. All diodes are FD700 or equivalent.



 V_{l} Amplitude = 1.0 V Offset = 0.5 V Pulse Width = 100 ns PRR = 5.0 MHz $t_{r} = t_{f} = \leqslant 5.0$ ns


μ A9639AQB

μA9639AQB Electrical Characteristics 4.5 V \le V_{CC} \le 5.5 V, unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
V_{TH}	Differential Input Threshold Voltage	V _{CM} = 7.0 V		-0.2	0.2	٧	1	1,2,3
V _{TH} (R)	Differential Input Threshold Voltage Resistor	V _{CM} = 7.0 V		-0.4	0.4	٧	1	1,2,3
l ₁	Input Current	0 V ≤ V _{CC} ≤ 5.5 V	V _I + = 10 V		3.25	mA	1	1,2,3
			V _I + = -10 V	-3.25		mA	1	1,2,3
V _{OL}	Output Voltage LOW	V _{CC} = 4.5 V, I _{OL} = 2	20 mA		0.5	٧	1	1,2,3
V _{OH}	Output Voltage HIGH	V _{CC} = 4.5 V, I _{OH} =	-1.0 mA	2.5		٧	1	1,2,3
los	Output Short Circuit Current ⁷	$V_{CC} = 5.5 \text{ V}, V_{O} = 0$) V	-100	-40	mA	1	1,2,3
Icc	Supply Current	$V_{CC} = 5.5 \text{ V}, V_{l} + = 0.5 \text{ V}, V_{l} - = \text{GND}$			50	mA	1	1,2,3
t _{PLH}	Propagation Delay to High Level	V _{CC} = 5.0 V (See Fig. 1)			85	ns	2	9
t _{PHL}	Propagation Delay to Low Level				85	ns	2	9

μ A9639AQB

Primary Burn-In Circuit



Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

Description

The μ A9667QB is comprised of seven high voltage, high current NPN Darlington transistor pairs. It features common emitter, open collector outputs. To maximize its effectiveness, this unit contains suppression diodes for inductive loads and an appropriate emitter base resistor for leakage.

The μ A9667QB offers solutions to a great many interface needs including solenoids, relays, lamps, small motors and LEDs.


Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.⁶

- Seven High Gain Darlington Pairs
- High Output Voltage
- High Output Current
- DTL, TTL, PMOS, CMOS Compatible
- Suppression Diodes For Inductive Loads

μA9667QB High Current/Voltage Darlington Driver

Aerospace and Defense Data Sheet Linear Products

Connection Diagram 16-Lead DIP (Top View)



Order Information

Part No. Case/

Package Code Mil-M-38510, Appendix C

μA9667DMQB EA D-2 16-Lead DIP

μ**A9667QB**

Absolute Maximum Ratings

-65°C to +175°C
-55°C to +125°C
300°C
400 mW
55 V
30 V
6.0 V
500 mA
25 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. $I_{I(OFF)}$ current limit is guaranteed against partial turn-on of the output.
- V_{I(ON)} voltage limit guarantees a minimum output sink current per the specified test conditions.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.


μ A9667QB

 μ A9667QB
Electrical Characteristics ± 10.8 V \leq V_{CC} \leq ± 13.2 V, R_L = 3.0 kΩ, unless otherwise specified.


Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
I _{CEX}	Output Leakage Current	V _{CE} = 50 V			100	μΑ	1	1,2,3
V _{CE} (SAT)	Collector-Emitter Saturation Voltage	I _C = 350 mA	I _B = 500 μA		1.6	٧	1	1,2
			I _B = 600 μA		1.6	٧		3
		I _C = 200 mA	I _B = 350 μA		1.3	٧	1	1,2
			I _B = 400 μA		1.3	٧		3
		I _C = 100 mA	l _B = 250 μA		1.1	٧	1	1,2
			I _B = 300 μA		1.1	٧		3
I _I (ON)	Input Current	V _I = 3.85 V			1.35	mA	1	1,2,3
I _I (OFF)	Input Current ⁷	I _C = 500 μA		50		μΑ	1	1,3
				35		μΑ	1	2
V _I (ON)	Input Voltage ⁸	V _{CE} = 2.0 V, I _C	= 200 mA		2.4	٧	1	1,2
					2.6	٧	1	3
		$V_{CE} = 2.0 \text{ V, } I_{C}$	c = 250 mA		2.7	٧	1	1,2
					2.9	٧	1	3
		V _{CE} = 2.0 V, I _C	= 300 mA		3.0	٧	1	1,2
					3.2	٧	1	3
IR	Clamp Diode Leakage Current	V _R = 50 V			50	μΑ	1	1,2,3
V _F	Clamp Diode Forward Voltage	I _F = 350 mA			2.0	٧	1	1,2,3
h _{FE}	DC Forward Current Transfer Ratio	$V_{CE} = 2.0 \text{ V}, I_{C} = 350 \text{ mA}$		1000			1	1,2,3
t _{PLH}	Propagation Delay to High Level	0.5 V _I to 0.5 \	/ ₀		5.0	μs	4	9
t _{PHL}	Propagation Delay to Low Level				5.0	μs	4	9

μ**Α9667QB**

Primary Burn-In Circuit



Equivalent Circuit



FAIRCHILD

A Schlumberger Company

MIL-STD-883 July 1986 — Rev 0¹

Advance Information

μA26LS31QB Quad High Speed Differential Line Driver

Aerospace and Defense Data Sheet Linear Products

Description


The μ A26LS31QB is a quad differential line driver designed for digital data transmission over balanced lines. The μ A26LS31QB meets all the requirements of EIA Standard RS-422 and Federal Standard 1020. It is designed to provide unipolar differential drive to twisted-pair or paralledwire transmission lines. The circuit provides an enable and disable function common to all four drivers. The μ A26LS31QB features three-state outputs and logical OR-ed complementary enable inputs. The inputs are all LS compatible and are all one unit load. The μ A26LS31QB offers optimum performance when used with the μ A26LS32QB Quad Differential Line Receiver.²

- Low Output Skew
- Low Input To Output Delay
- Operation From Single 5.0 V Supply
- Output Will Not Load Line When V_{CC} = 0
- Four Line Drivers In One Package For Maximum Package Density
- Output Short Circuit Protection
- Complementary Outputs
- Meets The Requirements Of EIA Standard RS-422
- \bullet High Output Drive Capability For 100 Ω Terminated Transmission Lines

Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

Connection Diagram 16-Lead DIP (Top View)



Order Information

μA26LS31DMQB


Case/ Part No. Finish

FΑ

Package Code Mil-M-38510, Appendix C

D-2 16-Lead DIP

Connection Diagram 20 Terminal CCP (Top View)



Order Information

 Case/

 Part No.
 Finish

 μA26LS31LMQB
 2C

Package Code
Mil-M-38510, Appendix C
C-2 20-Terminal CCP



MIL-STD-883 July 1986 — Rev 0¹

Advance Information

μA26LS32QB Quad Differential Line Receiver

Aerospace and Defense Data Sheet Linear Products

Description


The μ A26LS32QB is a quad line receiver designed to meet the requirements of EIA Standards RS-422 and RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission. The device features an input sensitivity of 200 mV over the input range of \pm 7.0 V. The μ A26LS32QB provides an enable and disable function common to all four receivers and three-state outputs with 8.0 mA sink capability and incorporates a fail safe input/output relationship which keeps the outputs high when the inputs are open. The μ A26LS32QB offers optimum performance when used with the μ A26LS31QB Quad Differential Line Driver.²

- Input Voltage Range Of ± 7.0 V (Differential Or Common Mode) ± 0.2 V Sensitivity Over The Input Voltage Range
- Meets All The Requirements Of EIA Standards RS-422 And RS-423
- High Input Impedance
- 30 mV Input Hysteresis
- Operation From Single 5.0 V Supply
- Fail Safe Input/Output Relationship With Output Always High When Inputs Are Open.
- Three-State Drive, With Choice Of Complementary Output Enables, For Receiving Directly Onto A Data Bus.
- Low Propagation Delay
- Advanced Low Power Schottky Processing

Notes

- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- 2. For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.

Connection Diagram 16-Lead DIP (Top View)




Order Information

 Part No.
 Case/ Finish
 Package Code Mil-M-38510, Appendix C

 μΑ26LS32DMQB
 EA
 D-2 16-Lead DIP

Connection Diagram 20-Terminal CCP (Top View)



Order Information

 Part No.
 Case/ Finish
 Package Code Mil-M-38510, Appendix C

 μA26LS32LMQB
 2C
 C-2 20-Terminal CCP

	Reference, Ordering Information	
	Thermal Considerations	2
	Testing, Quality and Reliability	3
	CLASICTM	4
	Disk Drives	5
	Voltage Regulators	6
	Operational Amplifiers	7
	Comparators	8
	Interface	9
	Data Acquisition	10
	Special Functions	11
	Aerospace and Defense	12
	Hi-Rel Voltage Regulators	13
	Hi-Rel Operational Amplifiers	14
	Hi-Rel Comparators	15
^	Hi-Rel Interface	16
	Hi-Rel Data Acquisition	17
	Hi-Rel Special Functions	18
	Package Outlines	19
	Sales Offices and Distributors	20

Alpha Numeric Index, Industry Cross



FAIRCHILE

A Schlumberger Company

MIL-STD-883 July 1986 - Rev 15

μA571SQB Analog to Digital Converter

Aerospace and Defense Data Sheet Linear Products

Description


The µA571SQB is a 10-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers - all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in 25 us.

The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.

Operating on supplies of 5 V to \pm 15 V, the μ A571SQB will accept analog inputs of 0 V to 10 V unipolar, or ±5 V bipolar, externally selectable. The device will also operate with a -12 V supply. As the BLANK and CONVERT input is driven LOW, the 3-state outputs will be open and a conversion starts. Upon completion of the conversion, the DATA READY line will go LOW and the data will appear at the output. Pulling the BLANK and CONVERT input HIGH blanks the outputs and readies the device for the next conversion. The µA571SQB executes a true 10-bit conversion with no missing codes in approximately 25 μ s.

- Complete A/D Converter With Reference And Clock
- Fast Successive Approximation Conversion
- No Missing Codes Over Full Temperature Range
- Digital Multiplexing 3-State Outputs
- Low Cost Monolithic Construction

Connection Diagram 18-Lead DIP (Top View)



Order Information

Case/ Part No. **Finish** VC μA571SDMQB

Package Code Mil-M-38510, Appendix C D-6 (18-Lead DIP)

μA571SQB

Absolute Maximum Ratings

Storage Temperature Range	-65°C to +175°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ¹²	
DIP	400 mW
Supply Voltage Range	V+ = 4.5 V
	to 5.5 V
	V = -12 V
	to -16.5 V
V+ to Digital Common	0 V to 7 V
V- to Digital Common	0 V to -16.5 V
Analog Common to Digital Common	±1 V
Analog Input to Analog Common	± 15 V
Contol Inputs	0 V to V+
Digital Outputs (Blank Mode)	0 V to V+

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear
 Data Book Commercial Section
- 7. EA is defined as the deviation of the code transition points from the ideal transfer point on a straight line from zero to the full scale of the device.
- 8. VFS is guaranteed trimmable to zero with an external 50 Ω potentiometer in place of the 15 Ω fixed resistor. Full scale is defined as 10 V minus 1 LSB, or 9.990 V.
- 9. TC_{VZSU} is guaranteed by the V_{ZSU} tests.
- 10. TC_{VZSB} is guaranteed by the V_{ZSB} tests.
- 11. The data output lines have active pull-ups to source 0.5 mA. The $\overline{\text{DATA}}$ $\overline{\text{READY}}$ line is open collector with a nominal 6.0 k Ω internal pull-up resistor.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

μ A571SQB

 μ A571SQB Electrical Characteristics V+ = 5.0 V, V- = -15 V, all voltages measured with respect to digital common, unless otherwise specified.


Symbol	Characte	ristic	Condition	Min	Max	Unit	Note	Subgrp
RESO	Resolution				. 10	Bits	4	1
E _A	Relative Accuracy ⁷				± 1.0	LSB	1	1,2,3
V _{FS}	Full Scale Calibrat	ion ⁸	With 15 Ω Resistor in Series with Analog Input		± 3.0	LSB	1	1
V _{ZS}	Unipolar Offset				± 1.0	LSB	1	1,2,3
	Bipolar Offset				± 1.0	LSB	1	1,2,3
DNL	Differential Nonline	arity			10	Bits	4	1
TC _{VZS}	Temperature Coeff	icient of	25°C ≤ T _A ≤ 125°C		± 2.0	LSB	1 .	2
	Unipolar Offset ⁹				20	ppm/°C	1	2
			-55°C ≤ T _A ≤ 25°C		± 2.0	LSB	1	3
					20	ppm/°C	1	3
	Temperature Coeff	icient of	25°C ≤ T _A ≤ 125°C		± 2.0	LSB	1	2
	Bipolar Offset ¹⁰				20	ppm/°C	1	2
			-55°C ≤ T _A ≤ 25°C		± 2.0	LSB	1	3
					20	ppm/°C	1	3
TC _{VFS}	,	Temperature Coefficient of Full Scale Calibration	$R = 15. \Omega$,		± 5.0	LSB	1	2
	Scale Calibration		25°C ≤ T _A ≤ 125°C		50	ppm/°C	1	2
	·		$R = 15 \Omega$,		± 5.0	LSB	1	3
			-55°C ≤ T _A ≤ 25°C		50	ppm/°C	1	3
PSRR	Power Supply Reje	ection Ratio	4.5 V ≤ V+ ≤ 5.5 V		± 2.0	LSB	1	1
			-16.5 V ≤ V- ≤-13.5 V		± 2.0	LSB	1	1
Z _I	Analog Input Resis	stance		3.0	7.0	kΩ	1	1
V _{IR}	Analog Input	Unipolar		0	10	V	1	1
	Ranges	Bipolar			± 5.0	V	1	1
ОС	Output Coding	Unipolar		Positive	True B	inary	1	1
		Bipolar		Positive Binary	True Offset		1	1
loL	Output Sink Currer	nt	V _O = 0.4 V	3.2		mA	1	2,3
I _{OH}	Output Source Current (Bit Outputs) ¹¹		V _O = 2.4 V		-0.5	mA	1	2,3
BC IIH	Output Leakage W	hen Blanked			± 40	μΑ	1	1
BŌ IIL	Blank and Convert	Input			± 40	μΑ	1	1
V _{IH}	Blank-Logic ''1''			2.0		٧	1	1
V _{IL}	Convert-Logic ''0''				0.8	٧	. 1	1

μ A571SQB

 μ A571SQB (Cont.) Electrical Characteristics V+ = 5.0 V, V- = -15 V, all voltages measured with respect to digital common, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
I _{BLK}	Operating Current-Blank Mode	V+ = 5.0 V		10	mA	1	1
		V+ = 15 V		10	mA	1	1
		V- = -15 V		15	mA	1	1
ICONV	Operating Current-Convert	V+ = 5.0 V		10	mA	4	1
Mode	V+ = 15 V		20	mA	4	1	
		V- = -15 V		20	mA	4	1
tconv	Conversion Time		15	40	μs	1	9

Primary Burn-In Circuit



Alpha Numeric Index, Industry Cross Reference, Ordering Information		1
Thermal Considerations	12.5	2
Testing, Quality and Reliability		3
CLASICTM		4
Disk Drives		5
Voltage Regulators		6
Operational Amplifiers		7
Comparators		8
Interface		9
Data Acquisition		10
Special Functions		11
Aerospace and Defense		12
Hi-Rel Voltage Regulators		13
Hi-Rel Operational Amplifiers		14
Hi-Rel Comparators		15
Hi-Rel Interface		16
Hi-Rel Data Acquisition		17
Hi-Rel Data Acquisition Hi-Rel Special Functions Package Outlines		18
Package Outlines		19
Salas Offices and Distributors		20

	•		



MIL-STD-883 July 1986 - Rev 15

μ A3045QB **General Purpose Transistor Array**


Aerospace and Defense Data Sheet Linear Products

Description

The µA3045QB is a general purpose transistor array that contains a differentially connected pair and three individually isolated transistors. The part is designed for general purpose, low power applications for consumer and industrial applications.6

- Low Input Offset Voltage
- Wideband Operation
- Low Noise
- Matched Differential Amplifier

Connection Diagram 14-Lead DIP (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA3045DMQB	CA	D-1 (14-Lead DIP)
JAN Product Av	/ailable	
10802	BCA	D-1 (14-Lead DIP)
10802	BCB	D-1 (14-Lead DIP)

μ**A3045QB**

Absolute Maximum Ratings

Storage Temperature Range	-65°C to 175°C
Operating Temperature Range	-55°C to 125°C
Lead Temperature (soldering, 60 s)	300°C
Internal Power Dissipation ⁸	
DIP	400 mW
Collector-to-Emitter Voltage, V _{CEO} ^{9,10}	15 V
Collector-to-Base Voltage, V _{CBO} ^{9,10}	20 V
Collector-to-Substrate Voltage, V _{CIO} ^{9,11}	20 V
Emitter-to-Base Voltage, V _{EBO} ^{9,10}	5 V
Collector Current, Ic ^{9, 10}	50 mA

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. Low Frequency, Small-Signal Equivalent Circuit Characteristic.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 120°C/W.
- The collector of each transistor except Q5 is isolated from the substrate by an integral diode. The substrate must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.
- 10. Rating applies to each transistor within the array.
- Rating applies to each transistor within the array except Q5; refer to V_{CEO} rating.

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883, Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C 11. AC tests at -55°C
- Group C and D Endpoints: Group A, Subgroup 1

μ A3045QB

μ A3045QB Electrical Characteristics


Symbol	Characteristic	Cond	lition	Min	Max	Unit	Note	Subgrp
V _{(BR)CBO}	Collector-to-Base Breakdown Voltage	$I_{\rm C} = 10 \ \mu A, \ I_{\rm E}$	= 0 μΑ	20		٧	1	1
V _{(BR)CEO}	Collector-to-Emitter Breakdown Voltage	$I_C = 1.0 \text{ mA}, I_B = 0 \mu A$		15		٧	1	1
V _{(BR)CIO}	Collector-to-Substrate Breakdown Voltage	$I_C = 10 \ \mu A, \ I_C = 0 \ \mu A$		20		٧	1	1
V _{(BR)EBO}	Emitter-to-Base Breakdown Voltage	$I_E = 10 \mu A, I_C = 0 \mu A$		5.0		٧	1	1
I _{CBO}	Collector Cutoff Current	V _{CB} = 10 V, I	Ε = 0 μΑ		40	nA	1	1
		V _{CB} = 35 V, I	Ε = 0 μΑ		0.2	μΑ	4	2
					10	nA	4	3
I _{CEO}	Collector Cutoff Current	$V_{CE} = 3.0 \text{ V},$	Ι _Β = 0 μΑ		0.5	μΑ	1	1
		V _{CE} = 10 V,	l _B = 0 μA		1.0	μΑ	4	2
					0.2	μΑ	4	3
V _{BE} Base Emitter Voltage		V _{CE} = 3.0 V,		0.6	0.8	٧	4	1
(Unsaturated)	(Unsaturated)	I _E = -1.0 mA		0.45	0.65	٧	4	2
				0.75	0.95	V	4	3
V _{BE}	Base Emitter Voltage				0.9	V	4	1
(Unsaturated)	(Unsaturated)				0.75	V	4	2
					1.0	٧	4	3
h _{FE}	Static Forward Current- Transfer Ratio (Static Beta)	V _{CE} = 3.0 V, I _C = 1.0 mA		40			1	1
l ₁₀₁ – l ₁₀₂	Input Offset Current for Matched Pair Q1 and Q2 I _{I01} - I _{I02}	V _{CE} = 3.0 V,	I _C = 1.0 mA		2.0	μΑ	1	1
V _{BE(SAT)}	Base-to-Emitter Voltage	V _{CE} = 3.0 V	I _E = 1.0 mA		1.0	٧	4	1,2
			I _E = 10 mA		1.1	٧	4	3
V _{BEQ1} -	Input Offset Voltage for	$V_{CE} = 3.0 \text{ V},$	I _C = 1.0 mA		5.0	mV	1	1
V _{BEQ2}	Differential Pair V _{BE1} - V _{BE2}	ļ			7.0	mV	4	2,3
V _{BEQA} – V _{BEQB}	Input Offset Voltage for Isolated Transistors VBE3 - VBE4 , VBE4 - VBE5 , VBE5 - VBE3	$V_{CE} = 3.0 \text{ V}, I_{C} = 1.0 \text{ mA}$			5.0 8.0	mV mV	4	2,3
$\Delta V_{BE}/\Delta T$	Temperature Coefficient of Base-to-Emitter Voltage	V _{CE} = 3.0 V, I _C = 1.0 mA		-2.2	-1.0	mV/°C	4	2,3
V _{CE(SAT)}	Collector-to-Emitter Saturation	I _B = 1.0 mA, I _C = 10 mA			0.4	٧	4	1,3
	Voltage				0.6	V	4	2

μ A3045QB


μ A3045QB (Cont.) Electrical Characteristics

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
ΔV _{IO} / ΔΤ	Input Offset Voltage Temperature Sensitivity	V _{CE} = 3.0 V, I _C = 1.0 mA		15	μV/°C	4	2,3
Icio	Collector-to-Substrate Cutoff	V _{Cl} = 40 V		10	nA	4	1,3
	Current			200	nA	4	2
I _{EBO}	Emitter-to-Base Cutoff Current	$V_{EB} = 4.0 \text{ V}, I_{C} = 0 \mu A$		10	nA	4	1,3
		•		200	nA	4	2
h _{FEQA} /	Magnitude of Static Beta Ratio	V _{CE} = 3.0 V	0.9	1.1		4	1
h _{FEQB} for Any Two Isolated Transistors	I _C = 1.0 mA	0.85	1.15		4	2,3	
h _{fe} Forward Current — Transfer Ratio ⁷	V _{CE} = 3.0 V, I _C = 1.0 mA	60			4	4,5	
		35			4	6	
f _T	Gain-Bandwidth Product	$V_{CE} = 3.0 \text{ V}, I_{C} = 1.0 \text{ mA}$	300		MHz	4	4
t _D	Delay Time			100	ns	3	9
				160	ns	3	10,11
t _r	Rise Time			50	ns	3	9
				80	ns	3	10,11
t _s	Storage Time			200	ns	3	9
				300	ns	3	10,11
t _f	Fall Time			80	ns	3	9
				125	ns	3	10,11
CS	Channel Separation		80		dB	3	9

Primary Burn-In Circuit (38510/10802 may be used by FSC as an alternate)



Equivalent Circuit





MIL-STD-883 July 1986—Rev 1⁵

μA555QB Single Timing Circuit

Aerospace and Defense Data Sheet Linear Products


Description

The μ A555QB Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied ending the time-out.


The output is compatible with TTL circuits and can drive relays or indicator lamps.⁶

- ullet Timing Control, μ s To Hours
- Astable Or Monostable Operating Modes
- Adjustable Duty Cycle
- High Sink Or Source Output Current
- TTL Output Drive Capability
- Low Temperature Stability
- Normally ON Or Normally OFF Output

Connection Diagram 8-Lead DIP (Top View)



Connection Diagram 8-Lead Can (Top View)



Order Information

Part No.	Case/ Finish	Package Code Mil-M-38510, Appendix C
μA555HMQB	GC	A-1 (8-Lead Can)
μA555RMQB	PA	D-4 (8-Lead DIP)
JAN Product	Available	
10901	BGC	A-1 (8-Lead Can)
10901	BPA	D-4 (8-Lead DIP)
10901	BPB	D-4 (8-Lead DIP)

μA555QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to 175°C Operating Temperature Range -55°C to 125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation⁷ Can 330 mW DIP 400 mW Supply Voltage ± 18 V Discharge Current 200 mA Output Sink Current 200 mA **Output Source Current** -200 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C
- 10. AC tests at 125°C
- 11. AC tests at -55°C

Group C and D Endpoints: Group A, Subgroup 1

Notes

- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 150°C/W for the Can and 120°C/W for the DIP


 μ A555QB Electrical Characteristics 4.5 V \leq V_{CC} \leq 16.5 V, unless otherwise specified.

Symbol	Characteristic	Condition		Min	Max	Unit	Note	Subgrp
Icc	Supply Current	V _{CC} = 15 V, R _L = ∞			12	mA	1	1,2,3
		$V_{CC} = 5.0 \text{ V, F}$? _L = ∞		5.0	mA	1	1,2,3
V _{TH}	Threshold Voltage	V _{CC} = 15 V		9.7	10.3	V	1	1,2,3
		V _{CC} = 5.0 V		3.0	3.6	٧	1	1,2,3
V _{TR}	Trigger Voltage	V _{CC} = 15 V		4.8	5.2	V	1	1,2,3
		V _{CC} = 5.0 V		1.45	1.9	· V	1	1,2,3
I _{TR}	Trigger Current	V _{CC} = 15 V		-5.0		μΑ	1	1,2,3
VR	Reset Voltage	5.0 V ≤ V _{CC} ≤ 15 V		0.1	1.0	V	1	1,2,3
I _R	Reset Current	V _{CC} = 15 V		-1.6	0	mA	1	1,2,3
I _{TH}	Threshold Current	V _{CC} = 15 V			0.25	μΑ	1	1,2
					2.5	μΑ	1	3
V _{CV}	Control Voltage Level	V _{CC} = 15 V		9.6	10.4	٧	1	1
		V _{CC} = 5.0 V		2.9	3.8	٧	1	1
V _{OL}	Output Voltage LOW	V _{CC} = 15 V	I _{OL} = 10 mA		0.15	٧	1	1,3
					0.25	V	1	2
	·		I _{OL} = 50 mA		0.5	٧	1	1,3
					0.7	٧	1	2
			I _{OL} = 100 mA		2.2	٧	1	1
					2.8	٧	1	2,3
			I _{OL} = 200 mA		3.5	V	1	1
		V _{CC} = 5.0 V	I _{OL} = 8.0 mA		0.25	V	1	1
					0.35	V	1	2,3
V _{OH}	Output Voltage HIGH	V _{CC} = 15 V	I _{OH} = -200 mA	11		V	1	1
			I _{OH} = -100 mA	13		V	1	1,2,3
		V _{CC} = 5.0 V	I _{OH} = -100 mA	3.0		٧	1	1,2
				2.0		٧	1	3
I _{CEX}	Discharge Leakage	V _{CC} = 15 V, V	_D = 15 V		95	nA	1	1,3
	Current				5.0	μΑ	1	2
V _{SAT}	Discharge Saturation Voltage	$V_{CC} = 5.0 \text{ V}, \text{ I}_{C}$	_{OL} = 5.0 mA		0.25	V	1	1,3
t _{PLH}	Propagation Delay to	$R_T = 1.0 \text{ k}\Omega$	$C_{\tau} = 0.1 \ \mu\text{F}$	·	900	ns	3	10
YLN	High Level (Monostable)	111 1.0 1.25,	$\mu_{1} = 1.0 \text{ ksz}, \ C_{1} = 0.1 \ \mu_{1}$		800	ns	3	9, 11
t _{TLH}	Transition Time to High Level (Monostable)	$R_T = 1.0 \text{ k}\Omega$, $C_T = 0.1 \mu\text{F}$			300	ns	3	9, 10, 11
t _{THL}	Transition Time to Low Level (Monostable)				300	ns	3	9, 10, 11
t _D (OH)	Time Delay High	$R_T = 1.0 \text{ k}\Omega$, ($C_T = 0.1 \ \mu F$	106.7	113.3	μs	3	9, 10, 11
•	(Monostable)	$R_T = 100 \text{ k}\Omega$	C _T = 0.1 μF	10.67	11.33	ms	3	9, 10, 11
Δt _D (OH)/ ΔV _{CC}	Drift in Time Delay vs. Change in Supply Voltage (Monostable)	$AT = 100 \text{ k}22$, $C_T = 0.1 \mu\text{P}$ $\Delta V_{CC} = 12 \text{ V}, R_T = 1.0 \text{ k}\Omega,$ $C_T = 0.1 \mu\text{F}$		-220	220	ns/V	4	9


 μA555QB (Cont.) **Electrical Characteristics** 4.5 V \leq V_{CC} \leq 16.5 V, unless otherwise specified.

Symbol	Characteristic	, с	ondition	Min	Max	Unit	Note	Subgrp
t _{PHL}	Propagation Delay Time (Threshold to Output) (Monostable)	$R_T = 1.0 \text{ k}\Omega$, $C_T = 0.1 \mu\text{F}$			12	μs	. 3	9, 10, 11
Δt _{PH} (OH)/	Temperature Coefficient	V _{CC} = 16.5 V	25°C ≤ T _A ≤ 125°C	-11	11	ns/°C	3	10
ΔΤ	of Time Delay (Monostable)		-55°C ≤ T _A ≤ 25°C	-11	11	ns/°C	3	11
t _{CH}	Capacitor Charge Time (Astable)	C _T = 0.1. μF	$R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$	120	156	μs	3	9, 10, 11
			$R_{TA} = R_{TB} = 100 \text{ k}\Omega$	11.3	15	ms	3	9, 10, 11
t _{DIS}	Capacitor Discharge Time (Astable)	C _T = 0.1 μF	$R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$	57.5	. 80	μs	3	9, 10, 11
			$R_{TA} = R_{TB} = 100 \text{ k}\Omega$	5.4	7.7	ms	3	9, 10, 11
Δt _{CH} / ΔV _{CC}	Drift in Capacitor Charge Time vs Change in Supply Voltage (Astable)	ΔV_{CC} = 12 V, R _{TA} = R _{TB} = 1.0 kΩ, C _T = 0.1 μF		-820	820	ns/V	4	9
t _{CH} /∆T	Temperature Coefficient of Capacitor Charge Time	$V_{CC} = 16.5 \text{ V}$ $R_{TA} = R_{TB}$ $= 1.0 \text{ k}\Omega$, $C_{T} = 0.1 \mu\text{F}$	25°C ≤ T _A ≤ 125°C	-68	68	ns/°C	3	10
			-55°C ≤ T _A ≤ 25°C	-68	68	ns/°C	3	11
t _{res}	Reset Time	$V_{CC} = 16.5 \text{ V},$ $R_{TA} = R_{TB} = 1.0 \text{ k}\Omega$ $C_T = 0.1 \mu F$			2.0	μs	3	10
					1.5	μs	3	9,11

Primary Burn-In Circuit (38510/10901 may be used by FSC as an alternate)



Block Diagram





A Schlumberger Company


MIL-STD-883 July 1986—Rev 2⁵

Description

The µA733QB is a monolithic two-stage differential input. differential output video amplifier constructed using the Fairchild Planar Epitaxial process, Internal series shunt feedback is used to obtain wide bandwidth, low phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current source biased to obtain high power supply and common mode rejection ratios. It offers fixed gains of 10. 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding and in high speed thin film or plated wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.6

- Wide Bandwidth
- High Input Resistance
- Selectable Gains Of 10, 100, And 400
- No Frequency Compensation Required


Connection Diagram 14-Lead Flatpak (Top View)



μA733QB Differential Video Amplifier


Aerospace and Defense Data Sheet Linear Products

Connection Diagram 10-Lead Can (Top View)



Lead 5 connected to case.

Connection Diagram 14-Lead DIP (Top View)



Order Information

	Case/	Package Code
Part No.	Finish	Mil-M-38510, Appendix C
μA733DMQB	CA	D-1 14-Lead DIP
μ A733HMQB	IC	A-2 10-Lead Can
μ A733FMQB	AA	F-1 14-Lead Flatpak

μΑ733QB

Absolute Maximum Ratings

Storage Temperature Range -65°C to 175°C Operating Temperature Range -55°C to 125°C Lead Temperature (soldering, 60 s) 300°C Internal Power Dissipation9 Can and Flatpak 330 mW DIP 400 W Supply Voltage ±8 V Differential Input Voltage ±5 V Input Voltage ±6 V **Output Current** 10 mA

Processing: MIL-STD-883, Method 5004

Burn-In: Method 1015, Condition A, PDA calculated

using Method 5005, Subgroup 1

Quality Conformance Inspection: MIL-STD-883,

Method 5005

Group A Electrical Tests Subgroups:

- 1. Static tests at 25°C
- 2. Static tests at 125°C
- 3. Static tests at -55°C
- 4. Dynamic tests at 25°C
- 5. Dynamic tests at 125°C
- 6. Dynamic tests at -55°C
- 9. AC tests at 25°C

Group C and D Endpoints: Group A, Subgroup 1

Notes


- 1. 100% Test and Group A
- 2. Group A
- 3. Periodic tests, Group C
- 4. Guaranteed but not tested
- When changes occur, FSC will make data sheet revisions available. Contact local sales representative for the latest revision.
- For more information on device function, refer to the Fairchild Linear Data Book Commercial Section.
- 7. VIR is guaranteed by the CMR test.
- Gain Select leads G1A and G1B are connected together for Gain 1, Gain Select leads G2A and G2B are connected together for Gain 2, and all Gain Select leads are left open for Gain 3.
- Rating applies to ambient temperatures up to 125°C. Above 125°C ambient, derate linearly at 140°C/W for the Can, 150°C/W for the Flatpak, 120°C/W for the DIP.

μ**Α733QB**


Electrical Characteristics $V_{CC} = \pm 6.0$ V, unless otherwise specified.

Symbol	Characteristic	Condition	Min	Max	Unit	Note	Subgrp
l _{IO}	Input Offset Current			3.0	μΑ	1	1
				5.0	μΑ	1	2,3
I _{IB}	Input Bias Current			20	μА	1	1
				40	μΑ	1	2,3
ZĮ	Input Impedance	Gain 2	20		kΩ	1	1
			8.0		kΩ	1	2,3
Icc	Supply Current			24	mA	1	1
				27	mA	1	2,3
CMR	Common Mode Rejection	$V_{CM} = \pm 1.0 \text{ V, Gain 2}$	60		dB	1	1
			50		dB	1	2,3
V _{IR}	Input Voltage Range ⁷		± 1.0		٧	1	1,2,3
PSRR	Power Supply Rejection Ratio	5.5 $V \le V + \le 6.5 V$, V = -6.0 V, Gain 2	50		dB	1	1,2,3
Vos	Output Offset Voltage	Gain 1		1.5	٧	1	1,2,3
		Gain 2, 3		1.0	٧	1	1
				1.2	٧	1	2,3
V _{CMO}	Output Common Mode Voltage		2.4	3.4	٧	1	1
l ₀₋	Output Sink Current		2.5		mA	1	1
			2.2		mA	1	2,3
A	Differential Voltage Gain ⁸	Gain 1	300	500	V/V	1	4
			200	600	V/V	1	5,6
		Gain 2	90	110	V/V	1	4
			80	120	V/V	1	5,6
		Gain 3	9.0	11	V/V	1	4
			8.0	12	V/V	1	5,6
V _{OP}	Output Voltage Swing		3.0		V _{p-p}	1	4
			2.5		V _{p-p}	1	5,6
t _R	Risetime	$R_S = 50 \ \Omega, \ V_O = 1 \ V_{p-p},$ Gain 2		10	ns	2	9
t _{PD}	Propagation Delay	$R_S = 50 \Omega$, $V_O = 1 V_{p-p}$, Gain 2		10	ns	2	9

Primary Burn-In Circuit



Equivalent Circuit



Thermal Considerations	2
Testing, Quality and Reliability	3
CLASIC TM	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
Interface	9
Data Acquisition	0
Special Functions	1
Aerospace and Defense	2
Hi-Rel Voltage Regulators 1	3
Hi-Rel Operational Amplifiers 1	4
Hi-Rel Comparators	5
Hi-Rel Interface	6
Hi-Rel Data Acquisition 1	7
Hi-Rel Special Functions	.8
Package Outlines 1	9
Sales Offices and Distributors	0

Alpha Numeric Index, Industry Cross Reference, Ordering Information




FAIRCHILD


Package Outlines

A Schlumberger Company

3 Lead Molded Package In Accordance with JEDEC TO-92



3 Lead Metal Package In Accordance with JEDEC TO-39



Εi

Notes

Leads are solder dipped copper alloy. Lead No. 2 connected to die pad. Package material is plastic. Package weight is 0.19 gram.


Dimensions $\frac{.055}{.045}\left(\frac{1.40}{1.14}\right)$ and $\frac{.105}{.095}\left(\frac{2.67}{2.41}\right)$ are measured at the body of package.

FC

Notes

Leads are gold plated kovar.
Leads 1 and 2 are electrically isolated with glass.
Lead No. 3 connected to case.
Eyelet is gold plated kovar.
Can is Grade A nickel.
Package weight is 1.23 grams.

18 Lead Ceramic DIP Side Brazed Package



FD

Notes

Leads are nickel and gold plated alloy 42 or kovar.


Package material is alumina.

Combo-lid is gold plated kovar or alloy 42.


Leads are intended for insertion in hole rows on .300 (7.62) centers.

Board drilling dimensions should equal your practice for .020 (0.51) diameter leads.

Package weight is 1.5 grams.



20 Lead Ceramic DIP



FL

Notes

Leads are tin-plated alloy 42.

Leads are intended for insertion in hole rows on .300 (7.62) centers.

They are purposely configured with "positive"

misalignment to facilitate insertion.


Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Hermetically sealed alumina package.


*The .035-.045 (0.89-1.14) dimension does not apply to the corner leads.

Package weight is 2.8 grams.

28 Lead Ceramic DIP



24 Lead Cerpak



FN


Notes

Leads are tin-plated alloy 42. Increase maximum limits by .003 (0,08) if leads are


solder dipped.

Package weight is 0.68 grams.

24 Lead Flatpak



32 Lead Flatpak



FR

Notes


Leads are gold plated alloy 42. If solder-dipped leads are used, the maximum limits for these dimensions may be increased by .003 (0,08). Package weight is 0.53 grams.

FS


Notes

Leads are gold plated alloy 42. If solder-dipped leads are used, the maximum limits for these dimensions may be increased by .003 (0,08). Package weight is 1.97 grams.

2 Lead Metal TO-3 with Moly-Pad



3 Lead Molded Package In Accordance with JEDEC TO-220



FT

Notes


Base is nickel plated steel.
Can is nickel plated steel.
Leads are solder dipped over nickel plated alloy 52.
Leads 1 and 2 electrically isolated from case with glass.
Case is third electrical connection.
Package weight is 12.3 grams.

GH

Notes

Leads are solder dipped over nickel plated copper alloy. Lead No. 2 is electrical contact with the mounting tab. Mounting tab is nickel plated copper alloy. Package material is plastic. Package weight is 2.0 grams.


2 Lead Metal Package In Accordance with JEDEC TO-3



HJ Notes


Notes
Base is nickel plated steel.
Can is nickel plated steel.
Leads are solder dipped over nickel plated alloy 52.
Leads 1 and 2 electrically isolated from case with glass.
Case is third electrical connection.
Package weight is 12.3 grams.

8 Lead Plastic SOIC




All dimensions in inches (bold) and millimeters (parentheses)

14 Lead Plastic SOIC



28 Lead PLCC




KH

All tolerances are $\pm .003$ unless otherwise noted. The leads are solder dipped or solder plated copper alloy.

Package material is plastic.

44 Lead PLCC




PD00150F

KI Notes

All tolerances are ±.003 unless otherwise noted. The leads are solder dipped or solder plated copper alloy.

Package material is plastic.

10 Lead Cerpak




PD00160F

3F


Notes

Leads are tin-plated/gold plated alloy 42. If solder-dipped leads are used, the maximum limits for these dimensions may be increased by .003 (0.08). Package weight is 0.26 grams.

40 Lead Ceramic DIP




8 Lead Metal Package In Accordance with JEDEC TO-99




5W Notes

Leads are tin-plated over nickel plated kovar.
Seven leads thru, lead No. 4 connected to case.
Eyelet is nickel plated kovar, glass filled with ceramic standoff, tin plated outside metal surface.
Can is Grade A nickel, tin plated outside surface.
Package weight is 1.22 grams.

10 Lead Metal Package In Accordance with JEDEC TO-100



14 Lead Ceramic DIP



5X

Notes

Leads are tin plated over nickel plated kovar. Nine leads thru, lead 5 is connected to case. Eyelet is nickel plated kovar, glass filled with ceramic standoff, tin plated outside metal surface. Can is Grade A nickel, tin plated outside surface. Package weight is 1.32 grams.

5Y

Notes

Leads are tin plated over nickel plated Kovar.
Ten leads thru.
Eyelet is nickel plated kovar, glass filled with ceramic standoff, tin plated outside metal surface.
Can is Grade A nickel, tin plated outside surface.
Package weight is 1.32 grams.

6A

Notes

Leads are tin-plated alloy 42 or equivalent. Leads are intended for insertion in hole rows on .300 (7.62) centers.

They are purposely configured with "positive" misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for

.020 (0.51) diameter lead. Hermetically sealed alumina package.


*Increase maximum limit by .003 (0.08) if leads are solder dipped.


Package weight is 2.0 grams.

**Maximum does not apply for Std Rel.

All dimensions in inches (bold) and millimeters (parentheses)

16 Lead Ceramic DIP





6B

Notes

Leads are tin-plated alloy 42.

Leads are intended for insertion in hole rows on .300 (7.62) centers.

They are purposely configured with "positive"

misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Hermetically sealed alumina package.


Increase maximum limit by .003 (0.08) if leads are solder dipped.

*The .035-.045 (0.89-1.14) dimension does not apply to the corner leads.

Package weight is 2.0 grams.

**Maximum does not apply for Std Rel.

8 Lead Ceramic DIP



6Т

Notes

Leads are tin plated alloy 42.

Leads are intended for insertion in hole rows on .300 (7.62) centers.


They are purposely configured with a "positive" misalignment to facilitate insertion.


Hermetically sealed alumina package.

Package weight is 1.0 gram.


19

16 Lead Ceramic DIP





24 Lead Ceramic DIP



7B

Notes

Leads are tin-plated alloy 42.

Leads are intended for insertion in hole rows in .300 (7.62) centers.

They are purposely configured with "positive"

misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Hermetically sealed alumina package.

*The .035-.045 (0.89-1.14) dimension does not apply to the corner leads.

Package weight is 2.2 grams.

7L

Notes

Leads are tin-plated alloy 42.

Leads are intended for insertion in hole rows on .600 (15.24) centers.

They are purposely configured with "positive"

misalignment to facilitate insertion.

Board drilling dimensions should equal your practice for .020 (0.51) diameter lead.


Hermetically sealed alumina package.

Base cavity metallization is gold.

Package weight is 7.1 grams.

PD00220F

24 Lead Ceramic DIP Side Brazed



7R

Notes

Leads are nickel-gold plated kovar or alloy 42 or equivalent.

Combo lid is gold plated kovar or alloy 42 or equivalent. Base is alumina.


Board drilling dimensions should equal your practice. for .020 (0.51) diameter lead.


Leads are intended for insertion in hole rows on .600 (15.24) centers.

Package weight is 3.8 grams.

*ID #0 indicates all leads are electrically floating from base, and the ID placement indicates lead #1.

4 Lead Molded Single Wing





8Z

Notes

Leads are solder dipped over nickel plated copper alloy. Mounting tab is electrically insulated from leads. Mounting tab is nickel plated copper alloy.


Board-drilling dimensions should equal your practice for .033 (0.84) diameter leads.


This package is intended to be mounted with the tab flush with the top of the p.c. board or heat sink. A No. 4 screw may be used to secure the package. Thermal compound is recommended.


Package material is plastic.

Package weight is 1.2 grams.

14 Lead Molded Plastic DIP







PD00250F

9A

Notes

Leads are solder dipped copper alloy. Leads are intended for insertion in hole rows on .300 (7.62) centers.


They are purposely configured with "positive" misalignment to facilitate insertion.


Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.


Package material is plastic.

Package weight is 0.9 grams.

16 Lead Molded Plastic DIP







9B

Notes

Leads are solder dipped copper alloy. Leads are intended for insertion in hole rows on .300 (7.62) centers.


They are purposely configured with "positive" misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Package material is plastic.

Package weight is 1.0 gram.

8 Lead Molded Plastic DIP



9T

Notes

Leads are solder dipped copper alloy. Leads are intended for insertion in hole rows on .300 (7.62) centers. They are purposely configured with "positive"

misalignment to facilitate insertion.

Board-drilling dimensions should equal your practice for .020 (0.51) diameter lead.

Package material is plastic. Package weight is 0.6 gram.



Alpha Numeric Index, Industry Cross Reference, Ordering Information	1
Thermal Considerations	2
Festing, Quality and Reliability	3
CLASIC™	4
Disk Drives	5
Voltage Regulators	6
Operational Amplifiers	7
Comparators	8
nterface	9
Data Acquisition	10
Special Functions	11
Aerospace and Defense	12
Hi-Rel Voltage Regulators	13
Hi-Rel Operational Amplifiers	14
Hi-Rel Comparators	15
Hi-Rel Interface	16
Hi-Rel Data Acquisition	17
Hi-Rel Special Functions	18
Package Outlines	19

Sales Offices and Distributors







A Schlumberger Company

Fairchild Field Sales Offices United States and Canada

UNITED STATES

Alabama

Huntsville Office 555 Sparkman Drive, Suite 1030 Huntsville, Alabama 35805 Tel: 205-837-8960

Arizona

Phoenix Office 9201 North 25th Avenue, Suite 215 Phoenix, Arizona 85021 Tel: 602-943-2100 TWX: 910-951-1544

California

Auburn Office 320 Aeolia Drive Auburn, California 95603 Tel: 916-823-6664

- ♦ Costa Mesa Office 3505 Cadillac Avenue, Suite 0-103-104 Costa Mesa, California 92626 Tel: 714-241-5900 TWX: 910-595-1109
- ◆ Cupertino Office 10400 Ridgeview Court Cupertino, California 95014 Tel: 408-864-6200

Encino Office 15760 Ventura Boulevard, Suite 1027 Encino, California 91436 Tel: 818-990-9800 TWX: 910-495-1776

San Diego Office 4355 Ruffin Road, Suite 100 San Diego, California 92123 Tel: 619-560-1332

Colorado

Colorado Springs Office 102 S. Tejon, Suite 1100 Colorado Springs, Colorado 80903 Tel: 303-578-3319 TWX: 303-578-8869

Denver Office 10200 E. Girard Avenue, Suite 222, Bldg. B Denver, Colorado 80231 Tel: 303-695-4927

Connecticut

Woodbridge Office 131 Bradley Road Woodbridge, Connecticut 06525 Tel: 203-397-5001

Florida

Fort Lauderdale Office 450 Fairway Drive, Suite 107 Deerfield Beach, Florida 33441 Tel: 305-421-3000 TWX: 510-955-4098 ♦ Orlando Office 399 Whooping Loop Altamonte Springs, Florida 32701 Tel: 305-834-7000 TWX: 810-850-0152

Georgia

Atlanta Office 3080 Northwoods Circle, Suite 130 Norcross, Georgia 30071 Tel: 404-441-2740

Illinois

Chicago Office 500 Park Boulevard, Suite 575 Itasca, Illinois 60143 Tel: 312-773-3133 TWX: 910-651-0120

Indiana

Indianapolis Office 7202 North Shadeland, Room 205 Indianapolis, Indiana 46250 Tel: 317-849-5412 TWX: 810-260-1793

lows

Cedar Rapids Office 373 Collins Road N.E., Suite 200 Cedar Rapids, Iowa 52402 Tel: 319-395-0090

Kansas

Kansas City Office 8600 W. 110th Street, Suite 209 Overland Park, Kansas 66210 Tel: 913-451-8374

Maryland

Columbia Office 10270 Old Columbia Road, Suite A Columbia, Maryland 21046 Tel: 301-381-2500

Massachusetts

 Boston Office 1432 Main Street
 Waltham, Massachusetts 02154
 Tel: 617-890-4000

Michigan

Detroit Office 21999 Farmington Road Farmington Hills, Michigan 48024 Tel: 313-478-7400 TWX: 810-242-2973

Minnesota

 Minneapolis Office 3600 W. 80th Street, Suite 590 Bloomington, Minnesota 55431 Tel: 612-835-3322 TWX: 910-576-2944

New Jersey

Totowa Office 783 N. Riverview Drive Totowa, New Jersey 07512 Tel: 201-256-9006

New Mexico

Albuquerque Office North Building 2900 Louisiana N.E., Suite D Albuquerque, New Mexico 87110 Tel: 505-884-5601 TWX: 910-379-6435

New York

Endicott Office 421 East Main Street Endicott, New York 13760 Tel: 607-757-0200

Fairport Office 815 Ayrault Road Fairport, New York 14450 Tel: 716-223-7700

Hauppauge Office 300 Wheeler Road Hauppauge, New York 11788 Tel: 516-348-0900 TWX: 510-221-2183

Poughkeepsie Office 19 Davis Avenue Poughkeepsie, New York 12603 Tel: 914-473-5730 TWX: 510-248-0030

North Carolina Raleigh Office 5970-C Six Forks Road

Raleigh, North Carolina 27609 Tel: 919-848-2420

Ohio

Cleveland Office 6133 Rockside Road, Suite 407 Cleveland, Ohio 44131 Tel: 216-447-9700

Dayton Office 7250 Poe Avenue, Suite 260 Dayton, Ohio 45414 Tel: 513-890-5813

Oregon

Portland Office 6600 S.W. 92nd Avenue, Suite 27 Portland, Oregon 97223 Tel: 503-244-6020 TWX: 910-467-7842

Pennsylvania

Willow Grove Office
Willow Wood Office Center
3901 Commerce Avenue, Suite 110
Willow Grove, Pennsylvania 19090
Tel: 215-657-2711

Texas

Austin Office 8240 Mopac Expressway, Suite 270 Austin, Texas 78759 Tel: 512-346-3990

◆ FAIRTECH CENTERS

Fairchild Field Sales Offices United States and Canada

♦ Dallas Office 1702 North Collins Street, Suite 101 Richardson, Texas 75080 Tel: 214-234-3811 TWX: 910-867-4824

Houston Office 9896 Bissonet-2, Suite 470 Houston, Texas 77036 Tel: 713-771-3547 TWX: 910-881-8278 Utah

Salt Lake City Office 5282 South 320 West, Suite D120 Murray, Utah 84107 Tel: 801-266-0773

Washington Bellevue Office 11911 N.E. First Street, Suite 310 Bellevue, Washington 98005 Tel: 206-455-3190

CANADA

Montreal Office 3675 Sources Boulevard, Suite 109 Dollard Des Ormeaux Quebec H9B 2K4 Tel: 514-683-0883

Ottowa Office 148 Colonnade Road South, Unit 13 Nepean, Ontario K2E 7J5 Tel: 613-226-8270 TWX: 610-562-1953

Toronto Regional Office 2375 Steeles Avenue West, Suite 203 Downsview, Ontario M3J 3A8 Tel: 416-665-5903 TWX: 610-491-1283



Fairchild Sales Offices International

SOUTH AMERICAN SALES OFFICE

Brazil

Sao Paulo Office Rua Guarrapes, 1855-5 Andar 04561 Sao Paulo, SP - Brazil Tel: 11-240-4269

Telex: 01123831

ASIAN SALES OFFICES

Hong Kong

Kowloon Office 12th Floor, Austin Tower 22-26A, Austin Avenue Tsimshatsui, Kowloon Tel: (852) (3) 723-8321 Telex: HX 51292 FSPL

India

Bombay Office 516 Raheja Chambers 213 Backbay Reclamation Nariman Point Bombay 400 021 Tel: 231040/224165/230704 Telex: 11 5291 SIPL IN

Japan

Osaka Office Yotsubashi Chuo Bldg. 4-26, Shin Machi 1-chome Nishi-Ku, Osaka 550 Tel: 6-541-6138 Fax: 6-531-0684

Tokyo Office Pola Shibuya Bldg. 8F 15-21, Shibuya 1-chome Shibuya-Ku, Tokyo 150

Tel: 3-400-8001 Telex: 2424173 TFCTYO J

Fax: 3-486-0552

Korea

Seoul Office 10th Floor, Life Building 61 Yuido-Dong, Youngdongpu-Ku Seoul 150 Tel: (82) (2) 784-1618/1619 Telex: K28968 FELKOR

Republic of Singapore

Singapore Office 75/77 Bukit Timah Road 03-01/02 Boon Siew Building Singapore 0922 Tel: (65) 337-0511 Telex: RS 42181 FSPSIN

Taiwan

Taipei Office Hsietsu Building, Room 502, 5th Floor 47 Chung Shan N. Road, Sec. 3 Taipei Tel: (886) (2) 597-3205/8

Telex: 26274 SEMICON

AUSTRALIAN SALES OFFICE

Victoria

Melbourne Office Suite 1, 1st Floor 366 Whitehorse Road Nunawading 3131 Melbourne, Victoria Tel: (61) (03) 877-5444 Telex: FAMELB AA36496

EUROPEAN SALES OFFICES

Austria

Vienna Office Assmayergasse 60 A-1120 Wien Tel: (0222) 85.86.82 Telex: 115096

Benelux

Eindhoven Office Ruysdaelbaan 35 NL-5613 DX-Eindhoven Tel: (040) 44.69.09 Telex: 51024

France

Paris Office 12 Place des Etats-Unis B.P. 655 92542 Montrouge Cedex Tel: (1) 47.46.61.61 Telex: 200614

Germany

Frankfurt Office
Flughafen Franchtz, Geb. 458
D-6000 Frankfurt/M.75
Tel: (069) 690.56.13
Telex: 411829

Hannover Office Oeltzenstr. 14 D-3000 Hannover Tel: (0511) 178.44 Telex: 922922

Leonberg Office Poststrasse 37 D-7250 Leonberg Tel: (07152) 410.26 Telex: 7245711

Munich Office Zweigniederlassung Neufahrn Hanns-Braun-Strasse 50 D-8056 Neufahrn West Germany Tel: (08165) 6180 Telex: 526770

Italy

Milan Office Viale Corsica 7 20133 Milano Tel: (02) 749.12.71 Telex: 330522

Rome Office Via Francesco Saverio Nitti 11 00191 Roma Tel: (06) 328.75.48 – 328.27.17 Telex: 612046

Scandinavia

Stockholm Office Bergsunds Strand 39 S-117 38 Stockholm, Sweden Tel: (08) 84.01.70 Telex: 17759

Switzerland

Zurich Office Baumackerstr. 46 CH-8050 Zurich Tel: (01) 311.42.30 Telex: 823285

United Kingdom London Office 230 High Street Potters Bar, Herts

England Tel: (0707) 511.11 Telex: 262835



NORTH AMERICAN DISTRIBUTORS

United States

Alabama

Hamilton/Avnet Electronics 4940 Research Dr. N.W. Huntsville, Alabama 35805 Tel: (205) 837-7210 TWX: (810) 726-2162

Schweber Electronics 2227 Drake Avenue S.W. Huntsville, Alabama 35805 Tel: (205) 882-2200

Arizona

Hamilton/Avnet Electronics 505 South Madison Drive Tempe, Arizona 85281 Tel: (602) 231-5100 TWX: (910) 950-0077

Schweber Electronics 11049 N. 23rd Drive Suite 100 Phoenix, Arizona 85029 Tel: (602) 997-4874 TWX: (910) 950-1174

Wyle Distribution Group 17855 N. Black Canyon Hwy. Phoenix, Arizona 85023 Tel: (602) 866-2888 TWX: (910) 951-4282

California

Arrow Electronics
19748 Dearborn Street
Chatsworth, California 91311
Tel: (818) 701-7500
TWX: (910) 493-2086

Arrow Electronics 1502 Crocker Avenue Hayward, California 94554 Tel: (415) 487-4600 TWX: (910) 350-6918

Arrow Electronics 9511 Ridge Haven Court San Diego, California 92132 Tel: (619) 565-4800 TWX: (910) 335-1195

Arrow Electronics 521 Weddell Avenue Sunnyvale, California 94086 Tel: (408) 745-6600 TWX: (910) 339-9371

Arrow Electronics 2961 Dow Avenue Tustin, California 92680 Tel: (714) 838-5422 Avnet Electronics 350 McCormick Avenue Costa Mesa, California 92626 Tel: (714) 754-6111 (Orange County) (213) 558-2345 (Los Angeles) TWX: (910) 595-1928

Hamilton Electro Sales 1361 B West 190th St. Gardena, California 90248 Tel: (213) 217-6700

Hamilton/Avnet Electronics 9560 DeSoto Avenue Chatsworth, California 91311 Tel: (818) 700-6500

Hamilton/Avnet Electronics 3170 Pullman Avenue Costa Mesa, California 92626 Tel: (714) 641-4100 TWX: (910) 595-2638

Hamilton/Avnet Electronics 3002 East "G" Street Ontario, California 91764 Tel: (714) 989-4602

Hamilton/Avnet Electronics 4102 North Gate Blvd. Sacramento, California 95834 Tel: (916) 920-3150

Hamilton/Avnet Electronics 4545 Viewridge Avenue San Diego, California 92123 Tel: (619) 571-7510 TWX: (910) 335-1216

Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale, California 94086 Tel: (408) 743-3355 TWX: (910) 339-9332

Schweber Electronics 21139 Victory Blvd. Canoga Park, California 91303 Tel: (818) 999-4702

Schweber Electronic 17822 Gillette Avenue Irvine, California 92714 Tel: (714) 863-0200

Schweber Electronics 90 East Tasman Drive San Jose, California 95134 Tel: (408) 946-7171 TWX: (910) 338-2043

Sertech Laboratories 3170 Pullman St. Costa Mesa, California 92626 Tel: (714) 754-0666 Wyle Distribution Group 26677 W. Agoura Road Calabasas, California 91302 Tel: (818) 880-9000

Wyle Distribution Group 124 Maryland Street El Segundo, California 90245 Tel: (213) 322-8100 TWX: (910) 348-7140

Wyle Distribution Group 17872 Cowan Avenue Irvine, California 92714 Tel: (714) 863-9953 TWX: (910) 595-1572

Wyle Distribution Group Military Product Division 18910 Teller Avenue Irvine, California 92715 Tel: (714) 851-9953

Wyle Distribution Group 11151 Sun Center Drive Rancho Cordova, California 95670 Tel: (916) 638-5282

Wyle Distribution Group 9625 Chesapeake Dr. San Diego, California 92123 Tel: (619) 565-9171 TWX: (910) 335-1590

Wyle Distribution Group 3000 Bowers Avenue Santa Clara, California 95051 Tel: (408) 727-2500 TWX: (910) 338-0541

Zeus Components 1130 Hawk Circle Anaheim, California 92807 Tel: (714) 632-6880

Zeus Components 1580 Old Oakland Road Suite C205 San Jose, California 95131 Tel: (408) 998-5121

Colorado

Arrow Electronics 1390 S. Potomac Street Suite 136 Aurora, Colorado 80012 Tel: (303) 696-1111 TWX: (910) 331-0552

Hamilton/Avnet Electronics 8765 E. Orchard Road Suite 708 Englewood, Colorado 80111 Tel: (303) 740-1000 TWX: (910) 936-0787

Wyle Distribution Group 451 East 12th Street Thornton, Colorado 80241 Tel: (303) 457-9953 TWX: (910) 936-0770

Connecticut

Arrow Electronics 12 Beaumont Road Wallingford, Connecticut 06492 Tel: (203) 265-7741 TWX: (710) 476-0162

Hamilton/Avnet Electronics Commerce Drive, Commerce Park Danbury, Connecticut 06810 Tel: (203) 797-2800 TWX: (710) 546-9974

Schweber Electronics Finance Drive Commerce Industrial Park Danbury, Connecticut 06810 Tel: (203) 792-3500 TWX: (710) 456-9405

Florida

Arrow Electronics 350 Fairway Drive Deerfield Beach, Florida 33441 Tel: (305) 429-8200 TWX: (510) 955-9456

Arrow Electronics 1530 Bottlebrush Drive N.E. Palm Bay, Florida 32905 Tel: (305) 725-1480 TWX: (510) 959-6337

Chip Supply 7725 N. Orange Blossom Trail Orlando, Florida 32810 Tel: (305) 298-7100 TWX: (810) 850-0103

Hamilton/Avnet Electronics 6801 N.W. 15th Way Ft. Lauderdale, Florida 33309 Tel: (305) 971-2900 TWX: (510) 956-3097

Hamilton/Avnet Electronics 3197 Tech Drive, North St. Petersburg, Florida 33702 Tel: (813) 576-3930 TWX: (810) 863-0374

Hamilton/Avnet Electronics 6947 University Blvd. Winter Park, Florida 32792 Tel: (305) 628-3888 TWX: (810) 853-0322

Schweber Electronics 215 North Lake Blvd. Altamonte Springs, Florida 32701 Tel: (305) 331-7555 Schweber Electronics 2830 North 28th Terrace Hollywood, Florida 33020 Tel: (305) 927-0511 TWX: (510) 954-0304

Zeus Components 1750 W. Broadway Ovievo, Florida 32765 Tel: (305) 365-3000

Georgia

Arrow Electronics 3155 Northwoods Pkwy. Suite A Norcross, Georgia 30071 Tel: (404) 449-8252 TWX: (810) 766-0439

Hamilton/Avnet Electronics 5825-D Peachtree Corners East Norcoss, Georgia 30092 Tel: (404) 447-7500 TWX: (810) 766-0432

Schweber Electronics 2979 Pacific Drive Suite E Norcross, Georgia 30092 Tel: (404) 449-9170

Illinois

Arrow Electronics 2000 Algonquin Road Schaumburg, Illinois 60195 Tel: (312) 397-3440 TWX: (910) 291-3544

Hamilton/Avnet Electronics 1130 Thorndale Avenue Bensenville, Illinois 60106 Tel: (312) 860-7780 TWX: (910) 227-0060

Schweber Electronics 904 Cambridge Avenue Elk Grove Village, Illinois 60007 Tel: (312) 364-3750 TWX: (910) 222-3453

Indiana

Arrow Electronics 2495 Directors Row Suite H Indianapolis, Indiana 46241 Tel: (317) 243-9353 TWX: (810) 341-3119

Hamilton/Avnet Electronics 485 Gradle Drive Carmel, Indiana 46032 Tel: (317) 844-9333 TWX: (810) 260-3966

lowa

Arrow Electronics 1930 St. Andrews N.E. Cedar Rapids, Iowa 52404 Tel: (319) 395-7230

Schweber Electronics 5270 N. Park Place N.E. Cedar Rapids, Iowa 52402 Tel: (319) 373-1417

v----

Hamilton/Avnet Electronics 9219 Quivira Road Overland Park, Kansas 66215 Tel: (913) 888-8900 TWX: (910) 743-0005

Schweber Electronics 10300 W. 103rd Street Suite 103 Overland Park, Kansas 66214 Tel: (913) 492-2921

Kentucky

Hamilton/Avnet Electronics 1051-D Newton Pike Lexington, Kentucky 40511 Tel: (609) 259-1475

Maryland

Arrow Electronics 8300 Guilford Road Suite H, Rivers Center Columbia, Maryland 21046 Tel: (301) 995-0003 TWX: (710) 236-9005

Hamilton/Avnet Electronics 6822 Oak Hall Lane Columbia, Maryland 21045 Tel: (301) 995-3500 TWX: (710) 862-1861

Schweber Electronics 9330 Gaither Road Gaithersburg, Maryland 20877 Tel: (301) 840-5900 TWX: (710) 828-9749

Massachusetts

Arrow Electronics One Arrow Drive Woburn, Massachusetts 01801 Tel: (617) 933-8130 TWX: (710) 392-6770

Gerber Electronics 128 Carnegie Row Norwood, Massachusetts 02062 Tel: (617) 329-2400 TWX: (710) 336-1987

Hamilton/Avnet Electronics 10-B Centennial Drive Peabody, Massachusetts 01960 Tel: (617) 745-2450 TWX: (710) .393-0382

Schweber Electronics 25 Wiggins Avenue Bedford, Massachusetts 01730 Tel: (617) 275-5100 TWX: (710) 326-0268

Sertech Laboratories 10-B Centennial Drive Peabody, Massachusetts 01960 Tel: (617) 531-8673 TWX: (710) 347-0223

Zeus Components 429 Marrett Road Lexington, Massachusetts 02173 Tel: (617) 863-8800

Michigan

Arrow Electronics 755 Phoenix Drive Ann Arbor, Michigan 48104 Tel: (313) 971-8220 TWX: (810) 223-6020

Arrow Electronics 3510 Roger B. Chafee, S.E. Grand Rapids, Michigan 49508 Tel: (616) 243-0912

Hamilton/Avnet Electronics 2215 29th Street S.E. Space A5 Grand Rapids, Michigan 49508 Tel: (616) 243-8805 TWX: (810) 273-6921

Hamilton/Avnet Electronics 32487 Schoolcraft Livonia, Michigan 48510 Tel: (313) 522-4700 TWX: (810) 242-8775

Schweber Electronics 12060 Hubbard Avenue Livonia, Michigan 48150 Tel: (313) 525-8100 TWX: (810) 242-2983

Minnesota

Arrow Electronics 5230 West 73rd Street Edina, Minnesota 55435 Tel: (612) 830-1800 TWX: (910) 576-3125

Hamilton/Avnet Electronics 10300 Bren Road East Minnetonka, Minnesota 55343 Tel: (612) 932-0600 TWX: (910) 576-2720 Schweber Electronics 7424 West 78th Street Edina, Minnesota 55435 Tel: (612) 941-5280 TWX: (910) 576-3167

Missouri

Arrow Electronics 2380 Schuetz Road St. Louis, Missouri 63146 Tel: (314) 567-6888 TWX: (910) 764-0882

Hamilton/Avnet Electronics 13743 Shoreline Court, East Earth City, Missouri 63045 Tel: (314) 344-1200 TWX: (910) 762-0684

Schweber Electronics 502 Earth City Expressway Earth City, Missouri 63045 Tel: (314) 739-0526

New Hampshire

Arrow Electronics 3 Perimeter Road Manchester, New Hampshire 03103 Tel: (603) 668-6968 TWX: (710) 220-1684

Hamilton/Avnet Electronics 444 E. Industrial Drive Manchester, New Hampshire 03104 Tel: (603) 624-9400

Schweber Electronics Bedford Farms Building 2 Kilton and South River Roads Manchester, New Hampshire 03102 Tel: (603) 625-2250

New Jersey Arrow Flectro

Arrow Electronics 2 Industrial Road Fairfield, New Jersey 07006 Tel: (201) 575-5300

Arrow Electronics 6000 Lincoln Drive East Marlton, New Jersey 08053 Tel: (609) 596-8000 TWX: (710) 897-0829

Hamilton/Avnet Electronics #1 Keystone Avenue Building #36 Cherry Hill, New Jersey 08003 Tel (609) 424-0100 TWX: (710) 940-0262

Hamilton/Avnet Electronics 10 Industrial Road Fairfield, New Jersey 07006 Tel: (201) 575-3390 TWX: (710) 734-4388 Schweber Electronics 18 Madison Road Fairfield, New Jersey 07006 Tel: (201) 227-7880 TWX: (710) 734-4305

New Mexico

Arrow Electronics 2460 Alamo Avenue S.E. Albuquerque, New Mexico 87106 Tel: (505) 243-4566 TWX: (910) 969-1679

Hamilton/Avnet Electronics 2524 Baylor Drive S.E. Albuquerque, New Mexico 87106 Tel: (505) 765-1500 TWX: (910) 969-0614

New York

Arrow Electronics 20 Oser Avenue Hauppauge, New York 11787 Tel: (516) 231-1000 TWX: (510) 227-6623

Arrow Electronics P.O. Box 370 7705 Maltlage Drive Liverpool, New York 13088 Tel: (315) 652-1000 TWX: (710) 545-0230

Arrow Electronics 25 Hub Drive Melville, New York 11747 Tel: (516) 694-6800 TWX: (510) 224-6155 & (510) 224-6126

Arrow Electronics 3375 Brighton-Henrietta Town Line Road Rochester, New York 14623 Tel: (716) 275-0300 TWX: (510) 253-4766

Hamilton/Avnet Electronics 933 Motor Parkway Hauppauge, New York 11788 Tel: (516) 231-9800 TWX: (510) 224-6166

Hamilton/Avnet Electronics 333 Metro Park Rochester, New York 14623 Tel: (715) 475-9130 TWX: (510) 253-5470

Hamilton/Avnet Electronics 103 Twin Oaks Drive Syracuse, New York 13206 Tel: (315) 437-2641

Hamilton/Avnet Electronics 1065 Country Road Suite 211A Westbury, New York 11590 Tel: (516) 997-6868

Schweber Electronics 3 Town Line Circle Rochester, New York 14623 Tel: (716) 424-2222

Schweber Electronics Jericho Turnpike Westbury, Long Island New York 11590 Tel: (516) 334-7474 TWX: (510) 222-3660

Summit Distributors, Inc. 916 Main Street Buffalo, New York 14202 Tel: (716) 884-3450 TWX: (710) 522-1692

Zeus Components 100 Midland Avenue Port Chester, New York 10573 Tel: (914) 937-7400 TWX: (710) 567-1248

North Carolina

Arrow Electronics 5240 Greens Dairy Road Raleigh, North Carolina 27604 Tel: (919) 876-3132 TWX: (510) 928-1856

Hamilton/Avnet Electronics 3510 Spring Forest Road Raleigh, North Carolina 27604 Tel: (919) 878-0819 TWX: (510) 928-1836

Schweber Electronics 5285 North Blvd. Raleigh, North Carolina 27604 Tel: (919) 876-0000

Ohio

Arrow Electronics 7620 McEwen Road Centerville, Ohio 45459 Tel: (513) 435-5563 TWX: (810) 459-1611

Arrow Electronics 6238 Cochran Road Colon, Ohio 44139 Tel: (216) 248-3990 TWX: (810) 427-9409

Hamilton/Avnet Electronics 954 Senate Drive Dayton, Ohio 45459 Tel: (513) 439-6700 TWX: (810) 450-2531 Hamilton/Avnet Electronics 4588 Emery Industrial Parkway Warrensville Heights, Ohio 44128 Tel: (216) 831-3500 TWX: (810) 427-9452

Hamilton/Avnet Electronics 777 Brooksedge Blvd. Westerville, Ohio 43081 Tel: (614) 882-7004

Schweber Electronics 23880 Commerce Park Road Beachwood, Ohio 44122 Tel: (216) 464-2970 TWX: (810) 427-9441

Schweber Electronics 7865 Paragon Road Dayton, Ohio 45459 Tel: (513) 439-1800

Oklahoma Arrow Electronics 4719 S. Memorial

4719 S. Memorial Tulsa, Oklahoma 74145 Tel: (918) 665-7700

Schweber Electronics 4815 S. Sheridan Road Tulsa, Oklahoma 74145 Tel: (918) 622-8000

Oregon

Arrow Electronics 10260 S.E. Nimbus Suite M3 Tigard, Oregon 97223 Tel: (503) 684-1690 TWX: (910) 464-0007

Hamilton/Avnet Electronics 6024 S.W. Jean Road Building C, Suite 10 Lake Oswego, Oregon 97034 Tel: (503) 635-8157 TWX: (910) 455-8179

Wyle Distribution 5289 N.E. Elam Young Parkway Building E100 Hillsboro, Oregon 97123 Tel: (503) 640-6000

Pennsylvania

Arrow Electronics 650 Seco Road Monroeville, Pennsylvania 15146 Tel: (412) 856-7000 TWX: (710) 797-3894

Schweber Electronics 231 Gilbraltor Horsham, Pennsylvania 19044 Tel: (215) 441-0600 TWX: (510) 665-6540

Texas

Arrow Electronics 2227 W. Braker Lane Austin, Texas 78758 Tel: (512) 835-4180 TWX: (910) 874-1348

Arrow Electronics 3220 Commander Drive Carrollton, Texas 75006 Tel: (214) 380-6464 TWX: (910) 860-5377

Arrow Electronics 10699 Kinghurst Suite 100 Houston, Texas 77099 Tel: (713) 530-4700 TWX: (910) 880-4439

Hamilton/Avnet Electronics 1807 West Braker Lane Austin, Texas 78758 Tel: (512) 837-8911 TWX: (910) 874-1319

Hamilton/Avnet Electronics 4850 Wright Road Suite 190 Stafford, Texas 77477 Tel: (714) 240-7733

Hamilton/Avnet Electronics 2111 W. Walnut Hill Lane Irving, Texas 75062 Tel: (214) 659-4111 TWX: (910) 860-5929

Schweber Electronics 6300 La Calma Drive Suite 240 Austin, Texas 78752 Tel: (512) 458-8253

Schweber Electronics 4202 Beltway Drive Dallas, Texas 75234 Tel: (214) 661-5010 TWX: (910) 860-5493

Schweber Electronics 10652 Richmond Suite 100 Houston, Texas 77042 Tel: (713) 784-3600 TWX: (910) 881-4836

Wyle Distribution Group 2120-F West Braker Lane Austin, Texas 78758 Tel: (512) 834-9957

Wyle Distribution Group 11001 S. Wilcrest Suite 105 Houston, Texas 77099 Tel: (713) 879-9953

Wyle Distribution Group 1810 N. Greenville Richardson, Texas 75081 Tel: (214) 235-9953

Zeus Components 1800 N. Greenville Road Richardson, Texas 75081 Tel: (214) 783-7010

Litah

Arrow Electronics 1515 West 2200 South Salt Lake City, Utah 84119 Tel: (801) 972-0404

Hamilton/Avnet Electronics 1585 West 2100 South Salt Lake City, Utah 84119 Tel: (801) 972-2800 TWX: (910) 925-4018

Wyle Distribution Group 1959 South 4130 West Salt Lake City, Utah 84104 Tel: (801) 974-9953

Virginia

Arrow Electronics 8002 Discovery Drive Richmond, Virginia 23285 Tel: (804) 282-0413 TWX: (710) 956-0169

Washington

Arrow Electronics 14320 N.E. 21st Street Bellevue, Washington 98005 Tel: (206) 643-4800 TWX: (910) 443-3033

Hamilton/Avnet Electronics 14212 N.E. 21st Street Bellevue, Washington 98007 Tel: (206) 643-3950 TWX: (910) 443-2469

Wyle Distribution Group 1750 132nd Avenue N.E. Bellevue, Washington 98005 Tel: (206) 453-8300 TWX: (910) 443-2526

Wisconsin

Arrow Electronics 200 North Patrick Blvd. Brookfield, Wisconsin 53005 Tel: (414) 792-0150 TWX: (910) 262-1193

Hamilton/Avnet Electronics 2975 South Moorland Road New Berlin, Wisconsin 53151 Tel: (414) 784-4510 TWX: (910) 262-1182 Schweber Electronics 150 Sunnyslope Road Suite 120 Brookfield, Wisconsin 53005 Tel: (414) 784-9020

Canada

Future Electronics Corporation 3220 5th Avenue N.E. Calgary, Alberta T2A 5N1 Tel: (403) 235-5325

Future Electronics, Inc. 82 St. Regis Crescent North Downsview, Ontario M3J 123 Tel: (416) 638-4771 TWX: (610) 491-1470

Future Electronics, Inc. Baxter Center 1050 Baxter Road Ottawa, Ontario K2C 3P2 Tel: (613) 820-8313

Future Electronics, Inc. 5312 Calgary Trail Edmonton, Alberta P6H 4J8 Tel: (403) 438-2858

Future Electronics, Inc. 237 Hymus Blvd. Pointe Claire, Quebec H9R 5C7 Tel: (514) 694-7710 TWX: (610) 421-3251

Future Electronics Corporation 3070 Kingsway Vancouver, British Columbia V5R 5J7 Tel: (504) 438-5545

Hamilton/Avnet Canada Ltd. 2816 21st Street N.E. Calgary, Alberta T2E 6Z2 Tel: (403) 250-9380

Hamilton/Avnet Canada Ltd. 6845 Rexwood Road, Units 3-4-5 Mississauga, Ontario L4V 1R2 Tel: (416) 677-7432 TWX: (610) 492-8867

Hamilton/Avnet Canada Ltd. 190 Colonnade Road Nepean, Ontario K2E 7J5 Tel: (613) 226-1700 Telex: 0534-971

Hamilton/Avnet Canada Ltd. 2795 Halpern Road St. Laurent, Quebec H4S 1P8 Tel: (514) 335-1000 TWX: (610) 421-3731 Semad Electronics Ltd. 9045 Cote De Liesse Road Suite 101 Dorval, Quebec H9P 2M9 Tel: (514) 636-4614 TWX: (610) 422-3048

Semad Electronics Ltd. 864 Lady Ellen Place Ottawa, Ontario K1Z 5M2 Tel: (613) 729-6145 TWX: (610) 562-1923

Semad Electronics Ltd. 85 Spy Court Markham, Ontario L3R 4Z4 Tel: (416) 475-8500 TWX: (610) 492-2510

ASIAN DISTRIBUTORS

Japan

Asahi Glass Co., Ltd. Chiyoda Bldg. 1-2, Marunouchi 2-chome Chiyoda Ku Tokyo 100 Tel: 3-218-5818 Telex: J24616 Fax: 3-212-0568

Dainichi Contronic Inc. Seiwakai Bldg. 7-12, Masakicho 3-chome Chiyoda-Ku Tokyo 101 Tel: 3-265-7381 Telex: 2722204 Dainic J Fax: 3-234-8660

Futaba Denki K.K. Shuwa TBR Bldg. 809 7, Kojimachi 5-chome Chiyoda-Ku Tokyo 102 Tel: 3-230-2171 Fax: 3-263-9244

Nippon Hybrid Co. Ltd. Yamato Bldg. 6, Izumicho 1-chome Kanda, Chiyoda-Ku Tokyo 101 Tel: 3-866-2141 Fax: 3-866-2144

Ryoden Trading Co. Ltd. 13, Tsukasacho 2-chome Kanda, Chiyoda-Ku Tokyo 101 Tel: 3-295-1111 Fax: 3-295-9200

EUROPEAN DISTRIBUTORS

Austria

A & D Abrahamczik u. Demel Ges.m.b.H & Co. KG Aicholzgasse 4 A-1120 Wien Tel: (0222) 85.76.61/62

Telex: 134273

Bacher Electronics

Ges.m.b.H Meldinger Hauptstr. 78 A-1120 Wein

Tel: (0222) 83.56.46-0

Telex: 131532

Belgium

Auriema S.A.
Rue Brogniezstraat 172A
B-1070 Bruxelles
Tel: (02) 523.62.95
Telex: 6121646

Rodelco S.A. Rue de Geneve 4 B-1140 Bruxelles Tel: (02) 216.63.30

Tel: (02) 216.63 Telex: 61415

Denmark

E. Friis-Mikkelsen AS Krogshojvej 51 DK-2880 Bagsvaerd Tel: (02) 98.63.33 Telex: 22350

ITT Multikomponents AS Naverland 29 DK-2600 Glostrup Tel: (02) 45.66.45

Telex: 33355 Finland

Telex: 121450

ITT Multikomponent PL 107 SF-00500 Helsinki 50 Tel: (90) 73.91.00

Tahinik OY PL 117 SF-00381 Helsinki 38 Tel: (90) 565.32.33 Telex: 122749

France

Almex 48 Rue de l'Aubepine 92160 Antony Cedex Tel: (1) 46.66.21.12 Telex: 250067 Almex Centreda Avenue Didier Daurat 31700 Blagnac Tel: 61.71.11.22 Telex: 521370

Almex

Norly II Route des Peuliers 69570 Dardilly Tel: 78.66.00.66 Teley: 375187

Almey

Immeuble "Armorique"
171 rue de Vern
35022 Rennes
Tel: 99.51.66.16
Telex: 741034

Dimex

142 Avenue de la Republique 94550 Chevilly La Rue Tel: (1) 46.87.34.63 Telex: 200420

Feutrier 22 Quai Bacalan "Le Concorde" 33075 Bordeaux Tel: 56.39.51.21 Telex: 540030 Ref. 522

Feutrier Avenue Laplace 13470 Carnoux

Tel: 41.82.16.41
Feutrier

20129 Le Relecq-Kerhoun Tel: 98.28.27.73 Telex: 940930

Feutrier

1, Rue Videment 44200 Nantes Tel: 40.48.09.44 Telex: 710129

Feutrier

10 Bis, Avenue de Crimée 35100 Rennes Tel: 99.51.13.11

Telex: 740466

Telex: 120257

Feutrier 13, Rue Victor Hugo 59350 Saint André-Lez-Lille Tel: 20.51.21.33

Feutrier 5 Rue Jean Zay 42270 Saint Priest en Jarez Tel: 77.93.40.40 Telex: 300021 8, Rue Benoit Malon 92150 Suresnes

Tel: (1) 47.72.46.46 Telex: 610237

Feutrier

Fautrier

89 Rue Riquet 31000 Toulouse Tel: 61.62.34.72 Telex: 530089

Feutrier

Boulevard de l'Europe Centre d'Affaires ''Les Nations'' 54500 Vandoeuvre Tel: 83.51.24.44

Telex: 960929

Scientech
Rue Des Landelles
Centre D'Affaires Mixtes

"Les Landelles" 35000 Cesson Sevigne Tel: 99.32.15.44

Telex: 741239

Scientech

11, Avenue Ferdinand Buisson 75016 Paris Tel: (1) 46.90.91.36

Telex: 260042

Scientech 5 Place Carnot 42000 Saint Etienne Tel: 77,79,79,70

Telex: 300921

Spetelec

41 Avenue des Frères Lumière 69680 Chassieu Tel: 78.40.10.06 Telex: erisfly 375444

Spetelec B.P. 203

78051 San Quentin en Yvelines Cedex

Tel: 30.58.24.24 Telex: 697347

S.R.D. Chemin des Pennes au Pin Plan de Campagne 13170 Les Pennes Mirabeau

Tel: 42.02.91.08

Telex: 440076

Germany Astek GmbH

Carl-Zeiss-Strasse 3 2085 Quickborn Tel: (04106) 710.84 Telex: 214082

Asternetics GmbH Lindenring 3 D-8028 Taufkierchen Tel: (089) 612.10.07 Telex: 528101

Beck GmbH & Co. Elektronik Bauelemente KG Wunstorfer Landstrasse 14 3000 Hannover 91 Tel: (0511) 48.20.34-5 Telex: 9230290

Beck GmbH & Co. Elektronik Bauelemente KG Eltersdorfer Strasse 7 8500 Nürnberg 90 Tel: (0911) 34.05-0 Telex: 622334

Beck GmbH & Co. Elektronik Bauelemente KG Heusteigstrasse 69 7000 Stuttgart 1 Tel: (0711) 60.48.93 Telex: 722559

Dr. G. Dohrenberg Bayreuther Str. 3 D-1000 Berlin 30 Tel: (030) 219.00.70 Telex: 184860

E 2000 Vertriebs AG Siemensstrasse 1 D-7257 Ditzingen 1 Tel: (07156) 70.83 Telex: 7245265

E 2000 Vertriebs AG Werstener Dorfstrasse 27 D-4000 Dusseldorf Tel: (0211) 76.71.41 Telex: 8686810

E 2000 Vertriebs AG Langer Weg 18 D-6000 Frankfurt 90 Tel: (069) 78.40.28/29 Telex: 4189486

E 2000 Vertriebs AG Uberseering 25 D-2000 Hamburg 60 Tel: (040) 630.40.81 Telex: 2164921

E 2000 Vertriebs AG Stahlgruberring 12 D-8000 Munchen 82 Tel: (089) 42.00.10 Telex: 522561 E 2000 Vertriebs AG Vestner Torgraben 3 D-8500 Nürnberg Tel: (0911) 367.39 Telex: 626495

W. Moor GmbH Hansastr. 7 D-4600 Dortmund Tel: (0231) 14.10.35 Telex: 8227058

W. Moor GmbH Berg-am-Laim-Str. 146 D-8000 Munchen 80 Tel: (089) 431.30.75/4 Telex: 5214824

W. Moor GmbH Heinrich-Baumann-Str. 30 D-7000 Stuttgart 1 Tel: (0711) 26.85.4-0 Telex: 721437

Protec GmbH Magreider Platz 10 D-8012 Ottobrunn Tel: (089) 609.70.01 Telex: 529298

Positron GmbH Am Pütkamp 37 D-4000 Dusseldorf 12 Tel: (0211) 28.20.64 Telex: 8582669

Positron GmbH Benzstr. 1 D-7016 Gerlingen Tel: (07156) 356-0 Telex: 7245266

Positron GmbH Morkenstr. 12 D-2000 Hamburg 50 Tel: (040) 38.18.73 Telex: 2162090

Positron GmbH Schluderstr. 14 D-8000 Munchen 19 Tel: (089) 16.10.26 Telex: 522420

SE Spezial Electronic KG Kreuzbreite 16 D-3062 Buckeburg Tel: (05722) 20.30 Telex: 971624

SE Spezial Electronic KG Dr. Adolf-Schneider-Str. 11 D-7090 Ellwangen Tel: (07961) 40.47 Telex: 74712 SE Spezial Electronic KG Hanauer Str. 4 D-6360 Friedberg Tel: (06031) 46.34 Telex: 4184025

SE Spezial Electronic KG Hermann-Lingg-Str. 16 D-8000 Munchen 2 Tel: (089) 53.03.87 Telex: 5212176

Italy
Adelsy S.r.I.
Via del Fonditore 5
Località Roveri
40127 Bologna
Tel: (051) 53.21.19
Telex: 510226

Claitron S.p.A. Via Gallarate 211 20151 Milano Tel: (02) 301.00.91 Telex: 313843

Claitron S.p.A. Via Tazzoll 158 10137 Torino Tel: (011) 309.71.73 – 30.85.40

Comprel S.p.A.
Viale Fulvio Testi 115
20092 Cinisello Baisamo (MI)
Tel: (02) 612.05.41
Telex: 332484

Comprel S.p.A. Via della Farnesina 224 00194 Roma Tel: (06) 328.67.39 Telex: 613689

Comprel S.p.A. Via Pasini 18 36100 Vincenza Tel: (0444) 339.12

Hellis di Benito Prati S.a.s. Piazza Amendola 1 41049 Sassuolo Tel: (0536) 80.41.04

Inter-rep S.r.l. Via E. Mattei, 40 40138 Bologna Tel: (051) 53.11.99 Telex: 226079

Inter-rep S.r.l. Via Panciatichi, 40 50127 Firenze Tel: (055) 436.04.22 – 436.03.92

Inter-rep S.r.I. Via Gadames, 126 20151 Milano Tel: (02) 301.16.20

Inter-rep S.r.l. Via Tiburtina, 436 00159 Roma Tel: (06) 439.04.90

Inter-rep S.r.I.

Via Valbella 10 (cond. Alfa) 36018 Thiene Tel: (0445) 36.49.61 - 36.36.90 Telex: 431222

Inter-rep S.p.A. Via Orbetello 98 10148 Torino Tel: (011) 216.59.01 Telex: 221422

Kontron S.p.A. Via Gramsci 95 35100 Cadoneghe (PD) Tel: (049) 70.60.33 - 70.66.85

Kontron S.p.A. Via Fantoli 15/16 20138 Milano Tel: (02) 507.21 Telex: 315430

Kontron S.p.A. Via Franco Sacchetti 127 00161 Roma Tel: (06) 818.42.59 Telex: 620350

Kontron S.p.A. Via Appio Claudio 5 10143 Torino Tel: (011) 749.52.53 Telex: 212004

Pantronic S.r.l. Via Mattia Battistini 212/A 00167 Roma Tel: (06) 627.39.09 Telex: 612405

Pantronic S.r.I. Corso Rosselli 99, Int. 8 10129 Torino Tel: (011) 59.94.54 Telex: 221420

Prosem S.r.I. Via E. Fermi 29 20052 Monza Tel: (039) 83.43.88 - 83.46.56 Telex: 340392

Velco S.r.l. Contra S. Francesco 75 36100 Vincenza Tel: (0444) 54.58.22

Telex: 431075 Netherlands

Auriema B. V. Doornakkersweg 26 NL-5642 MP-Eindhoven Tel: (40) 81.65.65 Telex: 51992

Rodelco B. V. Electronics P.O. Box 6824 NL-4802 HV Breda Tel: (76) 78.49.11 Telex: 54195

Norway

Datamatik AS P.O. Box 12 Lindeberg Gard Oslo 10 Tel: (02) 30.17.30 Telex: 76967

Portugal

Telectra Sarl Rua Rodrigo De Fonseca 103 Lisboa 1

Tel: 68.60.72 Telex: 12598

Spain

Venco Electronica SA Galileo 249 Barcelona 26 Tel: (03) 330.97.51 Telex: 98266

Venco Electronica SA Delegacion de Madrid Calle Ferrocarril 35 Entreplanta Madrid 7 Tel: (01) 468.55.63 - 468.52.10

Nordquist & Berg AB Aarstaengsvagen 17 S-11743 Stockholm Tel: (08) 18.60.00 Telex: 10407

Stiab Compona AB Box 8164 S-16308 Spanga Tel: (08) 761.79.20 Telex: 16499

Switzerland

Bureau Suisse Romande Chemin de Tavernay 14 CH-1218 Grand Saconnex/GE Tel: (022) 98.20.87 Telex: 289958

W. Moor S.A. Route de Preverenges 4 Ch-1206 Denges Tel: (021) 71.09.01 Telex: 458237

W. Moor AG Bahnstr. 58 CH-8105 Regensdorf Tel: (01) 840.66.44 Telex: 52042

Primotec AG Tafarnstr. 37 CH-5405 Baden-Dattwill Tel: (056) 84.01.71 Telex: 54849

United Kingdom

Abacus Electronics PLC Abacus House Bone Lane Newbury, Berks Tel: (0635) 333.11 Telex: 847589

Barlec-Richfield Ltd. Foundry Lane Horsham, Sussex Tel: (0403) 518.81 Telex: 877222

Celdis Ltd. 37-39 Loverock Road Reading, Berks Tel: (0734) 58.51.71 Telex: 848370

Jermyn Distribution Ltd. Vestry Estate Sevenoaks, Kent Tel: (0732) 45.01.44 Telex: 95142

Macro Marketing Ltd. Burnham Lane Slough, Berks Tel: (0628) 644.22 Telex: 847945

Micromark Electronics Boyn Valley Road Maidenhead, Berks Tel: (0628) 761.76 Telex: 847397

STC Electronic Services Edinburgh Way Harlow, Sussex Tel: (0279) 267.77 Telex: 818801





Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time. Manufactured under one of the following U.S. Patents 2981877, 3015048, 3064167, 3108359, 3117260, other patents pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied. Printed in U.S.A. 60 M